TimeQuest Timing Analyzer report for Gulnaz_2020510121_Group31_ControlUnit
Fri May 10 20:59:57 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Register_CLK'
 13. Slow 1200mV 85C Model Setup: 'Memory_CLK'
 14. Slow 1200mV 85C Model Hold: 'Register_CLK'
 15. Slow 1200mV 85C Model Hold: 'Memory_CLK'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'Memory_CLK'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'Register_CLK'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Propagation Delay
 23. Minimum Propagation Delay
 24. Slow 1200mV 85C Model Metastability Report
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'Register_CLK'
 32. Slow 1200mV 0C Model Setup: 'Memory_CLK'
 33. Slow 1200mV 0C Model Hold: 'Register_CLK'
 34. Slow 1200mV 0C Model Hold: 'Memory_CLK'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'Memory_CLK'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'Register_CLK'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Propagation Delay
 42. Minimum Propagation Delay
 43. Slow 1200mV 0C Model Metastability Report
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'Register_CLK'
 50. Fast 1200mV 0C Model Setup: 'Memory_CLK'
 51. Fast 1200mV 0C Model Hold: 'Register_CLK'
 52. Fast 1200mV 0C Model Hold: 'Memory_CLK'
 53. Fast 1200mV 0C Model Minimum Pulse Width: 'Register_CLK'
 54. Fast 1200mV 0C Model Minimum Pulse Width: 'Memory_CLK'
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Propagation Delay
 60. Minimum Propagation Delay
 61. Fast 1200mV 0C Model Metastability Report
 62. Multicorner Timing Analysis Summary
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Progagation Delay
 68. Minimum Progagation Delay
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Slow Corner Signal Integrity Metrics
 72. Fast Corner Signal Integrity Metrics
 73. Setup Transfers
 74. Hold Transfers
 75. Report TCCS
 76. Report RSKM
 77. Unconstrained Paths
 78. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Gulnaz_2020510121_Group31_ControlUnit                             ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C16F484C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                     ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; Clock Name   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets          ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; Memory_CLK   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Memory_CLK }   ;
; Register_CLK ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Register_CLK } ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                          ;
+------------+-----------------+--------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name   ; Note                                                          ;
+------------+-----------------+--------------+---------------------------------------------------------------+
; 172.83 MHz ; 172.83 MHz      ; Register_CLK ;                                                               ;
; 357.91 MHz ; 250.0 MHz       ; Memory_CLK   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------+
; Slow 1200mV 85C Model Setup Summary   ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; Register_CLK ; -4.786 ; -192.030      ;
; Memory_CLK   ; -4.594 ; -63.414       ;
+--------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 85C Model Hold Summary    ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; Register_CLK ; -0.036 ; -0.036        ;
; Memory_CLK   ; 0.291  ; 0.000         ;
+--------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------------+--------+---------------------------+
; Clock        ; Slack  ; End Point TNS             ;
+--------------+--------+---------------------------+
; Memory_CLK   ; -3.000 ; -68.220                   ;
; Register_CLK ; -3.000 ; -51.000                   ;
+--------------+--------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Register_CLK'                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                            ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -4.786 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0] ; Register_CLK ; Register_CLK ; 1.000        ; -2.452     ; 3.329      ;
; -4.786 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1] ; Register_CLK ; Register_CLK ; 1.000        ; -2.452     ; 3.329      ;
; -4.786 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2] ; Register_CLK ; Register_CLK ; 1.000        ; -2.452     ; 3.329      ;
; -4.786 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3] ; Register_CLK ; Register_CLK ; 1.000        ; -2.452     ; 3.329      ;
; -4.786 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4] ; Register_CLK ; Register_CLK ; 1.000        ; -2.452     ; 3.329      ;
; -4.677 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.452     ; 3.220      ;
; -4.677 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.452     ; 3.220      ;
; -4.677 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.452     ; 3.220      ;
; -4.659 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.460     ; 3.194      ;
; -4.644 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.446     ; 3.193      ;
; -4.640 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0] ; Register_CLK ; Register_CLK ; 1.000        ; -2.452     ; 3.183      ;
; -4.640 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1] ; Register_CLK ; Register_CLK ; 1.000        ; -2.452     ; 3.183      ;
; -4.640 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2] ; Register_CLK ; Register_CLK ; 1.000        ; -2.452     ; 3.183      ;
; -4.640 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3] ; Register_CLK ; Register_CLK ; 1.000        ; -2.452     ; 3.183      ;
; -4.640 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4] ; Register_CLK ; Register_CLK ; 1.000        ; -2.452     ; 3.183      ;
; -4.612 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0] ; Register_CLK ; Register_CLK ; 1.000        ; -2.452     ; 3.155      ;
; -4.612 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1] ; Register_CLK ; Register_CLK ; 1.000        ; -2.452     ; 3.155      ;
; -4.612 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2] ; Register_CLK ; Register_CLK ; 1.000        ; -2.452     ; 3.155      ;
; -4.612 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3] ; Register_CLK ; Register_CLK ; 1.000        ; -2.452     ; 3.155      ;
; -4.612 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4] ; Register_CLK ; Register_CLK ; 1.000        ; -2.452     ; 3.155      ;
; -4.569 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.452     ; 3.112      ;
; -4.569 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.452     ; 3.112      ;
; -4.569 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.452     ; 3.112      ;
; -4.559 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.072     ; 5.482      ;
; -4.548 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 5.481      ;
; -4.540 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.460     ; 3.075      ;
; -4.533 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.446     ; 3.082      ;
; -4.532 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.063     ; 5.464      ;
; -4.521 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.053     ; 5.463      ;
; -4.489 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 5.422      ;
; -4.479 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.053     ; 5.421      ;
; -4.470 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 5.403      ;
; -4.469 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 5.402      ;
; -4.465 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.053     ; 5.407      ;
; -4.462 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.053     ; 5.404      ;
; -4.461 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.452     ; 3.004      ;
; -4.461 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.452     ; 3.004      ;
; -4.461 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.452     ; 3.004      ;
; -4.456 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 5.389      ;
; -4.446 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.063     ; 5.378      ;
; -4.442 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.460     ; 2.977      ;
; -4.442 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.053     ; 5.384      ;
; -4.437 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.072     ; 5.360      ;
; -4.433 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.423     ; 5.005      ;
; -4.431 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.446     ; 2.980      ;
; -4.431 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.071     ; 5.355      ;
; -4.424 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.053     ; 5.366      ;
; -4.415 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 5.348      ;
; -4.408 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.068     ; 5.335      ;
; -4.404 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 5.337      ;
; -4.397 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.060     ; 5.332      ;
; -4.395 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.443     ; 2.947      ;
; -4.395 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.443     ; 2.947      ;
; -4.383 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.443     ; 2.935      ;
; -4.383 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.443     ; 2.935      ;
; -4.383 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.443     ; 2.935      ;
; -4.383 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 5.316      ;
; -4.381 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.059     ; 5.317      ;
; -4.374 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.425     ; 4.944      ;
; -4.356 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.053     ; 5.298      ;
; -4.338 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 5.271      ;
; -4.323 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.053     ; 5.265      ;
; -4.322 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.053     ; 5.264      ;
; -4.314 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 5.247      ;
; -4.313 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 5.246      ;
; -4.300 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.111     ; 3.184      ;
; -4.289 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.063     ; 5.221      ;
; -4.286 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.443     ; 2.838      ;
; -4.286 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.443     ; 2.838      ;
; -4.283 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 5.216      ;
; -4.280 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.072     ; 5.203      ;
; -4.274 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.071     ; 5.198      ;
; -4.273 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; Register_CLK ; Register_CLK ; 1.000        ; -0.084     ; 5.184      ;
; -4.270 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.443     ; 2.822      ;
; -4.270 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.443     ; 2.822      ;
; -4.270 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.443     ; 2.822      ;
; -4.263 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.071     ; 5.187      ;
; -4.252 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 5.185      ;
; -4.251 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.452     ; 2.794      ;
; -4.242 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.072     ; 5.165      ;
; -4.241 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.072     ; 5.164      ;
; -4.237 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; Register_CLK ; Register_CLK ; 1.000        ; 0.279      ; 5.511      ;
; -4.236 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 5.169      ;
; -4.225 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.053     ; 5.167      ;
; -4.215 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.063     ; 5.147      ;
; -4.214 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.063     ; 5.146      ;
; -4.203 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.053     ; 5.145      ;
; -4.194 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 5.127      ;
; -4.193 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.072     ; 5.116      ;
; -4.187 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.053     ; 5.129      ;
; -4.182 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.111     ; 3.066      ;
; -4.181 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.063     ; 5.113      ;
; -4.180 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.063     ; 5.112      ;
; -4.178 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.443     ; 2.730      ;
; -4.178 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.443     ; 2.730      ;
; -4.170 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.443     ; 2.722      ;
; -4.170 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.443     ; 2.722      ;
; -4.170 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.443     ; 2.722      ;
; -4.166 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.063     ; 5.098      ;
; -4.158 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.085     ; 5.068      ;
+--------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Memory_CLK'                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.594 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.152     ; 3.450      ;
; -4.447 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.152     ; 3.303      ;
; -4.399 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.152     ; 3.255      ;
; -4.117 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.157     ; 2.968      ;
; -4.058 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.218      ; 5.284      ;
; -4.053 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.127     ; 4.934      ;
; -4.047 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.228      ; 5.283      ;
; -4.017 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.236      ; 5.261      ;
; -3.988 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.228      ; 5.224      ;
; -3.971 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.157     ; 2.822      ;
; -3.968 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.228      ; 5.204      ;
; -3.937 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.228      ; 5.173      ;
; -3.930 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.219      ; 5.157      ;
; -3.907 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.222      ; 5.137      ;
; -3.823 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.157     ; 2.674      ;
; -3.816 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.218      ; 5.042      ;
; -3.815 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.218      ; 5.041      ;
; -3.781 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.228      ; 5.017      ;
; -3.762 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.219      ; 4.989      ;
; -3.751 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.228      ; 4.987      ;
; -3.747 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.218      ; 4.973      ;
; -3.741 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.218      ; 4.967      ;
; -3.695 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.033     ; 4.670      ;
; -3.663 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.145     ; 2.526      ;
; -3.661 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.228      ; 4.897      ;
; -3.601 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.033     ; 4.576      ;
; -3.599 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.145     ; 2.462      ;
; -3.584 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.218      ; 4.810      ;
; -3.557 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.021     ; 4.544      ;
; -3.512 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.021     ; 4.499      ;
; -3.500 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.033     ; 4.475      ;
; -3.485 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.157     ; 2.336      ;
; -3.433 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.228      ; 4.669      ;
; -3.429 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.145     ; 2.292      ;
; -3.418 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.228      ; 4.654      ;
; -3.363 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.145     ; 2.226      ;
; -3.358 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.145     ; 2.221      ;
; -3.338 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.157     ; 2.189      ;
; -3.309 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.033     ; 4.284      ;
; -3.236 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]                  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.148     ; 2.096      ;
; -3.178 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.021     ; 4.165      ;
; -3.163 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.157     ; 2.014      ;
; -3.158 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]             ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.232      ; 4.398      ;
; -3.154 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]                  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.148     ; 2.014      ;
; -3.153 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]                  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.148     ; 2.013      ;
; -3.086 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.228      ; 4.322      ;
; -3.077 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -2.145     ; 1.940      ;
; -2.752 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.021     ; 3.739      ;
; -2.740 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.218      ; 3.966      ;
; -2.572 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.038     ; 3.542      ;
; -2.365 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.038     ; 3.335      ;
; -2.305 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.038     ; 3.275      ;
; -2.294 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.026     ; 3.276      ;
; -2.269 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.026     ; 3.251      ;
; -2.264 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.038     ; 3.234      ;
; -2.156 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.026     ; 3.138      ;
; -2.152 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.038     ; 3.122      ;
; -2.073 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.038     ; 3.043      ;
; -2.059 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.026     ; 3.041      ;
; -1.794 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.107     ; 2.616      ;
; -1.794 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.107     ; 2.616      ;
; -1.794 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.107     ; 2.616      ;
; -1.794 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.107     ; 2.616      ;
; -1.794 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.107     ; 2.616      ;
; -1.780 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.666 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.038     ; 2.636      ;
; -1.524 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.026     ; 2.506      ;
; -1.516 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.026     ; 2.498      ;
; -1.456 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]             ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.227      ; 2.691      ;
; -1.396 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.038     ; 2.366      ;
; -1.350 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.216      ; 2.574      ;
; -1.350 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.023     ; 2.355      ;
; -1.271 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.216      ; 2.495      ;
; -1.234 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.216      ; 2.458      ;
; -1.226 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.023     ; 2.231      ;
; -1.208 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.216      ; 2.432      ;
; -1.198 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.026     ; 2.180      ;
; -1.133 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.026     ; 2.115      ;
; -1.014 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.023     ; 2.019      ;
; -0.998 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.023     ; 2.003      ;
; -0.452 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.220      ; 1.680      ;
; -0.434 ; stack_pointer:inst16|sp_addr_internal[3]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.156     ; 1.286      ;
; -0.423 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.216      ; 1.647      ;
; -0.421 ; stack_pointer:inst16|sp_addr_internal[2]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.156     ; 1.273      ;
; -0.342 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.165     ; 1.185      ;
; -0.336 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.165     ; 1.179      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Register_CLK'                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -0.036 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.456      ; 2.577      ;
; 0.051  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.212      ; 2.420      ;
; 0.095  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.456      ; 2.708      ;
; 0.095  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.456      ; 2.708      ;
; 0.147  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.212      ; 2.516      ;
; 0.147  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.212      ; 2.516      ;
; 0.358  ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 0.577      ;
; 0.384  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.212      ; 2.753      ;
; 0.410  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 0.629      ;
; 0.480  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.212      ; 2.849      ;
; 0.480  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.212      ; 2.849      ;
; 0.559  ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.076      ; 0.792      ;
; 0.560  ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.076      ; 0.793      ;
; 0.573  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 0.792      ;
; 0.575  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 0.794      ;
; 0.580  ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.076      ; 0.813      ;
; 0.583  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.212      ; 2.952      ;
; 0.597  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 0.816      ;
; 0.616  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 0.835      ;
; 0.636  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.212      ; 3.005      ;
; 0.696  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.061      ; 0.954      ;
; 0.705  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 0.924      ;
; 0.714  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.212      ; 3.083      ;
; 0.714  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.212      ; 3.083      ;
; 0.732  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.212      ; 3.101      ;
; 0.732  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.212      ; 3.101      ;
; 0.733  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.061      ; 0.991      ;
; 0.743  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ; Register_CLK ; Register_CLK ; 0.000        ; 0.207      ; 1.107      ;
; 0.778  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 0.997      ;
; 0.803  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.450      ; 1.410      ;
; 0.809  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 1.028      ;
; 0.833  ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.076      ; 1.066      ;
; 0.847  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 1.066      ;
; 0.862  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 1.081      ;
; 0.864  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 1.083      ;
; 0.867  ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.076      ; 1.100      ;
; 0.867  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 1.086      ;
; 0.869  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 1.088      ;
; 0.878  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.441      ; 1.476      ;
; 0.891  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 1.110      ;
; 0.899  ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.429      ; 1.485      ;
; 0.901  ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.429      ; 1.487      ;
; 0.919  ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.444      ; 1.520      ;
; 0.921  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.454      ; 1.532      ;
; 0.921  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.454      ; 1.532      ;
; 0.923  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.454      ; 1.534      ;
; 0.938  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.454      ; 1.549      ;
; 0.939  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]              ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.172      ; 1.308      ;
; 0.943  ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.076      ; 1.176      ;
; 0.979  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 1.198      ;
; 0.979  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 1.198      ;
; 0.981  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 1.200      ;
; 0.983  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.061      ; 1.241      ;
; 1.011  ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.429      ; 1.597      ;
; 1.012  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.061      ; 1.270      ;
; 1.048  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 1.267      ;
; 1.050  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 1.269      ;
; 1.089  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 1.308      ;
; 1.091  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 1.310      ;
; 1.138  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.450      ; 1.745      ;
; 1.143  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ; Register_CLK ; Register_CLK ; 0.000        ; 0.207      ; 1.507      ;
; 1.150  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ; Register_CLK ; Register_CLK ; 0.000        ; 0.207      ; 1.514      ;
; 1.171  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.450      ; 1.778      ;
; 1.176  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.188     ; 1.185      ;
; 1.203  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.188     ; 1.212      ;
; 1.211  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.192     ; 1.216      ;
; 1.227  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]              ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.151      ; 1.575      ;
; 1.233  ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.450      ; 1.840      ;
; 1.245  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.188     ; 1.254      ;
; 1.275  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.450      ; 1.882      ;
; 1.302  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.441      ; 1.900      ;
; 1.375  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 1.594      ;
; 1.382  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]              ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.158      ; 1.737      ;
; 1.389  ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.425      ; 1.971      ;
; 1.395  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.232      ; 1.784      ;
; 1.395  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.232      ; 1.784      ;
; 1.396  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.232      ; 1.785      ;
; 1.396  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.232      ; 1.785      ;
; 1.408  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.425      ; 1.990      ;
; 1.414  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.188     ; 1.423      ;
; 1.421  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ; Register_CLK ; Register_CLK ; 0.000        ; 0.207      ; 1.785      ;
; 1.429  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.178     ; 1.448      ;
; 1.453  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.232      ; 1.842      ;
; 1.453  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.232      ; 1.842      ;
; 1.454  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.232      ; 1.843      ;
; 1.454  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.232      ; 1.843      ;
; 1.471  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 1.690      ;
; 1.496  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 1.715      ;
; 1.504  ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.416      ; 2.077      ;
; 1.508  ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.441      ; 2.106      ;
; 1.530  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.425      ; 2.112      ;
; 1.548  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]             ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.179     ; 1.566      ;
; 1.568  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.207      ; 1.932      ;
; 1.569  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]             ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.179     ; 1.587      ;
; 1.581  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.178     ; 1.600      ;
; 1.615  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]              ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.191     ; 1.621      ;
; 1.626  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.450      ; 2.233      ;
; 1.641  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.395      ; 2.193      ;
; 1.643  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.207      ; 2.007      ;
; 1.656  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]             ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.179     ; 1.674      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Memory_CLK'                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.291 ; stack_pointer:inst16|sp_addr_internal[0]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.377      ; 0.895      ;
; 0.690 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.387      ; 1.304      ;
; 0.698 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.387      ; 1.312      ;
; 0.702 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.387      ; 1.316      ;
; 0.730 ; stack_pointer:inst16|sp_addr_internal[1]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.024      ; 0.981      ;
; 0.761 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.387      ; 1.375      ;
; 0.774 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.381      ; 1.382      ;
; 0.839 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.018      ; 1.084      ;
; 0.841 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.018      ; 1.086      ;
; 0.842 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.018      ; 1.087      ;
; 0.860 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.018      ; 1.105      ;
; 0.918 ; stack_pointer:inst16|sp_addr_internal[2]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.024      ; 1.169      ;
; 0.923 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.381      ; 1.531      ;
; 0.938 ; stack_pointer:inst16|sp_addr_internal[3]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.024      ; 1.189      ;
; 0.952 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.387      ; 1.566      ;
; 1.099 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.381      ; 1.707      ;
; 1.120 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.381      ; 1.728      ;
; 1.170 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.381      ; 1.778      ;
; 1.600 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.150      ; 1.977      ;
; 1.639 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.097      ; 1.923      ;
; 1.644 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.097      ; 1.928      ;
; 1.684 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.150      ; 2.061      ;
; 1.866 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]             ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.394      ; 2.487      ;
; 1.866 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.097      ; 2.150      ;
; 1.867 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.137      ; 2.231      ;
; 1.878 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.150      ; 2.255      ;
; 1.885 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.150      ; 2.262      ;
; 1.917 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.097      ; 2.201      ;
; 1.929 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.385      ; 2.541      ;
; 1.963 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.385      ; 2.575      ;
; 1.970 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.394      ; 2.591      ;
; 1.978 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.154      ; 2.359      ;
; 1.992 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.394      ; 2.613      ;
; 2.056 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.154      ; 2.437      ;
; 2.085 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.385      ; 2.697      ;
; 2.111 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.394      ; 2.732      ;
; 2.113 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.137      ; 2.477      ;
; 2.141 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.141      ; 2.509      ;
; 2.207 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.385      ; 2.819      ;
; 2.208 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.394      ; 2.829      ;
; 2.270 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.154      ; 2.651      ;
; 2.287 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]             ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.398      ; 2.912      ;
; 2.313 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.042      ; 2.514      ;
; 2.313 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.042      ; 2.514      ;
; 2.313 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.042      ; 2.514      ;
; 2.313 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.042      ; 2.514      ;
; 2.313 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.042      ; 2.514      ;
; 2.315 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.385      ; 2.927      ;
; 2.327 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.330 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.141      ; 2.698      ;
; 2.396 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.385      ; 3.008      ;
; 2.397 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.150      ; 2.774      ;
; 2.413 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.141      ; 2.781      ;
; 2.423 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.394      ; 3.044      ;
; 2.446 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.388      ; 3.061      ;
; 2.463 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.154      ; 2.844      ;
; 2.491 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.150      ; 2.868      ;
; 2.514 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.137      ; 2.878      ;
; 2.516 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.394      ; 3.137      ;
; 2.539 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.137      ; 2.903      ;
; 2.557 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.394      ; 3.178      ;
; 2.558 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.394      ; 3.179      ;
; 2.585 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.137      ; 2.949      ;
; 2.604 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.141      ; 2.972      ;
; 2.604 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.150      ; 2.981      ;
; 2.634 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.150      ; 3.011      ;
; 2.665 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.394      ; 3.286      ;
; 2.697 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.394      ; 3.318      ;
; 2.728 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.137      ; 3.092      ;
; 2.785 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.385      ; 3.397      ;
; 2.811 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.137      ; 3.175      ;
; 2.828 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.385      ; 3.440      ;
; 2.876 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.402      ; 3.505      ;
; 2.921 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.137      ; 3.285      ;
; 3.001 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.385      ; 3.613      ;
; 3.133 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.053      ; 3.413      ;
; 3.455 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]                  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.886     ; 1.796      ;
; 3.483 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.883     ; 1.827      ;
; 3.497 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]                  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.886     ; 1.838      ;
; 3.550 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]                  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.886     ; 1.891      ;
; 3.593 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.896     ; 1.924      ;
; 3.623 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.896     ; 1.954      ;
; 3.669 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.883     ; 2.013      ;
; 3.746 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.896     ; 2.077      ;
; 3.774 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.883     ; 2.118      ;
; 3.812 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.883     ; 2.156      ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Memory_CLK'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Memory_CLK ; Rise       ; Memory_CLK                                                                                                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ;
; 0.082  ; 0.312        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ;
; 0.082  ; 0.312        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ;
; 0.082  ; 0.312        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ;
; 0.082  ; 0.312        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ;
; 0.082  ; 0.312        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ;
; 0.084  ; 0.314        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ;
; 0.084  ; 0.314        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ;
; 0.084  ; 0.314        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ;
; 0.084  ; 0.314        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~input|o                                                                                                         ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; inst11|altsyncram_component|auto_generated|ram_block1a0|clk0                                                               ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; inst4|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; inst15|altsyncram_component|auto_generated|ram_block1a0|clk0                                                               ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~inputclkctrl|inclk[0]                                                                                           ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~inputclkctrl|outclk                                                                                             ;
; 0.442  ; 0.672        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ;
; 0.442  ; 0.672        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ;
; 0.442  ; 0.672        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ;
; 0.442  ; 0.672        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ;
; 0.444  ; 0.674        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 0.445  ; 0.675        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 0.446  ; 0.676        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 0.446  ; 0.676        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ;
; 0.446  ; 0.676        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Memory_CLK ; Rise       ; Memory_CLK~input|i                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~input|i                                                                                                         ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; Memory_CLK ; Rise       ; Memory_CLK~inputclkctrl|inclk[0]                                                                                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Register_CLK'                                                                                                                                       ;
+--------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock        ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; Register_CLK ; Rise       ; Register_CLK                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ;
; 0.236  ; 0.420        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                        ;
; 0.329  ; 0.329        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                       ;
+--------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; Input[*]  ; Memory_CLK   ; 4.646 ; 5.236 ; Rise       ; Memory_CLK      ;
;  Input[0] ; Memory_CLK   ; 4.414 ; 4.956 ; Rise       ; Memory_CLK      ;
;  Input[1] ; Memory_CLK   ; 4.454 ; 5.014 ; Rise       ; Memory_CLK      ;
;  Input[2] ; Memory_CLK   ; 4.191 ; 4.758 ; Rise       ; Memory_CLK      ;
;  Input[3] ; Memory_CLK   ; 4.646 ; 5.236 ; Rise       ; Memory_CLK      ;
; Input[*]  ; Register_CLK ; 5.040 ; 5.643 ; Rise       ; Register_CLK    ;
;  Input[0] ; Register_CLK ; 4.915 ; 5.460 ; Rise       ; Register_CLK    ;
;  Input[1] ; Register_CLK ; 5.040 ; 5.598 ; Rise       ; Register_CLK    ;
;  Input[2] ; Register_CLK ; 4.734 ; 5.301 ; Rise       ; Register_CLK    ;
;  Input[3] ; Register_CLK ; 5.040 ; 5.643 ; Rise       ; Register_CLK    ;
+-----------+--------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-----------+--------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+--------------+--------+--------+------------+-----------------+
; Input[*]  ; Memory_CLK   ; -3.555 ; -4.055 ; Rise       ; Memory_CLK      ;
;  Input[0] ; Memory_CLK   ; -3.587 ; -4.100 ; Rise       ; Memory_CLK      ;
;  Input[1] ; Memory_CLK   ; -3.649 ; -4.100 ; Rise       ; Memory_CLK      ;
;  Input[2] ; Memory_CLK   ; -3.555 ; -4.055 ; Rise       ; Memory_CLK      ;
;  Input[3] ; Memory_CLK   ; -4.112 ; -4.682 ; Rise       ; Memory_CLK      ;
; Input[*]  ; Register_CLK ; -1.738 ; -2.132 ; Rise       ; Register_CLK    ;
;  Input[0] ; Register_CLK ; -1.755 ; -2.158 ; Rise       ; Register_CLK    ;
;  Input[1] ; Register_CLK ; -1.738 ; -2.132 ; Rise       ; Register_CLK    ;
;  Input[2] ; Register_CLK ; -2.223 ; -2.681 ; Rise       ; Register_CLK    ;
;  Input[3] ; Register_CLK ; -2.115 ; -2.605 ; Rise       ; Register_CLK    ;
+-----------+--------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+------------------------+--------------+--------+--------+------------+-----------------+
; Data Port              ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------------+--------------+--------+--------+------------+-----------------+
; BUS[*]                 ; Memory_CLK   ; 7.111  ; 7.086  ; Rise       ; Memory_CLK      ;
;  BUS[0]                ; Memory_CLK   ; 7.045  ; 6.990  ; Rise       ; Memory_CLK      ;
;  BUS[1]                ; Memory_CLK   ; 7.111  ; 7.086  ; Rise       ; Memory_CLK      ;
;  BUS[2]                ; Memory_CLK   ; 6.850  ; 6.779  ; Rise       ; Memory_CLK      ;
;  BUS[3]                ; Memory_CLK   ; 6.793  ; 6.715  ; Rise       ; Memory_CLK      ;
; DataMemory[*]          ; Memory_CLK   ; 7.105  ; 7.048  ; Rise       ; Memory_CLK      ;
;  DataMemory[0]         ; Memory_CLK   ; 5.847  ; 5.794  ; Rise       ; Memory_CLK      ;
;  DataMemory[1]         ; Memory_CLK   ; 6.344  ; 6.273  ; Rise       ; Memory_CLK      ;
;  DataMemory[2]         ; Memory_CLK   ; 6.520  ; 6.455  ; Rise       ; Memory_CLK      ;
;  DataMemory[3]         ; Memory_CLK   ; 7.105  ; 7.048  ; Rise       ; Memory_CLK      ;
; InstructionMemory[*]   ; Memory_CLK   ; 7.476  ; 7.521  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[0]  ; Memory_CLK   ; 6.760  ; 6.691  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[1]  ; Memory_CLK   ; 6.324  ; 6.267  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[2]  ; Memory_CLK   ; 5.919  ; 5.868  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[3]  ; Memory_CLK   ; 6.341  ; 6.281  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[4]  ; Memory_CLK   ; 7.137  ; 7.115  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[5]  ; Memory_CLK   ; 6.355  ; 6.287  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[6]  ; Memory_CLK   ; 7.076  ; 7.010  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[7]  ; Memory_CLK   ; 6.479  ; 6.419  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[8]  ; Memory_CLK   ; 7.476  ; 7.521  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[9]  ; Memory_CLK   ; 7.140  ; 7.192  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[10] ; Memory_CLK   ; 6.407  ; 6.368  ; Rise       ; Memory_CLK      ;
; StackMemory[*]         ; Memory_CLK   ; 6.193  ; 6.188  ; Rise       ; Memory_CLK      ;
;  StackMemory[0]        ; Memory_CLK   ; 6.193  ; 6.188  ; Rise       ; Memory_CLK      ;
;  StackMemory[1]        ; Memory_CLK   ; 6.152  ; 6.101  ; Rise       ; Memory_CLK      ;
;  StackMemory[2]        ; Memory_CLK   ; 6.063  ; 6.012  ; Rise       ; Memory_CLK      ;
;  StackMemory[3]        ; Memory_CLK   ; 6.111  ; 6.052  ; Rise       ; Memory_CLK      ;
;  StackMemory[4]        ; Memory_CLK   ; 6.123  ; 6.068  ; Rise       ; Memory_CLK      ;
; ALU_Overflow           ; Register_CLK ; 10.091 ; 10.413 ; Rise       ; Register_CLK    ;
; ALU_out[*]             ; Register_CLK ; 12.356 ; 12.426 ; Rise       ; Register_CLK    ;
;  ALU_out[0]            ; Register_CLK ; 10.100 ; 10.064 ; Rise       ; Register_CLK    ;
;  ALU_out[1]            ; Register_CLK ; 10.380 ; 10.369 ; Rise       ; Register_CLK    ;
;  ALU_out[2]            ; Register_CLK ; 12.356 ; 12.426 ; Rise       ; Register_CLK    ;
;  ALU_out[3]            ; Register_CLK ; 10.881 ; 10.879 ; Rise       ; Register_CLK    ;
; AR_Q[*]                ; Register_CLK ; 6.245  ; 6.202  ; Rise       ; Register_CLK    ;
;  AR_Q[0]               ; Register_CLK ; 6.042  ; 5.997  ; Rise       ; Register_CLK    ;
;  AR_Q[1]               ; Register_CLK ; 5.849  ; 5.821  ; Rise       ; Register_CLK    ;
;  AR_Q[2]               ; Register_CLK ; 6.027  ; 5.989  ; Rise       ; Register_CLK    ;
;  AR_Q[3]               ; Register_CLK ; 6.245  ; 6.202  ; Rise       ; Register_CLK    ;
; BUS[*]                 ; Register_CLK ; 9.789  ; 9.781  ; Rise       ; Register_CLK    ;
;  BUS[0]                ; Register_CLK ; 9.544  ; 9.572  ; Rise       ; Register_CLK    ;
;  BUS[1]                ; Register_CLK ; 9.687  ; 9.631  ; Rise       ; Register_CLK    ;
;  BUS[2]                ; Register_CLK ; 9.789  ; 9.781  ; Rise       ; Register_CLK    ;
;  BUS[3]                ; Register_CLK ; 9.494  ; 9.500  ; Rise       ; Register_CLK    ;
; D0                     ; Register_CLK ; 7.517  ; 7.489  ; Rise       ; Register_CLK    ;
; D1                     ; Register_CLK ; 7.633  ; 7.610  ; Rise       ; Register_CLK    ;
; D2                     ; Register_CLK ; 7.597  ; 7.460  ; Rise       ; Register_CLK    ;
; D3                     ; Register_CLK ; 8.749  ; 8.763  ; Rise       ; Register_CLK    ;
; D4                     ; Register_CLK ; 7.132  ; 7.049  ; Rise       ; Register_CLK    ;
; D5                     ; Register_CLK ; 7.455  ; 7.381  ; Rise       ; Register_CLK    ;
; D6                     ; Register_CLK ; 7.608  ; 7.496  ; Rise       ; Register_CLK    ;
; D8                     ; Register_CLK ; 6.970  ; 6.818  ; Rise       ; Register_CLK    ;
; D9                     ; Register_CLK ; 7.586  ; 7.605  ; Rise       ; Register_CLK    ;
; D10                    ; Register_CLK ; 7.040  ; 6.879  ; Rise       ; Register_CLK    ;
; D11                    ; Register_CLK ; 8.615  ; 8.532  ; Rise       ; Register_CLK    ;
; D12                    ; Register_CLK ; 8.157  ; 8.040  ; Rise       ; Register_CLK    ;
; D13                    ; Register_CLK ; 7.543  ; 7.440  ; Rise       ; Register_CLK    ;
; D14                    ; Register_CLK ; 8.120  ; 7.945  ; Rise       ; Register_CLK    ;
; D15                    ; Register_CLK ; 7.715  ; 7.802  ; Rise       ; Register_CLK    ;
; IR_Q[*]                ; Register_CLK ; 7.675  ; 7.880  ; Rise       ; Register_CLK    ;
;  IR_Q[0]               ; Register_CLK ; 6.232  ; 6.211  ; Rise       ; Register_CLK    ;
;  IR_Q[1]               ; Register_CLK ; 6.914  ; 6.952  ; Rise       ; Register_CLK    ;
;  IR_Q[2]               ; Register_CLK ; 7.675  ; 7.880  ; Rise       ; Register_CLK    ;
;  IR_Q[3]               ; Register_CLK ; 6.290  ; 6.274  ; Rise       ; Register_CLK    ;
;  IR_Q[4]               ; Register_CLK ; 5.237  ; 5.215  ; Rise       ; Register_CLK    ;
;  IR_Q[5]               ; Register_CLK ; 5.529  ; 5.521  ; Rise       ; Register_CLK    ;
;  IR_Q[6]               ; Register_CLK ; 6.032  ; 6.038  ; Rise       ; Register_CLK    ;
;  IR_Q[7]               ; Register_CLK ; 6.054  ; 6.044  ; Rise       ; Register_CLK    ;
;  IR_Q[8]               ; Register_CLK ; 6.034  ; 6.037  ; Rise       ; Register_CLK    ;
;  IR_Q[9]               ; Register_CLK ; 6.086  ; 6.092  ; Rise       ; Register_CLK    ;
;  IR_Q[10]              ; Register_CLK ; 7.211  ; 7.363  ; Rise       ; Register_CLK    ;
; Input_Q[*]             ; Register_CLK ; 6.638  ; 6.584  ; Rise       ; Register_CLK    ;
;  Input_Q[0]            ; Register_CLK ; 5.380  ; 5.390  ; Rise       ; Register_CLK    ;
;  Input_Q[1]            ; Register_CLK ; 6.245  ; 6.314  ; Rise       ; Register_CLK    ;
;  Input_Q[2]            ; Register_CLK ; 6.638  ; 6.584  ; Rise       ; Register_CLK    ;
;  Input_Q[3]            ; Register_CLK ; 5.480  ; 5.452  ; Rise       ; Register_CLK    ;
; Output_Q[*]            ; Register_CLK ; 6.537  ; 6.606  ; Rise       ; Register_CLK    ;
;  Output_Q[0]           ; Register_CLK ; 6.072  ; 6.037  ; Rise       ; Register_CLK    ;
;  Output_Q[1]           ; Register_CLK ; 6.068  ; 6.040  ; Rise       ; Register_CLK    ;
;  Output_Q[2]           ; Register_CLK ; 6.024  ; 5.985  ; Rise       ; Register_CLK    ;
;  Output_Q[3]           ; Register_CLK ; 6.537  ; 6.606  ; Rise       ; Register_CLK    ;
; PC_Q[*]                ; Register_CLK ; 5.858  ; 5.832  ; Rise       ; Register_CLK    ;
;  PC_Q[0]               ; Register_CLK ; 5.617  ; 5.614  ; Rise       ; Register_CLK    ;
;  PC_Q[1]               ; Register_CLK ; 5.781  ; 5.779  ; Rise       ; Register_CLK    ;
;  PC_Q[2]               ; Register_CLK ; 5.642  ; 5.638  ; Rise       ; Register_CLK    ;
;  PC_Q[3]               ; Register_CLK ; 5.827  ; 5.803  ; Rise       ; Register_CLK    ;
;  PC_Q[4]               ; Register_CLK ; 5.858  ; 5.832  ; Rise       ; Register_CLK    ;
; R0_Q[*]                ; Register_CLK ; 7.819  ; 7.970  ; Rise       ; Register_CLK    ;
;  R0_Q[0]               ; Register_CLK ; 6.356  ; 6.346  ; Rise       ; Register_CLK    ;
;  R0_Q[1]               ; Register_CLK ; 7.819  ; 7.970  ; Rise       ; Register_CLK    ;
;  R0_Q[2]               ; Register_CLK ; 5.502  ; 5.472  ; Rise       ; Register_CLK    ;
;  R0_Q[3]               ; Register_CLK ; 7.186  ; 7.307  ; Rise       ; Register_CLK    ;
; R1_Q[*]                ; Register_CLK ; 6.638  ; 6.605  ; Rise       ; Register_CLK    ;
;  R1_Q[0]               ; Register_CLK ; 5.472  ; 5.442  ; Rise       ; Register_CLK    ;
;  R1_Q[1]               ; Register_CLK ; 5.813  ; 5.792  ; Rise       ; Register_CLK    ;
;  R1_Q[2]               ; Register_CLK ; 6.638  ; 6.605  ; Rise       ; Register_CLK    ;
;  R1_Q[3]               ; Register_CLK ; 6.289  ; 6.289  ; Rise       ; Register_CLK    ;
; R2_Q[*]                ; Register_CLK ; 6.686  ; 6.688  ; Rise       ; Register_CLK    ;
;  R2_Q[0]               ; Register_CLK ; 6.686  ; 6.688  ; Rise       ; Register_CLK    ;
;  R2_Q[1]               ; Register_CLK ; 5.464  ; 5.431  ; Rise       ; Register_CLK    ;
;  R2_Q[2]               ; Register_CLK ; 5.360  ; 5.360  ; Rise       ; Register_CLK    ;
;  R2_Q[3]               ; Register_CLK ; 5.511  ; 5.494  ; Rise       ; Register_CLK    ;
; SCOUT[*]               ; Register_CLK ; 9.531  ; 9.674  ; Rise       ; Register_CLK    ;
;  SCOUT[0]              ; Register_CLK ; 8.828  ; 8.794  ; Rise       ; Register_CLK    ;
;  SCOUT[1]              ; Register_CLK ; 9.531  ; 9.674  ; Rise       ; Register_CLK    ;
;  SCOUT[2]              ; Register_CLK ; 8.482  ; 8.471  ; Rise       ; Register_CLK    ;
; SP_Q[*]                ; Register_CLK ; 7.447  ; 7.555  ; Rise       ; Register_CLK    ;
;  SP_Q[0]               ; Register_CLK ; 5.972  ; 5.944  ; Rise       ; Register_CLK    ;
;  SP_Q[1]               ; Register_CLK ; 7.447  ; 7.555  ; Rise       ; Register_CLK    ;
;  SP_Q[2]               ; Register_CLK ; 5.862  ; 5.887  ; Rise       ; Register_CLK    ;
;  SP_Q[3]               ; Register_CLK ; 6.851  ; 6.881  ; Rise       ; Register_CLK    ;
; T0                     ; Register_CLK ; 10.126 ; 10.140 ; Rise       ; Register_CLK    ;
; T1                     ; Register_CLK ; 8.825  ; 8.692  ; Rise       ; Register_CLK    ;
; T2                     ; Register_CLK ; 9.262  ; 9.290  ; Rise       ; Register_CLK    ;
; T3                     ; Register_CLK ; 9.317  ; 9.194  ; Rise       ; Register_CLK    ;
; T4                     ; Register_CLK ; 9.072  ; 9.111  ; Rise       ; Register_CLK    ;
; over_flow              ; Register_CLK ; 6.220  ; 6.295  ; Rise       ; Register_CLK    ;
+------------------------+--------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                        ;
+------------------------+--------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+--------------+-------+-------+------------+-----------------+
; BUS[*]                 ; Memory_CLK   ; 6.642 ; 6.561 ; Rise       ; Memory_CLK      ;
;  BUS[0]                ; Memory_CLK   ; 6.882 ; 6.827 ; Rise       ; Memory_CLK      ;
;  BUS[1]                ; Memory_CLK   ; 6.946 ; 6.919 ; Rise       ; Memory_CLK      ;
;  BUS[2]                ; Memory_CLK   ; 6.697 ; 6.624 ; Rise       ; Memory_CLK      ;
;  BUS[3]                ; Memory_CLK   ; 6.642 ; 6.561 ; Rise       ; Memory_CLK      ;
; DataMemory[*]          ; Memory_CLK   ; 5.734 ; 5.680 ; Rise       ; Memory_CLK      ;
;  DataMemory[0]         ; Memory_CLK   ; 5.734 ; 5.680 ; Rise       ; Memory_CLK      ;
;  DataMemory[1]         ; Memory_CLK   ; 6.211 ; 6.140 ; Rise       ; Memory_CLK      ;
;  DataMemory[2]         ; Memory_CLK   ; 6.381 ; 6.316 ; Rise       ; Memory_CLK      ;
;  DataMemory[3]         ; Memory_CLK   ; 6.941 ; 6.883 ; Rise       ; Memory_CLK      ;
; InstructionMemory[*]   ; Memory_CLK   ; 5.802 ; 5.750 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[0]  ; Memory_CLK   ; 6.612 ; 6.544 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[1]  ; Memory_CLK   ; 6.191 ; 6.133 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[2]  ; Memory_CLK   ; 5.802 ; 5.750 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[3]  ; Memory_CLK   ; 6.208 ; 6.148 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[4]  ; Memory_CLK   ; 6.977 ; 6.955 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[5]  ; Memory_CLK   ; 6.222 ; 6.154 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[6]  ; Memory_CLK   ; 6.912 ; 6.846 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[7]  ; Memory_CLK   ; 6.340 ; 6.279 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[8]  ; Memory_CLK   ; 7.297 ; 7.337 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[9]  ; Memory_CLK   ; 6.980 ; 7.029 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[10] ; Memory_CLK   ; 6.278 ; 6.239 ; Rise       ; Memory_CLK      ;
; StackMemory[*]         ; Memory_CLK   ; 5.941 ; 5.889 ; Rise       ; Memory_CLK      ;
;  StackMemory[0]        ; Memory_CLK   ; 6.071 ; 6.065 ; Rise       ; Memory_CLK      ;
;  StackMemory[1]        ; Memory_CLK   ; 6.028 ; 5.976 ; Rise       ; Memory_CLK      ;
;  StackMemory[2]        ; Memory_CLK   ; 5.941 ; 5.889 ; Rise       ; Memory_CLK      ;
;  StackMemory[3]        ; Memory_CLK   ; 5.987 ; 5.928 ; Rise       ; Memory_CLK      ;
;  StackMemory[4]        ; Memory_CLK   ; 6.000 ; 5.944 ; Rise       ; Memory_CLK      ;
; ALU_Overflow           ; Register_CLK ; 6.762 ; 6.622 ; Rise       ; Register_CLK    ;
; ALU_out[*]             ; Register_CLK ; 6.510 ; 6.412 ; Rise       ; Register_CLK    ;
;  ALU_out[0]            ; Register_CLK ; 6.510 ; 6.412 ; Rise       ; Register_CLK    ;
;  ALU_out[1]            ; Register_CLK ; 7.813 ; 7.713 ; Rise       ; Register_CLK    ;
;  ALU_out[2]            ; Register_CLK ; 8.501 ; 8.490 ; Rise       ; Register_CLK    ;
;  ALU_out[3]            ; Register_CLK ; 8.050 ; 8.020 ; Rise       ; Register_CLK    ;
; AR_Q[*]                ; Register_CLK ; 5.720 ; 5.691 ; Rise       ; Register_CLK    ;
;  AR_Q[0]               ; Register_CLK ; 5.904 ; 5.858 ; Rise       ; Register_CLK    ;
;  AR_Q[1]               ; Register_CLK ; 5.720 ; 5.691 ; Rise       ; Register_CLK    ;
;  AR_Q[2]               ; Register_CLK ; 5.889 ; 5.851 ; Rise       ; Register_CLK    ;
;  AR_Q[3]               ; Register_CLK ; 6.100 ; 6.056 ; Rise       ; Register_CLK    ;
; BUS[*]                 ; Register_CLK ; 6.765 ; 6.760 ; Rise       ; Register_CLK    ;
;  BUS[0]                ; Register_CLK ; 7.283 ; 7.251 ; Rise       ; Register_CLK    ;
;  BUS[1]                ; Register_CLK ; 7.298 ; 7.348 ; Rise       ; Register_CLK    ;
;  BUS[2]                ; Register_CLK ; 7.085 ; 7.031 ; Rise       ; Register_CLK    ;
;  BUS[3]                ; Register_CLK ; 6.765 ; 6.760 ; Rise       ; Register_CLK    ;
; D0                     ; Register_CLK ; 7.015 ; 7.035 ; Rise       ; Register_CLK    ;
; D1                     ; Register_CLK ; 7.133 ; 7.060 ; Rise       ; Register_CLK    ;
; D2                     ; Register_CLK ; 7.100 ; 7.090 ; Rise       ; Register_CLK    ;
; D3                     ; Register_CLK ; 8.176 ; 8.274 ; Rise       ; Register_CLK    ;
; D4                     ; Register_CLK ; 6.649 ; 6.520 ; Rise       ; Register_CLK    ;
; D5                     ; Register_CLK ; 6.701 ; 6.693 ; Rise       ; Register_CLK    ;
; D6                     ; Register_CLK ; 7.089 ; 7.069 ; Rise       ; Register_CLK    ;
; D8                     ; Register_CLK ; 6.404 ; 6.363 ; Rise       ; Register_CLK    ;
; D9                     ; Register_CLK ; 7.260 ; 7.062 ; Rise       ; Register_CLK    ;
; D10                    ; Register_CLK ; 6.543 ; 6.531 ; Rise       ; Register_CLK    ;
; D11                    ; Register_CLK ; 8.060 ; 8.054 ; Rise       ; Register_CLK    ;
; D12                    ; Register_CLK ; 7.729 ; 7.742 ; Rise       ; Register_CLK    ;
; D13                    ; Register_CLK ; 6.858 ; 6.874 ; Rise       ; Register_CLK    ;
; D14                    ; Register_CLK ; 7.096 ; 7.084 ; Rise       ; Register_CLK    ;
; D15                    ; Register_CLK ; 7.349 ; 7.388 ; Rise       ; Register_CLK    ;
; IR_Q[*]                ; Register_CLK ; 5.131 ; 5.108 ; Rise       ; Register_CLK    ;
;  IR_Q[0]               ; Register_CLK ; 6.088 ; 6.066 ; Rise       ; Register_CLK    ;
;  IR_Q[1]               ; Register_CLK ; 6.746 ; 6.782 ; Rise       ; Register_CLK    ;
;  IR_Q[2]               ; Register_CLK ; 7.471 ; 7.666 ; Rise       ; Register_CLK    ;
;  IR_Q[3]               ; Register_CLK ; 6.142 ; 6.124 ; Rise       ; Register_CLK    ;
;  IR_Q[4]               ; Register_CLK ; 5.131 ; 5.108 ; Rise       ; Register_CLK    ;
;  IR_Q[5]               ; Register_CLK ; 5.412 ; 5.402 ; Rise       ; Register_CLK    ;
;  IR_Q[6]               ; Register_CLK ; 5.896 ; 5.900 ; Rise       ; Register_CLK    ;
;  IR_Q[7]               ; Register_CLK ; 5.917 ; 5.905 ; Rise       ; Register_CLK    ;
;  IR_Q[8]               ; Register_CLK ; 5.897 ; 5.898 ; Rise       ; Register_CLK    ;
;  IR_Q[9]               ; Register_CLK ; 5.948 ; 5.952 ; Rise       ; Register_CLK    ;
;  IR_Q[10]              ; Register_CLK ; 7.078 ; 7.226 ; Rise       ; Register_CLK    ;
; Input_Q[*]             ; Register_CLK ; 5.269 ; 5.276 ; Rise       ; Register_CLK    ;
;  Input_Q[0]            ; Register_CLK ; 5.269 ; 5.276 ; Rise       ; Register_CLK    ;
;  Input_Q[1]            ; Register_CLK ; 6.105 ; 6.170 ; Rise       ; Register_CLK    ;
;  Input_Q[2]            ; Register_CLK ; 6.476 ; 6.422 ; Rise       ; Register_CLK    ;
;  Input_Q[3]            ; Register_CLK ; 5.365 ; 5.336 ; Rise       ; Register_CLK    ;
; Output_Q[*]            ; Register_CLK ; 5.886 ; 5.847 ; Rise       ; Register_CLK    ;
;  Output_Q[0]           ; Register_CLK ; 5.933 ; 5.897 ; Rise       ; Register_CLK    ;
;  Output_Q[1]           ; Register_CLK ; 5.930 ; 5.902 ; Rise       ; Register_CLK    ;
;  Output_Q[2]           ; Register_CLK ; 5.886 ; 5.847 ; Rise       ; Register_CLK    ;
;  Output_Q[3]           ; Register_CLK ; 6.379 ; 6.444 ; Rise       ; Register_CLK    ;
; PC_Q[*]                ; Register_CLK ; 5.497 ; 5.492 ; Rise       ; Register_CLK    ;
;  PC_Q[0]               ; Register_CLK ; 5.497 ; 5.492 ; Rise       ; Register_CLK    ;
;  PC_Q[1]               ; Register_CLK ; 5.654 ; 5.650 ; Rise       ; Register_CLK    ;
;  PC_Q[2]               ; Register_CLK ; 5.520 ; 5.515 ; Rise       ; Register_CLK    ;
;  PC_Q[3]               ; Register_CLK ; 5.698 ; 5.673 ; Rise       ; Register_CLK    ;
;  PC_Q[4]               ; Register_CLK ; 5.728 ; 5.702 ; Rise       ; Register_CLK    ;
; R0_Q[*]                ; Register_CLK ; 5.386 ; 5.355 ; Rise       ; Register_CLK    ;
;  R0_Q[0]               ; Register_CLK ; 6.206 ; 6.194 ; Rise       ; Register_CLK    ;
;  R0_Q[1]               ; Register_CLK ; 7.662 ; 7.810 ; Rise       ; Register_CLK    ;
;  R0_Q[2]               ; Register_CLK ; 5.386 ; 5.355 ; Rise       ; Register_CLK    ;
;  R0_Q[3]               ; Register_CLK ; 7.003 ; 7.116 ; Rise       ; Register_CLK    ;
; R1_Q[*]                ; Register_CLK ; 5.357 ; 5.326 ; Rise       ; Register_CLK    ;
;  R1_Q[0]               ; Register_CLK ; 5.357 ; 5.326 ; Rise       ; Register_CLK    ;
;  R1_Q[1]               ; Register_CLK ; 5.684 ; 5.662 ; Rise       ; Register_CLK    ;
;  R1_Q[2]               ; Register_CLK ; 6.477 ; 6.443 ; Rise       ; Register_CLK    ;
;  R1_Q[3]               ; Register_CLK ; 6.142 ; 6.140 ; Rise       ; Register_CLK    ;
; R2_Q[*]                ; Register_CLK ; 5.249 ; 5.247 ; Rise       ; Register_CLK    ;
;  R2_Q[0]               ; Register_CLK ; 6.522 ; 6.522 ; Rise       ; Register_CLK    ;
;  R2_Q[1]               ; Register_CLK ; 5.351 ; 5.316 ; Rise       ; Register_CLK    ;
;  R2_Q[2]               ; Register_CLK ; 5.249 ; 5.247 ; Rise       ; Register_CLK    ;
;  R2_Q[3]               ; Register_CLK ; 5.393 ; 5.375 ; Rise       ; Register_CLK    ;
; SCOUT[*]               ; Register_CLK ; 8.247 ; 8.233 ; Rise       ; Register_CLK    ;
;  SCOUT[0]              ; Register_CLK ; 8.579 ; 8.543 ; Rise       ; Register_CLK    ;
;  SCOUT[1]              ; Register_CLK ; 9.252 ; 9.388 ; Rise       ; Register_CLK    ;
;  SCOUT[2]              ; Register_CLK ; 8.247 ; 8.233 ; Rise       ; Register_CLK    ;
; SP_Q[*]                ; Register_CLK ; 5.732 ; 5.754 ; Rise       ; Register_CLK    ;
;  SP_Q[0]               ; Register_CLK ; 5.837 ; 5.808 ; Rise       ; Register_CLK    ;
;  SP_Q[1]               ; Register_CLK ; 7.306 ; 7.412 ; Rise       ; Register_CLK    ;
;  SP_Q[2]               ; Register_CLK ; 5.732 ; 5.754 ; Rise       ; Register_CLK    ;
;  SP_Q[3]               ; Register_CLK ; 6.685 ; 6.711 ; Rise       ; Register_CLK    ;
; T0                     ; Register_CLK ; 9.685 ; 9.726 ; Rise       ; Register_CLK    ;
; T1                     ; Register_CLK ; 8.203 ; 8.045 ; Rise       ; Register_CLK    ;
; T2                     ; Register_CLK ; 8.638 ; 8.666 ; Rise       ; Register_CLK    ;
; T3                     ; Register_CLK ; 8.738 ; 8.781 ; Rise       ; Register_CLK    ;
; T4                     ; Register_CLK ; 8.627 ; 8.625 ; Rise       ; Register_CLK    ;
; over_flow              ; Register_CLK ; 6.081 ; 6.152 ; Rise       ; Register_CLK    ;
+------------------------+--------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Input[0]   ; BUS[0]      ; 9.470 ; 9.166 ; 9.690 ; 9.946 ;
; Input[1]   ; BUS[1]      ; 9.285 ; 8.927 ; 9.447 ; 9.748 ;
; Input[2]   ; BUS[2]      ; 8.988 ; 8.954 ; 9.486 ; 9.521 ;
; Input[3]   ; BUS[3]      ; 9.213 ;       ;       ; 9.723 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Input[0]   ; BUS[0]      ; 8.852 ; 8.856 ; 9.371 ; 9.301 ;
; Input[1]   ; BUS[1]      ; 8.700 ; 8.651 ; 9.151 ; 9.133 ;
; Input[2]   ; BUS[2]      ; 8.630 ; 8.578 ; 9.130 ; 9.069 ;
; Input[3]   ; BUS[3]      ; 8.908 ;       ;       ; 9.399 ;
+------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                           ;
+------------+-----------------+--------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name   ; Note                                                          ;
+------------+-----------------+--------------+---------------------------------------------------------------+
; 190.19 MHz ; 190.19 MHz      ; Register_CLK ;                                                               ;
; 397.14 MHz ; 250.0 MHz       ; Memory_CLK   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------+
; Slow 1200mV 0C Model Setup Summary    ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; Register_CLK ; -4.258 ; -168.906      ;
; Memory_CLK   ; -4.077 ; -54.499       ;
+--------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Hold Summary     ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; Register_CLK ; -0.035 ; -0.035        ;
; Memory_CLK   ; 0.287  ; 0.000         ;
+--------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+--------+--------------------------+
; Clock        ; Slack  ; End Point TNS            ;
+--------------+--------+--------------------------+
; Memory_CLK   ; -3.000 ; -68.220                  ;
; Register_CLK ; -3.000 ; -51.000                  ;
+--------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Register_CLK'                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                            ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -4.258 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0] ; Register_CLK ; Register_CLK ; 1.000        ; -2.224     ; 3.029      ;
; -4.258 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1] ; Register_CLK ; Register_CLK ; 1.000        ; -2.224     ; 3.029      ;
; -4.258 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2] ; Register_CLK ; Register_CLK ; 1.000        ; -2.224     ; 3.029      ;
; -4.258 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3] ; Register_CLK ; Register_CLK ; 1.000        ; -2.224     ; 3.029      ;
; -4.258 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4] ; Register_CLK ; Register_CLK ; 1.000        ; -2.224     ; 3.029      ;
; -4.137 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0] ; Register_CLK ; Register_CLK ; 1.000        ; -2.224     ; 2.908      ;
; -4.137 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1] ; Register_CLK ; Register_CLK ; 1.000        ; -2.224     ; 2.908      ;
; -4.137 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2] ; Register_CLK ; Register_CLK ; 1.000        ; -2.224     ; 2.908      ;
; -4.137 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3] ; Register_CLK ; Register_CLK ; 1.000        ; -2.224     ; 2.908      ;
; -4.137 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4] ; Register_CLK ; Register_CLK ; 1.000        ; -2.224     ; 2.908      ;
; -4.122 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.221     ; 2.896      ;
; -4.122 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.221     ; 2.896      ;
; -4.122 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.221     ; 2.896      ;
; -4.093 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.228     ; 2.860      ;
; -4.083 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.214     ; 2.864      ;
; -4.077 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.221     ; 2.851      ;
; -4.077 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.221     ; 2.851      ;
; -4.077 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.221     ; 2.851      ;
; -4.060 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.228     ; 2.827      ;
; -4.055 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0] ; Register_CLK ; Register_CLK ; 1.000        ; -2.224     ; 2.826      ;
; -4.055 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1] ; Register_CLK ; Register_CLK ; 1.000        ; -2.224     ; 2.826      ;
; -4.055 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2] ; Register_CLK ; Register_CLK ; 1.000        ; -2.224     ; 2.826      ;
; -4.055 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3] ; Register_CLK ; Register_CLK ; 1.000        ; -2.224     ; 2.826      ;
; -4.055 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4] ; Register_CLK ; Register_CLK ; 1.000        ; -2.224     ; 2.826      ;
; -4.047 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.214     ; 2.828      ;
; -3.985 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.066     ; 4.914      ;
; -3.983 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 4.923      ;
; -3.970 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.056     ; 4.909      ;
; -3.968 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.045     ; 4.918      ;
; -3.965 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.066     ; 4.894      ;
; -3.963 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 4.903      ;
; -3.953 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 4.893      ;
; -3.951 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.044     ; 4.902      ;
; -3.933 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.221     ; 2.707      ;
; -3.933 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.221     ; 2.707      ;
; -3.933 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.221     ; 2.707      ;
; -3.921 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.045     ; 4.871      ;
; -3.916 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 4.856      ;
; -3.903 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.228     ; 2.670      ;
; -3.899 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.214     ; 2.680      ;
; -3.895 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.045     ; 4.845      ;
; -3.893 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 4.833      ;
; -3.890 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 4.830      ;
; -3.888 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 4.828      ;
; -3.870 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.211     ; 2.654      ;
; -3.870 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.211     ; 2.654      ;
; -3.864 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.381     ; 4.478      ;
; -3.861 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.044     ; 4.812      ;
; -3.859 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.044     ; 4.810      ;
; -3.851 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.210     ; 2.636      ;
; -3.851 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.210     ; 2.636      ;
; -3.851 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.210     ; 2.636      ;
; -3.847 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.045     ; 4.797      ;
; -3.844 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.066     ; 4.773      ;
; -3.842 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 4.782      ;
; -3.831 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.050     ; 4.776      ;
; -3.817 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.063     ; 4.749      ;
; -3.815 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 4.755      ;
; -3.814 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.056     ; 4.753      ;
; -3.813 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.211     ; 2.597      ;
; -3.813 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.211     ; 2.597      ;
; -3.809 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.066     ; 4.738      ;
; -3.808 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.386     ; 4.417      ;
; -3.800 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.210     ; 2.585      ;
; -3.800 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.210     ; 2.585      ;
; -3.800 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.210     ; 2.585      ;
; -3.788 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.052     ; 4.731      ;
; -3.785 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.056     ; 4.724      ;
; -3.784 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 4.724      ;
; -3.780 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.066     ; 4.709      ;
; -3.775 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 4.715      ;
; -3.770 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -1.910     ; 2.855      ;
; -3.752 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.044     ; 4.703      ;
; -3.745 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.045     ; 4.695      ;
; -3.744 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.221     ; 2.518      ;
; -3.739 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 4.679      ;
; -3.728 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -1.910     ; 2.813      ;
; -3.704 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; Register_CLK ; Register_CLK ; 1.000        ; -0.081     ; 4.618      ;
; -3.687 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.066     ; 4.616      ;
; -3.686 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.307     ; 4.374      ;
; -3.683 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 4.623      ;
; -3.681 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.317     ; 4.359      ;
; -3.680 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.211     ; 2.464      ;
; -3.680 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.211     ; 2.464      ;
; -3.671 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.221     ; 2.445      ;
; -3.671 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; Register_CLK ; Register_CLK ; 1.000        ; 0.250      ; 4.916      ;
; -3.670 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.066     ; 4.599      ;
; -3.669 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.066     ; 4.598      ;
; -3.668 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.046     ; 4.617      ;
; -3.667 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.210     ; 2.452      ;
; -3.667 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.210     ; 2.452      ;
; -3.667 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -2.210     ; 2.452      ;
; -3.663 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.056     ; 4.602      ;
; -3.661 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.928     ; 2.728      ;
; -3.658 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 4.598      ;
; -3.654 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.044     ; 4.605      ;
; -3.645 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 4.585      ;
; -3.643 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.053     ; 4.585      ;
; -3.641 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 4.581      ;
; -3.640 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 4.580      ;
+--------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Memory_CLK'                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.077 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.963     ; 3.114      ;
; -3.955 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.963     ; 2.992      ;
; -3.873 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.963     ; 2.910      ;
; -3.677 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.967     ; 2.710      ;
; -3.563 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.127     ; 4.436      ;
; -3.556 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.967     ; 2.589      ;
; -3.548 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.186      ; 4.734      ;
; -3.546 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.197      ; 4.743      ;
; -3.530 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.204      ; 4.734      ;
; -3.456 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.197      ; 4.653      ;
; -3.450 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.197      ; 4.647      ;
; -3.420 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.197      ; 4.617      ;
; -3.406 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.186      ; 4.592      ;
; -3.400 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.967     ; 2.433      ;
; -3.379 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.189      ; 4.568      ;
; -3.357 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.186      ; 4.543      ;
; -3.328 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.186      ; 4.514      ;
; -3.310 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.186      ; 4.496      ;
; -3.279 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.197      ; 4.476      ;
; -3.272 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.059     ; 4.213      ;
; -3.249 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.186      ; 4.435      ;
; -3.245 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.197      ; 4.442      ;
; -3.232 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.186      ; 4.418      ;
; -3.224 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.954     ; 2.270      ;
; -3.211 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.954     ; 2.257      ;
; -3.193 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.196      ; 4.389      ;
; -3.192 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.046     ; 4.146      ;
; -3.138 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.059     ; 4.079      ;
; -3.100 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.967     ; 2.133      ;
; -3.093 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.186      ; 4.279      ;
; -3.059 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.046     ; 4.013      ;
; -3.054 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.954     ; 2.100      ;
; -3.041 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.059     ; 3.982      ;
; -3.034 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.197      ; 4.231      ;
; -3.003 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.954     ; 2.049      ;
; -2.978 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.967     ; 2.011      ;
; -2.957 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.954     ; 2.003      ;
; -2.931 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.197      ; 4.128      ;
; -2.874 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.059     ; 3.815      ;
; -2.850 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]                  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.958     ; 1.892      ;
; -2.823 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.967     ; 1.856      ;
; -2.794 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.046     ; 3.748      ;
; -2.773 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]                  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.958     ; 1.815      ;
; -2.754 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]                  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.958     ; 1.796      ;
; -2.732 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.954     ; 1.778      ;
; -2.717 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]             ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.201      ; 3.918      ;
; -2.663 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.197      ; 3.860      ;
; -2.422 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.046     ; 3.376      ;
; -2.396 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.186      ; 3.582      ;
; -2.295 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.063     ; 3.232      ;
; -2.129 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.063     ; 3.066      ;
; -2.062 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.063     ; 2.999      ;
; -2.043 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.063     ; 2.980      ;
; -1.973 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.050     ; 2.923      ;
; -1.953 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.050     ; 2.903      ;
; -1.922 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.050     ; 2.872      ;
; -1.864 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.063     ; 2.801      ;
; -1.854 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.063     ; 2.791      ;
; -1.832 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.050     ; 2.782      ;
; -1.518 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.103     ; 2.353      ;
; -1.518 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.103     ; 2.353      ;
; -1.518 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.103     ; 2.353      ;
; -1.518 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.103     ; 2.353      ;
; -1.518 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.103     ; 2.353      ;
; -1.505 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.472 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.063     ; 2.409      ;
; -1.327 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.050     ; 2.277      ;
; -1.321 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.050     ; 2.271      ;
; -1.250 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.063     ; 2.187      ;
; -1.220 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]             ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.197      ; 2.417      ;
; -1.127 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.187      ; 2.314      ;
; -1.127 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.027     ; 2.120      ;
; -1.070 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.027     ; 2.063      ;
; -1.062 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.187      ; 2.249      ;
; -1.030 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.050     ; 1.980      ;
; -1.025 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.187      ; 2.212      ;
; -1.007 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.187      ; 2.194      ;
; -0.980 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.050     ; 1.930      ;
; -0.853 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.027     ; 1.846      ;
; -0.851 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.027     ; 1.844      ;
; -0.317 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.187      ; 1.504      ;
; -0.311 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.192      ; 1.503      ;
; -0.306 ; stack_pointer:inst16|sp_addr_internal[3]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.152     ; 1.154      ;
; -0.294 ; stack_pointer:inst16|sp_addr_internal[2]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.152     ; 1.142      ;
; -0.223 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.155     ; 1.068      ;
; -0.216 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.155     ; 1.061      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Register_CLK'                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -0.035 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.225      ; 2.334      ;
; 0.068  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.225      ; 2.437      ;
; 0.068  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 2.225      ; 2.437      ;
; 0.070  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.988      ; 2.202      ;
; 0.143  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.988      ; 2.275      ;
; 0.143  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.988      ; 2.275      ;
; 0.312  ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 0.511      ;
; 0.347  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.988      ; 2.479      ;
; 0.365  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 0.564      ;
; 0.420  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.988      ; 2.552      ;
; 0.420  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.988      ; 2.552      ;
; 0.502  ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.068      ; 0.714      ;
; 0.503  ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.068      ; 0.715      ;
; 0.515  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 0.714      ;
; 0.517  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 0.716      ;
; 0.521  ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.068      ; 0.733      ;
; 0.535  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 0.734      ;
; 0.550  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.054      ; 0.748      ;
; 0.554  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.988      ; 2.686      ;
; 0.598  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.988      ; 2.730      ;
; 0.605  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.083      ; 0.872      ;
; 0.633  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.083      ; 0.900      ;
; 0.645  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.988      ; 2.777      ;
; 0.645  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.988      ; 2.777      ;
; 0.645  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 0.844      ;
; 0.671  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.988      ; 2.803      ;
; 0.671  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.988      ; 2.803      ;
; 0.708  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.054      ; 0.906      ;
; 0.708  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ; Register_CLK ; Register_CLK ; 0.000        ; 0.164      ; 1.016      ;
; 0.738  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.054      ; 0.936      ;
; 0.742  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.403      ; 1.289      ;
; 0.747  ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.068      ; 0.959      ;
; 0.760  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 0.959      ;
; 0.766  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 0.965      ;
; 0.769  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 0.968      ;
; 0.770  ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.068      ; 0.982      ;
; 0.773  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 0.972      ;
; 0.776  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 0.975      ;
; 0.794  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.054      ; 0.992      ;
; 0.814  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.392      ; 1.350      ;
; 0.817  ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.390      ; 1.351      ;
; 0.820  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]              ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.160      ; 1.164      ;
; 0.824  ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.390      ; 1.358      ;
; 0.836  ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.068      ; 1.048      ;
; 0.843  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.407      ; 1.394      ;
; 0.843  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.407      ; 1.394      ;
; 0.844  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.407      ; 1.395      ;
; 0.847  ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.396      ; 1.387      ;
; 0.855  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.083      ; 1.122      ;
; 0.861  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.407      ; 1.412      ;
; 0.865  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 1.064      ;
; 0.872  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 1.071      ;
; 0.888  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.083      ; 1.155      ;
; 0.890  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 1.089      ;
; 0.913  ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.390      ; 1.447      ;
; 0.942  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.054      ; 1.140      ;
; 0.949  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.054      ; 1.147      ;
; 0.979  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 1.178      ;
; 0.986  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 1.185      ;
; 1.031  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.403      ; 1.578      ;
; 1.044  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ; Register_CLK ; Register_CLK ; 0.000        ; 0.164      ; 1.352      ;
; 1.055  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ; Register_CLK ; Register_CLK ; 0.000        ; 0.164      ; 1.363      ;
; 1.061  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.160     ; 1.085      ;
; 1.082  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.160     ; 1.106      ;
; 1.083  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.164     ; 1.103      ;
; 1.095  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.403      ; 1.642      ;
; 1.111  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]              ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.142      ; 1.437      ;
; 1.115  ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.403      ; 1.662      ;
; 1.120  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.160     ; 1.144      ;
; 1.156  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.403      ; 1.703      ;
; 1.203  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.392      ; 1.739      ;
; 1.241  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]              ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.149      ; 1.574      ;
; 1.258  ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.379      ; 1.781      ;
; 1.262  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.054      ; 1.460      ;
; 1.264  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.160     ; 1.288      ;
; 1.270  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.379      ; 1.793      ;
; 1.287  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.149     ; 1.322      ;
; 1.293  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.189      ; 1.626      ;
; 1.293  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.189      ; 1.626      ;
; 1.293  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.189      ; 1.626      ;
; 1.295  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.189      ; 1.628      ;
; 1.301  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ; Register_CLK ; Register_CLK ; 0.000        ; 0.164      ; 1.609      ;
; 1.335  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.054      ; 1.533      ;
; 1.341  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.054      ; 1.539      ;
; 1.355  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.189      ; 1.688      ;
; 1.355  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.189      ; 1.688      ;
; 1.355  ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.393      ; 1.892      ;
; 1.356  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.189      ; 1.689      ;
; 1.356  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.189      ; 1.689      ;
; 1.375  ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.368      ; 1.887      ;
; 1.402  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.379      ; 1.925      ;
; 1.403  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]             ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.154     ; 1.433      ;
; 1.406  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.149     ; 1.441      ;
; 1.424  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]             ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.154     ; 1.454      ;
; 1.427  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]              ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.163     ; 1.448      ;
; 1.436  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.165      ; 1.745      ;
; 1.495  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.165      ; 1.804      ;
; 1.500  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]             ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.154     ; 1.530      ;
; 1.501  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]             ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.154     ; 1.531      ;
; 1.504  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.403      ; 2.051      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Memory_CLK'                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.287 ; stack_pointer:inst16|sp_addr_internal[0]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.337      ; 0.833      ;
; 0.656 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.346      ; 1.211      ;
; 0.658 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.346      ; 1.213      ;
; 0.664 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.346      ; 1.219      ;
; 0.684 ; stack_pointer:inst16|sp_addr_internal[1]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.015      ; 0.908      ;
; 0.714 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.346      ; 1.269      ;
; 0.723 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.341      ; 1.273      ;
; 0.783 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.013      ; 1.005      ;
; 0.788 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.013      ; 1.010      ;
; 0.789 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.013      ; 1.011      ;
; 0.802 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.013      ; 1.024      ;
; 0.844 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.341      ; 1.394      ;
; 0.865 ; stack_pointer:inst16|sp_addr_internal[2]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.015      ; 1.089      ;
; 0.878 ; stack_pointer:inst16|sp_addr_internal[3]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.015      ; 1.102      ;
; 0.881 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.346      ; 1.436      ;
; 1.031 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.341      ; 1.581      ;
; 1.042 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.341      ; 1.592      ;
; 1.091 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.341      ; 1.641      ;
; 1.451 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.114      ; 1.774      ;
; 1.462 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.094      ; 1.725      ;
; 1.472 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.094      ; 1.735      ;
; 1.551 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.114      ; 1.874      ;
; 1.683 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.101      ; 1.993      ;
; 1.689 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]             ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.351      ; 2.249      ;
; 1.694 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.094      ; 1.957      ;
; 1.700 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.114      ; 2.023      ;
; 1.712 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.114      ; 2.035      ;
; 1.765 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.094      ; 2.028      ;
; 1.774 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.340      ; 2.323      ;
; 1.804 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.351      ; 2.364      ;
; 1.804 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.351      ; 2.364      ;
; 1.811 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.340      ; 2.360      ;
; 1.835 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.118      ; 2.162      ;
; 1.886 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.118      ; 2.213      ;
; 1.921 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.340      ; 2.470      ;
; 1.922 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.101      ; 2.232      ;
; 1.948 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.351      ; 2.508      ;
; 2.008 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.105      ; 2.322      ;
; 2.029 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.351      ; 2.589      ;
; 2.046 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.340      ; 2.595      ;
; 2.054 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.118      ; 2.381      ;
; 2.074 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.044      ; 2.260      ;
; 2.074 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.044      ; 2.260      ;
; 2.074 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.044      ; 2.260      ;
; 2.074 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.044      ; 2.260      ;
; 2.074 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.044      ; 2.260      ;
; 2.087 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.096 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]             ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.355      ; 2.660      ;
; 2.105 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.340      ; 2.654      ;
; 2.163 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.114      ; 2.486      ;
; 2.167 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.105      ; 2.481      ;
; 2.195 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.340      ; 2.744      ;
; 2.210 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.351      ; 2.770      ;
; 2.241 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.344      ; 2.794      ;
; 2.245 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.114      ; 2.568      ;
; 2.260 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.105      ; 2.574      ;
; 2.278 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.118      ; 2.605      ;
; 2.292 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.101      ; 2.602      ;
; 2.313 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.351      ; 2.873      ;
; 2.316 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.101      ; 2.626      ;
; 2.334 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.101      ; 2.644      ;
; 2.356 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.351      ; 2.916      ;
; 2.365 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.105      ; 2.679      ;
; 2.370 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.351      ; 2.930      ;
; 2.406 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.114      ; 2.729      ;
; 2.421 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.114      ; 2.744      ;
; 2.451 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.101      ; 2.761      ;
; 2.452 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.351      ; 3.012      ;
; 2.469 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.351      ; 3.029      ;
; 2.544 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.101      ; 2.854      ;
; 2.575 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.341      ; 3.125      ;
; 2.577 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.340      ; 3.126      ;
; 2.648 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.358      ; 3.215      ;
; 2.649 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.101      ; 2.959      ;
; 2.747 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.341      ; 3.297      ;
; 2.879 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.040      ; 3.128      ;
; 3.137 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]                  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.718     ; 1.628      ;
; 3.150 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.714     ; 1.645      ;
; 3.184 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]                  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.718     ; 1.675      ;
; 3.220 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]                  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.718     ; 1.711      ;
; 3.252 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.727     ; 1.734      ;
; 3.279 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.727     ; 1.761      ;
; 3.339 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.714     ; 1.834      ;
; 3.387 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.727     ; 1.869      ;
; 3.426 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.714     ; 1.921      ;
; 3.463 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.714     ; 1.958      ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Memory_CLK'                                                                                                                                                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Memory_CLK ; Rise       ; Memory_CLK                                                                                                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ;
; 0.075  ; 0.305        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 0.075  ; 0.305        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ;
; 0.075  ; 0.305        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ;
; 0.075  ; 0.305        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.075  ; 0.305        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.076  ; 0.306        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~input|o                                                                                                         ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; inst11|altsyncram_component|auto_generated|ram_block1a0|clk0                                                               ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; inst15|altsyncram_component|auto_generated|ram_block1a0|clk0                                                               ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; inst4|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~inputclkctrl|inclk[0]                                                                                           ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~inputclkctrl|outclk                                                                                             ;
; 0.457  ; 0.687        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ;
; 0.457  ; 0.687        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ;
; 0.457  ; 0.687        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ;
; 0.457  ; 0.687        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ;
; 0.457  ; 0.687        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ;
; 0.457  ; 0.687        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ;
; 0.457  ; 0.687        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ;
; 0.457  ; 0.687        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ;
; 0.457  ; 0.687        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ;
; 0.457  ; 0.687        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ;
; 0.457  ; 0.687        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ;
; 0.457  ; 0.687        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ;
; 0.457  ; 0.687        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ;
; 0.457  ; 0.687        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ;
; 0.457  ; 0.687        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ;
; 0.458  ; 0.688        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ;
; 0.458  ; 0.688        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ;
; 0.458  ; 0.688        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ;
; 0.458  ; 0.688        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ;
; 0.458  ; 0.688        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 0.461  ; 0.691        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 0.461  ; 0.691        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ;
; 0.461  ; 0.691        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ;
; 0.461  ; 0.691        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.461  ; 0.691        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.462  ; 0.692        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ;
; 0.462  ; 0.692        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ;
; 0.462  ; 0.692        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Memory_CLK ; Rise       ; Memory_CLK~input|i                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~input|i                                                                                                         ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; Memory_CLK ; Rise       ; Memory_CLK~inputclkctrl|inclk[0]                                                                                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Register_CLK'                                                                                                                                        ;
+--------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock        ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; Register_CLK ; Rise       ; Register_CLK                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ;
; 0.179  ; 0.363        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                        ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; Register_CLK~input|o                                                                                     ;
+--------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; Input[*]  ; Memory_CLK   ; 4.169 ; 4.630 ; Rise       ; Memory_CLK      ;
;  Input[0] ; Memory_CLK   ; 3.952 ; 4.328 ; Rise       ; Memory_CLK      ;
;  Input[1] ; Memory_CLK   ; 3.995 ; 4.386 ; Rise       ; Memory_CLK      ;
;  Input[2] ; Memory_CLK   ; 3.706 ; 4.116 ; Rise       ; Memory_CLK      ;
;  Input[3] ; Memory_CLK   ; 4.169 ; 4.630 ; Rise       ; Memory_CLK      ;
; Input[*]  ; Register_CLK ; 4.509 ; 4.957 ; Rise       ; Register_CLK    ;
;  Input[0] ; Register_CLK ; 4.380 ; 4.762 ; Rise       ; Register_CLK    ;
;  Input[1] ; Register_CLK ; 4.509 ; 4.891 ; Rise       ; Register_CLK    ;
;  Input[2] ; Register_CLK ; 4.182 ; 4.592 ; Rise       ; Register_CLK    ;
;  Input[3] ; Register_CLK ; 4.496 ; 4.957 ; Rise       ; Register_CLK    ;
+-----------+--------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-----------+--------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+--------------+--------+--------+------------+-----------------+
; Input[*]  ; Memory_CLK   ; -3.169 ; -3.514 ; Rise       ; Memory_CLK      ;
;  Input[0] ; Memory_CLK   ; -3.198 ; -3.564 ; Rise       ; Memory_CLK      ;
;  Input[1] ; Memory_CLK   ; -3.259 ; -3.599 ; Rise       ; Memory_CLK      ;
;  Input[2] ; Memory_CLK   ; -3.169 ; -3.514 ; Rise       ; Memory_CLK      ;
;  Input[3] ; Memory_CLK   ; -3.683 ; -4.130 ; Rise       ; Memory_CLK      ;
; Input[*]  ; Register_CLK ; -1.506 ; -1.808 ; Rise       ; Register_CLK    ;
;  Input[0] ; Register_CLK ; -1.517 ; -1.824 ; Rise       ; Register_CLK    ;
;  Input[1] ; Register_CLK ; -1.506 ; -1.808 ; Rise       ; Register_CLK    ;
;  Input[2] ; Register_CLK ; -1.952 ; -2.271 ; Rise       ; Register_CLK    ;
;  Input[3] ; Register_CLK ; -1.838 ; -2.212 ; Rise       ; Register_CLK    ;
+-----------+--------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+------------------------+--------------+--------+--------+------------+-----------------+
; Data Port              ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------------+--------------+--------+--------+------------+-----------------+
; BUS[*]                 ; Memory_CLK   ; 6.701  ; 6.621  ; Rise       ; Memory_CLK      ;
;  BUS[0]                ; Memory_CLK   ; 6.647  ; 6.499  ; Rise       ; Memory_CLK      ;
;  BUS[1]                ; Memory_CLK   ; 6.701  ; 6.621  ; Rise       ; Memory_CLK      ;
;  BUS[2]                ; Memory_CLK   ; 6.470  ; 6.329  ; Rise       ; Memory_CLK      ;
;  BUS[3]                ; Memory_CLK   ; 6.416  ; 6.284  ; Rise       ; Memory_CLK      ;
; DataMemory[*]          ; Memory_CLK   ; 6.705  ; 6.571  ; Rise       ; Memory_CLK      ;
;  DataMemory[0]         ; Memory_CLK   ; 5.537  ; 5.452  ; Rise       ; Memory_CLK      ;
;  DataMemory[1]         ; Memory_CLK   ; 5.996  ; 5.879  ; Rise       ; Memory_CLK      ;
;  DataMemory[2]         ; Memory_CLK   ; 6.165  ; 6.041  ; Rise       ; Memory_CLK      ;
;  DataMemory[3]         ; Memory_CLK   ; 6.705  ; 6.571  ; Rise       ; Memory_CLK      ;
; InstructionMemory[*]   ; Memory_CLK   ; 7.041  ; 6.977  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[0]  ; Memory_CLK   ; 6.390  ; 6.271  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[1]  ; Memory_CLK   ; 5.975  ; 5.873  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[2]  ; Memory_CLK   ; 5.597  ; 5.516  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[3]  ; Memory_CLK   ; 5.989  ; 5.890  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[4]  ; Memory_CLK   ; 6.769  ; 6.675  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[5]  ; Memory_CLK   ; 6.002  ; 5.910  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[6]  ; Memory_CLK   ; 6.678  ; 6.562  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[7]  ; Memory_CLK   ; 6.120  ; 5.999  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[8]  ; Memory_CLK   ; 7.041  ; 6.977  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[9]  ; Memory_CLK   ; 6.750  ; 6.725  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[10] ; Memory_CLK   ; 6.067  ; 5.984  ; Rise       ; Memory_CLK      ;
; StackMemory[*]         ; Memory_CLK   ; 5.883  ; 5.826  ; Rise       ; Memory_CLK      ;
;  StackMemory[0]        ; Memory_CLK   ; 5.883  ; 5.826  ; Rise       ; Memory_CLK      ;
;  StackMemory[1]        ; Memory_CLK   ; 5.835  ; 5.728  ; Rise       ; Memory_CLK      ;
;  StackMemory[2]        ; Memory_CLK   ; 5.743  ; 5.659  ; Rise       ; Memory_CLK      ;
;  StackMemory[3]        ; Memory_CLK   ; 5.788  ; 5.684  ; Rise       ; Memory_CLK      ;
;  StackMemory[4]        ; Memory_CLK   ; 5.794  ; 5.700  ; Rise       ; Memory_CLK      ;
; ALU_Overflow           ; Register_CLK ; 9.412  ; 9.561  ; Rise       ; Register_CLK    ;
; ALU_out[*]             ; Register_CLK ; 11.563 ; 11.536 ; Rise       ; Register_CLK    ;
;  ALU_out[0]            ; Register_CLK ; 9.419  ; 9.268  ; Rise       ; Register_CLK    ;
;  ALU_out[1]            ; Register_CLK ; 9.693  ; 9.574  ; Rise       ; Register_CLK    ;
;  ALU_out[2]            ; Register_CLK ; 11.563 ; 11.536 ; Rise       ; Register_CLK    ;
;  ALU_out[3]            ; Register_CLK ; 10.104 ; 9.990  ; Rise       ; Register_CLK    ;
; AR_Q[*]                ; Register_CLK ; 5.915  ; 5.824  ; Rise       ; Register_CLK    ;
;  AR_Q[0]               ; Register_CLK ; 5.721  ; 5.645  ; Rise       ; Register_CLK    ;
;  AR_Q[1]               ; Register_CLK ; 5.546  ; 5.486  ; Rise       ; Register_CLK    ;
;  AR_Q[2]               ; Register_CLK ; 5.706  ; 5.630  ; Rise       ; Register_CLK    ;
;  AR_Q[3]               ; Register_CLK ; 5.915  ; 5.824  ; Rise       ; Register_CLK    ;
; BUS[*]                 ; Register_CLK ; 9.094  ; 9.035  ; Rise       ; Register_CLK    ;
;  BUS[0]                ; Register_CLK ; 8.894  ; 8.808  ; Rise       ; Register_CLK    ;
;  BUS[1]                ; Register_CLK ; 9.044  ; 8.895  ; Rise       ; Register_CLK    ;
;  BUS[2]                ; Register_CLK ; 9.094  ; 9.035  ; Rise       ; Register_CLK    ;
;  BUS[3]                ; Register_CLK ; 8.831  ; 8.774  ; Rise       ; Register_CLK    ;
; D0                     ; Register_CLK ; 7.015  ; 7.075  ; Rise       ; Register_CLK    ;
; D1                     ; Register_CLK ; 7.153  ; 7.106  ; Rise       ; Register_CLK    ;
; D2                     ; Register_CLK ; 7.141  ; 7.003  ; Rise       ; Register_CLK    ;
; D3                     ; Register_CLK ; 8.171  ; 8.103  ; Rise       ; Register_CLK    ;
; D4                     ; Register_CLK ; 6.695  ; 6.583  ; Rise       ; Register_CLK    ;
; D5                     ; Register_CLK ; 7.003  ; 6.918  ; Rise       ; Register_CLK    ;
; D6                     ; Register_CLK ; 7.152  ; 7.000  ; Rise       ; Register_CLK    ;
; D8                     ; Register_CLK ; 6.573  ; 6.406  ; Rise       ; Register_CLK    ;
; D9                     ; Register_CLK ; 7.141  ; 7.115  ; Rise       ; Register_CLK    ;
; D10                    ; Register_CLK ; 6.643  ; 6.481  ; Rise       ; Register_CLK    ;
; D11                    ; Register_CLK ; 8.058  ; 8.008  ; Rise       ; Register_CLK    ;
; D12                    ; Register_CLK ; 7.671  ; 7.562  ; Rise       ; Register_CLK    ;
; D13                    ; Register_CLK ; 7.101  ; 6.968  ; Rise       ; Register_CLK    ;
; D14                    ; Register_CLK ; 7.604  ; 7.457  ; Rise       ; Register_CLK    ;
; D15                    ; Register_CLK ; 7.295  ; 7.315  ; Rise       ; Register_CLK    ;
; IR_Q[*]                ; Register_CLK ; 7.245  ; 7.335  ; Rise       ; Register_CLK    ;
;  IR_Q[0]               ; Register_CLK ; 5.932  ; 5.830  ; Rise       ; Register_CLK    ;
;  IR_Q[1]               ; Register_CLK ; 6.567  ; 6.521  ; Rise       ; Register_CLK    ;
;  IR_Q[2]               ; Register_CLK ; 7.245  ; 7.335  ; Rise       ; Register_CLK    ;
;  IR_Q[3]               ; Register_CLK ; 5.958  ; 5.888  ; Rise       ; Register_CLK    ;
;  IR_Q[4]               ; Register_CLK ; 4.986  ; 4.941  ; Rise       ; Register_CLK    ;
;  IR_Q[5]               ; Register_CLK ; 5.255  ; 5.203  ; Rise       ; Register_CLK    ;
;  IR_Q[6]               ; Register_CLK ; 5.741  ; 5.712  ; Rise       ; Register_CLK    ;
;  IR_Q[7]               ; Register_CLK ; 5.759  ; 5.720  ; Rise       ; Register_CLK    ;
;  IR_Q[8]               ; Register_CLK ; 5.740  ; 5.708  ; Rise       ; Register_CLK    ;
;  IR_Q[9]               ; Register_CLK ; 5.795  ; 5.741  ; Rise       ; Register_CLK    ;
;  IR_Q[10]              ; Register_CLK ; 6.900  ; 7.016  ; Rise       ; Register_CLK    ;
; Input_Q[*]             ; Register_CLK ; 6.298  ; 6.152  ; Rise       ; Register_CLK    ;
;  Input_Q[0]            ; Register_CLK ; 5.110  ; 5.097  ; Rise       ; Register_CLK    ;
;  Input_Q[1]            ; Register_CLK ; 5.933  ; 5.935  ; Rise       ; Register_CLK    ;
;  Input_Q[2]            ; Register_CLK ; 6.298  ; 6.152  ; Rise       ; Register_CLK    ;
;  Input_Q[3]            ; Register_CLK ; 5.220  ; 5.159  ; Rise       ; Register_CLK    ;
; Output_Q[*]            ; Register_CLK ; 6.180  ; 6.172  ; Rise       ; Register_CLK    ;
;  Output_Q[0]           ; Register_CLK ; 5.750  ; 5.685  ; Rise       ; Register_CLK    ;
;  Output_Q[1]           ; Register_CLK ; 5.747  ; 5.677  ; Rise       ; Register_CLK    ;
;  Output_Q[2]           ; Register_CLK ; 5.708  ; 5.622  ; Rise       ; Register_CLK    ;
;  Output_Q[3]           ; Register_CLK ; 6.180  ; 6.172  ; Rise       ; Register_CLK    ;
; PC_Q[*]                ; Register_CLK ; 5.565  ; 5.501  ; Rise       ; Register_CLK    ;
;  PC_Q[0]               ; Register_CLK ; 5.336  ; 5.317  ; Rise       ; Register_CLK    ;
;  PC_Q[1]               ; Register_CLK ; 5.493  ; 5.468  ; Rise       ; Register_CLK    ;
;  PC_Q[2]               ; Register_CLK ; 5.358  ; 5.322  ; Rise       ; Register_CLK    ;
;  PC_Q[3]               ; Register_CLK ; 5.537  ; 5.468  ; Rise       ; Register_CLK    ;
;  PC_Q[4]               ; Register_CLK ; 5.565  ; 5.501  ; Rise       ; Register_CLK    ;
; R0_Q[*]                ; Register_CLK ; 7.466  ; 7.566  ; Rise       ; Register_CLK    ;
;  R0_Q[0]               ; Register_CLK ; 6.044  ; 5.941  ; Rise       ; Register_CLK    ;
;  R0_Q[1]               ; Register_CLK ; 7.466  ; 7.566  ; Rise       ; Register_CLK    ;
;  R0_Q[2]               ; Register_CLK ; 5.235  ; 5.178  ; Rise       ; Register_CLK    ;
;  R0_Q[3]               ; Register_CLK ; 6.781  ; 6.784  ; Rise       ; Register_CLK    ;
; R1_Q[*]                ; Register_CLK ; 6.293  ; 6.184  ; Rise       ; Register_CLK    ;
;  R1_Q[0]               ; Register_CLK ; 5.209  ; 5.143  ; Rise       ; Register_CLK    ;
;  R1_Q[1]               ; Register_CLK ; 5.511  ; 5.442  ; Rise       ; Register_CLK    ;
;  R1_Q[2]               ; Register_CLK ; 6.293  ; 6.184  ; Rise       ; Register_CLK    ;
;  R1_Q[3]               ; Register_CLK ; 5.952  ; 5.936  ; Rise       ; Register_CLK    ;
; R2_Q[*]                ; Register_CLK ; 6.329  ; 6.275  ; Rise       ; Register_CLK    ;
;  R2_Q[0]               ; Register_CLK ; 6.329  ; 6.275  ; Rise       ; Register_CLK    ;
;  R2_Q[1]               ; Register_CLK ; 5.199  ; 5.135  ; Rise       ; Register_CLK    ;
;  R2_Q[2]               ; Register_CLK ; 5.092  ; 5.070  ; Rise       ; Register_CLK    ;
;  R2_Q[3]               ; Register_CLK ; 5.239  ; 5.189  ; Rise       ; Register_CLK    ;
; SCOUT[*]               ; Register_CLK ; 8.917  ; 8.952  ; Rise       ; Register_CLK    ;
;  SCOUT[0]              ; Register_CLK ; 8.285  ; 8.187  ; Rise       ; Register_CLK    ;
;  SCOUT[1]              ; Register_CLK ; 8.917  ; 8.952  ; Rise       ; Register_CLK    ;
;  SCOUT[2]              ; Register_CLK ; 7.948  ; 7.893  ; Rise       ; Register_CLK    ;
; SP_Q[*]                ; Register_CLK ; 7.124  ; 7.199  ; Rise       ; Register_CLK    ;
;  SP_Q[0]               ; Register_CLK ; 5.676  ; 5.625  ; Rise       ; Register_CLK    ;
;  SP_Q[1]               ; Register_CLK ; 7.124  ; 7.199  ; Rise       ; Register_CLK    ;
;  SP_Q[2]               ; Register_CLK ; 5.548  ; 5.555  ; Rise       ; Register_CLK    ;
;  SP_Q[3]               ; Register_CLK ; 6.482  ; 6.437  ; Rise       ; Register_CLK    ;
; T0                     ; Register_CLK ; 9.425  ; 9.338  ; Rise       ; Register_CLK    ;
; T1                     ; Register_CLK ; 8.221  ; 8.092  ; Rise       ; Register_CLK    ;
; T2                     ; Register_CLK ; 8.654  ; 8.609  ; Rise       ; Register_CLK    ;
; T3                     ; Register_CLK ; 8.692  ; 8.543  ; Rise       ; Register_CLK    ;
; T4                     ; Register_CLK ; 8.489  ; 8.484  ; Rise       ; Register_CLK    ;
; over_flow              ; Register_CLK ; 5.893  ; 5.926  ; Rise       ; Register_CLK    ;
+------------------------+--------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                        ;
+------------------------+--------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+--------------+-------+-------+------------+-----------------+
; BUS[*]                 ; Memory_CLK   ; 6.272 ; 6.145 ; Rise       ; Memory_CLK      ;
;  BUS[0]                ; Memory_CLK   ; 6.494 ; 6.351 ; Rise       ; Memory_CLK      ;
;  BUS[1]                ; Memory_CLK   ; 6.544 ; 6.465 ; Rise       ; Memory_CLK      ;
;  BUS[2]                ; Memory_CLK   ; 6.324 ; 6.188 ; Rise       ; Memory_CLK      ;
;  BUS[3]                ; Memory_CLK   ; 6.272 ; 6.145 ; Rise       ; Memory_CLK      ;
; DataMemory[*]          ; Memory_CLK   ; 5.429 ; 5.345 ; Rise       ; Memory_CLK      ;
;  DataMemory[0]         ; Memory_CLK   ; 5.429 ; 5.345 ; Rise       ; Memory_CLK      ;
;  DataMemory[1]         ; Memory_CLK   ; 5.870 ; 5.756 ; Rise       ; Memory_CLK      ;
;  DataMemory[2]         ; Memory_CLK   ; 6.033 ; 5.912 ; Rise       ; Memory_CLK      ;
;  DataMemory[3]         ; Memory_CLK   ; 6.550 ; 6.419 ; Rise       ; Memory_CLK      ;
; InstructionMemory[*]   ; Memory_CLK   ; 5.485 ; 5.406 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[0]  ; Memory_CLK   ; 6.250 ; 6.134 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[1]  ; Memory_CLK   ; 5.849 ; 5.749 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[2]  ; Memory_CLK   ; 5.485 ; 5.406 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[3]  ; Memory_CLK   ; 5.863 ; 5.766 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[4]  ; Memory_CLK   ; 6.617 ; 6.526 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[5]  ; Memory_CLK   ; 5.876 ; 5.786 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[6]  ; Memory_CLK   ; 6.523 ; 6.410 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[7]  ; Memory_CLK   ; 5.988 ; 5.870 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[8]  ; Memory_CLK   ; 6.872 ; 6.809 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[9]  ; Memory_CLK   ; 6.599 ; 6.574 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[10] ; Memory_CLK   ; 5.944 ; 5.864 ; Rise       ; Memory_CLK      ;
; StackMemory[*]         ; Memory_CLK   ; 5.626 ; 5.543 ; Rise       ; Memory_CLK      ;
;  StackMemory[0]        ; Memory_CLK   ; 5.766 ; 5.710 ; Rise       ; Memory_CLK      ;
;  StackMemory[1]        ; Memory_CLK   ; 5.716 ; 5.611 ; Rise       ; Memory_CLK      ;
;  StackMemory[2]        ; Memory_CLK   ; 5.626 ; 5.543 ; Rise       ; Memory_CLK      ;
;  StackMemory[3]        ; Memory_CLK   ; 5.669 ; 5.568 ; Rise       ; Memory_CLK      ;
;  StackMemory[4]        ; Memory_CLK   ; 5.675 ; 5.583 ; Rise       ; Memory_CLK      ;
; ALU_Overflow           ; Register_CLK ; 6.384 ; 6.246 ; Rise       ; Register_CLK    ;
; ALU_out[*]             ; Register_CLK ; 6.151 ; 6.054 ; Rise       ; Register_CLK    ;
;  ALU_out[0]            ; Register_CLK ; 6.151 ; 6.054 ; Rise       ; Register_CLK    ;
;  ALU_out[1]            ; Register_CLK ; 7.323 ; 7.259 ; Rise       ; Register_CLK    ;
;  ALU_out[2]            ; Register_CLK ; 8.049 ; 8.077 ; Rise       ; Register_CLK    ;
;  ALU_out[3]            ; Register_CLK ; 7.558 ; 7.436 ; Rise       ; Register_CLK    ;
; AR_Q[*]                ; Register_CLK ; 5.431 ; 5.371 ; Rise       ; Register_CLK    ;
;  AR_Q[0]               ; Register_CLK ; 5.597 ; 5.522 ; Rise       ; Register_CLK    ;
;  AR_Q[1]               ; Register_CLK ; 5.431 ; 5.371 ; Rise       ; Register_CLK    ;
;  AR_Q[2]               ; Register_CLK ; 5.583 ; 5.507 ; Rise       ; Register_CLK    ;
;  AR_Q[3]               ; Register_CLK ; 5.785 ; 5.696 ; Rise       ; Register_CLK    ;
; BUS[*]                 ; Register_CLK ; 6.377 ; 6.326 ; Rise       ; Register_CLK    ;
;  BUS[0]                ; Register_CLK ; 6.869 ; 6.789 ; Rise       ; Register_CLK    ;
;  BUS[1]                ; Register_CLK ; 6.884 ; 6.841 ; Rise       ; Register_CLK    ;
;  BUS[2]                ; Register_CLK ; 6.670 ; 6.579 ; Rise       ; Register_CLK    ;
;  BUS[3]                ; Register_CLK ; 6.377 ; 6.326 ; Rise       ; Register_CLK    ;
; D0                     ; Register_CLK ; 6.573 ; 6.684 ; Rise       ; Register_CLK    ;
; D1                     ; Register_CLK ; 6.728 ; 6.665 ; Rise       ; Register_CLK    ;
; D2                     ; Register_CLK ; 6.746 ; 6.643 ; Rise       ; Register_CLK    ;
; D3                     ; Register_CLK ; 7.723 ; 7.677 ; Rise       ; Register_CLK    ;
; D4                     ; Register_CLK ; 6.271 ; 6.171 ; Rise       ; Register_CLK    ;
; D5                     ; Register_CLK ; 6.361 ; 6.302 ; Rise       ; Register_CLK    ;
; D6                     ; Register_CLK ; 6.738 ; 6.638 ; Rise       ; Register_CLK    ;
; D8                     ; Register_CLK ; 6.069 ; 5.992 ; Rise       ; Register_CLK    ;
; D9                     ; Register_CLK ; 6.854 ; 6.635 ; Rise       ; Register_CLK    ;
; D10                    ; Register_CLK ; 6.206 ; 6.169 ; Rise       ; Register_CLK    ;
; D11                    ; Register_CLK ; 7.623 ; 7.587 ; Rise       ; Register_CLK    ;
; D12                    ; Register_CLK ; 7.316 ; 7.295 ; Rise       ; Register_CLK    ;
; D13                    ; Register_CLK ; 6.508 ; 6.436 ; Rise       ; Register_CLK    ;
; D14                    ; Register_CLK ; 6.732 ; 6.649 ; Rise       ; Register_CLK    ;
; D15                    ; Register_CLK ; 6.962 ; 6.946 ; Rise       ; Register_CLK    ;
; IR_Q[*]                ; Register_CLK ; 4.892 ; 4.847 ; Rise       ; Register_CLK    ;
;  IR_Q[0]               ; Register_CLK ; 5.803 ; 5.702 ; Rise       ; Register_CLK    ;
;  IR_Q[1]               ; Register_CLK ; 6.416 ; 6.371 ; Rise       ; Register_CLK    ;
;  IR_Q[2]               ; Register_CLK ; 7.060 ; 7.145 ; Rise       ; Register_CLK    ;
;  IR_Q[3]               ; Register_CLK ; 5.825 ; 5.755 ; Rise       ; Register_CLK    ;
;  IR_Q[4]               ; Register_CLK ; 4.892 ; 4.847 ; Rise       ; Register_CLK    ;
;  IR_Q[5]               ; Register_CLK ; 5.151 ; 5.099 ; Rise       ; Register_CLK    ;
;  IR_Q[6]               ; Register_CLK ; 5.617 ; 5.588 ; Rise       ; Register_CLK    ;
;  IR_Q[7]               ; Register_CLK ; 5.634 ; 5.594 ; Rise       ; Register_CLK    ;
;  IR_Q[8]               ; Register_CLK ; 5.616 ; 5.582 ; Rise       ; Register_CLK    ;
;  IR_Q[9]               ; Register_CLK ; 5.669 ; 5.615 ; Rise       ; Register_CLK    ;
;  IR_Q[10]              ; Register_CLK ; 6.781 ; 6.895 ; Rise       ; Register_CLK    ;
; Input_Q[*]             ; Register_CLK ; 5.012 ; 4.997 ; Rise       ; Register_CLK    ;
;  Input_Q[0]            ; Register_CLK ; 5.012 ; 4.997 ; Rise       ; Register_CLK    ;
;  Input_Q[1]            ; Register_CLK ; 5.806 ; 5.808 ; Rise       ; Register_CLK    ;
;  Input_Q[2]            ; Register_CLK ; 6.151 ; 6.009 ; Rise       ; Register_CLK    ;
;  Input_Q[3]            ; Register_CLK ; 5.118 ; 5.057 ; Rise       ; Register_CLK    ;
; Output_Q[*]            ; Register_CLK ; 5.585 ; 5.500 ; Rise       ; Register_CLK    ;
;  Output_Q[0]           ; Register_CLK ; 5.625 ; 5.560 ; Rise       ; Register_CLK    ;
;  Output_Q[1]           ; Register_CLK ; 5.623 ; 5.554 ; Rise       ; Register_CLK    ;
;  Output_Q[2]           ; Register_CLK ; 5.585 ; 5.500 ; Rise       ; Register_CLK    ;
;  Output_Q[3]           ; Register_CLK ; 6.038 ; 6.028 ; Rise       ; Register_CLK    ;
; PC_Q[*]                ; Register_CLK ; 5.228 ; 5.208 ; Rise       ; Register_CLK    ;
;  PC_Q[0]               ; Register_CLK ; 5.228 ; 5.208 ; Rise       ; Register_CLK    ;
;  PC_Q[1]               ; Register_CLK ; 5.378 ; 5.353 ; Rise       ; Register_CLK    ;
;  PC_Q[2]               ; Register_CLK ; 5.249 ; 5.212 ; Rise       ; Register_CLK    ;
;  PC_Q[3]               ; Register_CLK ; 5.421 ; 5.353 ; Rise       ; Register_CLK    ;
;  PC_Q[4]               ; Register_CLK ; 5.449 ; 5.385 ; Rise       ; Register_CLK    ;
; R0_Q[*]                ; Register_CLK ; 5.130 ; 5.073 ; Rise       ; Register_CLK    ;
;  R0_Q[0]               ; Register_CLK ; 5.906 ; 5.806 ; Rise       ; Register_CLK    ;
;  R0_Q[1]               ; Register_CLK ; 7.323 ; 7.423 ; Rise       ; Register_CLK    ;
;  R0_Q[2]               ; Register_CLK ; 5.130 ; 5.073 ; Rise       ; Register_CLK    ;
;  R0_Q[3]               ; Register_CLK ; 6.616 ; 6.616 ; Rise       ; Register_CLK    ;
; R1_Q[*]                ; Register_CLK ; 5.106 ; 5.041 ; Rise       ; Register_CLK    ;
;  R1_Q[0]               ; Register_CLK ; 5.106 ; 5.041 ; Rise       ; Register_CLK    ;
;  R1_Q[1]               ; Register_CLK ; 5.396 ; 5.328 ; Rise       ; Register_CLK    ;
;  R1_Q[2]               ; Register_CLK ; 6.147 ; 6.041 ; Rise       ; Register_CLK    ;
;  R1_Q[3]               ; Register_CLK ; 5.820 ; 5.803 ; Rise       ; Register_CLK    ;
; R2_Q[*]                ; Register_CLK ; 4.994 ; 4.971 ; Rise       ; Register_CLK    ;
;  R2_Q[0]               ; Register_CLK ; 6.182 ; 6.128 ; Rise       ; Register_CLK    ;
;  R2_Q[1]               ; Register_CLK ; 5.097 ; 5.033 ; Rise       ; Register_CLK    ;
;  R2_Q[2]               ; Register_CLK ; 4.994 ; 4.971 ; Rise       ; Register_CLK    ;
;  R2_Q[3]               ; Register_CLK ; 5.135 ; 5.084 ; Rise       ; Register_CLK    ;
; SCOUT[*]               ; Register_CLK ; 7.736 ; 7.681 ; Rise       ; Register_CLK    ;
;  SCOUT[0]              ; Register_CLK ; 8.059 ; 7.963 ; Rise       ; Register_CLK    ;
;  SCOUT[1]              ; Register_CLK ; 8.665 ; 8.696 ; Rise       ; Register_CLK    ;
;  SCOUT[2]              ; Register_CLK ; 7.736 ; 7.681 ; Rise       ; Register_CLK    ;
; SP_Q[*]                ; Register_CLK ; 5.432 ; 5.437 ; Rise       ; Register_CLK    ;
;  SP_Q[0]               ; Register_CLK ; 5.555 ; 5.504 ; Rise       ; Register_CLK    ;
;  SP_Q[1]               ; Register_CLK ; 6.997 ; 7.072 ; Rise       ; Register_CLK    ;
;  SP_Q[2]               ; Register_CLK ; 5.432 ; 5.437 ; Rise       ; Register_CLK    ;
;  SP_Q[3]               ; Register_CLK ; 6.332 ; 6.287 ; Rise       ; Register_CLK    ;
; T0                     ; Register_CLK ; 9.045 ; 8.983 ; Rise       ; Register_CLK    ;
; T1                     ; Register_CLK ; 7.669 ; 7.504 ; Rise       ; Register_CLK    ;
; T2                     ; Register_CLK ; 8.087 ; 8.063 ; Rise       ; Register_CLK    ;
; T3                     ; Register_CLK ; 8.184 ; 8.176 ; Rise       ; Register_CLK    ;
; T4                     ; Register_CLK ; 8.092 ; 8.053 ; Rise       ; Register_CLK    ;
; over_flow              ; Register_CLK ; 5.768 ; 5.799 ; Rise       ; Register_CLK    ;
+------------------------+--------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Input[0]   ; BUS[0]      ; 8.747 ; 8.389 ; 8.887 ; 9.036 ;
; Input[1]   ; BUS[1]      ; 8.584 ; 8.214 ; 8.657 ; 8.881 ;
; Input[2]   ; BUS[2]      ; 8.319 ; 8.233 ; 8.670 ; 8.643 ;
; Input[3]   ; BUS[3]      ; 8.516 ;       ;       ; 8.881 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Input[0]   ; BUS[0]      ; 8.192 ; 8.119 ; 8.610 ; 8.472 ;
; Input[1]   ; BUS[1]      ; 8.057 ; 7.971 ; 8.397 ; 8.339 ;
; Input[2]   ; BUS[2]      ; 8.009 ; 7.904 ; 8.360 ; 8.249 ;
; Input[3]   ; BUS[3]      ; 8.246 ;       ;       ; 8.600 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------+
; Fast 1200mV 0C Model Setup Summary    ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; Register_CLK ; -2.300 ; -89.530       ;
; Memory_CLK   ; -2.232 ; -19.274       ;
+--------------+--------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Hold Summary     ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; Register_CLK ; -0.160 ; -0.336        ;
; Memory_CLK   ; 0.130  ; 0.000         ;
+--------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+--------+--------------------------+
; Clock        ; Slack  ; End Point TNS            ;
+--------------+--------+--------------------------+
; Register_CLK ; -3.000 ; -53.681                  ;
; Memory_CLK   ; -3.000 ; -36.619                  ;
+--------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Register_CLK'                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                             ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -2.300 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.442     ; 1.845      ;
; -2.300 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.442     ; 1.845      ;
; -2.300 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.442     ; 1.845      ;
; -2.300 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.442     ; 1.845      ;
; -2.300 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.442     ; 1.845      ;
; -2.284 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.440     ; 1.831      ;
; -2.284 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.440     ; 1.831      ;
; -2.284 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.440     ; 1.831      ;
; -2.272 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.444     ; 1.815      ;
; -2.269 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.436     ; 1.820      ;
; -2.236 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.442     ; 1.781      ;
; -2.236 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.442     ; 1.781      ;
; -2.236 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.442     ; 1.781      ;
; -2.236 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.442     ; 1.781      ;
; -2.236 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.442     ; 1.781      ;
; -2.225 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.442     ; 1.770      ;
; -2.225 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.442     ; 1.770      ;
; -2.225 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.442     ; 1.770      ;
; -2.225 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.442     ; 1.770      ;
; -2.225 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]  ; Register_CLK ; Register_CLK ; 1.000        ; -1.442     ; 1.770      ;
; -2.164 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.440     ; 1.711      ;
; -2.164 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.440     ; 1.711      ;
; -2.164 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.440     ; 1.711      ;
; -2.162 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.440     ; 1.709      ;
; -2.162 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.440     ; 1.709      ;
; -2.162 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.440     ; 1.709      ;
; -2.153 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.436     ; 1.704      ;
; -2.152 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.444     ; 1.695      ;
; -2.150 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.444     ; 1.693      ;
; -2.149 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.436     ; 1.700      ;
; -2.149 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.043     ; 3.093      ;
; -2.133 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 3.084      ;
; -2.118 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.434     ; 1.671      ;
; -2.118 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.434     ; 1.671      ;
; -2.113 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.030     ; 3.070      ;
; -2.106 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.433     ; 1.660      ;
; -2.106 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.433     ; 1.660      ;
; -2.106 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.433     ; 1.660      ;
; -2.105 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 3.056      ;
; -2.098 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 3.049      ;
; -2.088 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.030     ; 3.045      ;
; -2.085 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 3.036      ;
; -2.083 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.256     ; 1.814      ;
; -2.082 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.029     ; 3.040      ;
; -2.080 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 3.031      ;
; -2.069 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.029     ; 3.027      ;
; -2.066 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 3.017      ;
; -2.066 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.037     ; 3.016      ;
; -2.065 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.042     ; 3.010      ;
; -2.058 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.043     ; 3.002      ;
; -2.056 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.040     ; 3.003      ;
; -2.050 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.029     ; 3.008      ;
; -2.049 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.035     ; 3.001      ;
; -2.040 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.033     ; 2.994      ;
; -2.036 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.030     ; 2.993      ;
; -2.031 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.439     ; 1.579      ;
; -2.028 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 2.979      ;
; -2.027 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 2.978      ;
; -2.025 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.231     ; 2.781      ;
; -2.022 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.035     ; 2.974      ;
; -2.013 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.037     ; 2.963      ;
; -2.011 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.029     ; 2.969      ;
; -2.005 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.043     ; 2.949      ;
; -2.002 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; stack_pointer:inst16|sp_addr_internal[3]                                                            ; Register_CLK ; Register_CLK ; 1.000        ; -1.253     ; 1.736      ;
; -2.000 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.030     ; 2.957      ;
; -1.998 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.434     ; 1.551      ;
; -1.998 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.434     ; 1.551      ;
; -1.996 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.434     ; 1.549      ;
; -1.996 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.434     ; 1.549      ;
; -1.992 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 2.943      ;
; -1.990 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.433     ; 1.544      ;
; -1.990 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.433     ; 1.544      ;
; -1.990 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.433     ; 1.544      ;
; -1.986 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.433     ; 1.540      ;
; -1.986 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.433     ; 1.540      ;
; -1.986 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.433     ; 1.540      ;
; -1.985 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.232     ; 2.740      ;
; -1.983 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.030     ; 2.940      ;
; -1.982 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 2.933      ;
; -1.982 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 2.933      ;
; -1.975 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 2.926      ;
; -1.974 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.042     ; 2.919      ;
; -1.970 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; stack_pointer:inst16|sp_addr_internal[3]                                                            ; Register_CLK ; Register_CLK ; 1.000        ; -1.253     ; 1.704      ;
; -1.967 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.212     ; 2.742      ;
; -1.963 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; Register_CLK ; Register_CLK ; 1.000        ; -1.243     ; 1.707      ;
; -1.963 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; Register_CLK ; Register_CLK ; 1.000        ; -1.243     ; 1.707      ;
; -1.963 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; Register_CLK ; Register_CLK ; 1.000        ; -1.243     ; 1.707      ;
; -1.963 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; Register_CLK ; Register_CLK ; 1.000        ; -1.243     ; 1.707      ;
; -1.963 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.256     ; 1.694      ;
; -1.961 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 1.000        ; -1.256     ; 1.692      ;
; -1.959 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.218     ; 2.728      ;
; -1.958 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; stack_pointer:inst16|sp_addr_internal[1]                                                            ; Register_CLK ; Register_CLK ; 1.000        ; -1.253     ; 1.692      ;
; -1.958 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]     ; stack_pointer:inst16|sp_addr_internal[2]                                                            ; Register_CLK ; Register_CLK ; 1.000        ; -1.253     ; 1.692      ;
; -1.955 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.212     ; 2.730      ;
; -1.955 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.031     ; 2.911      ;
; -1.952 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.042     ; 2.897      ;
; -1.948 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]   ; Register_CLK ; Register_CLK ; 1.000        ; -0.052     ; 2.883      ;
; -1.947 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.218     ; 2.716      ;
; -1.947 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 1.000        ; -0.037     ; 2.897      ;
; -1.945 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]   ; Register_CLK ; Register_CLK ; 1.000        ; 0.144      ; 3.076      ;
+--------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Memory_CLK'                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.232 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.280     ; 1.941      ;
; -2.163 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.280     ; 1.872      ;
; -2.150 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.280     ; 1.859      ;
; -1.924 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.283     ; 1.630      ;
; -1.910 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.111      ; 3.010      ;
; -1.871 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.074     ; 2.786      ;
; -1.868 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.122      ; 2.979      ;
; -1.859 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.118      ; 2.966      ;
; -1.858 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.283     ; 1.564      ;
; -1.847 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.283     ; 1.553      ;
; -1.846 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.118      ; 2.953      ;
; -1.841 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.118      ; 2.948      ;
; -1.827 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.118      ; 2.934      ;
; -1.826 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.112      ; 2.927      ;
; -1.817 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.114      ; 2.920      ;
; -1.783 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.111      ; 2.883      ;
; -1.746 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.111      ; 2.846      ;
; -1.744 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.275     ; 1.458      ;
; -1.741 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.111      ; 2.841      ;
; -1.728 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.118      ; 2.835      ;
; -1.713 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.112      ; 2.814      ;
; -1.710 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.058     ; 2.641      ;
; -1.698 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.118      ; 2.805      ;
; -1.691 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.058     ; 2.622      ;
; -1.691 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.111      ; 2.791      ;
; -1.683 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.117      ; 2.789      ;
; -1.681 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.050     ; 2.620      ;
; -1.669 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.050     ; 2.608      ;
; -1.638 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.275     ; 1.352      ;
; -1.633 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.111      ; 2.733      ;
; -1.628 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.058     ; 2.559      ;
; -1.616 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.118      ; 2.723      ;
; -1.613 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.275     ; 1.327      ;
; -1.606 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.283     ; 1.312      ;
; -1.586 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.275     ; 1.300      ;
; -1.545 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.275     ; 1.259      ;
; -1.524 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.058     ; 2.455      ;
; -1.517 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.118      ; 2.624      ;
; -1.513 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.283     ; 1.219      ;
; -1.469 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.283     ; 1.175      ;
; -1.467 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]                  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.278     ; 1.178      ;
; -1.465 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.050     ; 2.404      ;
; -1.434 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]                  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.278     ; 1.145      ;
; -1.422 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]             ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.120      ; 2.531      ;
; -1.420 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]                  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.278     ; 1.131      ;
; -1.400 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -1.275     ; 1.114      ;
; -1.365 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.118      ; 2.472      ;
; -1.262 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.050     ; 2.201      ;
; -1.136 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.111      ; 2.236      ;
; -1.052 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.061     ; 1.980      ;
; -1.010 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.061     ; 1.938      ;
; -0.969 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.053     ; 1.905      ;
; -0.953 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.053     ; 1.889      ;
; -0.947 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.061     ; 1.875      ;
; -0.913 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.061     ; 1.841      ;
; -0.901 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.061     ; 1.829      ;
; -0.843 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.061     ; 1.771      ;
; -0.825 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.053     ; 1.761      ;
; -0.770 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.053     ; 1.706      ;
; -0.620 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.061     ; 1.548      ;
; -0.474 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]             ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.117      ; 1.580      ;
; -0.462 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.061     ; 1.390      ;
; -0.456 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.053     ; 1.392      ;
; -0.445 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.053     ; 1.381      ;
; -0.389 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.023     ; 1.375      ;
; -0.361 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.113      ; 1.463      ;
; -0.351 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.023     ; 1.337      ;
; -0.347 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.070     ; 1.232      ;
; -0.347 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.070     ; 1.232      ;
; -0.347 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.070     ; 1.232      ;
; -0.347 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.070     ; 1.232      ;
; -0.347 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.070     ; 1.232      ;
; -0.338 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.061     ; 1.232      ;
; -0.315 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.053     ; 1.251      ;
; -0.314 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.113      ; 1.416      ;
; -0.293 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.113      ; 1.395      ;
; -0.276 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.113      ; 1.378      ;
; -0.263 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.053     ; 1.199      ;
; -0.192 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.023     ; 1.178      ;
; -0.187 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.023     ; 1.173      ;
; 0.105  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.115      ; 0.999      ;
; 0.134  ; stack_pointer:inst16|sp_addr_internal[3]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.088     ; 0.767      ;
; 0.143  ; stack_pointer:inst16|sp_addr_internal[2]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.088     ; 0.758      ;
; 0.158  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.113      ; 0.944      ;
; 0.203  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.090     ; 0.696      ;
; 0.215  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.090     ; 0.684      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Register_CLK'                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -0.160 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.442      ; 1.366      ;
; -0.088 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.442      ; 1.438      ;
; -0.088 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.442      ; 1.438      ;
; -0.041 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.279      ; 1.322      ;
; 0.024  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.279      ; 1.387      ;
; 0.024  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.279      ; 1.387      ;
; 0.154  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.279      ; 1.517      ;
; 0.188  ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.035      ; 0.307      ;
; 0.208  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.279      ; 1.571      ;
; 0.218  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.035      ; 0.337      ;
; 0.219  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.279      ; 1.582      ;
; 0.219  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.279      ; 1.582      ;
; 0.280  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.279      ; 1.643      ;
; 0.280  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.279      ; 1.643      ;
; 0.297  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.279      ; 1.660      ;
; 0.298  ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.044      ; 0.426      ;
; 0.299  ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.044      ; 0.427      ;
; 0.307  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.035      ; 0.426      ;
; 0.308  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.035      ; 0.427      ;
; 0.311  ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.044      ; 0.439      ;
; 0.317  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.073      ; 0.514      ;
; 0.321  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.035      ; 0.440      ;
; 0.329  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.073      ; 0.526      ;
; 0.333  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.036      ; 0.453      ;
; 0.362  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.279      ; 1.725      ;
; 0.362  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 1.279      ; 1.725      ;
; 0.374  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.035      ; 0.493      ;
; 0.414  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.036      ; 0.534      ;
; 0.421  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.036      ; 0.541      ;
; 0.425  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ; Register_CLK ; Register_CLK ; 0.000        ; 0.083      ; 0.592      ;
; 0.431  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.241      ; 0.756      ;
; 0.447  ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.044      ; 0.575      ;
; 0.456  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.035      ; 0.575      ;
; 0.466  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.035      ; 0.585      ;
; 0.469  ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.044      ; 0.597      ;
; 0.469  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.035      ; 0.588      ;
; 0.470  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.035      ; 0.589      ;
; 0.472  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.073      ; 0.669      ;
; 0.473  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.035      ; 0.592      ;
; 0.482  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.036      ; 0.602      ;
; 0.482  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.073      ; 0.679      ;
; 0.482  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]              ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.096      ; 0.702      ;
; 0.491  ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.237      ; 0.812      ;
; 0.502  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.234      ; 0.820      ;
; 0.504  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.243      ; 0.831      ;
; 0.504  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.243      ; 0.831      ;
; 0.504  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.243      ; 0.831      ;
; 0.504  ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.233      ; 0.821      ;
; 0.507  ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.233      ; 0.824      ;
; 0.510  ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.044      ; 0.638      ;
; 0.516  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.243      ; 0.843      ;
; 0.523  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.035      ; 0.642      ;
; 0.536  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.035      ; 0.655      ;
; 0.539  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.035      ; 0.658      ;
; 0.563  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.036      ; 0.683      ;
; 0.566  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.036      ; 0.686      ;
; 0.570  ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ; Register_CLK ; Register_CLK ; 0.000        ; 0.233      ; 0.887      ;
; 0.586  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.035      ; 0.705      ;
; 0.589  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Register_CLK ; Register_CLK ; 0.000        ; 0.035      ; 0.708      ;
; 0.611  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.095     ; 0.640      ;
; 0.613  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.241      ; 0.938      ;
; 0.621  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.095     ; 0.650      ;
; 0.629  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ; Register_CLK ; Register_CLK ; 0.000        ; 0.083      ; 0.796      ;
; 0.634  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.097     ; 0.661      ;
; 0.635  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ; Register_CLK ; Register_CLK ; 0.000        ; 0.083      ; 0.802      ;
; 0.642  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.095     ; 0.671      ;
; 0.646  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.241      ; 0.971      ;
; 0.652  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]              ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.086      ; 0.862      ;
; 0.655  ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.241      ; 0.980      ;
; 0.679  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.241      ; 1.004      ;
; 0.702  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]              ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.091      ; 0.917      ;
; 0.713  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.234      ; 1.031      ;
; 0.722  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.036      ; 0.842      ;
; 0.739  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.095     ; 0.768      ;
; 0.741  ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.229      ; 1.054      ;
; 0.741  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.088     ; 0.777      ;
; 0.746  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.230      ; 1.060      ;
; 0.786  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.094      ; 0.964      ;
; 0.786  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.094      ; 0.964      ;
; 0.787  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.036      ; 0.907      ;
; 0.787  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.094      ; 0.965      ;
; 0.789  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.094      ; 0.967      ;
; 0.792  ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.223      ; 1.099      ;
; 0.794  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ; Register_CLK ; Register_CLK ; 0.000        ; 0.083      ; 0.961      ;
; 0.798  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.230      ; 1.112      ;
; 0.811  ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.235      ; 1.130      ;
; 0.815  ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.036      ; 0.935      ;
; 0.815  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.094      ; 0.993      ;
; 0.815  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.094      ; 0.993      ;
; 0.816  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.094      ; 0.994      ;
; 0.818  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.094      ; 0.996      ;
; 0.826  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]        ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.088     ; 0.862      ;
; 0.828  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]             ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.093     ; 0.859      ;
; 0.838  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]             ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.093     ; 0.869      ;
; 0.839  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]              ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.097     ; 0.866      ;
; 0.869  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.241      ; 1.194      ;
; 0.876  ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.241      ; 1.201      ;
; 0.882  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 0.000        ; 0.241      ; 1.207      ;
; 0.886  ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.083      ; 1.053      ;
; 0.886  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]              ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.092     ; 0.918      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Memory_CLK'                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.130 ; stack_pointer:inst16|sp_addr_internal[0]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.216      ; 0.490      ;
; 0.351 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.222      ; 0.717      ;
; 0.363 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.222      ; 0.729      ;
; 0.367 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.222      ; 0.733      ;
; 0.370 ; stack_pointer:inst16|sp_addr_internal[1]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.027      ; 0.541      ;
; 0.385 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.218      ; 0.747      ;
; 0.387 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.222      ; 0.753      ;
; 0.415 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.026      ; 0.585      ;
; 0.419 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.026      ; 0.589      ;
; 0.421 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.026      ; 0.591      ;
; 0.421 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.026      ; 0.591      ;
; 0.462 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.218      ; 0.824      ;
; 0.469 ; stack_pointer:inst16|sp_addr_internal[2]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.027      ; 0.640      ;
; 0.472 ; stack_pointer:inst16|sp_addr_internal[3]                                                                             ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.027      ; 0.643      ;
; 0.495 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.222      ; 0.861      ;
; 0.551 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.218      ; 0.913      ;
; 0.559 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.218      ; 0.921      ;
; 0.586 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.218      ; 0.948      ;
; 0.858 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.063      ; 1.025      ;
; 0.870 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.063      ; 1.037      ;
; 0.894 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.062      ; 1.100      ;
; 0.923 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.062      ; 1.129      ;
; 0.998 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.063      ; 1.165      ;
; 1.005 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.218      ; 1.367      ;
; 1.008 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]             ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.225      ; 1.377      ;
; 1.013 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.053      ; 1.210      ;
; 1.021 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.224      ; 1.389      ;
; 1.024 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.218      ; 1.386      ;
; 1.026 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.225      ; 1.395      ;
; 1.026 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.035      ; 1.151      ;
; 1.026 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.035      ; 1.151      ;
; 1.026 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.035      ; 1.151      ;
; 1.026 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.035      ; 1.151      ;
; 1.026 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.035      ; 1.151      ;
; 1.035 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                          ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.063      ; 1.202      ;
; 1.035 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.026      ; 1.151      ;
; 1.069 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.064      ; 1.277      ;
; 1.072 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.218      ; 1.434      ;
; 1.078 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.225      ; 1.447      ;
; 1.084 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.062      ; 1.290      ;
; 1.087 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.062      ; 1.293      ;
; 1.138 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.225      ; 1.507      ;
; 1.145 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.053      ; 1.342      ;
; 1.147 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.055      ; 1.346      ;
; 1.156 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.064      ; 1.364      ;
; 1.173 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.218      ; 1.535      ;
; 1.197 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.218      ; 1.559      ;
; 1.205 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.064      ; 1.413      ;
; 1.211 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]             ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.227      ; 1.582      ;
; 1.252 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.055      ; 1.451      ;
; 1.253 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                   ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.225      ; 1.622      ;
; 1.255 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.218      ; 1.617      ;
; 1.281 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.221      ; 1.646      ;
; 1.294 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.055      ; 1.493      ;
; 1.296 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.225      ; 1.665      ;
; 1.320 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.225      ; 1.689      ;
; 1.322 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.064      ; 1.530      ;
; 1.334 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.225      ; 1.703      ;
; 1.374 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.053      ; 1.571      ;
; 1.381 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.062      ; 1.587      ;
; 1.384 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.053      ; 1.581      ;
; 1.387 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.225      ; 1.756      ;
; 1.401 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.225      ; 1.770      ;
; 1.431 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.062      ; 1.637      ;
; 1.433 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.062      ; 1.639      ;
; 1.444 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.062      ; 1.650      ;
; 1.455 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.219      ; 1.818      ;
; 1.460 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.055      ; 1.659      ;
; 1.470 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.053      ; 1.667      ;
; 1.475 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.218      ; 1.837      ;
; 1.489 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.053      ; 1.686      ;
; 1.513 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.229      ; 1.886      ;
; 1.531 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.053      ; 1.728      ;
; 1.552 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.219      ; 1.915      ;
; 1.644 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.041      ; 1.829      ;
; 1.677 ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.053      ; 1.874      ;
; 1.969 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]                  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.115     ; 0.998      ;
; 1.979 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.112     ; 1.011      ;
; 1.981 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]                  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.115     ; 1.010      ;
; 2.009 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]                  ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.115     ; 1.038      ;
; 2.044 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.121     ; 1.067      ;
; 2.085 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.112     ; 1.117      ;
; 2.113 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.121     ; 1.136      ;
; 2.145 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.112     ; 1.177      ;
; 2.145 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.112     ; 1.177      ;
; 2.180 ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]                  ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ; Register_CLK ; Memory_CLK  ; 0.000        ; -1.121     ; 1.203      ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Register_CLK'                                                                                                                                        ;
+--------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock        ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; Register_CLK ; Rise       ; Register_CLK                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; over_flow:inst|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]              ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -0.082 ; 0.102        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[1]                                                                 ;
; -0.082 ; 0.102        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[2]                                                                 ;
; -0.082 ; 0.102        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[3]                                                                 ;
; -0.076 ; 0.108        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ;
; -0.076 ; 0.108        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ;
; -0.076 ; 0.108        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -0.059 ; 0.125        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; stack_pointer:inst16|sp_addr_internal[0]                                                                 ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -0.007 ; 0.177        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[0]      ;
; -0.007 ; 0.177        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[1]      ;
; -0.007 ; 0.177        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; SequenceCounter:inst22|lpm_counter:LPM_COUNTER_component|cntr_5dj:auto_generated|counter_reg_bit[2]      ;
; 0.054  ; 0.238        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ;
; 0.054  ; 0.238        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ;
; 0.054  ; 0.238        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ;
; 0.054  ; 0.238        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst14|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                       ;
+--------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Memory_CLK'                                                                                                                                                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Memory_CLK ; Rise       ; Memory_CLK                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~input|o                                                                                                         ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; inst4|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; inst11|altsyncram_component|auto_generated|ram_block1a0|clk0                                                               ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; inst15|altsyncram_component|auto_generated|ram_block1a0|clk0                                                               ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~inputclkctrl|inclk[0]                                                                                           ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~inputclkctrl|outclk                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Memory_CLK ; Rise       ; Memory_CLK~input|i                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~input|i                                                                                                         ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst15|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; Memory_CLK ; Rise       ; Memory_CLK~inputclkctrl|inclk[0]                                                                                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; Input[*]  ; Memory_CLK   ; 2.521 ; 3.390 ; Rise       ; Memory_CLK      ;
;  Input[0] ; Memory_CLK   ; 2.360 ; 3.153 ; Rise       ; Memory_CLK      ;
;  Input[1] ; Memory_CLK   ; 2.406 ; 3.179 ; Rise       ; Memory_CLK      ;
;  Input[2] ; Memory_CLK   ; 2.319 ; 3.039 ; Rise       ; Memory_CLK      ;
;  Input[3] ; Memory_CLK   ; 2.521 ; 3.390 ; Rise       ; Memory_CLK      ;
; Input[*]  ; Register_CLK ; 2.724 ; 3.568 ; Rise       ; Register_CLK    ;
;  Input[0] ; Register_CLK ; 2.618 ; 3.401 ; Rise       ; Register_CLK    ;
;  Input[1] ; Register_CLK ; 2.724 ; 3.485 ; Rise       ; Register_CLK    ;
;  Input[2] ; Register_CLK ; 2.592 ; 3.312 ; Rise       ; Register_CLK    ;
;  Input[3] ; Register_CLK ; 2.717 ; 3.568 ; Rise       ; Register_CLK    ;
+-----------+--------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-----------+--------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+--------------+--------+--------+------------+-----------------+
; Input[*]  ; Memory_CLK   ; -1.899 ; -2.581 ; Rise       ; Memory_CLK      ;
;  Input[0] ; Memory_CLK   ; -1.903 ; -2.596 ; Rise       ; Memory_CLK      ;
;  Input[1] ; Memory_CLK   ; -1.966 ; -2.599 ; Rise       ; Memory_CLK      ;
;  Input[2] ; Memory_CLK   ; -1.899 ; -2.581 ; Rise       ; Memory_CLK      ;
;  Input[3] ; Memory_CLK   ; -2.214 ; -3.068 ; Rise       ; Memory_CLK      ;
; Input[*]  ; Register_CLK ; -0.948 ; -1.541 ; Rise       ; Register_CLK    ;
;  Input[0] ; Register_CLK ; -0.958 ; -1.568 ; Rise       ; Register_CLK    ;
;  Input[1] ; Register_CLK ; -0.948 ; -1.541 ; Rise       ; Register_CLK    ;
;  Input[2] ; Register_CLK ; -1.226 ; -1.868 ; Rise       ; Register_CLK    ;
;  Input[3] ; Register_CLK ; -1.161 ; -1.832 ; Rise       ; Register_CLK    ;
+-----------+--------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Clock to Output Times                                                                ;
+------------------------+--------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+--------------+-------+-------+------------+-----------------+
; BUS[*]                 ; Memory_CLK   ; 4.155 ; 4.254 ; Rise       ; Memory_CLK      ;
;  BUS[0]                ; Memory_CLK   ; 4.082 ; 4.185 ; Rise       ; Memory_CLK      ;
;  BUS[1]                ; Memory_CLK   ; 4.155 ; 4.254 ; Rise       ; Memory_CLK      ;
;  BUS[2]                ; Memory_CLK   ; 3.991 ; 4.078 ; Rise       ; Memory_CLK      ;
;  BUS[3]                ; Memory_CLK   ; 3.954 ; 4.041 ; Rise       ; Memory_CLK      ;
; DataMemory[*]          ; Memory_CLK   ; 4.152 ; 4.277 ; Rise       ; Memory_CLK      ;
;  DataMemory[0]         ; Memory_CLK   ; 3.474 ; 3.511 ; Rise       ; Memory_CLK      ;
;  DataMemory[1]         ; Memory_CLK   ; 3.749 ; 3.805 ; Rise       ; Memory_CLK      ;
;  DataMemory[2]         ; Memory_CLK   ; 3.856 ; 3.925 ; Rise       ; Memory_CLK      ;
;  DataMemory[3]         ; Memory_CLK   ; 4.152 ; 4.277 ; Rise       ; Memory_CLK      ;
; InstructionMemory[*]   ; Memory_CLK   ; 4.466 ; 4.610 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[0]  ; Memory_CLK   ; 3.972 ; 4.092 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[1]  ; Memory_CLK   ; 3.737 ; 3.820 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[2]  ; Memory_CLK   ; 3.510 ; 3.563 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[3]  ; Memory_CLK   ; 3.754 ; 3.834 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[4]  ; Memory_CLK   ; 4.252 ; 4.372 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[5]  ; Memory_CLK   ; 3.772 ; 3.846 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[6]  ; Memory_CLK   ; 4.129 ; 4.252 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[7]  ; Memory_CLK   ; 3.812 ; 3.889 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[8]  ; Memory_CLK   ; 4.466 ; 4.610 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[9]  ; Memory_CLK   ; 4.287 ; 4.408 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[10] ; Memory_CLK   ; 3.857 ; 3.912 ; Rise       ; Memory_CLK      ;
; StackMemory[*]         ; Memory_CLK   ; 3.730 ; 3.782 ; Rise       ; Memory_CLK      ;
;  StackMemory[0]        ; Memory_CLK   ; 3.730 ; 3.782 ; Rise       ; Memory_CLK      ;
;  StackMemory[1]        ; Memory_CLK   ; 3.659 ; 3.732 ; Rise       ; Memory_CLK      ;
;  StackMemory[2]        ; Memory_CLK   ; 3.598 ; 3.669 ; Rise       ; Memory_CLK      ;
;  StackMemory[3]        ; Memory_CLK   ; 3.624 ; 3.698 ; Rise       ; Memory_CLK      ;
;  StackMemory[4]        ; Memory_CLK   ; 3.639 ; 3.705 ; Rise       ; Memory_CLK      ;
; ALU_Overflow           ; Register_CLK ; 5.834 ; 6.229 ; Rise       ; Register_CLK    ;
; ALU_out[*]             ; Register_CLK ; 7.295 ; 7.562 ; Rise       ; Register_CLK    ;
;  ALU_out[0]            ; Register_CLK ; 5.831 ; 5.996 ; Rise       ; Register_CLK    ;
;  ALU_out[1]            ; Register_CLK ; 5.977 ; 6.155 ; Rise       ; Register_CLK    ;
;  ALU_out[2]            ; Register_CLK ; 7.295 ; 7.562 ; Rise       ; Register_CLK    ;
;  ALU_out[3]            ; Register_CLK ; 6.211 ; 6.378 ; Rise       ; Register_CLK    ;
; AR_Q[*]                ; Register_CLK ; 3.667 ; 3.726 ; Rise       ; Register_CLK    ;
;  AR_Q[0]               ; Register_CLK ; 3.537 ; 3.588 ; Rise       ; Register_CLK    ;
;  AR_Q[1]               ; Register_CLK ; 3.449 ; 3.492 ; Rise       ; Register_CLK    ;
;  AR_Q[2]               ; Register_CLK ; 3.526 ; 3.579 ; Rise       ; Register_CLK    ;
;  AR_Q[3]               ; Register_CLK ; 3.667 ; 3.726 ; Rise       ; Register_CLK    ;
; BUS[*]                 ; Register_CLK ; 5.654 ; 5.762 ; Rise       ; Register_CLK    ;
;  BUS[0]                ; Register_CLK ; 5.512 ; 5.649 ; Rise       ; Register_CLK    ;
;  BUS[1]                ; Register_CLK ; 5.518 ; 5.672 ; Rise       ; Register_CLK    ;
;  BUS[2]                ; Register_CLK ; 5.654 ; 5.762 ; Rise       ; Register_CLK    ;
;  BUS[3]                ; Register_CLK ; 5.437 ; 5.527 ; Rise       ; Register_CLK    ;
; D0                     ; Register_CLK ; 4.568 ; 4.391 ; Rise       ; Register_CLK    ;
; D1                     ; Register_CLK ; 4.605 ; 4.635 ; Rise       ; Register_CLK    ;
; D2                     ; Register_CLK ; 4.548 ; 4.464 ; Rise       ; Register_CLK    ;
; D3                     ; Register_CLK ; 5.269 ; 5.377 ; Rise       ; Register_CLK    ;
; D4                     ; Register_CLK ; 4.271 ; 4.262 ; Rise       ; Register_CLK    ;
; D5                     ; Register_CLK ; 4.462 ; 4.490 ; Rise       ; Register_CLK    ;
; D6                     ; Register_CLK ; 4.559 ; 4.568 ; Rise       ; Register_CLK    ;
; D8                     ; Register_CLK ; 4.126 ; 4.135 ; Rise       ; Register_CLK    ;
; D9                     ; Register_CLK ; 4.446 ; 4.627 ; Rise       ; Register_CLK    ;
; D10                    ; Register_CLK ; 4.167 ; 4.184 ; Rise       ; Register_CLK    ;
; D11                    ; Register_CLK ; 5.140 ; 5.299 ; Rise       ; Register_CLK    ;
; D12                    ; Register_CLK ; 4.827 ; 4.897 ; Rise       ; Register_CLK    ;
; D13                    ; Register_CLK ; 4.456 ; 4.471 ; Rise       ; Register_CLK    ;
; D14                    ; Register_CLK ; 4.821 ; 4.811 ; Rise       ; Register_CLK    ;
; D15                    ; Register_CLK ; 4.519 ; 4.754 ; Rise       ; Register_CLK    ;
; IR_Q[*]                ; Register_CLK ; 4.570 ; 4.846 ; Rise       ; Register_CLK    ;
;  IR_Q[0]               ; Register_CLK ; 3.682 ; 3.792 ; Rise       ; Register_CLK    ;
;  IR_Q[1]               ; Register_CLK ; 4.120 ; 4.267 ; Rise       ; Register_CLK    ;
;  IR_Q[2]               ; Register_CLK ; 4.570 ; 4.846 ; Rise       ; Register_CLK    ;
;  IR_Q[3]               ; Register_CLK ; 3.691 ; 3.829 ; Rise       ; Register_CLK    ;
;  IR_Q[4]               ; Register_CLK ; 3.108 ; 3.142 ; Rise       ; Register_CLK    ;
;  IR_Q[5]               ; Register_CLK ; 3.285 ; 3.335 ; Rise       ; Register_CLK    ;
;  IR_Q[6]               ; Register_CLK ; 3.605 ; 3.707 ; Rise       ; Register_CLK    ;
;  IR_Q[7]               ; Register_CLK ; 3.609 ; 3.698 ; Rise       ; Register_CLK    ;
;  IR_Q[8]               ; Register_CLK ; 3.590 ; 3.693 ; Rise       ; Register_CLK    ;
;  IR_Q[9]               ; Register_CLK ; 3.631 ; 3.716 ; Rise       ; Register_CLK    ;
;  IR_Q[10]              ; Register_CLK ; 4.438 ; 4.639 ; Rise       ; Register_CLK    ;
; Input_Q[*]             ; Register_CLK ; 3.865 ; 4.002 ; Rise       ; Register_CLK    ;
;  Input_Q[0]            ; Register_CLK ; 3.210 ; 3.261 ; Rise       ; Register_CLK    ;
;  Input_Q[1]            ; Register_CLK ; 3.747 ; 3.873 ; Rise       ; Register_CLK    ;
;  Input_Q[2]            ; Register_CLK ; 3.865 ; 4.002 ; Rise       ; Register_CLK    ;
;  Input_Q[3]            ; Register_CLK ; 3.252 ; 3.300 ; Rise       ; Register_CLK    ;
; Output_Q[*]            ; Register_CLK ; 3.875 ; 4.003 ; Rise       ; Register_CLK    ;
;  Output_Q[0]           ; Register_CLK ; 3.571 ; 3.633 ; Rise       ; Register_CLK    ;
;  Output_Q[1]           ; Register_CLK ; 3.571 ; 3.633 ; Rise       ; Register_CLK    ;
;  Output_Q[2]           ; Register_CLK ; 3.536 ; 3.591 ; Rise       ; Register_CLK    ;
;  Output_Q[3]           ; Register_CLK ; 3.875 ; 4.003 ; Rise       ; Register_CLK    ;
; PC_Q[*]                ; Register_CLK ; 3.482 ; 3.559 ; Rise       ; Register_CLK    ;
;  PC_Q[0]               ; Register_CLK ; 3.347 ; 3.423 ; Rise       ; Register_CLK    ;
;  PC_Q[1]               ; Register_CLK ; 3.441 ; 3.525 ; Rise       ; Register_CLK    ;
;  PC_Q[2]               ; Register_CLK ; 3.353 ; 3.433 ; Rise       ; Register_CLK    ;
;  PC_Q[3]               ; Register_CLK ; 3.450 ; 3.537 ; Rise       ; Register_CLK    ;
;  PC_Q[4]               ; Register_CLK ; 3.482 ; 3.559 ; Rise       ; Register_CLK    ;
; R0_Q[*]                ; Register_CLK ; 4.800 ; 5.065 ; Rise       ; Register_CLK    ;
;  R0_Q[0]               ; Register_CLK ; 3.727 ; 3.845 ; Rise       ; Register_CLK    ;
;  R0_Q[1]               ; Register_CLK ; 4.800 ; 5.065 ; Rise       ; Register_CLK    ;
;  R0_Q[2]               ; Register_CLK ; 3.259 ; 3.309 ; Rise       ; Register_CLK    ;
;  R0_Q[3]               ; Register_CLK ; 4.310 ; 4.475 ; Rise       ; Register_CLK    ;
; R1_Q[*]                ; Register_CLK ; 3.879 ; 4.009 ; Rise       ; Register_CLK    ;
;  R1_Q[0]               ; Register_CLK ; 3.240 ; 3.288 ; Rise       ; Register_CLK    ;
;  R1_Q[1]               ; Register_CLK ; 3.431 ; 3.504 ; Rise       ; Register_CLK    ;
;  R1_Q[2]               ; Register_CLK ; 3.879 ; 4.009 ; Rise       ; Register_CLK    ;
;  R1_Q[3]               ; Register_CLK ; 3.722 ; 3.829 ; Rise       ; Register_CLK    ;
; R2_Q[*]                ; Register_CLK ; 3.947 ; 4.068 ; Rise       ; Register_CLK    ;
;  R2_Q[0]               ; Register_CLK ; 3.947 ; 4.068 ; Rise       ; Register_CLK    ;
;  R2_Q[1]               ; Register_CLK ; 3.241 ; 3.284 ; Rise       ; Register_CLK    ;
;  R2_Q[2]               ; Register_CLK ; 3.196 ; 3.240 ; Rise       ; Register_CLK    ;
;  R2_Q[3]               ; Register_CLK ; 3.259 ; 3.317 ; Rise       ; Register_CLK    ;
; SCOUT[*]               ; Register_CLK ; 5.600 ; 5.817 ; Rise       ; Register_CLK    ;
;  SCOUT[0]              ; Register_CLK ; 5.194 ; 5.310 ; Rise       ; Register_CLK    ;
;  SCOUT[1]              ; Register_CLK ; 5.600 ; 5.817 ; Rise       ; Register_CLK    ;
;  SCOUT[2]              ; Register_CLK ; 5.003 ; 5.106 ; Rise       ; Register_CLK    ;
; SP_Q[*]                ; Register_CLK ; 4.565 ; 4.746 ; Rise       ; Register_CLK    ;
;  SP_Q[0]               ; Register_CLK ; 3.543 ; 3.636 ; Rise       ; Register_CLK    ;
;  SP_Q[1]               ; Register_CLK ; 4.565 ; 4.746 ; Rise       ; Register_CLK    ;
;  SP_Q[2]               ; Register_CLK ; 3.482 ; 3.548 ; Rise       ; Register_CLK    ;
;  SP_Q[3]               ; Register_CLK ; 4.007 ; 4.180 ; Rise       ; Register_CLK    ;
; T0                     ; Register_CLK ; 5.991 ; 6.092 ; Rise       ; Register_CLK    ;
; T1                     ; Register_CLK ; 5.202 ; 5.181 ; Rise       ; Register_CLK    ;
; T2                     ; Register_CLK ; 5.417 ; 5.560 ; Rise       ; Register_CLK    ;
; T3                     ; Register_CLK ; 5.497 ; 5.521 ; Rise       ; Register_CLK    ;
; T4                     ; Register_CLK ; 5.352 ; 5.501 ; Rise       ; Register_CLK    ;
; over_flow              ; Register_CLK ; 3.737 ; 3.826 ; Rise       ; Register_CLK    ;
+------------------------+--------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                        ;
+------------------------+--------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+--------------+-------+-------+------------+-----------------+
; BUS[*]                 ; Memory_CLK   ; 3.859 ; 3.944 ; Rise       ; Memory_CLK      ;
;  BUS[0]                ; Memory_CLK   ; 3.983 ; 4.083 ; Rise       ; Memory_CLK      ;
;  BUS[1]                ; Memory_CLK   ; 4.054 ; 4.150 ; Rise       ; Memory_CLK      ;
;  BUS[2]                ; Memory_CLK   ; 3.895 ; 3.979 ; Rise       ; Memory_CLK      ;
;  BUS[3]                ; Memory_CLK   ; 3.859 ; 3.944 ; Rise       ; Memory_CLK      ;
; DataMemory[*]          ; Memory_CLK   ; 3.400 ; 3.435 ; Rise       ; Memory_CLK      ;
;  DataMemory[0]         ; Memory_CLK   ; 3.400 ; 3.435 ; Rise       ; Memory_CLK      ;
;  DataMemory[1]         ; Memory_CLK   ; 3.664 ; 3.718 ; Rise       ; Memory_CLK      ;
;  DataMemory[2]         ; Memory_CLK   ; 3.767 ; 3.833 ; Rise       ; Memory_CLK      ;
;  DataMemory[3]         ; Memory_CLK   ; 4.050 ; 4.170 ; Rise       ; Memory_CLK      ;
; InstructionMemory[*]   ; Memory_CLK   ; 3.433 ; 3.484 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[0]  ; Memory_CLK   ; 3.879 ; 3.995 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[1]  ; Memory_CLK   ; 3.652 ; 3.731 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[2]  ; Memory_CLK   ; 3.433 ; 3.484 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[3]  ; Memory_CLK   ; 3.668 ; 3.746 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[4]  ; Memory_CLK   ; 4.152 ; 4.267 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[5]  ; Memory_CLK   ; 3.686 ; 3.757 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[6]  ; Memory_CLK   ; 4.027 ; 4.145 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[7]  ; Memory_CLK   ; 3.724 ; 3.797 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[8]  ; Memory_CLK   ; 4.351 ; 4.489 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[9]  ; Memory_CLK   ; 4.186 ; 4.301 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[10] ; Memory_CLK   ; 3.774 ; 3.826 ; Rise       ; Memory_CLK      ;
; StackMemory[*]         ; Memory_CLK   ; 3.519 ; 3.586 ; Rise       ; Memory_CLK      ;
;  StackMemory[0]        ; Memory_CLK   ; 3.651 ; 3.700 ; Rise       ; Memory_CLK      ;
;  StackMemory[1]        ; Memory_CLK   ; 3.579 ; 3.648 ; Rise       ; Memory_CLK      ;
;  StackMemory[2]        ; Memory_CLK   ; 3.519 ; 3.586 ; Rise       ; Memory_CLK      ;
;  StackMemory[3]        ; Memory_CLK   ; 3.544 ; 3.615 ; Rise       ; Memory_CLK      ;
;  StackMemory[4]        ; Memory_CLK   ; 3.559 ; 3.623 ; Rise       ; Memory_CLK      ;
; ALU_Overflow           ; Register_CLK ; 4.018 ; 3.992 ; Rise       ; Register_CLK    ;
; ALU_out[*]             ; Register_CLK ; 3.861 ; 3.846 ; Rise       ; Register_CLK    ;
;  ALU_out[0]            ; Register_CLK ; 3.861 ; 3.846 ; Rise       ; Register_CLK    ;
;  ALU_out[1]            ; Register_CLK ; 4.713 ; 4.641 ; Rise       ; Register_CLK    ;
;  ALU_out[2]            ; Register_CLK ; 5.237 ; 5.253 ; Rise       ; Register_CLK    ;
;  ALU_out[3]            ; Register_CLK ; 4.635 ; 4.775 ; Rise       ; Register_CLK    ;
; AR_Q[*]                ; Register_CLK ; 3.376 ; 3.417 ; Rise       ; Register_CLK    ;
;  AR_Q[0]               ; Register_CLK ; 3.459 ; 3.508 ; Rise       ; Register_CLK    ;
;  AR_Q[1]               ; Register_CLK ; 3.376 ; 3.417 ; Rise       ; Register_CLK    ;
;  AR_Q[2]               ; Register_CLK ; 3.448 ; 3.499 ; Rise       ; Register_CLK    ;
;  AR_Q[3]               ; Register_CLK ; 3.586 ; 3.641 ; Rise       ; Register_CLK    ;
; BUS[*]                 ; Register_CLK ; 3.920 ; 3.992 ; Rise       ; Register_CLK    ;
;  BUS[0]                ; Register_CLK ; 4.248 ; 4.307 ; Rise       ; Register_CLK    ;
;  BUS[1]                ; Register_CLK ; 4.246 ; 4.353 ; Rise       ; Register_CLK    ;
;  BUS[2]                ; Register_CLK ; 4.100 ; 4.149 ; Rise       ; Register_CLK    ;
;  BUS[3]                ; Register_CLK ; 3.920 ; 3.992 ; Rise       ; Register_CLK    ;
; D0                     ; Register_CLK ; 4.283 ; 4.132 ; Rise       ; Register_CLK    ;
; D1                     ; Register_CLK ; 4.320 ; 4.244 ; Rise       ; Register_CLK    ;
; D2                     ; Register_CLK ; 4.178 ; 4.290 ; Rise       ; Register_CLK    ;
; D3                     ; Register_CLK ; 4.858 ; 5.040 ; Rise       ; Register_CLK    ;
; D4                     ; Register_CLK ; 3.991 ; 3.889 ; Rise       ; Register_CLK    ;
; D5                     ; Register_CLK ; 3.961 ; 4.107 ; Rise       ; Register_CLK    ;
; D6                     ; Register_CLK ; 4.175 ; 4.282 ; Rise       ; Register_CLK    ;
; D8                     ; Register_CLK ; 3.795 ; 3.874 ; Rise       ; Register_CLK    ;
; D9                     ; Register_CLK ; 4.268 ; 4.313 ; Rise       ; Register_CLK    ;
; D10                    ; Register_CLK ; 3.872 ; 3.980 ; Rise       ; Register_CLK    ;
; D11                    ; Register_CLK ; 4.743 ; 5.020 ; Rise       ; Register_CLK    ;
; D12                    ; Register_CLK ; 4.527 ; 4.706 ; Rise       ; Register_CLK    ;
; D13                    ; Register_CLK ; 4.028 ; 4.177 ; Rise       ; Register_CLK    ;
; D14                    ; Register_CLK ; 4.166 ; 4.336 ; Rise       ; Register_CLK    ;
; D15                    ; Register_CLK ; 4.306 ; 4.513 ; Rise       ; Register_CLK    ;
; IR_Q[*]                ; Register_CLK ; 3.047 ; 3.079 ; Rise       ; Register_CLK    ;
;  IR_Q[0]               ; Register_CLK ; 3.600 ; 3.705 ; Rise       ; Register_CLK    ;
;  IR_Q[1]               ; Register_CLK ; 4.024 ; 4.164 ; Rise       ; Register_CLK    ;
;  IR_Q[2]               ; Register_CLK ; 4.450 ; 4.715 ; Rise       ; Register_CLK    ;
;  IR_Q[3]               ; Register_CLK ; 3.606 ; 3.738 ; Rise       ; Register_CLK    ;
;  IR_Q[4]               ; Register_CLK ; 3.047 ; 3.079 ; Rise       ; Register_CLK    ;
;  IR_Q[5]               ; Register_CLK ; 3.217 ; 3.265 ; Rise       ; Register_CLK    ;
;  IR_Q[6]               ; Register_CLK ; 3.524 ; 3.622 ; Rise       ; Register_CLK    ;
;  IR_Q[7]               ; Register_CLK ; 3.528 ; 3.612 ; Rise       ; Register_CLK    ;
;  IR_Q[8]               ; Register_CLK ; 3.509 ; 3.607 ; Rise       ; Register_CLK    ;
;  IR_Q[9]               ; Register_CLK ; 3.549 ; 3.631 ; Rise       ; Register_CLK    ;
;  IR_Q[10]              ; Register_CLK ; 4.360 ; 4.558 ; Rise       ; Register_CLK    ;
; Input_Q[*]             ; Register_CLK ; 3.145 ; 3.194 ; Rise       ; Register_CLK    ;
;  Input_Q[0]            ; Register_CLK ; 3.145 ; 3.194 ; Rise       ; Register_CLK    ;
;  Input_Q[1]            ; Register_CLK ; 3.665 ; 3.785 ; Rise       ; Register_CLK    ;
;  Input_Q[2]            ; Register_CLK ; 3.774 ; 3.905 ; Rise       ; Register_CLK    ;
;  Input_Q[3]            ; Register_CLK ; 3.185 ; 3.231 ; Rise       ; Register_CLK    ;
; Output_Q[*]            ; Register_CLK ; 3.457 ; 3.509 ; Rise       ; Register_CLK    ;
;  Output_Q[0]           ; Register_CLK ; 3.492 ; 3.551 ; Rise       ; Register_CLK    ;
;  Output_Q[1]           ; Register_CLK ; 3.494 ; 3.553 ; Rise       ; Register_CLK    ;
;  Output_Q[2]           ; Register_CLK ; 3.457 ; 3.509 ; Rise       ; Register_CLK    ;
;  Output_Q[3]           ; Register_CLK ; 3.783 ; 3.905 ; Rise       ; Register_CLK    ;
; PC_Q[*]                ; Register_CLK ; 3.277 ; 3.350 ; Rise       ; Register_CLK    ;
;  PC_Q[0]               ; Register_CLK ; 3.277 ; 3.350 ; Rise       ; Register_CLK    ;
;  PC_Q[1]               ; Register_CLK ; 3.368 ; 3.448 ; Rise       ; Register_CLK    ;
;  PC_Q[2]               ; Register_CLK ; 3.283 ; 3.359 ; Rise       ; Register_CLK    ;
;  PC_Q[3]               ; Register_CLK ; 3.377 ; 3.459 ; Rise       ; Register_CLK    ;
;  PC_Q[4]               ; Register_CLK ; 3.408 ; 3.481 ; Rise       ; Register_CLK    ;
; R0_Q[*]                ; Register_CLK ; 3.192 ; 3.239 ; Rise       ; Register_CLK    ;
;  R0_Q[0]               ; Register_CLK ; 3.641 ; 3.753 ; Rise       ; Register_CLK    ;
;  R0_Q[1]               ; Register_CLK ; 4.708 ; 4.966 ; Rise       ; Register_CLK    ;
;  R0_Q[2]               ; Register_CLK ; 3.192 ; 3.239 ; Rise       ; Register_CLK    ;
;  R0_Q[3]               ; Register_CLK ; 4.201 ; 4.359 ; Rise       ; Register_CLK    ;
; R1_Q[*]                ; Register_CLK ; 3.173 ; 3.219 ; Rise       ; Register_CLK    ;
;  R1_Q[0]               ; Register_CLK ; 3.173 ; 3.219 ; Rise       ; Register_CLK    ;
;  R1_Q[1]               ; Register_CLK ; 3.357 ; 3.427 ; Rise       ; Register_CLK    ;
;  R1_Q[2]               ; Register_CLK ; 3.788 ; 3.912 ; Rise       ; Register_CLK    ;
;  R1_Q[3]               ; Register_CLK ; 3.637 ; 3.739 ; Rise       ; Register_CLK    ;
; R2_Q[*]                ; Register_CLK ; 3.131 ; 3.174 ; Rise       ; Register_CLK    ;
;  R2_Q[0]               ; Register_CLK ; 3.853 ; 3.968 ; Rise       ; Register_CLK    ;
;  R2_Q[1]               ; Register_CLK ; 3.176 ; 3.216 ; Rise       ; Register_CLK    ;
;  R2_Q[2]               ; Register_CLK ; 3.131 ; 3.174 ; Rise       ; Register_CLK    ;
;  R2_Q[3]               ; Register_CLK ; 3.191 ; 3.247 ; Rise       ; Register_CLK    ;
; SCOUT[*]               ; Register_CLK ; 4.867 ; 4.966 ; Rise       ; Register_CLK    ;
;  SCOUT[0]              ; Register_CLK ; 5.050 ; 5.161 ; Rise       ; Register_CLK    ;
;  SCOUT[1]              ; Register_CLK ; 5.439 ; 5.647 ; Rise       ; Register_CLK    ;
;  SCOUT[2]              ; Register_CLK ; 4.867 ; 4.966 ; Rise       ; Register_CLK    ;
; SP_Q[*]                ; Register_CLK ; 3.406 ; 3.469 ; Rise       ; Register_CLK    ;
;  SP_Q[0]               ; Register_CLK ; 3.466 ; 3.555 ; Rise       ; Register_CLK    ;
;  SP_Q[1]               ; Register_CLK ; 4.483 ; 4.661 ; Rise       ; Register_CLK    ;
;  SP_Q[2]               ; Register_CLK ; 3.406 ; 3.469 ; Rise       ; Register_CLK    ;
;  SP_Q[3]               ; Register_CLK ; 3.912 ; 4.078 ; Rise       ; Register_CLK    ;
; T0                     ; Register_CLK ; 5.718 ; 5.824 ; Rise       ; Register_CLK    ;
; T1                     ; Register_CLK ; 4.839 ; 4.829 ; Rise       ; Register_CLK    ;
; T2                     ; Register_CLK ; 5.085 ; 5.195 ; Rise       ; Register_CLK    ;
; T3                     ; Register_CLK ; 5.158 ; 5.293 ; Rise       ; Register_CLK    ;
; T4                     ; Register_CLK ; 5.101 ; 5.222 ; Rise       ; Register_CLK    ;
; over_flow              ; Register_CLK ; 3.658 ; 3.743 ; Rise       ; Register_CLK    ;
+------------------------+--------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Input[0]   ; BUS[0]      ; 5.372 ; 5.321 ; 5.913 ; 6.157 ;
; Input[1]   ; BUS[1]      ; 5.307 ; 5.201 ; 5.800 ; 6.050 ;
; Input[2]   ; BUS[2]      ; 5.145 ; 5.211 ; 5.820 ; 5.931 ;
; Input[3]   ; BUS[3]      ; 5.259 ;       ;       ; 6.086 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Input[0]   ; BUS[0]      ; 5.042 ; 5.149 ; 5.735 ; 5.796 ;
; Input[1]   ; BUS[1]      ; 4.999 ; 5.053 ; 5.632 ; 5.706 ;
; Input[2]   ; BUS[2]      ; 4.938 ; 5.000 ; 5.620 ; 5.675 ;
; Input[3]   ; BUS[3]      ; 5.089 ;       ;       ; 5.902 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+----------+--------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack ; -4.786   ; -0.160 ; N/A      ; N/A     ; -3.000              ;
;  Memory_CLK      ; -4.594   ; 0.130  ; N/A      ; N/A     ; -3.000              ;
;  Register_CLK    ; -4.786   ; -0.160 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -255.444 ; -0.336 ; 0.0      ; 0.0     ; -119.22             ;
;  Memory_CLK      ; -63.414  ; 0.000  ; N/A      ; N/A     ; -68.220             ;
;  Register_CLK    ; -192.030 ; -0.336 ; N/A      ; N/A     ; -53.681             ;
+------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; Input[*]  ; Memory_CLK   ; 4.646 ; 5.236 ; Rise       ; Memory_CLK      ;
;  Input[0] ; Memory_CLK   ; 4.414 ; 4.956 ; Rise       ; Memory_CLK      ;
;  Input[1] ; Memory_CLK   ; 4.454 ; 5.014 ; Rise       ; Memory_CLK      ;
;  Input[2] ; Memory_CLK   ; 4.191 ; 4.758 ; Rise       ; Memory_CLK      ;
;  Input[3] ; Memory_CLK   ; 4.646 ; 5.236 ; Rise       ; Memory_CLK      ;
; Input[*]  ; Register_CLK ; 5.040 ; 5.643 ; Rise       ; Register_CLK    ;
;  Input[0] ; Register_CLK ; 4.915 ; 5.460 ; Rise       ; Register_CLK    ;
;  Input[1] ; Register_CLK ; 5.040 ; 5.598 ; Rise       ; Register_CLK    ;
;  Input[2] ; Register_CLK ; 4.734 ; 5.301 ; Rise       ; Register_CLK    ;
;  Input[3] ; Register_CLK ; 5.040 ; 5.643 ; Rise       ; Register_CLK    ;
+-----------+--------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-----------+--------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+--------------+--------+--------+------------+-----------------+
; Input[*]  ; Memory_CLK   ; -1.899 ; -2.581 ; Rise       ; Memory_CLK      ;
;  Input[0] ; Memory_CLK   ; -1.903 ; -2.596 ; Rise       ; Memory_CLK      ;
;  Input[1] ; Memory_CLK   ; -1.966 ; -2.599 ; Rise       ; Memory_CLK      ;
;  Input[2] ; Memory_CLK   ; -1.899 ; -2.581 ; Rise       ; Memory_CLK      ;
;  Input[3] ; Memory_CLK   ; -2.214 ; -3.068 ; Rise       ; Memory_CLK      ;
; Input[*]  ; Register_CLK ; -0.948 ; -1.541 ; Rise       ; Register_CLK    ;
;  Input[0] ; Register_CLK ; -0.958 ; -1.568 ; Rise       ; Register_CLK    ;
;  Input[1] ; Register_CLK ; -0.948 ; -1.541 ; Rise       ; Register_CLK    ;
;  Input[2] ; Register_CLK ; -1.226 ; -1.868 ; Rise       ; Register_CLK    ;
;  Input[3] ; Register_CLK ; -1.161 ; -1.832 ; Rise       ; Register_CLK    ;
+-----------+--------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+------------------------+--------------+--------+--------+------------+-----------------+
; Data Port              ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------------+--------------+--------+--------+------------+-----------------+
; BUS[*]                 ; Memory_CLK   ; 7.111  ; 7.086  ; Rise       ; Memory_CLK      ;
;  BUS[0]                ; Memory_CLK   ; 7.045  ; 6.990  ; Rise       ; Memory_CLK      ;
;  BUS[1]                ; Memory_CLK   ; 7.111  ; 7.086  ; Rise       ; Memory_CLK      ;
;  BUS[2]                ; Memory_CLK   ; 6.850  ; 6.779  ; Rise       ; Memory_CLK      ;
;  BUS[3]                ; Memory_CLK   ; 6.793  ; 6.715  ; Rise       ; Memory_CLK      ;
; DataMemory[*]          ; Memory_CLK   ; 7.105  ; 7.048  ; Rise       ; Memory_CLK      ;
;  DataMemory[0]         ; Memory_CLK   ; 5.847  ; 5.794  ; Rise       ; Memory_CLK      ;
;  DataMemory[1]         ; Memory_CLK   ; 6.344  ; 6.273  ; Rise       ; Memory_CLK      ;
;  DataMemory[2]         ; Memory_CLK   ; 6.520  ; 6.455  ; Rise       ; Memory_CLK      ;
;  DataMemory[3]         ; Memory_CLK   ; 7.105  ; 7.048  ; Rise       ; Memory_CLK      ;
; InstructionMemory[*]   ; Memory_CLK   ; 7.476  ; 7.521  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[0]  ; Memory_CLK   ; 6.760  ; 6.691  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[1]  ; Memory_CLK   ; 6.324  ; 6.267  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[2]  ; Memory_CLK   ; 5.919  ; 5.868  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[3]  ; Memory_CLK   ; 6.341  ; 6.281  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[4]  ; Memory_CLK   ; 7.137  ; 7.115  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[5]  ; Memory_CLK   ; 6.355  ; 6.287  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[6]  ; Memory_CLK   ; 7.076  ; 7.010  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[7]  ; Memory_CLK   ; 6.479  ; 6.419  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[8]  ; Memory_CLK   ; 7.476  ; 7.521  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[9]  ; Memory_CLK   ; 7.140  ; 7.192  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[10] ; Memory_CLK   ; 6.407  ; 6.368  ; Rise       ; Memory_CLK      ;
; StackMemory[*]         ; Memory_CLK   ; 6.193  ; 6.188  ; Rise       ; Memory_CLK      ;
;  StackMemory[0]        ; Memory_CLK   ; 6.193  ; 6.188  ; Rise       ; Memory_CLK      ;
;  StackMemory[1]        ; Memory_CLK   ; 6.152  ; 6.101  ; Rise       ; Memory_CLK      ;
;  StackMemory[2]        ; Memory_CLK   ; 6.063  ; 6.012  ; Rise       ; Memory_CLK      ;
;  StackMemory[3]        ; Memory_CLK   ; 6.111  ; 6.052  ; Rise       ; Memory_CLK      ;
;  StackMemory[4]        ; Memory_CLK   ; 6.123  ; 6.068  ; Rise       ; Memory_CLK      ;
; ALU_Overflow           ; Register_CLK ; 10.091 ; 10.413 ; Rise       ; Register_CLK    ;
; ALU_out[*]             ; Register_CLK ; 12.356 ; 12.426 ; Rise       ; Register_CLK    ;
;  ALU_out[0]            ; Register_CLK ; 10.100 ; 10.064 ; Rise       ; Register_CLK    ;
;  ALU_out[1]            ; Register_CLK ; 10.380 ; 10.369 ; Rise       ; Register_CLK    ;
;  ALU_out[2]            ; Register_CLK ; 12.356 ; 12.426 ; Rise       ; Register_CLK    ;
;  ALU_out[3]            ; Register_CLK ; 10.881 ; 10.879 ; Rise       ; Register_CLK    ;
; AR_Q[*]                ; Register_CLK ; 6.245  ; 6.202  ; Rise       ; Register_CLK    ;
;  AR_Q[0]               ; Register_CLK ; 6.042  ; 5.997  ; Rise       ; Register_CLK    ;
;  AR_Q[1]               ; Register_CLK ; 5.849  ; 5.821  ; Rise       ; Register_CLK    ;
;  AR_Q[2]               ; Register_CLK ; 6.027  ; 5.989  ; Rise       ; Register_CLK    ;
;  AR_Q[3]               ; Register_CLK ; 6.245  ; 6.202  ; Rise       ; Register_CLK    ;
; BUS[*]                 ; Register_CLK ; 9.789  ; 9.781  ; Rise       ; Register_CLK    ;
;  BUS[0]                ; Register_CLK ; 9.544  ; 9.572  ; Rise       ; Register_CLK    ;
;  BUS[1]                ; Register_CLK ; 9.687  ; 9.631  ; Rise       ; Register_CLK    ;
;  BUS[2]                ; Register_CLK ; 9.789  ; 9.781  ; Rise       ; Register_CLK    ;
;  BUS[3]                ; Register_CLK ; 9.494  ; 9.500  ; Rise       ; Register_CLK    ;
; D0                     ; Register_CLK ; 7.517  ; 7.489  ; Rise       ; Register_CLK    ;
; D1                     ; Register_CLK ; 7.633  ; 7.610  ; Rise       ; Register_CLK    ;
; D2                     ; Register_CLK ; 7.597  ; 7.460  ; Rise       ; Register_CLK    ;
; D3                     ; Register_CLK ; 8.749  ; 8.763  ; Rise       ; Register_CLK    ;
; D4                     ; Register_CLK ; 7.132  ; 7.049  ; Rise       ; Register_CLK    ;
; D5                     ; Register_CLK ; 7.455  ; 7.381  ; Rise       ; Register_CLK    ;
; D6                     ; Register_CLK ; 7.608  ; 7.496  ; Rise       ; Register_CLK    ;
; D8                     ; Register_CLK ; 6.970  ; 6.818  ; Rise       ; Register_CLK    ;
; D9                     ; Register_CLK ; 7.586  ; 7.605  ; Rise       ; Register_CLK    ;
; D10                    ; Register_CLK ; 7.040  ; 6.879  ; Rise       ; Register_CLK    ;
; D11                    ; Register_CLK ; 8.615  ; 8.532  ; Rise       ; Register_CLK    ;
; D12                    ; Register_CLK ; 8.157  ; 8.040  ; Rise       ; Register_CLK    ;
; D13                    ; Register_CLK ; 7.543  ; 7.440  ; Rise       ; Register_CLK    ;
; D14                    ; Register_CLK ; 8.120  ; 7.945  ; Rise       ; Register_CLK    ;
; D15                    ; Register_CLK ; 7.715  ; 7.802  ; Rise       ; Register_CLK    ;
; IR_Q[*]                ; Register_CLK ; 7.675  ; 7.880  ; Rise       ; Register_CLK    ;
;  IR_Q[0]               ; Register_CLK ; 6.232  ; 6.211  ; Rise       ; Register_CLK    ;
;  IR_Q[1]               ; Register_CLK ; 6.914  ; 6.952  ; Rise       ; Register_CLK    ;
;  IR_Q[2]               ; Register_CLK ; 7.675  ; 7.880  ; Rise       ; Register_CLK    ;
;  IR_Q[3]               ; Register_CLK ; 6.290  ; 6.274  ; Rise       ; Register_CLK    ;
;  IR_Q[4]               ; Register_CLK ; 5.237  ; 5.215  ; Rise       ; Register_CLK    ;
;  IR_Q[5]               ; Register_CLK ; 5.529  ; 5.521  ; Rise       ; Register_CLK    ;
;  IR_Q[6]               ; Register_CLK ; 6.032  ; 6.038  ; Rise       ; Register_CLK    ;
;  IR_Q[7]               ; Register_CLK ; 6.054  ; 6.044  ; Rise       ; Register_CLK    ;
;  IR_Q[8]               ; Register_CLK ; 6.034  ; 6.037  ; Rise       ; Register_CLK    ;
;  IR_Q[9]               ; Register_CLK ; 6.086  ; 6.092  ; Rise       ; Register_CLK    ;
;  IR_Q[10]              ; Register_CLK ; 7.211  ; 7.363  ; Rise       ; Register_CLK    ;
; Input_Q[*]             ; Register_CLK ; 6.638  ; 6.584  ; Rise       ; Register_CLK    ;
;  Input_Q[0]            ; Register_CLK ; 5.380  ; 5.390  ; Rise       ; Register_CLK    ;
;  Input_Q[1]            ; Register_CLK ; 6.245  ; 6.314  ; Rise       ; Register_CLK    ;
;  Input_Q[2]            ; Register_CLK ; 6.638  ; 6.584  ; Rise       ; Register_CLK    ;
;  Input_Q[3]            ; Register_CLK ; 5.480  ; 5.452  ; Rise       ; Register_CLK    ;
; Output_Q[*]            ; Register_CLK ; 6.537  ; 6.606  ; Rise       ; Register_CLK    ;
;  Output_Q[0]           ; Register_CLK ; 6.072  ; 6.037  ; Rise       ; Register_CLK    ;
;  Output_Q[1]           ; Register_CLK ; 6.068  ; 6.040  ; Rise       ; Register_CLK    ;
;  Output_Q[2]           ; Register_CLK ; 6.024  ; 5.985  ; Rise       ; Register_CLK    ;
;  Output_Q[3]           ; Register_CLK ; 6.537  ; 6.606  ; Rise       ; Register_CLK    ;
; PC_Q[*]                ; Register_CLK ; 5.858  ; 5.832  ; Rise       ; Register_CLK    ;
;  PC_Q[0]               ; Register_CLK ; 5.617  ; 5.614  ; Rise       ; Register_CLK    ;
;  PC_Q[1]               ; Register_CLK ; 5.781  ; 5.779  ; Rise       ; Register_CLK    ;
;  PC_Q[2]               ; Register_CLK ; 5.642  ; 5.638  ; Rise       ; Register_CLK    ;
;  PC_Q[3]               ; Register_CLK ; 5.827  ; 5.803  ; Rise       ; Register_CLK    ;
;  PC_Q[4]               ; Register_CLK ; 5.858  ; 5.832  ; Rise       ; Register_CLK    ;
; R0_Q[*]                ; Register_CLK ; 7.819  ; 7.970  ; Rise       ; Register_CLK    ;
;  R0_Q[0]               ; Register_CLK ; 6.356  ; 6.346  ; Rise       ; Register_CLK    ;
;  R0_Q[1]               ; Register_CLK ; 7.819  ; 7.970  ; Rise       ; Register_CLK    ;
;  R0_Q[2]               ; Register_CLK ; 5.502  ; 5.472  ; Rise       ; Register_CLK    ;
;  R0_Q[3]               ; Register_CLK ; 7.186  ; 7.307  ; Rise       ; Register_CLK    ;
; R1_Q[*]                ; Register_CLK ; 6.638  ; 6.605  ; Rise       ; Register_CLK    ;
;  R1_Q[0]               ; Register_CLK ; 5.472  ; 5.442  ; Rise       ; Register_CLK    ;
;  R1_Q[1]               ; Register_CLK ; 5.813  ; 5.792  ; Rise       ; Register_CLK    ;
;  R1_Q[2]               ; Register_CLK ; 6.638  ; 6.605  ; Rise       ; Register_CLK    ;
;  R1_Q[3]               ; Register_CLK ; 6.289  ; 6.289  ; Rise       ; Register_CLK    ;
; R2_Q[*]                ; Register_CLK ; 6.686  ; 6.688  ; Rise       ; Register_CLK    ;
;  R2_Q[0]               ; Register_CLK ; 6.686  ; 6.688  ; Rise       ; Register_CLK    ;
;  R2_Q[1]               ; Register_CLK ; 5.464  ; 5.431  ; Rise       ; Register_CLK    ;
;  R2_Q[2]               ; Register_CLK ; 5.360  ; 5.360  ; Rise       ; Register_CLK    ;
;  R2_Q[3]               ; Register_CLK ; 5.511  ; 5.494  ; Rise       ; Register_CLK    ;
; SCOUT[*]               ; Register_CLK ; 9.531  ; 9.674  ; Rise       ; Register_CLK    ;
;  SCOUT[0]              ; Register_CLK ; 8.828  ; 8.794  ; Rise       ; Register_CLK    ;
;  SCOUT[1]              ; Register_CLK ; 9.531  ; 9.674  ; Rise       ; Register_CLK    ;
;  SCOUT[2]              ; Register_CLK ; 8.482  ; 8.471  ; Rise       ; Register_CLK    ;
; SP_Q[*]                ; Register_CLK ; 7.447  ; 7.555  ; Rise       ; Register_CLK    ;
;  SP_Q[0]               ; Register_CLK ; 5.972  ; 5.944  ; Rise       ; Register_CLK    ;
;  SP_Q[1]               ; Register_CLK ; 7.447  ; 7.555  ; Rise       ; Register_CLK    ;
;  SP_Q[2]               ; Register_CLK ; 5.862  ; 5.887  ; Rise       ; Register_CLK    ;
;  SP_Q[3]               ; Register_CLK ; 6.851  ; 6.881  ; Rise       ; Register_CLK    ;
; T0                     ; Register_CLK ; 10.126 ; 10.140 ; Rise       ; Register_CLK    ;
; T1                     ; Register_CLK ; 8.825  ; 8.692  ; Rise       ; Register_CLK    ;
; T2                     ; Register_CLK ; 9.262  ; 9.290  ; Rise       ; Register_CLK    ;
; T3                     ; Register_CLK ; 9.317  ; 9.194  ; Rise       ; Register_CLK    ;
; T4                     ; Register_CLK ; 9.072  ; 9.111  ; Rise       ; Register_CLK    ;
; over_flow              ; Register_CLK ; 6.220  ; 6.295  ; Rise       ; Register_CLK    ;
+------------------------+--------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                        ;
+------------------------+--------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+--------------+-------+-------+------------+-----------------+
; BUS[*]                 ; Memory_CLK   ; 3.859 ; 3.944 ; Rise       ; Memory_CLK      ;
;  BUS[0]                ; Memory_CLK   ; 3.983 ; 4.083 ; Rise       ; Memory_CLK      ;
;  BUS[1]                ; Memory_CLK   ; 4.054 ; 4.150 ; Rise       ; Memory_CLK      ;
;  BUS[2]                ; Memory_CLK   ; 3.895 ; 3.979 ; Rise       ; Memory_CLK      ;
;  BUS[3]                ; Memory_CLK   ; 3.859 ; 3.944 ; Rise       ; Memory_CLK      ;
; DataMemory[*]          ; Memory_CLK   ; 3.400 ; 3.435 ; Rise       ; Memory_CLK      ;
;  DataMemory[0]         ; Memory_CLK   ; 3.400 ; 3.435 ; Rise       ; Memory_CLK      ;
;  DataMemory[1]         ; Memory_CLK   ; 3.664 ; 3.718 ; Rise       ; Memory_CLK      ;
;  DataMemory[2]         ; Memory_CLK   ; 3.767 ; 3.833 ; Rise       ; Memory_CLK      ;
;  DataMemory[3]         ; Memory_CLK   ; 4.050 ; 4.170 ; Rise       ; Memory_CLK      ;
; InstructionMemory[*]   ; Memory_CLK   ; 3.433 ; 3.484 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[0]  ; Memory_CLK   ; 3.879 ; 3.995 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[1]  ; Memory_CLK   ; 3.652 ; 3.731 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[2]  ; Memory_CLK   ; 3.433 ; 3.484 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[3]  ; Memory_CLK   ; 3.668 ; 3.746 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[4]  ; Memory_CLK   ; 4.152 ; 4.267 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[5]  ; Memory_CLK   ; 3.686 ; 3.757 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[6]  ; Memory_CLK   ; 4.027 ; 4.145 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[7]  ; Memory_CLK   ; 3.724 ; 3.797 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[8]  ; Memory_CLK   ; 4.351 ; 4.489 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[9]  ; Memory_CLK   ; 4.186 ; 4.301 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[10] ; Memory_CLK   ; 3.774 ; 3.826 ; Rise       ; Memory_CLK      ;
; StackMemory[*]         ; Memory_CLK   ; 3.519 ; 3.586 ; Rise       ; Memory_CLK      ;
;  StackMemory[0]        ; Memory_CLK   ; 3.651 ; 3.700 ; Rise       ; Memory_CLK      ;
;  StackMemory[1]        ; Memory_CLK   ; 3.579 ; 3.648 ; Rise       ; Memory_CLK      ;
;  StackMemory[2]        ; Memory_CLK   ; 3.519 ; 3.586 ; Rise       ; Memory_CLK      ;
;  StackMemory[3]        ; Memory_CLK   ; 3.544 ; 3.615 ; Rise       ; Memory_CLK      ;
;  StackMemory[4]        ; Memory_CLK   ; 3.559 ; 3.623 ; Rise       ; Memory_CLK      ;
; ALU_Overflow           ; Register_CLK ; 4.018 ; 3.992 ; Rise       ; Register_CLK    ;
; ALU_out[*]             ; Register_CLK ; 3.861 ; 3.846 ; Rise       ; Register_CLK    ;
;  ALU_out[0]            ; Register_CLK ; 3.861 ; 3.846 ; Rise       ; Register_CLK    ;
;  ALU_out[1]            ; Register_CLK ; 4.713 ; 4.641 ; Rise       ; Register_CLK    ;
;  ALU_out[2]            ; Register_CLK ; 5.237 ; 5.253 ; Rise       ; Register_CLK    ;
;  ALU_out[3]            ; Register_CLK ; 4.635 ; 4.775 ; Rise       ; Register_CLK    ;
; AR_Q[*]                ; Register_CLK ; 3.376 ; 3.417 ; Rise       ; Register_CLK    ;
;  AR_Q[0]               ; Register_CLK ; 3.459 ; 3.508 ; Rise       ; Register_CLK    ;
;  AR_Q[1]               ; Register_CLK ; 3.376 ; 3.417 ; Rise       ; Register_CLK    ;
;  AR_Q[2]               ; Register_CLK ; 3.448 ; 3.499 ; Rise       ; Register_CLK    ;
;  AR_Q[3]               ; Register_CLK ; 3.586 ; 3.641 ; Rise       ; Register_CLK    ;
; BUS[*]                 ; Register_CLK ; 3.920 ; 3.992 ; Rise       ; Register_CLK    ;
;  BUS[0]                ; Register_CLK ; 4.248 ; 4.307 ; Rise       ; Register_CLK    ;
;  BUS[1]                ; Register_CLK ; 4.246 ; 4.353 ; Rise       ; Register_CLK    ;
;  BUS[2]                ; Register_CLK ; 4.100 ; 4.149 ; Rise       ; Register_CLK    ;
;  BUS[3]                ; Register_CLK ; 3.920 ; 3.992 ; Rise       ; Register_CLK    ;
; D0                     ; Register_CLK ; 4.283 ; 4.132 ; Rise       ; Register_CLK    ;
; D1                     ; Register_CLK ; 4.320 ; 4.244 ; Rise       ; Register_CLK    ;
; D2                     ; Register_CLK ; 4.178 ; 4.290 ; Rise       ; Register_CLK    ;
; D3                     ; Register_CLK ; 4.858 ; 5.040 ; Rise       ; Register_CLK    ;
; D4                     ; Register_CLK ; 3.991 ; 3.889 ; Rise       ; Register_CLK    ;
; D5                     ; Register_CLK ; 3.961 ; 4.107 ; Rise       ; Register_CLK    ;
; D6                     ; Register_CLK ; 4.175 ; 4.282 ; Rise       ; Register_CLK    ;
; D8                     ; Register_CLK ; 3.795 ; 3.874 ; Rise       ; Register_CLK    ;
; D9                     ; Register_CLK ; 4.268 ; 4.313 ; Rise       ; Register_CLK    ;
; D10                    ; Register_CLK ; 3.872 ; 3.980 ; Rise       ; Register_CLK    ;
; D11                    ; Register_CLK ; 4.743 ; 5.020 ; Rise       ; Register_CLK    ;
; D12                    ; Register_CLK ; 4.527 ; 4.706 ; Rise       ; Register_CLK    ;
; D13                    ; Register_CLK ; 4.028 ; 4.177 ; Rise       ; Register_CLK    ;
; D14                    ; Register_CLK ; 4.166 ; 4.336 ; Rise       ; Register_CLK    ;
; D15                    ; Register_CLK ; 4.306 ; 4.513 ; Rise       ; Register_CLK    ;
; IR_Q[*]                ; Register_CLK ; 3.047 ; 3.079 ; Rise       ; Register_CLK    ;
;  IR_Q[0]               ; Register_CLK ; 3.600 ; 3.705 ; Rise       ; Register_CLK    ;
;  IR_Q[1]               ; Register_CLK ; 4.024 ; 4.164 ; Rise       ; Register_CLK    ;
;  IR_Q[2]               ; Register_CLK ; 4.450 ; 4.715 ; Rise       ; Register_CLK    ;
;  IR_Q[3]               ; Register_CLK ; 3.606 ; 3.738 ; Rise       ; Register_CLK    ;
;  IR_Q[4]               ; Register_CLK ; 3.047 ; 3.079 ; Rise       ; Register_CLK    ;
;  IR_Q[5]               ; Register_CLK ; 3.217 ; 3.265 ; Rise       ; Register_CLK    ;
;  IR_Q[6]               ; Register_CLK ; 3.524 ; 3.622 ; Rise       ; Register_CLK    ;
;  IR_Q[7]               ; Register_CLK ; 3.528 ; 3.612 ; Rise       ; Register_CLK    ;
;  IR_Q[8]               ; Register_CLK ; 3.509 ; 3.607 ; Rise       ; Register_CLK    ;
;  IR_Q[9]               ; Register_CLK ; 3.549 ; 3.631 ; Rise       ; Register_CLK    ;
;  IR_Q[10]              ; Register_CLK ; 4.360 ; 4.558 ; Rise       ; Register_CLK    ;
; Input_Q[*]             ; Register_CLK ; 3.145 ; 3.194 ; Rise       ; Register_CLK    ;
;  Input_Q[0]            ; Register_CLK ; 3.145 ; 3.194 ; Rise       ; Register_CLK    ;
;  Input_Q[1]            ; Register_CLK ; 3.665 ; 3.785 ; Rise       ; Register_CLK    ;
;  Input_Q[2]            ; Register_CLK ; 3.774 ; 3.905 ; Rise       ; Register_CLK    ;
;  Input_Q[3]            ; Register_CLK ; 3.185 ; 3.231 ; Rise       ; Register_CLK    ;
; Output_Q[*]            ; Register_CLK ; 3.457 ; 3.509 ; Rise       ; Register_CLK    ;
;  Output_Q[0]           ; Register_CLK ; 3.492 ; 3.551 ; Rise       ; Register_CLK    ;
;  Output_Q[1]           ; Register_CLK ; 3.494 ; 3.553 ; Rise       ; Register_CLK    ;
;  Output_Q[2]           ; Register_CLK ; 3.457 ; 3.509 ; Rise       ; Register_CLK    ;
;  Output_Q[3]           ; Register_CLK ; 3.783 ; 3.905 ; Rise       ; Register_CLK    ;
; PC_Q[*]                ; Register_CLK ; 3.277 ; 3.350 ; Rise       ; Register_CLK    ;
;  PC_Q[0]               ; Register_CLK ; 3.277 ; 3.350 ; Rise       ; Register_CLK    ;
;  PC_Q[1]               ; Register_CLK ; 3.368 ; 3.448 ; Rise       ; Register_CLK    ;
;  PC_Q[2]               ; Register_CLK ; 3.283 ; 3.359 ; Rise       ; Register_CLK    ;
;  PC_Q[3]               ; Register_CLK ; 3.377 ; 3.459 ; Rise       ; Register_CLK    ;
;  PC_Q[4]               ; Register_CLK ; 3.408 ; 3.481 ; Rise       ; Register_CLK    ;
; R0_Q[*]                ; Register_CLK ; 3.192 ; 3.239 ; Rise       ; Register_CLK    ;
;  R0_Q[0]               ; Register_CLK ; 3.641 ; 3.753 ; Rise       ; Register_CLK    ;
;  R0_Q[1]               ; Register_CLK ; 4.708 ; 4.966 ; Rise       ; Register_CLK    ;
;  R0_Q[2]               ; Register_CLK ; 3.192 ; 3.239 ; Rise       ; Register_CLK    ;
;  R0_Q[3]               ; Register_CLK ; 4.201 ; 4.359 ; Rise       ; Register_CLK    ;
; R1_Q[*]                ; Register_CLK ; 3.173 ; 3.219 ; Rise       ; Register_CLK    ;
;  R1_Q[0]               ; Register_CLK ; 3.173 ; 3.219 ; Rise       ; Register_CLK    ;
;  R1_Q[1]               ; Register_CLK ; 3.357 ; 3.427 ; Rise       ; Register_CLK    ;
;  R1_Q[2]               ; Register_CLK ; 3.788 ; 3.912 ; Rise       ; Register_CLK    ;
;  R1_Q[3]               ; Register_CLK ; 3.637 ; 3.739 ; Rise       ; Register_CLK    ;
; R2_Q[*]                ; Register_CLK ; 3.131 ; 3.174 ; Rise       ; Register_CLK    ;
;  R2_Q[0]               ; Register_CLK ; 3.853 ; 3.968 ; Rise       ; Register_CLK    ;
;  R2_Q[1]               ; Register_CLK ; 3.176 ; 3.216 ; Rise       ; Register_CLK    ;
;  R2_Q[2]               ; Register_CLK ; 3.131 ; 3.174 ; Rise       ; Register_CLK    ;
;  R2_Q[3]               ; Register_CLK ; 3.191 ; 3.247 ; Rise       ; Register_CLK    ;
; SCOUT[*]               ; Register_CLK ; 4.867 ; 4.966 ; Rise       ; Register_CLK    ;
;  SCOUT[0]              ; Register_CLK ; 5.050 ; 5.161 ; Rise       ; Register_CLK    ;
;  SCOUT[1]              ; Register_CLK ; 5.439 ; 5.647 ; Rise       ; Register_CLK    ;
;  SCOUT[2]              ; Register_CLK ; 4.867 ; 4.966 ; Rise       ; Register_CLK    ;
; SP_Q[*]                ; Register_CLK ; 3.406 ; 3.469 ; Rise       ; Register_CLK    ;
;  SP_Q[0]               ; Register_CLK ; 3.466 ; 3.555 ; Rise       ; Register_CLK    ;
;  SP_Q[1]               ; Register_CLK ; 4.483 ; 4.661 ; Rise       ; Register_CLK    ;
;  SP_Q[2]               ; Register_CLK ; 3.406 ; 3.469 ; Rise       ; Register_CLK    ;
;  SP_Q[3]               ; Register_CLK ; 3.912 ; 4.078 ; Rise       ; Register_CLK    ;
; T0                     ; Register_CLK ; 5.718 ; 5.824 ; Rise       ; Register_CLK    ;
; T1                     ; Register_CLK ; 4.839 ; 4.829 ; Rise       ; Register_CLK    ;
; T2                     ; Register_CLK ; 5.085 ; 5.195 ; Rise       ; Register_CLK    ;
; T3                     ; Register_CLK ; 5.158 ; 5.293 ; Rise       ; Register_CLK    ;
; T4                     ; Register_CLK ; 5.101 ; 5.222 ; Rise       ; Register_CLK    ;
; over_flow              ; Register_CLK ; 3.658 ; 3.743 ; Rise       ; Register_CLK    ;
+------------------------+--------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Input[0]   ; BUS[0]      ; 9.470 ; 9.166 ; 9.690 ; 9.946 ;
; Input[1]   ; BUS[1]      ; 9.285 ; 8.927 ; 9.447 ; 9.748 ;
; Input[2]   ; BUS[2]      ; 8.988 ; 8.954 ; 9.486 ; 9.521 ;
; Input[3]   ; BUS[3]      ; 9.213 ;       ;       ; 9.723 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Input[0]   ; BUS[0]      ; 5.042 ; 5.149 ; 5.735 ; 5.796 ;
; Input[1]   ; BUS[1]      ; 4.999 ; 5.053 ; 5.632 ; 5.706 ;
; Input[2]   ; BUS[2]      ; 4.938 ; 5.000 ; 5.620 ; 5.675 ;
; Input[3]   ; BUS[3]      ; 5.089 ;       ;       ; 5.902 ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                   ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ALU_Overflow          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[10]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[9]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[8]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[7]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[6]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[5]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[4]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[3]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[2]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[1]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[0]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T1                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T4                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D8                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D14                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D13                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D9                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D10                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D15                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D6                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D4                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D2                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D3                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D1                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D0                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D12                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D11                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T3                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T0                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_Q[4]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_Q[3]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_Q[2]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_Q[1]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_Q[0]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; over_flow             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; StackMemory[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; StackMemory[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; StackMemory[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; StackMemory[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; StackMemory[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SP_Q[3]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SP_Q[2]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SP_Q[1]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SP_Q[0]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0_Q[3]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0_Q[2]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0_Q[1]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0_Q[0]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_out[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_out[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_out[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_out[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1_Q[3]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1_Q[2]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1_Q[1]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1_Q[0]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2_Q[3]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2_Q[2]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2_Q[1]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2_Q[0]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataMemory[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataMemory[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataMemory[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataMemory[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR_Q[3]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR_Q[2]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR_Q[1]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR_Q[0]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Input_Q[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Input_Q[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Input_Q[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Input_Q[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D7                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T2                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output_Q[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output_Q[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output_Q[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output_Q[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCOUT[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCOUT[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCOUT[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Input[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Register_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Memory_CLK              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                   ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ALU_Overflow          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[10]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; IR_Q[9]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[8]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[7]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[6]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[5]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[4]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; T1                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; T4                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; D8                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; D14                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; D13                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; D9                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; D10                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; D15                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; D5                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; D6                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; D4                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; D2                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; D3                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; D1                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; D0                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; D12                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; D11                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; T3                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; T0                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PC_Q[4]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PC_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PC_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PC_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PC_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; over_flow             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; StackMemory[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; StackMemory[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; StackMemory[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; StackMemory[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; StackMemory[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; SP_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; SP_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SP_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; SP_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R0_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R0_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R0_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; R0_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; BUS[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; BUS[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; BUS[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; BUS[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ALU_out[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ALU_out[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; ALU_out[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ALU_out[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R1_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R1_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R1_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R1_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R2_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R2_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R2_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R2_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DataMemory[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DataMemory[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DataMemory[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DataMemory[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; AR_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; AR_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; AR_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; AR_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Input_Q[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Input_Q[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Input_Q[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; Input_Q[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; D7                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; T2                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Output_Q[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Output_Q[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Output_Q[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Output_Q[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SCOUT[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SCOUT[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SCOUT[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                   ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ALU_Overflow          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[10]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; IR_Q[9]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[8]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[7]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[6]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[5]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[4]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; IR_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; T1                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; T4                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; D8                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; D14                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; D13                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; D9                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; D10                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; D15                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; D5                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; D6                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; D4                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; D2                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; D3                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; D1                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; D0                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; D12                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; D11                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; T3                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; InstructionMemory[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; InstructionMemory[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; InstructionMemory[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; T0                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PC_Q[4]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PC_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PC_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PC_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PC_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; over_flow             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; StackMemory[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; StackMemory[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; StackMemory[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; StackMemory[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; StackMemory[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; SP_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; SP_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SP_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; SP_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R0_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R0_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R0_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; R0_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; BUS[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; BUS[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; BUS[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; BUS[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ALU_out[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ALU_out[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; ALU_out[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ALU_out[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R1_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R1_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R1_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R1_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R2_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R2_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R2_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R2_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DataMemory[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DataMemory[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DataMemory[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DataMemory[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; AR_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; AR_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; AR_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; AR_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Input_Q[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Input_Q[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Input_Q[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Input_Q[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; D7                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; T2                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Output_Q[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Output_Q[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Output_Q[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Output_Q[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SCOUT[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SCOUT[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SCOUT[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------+
; Setup Transfers                                                         ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; Memory_CLK   ; Memory_CLK   ; 24       ; 0        ; 0        ; 0        ;
; Register_CLK ; Memory_CLK   ; 902      ; 0        ; 0        ; 0        ;
; Memory_CLK   ; Register_CLK ; 32       ; 0        ; 0        ; 0        ;
; Register_CLK ; Register_CLK ; 4122     ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Hold Transfers                                                          ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; Memory_CLK   ; Memory_CLK   ; 24       ; 0        ; 0        ; 0        ;
; Register_CLK ; Memory_CLK   ; 902      ; 0        ; 0        ; 0        ;
; Memory_CLK   ; Register_CLK ; 32       ; 0        ; 0        ; 0        ;
; Register_CLK ; Register_CLK ; 4122     ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 32    ; 32   ;
; Unconstrained Output Ports      ; 97    ; 97   ;
; Unconstrained Output Port Paths ; 355   ; 355  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File R1.qip not found
    Info (125063): set_global_assignment -name QIP_FILE R1.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 10 20:59:55 2024
Info: Command: quartus_sta Gulnaz_2020510121_Group31_ControlUnit -c Gulnaz_2020510121_Group31_ControlUnit
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Gulnaz_2020510121_Group31_ControlUnit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Register_CLK Register_CLK
    Info (332105): create_clock -period 1.000 -name Memory_CLK Memory_CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.786
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.786      -192.030 Register_CLK 
    Info (332119):    -4.594       -63.414 Memory_CLK 
Info (332146): Worst-case hold slack is -0.036
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.036        -0.036 Register_CLK 
    Info (332119):     0.291         0.000 Memory_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -68.220 Memory_CLK 
    Info (332119):    -3.000       -51.000 Register_CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.258
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.258      -168.906 Register_CLK 
    Info (332119):    -4.077       -54.499 Memory_CLK 
Info (332146): Worst-case hold slack is -0.035
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.035        -0.035 Register_CLK 
    Info (332119):     0.287         0.000 Memory_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -68.220 Memory_CLK 
    Info (332119):    -3.000       -51.000 Register_CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.300
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.300       -89.530 Register_CLK 
    Info (332119):    -2.232       -19.274 Memory_CLK 
Info (332146): Worst-case hold slack is -0.160
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.160        -0.336 Register_CLK 
    Info (332119):     0.130         0.000 Memory_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -53.681 Register_CLK 
    Info (332119):    -3.000       -36.619 Memory_CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4586 megabytes
    Info: Processing ended: Fri May 10 20:59:57 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


