/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 328 192)
	(text "ring_buffer" (rect 5 0 49 12)(font "Arial" ))
	(text "inst" (rect 8 160 20 172)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 27 31 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "rst" (rect 0 0 10 12)(font "Arial" ))
		(text "rst" (rect 21 43 31 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "wr_en" (rect 0 0 24 12)(font "Arial" ))
		(text "wr_en" (rect 21 59 45 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "wr_data[(ram_width-1)..0]" (rect 0 0 101 12)(font "Arial" ))
		(text "wr_data[(ram_width-1)..0]" (rect 21 75 122 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "rd_en" (rect 0 0 23 12)(font "Arial" ))
		(text "rd_en" (rect 21 91 44 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 312 32)
		(output)
		(text "rd_valid" (rect 0 0 31 12)(font "Arial" ))
		(text "rd_valid" (rect 260 27 291 39)(font "Arial" ))
		(line (pt 312 32)(pt 296 32)(line_width 1))
	)
	(port
		(pt 312 48)
		(output)
		(text "rd_data[(ram_width-1)..0]" (rect 0 0 100 12)(font "Arial" ))
		(text "rd_data[(ram_width-1)..0]" (rect 191 43 291 55)(font "Arial" ))
		(line (pt 312 48)(pt 296 48)(line_width 3))
	)
	(port
		(pt 312 64)
		(output)
		(text "empty" (rect 0 0 25 12)(font "Arial" ))
		(text "empty" (rect 266 59 291 71)(font "Arial" ))
		(line (pt 312 64)(pt 296 64)(line_width 1))
	)
	(port
		(pt 312 80)
		(output)
		(text "empty_next" (rect 0 0 48 12)(font "Arial" ))
		(text "empty_next" (rect 243 75 291 87)(font "Arial" ))
		(line (pt 312 80)(pt 296 80)(line_width 1))
	)
	(port
		(pt 312 96)
		(output)
		(text "full" (rect 0 0 10 12)(font "Arial" ))
		(text "full" (rect 281 91 291 103)(font "Arial" ))
		(line (pt 312 96)(pt 296 96)(line_width 1))
	)
	(port
		(pt 312 112)
		(output)
		(text "full_next" (rect 0 0 33 12)(font "Arial" ))
		(text "full_next" (rect 258 107 291 119)(font "Arial" ))
		(line (pt 312 112)(pt 296 112)(line_width 1))
	)
	(port
		(pt 312 128)
		(output)
		(text "fill_count[(ram_depth-1)..0]" (rect 0 0 106 12)(font "Arial" ))
		(text "fill_count[(ram_depth-1)..0]" (rect 185 123 291 135)(font "Arial" ))
		(line (pt 312 128)(pt 296 128)(line_width 3))
	)
	(parameter
		"RAM_WIDTH"
		"8"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"RAM_DEPTH"
		"10000"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 296 160)(line_width 1))
	)
	(annotation_block (parameter)(rect 328 -64 428 16))
)
