#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Thu Jan 22 13:54:24 2026
# Process ID         : 848
# Current directory  : C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1
# Command line       : vivado.exe -log hdmi_tx_bd_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_tx_bd_wrapper.tcl
# Log file           : C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/hdmi_tx_bd_wrapper.vds
# Journal file       : C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1\vivado.jou
# Running On         : DESKTOP-6GRI2EI
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Core(TM) 5 210H
# CPU Frequency      : 2688 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 25350 MB
# Swap memory        : 7247 MB
# Total Virtual      : 32598 MB
# Available Virtual  : 14463 MB
#-----------------------------------------------------------
source hdmi_tx_bd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 542.754 ; gain = 219.367
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMDDesignTools/2025.2/Vivado/data/ip'.
INFO: [Project 1-5698] Found the below utility IPs instantiated in block design C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.srcs/sources_1/bd/hdmi_tx_bd/hdmi_tx_bd.bd which have equivalent inline hdl with improved performance and reduced diskspace.
It is recommended to migrate these utility IPs to inline hdl  using the command upgrade_project -migrate_to_inline_hdl.  The utility IPs may be deprecated in future releases.
More information on inline hdl is available in UG994.
Utility IP Component Instances:
 hdmi_tx_bd_xlconstant_0_0
add_files: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 656.387 ; gain = 113.633
Command: read_checkpoint -auto_incremental -incremental C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.srcs/utils_1/imports/synth_1/hdmi_tx_bd_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.srcs/utils_1/imports/synth_1/hdmi_tx_bd_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top hdmi_tx_bd_wrapper -part xcau15p-ffvb676-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Device 21-403] Loading part xcau15p-ffvb676-2-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23632
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1623.527 ; gain = 513.965
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_bd_wrapper' [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/hdl/hdmi_tx_bd_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_bd' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:13]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_bd_axi_iic_0_0' [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_axi_iic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_bd_axi_iic_0_0' (0#1) [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_axi_iic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_bd_mdm_1_0' [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_bd_mdm_1_0' (0#1) [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_bd_microblaze_0_1' [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_microblaze_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_bd_microblaze_0_1' (0#1) [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_microblaze_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_bd_microblaze_0_axi_intc_0' [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_bd_microblaze_0_axi_intc_0' (0#1) [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_bd_microblaze_0_axi_periph_0' [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_microblaze_0_axi_periph_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_bd_microblaze_0_axi_periph_0' (0#1) [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_microblaze_0_axi_periph_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'hdmi_tx_bd_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:352]
WARNING: [Synth 8-7071] port 'M00_AXI_arprot' of module 'hdmi_tx_bd_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:352]
WARNING: [Synth 8-7071] port 'M02_AXI_awprot' of module 'hdmi_tx_bd_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:352]
WARNING: [Synth 8-7071] port 'M02_AXI_arprot' of module 'hdmi_tx_bd_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:352]
WARNING: [Synth 8-7071] port 'M03_AXI_awprot' of module 'hdmi_tx_bd_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:352]
WARNING: [Synth 8-7071] port 'M03_AXI_arprot' of module 'hdmi_tx_bd_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:352]
WARNING: [Synth 8-7023] instance 'microblaze_0_axi_periph' of module 'hdmi_tx_bd_microblaze_0_axi_periph_0' has 117 connections declared, but only 111 given [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:352]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_bd_microblaze_0_clk_wiz_1_0' [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_microblaze_0_clk_wiz_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_bd_microblaze_0_clk_wiz_1_0' (0#1) [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_microblaze_0_clk_wiz_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1EYEO40' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:633]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_bd_dlmb_bram_if_cntlr_1' [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_bd_dlmb_bram_if_cntlr_1' (0#1) [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_bd_dlmb_v10_1' [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_dlmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_bd_dlmb_v10_1' (0#1) [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_dlmb_v10_1_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'hdmi_tx_bd_dlmb_v10_1' is unconnected for instance 'dlmb_v10' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:758]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'hdmi_tx_bd_dlmb_v10_1' has 25 connections declared, but only 24 given [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:758]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_bd_ilmb_bram_if_cntlr_1' [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_bd_ilmb_bram_if_cntlr_1' (0#1) [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_bd_ilmb_v10_1' [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_ilmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_bd_ilmb_v10_1' (0#1) [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_ilmb_v10_1_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'hdmi_tx_bd_ilmb_v10_1' is unconnected for instance 'ilmb_v10' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:804]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'hdmi_tx_bd_ilmb_v10_1' has 25 connections declared, but only 24 given [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:804]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_bd_lmb_bram_1' [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_lmb_bram_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_bd_lmb_bram_1' (0#1) [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_lmb_bram_1_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'hdmi_tx_bd_lmb_bram_1' is unconnected for instance 'lmb_bram' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:829]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'hdmi_tx_bd_lmb_bram_1' is unconnected for instance 'lmb_bram' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:829]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'hdmi_tx_bd_lmb_bram_1' has 16 connections declared, but only 14 given [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:829]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1EYEO40' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:633]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_bd_rst_microblaze_0_clk_wiz_1_100M_0' [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_rst_microblaze_0_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_bd_rst_microblaze_0_clk_wiz_1_100M_0' (0#1) [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_rst_microblaze_0_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'hdmi_tx_bd_rst_microblaze_0_clk_wiz_1_100M_0' is unconnected for instance 'rst_microblaze_0_clk_wiz_1_100M' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:493]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'hdmi_tx_bd_rst_microblaze_0_clk_wiz_1_100M_0' is unconnected for instance 'rst_microblaze_0_clk_wiz_1_100M' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:493]
WARNING: [Synth 8-7023] instance 'rst_microblaze_0_clk_wiz_1_100M' of module 'hdmi_tx_bd_rst_microblaze_0_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:493]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_bd_proc_sys_reset_0_0' [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_bd_proc_sys_reset_0_0' (0#1) [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'hdmi_tx_bd_proc_sys_reset_0_0' is unconnected for instance 'rst_video_clk' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:502]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'hdmi_tx_bd_proc_sys_reset_0_0' is unconnected for instance 'rst_video_clk' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:502]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'hdmi_tx_bd_proc_sys_reset_0_0' is unconnected for instance 'rst_video_clk' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:502]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'hdmi_tx_bd_proc_sys_reset_0_0' is unconnected for instance 'rst_video_clk' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:502]
WARNING: [Synth 8-7023] instance 'rst_video_clk' of module 'hdmi_tx_bd_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:502]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_bd_v_hdmi_tx_ss_0_0' [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_v_hdmi_tx_ss_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_bd_v_hdmi_tx_ss_0_0' (0#1) [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_v_hdmi_tx_ss_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'locked' of module 'hdmi_tx_bd_v_hdmi_tx_ss_0_0' is unconnected for instance 'v_hdmi_tx_ss_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:510]
WARNING: [Synth 8-7071] port 'AUDIO_IN_tready' of module 'hdmi_tx_bd_v_hdmi_tx_ss_0_0' is unconnected for instance 'v_hdmi_tx_ss_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:510]
WARNING: [Synth 8-7071] port 'DDC_OUT_scl_o' of module 'hdmi_tx_bd_v_hdmi_tx_ss_0_0' is unconnected for instance 'v_hdmi_tx_ss_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:510]
WARNING: [Synth 8-7071] port 'DDC_OUT_scl_t' of module 'hdmi_tx_bd_v_hdmi_tx_ss_0_0' is unconnected for instance 'v_hdmi_tx_ss_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:510]
WARNING: [Synth 8-7071] port 'DDC_OUT_sda_o' of module 'hdmi_tx_bd_v_hdmi_tx_ss_0_0' is unconnected for instance 'v_hdmi_tx_ss_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:510]
WARNING: [Synth 8-7071] port 'DDC_OUT_sda_t' of module 'hdmi_tx_bd_v_hdmi_tx_ss_0_0' is unconnected for instance 'v_hdmi_tx_ss_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:510]
WARNING: [Synth 8-7071] port 'LINK_DATA0_OUT_tdata' of module 'hdmi_tx_bd_v_hdmi_tx_ss_0_0' is unconnected for instance 'v_hdmi_tx_ss_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:510]
WARNING: [Synth 8-7071] port 'LINK_DATA0_OUT_tvalid' of module 'hdmi_tx_bd_v_hdmi_tx_ss_0_0' is unconnected for instance 'v_hdmi_tx_ss_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:510]
WARNING: [Synth 8-7071] port 'LINK_DATA1_OUT_tdata' of module 'hdmi_tx_bd_v_hdmi_tx_ss_0_0' is unconnected for instance 'v_hdmi_tx_ss_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:510]
WARNING: [Synth 8-7071] port 'LINK_DATA1_OUT_tvalid' of module 'hdmi_tx_bd_v_hdmi_tx_ss_0_0' is unconnected for instance 'v_hdmi_tx_ss_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:510]
WARNING: [Synth 8-7071] port 'LINK_DATA2_OUT_tdata' of module 'hdmi_tx_bd_v_hdmi_tx_ss_0_0' is unconnected for instance 'v_hdmi_tx_ss_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:510]
WARNING: [Synth 8-7071] port 'LINK_DATA2_OUT_tvalid' of module 'hdmi_tx_bd_v_hdmi_tx_ss_0_0' is unconnected for instance 'v_hdmi_tx_ss_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:510]
WARNING: [Synth 8-7023] instance 'v_hdmi_tx_ss_0' of module 'hdmi_tx_bd_v_hdmi_tx_ss_0_0' has 57 connections declared, but only 45 given [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:510]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_bd_v_tpg_0_0' [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_v_tpg_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_bd_v_tpg_0_0' (0#1) [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_v_tpg_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'fid' of module 'hdmi_tx_bd_v_tpg_0_0' is unconnected for instance 'v_tpg_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:556]
WARNING: [Synth 8-7071] port 'interrupt' of module 'hdmi_tx_bd_v_tpg_0_0' is unconnected for instance 'v_tpg_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:556]
WARNING: [Synth 8-7071] port 'm_axis_video_TKEEP' of module 'hdmi_tx_bd_v_tpg_0_0' is unconnected for instance 'v_tpg_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:556]
WARNING: [Synth 8-7071] port 'm_axis_video_TSTRB' of module 'hdmi_tx_bd_v_tpg_0_0' is unconnected for instance 'v_tpg_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:556]
WARNING: [Synth 8-7071] port 'm_axis_video_TID' of module 'hdmi_tx_bd_v_tpg_0_0' is unconnected for instance 'v_tpg_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:556]
WARNING: [Synth 8-7071] port 'm_axis_video_TDEST' of module 'hdmi_tx_bd_v_tpg_0_0' is unconnected for instance 'v_tpg_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:556]
WARNING: [Synth 8-7023] instance 'v_tpg_0' of module 'hdmi_tx_bd_v_tpg_0_0' has 31 connections declared, but only 25 given [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:556]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_bd_vid_phy_controller_0_0' [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_vid_phy_controller_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_bd_vid_phy_controller_0_0' (0#1) [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/.Xil/Vivado-848-DESKTOP-6GRI2EI/realtime/hdmi_tx_bd_vid_phy_controller_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'tx_tmds_clk' of module 'hdmi_tx_bd_vid_phy_controller_0_0' is unconnected for instance 'vid_phy_controller_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:582]
WARNING: [Synth 8-7071] port 'txoutclk' of module 'hdmi_tx_bd_vid_phy_controller_0_0' is unconnected for instance 'vid_phy_controller_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:582]
WARNING: [Synth 8-7071] port 'vid_phy_tx_axi4s_ch0_tready' of module 'hdmi_tx_bd_vid_phy_controller_0_0' is unconnected for instance 'vid_phy_controller_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:582]
WARNING: [Synth 8-7071] port 'vid_phy_tx_axi4s_ch1_tready' of module 'hdmi_tx_bd_vid_phy_controller_0_0' is unconnected for instance 'vid_phy_controller_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:582]
WARNING: [Synth 8-7071] port 'vid_phy_tx_axi4s_ch2_tready' of module 'hdmi_tx_bd_vid_phy_controller_0_0' is unconnected for instance 'vid_phy_controller_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:582]
WARNING: [Synth 8-7071] port 'irq' of module 'hdmi_tx_bd_vid_phy_controller_0_0' is unconnected for instance 'vid_phy_controller_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:582]
WARNING: [Synth 8-7023] instance 'vid_phy_controller_0' of module 'hdmi_tx_bd_vid_phy_controller_0_0' has 52 connections declared, but only 46 given [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:582]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_bd_xlconstant_0_0' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_xlconstant_0_0/synth/hdmi_tx_bd_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_10_xlconstant' [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_10_xlconstant' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_bd_xlconstant_0_0' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_xlconstant_0_0/synth/hdmi_tx_bd_xlconstant_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_bd' (0#1) [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/synth/hdmi_tx_bd.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/AMDDesignTools/2025.2/Vivado/scripts/rt/data/unisim_comp.v:87566]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [C:/AMDDesignTools/2025.2/Vivado/scripts/rt/data/unisim_comp.v:87566]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_bd_wrapper' (0#1) [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/hdl/hdmi_tx_bd_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1752.766 ; gain = 643.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1752.766 ; gain = 643.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1752.766 ; gain = 643.203
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1752.766 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_in_context.xdc] for cell 'hdmi_tx_bd_i/v_hdmi_tx_ss_0'
Finished Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_in_context.xdc] for cell 'hdmi_tx_bd_i/v_hdmi_tx_ss_0'
Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_tpg_0_0/hdmi_tx_bd_v_tpg_0_0/hdmi_tx_bd_v_tpg_0_0_in_context.xdc] for cell 'hdmi_tx_bd_i/v_tpg_0'
Finished Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_v_tpg_0_0/hdmi_tx_bd_v_tpg_0_0/hdmi_tx_bd_v_tpg_0_0_in_context.xdc] for cell 'hdmi_tx_bd_i/v_tpg_0'
Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_microblaze_0_axi_periph_0/hdmi_tx_bd_microblaze_0_axi_periph_0/hdmi_tx_bd_microblaze_0_axi_periph_0_in_context.xdc] for cell 'hdmi_tx_bd_i/microblaze_0_axi_periph'
Finished Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_microblaze_0_axi_periph_0/hdmi_tx_bd_microblaze_0_axi_periph_0/hdmi_tx_bd_microblaze_0_axi_periph_0_in_context.xdc] for cell 'hdmi_tx_bd_i/microblaze_0_axi_periph'
Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_microblaze_0_axi_intc_0/hdmi_tx_bd_microblaze_0_axi_intc_0/hdmi_tx_bd_microblaze_0_axi_intc_0_in_context.xdc] for cell 'hdmi_tx_bd_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_microblaze_0_axi_intc_0/hdmi_tx_bd_microblaze_0_axi_intc_0/hdmi_tx_bd_microblaze_0_axi_intc_0_in_context.xdc] for cell 'hdmi_tx_bd_i/microblaze_0_axi_intc'
Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_mdm_1_0/hdmi_tx_bd_mdm_1_0/hdmi_tx_bd_mdm_1_0_in_context.xdc] for cell 'hdmi_tx_bd_i/mdm_1'
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1786.922 ; gain = 22.117
Finished Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_mdm_1_0/hdmi_tx_bd_mdm_1_0/hdmi_tx_bd_mdm_1_0_in_context.xdc] for cell 'hdmi_tx_bd_i/mdm_1'
Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_microblaze_0_clk_wiz_1_0/hdmi_tx_bd_microblaze_0_clk_wiz_1_0/hdmi_tx_bd_microblaze_0_clk_wiz_1_0_in_context.xdc] for cell 'hdmi_tx_bd_i/microblaze_0_clk_wiz_1'
Finished Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_microblaze_0_clk_wiz_1_0/hdmi_tx_bd_microblaze_0_clk_wiz_1_0/hdmi_tx_bd_microblaze_0_clk_wiz_1_0_in_context.xdc] for cell 'hdmi_tx_bd_i/microblaze_0_clk_wiz_1'
Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_rst_microblaze_0_clk_wiz_1_100M_0/hdmi_tx_bd_rst_microblaze_0_clk_wiz_1_100M_0/hdmi_tx_bd_rst_microblaze_0_clk_wiz_1_100M_0_in_context.xdc] for cell 'hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M'
Finished Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_rst_microblaze_0_clk_wiz_1_100M_0/hdmi_tx_bd_rst_microblaze_0_clk_wiz_1_100M_0/hdmi_tx_bd_rst_microblaze_0_clk_wiz_1_100M_0_in_context.xdc] for cell 'hdmi_tx_bd_i/rst_microblaze_0_clk_wiz_1_100M'
Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_axi_iic_0_0/hdmi_tx_bd_axi_iic_0_0/hdmi_tx_bd_axi_iic_0_0_in_context.xdc] for cell 'hdmi_tx_bd_i/axi_iic_0'
Finished Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_axi_iic_0_0/hdmi_tx_bd_axi_iic_0_0/hdmi_tx_bd_axi_iic_0_0_in_context.xdc] for cell 'hdmi_tx_bd_i/axi_iic_0'
Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_vid_phy_controller_0_0/hdmi_tx_bd_vid_phy_controller_0_0/hdmi_tx_bd_vid_phy_controller_0_0_in_context.xdc] for cell 'hdmi_tx_bd_i/vid_phy_controller_0'
Finished Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_vid_phy_controller_0_0/hdmi_tx_bd_vid_phy_controller_0_0/hdmi_tx_bd_vid_phy_controller_0_0_in_context.xdc] for cell 'hdmi_tx_bd_i/vid_phy_controller_0'
Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_proc_sys_reset_0_0/hdmi_tx_bd_proc_sys_reset_0_0/hdmi_tx_bd_proc_sys_reset_0_0_in_context.xdc] for cell 'hdmi_tx_bd_i/rst_video_clk'
Finished Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_proc_sys_reset_0_0/hdmi_tx_bd_proc_sys_reset_0_0/hdmi_tx_bd_proc_sys_reset_0_0_in_context.xdc] for cell 'hdmi_tx_bd_i/rst_video_clk'
Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_microblaze_0_1/hdmi_tx_bd_microblaze_0_1/hdmi_tx_bd_microblaze_0_1_in_context.xdc] for cell 'hdmi_tx_bd_i/microblaze_0'
Finished Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_microblaze_0_1/hdmi_tx_bd_microblaze_0_1/hdmi_tx_bd_microblaze_0_1_in_context.xdc] for cell 'hdmi_tx_bd_i/microblaze_0'
Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_dlmb_v10_1/hdmi_tx_bd_dlmb_v10_1/hdmi_tx_bd_ilmb_v10_0_in_context.xdc] for cell 'hdmi_tx_bd_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_dlmb_v10_1/hdmi_tx_bd_dlmb_v10_1/hdmi_tx_bd_ilmb_v10_0_in_context.xdc] for cell 'hdmi_tx_bd_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_ilmb_v10_1/hdmi_tx_bd_ilmb_v10_1/hdmi_tx_bd_ilmb_v10_0_in_context.xdc] for cell 'hdmi_tx_bd_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_ilmb_v10_1/hdmi_tx_bd_ilmb_v10_1/hdmi_tx_bd_ilmb_v10_0_in_context.xdc] for cell 'hdmi_tx_bd_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_dlmb_bram_if_cntlr_1/hdmi_tx_bd_dlmb_bram_if_cntlr_1/hdmi_tx_bd_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'hdmi_tx_bd_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_dlmb_bram_if_cntlr_1/hdmi_tx_bd_dlmb_bram_if_cntlr_1/hdmi_tx_bd_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'hdmi_tx_bd_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_ilmb_bram_if_cntlr_1/hdmi_tx_bd_ilmb_bram_if_cntlr_1/hdmi_tx_bd_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'hdmi_tx_bd_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_ilmb_bram_if_cntlr_1/hdmi_tx_bd_ilmb_bram_if_cntlr_1/hdmi_tx_bd_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'hdmi_tx_bd_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_lmb_bram_1/hdmi_tx_bd_lmb_bram_1/hdmi_tx_bd_lmb_bram_1_in_context.xdc] for cell 'hdmi_tx_bd_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_lmb_bram_1/hdmi_tx_bd_lmb_bram_1/hdmi_tx_bd_lmb_bram_1_in_context.xdc] for cell 'hdmi_tx_bd_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_tx_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_tx_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1786.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1786.922 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '6.666' specified during out-of-context synthesis of instance 'hdmi_tx_bd_i/v_hdmi_tx_ss_0' at clock pin 'link_clk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '6.734' specified during out-of-context synthesis of instance 'hdmi_tx_bd_i/vid_phy_controller_0' at clock pin 'vid_phy_tx_axi4s_aclk' is different from the actual clock period '3.367', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'hdmi_tx_bd_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1787.164 ; gain = 677.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcau15p-ffvb676-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1787.164 ; gain = 677.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1787.164 ; gain = 677.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1787.164 ; gain = 677.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 576 (col length:72)
BRAMs: 288 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1787.164 ; gain = 677.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2052.324 ; gain = 942.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2052.809 ; gain = 943.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2064.328 ; gain = 954.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2313.832 ; gain = 1204.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2313.832 ; gain = 1204.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2313.832 ; gain = 1204.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2313.832 ; gain = 1204.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2313.832 ; gain = 1204.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2313.832 ; gain = 1204.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------------------+----------+
|      |BlackBox name                                |Instances |
+------+---------------------------------------------+----------+
|1     |hdmi_tx_bd_axi_iic_0_0                       |         1|
|2     |hdmi_tx_bd_mdm_1_0                           |         1|
|3     |hdmi_tx_bd_microblaze_0_1                    |         1|
|4     |hdmi_tx_bd_microblaze_0_axi_intc_0           |         1|
|5     |hdmi_tx_bd_microblaze_0_axi_periph_0         |         1|
|6     |hdmi_tx_bd_microblaze_0_clk_wiz_1_0          |         1|
|7     |hdmi_tx_bd_rst_microblaze_0_clk_wiz_1_100M_0 |         1|
|8     |hdmi_tx_bd_proc_sys_reset_0_0                |         1|
|9     |hdmi_tx_bd_v_hdmi_tx_ss_0_0                  |         1|
|10    |hdmi_tx_bd_v_tpg_0_0                         |         1|
|11    |hdmi_tx_bd_vid_phy_controller_0_0            |         1|
|12    |hdmi_tx_bd_dlmb_bram_if_cntlr_1              |         1|
|13    |hdmi_tx_bd_dlmb_v10_1                        |         1|
|14    |hdmi_tx_bd_ilmb_bram_if_cntlr_1              |         1|
|15    |hdmi_tx_bd_ilmb_v10_1                        |         1|
|16    |hdmi_tx_bd_lmb_bram_1                        |         1|
+------+---------------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------------+------+
|      |Cell                                       |Count |
+------+-------------------------------------------+------+
|1     |hdmi_tx_bd_axi_iic_0                       |     1|
|2     |hdmi_tx_bd_dlmb_bram_if_cntlr              |     1|
|3     |hdmi_tx_bd_dlmb_v10                        |     1|
|4     |hdmi_tx_bd_ilmb_bram_if_cntlr              |     1|
|5     |hdmi_tx_bd_ilmb_v10                        |     1|
|6     |hdmi_tx_bd_lmb_bram                        |     1|
|7     |hdmi_tx_bd_mdm_1                           |     1|
|8     |hdmi_tx_bd_microblaze_0                    |     1|
|9     |hdmi_tx_bd_microblaze_0_axi_intc           |     1|
|10    |hdmi_tx_bd_microblaze_0_axi_periph         |     1|
|11    |hdmi_tx_bd_microblaze_0_clk_wiz_1          |     1|
|12    |hdmi_tx_bd_proc_sys_reset_0                |     1|
|13    |hdmi_tx_bd_rst_microblaze_0_clk_wiz_1_100M |     1|
|14    |hdmi_tx_bd_v_hdmi_tx_ss_0                  |     1|
|15    |hdmi_tx_bd_v_tpg_0                         |     1|
|16    |hdmi_tx_bd_vid_phy_controller_0            |     1|
|17    |LUT1                                       |     1|
|18    |IBUF                                       |     2|
|19    |IOBUF                                      |     2|
|20    |OBUF                                       |     3|
+------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2313.832 ; gain = 1204.270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2313.832 ; gain = 1169.871
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2313.832 ; gain = 1204.270
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2313.832 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2322.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances

Synth Design complete | Checksum: 42dce9f1
INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 2322.629 ; gain = 1661.051
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2322.629 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/AMDDesignTools/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1/hdmi_tx_bd_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file hdmi_tx_bd_wrapper_utilization_synth.rpt -pb hdmi_tx_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 22 13:55:43 2026...
