
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ss_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004021e8 <.init>:
  4021e8:	stp	x29, x30, [sp, #-16]!
  4021ec:	mov	x29, sp
  4021f0:	bl	402960 <ferror@plt+0x60>
  4021f4:	ldp	x29, x30, [sp], #16
  4021f8:	ret

Disassembly of section .plt:

0000000000402200 <memcpy@plt-0x20>:
  402200:	stp	x16, x30, [sp, #-16]!
  402204:	adrp	x16, 42b000 <ferror@plt+0x28700>
  402208:	ldr	x17, [x16, #4088]
  40220c:	add	x16, x16, #0xff8
  402210:	br	x17
  402214:	nop
  402218:	nop
  40221c:	nop

0000000000402220 <memcpy@plt>:
  402220:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402224:	ldr	x17, [x16]
  402228:	add	x16, x16, #0x0
  40222c:	br	x17

0000000000402230 <recvmsg@plt>:
  402230:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402234:	ldr	x17, [x16, #8]
  402238:	add	x16, x16, #0x8
  40223c:	br	x17

0000000000402240 <strtoul@plt>:
  402240:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402244:	ldr	x17, [x16, #16]
  402248:	add	x16, x16, #0x10
  40224c:	br	x17

0000000000402250 <strlen@plt>:
  402250:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402254:	ldr	x17, [x16, #24]
  402258:	add	x16, x16, #0x18
  40225c:	br	x17

0000000000402260 <exit@plt>:
  402260:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402264:	ldr	x17, [x16, #32]
  402268:	add	x16, x16, #0x20
  40226c:	br	x17

0000000000402270 <mount@plt>:
  402270:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402274:	ldr	x17, [x16, #40]
  402278:	add	x16, x16, #0x28
  40227c:	br	x17

0000000000402280 <perror@plt>:
  402280:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402284:	ldr	x17, [x16, #48]
  402288:	add	x16, x16, #0x30
  40228c:	br	x17

0000000000402290 <strtoll@plt>:
  402290:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402294:	ldr	x17, [x16, #56]
  402298:	add	x16, x16, #0x38
  40229c:	br	x17

00000000004022a0 <strnlen@plt>:
  4022a0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4022a4:	ldr	x17, [x16, #64]
  4022a8:	add	x16, x16, #0x40
  4022ac:	br	x17

00000000004022b0 <strtod@plt>:
  4022b0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4022b4:	ldr	x17, [x16, #72]
  4022b8:	add	x16, x16, #0x48
  4022bc:	br	x17

00000000004022c0 <geteuid@plt>:
  4022c0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4022c4:	ldr	x17, [x16, #80]
  4022c8:	add	x16, x16, #0x50
  4022cc:	br	x17

00000000004022d0 <sethostent@plt>:
  4022d0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4022d4:	ldr	x17, [x16, #88]
  4022d8:	add	x16, x16, #0x58
  4022dc:	br	x17

00000000004022e0 <bind@plt>:
  4022e0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4022e4:	ldr	x17, [x16, #96]
  4022e8:	add	x16, x16, #0x60
  4022ec:	br	x17

00000000004022f0 <setbuffer@plt>:
  4022f0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4022f4:	ldr	x17, [x16, #104]
  4022f8:	add	x16, x16, #0x68
  4022fc:	br	x17

0000000000402300 <readlink@plt>:
  402300:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402304:	ldr	x17, [x16, #112]
  402308:	add	x16, x16, #0x70
  40230c:	br	x17

0000000000402310 <ftell@plt>:
  402310:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402314:	ldr	x17, [x16, #120]
  402318:	add	x16, x16, #0x78
  40231c:	br	x17

0000000000402320 <sprintf@plt>:
  402320:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402324:	ldr	x17, [x16, #128]
  402328:	add	x16, x16, #0x80
  40232c:	br	x17

0000000000402330 <getuid@plt>:
  402330:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402334:	ldr	x17, [x16, #136]
  402338:	add	x16, x16, #0x88
  40233c:	br	x17

0000000000402340 <putc@plt>:
  402340:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402344:	ldr	x17, [x16, #144]
  402348:	add	x16, x16, #0x90
  40234c:	br	x17

0000000000402350 <opendir@plt>:
  402350:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402354:	ldr	x17, [x16, #152]
  402358:	add	x16, x16, #0x98
  40235c:	br	x17

0000000000402360 <strftime@plt>:
  402360:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402364:	ldr	x17, [x16, #160]
  402368:	add	x16, x16, #0xa0
  40236c:	br	x17

0000000000402370 <fputc@plt>:
  402370:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402374:	ldr	x17, [x16, #168]
  402378:	add	x16, x16, #0xa8
  40237c:	br	x17

0000000000402380 <getprotobyname@plt>:
  402380:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402384:	ldr	x17, [x16, #176]
  402388:	add	x16, x16, #0xb0
  40238c:	br	x17

0000000000402390 <unshare@plt>:
  402390:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402394:	ldr	x17, [x16, #184]
  402398:	add	x16, x16, #0xb8
  40239c:	br	x17

00000000004023a0 <snprintf@plt>:
  4023a0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4023a4:	ldr	x17, [x16, #192]
  4023a8:	add	x16, x16, #0xc0
  4023ac:	br	x17

00000000004023b0 <umount2@plt>:
  4023b0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4023b4:	ldr	x17, [x16, #200]
  4023b8:	add	x16, x16, #0xc8
  4023bc:	br	x17

00000000004023c0 <fileno@plt>:
  4023c0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4023c4:	ldr	x17, [x16, #208]
  4023c8:	add	x16, x16, #0xd0
  4023cc:	br	x17

00000000004023d0 <localtime@plt>:
  4023d0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4023d4:	ldr	x17, [x16, #216]
  4023d8:	add	x16, x16, #0xd8
  4023dc:	br	x17

00000000004023e0 <fclose@plt>:
  4023e0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4023e4:	ldr	x17, [x16, #224]
  4023e8:	add	x16, x16, #0xe0
  4023ec:	br	x17

00000000004023f0 <time@plt>:
  4023f0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4023f4:	ldr	x17, [x16, #232]
  4023f8:	add	x16, x16, #0xe8
  4023fc:	br	x17

0000000000402400 <malloc@plt>:
  402400:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402404:	ldr	x17, [x16, #240]
  402408:	add	x16, x16, #0xf0
  40240c:	br	x17

0000000000402410 <setsockopt@plt>:
  402410:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402414:	ldr	x17, [x16, #248]
  402418:	add	x16, x16, #0xf8
  40241c:	br	x17

0000000000402420 <popen@plt>:
  402420:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402424:	ldr	x17, [x16, #256]
  402428:	add	x16, x16, #0x100
  40242c:	br	x17

0000000000402430 <__isoc99_fscanf@plt>:
  402430:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402434:	ldr	x17, [x16, #264]
  402438:	add	x16, x16, #0x108
  40243c:	br	x17

0000000000402440 <strncmp@plt>:
  402440:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402444:	ldr	x17, [x16, #272]
  402448:	add	x16, x16, #0x110
  40244c:	br	x17

0000000000402450 <__libc_start_main@plt>:
  402450:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402454:	ldr	x17, [x16, #280]
  402458:	add	x16, x16, #0x118
  40245c:	br	x17

0000000000402460 <strcat@plt>:
  402460:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402464:	ldr	x17, [x16, #288]
  402468:	add	x16, x16, #0x120
  40246c:	br	x17

0000000000402470 <if_indextoname@plt>:
  402470:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402474:	ldr	x17, [x16, #296]
  402478:	add	x16, x16, #0x128
  40247c:	br	x17

0000000000402480 <memset@plt>:
  402480:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402484:	ldr	x17, [x16, #304]
  402488:	add	x16, x16, #0x130
  40248c:	br	x17

0000000000402490 <gettimeofday@plt>:
  402490:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402494:	ldr	x17, [x16, #312]
  402498:	add	x16, x16, #0x138
  40249c:	br	x17

00000000004024a0 <sendmsg@plt>:
  4024a0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4024a4:	ldr	x17, [x16, #320]
  4024a8:	add	x16, x16, #0x140
  4024ac:	br	x17

00000000004024b0 <calloc@plt>:
  4024b0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4024b4:	ldr	x17, [x16, #328]
  4024b8:	add	x16, x16, #0x148
  4024bc:	br	x17

00000000004024c0 <cap_get_flag@plt>:
  4024c0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4024c4:	ldr	x17, [x16, #336]
  4024c8:	add	x16, x16, #0x150
  4024cc:	br	x17

00000000004024d0 <bcmp@plt>:
  4024d0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4024d4:	ldr	x17, [x16, #344]
  4024d8:	add	x16, x16, #0x158
  4024dc:	br	x17

00000000004024e0 <strcasecmp@plt>:
  4024e0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4024e4:	ldr	x17, [x16, #352]
  4024e8:	add	x16, x16, #0x160
  4024ec:	br	x17

00000000004024f0 <realloc@plt>:
  4024f0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4024f4:	ldr	x17, [x16, #360]
  4024f8:	add	x16, x16, #0x168
  4024fc:	br	x17

0000000000402500 <cap_set_proc@plt>:
  402500:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402504:	ldr	x17, [x16, #368]
  402508:	add	x16, x16, #0x170
  40250c:	br	x17

0000000000402510 <strdup@plt>:
  402510:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402514:	ldr	x17, [x16, #376]
  402518:	add	x16, x16, #0x178
  40251c:	br	x17

0000000000402520 <closedir@plt>:
  402520:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402524:	ldr	x17, [x16, #384]
  402528:	add	x16, x16, #0x180
  40252c:	br	x17

0000000000402530 <strerror@plt>:
  402530:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402534:	ldr	x17, [x16, #392]
  402538:	add	x16, x16, #0x188
  40253c:	br	x17

0000000000402540 <close@plt>:
  402540:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402544:	ldr	x17, [x16, #400]
  402548:	add	x16, x16, #0x190
  40254c:	br	x17

0000000000402550 <strrchr@plt>:
  402550:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402554:	ldr	x17, [x16, #408]
  402558:	add	x16, x16, #0x198
  40255c:	br	x17

0000000000402560 <recv@plt>:
  402560:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402564:	ldr	x17, [x16, #416]
  402568:	add	x16, x16, #0x1a0
  40256c:	br	x17

0000000000402570 <__gmon_start__@plt>:
  402570:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402574:	ldr	x17, [x16, #424]
  402578:	add	x16, x16, #0x1a8
  40257c:	br	x17

0000000000402580 <abort@plt>:
  402580:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402584:	ldr	x17, [x16, #432]
  402588:	add	x16, x16, #0x1b0
  40258c:	br	x17

0000000000402590 <getservbyport@plt>:
  402590:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402594:	ldr	x17, [x16, #440]
  402598:	add	x16, x16, #0x1b8
  40259c:	br	x17

00000000004025a0 <feof@plt>:
  4025a0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4025a4:	ldr	x17, [x16, #448]
  4025a8:	add	x16, x16, #0x1c0
  4025ac:	br	x17

00000000004025b0 <puts@plt>:
  4025b0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4025b4:	ldr	x17, [x16, #456]
  4025b8:	add	x16, x16, #0x1c8
  4025bc:	br	x17

00000000004025c0 <gethostbyname2@plt>:
  4025c0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4025c4:	ldr	x17, [x16, #464]
  4025c8:	add	x16, x16, #0x1d0
  4025cc:	br	x17

00000000004025d0 <getopt_long@plt>:
  4025d0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4025d4:	ldr	x17, [x16, #472]
  4025d8:	add	x16, x16, #0x1d8
  4025dc:	br	x17

00000000004025e0 <strcmp@plt>:
  4025e0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4025e4:	ldr	x17, [x16, #480]
  4025e8:	add	x16, x16, #0x1e0
  4025ec:	br	x17

00000000004025f0 <__ctype_b_loc@plt>:
  4025f0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4025f4:	ldr	x17, [x16, #488]
  4025f8:	add	x16, x16, #0x1e8
  4025fc:	br	x17

0000000000402600 <strtol@plt>:
  402600:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402604:	ldr	x17, [x16, #496]
  402608:	add	x16, x16, #0x1f0
  40260c:	br	x17

0000000000402610 <cap_get_proc@plt>:
  402610:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402614:	ldr	x17, [x16, #504]
  402618:	add	x16, x16, #0x1f8
  40261c:	br	x17

0000000000402620 <fread@plt>:
  402620:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402624:	ldr	x17, [x16, #512]
  402628:	add	x16, x16, #0x200
  40262c:	br	x17

0000000000402630 <gethostbyaddr@plt>:
  402630:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402634:	ldr	x17, [x16, #520]
  402638:	add	x16, x16, #0x208
  40263c:	br	x17

0000000000402640 <statvfs64@plt>:
  402640:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402644:	ldr	x17, [x16, #528]
  402648:	add	x16, x16, #0x210
  40264c:	br	x17

0000000000402650 <free@plt>:
  402650:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402654:	ldr	x17, [x16, #536]
  402658:	add	x16, x16, #0x218
  40265c:	br	x17

0000000000402660 <inet_pton@plt>:
  402660:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402664:	ldr	x17, [x16, #544]
  402668:	add	x16, x16, #0x220
  40266c:	br	x17

0000000000402670 <readdir64@plt>:
  402670:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402674:	ldr	x17, [x16, #552]
  402678:	add	x16, x16, #0x228
  40267c:	br	x17

0000000000402680 <send@plt>:
  402680:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402684:	ldr	x17, [x16, #560]
  402688:	add	x16, x16, #0x230
  40268c:	br	x17

0000000000402690 <strspn@plt>:
  402690:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402694:	ldr	x17, [x16, #568]
  402698:	add	x16, x16, #0x238
  40269c:	br	x17

00000000004026a0 <strchr@plt>:
  4026a0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4026a4:	ldr	x17, [x16, #576]
  4026a8:	add	x16, x16, #0x240
  4026ac:	br	x17

00000000004026b0 <strtoull@plt>:
  4026b0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4026b4:	ldr	x17, [x16, #584]
  4026b8:	add	x16, x16, #0x248
  4026bc:	br	x17

00000000004026c0 <fwrite@plt>:
  4026c0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4026c4:	ldr	x17, [x16, #592]
  4026c8:	add	x16, x16, #0x250
  4026cc:	br	x17

00000000004026d0 <fnmatch@plt>:
  4026d0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4026d4:	ldr	x17, [x16, #600]
  4026d8:	add	x16, x16, #0x258
  4026dc:	br	x17

00000000004026e0 <socket@plt>:
  4026e0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4026e4:	ldr	x17, [x16, #608]
  4026e8:	add	x16, x16, #0x260
  4026ec:	br	x17

00000000004026f0 <fflush@plt>:
  4026f0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4026f4:	ldr	x17, [x16, #616]
  4026f8:	add	x16, x16, #0x268
  4026fc:	br	x17

0000000000402700 <strcpy@plt>:
  402700:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402704:	ldr	x17, [x16, #624]
  402708:	add	x16, x16, #0x270
  40270c:	br	x17

0000000000402710 <getprotobynumber@plt>:
  402710:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402714:	ldr	x17, [x16, #632]
  402718:	add	x16, x16, #0x278
  40271c:	br	x17

0000000000402720 <fopen64@plt>:
  402720:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402724:	ldr	x17, [x16, #640]
  402728:	add	x16, x16, #0x280
  40272c:	br	x17

0000000000402730 <setns@plt>:
  402730:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402734:	ldr	x17, [x16, #648]
  402738:	add	x16, x16, #0x288
  40273c:	br	x17

0000000000402740 <cap_clear@plt>:
  402740:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402744:	ldr	x17, [x16, #656]
  402748:	add	x16, x16, #0x290
  40274c:	br	x17

0000000000402750 <isatty@plt>:
  402750:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402754:	ldr	x17, [x16, #664]
  402758:	add	x16, x16, #0x298
  40275c:	br	x17

0000000000402760 <sysconf@plt>:
  402760:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402764:	ldr	x17, [x16, #672]
  402768:	add	x16, x16, #0x2a0
  40276c:	br	x17

0000000000402770 <open64@plt>:
  402770:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402774:	ldr	x17, [x16, #680]
  402778:	add	x16, x16, #0x2a8
  40277c:	br	x17

0000000000402780 <asctime@plt>:
  402780:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402784:	ldr	x17, [x16, #688]
  402788:	add	x16, x16, #0x2b0
  40278c:	br	x17

0000000000402790 <cap_free@plt>:
  402790:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402794:	ldr	x17, [x16, #696]
  402798:	add	x16, x16, #0x2b8
  40279c:	br	x17

00000000004027a0 <setservent@plt>:
  4027a0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4027a4:	ldr	x17, [x16, #704]
  4027a8:	add	x16, x16, #0x2c0
  4027ac:	br	x17

00000000004027b0 <if_nametoindex@plt>:
  4027b0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4027b4:	ldr	x17, [x16, #712]
  4027b8:	add	x16, x16, #0x2c8
  4027bc:	br	x17

00000000004027c0 <strchrnul@plt>:
  4027c0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4027c4:	ldr	x17, [x16, #720]
  4027c8:	add	x16, x16, #0x2d0
  4027cc:	br	x17

00000000004027d0 <strstr@plt>:
  4027d0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4027d4:	ldr	x17, [x16, #728]
  4027d8:	add	x16, x16, #0x2d8
  4027dc:	br	x17

00000000004027e0 <__isoc99_sscanf@plt>:
  4027e0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4027e4:	ldr	x17, [x16, #736]
  4027e8:	add	x16, x16, #0x2e0
  4027ec:	br	x17

00000000004027f0 <vsnprintf@plt>:
  4027f0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4027f4:	ldr	x17, [x16, #744]
  4027f8:	add	x16, x16, #0x2e8
  4027fc:	br	x17

0000000000402800 <strncpy@plt>:
  402800:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402804:	ldr	x17, [x16, #752]
  402808:	add	x16, x16, #0x2f0
  40280c:	br	x17

0000000000402810 <pclose@plt>:
  402810:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402814:	ldr	x17, [x16, #760]
  402818:	add	x16, x16, #0x2f8
  40281c:	br	x17

0000000000402820 <strcspn@plt>:
  402820:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402824:	ldr	x17, [x16, #768]
  402828:	add	x16, x16, #0x300
  40282c:	br	x17

0000000000402830 <vfprintf@plt>:
  402830:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402834:	ldr	x17, [x16, #776]
  402838:	add	x16, x16, #0x308
  40283c:	br	x17

0000000000402840 <printf@plt>:
  402840:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402844:	ldr	x17, [x16, #784]
  402848:	add	x16, x16, #0x310
  40284c:	br	x17

0000000000402850 <__assert_fail@plt>:
  402850:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402854:	ldr	x17, [x16, #792]
  402858:	add	x16, x16, #0x318
  40285c:	br	x17

0000000000402860 <__errno_location@plt>:
  402860:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402864:	ldr	x17, [x16, #800]
  402868:	add	x16, x16, #0x320
  40286c:	br	x17

0000000000402870 <getenv@plt>:
  402870:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402874:	ldr	x17, [x16, #808]
  402878:	add	x16, x16, #0x328
  40287c:	br	x17

0000000000402880 <putchar@plt>:
  402880:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402884:	ldr	x17, [x16, #816]
  402888:	add	x16, x16, #0x330
  40288c:	br	x17

0000000000402890 <__getdelim@plt>:
  402890:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402894:	ldr	x17, [x16, #824]
  402898:	add	x16, x16, #0x338
  40289c:	br	x17

00000000004028a0 <getsockname@plt>:
  4028a0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4028a4:	ldr	x17, [x16, #832]
  4028a8:	add	x16, x16, #0x340
  4028ac:	br	x17

00000000004028b0 <getservbyname@plt>:
  4028b0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4028b4:	ldr	x17, [x16, #840]
  4028b8:	add	x16, x16, #0x348
  4028bc:	br	x17

00000000004028c0 <fprintf@plt>:
  4028c0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4028c4:	ldr	x17, [x16, #848]
  4028c8:	add	x16, x16, #0x350
  4028cc:	br	x17

00000000004028d0 <fgets@plt>:
  4028d0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4028d4:	ldr	x17, [x16, #856]
  4028d8:	add	x16, x16, #0x358
  4028dc:	br	x17

00000000004028e0 <inet_ntop@plt>:
  4028e0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4028e4:	ldr	x17, [x16, #864]
  4028e8:	add	x16, x16, #0x360
  4028ec:	br	x17

00000000004028f0 <ioctl@plt>:
  4028f0:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  4028f4:	ldr	x17, [x16, #872]
  4028f8:	add	x16, x16, #0x368
  4028fc:	br	x17

0000000000402900 <ferror@plt>:
  402900:	adrp	x16, 42c000 <memcpy@GLIBC_2.17>
  402904:	ldr	x17, [x16, #880]
  402908:	add	x16, x16, #0x370
  40290c:	br	x17

Disassembly of section .text:

0000000000402910 <.text>:
  402910:	mov	x29, #0x0                   	// #0
  402914:	mov	x30, #0x0                   	// #0
  402918:	mov	x5, x0
  40291c:	ldr	x1, [sp]
  402920:	add	x2, sp, #0x8
  402924:	mov	x6, sp
  402928:	movz	x0, #0x0, lsl #48
  40292c:	movk	x0, #0x0, lsl #32
  402930:	movk	x0, #0x40, lsl #16
  402934:	movk	x0, #0x34f4
  402938:	movz	x3, #0x0, lsl #48
  40293c:	movk	x3, #0x0, lsl #32
  402940:	movk	x3, #0x41, lsl #16
  402944:	movk	x3, #0x5cb0
  402948:	movz	x4, #0x0, lsl #48
  40294c:	movk	x4, #0x0, lsl #32
  402950:	movk	x4, #0x41, lsl #16
  402954:	movk	x4, #0x5d30
  402958:	bl	402450 <__libc_start_main@plt>
  40295c:	bl	402580 <abort@plt>
  402960:	adrp	x0, 42b000 <ferror@plt+0x28700>
  402964:	ldr	x0, [x0, #4040]
  402968:	cbz	x0, 402970 <ferror@plt+0x70>
  40296c:	b	402570 <__gmon_start__@plt>
  402970:	ret
  402974:	nop
  402978:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  40297c:	add	x0, x0, #0xda8
  402980:	adrp	x1, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  402984:	add	x1, x1, #0xda8
  402988:	cmp	x1, x0
  40298c:	b.eq	4029a4 <ferror@plt+0xa4>  // b.none
  402990:	adrp	x1, 415000 <ferror@plt+0x12700>
  402994:	ldr	x1, [x1, #3408]
  402998:	cbz	x1, 4029a4 <ferror@plt+0xa4>
  40299c:	mov	x16, x1
  4029a0:	br	x16
  4029a4:	ret
  4029a8:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4029ac:	add	x0, x0, #0xda8
  4029b0:	adrp	x1, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4029b4:	add	x1, x1, #0xda8
  4029b8:	sub	x1, x1, x0
  4029bc:	lsr	x2, x1, #63
  4029c0:	add	x1, x2, x1, asr #3
  4029c4:	cmp	xzr, x1, asr #1
  4029c8:	asr	x1, x1, #1
  4029cc:	b.eq	4029e4 <ferror@plt+0xe4>  // b.none
  4029d0:	adrp	x2, 415000 <ferror@plt+0x12700>
  4029d4:	ldr	x2, [x2, #3416]
  4029d8:	cbz	x2, 4029e4 <ferror@plt+0xe4>
  4029dc:	mov	x16, x2
  4029e0:	br	x16
  4029e4:	ret
  4029e8:	stp	x29, x30, [sp, #-32]!
  4029ec:	mov	x29, sp
  4029f0:	str	x19, [sp, #16]
  4029f4:	adrp	x19, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4029f8:	ldrb	w0, [x19, #3536]
  4029fc:	cbnz	w0, 402a0c <ferror@plt+0x10c>
  402a00:	bl	402978 <ferror@plt+0x78>
  402a04:	mov	w0, #0x1                   	// #1
  402a08:	strb	w0, [x19, #3536]
  402a0c:	ldr	x19, [sp, #16]
  402a10:	ldp	x29, x30, [sp], #32
  402a14:	ret
  402a18:	b	4029a8 <ferror@plt+0xa8>
  402a1c:	sub	sp, sp, #0x190
  402a20:	stp	x20, x19, [sp, #384]
  402a24:	adrp	x20, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  402a28:	ldrb	w8, [x20, #3644]
  402a2c:	mov	x19, x0
  402a30:	movi	v0.2d, #0x0
  402a34:	add	x9, sp, #0xd
  402a38:	stp	x29, x30, [sp, #352]
  402a3c:	str	x28, [sp, #368]
  402a40:	add	x29, sp, #0x160
  402a44:	stp	q0, q0, [sp, #16]
  402a48:	stp	q0, q0, [sp, #48]
  402a4c:	stp	q0, q0, [sp, #80]
  402a50:	stp	q0, q0, [sp, #112]
  402a54:	stp	q0, q0, [sp, #144]
  402a58:	stp	q0, q0, [sp, #176]
  402a5c:	stp	q0, q0, [sp, #208]
  402a60:	stp	q0, q0, [sp, #240]
  402a64:	stur	q0, [x9, #255]
  402a68:	stp	xzr, xzr, [sp]
  402a6c:	tbnz	w8, #0, 402a98 <ferror@plt+0x198>
  402a70:	sub	x0, x29, #0x38
  402a74:	mov	w1, wzr
  402a78:	bl	4138cc <ferror@plt+0x10fcc>
  402a7c:	tbnz	w0, #31, 402b28 <ferror@plt+0x228>
  402a80:	sub	x0, x29, #0x38
  402a84:	bl	4113c4 <ferror@plt+0xeac4>
  402a88:	sub	x0, x29, #0x38
  402a8c:	bl	4136fc <ferror@plt+0x10dfc>
  402a90:	mov	w8, #0x1                   	// #1
  402a94:	strb	w8, [x20, #3644]
  402a98:	mov	x0, x19
  402a9c:	bl	4112ac <ferror@plt+0xe9ac>
  402aa0:	mov	w20, w0
  402aa4:	cbz	w0, 402ad0 <ferror@plt+0x1d0>
  402aa8:	mov	w0, #0x120                 	// #288
  402aac:	bl	402400 <malloc@plt>
  402ab0:	add	x1, sp, #0x10
  402ab4:	mov	w2, #0x10c                 	// #268
  402ab8:	mov	x19, x0
  402abc:	bl	402220 <memcpy@plt>
  402ac0:	ldr	q0, [sp]
  402ac4:	str	w20, [x19, #268]
  402ac8:	str	q0, [x19, #272]
  402acc:	b	402b10 <ferror@plt+0x210>
  402ad0:	sub	x1, x29, #0x38
  402ad4:	mov	x0, x19
  402ad8:	mov	w2, wzr
  402adc:	bl	402240 <strtoul@plt>
  402ae0:	ldur	x8, [x29, #-56]
  402ae4:	cbz	x8, 402b0c <ferror@plt+0x20c>
  402ae8:	cmp	x8, x19
  402aec:	b.eq	402b0c <ferror@plt+0x20c>  // b.none
  402af0:	mov	x20, x0
  402af4:	lsr	x9, x0, #32
  402af8:	mov	x19, xzr
  402afc:	cbnz	x9, 402b10 <ferror@plt+0x210>
  402b00:	ldrb	w8, [x8]
  402b04:	cbz	w8, 402aa8 <ferror@plt+0x1a8>
  402b08:	b	402b10 <ferror@plt+0x210>
  402b0c:	mov	x19, xzr
  402b10:	mov	x0, x19
  402b14:	ldp	x20, x19, [sp, #384]
  402b18:	ldr	x28, [sp, #368]
  402b1c:	ldp	x29, x30, [sp, #352]
  402b20:	add	sp, sp, #0x190
  402b24:	ret
  402b28:	mov	w0, #0x1                   	// #1
  402b2c:	bl	402260 <exit@plt>
  402b30:	sub	sp, sp, #0x1d0
  402b34:	stp	x24, x23, [sp, #416]
  402b38:	adrp	x24, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  402b3c:	stp	x20, x19, [sp, #448]
  402b40:	ldr	w20, [x24, #3544]
  402b44:	mov	x19, x0
  402b48:	movi	v0.2d, #0x0
  402b4c:	mov	w8, #0xffffffff            	// #-1
  402b50:	cmp	w20, #0x1
  402b54:	stp	x29, x30, [sp, #368]
  402b58:	stp	x28, x27, [sp, #384]
  402b5c:	stp	x26, x25, [sp, #400]
  402b60:	stp	x22, x21, [sp, #432]
  402b64:	add	x29, sp, #0x170
  402b68:	stp	q0, q0, [sp, #256]
  402b6c:	stp	q0, q0, [sp, #224]
  402b70:	stp	q0, q0, [sp, #192]
  402b74:	stp	q0, q0, [sp, #160]
  402b78:	stp	q0, q0, [sp, #128]
  402b7c:	stp	q0, q0, [sp, #96]
  402b80:	str	w8, [sp, #264]
  402b84:	stp	q0, q0, [sp, #64]
  402b88:	stp	q0, q0, [sp, #32]
  402b8c:	stp	q0, q0, [sp]
  402b90:	b.eq	402c80 <ferror@plt+0x380>  // b.none
  402b94:	mov	w21, w1
  402b98:	adrp	x1, 417000 <ferror@plt+0x14700>
  402b9c:	add	x1, x1, #0x740
  402ba0:	mov	w2, #0x5                   	// #5
  402ba4:	mov	x0, x19
  402ba8:	bl	402440 <strncmp@plt>
  402bac:	cbz	w0, 402c80 <ferror@plt+0x380>
  402bb0:	mov	x23, sp
  402bb4:	cmp	w20, #0x11
  402bb8:	add	x22, x23, #0x108
  402bbc:	b.eq	402d50 <ferror@plt+0x450>  // b.none
  402bc0:	adrp	x1, 417000 <ferror@plt+0x14700>
  402bc4:	add	x1, x1, #0x74b
  402bc8:	mov	w2, #0x5                   	// #5
  402bcc:	mov	x0, x19
  402bd0:	bl	402440 <strncmp@plt>
  402bd4:	cbz	w0, 402d50 <ferror@plt+0x450>
  402bd8:	cmp	w20, #0x10
  402bdc:	b.eq	402e54 <ferror@plt+0x554>  // b.none
  402be0:	adrp	x1, 417000 <ferror@plt+0x14700>
  402be4:	add	x1, x1, #0x748
  402be8:	mov	w2, #0x8                   	// #8
  402bec:	mov	x0, x19
  402bf0:	bl	402440 <strncmp@plt>
  402bf4:	cbz	w0, 402e54 <ferror@plt+0x554>
  402bf8:	cmp	w20, #0x28
  402bfc:	b.eq	402f40 <ferror@plt+0x640>  // b.none
  402c00:	adrp	x1, 417000 <ferror@plt+0x14700>
  402c04:	add	x1, x1, #0x758
  402c08:	mov	w2, #0x6                   	// #6
  402c0c:	mov	x0, x19
  402c10:	bl	402440 <strncmp@plt>
  402c14:	cbz	w0, 402f40 <ferror@plt+0x640>
  402c18:	cmp	w20, #0x2
  402c1c:	b.eq	403060 <ferror@plt+0x760>  // b.none
  402c20:	adrp	x1, 417000 <ferror@plt+0x14700>
  402c24:	add	x1, x1, #0x75f
  402c28:	mov	w2, #0x5                   	// #5
  402c2c:	mov	x0, x19
  402c30:	bl	402440 <strncmp@plt>
  402c34:	cbz	w0, 403060 <ferror@plt+0x760>
  402c38:	cmp	w20, #0xa
  402c3c:	b.eq	402c58 <ferror@plt+0x358>  // b.none
  402c40:	adrp	x1, 417000 <ferror@plt+0x14700>
  402c44:	add	x1, x1, #0x765
  402c48:	mov	w2, #0x6                   	// #6
  402c4c:	mov	x0, x19
  402c50:	bl	402440 <strncmp@plt>
  402c54:	cbnz	w0, 403084 <ferror@plt+0x784>
  402c58:	adrp	x1, 417000 <ferror@plt+0x14700>
  402c5c:	add	x1, x1, #0x765
  402c60:	mov	w2, #0x6                   	// #6
  402c64:	mov	x0, x19
  402c68:	bl	402440 <strncmp@plt>
  402c6c:	add	x8, x19, #0x6
  402c70:	cmp	w0, #0x0
  402c74:	csel	x19, x8, x19, eq  // eq = none
  402c78:	mov	w20, #0xa                   	// #10
  402c7c:	b	403084 <ferror@plt+0x784>
  402c80:	adrp	x1, 417000 <ferror@plt+0x14700>
  402c84:	mov	w20, #0x1                   	// #1
  402c88:	add	x1, x1, #0x740
  402c8c:	mov	w2, #0x5                   	// #5
  402c90:	mov	x0, x19
  402c94:	strh	w20, [sp, #6]
  402c98:	bl	402440 <strncmp@plt>
  402c9c:	add	x8, x19, #0x5
  402ca0:	cmp	w0, #0x0
  402ca4:	csel	x0, x8, x19, eq  // eq = none
  402ca8:	bl	402510 <strdup@plt>
  402cac:	mov	x19, x0
  402cb0:	bl	402250 <strlen@plt>
  402cb4:	lsl	w8, w0, #3
  402cb8:	strh	w8, [sp, #4]
  402cbc:	str	x19, [sp, #8]
  402cc0:	adrp	x10, 416000 <ferror@plt+0x13700>
  402cc4:	adrp	x9, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  402cc8:	add	x10, x10, #0x540
  402ccc:	mov	w11, #0x28                  	// #40
  402cd0:	add	x9, x9, #0xde4
  402cd4:	smaddl	x10, w20, w11, x10
  402cd8:	ldr	w8, [x9]
  402cdc:	ldr	w10, [x10, #4]
  402ce0:	mov	w12, #0x1                   	// #1
  402ce4:	adrp	x13, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  402ce8:	lsl	x11, x12, x20
  402cec:	orr	w10, w10, w8
  402cf0:	strb	w12, [x13, #3624]
  402cf4:	stur	x11, [x9, #4]
  402cf8:	str	w10, [x9]
  402cfc:	str	w20, [x24, #3544]
  402d00:	cbz	w8, 402d0c <ferror@plt+0x40c>
  402d04:	adrp	x9, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  402d08:	str	w8, [x9, #3556]
  402d0c:	mov	w0, #0x120                 	// #288
  402d10:	bl	402400 <malloc@plt>
  402d14:	mov	x19, x0
  402d18:	cbz	x0, 402d2c <ferror@plt+0x42c>
  402d1c:	mov	x1, sp
  402d20:	mov	w2, #0x120                 	// #288
  402d24:	mov	x0, x19
  402d28:	bl	402220 <memcpy@plt>
  402d2c:	mov	x0, x19
  402d30:	ldp	x20, x19, [sp, #448]
  402d34:	ldp	x22, x21, [sp, #432]
  402d38:	ldp	x24, x23, [sp, #416]
  402d3c:	ldp	x26, x25, [sp, #400]
  402d40:	ldp	x28, x27, [sp, #384]
  402d44:	ldp	x29, x30, [sp, #368]
  402d48:	add	sp, sp, #0x1d0
  402d4c:	ret
  402d50:	adrp	x1, 417000 <ferror@plt+0x14700>
  402d54:	mov	w8, #0x110000              	// #1114112
  402d58:	add	x1, x1, #0x74b
  402d5c:	mov	w2, #0x5                   	// #5
  402d60:	mov	x0, x19
  402d64:	str	w8, [sp, #4]
  402d68:	mov	w20, #0x5                   	// #5
  402d6c:	bl	402440 <strncmp@plt>
  402d70:	add	x8, x19, #0x5
  402d74:	cmp	w0, #0x0
  402d78:	csel	x23, x20, xzr, eq  // eq = none
  402d7c:	csel	x20, x8, x19, eq  // eq = none
  402d80:	mov	w1, #0x3a                  	// #58
  402d84:	mov	x0, x20
  402d88:	bl	4026a0 <strchr@plt>
  402d8c:	cbz	x0, 402e10 <ferror@plt+0x510>
  402d90:	mov	x21, x0
  402d94:	strb	wzr, [x0]
  402d98:	ldrb	w8, [x21, #1]!
  402d9c:	cbz	w8, 402e10 <ferror@plt+0x510>
  402da0:	adrp	x1, 417000 <ferror@plt+0x14700>
  402da4:	add	x1, x1, #0x746
  402da8:	mov	x0, x21
  402dac:	bl	4025e0 <strcmp@plt>
  402db0:	cbz	w0, 402e10 <ferror@plt+0x510>
  402db4:	mov	x0, x22
  402db8:	mov	x1, x21
  402dbc:	mov	w2, wzr
  402dc0:	bl	40c9e0 <ferror@plt+0xa0e0>
  402dc4:	cbz	w0, 402e10 <ferror@plt+0x510>
  402dc8:	adrp	x22, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  402dcc:	ldrb	w8, [x22, #3644]
  402dd0:	tbnz	w8, #0, 402dfc <ferror@plt+0x4fc>
  402dd4:	sub	x0, x29, #0x48
  402dd8:	mov	w1, wzr
  402ddc:	bl	4138cc <ferror@plt+0x10fcc>
  402de0:	tbnz	w0, #31, 403444 <ferror@plt+0xb44>
  402de4:	sub	x0, x29, #0x48
  402de8:	bl	4113c4 <ferror@plt+0xeac4>
  402dec:	sub	x0, x29, #0x48
  402df0:	bl	4136fc <ferror@plt+0x10dfc>
  402df4:	mov	w8, #0x1                   	// #1
  402df8:	strb	w8, [x22, #3644]
  402dfc:	mov	x0, x21
  402e00:	bl	4112ac <ferror@plt+0xe9ac>
  402e04:	cmp	w0, #0x1
  402e08:	str	w0, [sp, #264]
  402e0c:	b.lt	402e44 <ferror@plt+0x544>  // b.tstop
  402e10:	ldrb	w8, [x19, x23]
  402e14:	cbz	w8, 402e4c <ferror@plt+0x54c>
  402e18:	adrp	x1, 417000 <ferror@plt+0x14700>
  402e1c:	add	x1, x1, #0x746
  402e20:	mov	x0, x20
  402e24:	bl	4025e0 <strcmp@plt>
  402e28:	cbz	w0, 402e4c <ferror@plt+0x54c>
  402e2c:	mov	w8, #0x20                  	// #32
  402e30:	sub	x0, x29, #0x48
  402e34:	mov	x1, x20
  402e38:	strh	w8, [sp, #4]
  402e3c:	bl	4115ec <ferror@plt+0xecec>
  402e40:	cbz	w0, 402f28 <ferror@plt+0x628>
  402e44:	mov	x19, xzr
  402e48:	b	402d2c <ferror@plt+0x42c>
  402e4c:	mov	w20, #0x11                  	// #17
  402e50:	b	402cc0 <ferror@plt+0x3c0>
  402e54:	adrp	x1, 417000 <ferror@plt+0x14700>
  402e58:	mov	w8, #0x100000              	// #1048576
  402e5c:	add	x1, x1, #0x748
  402e60:	mov	w2, #0x8                   	// #8
  402e64:	mov	x0, x19
  402e68:	str	w8, [sp, #4]
  402e6c:	bl	402440 <strncmp@plt>
  402e70:	cmp	w0, #0x0
  402e74:	add	x8, x19, #0x8
  402e78:	csel	x20, x8, x19, eq  // eq = none
  402e7c:	mov	w1, #0x3a                  	// #58
  402e80:	mov	x0, x20
  402e84:	cset	w23, eq  // eq = none
  402e88:	bl	4026a0 <strchr@plt>
  402e8c:	cbz	x0, 402ee0 <ferror@plt+0x5e0>
  402e90:	mov	x21, x0
  402e94:	strb	wzr, [x0]
  402e98:	ldrb	w8, [x21, #1]!
  402e9c:	cbz	w8, 402ee0 <ferror@plt+0x5e0>
  402ea0:	adrp	x1, 417000 <ferror@plt+0x14700>
  402ea4:	add	x1, x1, #0x746
  402ea8:	mov	x0, x21
  402eac:	bl	4025e0 <strcmp@plt>
  402eb0:	cbz	w0, 402ee0 <ferror@plt+0x5e0>
  402eb4:	mov	x0, x22
  402eb8:	mov	x1, x21
  402ebc:	mov	w2, wzr
  402ec0:	bl	40c9e0 <ferror@plt+0xa0e0>
  402ec4:	cbz	w0, 402ee0 <ferror@plt+0x5e0>
  402ec8:	adrp	x1, 417000 <ferror@plt+0x14700>
  402ecc:	add	x1, x1, #0x751
  402ed0:	mov	x0, x21
  402ed4:	bl	4025e0 <strcmp@plt>
  402ed8:	cbnz	w0, 402e44 <ferror@plt+0x544>
  402edc:	str	wzr, [sp, #264]
  402ee0:	lsl	x8, x23, #3
  402ee4:	ldrb	w8, [x19, x8]
  402ee8:	cbz	w8, 402f20 <ferror@plt+0x620>
  402eec:	adrp	x1, 417000 <ferror@plt+0x14700>
  402ef0:	add	x1, x1, #0x746
  402ef4:	mov	x0, x20
  402ef8:	bl	4025e0 <strcmp@plt>
  402efc:	cbz	w0, 402f20 <ferror@plt+0x620>
  402f00:	mov	x9, sp
  402f04:	mov	w8, #0x20                  	// #32
  402f08:	orr	x0, x9, #0x8
  402f0c:	mov	x1, x20
  402f10:	strh	w8, [sp, #4]
  402f14:	bl	410798 <ferror@plt+0xde98>
  402f18:	cmn	w0, #0x1
  402f1c:	b.eq	402e44 <ferror@plt+0x544>  // b.none
  402f20:	mov	w20, #0x10                  	// #16
  402f24:	b	402cc0 <ferror@plt+0x3c0>
  402f28:	ldurh	w8, [x29, #-72]
  402f2c:	mov	w20, #0x11                  	// #17
  402f30:	rev	w8, w8
  402f34:	lsr	w8, w8, #16
  402f38:	str	w8, [sp, #8]
  402f3c:	b	402cc0 <ferror@plt+0x3c0>
  402f40:	adrp	x1, 417000 <ferror@plt+0x14700>
  402f44:	mov	w8, #0xffffffff            	// #-1
  402f48:	mov	w9, #0x28                  	// #40
  402f4c:	add	x1, x1, #0x758
  402f50:	mov	w2, #0x6                   	// #6
  402f54:	mov	x0, x19
  402f58:	stur	w8, [x29, #-72]
  402f5c:	strh	w9, [sp, #6]
  402f60:	mov	w20, #0x6                   	// #6
  402f64:	bl	402440 <strncmp@plt>
  402f68:	add	x8, x19, #0x6
  402f6c:	cmp	w0, #0x0
  402f70:	csel	x25, x20, xzr, eq  // eq = none
  402f74:	csel	x20, x8, x19, eq  // eq = none
  402f78:	tbz	w21, #0, 402f88 <ferror@plt+0x688>
  402f7c:	mov	x21, x20
  402f80:	cbnz	x20, 402fa0 <ferror@plt+0x6a0>
  402f84:	b	402fc8 <ferror@plt+0x6c8>
  402f88:	mov	w1, #0x3a                  	// #58
  402f8c:	mov	x0, x20
  402f90:	bl	4026a0 <strchr@plt>
  402f94:	cbz	x0, 402fc8 <ferror@plt+0x6c8>
  402f98:	mov	x21, x0
  402f9c:	strb	wzr, [x21], #1
  402fa0:	adrp	x1, 417000 <ferror@plt+0x14700>
  402fa4:	add	x1, x1, #0x746
  402fa8:	mov	x0, x21
  402fac:	bl	4025e0 <strcmp@plt>
  402fb0:	cbz	w0, 402fc8 <ferror@plt+0x6c8>
  402fb4:	mov	x0, x22
  402fb8:	mov	x1, x21
  402fbc:	mov	w2, wzr
  402fc0:	bl	40cd64 <ferror@plt+0xa464>
  402fc4:	cbnz	w0, 402e44 <ferror@plt+0x544>
  402fc8:	ldrb	w8, [x19, x25]
  402fcc:	cbz	w8, 403000 <ferror@plt+0x700>
  402fd0:	adrp	x1, 417000 <ferror@plt+0x14700>
  402fd4:	add	x1, x1, #0x746
  402fd8:	mov	x0, x20
  402fdc:	bl	4025e0 <strcmp@plt>
  402fe0:	cbz	w0, 403000 <ferror@plt+0x700>
  402fe4:	mov	w8, #0x20                  	// #32
  402fe8:	sub	x0, x29, #0x48
  402fec:	mov	x1, x20
  402ff0:	mov	w2, wzr
  402ff4:	strh	w8, [sp, #4]
  402ff8:	bl	40cd64 <ferror@plt+0xa464>
  402ffc:	cbnz	w0, 402e44 <ferror@plt+0x544>
  403000:	adrp	x8, 415000 <ferror@plt+0x12700>
  403004:	ldr	d0, [x8, #3424]
  403008:	ldur	w8, [x29, #-72]
  40300c:	mov	w20, #0x28                  	// #40
  403010:	str	d0, [sp]
  403014:	movi	v0.2d, #0x0
  403018:	stur	q0, [sp, #12]
  40301c:	stur	q0, [sp, #28]
  403020:	stur	q0, [sp, #44]
  403024:	stur	q0, [sp, #60]
  403028:	stur	q0, [sp, #76]
  40302c:	stur	q0, [sp, #92]
  403030:	stur	q0, [sp, #108]
  403034:	stur	q0, [sp, #124]
  403038:	stur	q0, [x23, #140]
  40303c:	stur	q0, [x23, #156]
  403040:	stur	q0, [x23, #172]
  403044:	stur	q0, [x23, #188]
  403048:	stur	q0, [x23, #204]
  40304c:	stur	q0, [x23, #220]
  403050:	stur	q0, [x23, #236]
  403054:	stur	q0, [x23, #248]
  403058:	str	w8, [sp, #8]
  40305c:	b	402cc0 <ferror@plt+0x3c0>
  403060:	adrp	x1, 417000 <ferror@plt+0x14700>
  403064:	add	x1, x1, #0x75f
  403068:	mov	w2, #0x5                   	// #5
  40306c:	mov	x0, x19
  403070:	bl	402440 <strncmp@plt>
  403074:	add	x8, x19, #0x5
  403078:	cmp	w0, #0x0
  40307c:	csel	x19, x8, x19, eq  // eq = none
  403080:	mov	w20, #0x2                   	// #2
  403084:	ldrb	w8, [x19]
  403088:	cmp	w8, #0x2a
  40308c:	b.eq	4030b4 <ferror@plt+0x7b4>  // b.none
  403090:	cmp	w8, #0x5b
  403094:	b.ne	4030bc <ferror@plt+0x7bc>  // b.any
  403098:	add	x19, x19, #0x1
  40309c:	mov	w1, #0x5d                  	// #93
  4030a0:	mov	x0, x19
  4030a4:	bl	4026a0 <strchr@plt>
  4030a8:	cbz	x0, 402e44 <ferror@plt+0x544>
  4030ac:	strb	wzr, [x0], #1
  4030b0:	b	4030d8 <ferror@plt+0x7d8>
  4030b4:	add	x0, x19, #0x1
  4030b8:	b	4030d8 <ferror@plt+0x7d8>
  4030bc:	mov	w1, #0x2f                  	// #47
  4030c0:	mov	x0, x19
  4030c4:	bl	4026a0 <strchr@plt>
  4030c8:	cmp	x0, #0x0
  4030cc:	csel	x0, x19, x0, eq  // eq = none
  4030d0:	mov	w1, #0x3a                  	// #58
  4030d4:	bl	402550 <strrchr@plt>
  4030d8:	tst	w21, #0x1
  4030dc:	csel	x23, x19, x0, ne  // ne = any
  4030e0:	cbz	x23, 403248 <ferror@plt+0x948>
  4030e4:	ldrb	w8, [x23]
  4030e8:	cbz	w8, 403248 <ferror@plt+0x948>
  4030ec:	cmp	w8, #0x3a
  4030f0:	b.ne	403104 <ferror@plt+0x804>  // b.any
  4030f4:	mov	x9, x23
  4030f8:	ldrb	w8, [x9, #1]!
  4030fc:	strb	wzr, [x23]
  403100:	mov	x23, x9
  403104:	cbz	w8, 403248 <ferror@plt+0x948>
  403108:	cmp	w8, #0x2a
  40310c:	b.eq	403248 <ferror@plt+0x948>  // b.none
  403110:	mov	x0, x22
  403114:	mov	x1, x23
  403118:	mov	w2, wzr
  40311c:	bl	40c9e0 <ferror@plt+0xa0e0>
  403120:	cbz	w0, 403248 <ferror@plt+0x948>
  403124:	adrp	x25, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403128:	ldr	w8, [x25, #3552]
  40312c:	tbnz	w8, #2, 403138 <ferror@plt+0x838>
  403130:	mov	x22, xzr
  403134:	b	403150 <ferror@plt+0x850>
  403138:	adrp	x1, 419000 <ferror@plt+0x16700>
  40313c:	add	x1, x1, #0x499
  403140:	mov	x0, x23
  403144:	bl	4028b0 <getservbyname@plt>
  403148:	ldr	w8, [x25, #3552]
  40314c:	mov	x22, x0
  403150:	tbnz	w8, #0, 40315c <ferror@plt+0x85c>
  403154:	cbnz	x22, 40318c <ferror@plt+0x88c>
  403158:	b	4031a8 <ferror@plt+0x8a8>
  40315c:	adrp	x1, 419000 <ferror@plt+0x16700>
  403160:	add	x1, x1, #0x4c5
  403164:	mov	x0, x23
  403168:	bl	4028b0 <getservbyname@plt>
  40316c:	cbz	x22, 403188 <ferror@plt+0x888>
  403170:	cbz	x0, 403188 <ferror@plt+0x888>
  403174:	ldr	w8, [x22, #16]
  403178:	ldr	w9, [x0, #16]
  40317c:	cmp	w8, w9
  403180:	b.eq	40318c <ferror@plt+0x88c>  // b.none
  403184:	b	403228 <ferror@plt+0x928>
  403188:	cbz	x22, 403190 <ferror@plt+0x890>
  40318c:	mov	x0, x22
  403190:	cbz	x0, 4031a8 <ferror@plt+0x8a8>
  403194:	ldrh	w8, [x0, #16]
  403198:	rev	w8, w8
  40319c:	lsr	w8, w8, #16
  4031a0:	str	w8, [sp, #264]
  4031a4:	b	403248 <ferror@plt+0x948>
  4031a8:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4031ac:	ldr	x22, [x8, #3592]
  4031b0:	cbz	x22, 40323c <ferror@plt+0x93c>
  4031b4:	ldr	w25, [x25, #3552]
  4031b8:	adrp	x26, 419000 <ferror@plt+0x16700>
  4031bc:	adrp	x27, 419000 <ferror@plt+0x16700>
  4031c0:	add	x26, x26, #0x499
  4031c4:	add	x27, x27, #0x4c5
  4031c8:	b	4031dc <ferror@plt+0x8dc>
  4031cc:	mov	w8, w9
  4031d0:	str	w8, [sp, #264]
  4031d4:	ldr	x22, [x22]
  4031d8:	cbz	x22, 40323c <ferror@plt+0x93c>
  4031dc:	ldr	x8, [x22, #24]
  4031e0:	cmp	x8, x26
  4031e4:	b.eq	4031f8 <ferror@plt+0x8f8>  // b.none
  4031e8:	cmp	x8, x27
  4031ec:	b.ne	4031d4 <ferror@plt+0x8d4>  // b.any
  4031f0:	tbnz	w25, #0, 4031fc <ferror@plt+0x8fc>
  4031f4:	b	4031d4 <ferror@plt+0x8d4>
  4031f8:	tbz	w25, #2, 4031d4 <ferror@plt+0x8d4>
  4031fc:	ldr	x0, [x22, #16]
  403200:	cbz	x0, 4031d4 <ferror@plt+0x8d4>
  403204:	mov	x1, x23
  403208:	bl	4025e0 <strcmp@plt>
  40320c:	cbnz	w0, 4031d4 <ferror@plt+0x8d4>
  403210:	ldr	w8, [sp, #264]
  403214:	ldr	w9, [x22, #8]
  403218:	cmp	w8, #0x1
  40321c:	b.lt	4031cc <ferror@plt+0x8cc>  // b.tstop
  403220:	cmp	w8, w9
  403224:	b.eq	4031d0 <ferror@plt+0x8d0>  // b.none
  403228:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  40322c:	ldr	x0, [x8, #3496]
  403230:	adrp	x1, 417000 <ferror@plt+0x14700>
  403234:	add	x1, x1, #0x76c
  403238:	b	403434 <ferror@plt+0xb34>
  40323c:	ldr	w8, [sp, #264]
  403240:	cmp	w8, #0x0
  403244:	b.le	403424 <ferror@plt+0xb24>
  403248:	tbnz	w21, #0, 403404 <ferror@plt+0xb04>
  40324c:	ldrb	w8, [x19]
  403250:	cbz	w8, 403404 <ferror@plt+0xb04>
  403254:	cmp	w8, #0x2a
  403258:	b.eq	403404 <ferror@plt+0xb04>  // b.none
  40325c:	mov	x0, sp
  403260:	mov	x1, x19
  403264:	mov	w2, w20
  403268:	bl	40d6c0 <ferror@plt+0xadc0>
  40326c:	cbz	w0, 403404 <ferror@plt+0xb04>
  403270:	adrp	x21, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403274:	ldrb	w8, [x21, #3648]
  403278:	strh	wzr, [sp, #4]
  40327c:	tbnz	w8, #0, 403290 <ferror@plt+0x990>
  403280:	mov	w0, #0x1                   	// #1
  403284:	mov	w22, #0x1                   	// #1
  403288:	bl	4022d0 <sethostent@plt>
  40328c:	strb	w22, [x21, #3648]
  403290:	cmp	w20, #0x0
  403294:	mov	w8, #0x2                   	// #2
  403298:	csel	w1, w8, w20, eq  // eq = none
  40329c:	mov	x0, x19
  4032a0:	bl	4025c0 <gethostbyname2@plt>
  4032a4:	cbz	x0, 403344 <ferror@plt+0xa44>
  4032a8:	ldr	w8, [x0, #16]
  4032ac:	ldr	x26, [x0, #24]
  4032b0:	mov	x21, x0
  4032b4:	cmp	w8, #0x2
  4032b8:	b.eq	4032cc <ferror@plt+0x9cc>  // b.none
  4032bc:	cmp	w8, #0xa
  4032c0:	b.ne	403344 <ferror@plt+0xa44>  // b.any
  4032c4:	mov	w22, #0x10                  	// #16
  4032c8:	b	4032d0 <ferror@plt+0x9d0>
  4032cc:	mov	w22, #0x4                   	// #4
  4032d0:	ldr	x1, [x26]
  4032d4:	cbz	x1, 403344 <ferror@plt+0xa44>
  4032d8:	mov	x25, xzr
  4032dc:	lsl	w27, w22, #3
  4032e0:	b	403314 <ferror@plt+0xa14>
  4032e4:	mov	x23, sp
  4032e8:	add	x0, x23, #0x8
  4032ec:	mov	x2, x22
  4032f0:	bl	402220 <memcpy@plt>
  4032f4:	strh	w22, [x23, #2]
  4032f8:	strh	w27, [x23, #4]
  4032fc:	ldr	w8, [x21, #16]
  403300:	strh	w8, [x23, #6]
  403304:	add	x8, x26, x25, lsl #3
  403308:	ldr	x1, [x8, #8]
  40330c:	add	x25, x25, #0x1
  403310:	cbz	x1, 403348 <ferror@plt+0xa48>
  403314:	ldrh	w8, [sp, #4]
  403318:	cbz	w8, 4032e4 <ferror@plt+0x9e4>
  40331c:	mov	w0, #0x120                 	// #288
  403320:	bl	402400 <malloc@plt>
  403324:	cbz	x0, 403348 <ferror@plt+0xa48>
  403328:	mov	x1, sp
  40332c:	mov	w2, #0x120                 	// #288
  403330:	mov	x23, x0
  403334:	bl	402220 <memcpy@plt>
  403338:	str	x23, [sp, #280]
  40333c:	ldr	x1, [x26, x25, lsl #3]
  403340:	b	4032e8 <ferror@plt+0x9e8>
  403344:	mov	w25, wzr
  403348:	cbnz	w20, 403400 <ferror@plt+0xb00>
  40334c:	mov	w1, #0xa                   	// #10
  403350:	mov	x0, x19
  403354:	bl	4025c0 <gethostbyname2@plt>
  403358:	cbz	x0, 403400 <ferror@plt+0xb00>
  40335c:	ldr	w8, [x0, #16]
  403360:	ldr	x26, [x0, #24]
  403364:	mov	x21, x0
  403368:	cmp	w8, #0x2
  40336c:	b.eq	403380 <ferror@plt+0xa80>  // b.none
  403370:	cmp	w8, #0xa
  403374:	b.ne	4033f8 <ferror@plt+0xaf8>  // b.any
  403378:	mov	w22, #0x10                  	// #16
  40337c:	b	403384 <ferror@plt+0xa84>
  403380:	mov	w22, #0x4                   	// #4
  403384:	ldr	x1, [x26]
  403388:	cbz	x1, 4033f8 <ferror@plt+0xaf8>
  40338c:	mov	x27, xzr
  403390:	lsl	w28, w22, #3
  403394:	b	4033c8 <ferror@plt+0xac8>
  403398:	mov	x23, sp
  40339c:	add	x0, x23, #0x8
  4033a0:	mov	x2, x22
  4033a4:	bl	402220 <memcpy@plt>
  4033a8:	strh	w22, [x23, #2]
  4033ac:	strh	w28, [x23, #4]
  4033b0:	ldr	w8, [x21, #16]
  4033b4:	strh	w8, [x23, #6]
  4033b8:	add	x8, x26, x27, lsl #3
  4033bc:	ldr	x1, [x8, #8]
  4033c0:	add	x27, x27, #0x1
  4033c4:	cbz	x1, 4033fc <ferror@plt+0xafc>
  4033c8:	ldrh	w8, [sp, #4]
  4033cc:	cbz	w8, 403398 <ferror@plt+0xa98>
  4033d0:	mov	w0, #0x120                 	// #288
  4033d4:	bl	402400 <malloc@plt>
  4033d8:	cbz	x0, 4033fc <ferror@plt+0xafc>
  4033dc:	mov	x1, sp
  4033e0:	mov	w2, #0x120                 	// #288
  4033e4:	mov	x23, x0
  4033e8:	bl	402220 <memcpy@plt>
  4033ec:	str	x23, [sp, #280]
  4033f0:	ldr	x1, [x26, x27, lsl #3]
  4033f4:	b	40339c <ferror@plt+0xa9c>
  4033f8:	mov	w27, wzr
  4033fc:	add	w25, w27, w25
  403400:	cbz	w25, 40340c <ferror@plt+0xb0c>
  403404:	cbnz	w20, 402cc0 <ferror@plt+0x3c0>
  403408:	b	402d0c <ferror@plt+0x40c>
  40340c:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403410:	ldr	x0, [x8, #3496]
  403414:	adrp	x1, 417000 <ferror@plt+0x14700>
  403418:	add	x1, x1, #0x7b1
  40341c:	mov	x2, x19
  403420:	b	403438 <ferror@plt+0xb38>
  403424:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403428:	ldr	x0, [x8, #3496]
  40342c:	adrp	x1, 417000 <ferror@plt+0x14700>
  403430:	add	x1, x1, #0x789
  403434:	mov	x2, x23
  403438:	bl	4028c0 <fprintf@plt>
  40343c:	mov	x19, xzr
  403440:	b	402d2c <ferror@plt+0x42c>
  403444:	mov	w0, #0x1                   	// #1
  403448:	bl	402260 <exit@plt>
  40344c:	sub	sp, sp, #0x140
  403450:	mov	w1, #0x2f                  	// #47
  403454:	stp	x29, x30, [sp, #288]
  403458:	stp	x28, x19, [sp, #304]
  40345c:	add	x29, sp, #0x120
  403460:	mov	x19, x0
  403464:	bl	4026a0 <strchr@plt>
  403468:	cbz	x0, 4034b4 <ferror@plt+0xbb4>
  40346c:	mov	x8, sp
  403470:	adrp	x1, 417000 <ferror@plt+0x14700>
  403474:	add	x2, x8, #0x110
  403478:	add	x3, x8, #0x114
  40347c:	add	x1, x1, #0x7e6
  403480:	mov	x0, x19
  403484:	bl	4027e0 <__isoc99_sscanf@plt>
  403488:	cmp	w0, #0x2
  40348c:	b.ne	4034dc <ferror@plt+0xbdc>  // b.any
  403490:	mov	w0, #0x120                 	// #288
  403494:	bl	402400 <malloc@plt>
  403498:	mov	x19, x0
  40349c:	cbz	x0, 4034e0 <ferror@plt+0xbe0>
  4034a0:	mov	x1, sp
  4034a4:	mov	w2, #0x120                 	// #288
  4034a8:	mov	x0, x19
  4034ac:	bl	402220 <memcpy@plt>
  4034b0:	b	4034e0 <ferror@plt+0xbe0>
  4034b4:	mov	x9, sp
  4034b8:	adrp	x1, 417000 <ferror@plt+0x14700>
  4034bc:	mov	w8, #0xffffffff            	// #-1
  4034c0:	add	x2, x9, #0x110
  4034c4:	add	x1, x1, #0x7e9
  4034c8:	mov	x0, x19
  4034cc:	str	w8, [sp, #276]
  4034d0:	bl	4027e0 <__isoc99_sscanf@plt>
  4034d4:	cmp	w0, #0x1
  4034d8:	b.eq	403490 <ferror@plt+0xb90>  // b.none
  4034dc:	mov	x19, xzr
  4034e0:	mov	x0, x19
  4034e4:	ldp	x28, x19, [sp, #304]
  4034e8:	ldp	x29, x30, [sp, #288]
  4034ec:	add	sp, sp, #0x140
  4034f0:	ret
  4034f4:	stp	x29, x30, [sp, #-96]!
  4034f8:	stp	x28, x27, [sp, #16]
  4034fc:	stp	x26, x25, [sp, #32]
  403500:	stp	x24, x23, [sp, #48]
  403504:	stp	x22, x21, [sp, #64]
  403508:	stp	x20, x19, [sp, #80]
  40350c:	mov	x29, sp
  403510:	sub	sp, sp, #0x4, lsl #12
  403514:	sub	sp, sp, #0x5c0
  403518:	add	x8, sp, #0x510
  40351c:	adrp	x27, 417000 <ferror@plt+0x14700>
  403520:	adrp	x19, 416000 <ferror@plt+0x13700>
  403524:	adrp	x20, 415000 <ferror@plt+0x12700>
  403528:	mov	x21, x1
  40352c:	mov	w22, w0
  403530:	mov	w24, wzr
  403534:	add	x27, x27, #0x7ec
  403538:	add	x19, x19, #0x38
  40353c:	add	x8, x8, #0xc
  403540:	add	x20, x20, #0xd90
  403544:	stp	xzr, xzr, [sp, #40]
  403548:	stp	xzr, x1, [sp, #80]
  40354c:	str	x8, [sp, #104]
  403550:	str	w0, [sp, #76]
  403554:	b	403580 <ferror@plt+0xc80>
  403558:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  40355c:	adrp	x9, 415000 <ferror@plt+0x12700>
  403560:	ldr	d0, [x8, #3552]
  403564:	ldr	d1, [x9, #3456]
  403568:	adrp	x9, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  40356c:	mov	w10, #0x1                   	// #1
  403570:	orr	v0.8b, v0.8b, v1.8b
  403574:	str	d0, [x8, #3552]
  403578:	strb	w10, [x9, #3624]
  40357c:	mov	w24, w25
  403580:	mov	w0, w22
  403584:	mov	x1, x21
  403588:	mov	x2, x27
  40358c:	mov	x3, x19
  403590:	mov	x4, xzr
  403594:	mov	w25, w24
  403598:	bl	4025d0 <getopt_long@plt>
  40359c:	add	w8, w0, #0x1
  4035a0:	cmp	w8, #0x105
  4035a4:	b.hi	405e0c <ferror@plt+0x350c>  // b.pmore
  4035a8:	adr	x9, 403558 <ferror@plt+0xc58>
  4035ac:	ldrh	w10, [x20, x8, lsl #1]
  4035b0:	add	x9, x9, x10, lsl #2
  4035b4:	adrp	x26, 416000 <ferror@plt+0x13700>
  4035b8:	mov	w24, #0xfff                 	// #4095
  4035bc:	add	x26, x26, #0xc48
  4035c0:	adrp	x28, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4035c4:	br	x9
  4035c8:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4035cc:	add	x8, x8, #0xde4
  4035d0:	ldr	w12, [x8]
  4035d4:	ldur	x13, [x8, #4]
  4035d8:	adrp	x9, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4035dc:	mov	w10, #0x1                   	// #1
  4035e0:	adrp	x11, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4035e4:	mov	w14, #0x11                  	// #17
  4035e8:	strb	w10, [x9, #3624]
  4035ec:	orr	w9, w12, #0x80
  4035f0:	orr	x10, x13, #0x20000
  4035f4:	b	403624 <ferror@plt+0xd24>
  4035f8:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4035fc:	add	x8, x8, #0xde4
  403600:	ldr	w12, [x8]
  403604:	ldur	x13, [x8, #4]
  403608:	adrp	x9, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  40360c:	mov	w10, #0x1                   	// #1
  403610:	adrp	x11, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403614:	mov	w14, #0x2c                  	// #44
  403618:	strb	w10, [x9, #3624]
  40361c:	orr	w9, w12, #0x80
  403620:	orr	x10, x13, #0x100000000000
  403624:	str	w9, [x8]
  403628:	stur	x10, [x8, #4]
  40362c:	str	w14, [x11, #3544]
  403630:	mov	w24, w25
  403634:	b	403580 <ferror@plt+0xc80>
  403638:	mov	w8, #0x1                   	// #1
  40363c:	str	w8, [sp, #44]
  403640:	mov	w24, w25
  403644:	b	403580 <ferror@plt+0xc80>
  403648:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  40364c:	mov	w9, #0x1                   	// #1
  403650:	strb	w9, [x8, #3632]
  403654:	mov	w24, w25
  403658:	b	403580 <ferror@plt+0xc80>
  40365c:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403660:	mov	w9, #0x1                   	// #1
  403664:	strb	w9, [x8, #3608]
  403668:	mov	w24, w25
  40366c:	b	403580 <ferror@plt+0xc80>
  403670:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  403674:	mov	w9, #0x1                   	// #1
  403678:	str	w9, [x8, #1688]
  40367c:	mov	w24, w25
  403680:	b	403580 <ferror@plt+0xc80>
  403684:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403688:	mov	w9, #0x1                   	// #1
  40368c:	strb	w9, [x8, #3600]
  403690:	mov	w24, w25
  403694:	b	403580 <ferror@plt+0xc80>
  403698:	mov	w24, #0x480                 	// #1152
  40369c:	b	403580 <ferror@plt+0xc80>
  4036a0:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4036a4:	add	x8, x8, #0xde4
  4036a8:	ldr	w13, [x8]
  4036ac:	ldur	x14, [x8, #4]
  4036b0:	mov	w9, #0x482                 	// #1154
  4036b4:	adrp	x10, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4036b8:	mov	w11, #0x1                   	// #1
  4036bc:	adrp	x12, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4036c0:	mov	w15, #0x1e                  	// #30
  4036c4:	strb	w11, [x10, #3624]
  4036c8:	orr	w9, w13, w9
  4036cc:	orr	x10, x14, #0x40000000
  4036d0:	b	403c24 <ferror@plt+0x1324>
  4036d4:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4036d8:	mov	w9, #0x1                   	// #1
  4036dc:	strb	w9, [x8, #3636]
  4036e0:	mov	w24, w25
  4036e4:	b	403580 <ferror@plt+0xc80>
  4036e8:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4036ec:	adrp	x9, 415000 <ferror@plt+0x12700>
  4036f0:	ldr	d0, [x8, #3552]
  4036f4:	ldr	d1, [x9, #3448]
  4036f8:	b	403568 <ferror@plt+0xc68>
  4036fc:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403700:	mov	w9, #0x1                   	// #1
  403704:	strb	w9, [x8, #3620]
  403708:	mov	w24, w25
  40370c:	b	403580 <ferror@plt+0xc80>
  403710:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403714:	mov	w9, #0x1                   	// #1
  403718:	strb	w9, [x8, #3640]
  40371c:	mov	w24, w25
  403720:	b	403580 <ferror@plt+0xc80>
  403724:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403728:	ldr	w9, [x8, #3612]
  40372c:	adrp	x0, 417000 <ferror@plt+0x14700>
  403730:	add	x0, x0, #0xa5d
  403734:	add	w9, w9, #0x1
  403738:	str	w9, [x8, #3612]
  40373c:	bl	402870 <getenv@plt>
  403740:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403744:	ldrb	w9, [x8, #3652]
  403748:	adrp	x10, 417000 <ferror@plt+0x14700>
  40374c:	add	x10, x10, #0xa67
  403750:	cmp	x0, #0x0
  403754:	csel	x10, x10, x0, eq  // eq = none
  403758:	str	x10, [sp, #96]
  40375c:	tbnz	w9, #0, 403fd0 <ferror@plt+0x16d0>
  403760:	ldr	x1, [sp, #96]
  403764:	mov	w9, #0x1                   	// #1
  403768:	add	x0, sp, #0x510
  40376c:	mov	w2, #0x400                 	// #1024
  403770:	strb	w9, [x8, #3652]
  403774:	add	x19, sp, #0x510
  403778:	bl	40f4c0 <ferror@plt+0xcbc0>
  40377c:	add	x0, sp, #0x510
  403780:	bl	402250 <strlen@plt>
  403784:	cbz	x0, 403798 <ferror@plt+0xe98>
  403788:	add	x8, x0, x19
  40378c:	ldurb	w8, [x8, #-1]
  403790:	cmp	w8, #0x2f
  403794:	b.eq	4037a8 <ferror@plt+0xea8>  // b.none
  403798:	add	x0, sp, #0x510
  40379c:	bl	402250 <strlen@plt>
  4037a0:	mov	w8, #0x2f                  	// #47
  4037a4:	strh	w8, [x19, x0]
  4037a8:	add	x0, sp, #0x510
  4037ac:	bl	402250 <strlen@plt>
  4037b0:	mov	x19, x0
  4037b4:	add	x0, sp, #0x510
  4037b8:	bl	402350 <opendir@plt>
  4037bc:	cbz	x0, 403fd0 <ferror@plt+0x16d0>
  4037c0:	mov	x24, x0
  4037c4:	bl	402670 <readdir64@plt>
  4037c8:	cbz	x0, 403ee0 <ferror@plt+0x15e0>
  4037cc:	sxtw	x8, w19
  4037d0:	add	x9, sp, #0x510
  4037d4:	mov	w10, #0x400                 	// #1024
  4037d8:	add	x9, x9, x8
  4037dc:	sub	x8, x10, x8
  4037e0:	stp	x8, x9, [sp, #56]
  4037e4:	str	x24, [sp, #32]
  4037e8:	b	403824 <ferror@plt+0xf24>
  4037ec:	mov	x0, x19
  4037f0:	bl	402650 <free@plt>
  4037f4:	mov	x0, x20
  4037f8:	bl	402520 <closedir@plt>
  4037fc:	ldr	x21, [sp, #88]
  403800:	ldr	w22, [sp, #76]
  403804:	ldr	x24, [sp, #32]
  403808:	adrp	x27, 417000 <ferror@plt+0x14700>
  40380c:	adrp	x20, 415000 <ferror@plt+0x12700>
  403810:	add	x27, x27, #0x7ec
  403814:	add	x20, x20, #0xd90
  403818:	mov	x0, x24
  40381c:	bl	402670 <readdir64@plt>
  403820:	cbz	x0, 403ee0 <ferror@plt+0x15e0>
  403824:	adrp	x1, 417000 <ferror@plt+0x14700>
  403828:	add	x0, x0, #0x13
  40382c:	add	x1, x1, #0xa7a
  403830:	add	x2, sp, #0x508
  403834:	add	x3, sp, #0x4fc
  403838:	bl	4027e0 <__isoc99_sscanf@plt>
  40383c:	cmp	w0, #0x1
  403840:	b.ne	403818 <ferror@plt+0xf18>  // b.any
  403844:	adrp	x0, 417000 <ferror@plt+0x14700>
  403848:	add	x0, x0, #0xa6e
  40384c:	bl	402510 <strdup@plt>
  403850:	ldr	w3, [sp, #1288]
  403854:	mov	x19, x0
  403858:	ldp	x1, x0, [sp, #56]
  40385c:	adrp	x2, 417000 <ferror@plt+0x14700>
  403860:	add	x2, x2, #0xa7f
  403864:	bl	4023a0 <snprintf@plt>
  403868:	add	x0, sp, #0x510
  40386c:	bl	402250 <strlen@plt>
  403870:	mov	x23, x0
  403874:	add	x0, sp, #0x510
  403878:	bl	402350 <opendir@plt>
  40387c:	cbz	x0, 403a40 <ferror@plt+0x1140>
  403880:	mov	x20, x0
  403884:	strb	wzr, [sp, #1144]
  403888:	bl	402670 <readdir64@plt>
  40388c:	cbz	x0, 4037ec <ferror@plt+0xeec>
  403890:	sxtw	x8, w23
  403894:	add	x9, sp, #0x510
  403898:	mov	w10, #0x400                 	// #1024
  40389c:	add	x27, x9, x8
  4038a0:	sub	x28, x10, x8
  4038a4:	b	40392c <ferror@plt+0x102c>
  4038a8:	ldr	w26, [sp, #1284]
  4038ac:	ldr	w21, [sp, #1288]
  4038b0:	ldr	w22, [sp, #1280]
  4038b4:	mov	w0, #0x30                  	// #48
  4038b8:	bl	402400 <malloc@plt>
  4038bc:	cbz	x0, 405e64 <ferror@plt+0x3564>
  4038c0:	mov	x24, x0
  4038c4:	stp	w26, w21, [x0, #8]
  4038c8:	str	w22, [x0, #16]
  4038cc:	add	x0, sp, #0x478
  4038d0:	bl	402510 <strdup@plt>
  4038d4:	str	x0, [x24, #24]
  4038d8:	mov	x0, x19
  4038dc:	bl	402510 <strdup@plt>
  4038e0:	str	x0, [x24, #32]
  4038e4:	mov	x0, x23
  4038e8:	bl	402510 <strdup@plt>
  4038ec:	eor	w8, w26, w26, lsr #16
  4038f0:	eor	w8, w8, w26, lsr #24
  4038f4:	eor	w8, w8, w26, lsr #8
  4038f8:	adrp	x9, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4038fc:	and	w8, w8, #0xff
  403900:	add	x9, x9, #0xe48
  403904:	lsl	x8, x8, #3
  403908:	ldr	x10, [x9, x8]
  40390c:	str	x0, [x24, #40]
  403910:	mov	x0, x23
  403914:	str	x24, [x9, x8]
  403918:	str	x10, [x24]
  40391c:	bl	402650 <free@plt>
  403920:	mov	x0, x20
  403924:	bl	402670 <readdir64@plt>
  403928:	cbz	x0, 4037ec <ferror@plt+0xeec>
  40392c:	add	x23, x0, #0x13
  403930:	adrp	x1, 417000 <ferror@plt+0x14700>
  403934:	add	x1, x1, #0xa7a
  403938:	add	x2, sp, #0x500
  40393c:	add	x3, sp, #0x4fc
  403940:	mov	x0, x23
  403944:	bl	4027e0 <__isoc99_sscanf@plt>
  403948:	cmp	w0, #0x1
  40394c:	b.ne	403920 <ferror@plt+0x1020>  // b.any
  403950:	ldr	w3, [sp, #1280]
  403954:	adrp	x2, 418000 <ferror@plt+0x15700>
  403958:	add	x2, x2, #0x971
  40395c:	mov	x0, x27
  403960:	mov	x1, x28
  403964:	bl	4023a0 <snprintf@plt>
  403968:	add	x0, sp, #0x510
  40396c:	sub	x1, x29, #0xb0
  403970:	mov	w2, #0x3f                  	// #63
  403974:	sub	x21, x29, #0xb0
  403978:	bl	402300 <readlink@plt>
  40397c:	cmn	x0, #0x1
  403980:	b.eq	403920 <ferror@plt+0x1020>  // b.none
  403984:	strb	wzr, [x21, x0]
  403988:	ldur	x8, [x29, #-176]
  40398c:	mov	x9, #0x6f73                	// #28531
  403990:	movk	x9, #0x6b63, lsl #16
  403994:	movk	x9, #0x7465, lsl #32
  403998:	movk	x9, #0x5b3a, lsl #48
  40399c:	cmp	x8, x9
  4039a0:	b.ne	403920 <ferror@plt+0x1020>  // b.any
  4039a4:	adrp	x1, 417000 <ferror@plt+0x14700>
  4039a8:	add	x1, x1, #0xa8f
  4039ac:	sub	x0, x29, #0xb0
  4039b0:	add	x2, sp, #0x504
  4039b4:	bl	4027e0 <__isoc99_sscanf@plt>
  4039b8:	ldr	w4, [sp, #1288]
  4039bc:	ldr	x3, [sp, #96]
  4039c0:	adrp	x2, 417000 <ferror@plt+0x14700>
  4039c4:	add	x2, x2, #0xa9b
  4039c8:	add	x0, sp, #0x70
  4039cc:	mov	w1, #0x400                 	// #1024
  4039d0:	mov	x5, x23
  4039d4:	bl	4023a0 <snprintf@plt>
  4039d8:	adrp	x0, 417000 <ferror@plt+0x14700>
  4039dc:	add	x0, x0, #0xa6e
  4039e0:	bl	402510 <strdup@plt>
  4039e4:	ldrb	w8, [sp, #1144]
  4039e8:	mov	x23, x0
  4039ec:	cbnz	w8, 4038a8 <ferror@plt+0xfa8>
  4039f0:	ldr	w4, [sp, #1288]
  4039f4:	ldr	x3, [sp, #96]
  4039f8:	adrp	x2, 417000 <ferror@plt+0x14700>
  4039fc:	add	x2, x2, #0xaa7
  403a00:	add	x0, sp, #0x70
  403a04:	mov	w1, #0x400                 	// #1024
  403a08:	bl	4023a0 <snprintf@plt>
  403a0c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  403a10:	add	x1, x1, #0x5ae
  403a14:	add	x0, sp, #0x70
  403a18:	bl	402720 <fopen64@plt>
  403a1c:	cbz	x0, 4038a8 <ferror@plt+0xfa8>
  403a20:	adrp	x1, 417000 <ferror@plt+0x14700>
  403a24:	add	x1, x1, #0xab2
  403a28:	add	x2, sp, #0x478
  403a2c:	mov	x24, x0
  403a30:	bl	402430 <__isoc99_fscanf@plt>
  403a34:	mov	x0, x24
  403a38:	bl	4023e0 <fclose@plt>
  403a3c:	b	4038a8 <ferror@plt+0xfa8>
  403a40:	mov	x0, x19
  403a44:	bl	402650 <free@plt>
  403a48:	adrp	x20, 415000 <ferror@plt+0x12700>
  403a4c:	b	403814 <ferror@plt+0xf14>
  403a50:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403a54:	add	x8, x8, #0xde4
  403a58:	ldr	w13, [x8]
  403a5c:	ldur	x14, [x8, #4]
  403a60:	mov	w9, #0xb37                 	// #2871
  403a64:	adrp	x10, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403a68:	mov	w11, #0x1                   	// #1
  403a6c:	adrp	x12, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403a70:	mov	w15, #0xa                   	// #10
  403a74:	strb	w11, [x10, #3624]
  403a78:	orr	w9, w13, w9
  403a7c:	orr	x10, x14, #0x400
  403a80:	b	403c24 <ferror@plt+0x1324>
  403a84:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403a88:	add	x8, x8, #0xde4
  403a8c:	ldr	w13, [x8]
  403a90:	ldur	x14, [x8, #4]
  403a94:	mov	w9, #0xb37                 	// #2871
  403a98:	adrp	x10, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403a9c:	mov	w11, #0x1                   	// #1
  403aa0:	adrp	x12, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403aa4:	mov	w15, #0x2                   	// #2
  403aa8:	strb	w11, [x10, #3624]
  403aac:	orr	w9, w13, w9
  403ab0:	orr	x10, x14, #0x4
  403ab4:	b	403c24 <ferror@plt+0x1324>
  403ab8:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403abc:	ldr	x0, [x8, #3504]
  403ac0:	bl	411a30 <ferror@plt+0xf130>
  403ac4:	mov	w24, w25
  403ac8:	cbz	w0, 403580 <ferror@plt+0xc80>
  403acc:	b	405e84 <ferror@plt+0x3584>
  403ad0:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403ad4:	adrp	x9, 415000 <ferror@plt+0x12700>
  403ad8:	ldr	d0, [x8, #3552]
  403adc:	ldr	d1, [x9, #3464]
  403ae0:	b	403568 <ferror@plt+0xc68>
  403ae4:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403ae8:	mov	w9, #0x1                   	// #1
  403aec:	strb	w9, [x8, #3604]
  403af0:	mov	w24, w25
  403af4:	b	403580 <ferror@plt+0xc80>
  403af8:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403afc:	ldr	x19, [x8, #3504]
  403b00:	adrp	x1, 417000 <ferror@plt+0x14700>
  403b04:	add	x1, x1, #0x814
  403b08:	mov	x0, x19
  403b0c:	bl	4025e0 <strcmp@plt>
  403b10:	cbz	w0, 403d68 <ferror@plt+0x1468>
  403b14:	adrp	x1, 417000 <ferror@plt+0x14700>
  403b18:	add	x1, x1, #0x819
  403b1c:	mov	x0, x19
  403b20:	bl	4025e0 <strcmp@plt>
  403b24:	cbz	w0, 403eec <ferror@plt+0x15ec>
  403b28:	adrp	x1, 419000 <ferror@plt+0x16700>
  403b2c:	add	x1, x1, #0x37b
  403b30:	mov	x0, x19
  403b34:	bl	4025e0 <strcmp@plt>
  403b38:	cbz	w0, 403f2c <ferror@plt+0x162c>
  403b3c:	adrp	x1, 419000 <ferror@plt+0x16700>
  403b40:	add	x1, x1, #0x3e7
  403b44:	mov	x0, x19
  403b48:	bl	4025e0 <strcmp@plt>
  403b4c:	cbz	w0, 403f5c <ferror@plt+0x165c>
  403b50:	adrp	x1, 419000 <ferror@plt+0x16700>
  403b54:	add	x1, x1, #0x378
  403b58:	mov	x0, x19
  403b5c:	bl	4025e0 <strcmp@plt>
  403b60:	cbz	w0, 403f98 <ferror@plt+0x1698>
  403b64:	adrp	x1, 417000 <ferror@plt+0x14700>
  403b68:	add	x1, x1, #0x81f
  403b6c:	mov	x0, x19
  403b70:	bl	4025e0 <strcmp@plt>
  403b74:	cbz	w0, 403fe0 <ferror@plt+0x16e0>
  403b78:	adrp	x1, 417000 <ferror@plt+0x14700>
  403b7c:	add	x1, x1, #0x824
  403b80:	mov	x0, x19
  403b84:	bl	4025e0 <strcmp@plt>
  403b88:	cbz	w0, 404014 <ferror@plt+0x1714>
  403b8c:	adrp	x1, 417000 <ferror@plt+0x14700>
  403b90:	add	x1, x1, #0x82a
  403b94:	mov	x0, x19
  403b98:	bl	4025e0 <strcmp@plt>
  403b9c:	cbnz	w0, 405e8c <ferror@plt+0x358c>
  403ba0:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403ba4:	add	x8, x8, #0xde4
  403ba8:	ldr	w12, [x8]
  403bac:	ldur	x13, [x8, #4]
  403bb0:	adrp	x9, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403bb4:	mov	w10, #0x1                   	// #1
  403bb8:	adrp	x11, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403bbc:	mov	w14, #0x2c                  	// #44
  403bc0:	strb	w10, [x9, #3624]
  403bc4:	orr	w9, w12, #0x80
  403bc8:	orr	x10, x13, #0x100000000000
  403bcc:	b	403fc4 <ferror@plt+0x16c4>
  403bd0:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  403bd4:	mov	w9, #0x1                   	// #1
  403bd8:	str	w9, [x8, #1680]
  403bdc:	mov	w24, w25
  403be0:	b	403580 <ferror@plt+0xc80>
  403be4:	ldr	w8, [sp, #40]
  403be8:	cbz	w8, 403d9c <ferror@plt+0x149c>
  403bec:	mov	w24, w25
  403bf0:	b	403dc4 <ferror@plt+0x14c4>
  403bf4:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403bf8:	add	x8, x8, #0xde4
  403bfc:	ldr	w13, [x8]
  403c00:	ldur	x14, [x8, #4]
  403c04:	mov	w9, #0xb37                 	// #2871
  403c08:	adrp	x10, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403c0c:	mov	w11, #0x1                   	// #1
  403c10:	adrp	x12, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403c14:	mov	w15, #0x28                  	// #40
  403c18:	strb	w11, [x10, #3624]
  403c1c:	orr	w9, w13, w9
  403c20:	orr	x10, x14, #0x10000000000
  403c24:	str	w9, [x8]
  403c28:	stur	x10, [x8, #4]
  403c2c:	str	w15, [x12, #3544]
  403c30:	mov	w24, w25
  403c34:	b	403580 <ferror@plt+0xc80>
  403c38:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403c3c:	add	x8, x8, #0xde4
  403c40:	ldr	w12, [x8]
  403c44:	ldur	x13, [x8, #4]
  403c48:	mov	w9, #0xb37                 	// #2871
  403c4c:	adrp	x10, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403c50:	mov	w11, #0x1                   	// #1
  403c54:	adrp	x14, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403c58:	strb	w11, [x10, #3624]
  403c5c:	orr	w9, w12, w9
  403c60:	orr	x10, x13, #0x2
  403c64:	str	w9, [x8]
  403c68:	stur	x10, [x8, #4]
  403c6c:	str	w11, [x14, #3544]
  403c70:	mov	w24, w25
  403c74:	b	403580 <ferror@plt+0xc80>
  403c78:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403c7c:	ldr	x8, [x8, #3504]
  403c80:	mov	w24, w25
  403c84:	str	x8, [sp, #48]
  403c88:	b	403580 <ferror@plt+0xc80>
  403c8c:	ldr	x8, [sp, #80]
  403c90:	cbnz	x8, 405ea4 <ferror@plt+0x35a4>
  403c94:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403c98:	ldr	x0, [x8, #3504]
  403c9c:	ldrb	w8, [x0]
  403ca0:	cmp	w8, #0x2d
  403ca4:	b.ne	403d4c <ferror@plt+0x144c>  // b.any
  403ca8:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403cac:	ldr	x0, [x8, #3528]
  403cb0:	b	403d58 <ferror@plt+0x1458>
  403cb4:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403cb8:	adrp	x9, 415000 <ferror@plt+0x12700>
  403cbc:	ldr	d0, [x8, #3552]
  403cc0:	ldr	d1, [x9, #3440]
  403cc4:	b	403568 <ferror@plt+0xc68>
  403cc8:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403ccc:	mov	w9, #0x1                   	// #1
  403cd0:	strb	w9, [x8, #3576]
  403cd4:	mov	w24, w25
  403cd8:	b	403580 <ferror@plt+0xc80>
  403cdc:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  403ce0:	mov	w9, #0x1                   	// #1
  403ce4:	str	w9, [x8, #1644]
  403ce8:	mov	w24, w25
  403cec:	b	403580 <ferror@plt+0xc80>
  403cf0:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403cf4:	ldr	w9, [x8, #3616]
  403cf8:	adrp	x10, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403cfc:	mov	w11, #0x1                   	// #1
  403d00:	strb	w11, [x10, #3600]
  403d04:	add	w9, w9, #0x1
  403d08:	str	w9, [x8, #3616]
  403d0c:	mov	w24, w25
  403d10:	b	403580 <ferror@plt+0xc80>
  403d14:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  403d18:	ldr	w9, [x8, #1640]
  403d1c:	adrp	x10, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403d20:	mov	w11, #0x1                   	// #1
  403d24:	strb	w11, [x10, #3600]
  403d28:	add	w9, w9, #0x1
  403d2c:	str	w9, [x8, #1640]
  403d30:	mov	w24, w25
  403d34:	b	403580 <ferror@plt+0xc80>
  403d38:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403d3c:	adrp	x9, 415000 <ferror@plt+0x12700>
  403d40:	ldr	d0, [x8, #3552]
  403d44:	ldr	d1, [x9, #3432]
  403d48:	b	403568 <ferror@plt+0xc68>
  403d4c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  403d50:	add	x1, x1, #0x5ae
  403d54:	bl	402720 <fopen64@plt>
  403d58:	mov	w24, w25
  403d5c:	str	x0, [sp, #80]
  403d60:	cbnz	x0, 403580 <ferror@plt+0xc80>
  403d64:	b	405ec8 <ferror@plt+0x35c8>
  403d68:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403d6c:	add	x8, x8, #0xde4
  403d70:	ldr	w13, [x8]
  403d74:	ldur	x14, [x8, #4]
  403d78:	mov	w9, #0xb37                 	// #2871
  403d7c:	adrp	x10, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403d80:	mov	w11, #0x1                   	// #1
  403d84:	adrp	x12, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403d88:	mov	w15, #0x2                   	// #2
  403d8c:	strb	w11, [x10, #3624]
  403d90:	orr	w9, w13, w9
  403d94:	orr	x10, x14, #0x4
  403d98:	b	403f1c <ferror@plt+0x161c>
  403d9c:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403da0:	cmp	w25, #0x0
  403da4:	mov	w9, #0xb37                 	// #2871
  403da8:	adrp	x10, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403dac:	mov	w11, #0x1                   	// #1
  403db0:	str	wzr, [x8, #3552]
  403db4:	csel	w24, w9, w25, eq  // eq = none
  403db8:	mov	w8, #0x1                   	// #1
  403dbc:	str	w8, [sp, #40]
  403dc0:	strb	w11, [x10, #3624]
  403dc4:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403dc8:	ldr	x20, [x8, #3504]
  403dcc:	b	403de8 <ferror@plt+0x14e8>
  403dd0:	str	w9, [x8, #3552]
  403dd4:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403dd8:	mov	w9, #0x1                   	// #1
  403ddc:	strb	w9, [x8, #3624]
  403de0:	add	x20, x19, #0x1
  403de4:	cbz	x19, 403ebc <ferror@plt+0x15bc>
  403de8:	mov	w1, #0x2c                  	// #44
  403dec:	mov	x0, x20
  403df0:	bl	4026a0 <strchr@plt>
  403df4:	mov	x19, x0
  403df8:	cbz	x0, 403e00 <ferror@plt+0x1500>
  403dfc:	strb	wzr, [x19]
  403e00:	adrp	x1, 416000 <ferror@plt+0x13700>
  403e04:	add	x1, x1, #0xea0
  403e08:	add	x0, sp, #0x510
  403e0c:	mov	w2, #0x750                 	// #1872
  403e10:	add	x21, sp, #0x510
  403e14:	bl	402220 <memcpy@plt>
  403e18:	mov	x8, x20
  403e1c:	ldrb	w25, [x8], #1
  403e20:	ldr	x27, [sp, #104]
  403e24:	mov	x22, xzr
  403e28:	cmp	w25, #0x21
  403e2c:	csel	x23, x8, x20, eq  // eq = none
  403e30:	ldr	x1, [x21, x22]
  403e34:	mov	x0, x23
  403e38:	bl	4025e0 <strcmp@plt>
  403e3c:	cbz	w0, 403e54 <ferror@plt+0x1554>
  403e40:	add	x22, x22, #0x48
  403e44:	cmp	x22, #0x750
  403e48:	add	x27, x27, #0x48
  403e4c:	b.ne	403e30 <ferror@plt+0x1530>  // b.any
  403e50:	b	405df4 <ferror@plt+0x34f4>
  403e54:	add	x8, sp, #0x510
  403e58:	add	x8, x8, x22
  403e5c:	ldr	w10, [x8, #8]
  403e60:	cmp	w10, #0xf
  403e64:	b.eq	403de0 <ferror@plt+0x14e0>  // b.none
  403e68:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403e6c:	ldr	w9, [x8, #3552]
  403e70:	b	403e8c <ferror@plt+0x158c>
  403e74:	mov	w11, #0x1                   	// #1
  403e78:	lsl	w10, w11, w10
  403e7c:	bic	w9, w9, w10
  403e80:	ldr	w10, [x27], #4
  403e84:	cmp	w10, #0xf
  403e88:	b.eq	403dd0 <ferror@plt+0x14d0>  // b.none
  403e8c:	cmp	w25, #0x21
  403e90:	b.eq	403e74 <ferror@plt+0x1574>  // b.none
  403e94:	mov	w11, #0x28                  	// #40
  403e98:	smaddl	x11, w10, w11, x26
  403e9c:	ldr	w12, [x28, #3556]
  403ea0:	ldr	w11, [x11, #4]
  403ea4:	mov	w13, #0x1                   	// #1
  403ea8:	lsl	w10, w13, w10
  403eac:	orr	w9, w10, w9
  403eb0:	orr	w11, w12, w11
  403eb4:	str	w11, [x28, #3556]
  403eb8:	b	403e80 <ferror@plt+0x1580>
  403ebc:	ldr	x21, [sp, #88]
  403ec0:	ldr	w22, [sp, #76]
  403ec4:	adrp	x27, 417000 <ferror@plt+0x14700>
  403ec8:	adrp	x19, 416000 <ferror@plt+0x13700>
  403ecc:	adrp	x20, 415000 <ferror@plt+0x12700>
  403ed0:	add	x27, x27, #0x7ec
  403ed4:	add	x19, x19, #0x38
  403ed8:	add	x20, x20, #0xd90
  403edc:	b	403580 <ferror@plt+0xc80>
  403ee0:	mov	x0, x24
  403ee4:	bl	402520 <closedir@plt>
  403ee8:	b	403fd0 <ferror@plt+0x16d0>
  403eec:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403ef0:	add	x8, x8, #0xde4
  403ef4:	ldr	w13, [x8]
  403ef8:	ldur	x14, [x8, #4]
  403efc:	mov	w9, #0xb37                 	// #2871
  403f00:	adrp	x10, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403f04:	mov	w11, #0x1                   	// #1
  403f08:	adrp	x12, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403f0c:	mov	w15, #0xa                   	// #10
  403f10:	strb	w11, [x10, #3624]
  403f14:	orr	w9, w13, w9
  403f18:	orr	x10, x14, #0x400
  403f1c:	str	w9, [x8]
  403f20:	stur	x10, [x8, #4]
  403f24:	str	w15, [x12, #3544]
  403f28:	b	403fd0 <ferror@plt+0x16d0>
  403f2c:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403f30:	add	x8, x8, #0xde4
  403f34:	ldr	w12, [x8]
  403f38:	ldur	x13, [x8, #4]
  403f3c:	adrp	x9, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403f40:	mov	w10, #0x1                   	// #1
  403f44:	adrp	x11, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403f48:	mov	w14, #0x11                  	// #17
  403f4c:	strb	w10, [x9, #3624]
  403f50:	orr	w9, w12, #0x80
  403f54:	orr	x10, x13, #0x20000
  403f58:	b	403fc4 <ferror@plt+0x16c4>
  403f5c:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403f60:	add	x8, x8, #0xde4
  403f64:	ldr	w12, [x8]
  403f68:	ldur	x13, [x8, #4]
  403f6c:	mov	w9, #0xb37                 	// #2871
  403f70:	adrp	x10, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403f74:	mov	w11, #0x1                   	// #1
  403f78:	adrp	x14, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403f7c:	strb	w11, [x10, #3624]
  403f80:	orr	w9, w12, w9
  403f84:	orr	x10, x13, #0x2
  403f88:	str	w9, [x8]
  403f8c:	stur	x10, [x8, #4]
  403f90:	str	w11, [x14, #3544]
  403f94:	b	403fd0 <ferror@plt+0x16d0>
  403f98:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403f9c:	add	x8, x8, #0xde4
  403fa0:	ldr	w12, [x8]
  403fa4:	ldur	x13, [x8, #4]
  403fa8:	adrp	x9, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403fac:	mov	w10, #0x1                   	// #1
  403fb0:	adrp	x11, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403fb4:	mov	w14, #0x10                  	// #16
  403fb8:	strb	w10, [x9, #3624]
  403fbc:	orr	w9, w12, #0x80
  403fc0:	orr	x10, x13, #0x10000
  403fc4:	str	w9, [x8]
  403fc8:	stur	x10, [x8, #4]
  403fcc:	str	w14, [x11, #3544]
  403fd0:	adrp	x19, 416000 <ferror@plt+0x13700>
  403fd4:	mov	w24, w25
  403fd8:	add	x19, x19, #0x38
  403fdc:	b	403580 <ferror@plt+0xc80>
  403fe0:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403fe4:	add	x8, x8, #0xde4
  403fe8:	ldr	w13, [x8]
  403fec:	ldur	x14, [x8, #4]
  403ff0:	mov	w9, #0x482                 	// #1154
  403ff4:	adrp	x10, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  403ff8:	mov	w11, #0x1                   	// #1
  403ffc:	adrp	x12, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  404000:	mov	w15, #0x1e                  	// #30
  404004:	strb	w11, [x10, #3624]
  404008:	orr	w9, w13, w9
  40400c:	orr	x10, x14, #0x40000000
  404010:	b	403f1c <ferror@plt+0x161c>
  404014:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  404018:	add	x8, x8, #0xde4
  40401c:	ldr	w13, [x8]
  404020:	ldur	x14, [x8, #4]
  404024:	mov	w9, #0xb37                 	// #2871
  404028:	adrp	x10, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  40402c:	mov	w11, #0x1                   	// #1
  404030:	adrp	x12, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  404034:	mov	w15, #0x28                  	// #40
  404038:	strb	w11, [x10, #3624]
  40403c:	orr	w9, w13, w9
  404040:	orr	x10, x14, #0x10000000000
  404044:	b	403f1c <ferror@plt+0x161c>
  404048:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  40404c:	ldrsw	x20, [x8, #3512]
  404050:	ldr	w8, [sp, #44]
  404054:	sub	w22, w22, w20
  404058:	cbz	w8, 404438 <ferror@plt+0x1b38>
  40405c:	adrp	x0, 418000 <ferror@plt+0x15700>
  404060:	movi	v0.2d, #0x0
  404064:	sub	x8, x29, #0xb0
  404068:	add	x0, x0, #0x76d
  40406c:	stp	q0, q0, [x29, #-176]
  404070:	stur	q0, [x29, #-144]
  404074:	stur	q0, [x8, #44]
  404078:	bl	402870 <getenv@plt>
  40407c:	mov	x19, x0
  404080:	cbnz	x0, 4040c0 <ferror@plt+0x17c0>
  404084:	adrp	x0, 417000 <ferror@plt+0x14700>
  404088:	add	x0, x0, #0xa5d
  40408c:	add	x19, sp, #0x478
  404090:	bl	402870 <getenv@plt>
  404094:	adrp	x8, 418000 <ferror@plt+0x15700>
  404098:	add	x8, x8, #0x7ad
  40409c:	cmp	x0, #0x0
  4040a0:	adrp	x2, 419000 <ferror@plt+0x16700>
  4040a4:	adrp	x4, 418000 <ferror@plt+0x15700>
  4040a8:	csel	x3, x8, x0, eq  // eq = none
  4040ac:	add	x2, x2, #0xb0e
  4040b0:	add	x4, x4, #0x77f
  4040b4:	add	x0, sp, #0x478
  4040b8:	mov	w1, #0x7f                  	// #127
  4040bc:	bl	4023a0 <snprintf@plt>
  4040c0:	adrp	x1, 41a000 <ferror@plt+0x17700>
  4040c4:	add	x1, x1, #0x5ae
  4040c8:	mov	x0, x19
  4040cc:	bl	402720 <fopen64@plt>
  4040d0:	cbz	x0, 404a80 <ferror@plt+0x2180>
  4040d4:	mov	x19, x0
  4040d8:	add	x0, sp, #0x70
  4040dc:	mov	w1, #0x100                 	// #256
  4040e0:	mov	x2, x19
  4040e4:	bl	4028d0 <fgets@plt>
  4040e8:	cbz	x0, 4040fc <ferror@plt+0x17fc>
  4040ec:	add	x0, sp, #0x70
  4040f0:	sub	x1, x29, #0xb0
  4040f4:	bl	406b58 <ferror@plt+0x4258>
  4040f8:	b	4040d8 <ferror@plt+0x17d8>
  4040fc:	mov	x0, x19
  404100:	bl	4023e0 <fclose@plt>
  404104:	adrp	x0, 418000 <ferror@plt+0x15700>
  404108:	add	x0, x0, #0x78c
  40410c:	bl	402870 <getenv@plt>
  404110:	mov	x19, x0
  404114:	cbnz	x0, 404154 <ferror@plt+0x1854>
  404118:	adrp	x0, 417000 <ferror@plt+0x14700>
  40411c:	add	x0, x0, #0xa5d
  404120:	add	x19, sp, #0x478
  404124:	bl	402870 <getenv@plt>
  404128:	adrp	x8, 418000 <ferror@plt+0x15700>
  40412c:	add	x8, x8, #0x7ad
  404130:	cmp	x0, #0x0
  404134:	adrp	x2, 419000 <ferror@plt+0x16700>
  404138:	adrp	x4, 418000 <ferror@plt+0x15700>
  40413c:	csel	x3, x8, x0, eq  // eq = none
  404140:	add	x2, x2, #0xb0e
  404144:	add	x4, x4, #0x79f
  404148:	add	x0, sp, #0x478
  40414c:	mov	w1, #0x7f                  	// #127
  404150:	bl	4023a0 <snprintf@plt>
  404154:	adrp	x1, 41a000 <ferror@plt+0x17700>
  404158:	add	x1, x1, #0x5ae
  40415c:	mov	x0, x19
  404160:	bl	402720 <fopen64@plt>
  404164:	cbz	x0, 404198 <ferror@plt+0x1898>
  404168:	mov	x19, x0
  40416c:	add	x0, sp, #0x70
  404170:	mov	w1, #0x100                 	// #256
  404174:	mov	x2, x19
  404178:	bl	4028d0 <fgets@plt>
  40417c:	cbz	x0, 404190 <ferror@plt+0x1890>
  404180:	add	x0, sp, #0x70
  404184:	sub	x1, x29, #0xb0
  404188:	bl	406b58 <ferror@plt+0x4258>
  40418c:	b	40416c <ferror@plt+0x186c>
  404190:	mov	x0, x19
  404194:	bl	4023e0 <fclose@plt>
  404198:	adrp	x0, 418000 <ferror@plt+0x15700>
  40419c:	add	x0, x0, #0x811
  4041a0:	str	wzr, [sp, #112]
  4041a4:	bl	402870 <getenv@plt>
  4041a8:	mov	x19, x0
  4041ac:	cbnz	x0, 4041ec <ferror@plt+0x18ec>
  4041b0:	adrp	x0, 417000 <ferror@plt+0x14700>
  4041b4:	add	x0, x0, #0xa5d
  4041b8:	add	x19, sp, #0x478
  4041bc:	bl	402870 <getenv@plt>
  4041c0:	adrp	x8, 418000 <ferror@plt+0x15700>
  4041c4:	add	x8, x8, #0x7ad
  4041c8:	cmp	x0, #0x0
  4041cc:	adrp	x2, 419000 <ferror@plt+0x16700>
  4041d0:	adrp	x4, 418000 <ferror@plt+0x15700>
  4041d4:	csel	x3, x8, x0, eq  // eq = none
  4041d8:	add	x2, x2, #0xb0e
  4041dc:	add	x4, x4, #0x81f
  4041e0:	add	x0, sp, #0x478
  4041e4:	mov	w1, #0x7f                  	// #127
  4041e8:	bl	4023a0 <snprintf@plt>
  4041ec:	adrp	x1, 41a000 <ferror@plt+0x17700>
  4041f0:	add	x1, x1, #0x5ae
  4041f4:	mov	x0, x19
  4041f8:	bl	402720 <fopen64@plt>
  4041fc:	cbz	x0, 404334 <ferror@plt+0x1a34>
  404200:	mov	x19, x0
  404204:	add	x0, sp, #0x510
  404208:	mov	w1, #0x400                 	// #1024
  40420c:	mov	x2, x19
  404210:	bl	4028d0 <fgets@plt>
  404214:	cbz	x0, 40431c <ferror@plt+0x1a1c>
  404218:	mov	x23, #0x7543                	// #30019
  40421c:	movk	x23, #0x7272, lsl #16
  404220:	mov	w21, #0x6354                	// #25428
  404224:	movk	x23, #0x7345, lsl #32
  404228:	movk	w21, #0x3a70, lsl #16
  40422c:	movk	x23, #0x6174, lsl #48
  404230:	mov	w24, #0x62                  	// #98
  404234:	b	40424c <ferror@plt+0x194c>
  404238:	add	x0, sp, #0x510
  40423c:	mov	w1, #0x400                 	// #1024
  404240:	mov	x2, x19
  404244:	bl	4028d0 <fgets@plt>
  404248:	cbz	x0, 40431c <ferror@plt+0x1a1c>
  40424c:	ldr	w8, [sp, #1296]
  404250:	cmp	w8, w21
  404254:	b.ne	404238 <ferror@plt+0x1938>  // b.any
  404258:	add	x0, sp, #0x510
  40425c:	mov	w1, #0x20                  	// #32
  404260:	bl	4026a0 <strchr@plt>
  404264:	cbz	x0, 4042bc <ferror@plt+0x19bc>
  404268:	mov	w9, #0x1                   	// #1
  40426c:	b	404284 <ferror@plt+0x1984>
  404270:	mov	w1, #0x20                  	// #32
  404274:	mov	x0, x8
  404278:	bl	4026a0 <strchr@plt>
  40427c:	add	w9, w27, #0x1
  404280:	cbz	x0, 4042c0 <ferror@plt+0x19c0>
  404284:	mov	x8, x0
  404288:	ldr	x10, [x8, #1]!
  40428c:	mov	w27, w9
  404290:	ldrb	w11, [x8, #8]
  404294:	eor	x10, x10, x23
  404298:	eor	x11, x11, x24
  40429c:	orr	x10, x10, x11
  4042a0:	cbnz	x10, 404270 <ferror@plt+0x1970>
  4042a4:	ldrb	w9, [x0, #10]
  4042a8:	cmp	w9, #0xa
  4042ac:	b.eq	4042c0 <ferror@plt+0x19c0>  // b.none
  4042b0:	cmp	w9, #0x20
  4042b4:	b.ne	404270 <ferror@plt+0x1970>  // b.any
  4042b8:	b	4042c0 <ferror@plt+0x19c0>
  4042bc:	mov	w27, wzr
  4042c0:	add	x0, sp, #0x510
  4042c4:	mov	w1, #0x400                 	// #1024
  4042c8:	mov	x2, x19
  4042cc:	bl	4028d0 <fgets@plt>
  4042d0:	cbz	x0, 40431c <ferror@plt+0x1a1c>
  4042d4:	ldr	w8, [sp, #1296]
  4042d8:	cmp	w8, w21
  4042dc:	b.ne	40431c <ferror@plt+0x1a1c>  // b.any
  4042e0:	add	x0, sp, #0x510
  4042e4:	mov	w1, #0x20                  	// #32
  4042e8:	bl	4026a0 <strchr@plt>
  4042ec:	cbz	x0, 404238 <ferror@plt+0x1938>
  4042f0:	subs	w27, w27, #0x1
  4042f4:	add	x0, x0, #0x1
  4042f8:	b.ne	4042e4 <ferror@plt+0x19e4>  // b.any
  4042fc:	adrp	x1, 418000 <ferror@plt+0x15700>
  404300:	add	x1, x1, #0x971
  404304:	add	x2, sp, #0x70
  404308:	bl	4027e0 <__isoc99_sscanf@plt>
  40430c:	mov	x0, x19
  404310:	bl	4023e0 <fclose@plt>
  404314:	ldr	x21, [sp, #88]
  404318:	b	404340 <ferror@plt+0x1a40>
  40431c:	mov	x0, x19
  404320:	bl	4023e0 <fclose@plt>
  404324:	bl	402860 <__errno_location@plt>
  404328:	ldr	x21, [sp, #88]
  40432c:	mov	w8, #0x3                   	// #3
  404330:	str	w8, [x0]
  404334:	adrp	x0, 418000 <ferror@plt+0x15700>
  404338:	add	x0, x0, #0x6a6
  40433c:	bl	402280 <perror@plt>
  404340:	sub	x19, x29, #0xb0
  404344:	ldr	w1, [x19]
  404348:	adrp	x0, 418000 <ferror@plt+0x15700>
  40434c:	add	x0, x0, #0x6b7
  404350:	bl	402840 <printf@plt>
  404354:	ldp	w8, w4, [x19, #8]
  404358:	ldp	w5, w9, [x19, #16]
  40435c:	ldr	w10, [x19, #40]
  404360:	ldr	w2, [sp, #112]
  404364:	adrp	x0, 418000 <ferror@plt+0x15700>
  404368:	add	w1, w5, w8
  40436c:	sub	w8, w1, w9
  404370:	sub	w3, w8, w10
  404374:	add	x0, x0, #0x6c2
  404378:	bl	402840 <printf@plt>
  40437c:	mov	w0, #0xa                   	// #10
  404380:	bl	402880 <putchar@plt>
  404384:	adrp	x0, 419000 <ferror@plt+0x16700>
  404388:	add	x0, x0, #0x621
  40438c:	bl	4025b0 <puts@plt>
  404390:	ldr	w2, [x19, #28]
  404394:	ldr	w3, [x19, #48]
  404398:	adrp	x0, 418000 <ferror@plt+0x15700>
  40439c:	add	x0, x0, #0x6fd
  4043a0:	add	w1, w3, w2
  4043a4:	bl	402840 <printf@plt>
  4043a8:	ldr	w2, [x19, #24]
  4043ac:	ldr	w3, [x19, #44]
  4043b0:	adrp	x0, 418000 <ferror@plt+0x15700>
  4043b4:	add	x0, x0, #0x713
  4043b8:	add	w1, w3, w2
  4043bc:	bl	402840 <printf@plt>
  4043c0:	ldr	w2, [x19, #20]
  4043c4:	ldr	w3, [x19, #40]
  4043c8:	adrp	x0, 418000 <ferror@plt+0x15700>
  4043cc:	add	x0, x0, #0x729
  4043d0:	add	w1, w3, w2
  4043d4:	bl	402840 <printf@plt>
  4043d8:	ldp	w10, w8, [x19, #24]
  4043dc:	ldp	w11, w9, [x19, #44]
  4043e0:	ldr	w12, [x19, #20]
  4043e4:	ldr	w13, [x19, #40]
  4043e8:	add	w8, w10, w8
  4043ec:	add	w9, w11, w9
  4043f0:	add	w2, w8, w12
  4043f4:	add	w3, w13, w9
  4043f8:	adrp	x0, 418000 <ferror@plt+0x15700>
  4043fc:	add	w1, w3, w2
  404400:	add	x0, x0, #0x73f
  404404:	bl	402840 <printf@plt>
  404408:	ldr	w2, [x19, #32]
  40440c:	ldr	w3, [x19, #52]
  404410:	adrp	x0, 418000 <ferror@plt+0x15700>
  404414:	add	x0, x0, #0x756
  404418:	add	w1, w3, w2
  40441c:	bl	402840 <printf@plt>
  404420:	mov	w0, #0xa                   	// #10
  404424:	bl	402880 <putchar@plt>
  404428:	cbnz	w22, 404438 <ferror@plt+0x1b38>
  40442c:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  404430:	ldrb	w8, [x8, #3624]
  404434:	cbz	w8, 405f50 <ferror@plt+0x3650>
  404438:	cmp	w22, #0x1
  40443c:	add	x21, x21, x20, lsl #3
  404440:	b.lt	4044e8 <ferror@plt+0x1be8>  // b.tstop
  404444:	adrp	x19, 417000 <ferror@plt+0x14700>
  404448:	adrp	x20, 417000 <ferror@plt+0x14700>
  40444c:	mov	w23, wzr
  404450:	add	x19, x19, #0x8d9
  404454:	add	x20, x20, #0x8df
  404458:	mov	w27, #0xfff                 	// #4095
  40445c:	b	40448c <ferror@plt+0x1b8c>
  404460:	cmp	w22, #0x1
  404464:	b.le	405e60 <ferror@plt+0x3560>
  404468:	ldr	x0, [x21, #8]
  40446c:	cmp	w23, #0x0
  404470:	csel	w23, w27, w25, eq  // eq = none
  404474:	bl	405ff8 <ferror@plt+0x36f8>
  404478:	bic	w25, w23, w0
  40447c:	subs	w22, w22, #0x2
  404480:	add	x21, x21, #0x10
  404484:	mov	w23, #0x1                   	// #1
  404488:	b.le	4044e8 <ferror@plt+0x1be8>
  40448c:	ldr	x24, [x21]
  404490:	mov	x1, x19
  404494:	mov	x0, x24
  404498:	bl	4025e0 <strcmp@plt>
  40449c:	cbz	w0, 4044c8 <ferror@plt+0x1bc8>
  4044a0:	mov	x0, x24
  4044a4:	mov	x1, x20
  4044a8:	bl	4025e0 <strcmp@plt>
  4044ac:	cbz	w0, 404460 <ferror@plt+0x1b60>
  4044b0:	adrp	x1, 417000 <ferror@plt+0x14700>
  4044b4:	mov	x0, x24
  4044b8:	add	x1, x1, #0x8e7
  4044bc:	bl	4025e0 <strcmp@plt>
  4044c0:	cbz	w0, 404460 <ferror@plt+0x1b60>
  4044c4:	b	4044e8 <ferror@plt+0x1be8>
  4044c8:	cmp	w22, #0x1
  4044cc:	b.le	405e60 <ferror@plt+0x3560>
  4044d0:	ldr	x0, [x21, #8]
  4044d4:	cmp	w23, #0x0
  4044d8:	csel	w23, wzr, w25, eq  // eq = none
  4044dc:	bl	405ff8 <ferror@plt+0x36f8>
  4044e0:	orr	w25, w0, w23
  4044e4:	b	40447c <ferror@plt+0x1b7c>
  4044e8:	adrp	x20, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4044ec:	ldrb	w8, [x20, #3624]
  4044f0:	tbz	w8, #0, 4044fc <ferror@plt+0x1bfc>
  4044f4:	cbnz	w25, 4045a4 <ferror@plt+0x1ca4>
  4044f8:	b	4045a8 <ferror@plt+0x1ca8>
  4044fc:	adrp	x1, 416000 <ferror@plt+0x13700>
  404500:	cmp	w25, #0x0
  404504:	mov	w8, #0xb37                 	// #2871
  404508:	add	x1, x1, #0xea0
  40450c:	add	x0, sp, #0x510
  404510:	mov	w2, #0x750                 	// #1872
  404514:	csel	w25, w8, w25, eq  // eq = none
  404518:	add	x23, sp, #0x510
  40451c:	bl	402220 <memcpy@plt>
  404520:	adrp	x19, 417000 <ferror@plt+0x14700>
  404524:	mov	x24, xzr
  404528:	add	x19, x19, #0x8ec
  40452c:	ldr	x1, [x23, x24]
  404530:	mov	x0, x19
  404534:	bl	4025e0 <strcmp@plt>
  404538:	cbz	w0, 40454c <ferror@plt+0x1c4c>
  40453c:	add	x24, x24, #0x48
  404540:	cmp	x24, #0x750
  404544:	b.ne	40452c <ferror@plt+0x1c2c>  // b.any
  404548:	b	4045a4 <ferror@plt+0x1ca4>
  40454c:	add	x8, sp, #0x510
  404550:	add	x12, x8, x24
  404554:	ldr	w8, [x12, #8]
  404558:	cmp	w8, #0xf
  40455c:	b.eq	4045a4 <ferror@plt+0x1ca4>  // b.none
  404560:	adrp	x9, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  404564:	add	x9, x9, #0xde0
  404568:	ldp	w10, w11, [x9]
  40456c:	add	x12, x12, #0xc
  404570:	mov	w13, #0x28                  	// #40
  404574:	mov	w14, #0x1                   	// #1
  404578:	smaddl	x15, w8, w13, x26
  40457c:	lsl	w16, w14, w8
  404580:	ldr	w8, [x12], #4
  404584:	ldr	w15, [x15, #4]
  404588:	orr	w10, w16, w10
  40458c:	cmp	w8, #0xf
  404590:	orr	w11, w11, w15
  404594:	b.ne	404578 <ferror@plt+0x1c78>  // b.any
  404598:	mov	w8, #0x1                   	// #1
  40459c:	stp	w10, w11, [x9]
  4045a0:	strb	w8, [x20, #3624]
  4045a4:	str	w25, [x28, #3556]
  4045a8:	adrp	x25, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4045ac:	ldr	w8, [x25, #3552]
  4045b0:	adrp	x10, 416000 <ferror@plt+0x13700>
  4045b4:	mov	x9, xzr
  4045b8:	add	x10, x10, #0xc50
  4045bc:	adrp	x23, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4045c0:	add	x26, sp, #0x478
  4045c4:	b	4045d8 <ferror@plt+0x1cd8>
  4045c8:	add	x9, x9, #0x1
  4045cc:	cmp	x9, #0xf
  4045d0:	add	x10, x10, #0x28
  4045d4:	b.eq	4045fc <ferror@plt+0x1cfc>  // b.none
  4045d8:	lsr	w11, w8, w9
  4045dc:	tbz	w11, #0, 4045c8 <ferror@plt+0x1cc8>
  4045e0:	ldr	x11, [x10]
  4045e4:	ldr	x12, [x23, #3560]
  4045e8:	tst	x12, x11
  4045ec:	b.ne	4045c8 <ferror@plt+0x1cc8>  // b.any
  4045f0:	orr	x11, x12, x11
  4045f4:	str	x11, [x23, #3560]
  4045f8:	b	4045c8 <ferror@plt+0x1cc8>
  4045fc:	ldr	x10, [x23, #3560]
  404600:	adrp	x11, 416000 <ferror@plt+0x13700>
  404604:	mov	x9, xzr
  404608:	add	x11, x11, #0x540
  40460c:	b	404620 <ferror@plt+0x1d20>
  404610:	add	x9, x9, #0x1
  404614:	cmp	x9, #0x2d
  404618:	add	x11, x11, #0x28
  40461c:	b.eq	404640 <ferror@plt+0x1d40>  // b.none
  404620:	lsr	x12, x10, x9
  404624:	tbz	w12, #0, 404610 <ferror@plt+0x1d10>
  404628:	ldr	w12, [x11]
  40462c:	tst	w12, w8
  404630:	b.ne	404610 <ferror@plt+0x1d10>  // b.any
  404634:	orr	w8, w12, w8
  404638:	str	w8, [x25, #3552]
  40463c:	b	404610 <ferror@plt+0x1d10>
  404640:	adrp	x9, 437000 <stdin@@GLIBC_2.17+0x7238>
  404644:	ldr	w9, [x9, #1680]
  404648:	cbz	w9, 4047d8 <ferror@plt+0x1ed8>
  40464c:	adrp	x9, 437000 <stdin@@GLIBC_2.17+0x7238>
  404650:	ldr	w9, [x9, #1688]
  404654:	cbnz	w9, 4047d8 <ferror@plt+0x1ed8>
  404658:	mov	w9, #0x477                 	// #1143
  40465c:	and	w9, w8, w9
  404660:	cbz	w9, 4047d8 <ferror@plt+0x1ed8>
  404664:	adrp	x0, 418000 <ferror@plt+0x15700>
  404668:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40466c:	add	x0, x0, #0x8dd
  404670:	add	x1, x1, #0x5ae
  404674:	bl	402420 <popen@plt>
  404678:	cbz	x0, 4047d4 <ferror@plt+0x1ed4>
  40467c:	mov	x19, x0
  404680:	add	x0, sp, #0x478
  404684:	mov	w1, #0x80                  	// #128
  404688:	mov	x2, x19
  40468c:	bl	4028d0 <fgets@plt>
  404690:	cbz	x0, 4047c0 <ferror@plt+0x1ec0>
  404694:	add	x0, sp, #0x478
  404698:	mov	w1, #0x80                  	// #128
  40469c:	mov	x2, x19
  4046a0:	bl	4028d0 <fgets@plt>
  4046a4:	cbz	x0, 4047c0 <ferror@plt+0x1ec0>
  4046a8:	add	x8, sp, #0x510
  4046ac:	mov	w25, #0x7072                	// #28786
  4046b0:	adrp	x20, 418000 <ferror@plt+0x15700>
  4046b4:	mov	w26, #0x6475                	// #25717
  4046b8:	movk	w25, #0x2e63, lsl #16
  4046bc:	add	x20, x20, #0x8fe
  4046c0:	movk	w26, #0x70, lsl #16
  4046c4:	adrp	x27, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4046c8:	add	x23, x8, #0x4
  4046cc:	b	4046fc <ferror@plt+0x1dfc>
  4046d0:	adrp	x8, 419000 <ferror@plt+0x16700>
  4046d4:	add	x8, x8, #0x499
  4046d8:	str	x8, [x24, #24]
  4046dc:	ldr	x8, [x27, #3592]
  4046e0:	str	x24, [x27, #3592]
  4046e4:	str	x8, [x24]
  4046e8:	add	x0, sp, #0x478
  4046ec:	mov	w1, #0x80                  	// #128
  4046f0:	mov	x2, x19
  4046f4:	bl	4028d0 <fgets@plt>
  4046f8:	cbz	x0, 4047c0 <ferror@plt+0x1ec0>
  4046fc:	movi	v0.2d, #0x0
  404700:	add	x0, sp, #0x478
  404704:	add	x2, sp, #0x70
  404708:	sub	x3, x29, #0xb0
  40470c:	add	x4, sp, #0x508
  404710:	mov	x1, x20
  404714:	mov	x5, x23
  404718:	stur	q0, [x23, #108]
  40471c:	stp	q0, q0, [x23, #80]
  404720:	stp	q0, q0, [x23, #48]
  404724:	stp	q0, q0, [x23, #16]
  404728:	str	q0, [x23]
  40472c:	str	w25, [sp, #1296]
  404730:	bl	4027e0 <__isoc99_sscanf@plt>
  404734:	cmp	w0, #0x4
  404738:	b.ne	4046e8 <ferror@plt+0x1de8>  // b.any
  40473c:	mov	w0, #0x20                  	// #32
  404740:	bl	402400 <malloc@plt>
  404744:	cbz	x0, 4046e8 <ferror@plt+0x1de8>
  404748:	ldr	w8, [sp, #1288]
  40474c:	mov	x24, x0
  404750:	str	w8, [x0, #8]
  404754:	add	x0, sp, #0x510
  404758:	bl	402510 <strdup@plt>
  40475c:	sub	x8, x29, #0xb0
  404760:	ldr	w8, [x8]
  404764:	str	x0, [x24, #16]
  404768:	cmp	w8, w26
  40476c:	b.eq	4046d0 <ferror@plt+0x1dd0>  // b.none
  404770:	mov	w9, #0x6374                	// #25460
  404774:	movk	w9, #0x70, lsl #16
  404778:	cmp	w8, w9
  40477c:	b.ne	40478c <ferror@plt+0x1e8c>  // b.any
  404780:	adrp	x8, 419000 <ferror@plt+0x16700>
  404784:	add	x8, x8, #0x4c5
  404788:	b	4046d8 <ferror@plt+0x1dd8>
  40478c:	sub	x9, x29, #0xb0
  404790:	ldr	w8, [x9]
  404794:	ldrb	w9, [x9, #4]
  404798:	mov	w10, #0x6373                	// #25459
  40479c:	movk	w10, #0x7074, lsl #16
  4047a0:	eor	w8, w8, w10
  4047a4:	orr	w8, w8, w9
  4047a8:	cbz	w8, 4047b4 <ferror@plt+0x1eb4>
  4047ac:	str	xzr, [x24, #24]
  4047b0:	b	4046dc <ferror@plt+0x1ddc>
  4047b4:	adrp	x8, 417000 <ferror@plt+0x14700>
  4047b8:	add	x8, x8, #0x9ef
  4047bc:	b	4046d8 <ferror@plt+0x1dd8>
  4047c0:	mov	x0, x19
  4047c4:	bl	402810 <pclose@plt>
  4047c8:	add	x26, sp, #0x478
  4047cc:	adrp	x25, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4047d0:	adrp	x23, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4047d4:	ldr	w8, [x25, #3552]
  4047d8:	cbz	w8, 405edc <ferror@plt+0x35dc>
  4047dc:	ldr	x9, [x23, #3560]
  4047e0:	cbz	x9, 405ef0 <ferror@plt+0x35f0>
  4047e4:	ldr	w9, [x28, #3556]
  4047e8:	cbz	w9, 405f08 <ferror@plt+0x3608>
  4047ec:	ldr	x9, [sp, #48]
  4047f0:	cbnz	x9, 405f2c <ferror@plt+0x362c>
  4047f4:	ldr	x3, [sp, #80]
  4047f8:	adrp	x0, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4047fc:	add	x0, x0, #0xdf0
  404800:	mov	w1, w22
  404804:	mov	x2, x21
  404808:	bl	40c740 <ferror@plt+0x9e40>
  40480c:	cbnz	w0, 405e0c <ferror@plt+0x350c>
  404810:	ldr	w8, [x25, #3552]
  404814:	sub	w9, w8, #0x1
  404818:	tst	w8, w9
  40481c:	b.ne	40482c <ferror@plt+0x1f2c>  // b.any
  404820:	adrp	x8, 42c000 <memcpy@GLIBC_2.17>
  404824:	mov	w9, #0x1                   	// #1
  404828:	str	w9, [x8, #928]
  40482c:	ldr	w8, [x28, #3556]
  404830:	sub	w9, w8, #0x1
  404834:	tst	w8, w9
  404838:	b.ne	404848 <ferror@plt+0x1f48>  // b.any
  40483c:	adrp	x8, 42c000 <memcpy@GLIBC_2.17>
  404840:	mov	w9, #0x1                   	// #1
  404844:	str	w9, [x8, #968]
  404848:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  40484c:	ldrb	w8, [x8, #3640]
  404850:	tbnz	w8, #0, 404870 <ferror@plt+0x1f70>
  404854:	adrp	x20, 42c000 <memcpy@GLIBC_2.17>
  404858:	ldr	x8, [x20, #1304]
  40485c:	adrp	x21, 42c000 <memcpy@GLIBC_2.17>
  404860:	add	x21, x21, #0x388
  404864:	sub	x9, x8, x21
  404868:	cmp	x9, #0x168
  40486c:	b.ne	404a48 <ferror@plt+0x2148>  // b.any
  404870:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  404874:	ldr	x0, [x8, #3520]
  404878:	bl	4026f0 <fflush@plt>
  40487c:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  404880:	ldrb	w8, [x8, #3620]
  404884:	cmp	w8, #0x1
  404888:	b.eq	405f48 <ferror@plt+0x3648>  // b.none
  40488c:	ldr	w8, [x25, #3552]
  404890:	adrp	x22, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  404894:	tbz	w8, #9, 404a9c <ferror@plt+0x219c>
  404898:	ldrb	w8, [x22, #3562]
  40489c:	tbz	w8, #0, 404a98 <ferror@plt+0x2198>
  4048a0:	ldrb	w8, [x28, #3556]
  4048a4:	tbz	w8, #7, 404a98 <ferror@plt+0x2198>
  4048a8:	adrp	x0, 419000 <ferror@plt+0x16700>
  4048ac:	add	x0, x0, #0x363
  4048b0:	bl	402870 <getenv@plt>
  4048b4:	cbnz	x0, 404918 <ferror@plt+0x2018>
  4048b8:	adrp	x0, 417000 <ferror@plt+0x14700>
  4048bc:	add	x0, x0, #0xa5d
  4048c0:	bl	402870 <getenv@plt>
  4048c4:	cbnz	x0, 404918 <ferror@plt+0x2018>
  4048c8:	mov	x8, #0x24                  	// #36
  4048cc:	movk	x8, #0x14, lsl #32
  4048d0:	mov	w19, #0xe240                	// #57920
  4048d4:	sub	x11, x29, #0xb0
  4048d8:	movk	x8, #0x301, lsl #48
  4048dc:	mov	w9, #0xff10                	// #65296
  4048e0:	mov	w10, #0x3                   	// #3
  4048e4:	movk	w19, #0x1, lsl #16
  4048e8:	add	x0, sp, #0x510
  4048ec:	mov	w2, #0x4                   	// #4
  4048f0:	mov	w1, wzr
  4048f4:	stur	xzr, [x11, #12]
  4048f8:	stur	xzr, [x11, #20]
  4048fc:	stur	xzr, [x11, #28]
  404900:	stur	x8, [x29, #-176]
  404904:	str	w19, [x11, #8]
  404908:	strh	w9, [x11, #16]
  40490c:	str	w10, [x11, #24]
  404910:	bl	41372c <ferror@plt+0x10e2c>
  404914:	cbz	w0, 405d10 <ferror@plt+0x3410>
  404918:	adrp	x0, 419000 <ferror@plt+0x16700>
  40491c:	add	x0, x0, #0x363
  404920:	bl	402870 <getenv@plt>
  404924:	mov	x19, x0
  404928:	cbnz	x0, 404968 <ferror@plt+0x2068>
  40492c:	adrp	x0, 417000 <ferror@plt+0x14700>
  404930:	add	x0, x0, #0xa5d
  404934:	add	x19, sp, #0x478
  404938:	bl	402870 <getenv@plt>
  40493c:	adrp	x8, 418000 <ferror@plt+0x15700>
  404940:	add	x8, x8, #0x7ad
  404944:	cmp	x0, #0x0
  404948:	adrp	x2, 419000 <ferror@plt+0x16700>
  40494c:	adrp	x4, 419000 <ferror@plt+0x16700>
  404950:	csel	x3, x8, x0, eq  // eq = none
  404954:	add	x2, x2, #0xb0e
  404958:	add	x4, x4, #0x374
  40495c:	add	x0, sp, #0x478
  404960:	mov	w1, #0x7f                  	// #127
  404964:	bl	4023a0 <snprintf@plt>
  404968:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40496c:	add	x1, x1, #0x5ae
  404970:	mov	x0, x19
  404974:	bl	402720 <fopen64@plt>
  404978:	cbz	x0, 404a98 <ferror@plt+0x2198>
  40497c:	mov	x19, x0
  404980:	add	x0, sp, #0x70
  404984:	mov	w1, #0x100                 	// #256
  404988:	mov	x2, x19
  40498c:	bl	4028d0 <fgets@plt>
  404990:	cbz	x0, 404a90 <ferror@plt+0x2190>
  404994:	add	x0, sp, #0x70
  404998:	mov	w1, #0x100                 	// #256
  40499c:	mov	x2, x19
  4049a0:	mov	x27, x23
  4049a4:	bl	4028d0 <fgets@plt>
  4049a8:	cbz	x0, 404a38 <ferror@plt+0x2138>
  4049ac:	adrp	x20, 419000 <ferror@plt+0x16700>
  4049b0:	adrp	x21, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4049b4:	add	x23, sp, #0x4f8
  4049b8:	sub	x24, x29, #0xb0
  4049bc:	add	x20, x20, #0x380
  4049c0:	add	x21, x21, #0xde0
  4049c4:	add	x0, sp, #0x70
  4049c8:	add	x2, sp, #0x510
  4049cc:	add	x3, sp, #0x478
  4049d0:	add	x4, sp, #0x508
  4049d4:	add	x5, sp, #0x504
  4049d8:	add	x6, sp, #0x500
  4049dc:	add	x7, sp, #0x4fc
  4049e0:	mov	x1, x20
  4049e4:	stp	x24, x23, [sp]
  4049e8:	bl	4027e0 <__isoc99_sscanf@plt>
  4049ec:	ldr	w1, [sp, #1144]
  4049f0:	ldr	w2, [sp, #1288]
  4049f4:	ldr	w3, [sp, #1284]
  4049f8:	ldr	w7, [sp, #1280]
  4049fc:	ldr	w8, [sp, #1276]
  404a00:	ldr	x9, [sp, #1296]
  404a04:	ldur	x10, [x29, #-176]
  404a08:	mov	x0, x21
  404a0c:	mov	w4, wzr
  404a10:	mov	w5, wzr
  404a14:	mov	w6, wzr
  404a18:	stp	x9, x10, [sp, #8]
  404a1c:	str	w8, [sp]
  404a20:	bl	40adf0 <ferror@plt+0x84f0>
  404a24:	add	x0, sp, #0x70
  404a28:	mov	w1, #0x100                 	// #256
  404a2c:	mov	x2, x19
  404a30:	bl	4028d0 <fgets@plt>
  404a34:	cbnz	x0, 4049c4 <ferror@plt+0x20c4>
  404a38:	mov	x0, x19
  404a3c:	bl	4023e0 <fclose@plt>
  404a40:	mov	x23, x27
  404a44:	b	404a98 <ferror@plt+0x2198>
  404a48:	adrp	x19, 418000 <ferror@plt+0x15700>
  404a4c:	add	x19, x19, #0xa19
  404a50:	b	404a68 <ferror@plt+0x2168>
  404a54:	bl	408dc0 <ferror@plt+0x64c0>
  404a58:	ldr	x8, [x20, #1304]
  404a5c:	sub	x9, x8, x21
  404a60:	cmp	x9, #0x168
  404a64:	b.eq	404870 <ferror@plt+0x1f70>  // b.none
  404a68:	ldr	w9, [x8, #24]
  404a6c:	cbnz	w9, 404a54 <ferror@plt+0x2154>
  404a70:	ldr	x1, [x8, #8]
  404a74:	mov	x0, x19
  404a78:	bl	407b04 <ferror@plt+0x5204>
  404a7c:	b	404a54 <ferror@plt+0x2154>
  404a80:	adrp	x0, 418000 <ferror@plt+0x15700>
  404a84:	add	x0, x0, #0x686
  404a88:	bl	402280 <perror@plt>
  404a8c:	b	404198 <ferror@plt+0x1898>
  404a90:	mov	x0, x19
  404a94:	bl	4023e0 <fclose@plt>
  404a98:	ldr	w8, [x25, #3552]
  404a9c:	tst	w8, #0x180
  404aa0:	b.eq	404ba0 <ferror@plt+0x22a0>  // b.none
  404aa4:	ldrb	w8, [x22, #3562]
  404aa8:	tbz	w8, #1, 404ba0 <ferror@plt+0x22a0>
  404aac:	ldrb	w8, [x28, #3556]
  404ab0:	tbz	w8, #7, 404ba0 <ferror@plt+0x22a0>
  404ab4:	adrp	x0, 419000 <ferror@plt+0x16700>
  404ab8:	add	x0, x0, #0x39c
  404abc:	bl	402870 <getenv@plt>
  404ac0:	cbnz	x0, 404b20 <ferror@plt+0x2220>
  404ac4:	adrp	x0, 417000 <ferror@plt+0x14700>
  404ac8:	add	x0, x0, #0xa5d
  404acc:	bl	402870 <getenv@plt>
  404ad0:	cbnz	x0, 404b20 <ferror@plt+0x2220>
  404ad4:	mov	x8, #0x24                  	// #36
  404ad8:	movk	x8, #0x14, lsl #32
  404adc:	mov	w19, #0xe240                	// #57920
  404ae0:	movk	x8, #0x301, lsl #48
  404ae4:	movk	w19, #0x1, lsl #16
  404ae8:	mov	w9, #0x11                  	// #17
  404aec:	mov	w10, #0x3d                  	// #61
  404af0:	add	x0, sp, #0x510
  404af4:	mov	w2, #0x4                   	// #4
  404af8:	mov	w1, wzr
  404afc:	stur	xzr, [sp, #124]
  404b00:	stur	xzr, [sp, #132]
  404b04:	stur	xzr, [sp, #140]
  404b08:	str	w19, [sp, #120]
  404b0c:	str	x8, [sp, #112]
  404b10:	strb	w9, [sp, #128]
  404b14:	str	w10, [sp, #136]
  404b18:	bl	41372c <ferror@plt+0x10e2c>
  404b1c:	cbz	w0, 405134 <ferror@plt+0x2834>
  404b20:	adrp	x0, 419000 <ferror@plt+0x16700>
  404b24:	add	x0, x0, #0x39c
  404b28:	bl	402870 <getenv@plt>
  404b2c:	mov	x19, x0
  404b30:	cbnz	x0, 404b70 <ferror@plt+0x2270>
  404b34:	adrp	x0, 417000 <ferror@plt+0x14700>
  404b38:	add	x0, x0, #0xa5d
  404b3c:	add	x19, sp, #0x478
  404b40:	bl	402870 <getenv@plt>
  404b44:	adrp	x8, 418000 <ferror@plt+0x15700>
  404b48:	add	x8, x8, #0x7ad
  404b4c:	cmp	x0, #0x0
  404b50:	adrp	x2, 419000 <ferror@plt+0x16700>
  404b54:	adrp	x4, 419000 <ferror@plt+0x16700>
  404b58:	csel	x3, x8, x0, eq  // eq = none
  404b5c:	add	x2, x2, #0xb0e
  404b60:	add	x4, x4, #0x3ac
  404b64:	add	x0, sp, #0x478
  404b68:	mov	w1, #0x7f                  	// #127
  404b6c:	bl	4023a0 <snprintf@plt>
  404b70:	adrp	x1, 41a000 <ferror@plt+0x17700>
  404b74:	add	x1, x1, #0x5ae
  404b78:	mov	x0, x19
  404b7c:	bl	402720 <fopen64@plt>
  404b80:	cbz	x0, 404ba0 <ferror@plt+0x22a0>
  404b84:	adrp	x1, 40b000 <ferror@plt+0x8700>
  404b88:	add	x1, x1, #0x178
  404b8c:	mov	w2, #0x11                  	// #17
  404b90:	mov	x19, x0
  404b94:	bl	40b0a4 <ferror@plt+0x87a4>
  404b98:	mov	x0, x19
  404b9c:	bl	4023e0 <fclose@plt>
  404ba0:	ldr	w8, [x25, #3552]
  404ba4:	tst	w8, #0x70
  404ba8:	b.eq	405288 <ferror@plt+0x2988>  // b.none
  404bac:	ldrb	w8, [x23, #3560]
  404bb0:	str	xzr, [sp, #1288]
  404bb4:	tbz	w8, #1, 40527c <ferror@plt+0x297c>
  404bb8:	adrp	x0, 419000 <ferror@plt+0x16700>
  404bbc:	add	x0, x0, #0x3d5
  404bc0:	bl	402870 <getenv@plt>
  404bc4:	cbnz	x0, 404c5c <ferror@plt+0x235c>
  404bc8:	adrp	x0, 417000 <ferror@plt+0x14700>
  404bcc:	add	x0, x0, #0xa5d
  404bd0:	bl	402870 <getenv@plt>
  404bd4:	cbnz	x0, 404c5c <ferror@plt+0x235c>
  404bd8:	mov	x8, #0x28                  	// #40
  404bdc:	movk	x8, #0x14, lsl #32
  404be0:	movk	x8, #0x301, lsl #48
  404be4:	adrp	x10, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  404be8:	stur	xzr, [x26, #12]
  404bec:	stur	xzr, [x26, #20]
  404bf0:	stur	xzr, [x26, #28]
  404bf4:	str	x8, [sp, #1144]
  404bf8:	ldrb	w8, [x10, #3604]
  404bfc:	mov	w9, #0x1                   	// #1
  404c00:	strb	w9, [sp, #1160]
  404c04:	mov	w9, #0x15                  	// #21
  404c08:	cmp	w8, #0x0
  404c0c:	mov	w8, #0x35                  	// #53
  404c10:	csel	w8, w8, w9, ne  // ne = any
  404c14:	adrp	x9, 437000 <stdin@@GLIBC_2.17+0x7238>
  404c18:	ldr	w10, [x28, #3556]
  404c1c:	ldr	w9, [x9, #1640]
  404c20:	mov	w19, #0xe240                	// #57920
  404c24:	movk	w19, #0x1, lsl #16
  404c28:	str	wzr, [sp, #1180]
  404c2c:	str	w19, [sp, #1152]
  404c30:	str	w10, [sp, #1164]
  404c34:	str	w8, [sp, #1172]
  404c38:	cbz	w9, 404c48 <ferror@plt+0x2348>
  404c3c:	mov	w9, #0xa                   	// #10
  404c40:	orr	w8, w8, w9
  404c44:	str	w8, [sp, #1172]
  404c48:	add	x0, sp, #0x510
  404c4c:	mov	w2, #0x4                   	// #4
  404c50:	mov	w1, wzr
  404c54:	bl	41372c <ferror@plt+0x10e2c>
  404c58:	cbz	w0, 4050ec <ferror@plt+0x27ec>
  404c5c:	adrp	x0, 419000 <ferror@plt+0x16700>
  404c60:	add	x0, x0, #0x3d5
  404c64:	bl	402870 <getenv@plt>
  404c68:	mov	x19, x0
  404c6c:	cbnz	x0, 404cac <ferror@plt+0x23ac>
  404c70:	adrp	x0, 417000 <ferror@plt+0x14700>
  404c74:	add	x0, x0, #0xa5d
  404c78:	add	x19, sp, #0x478
  404c7c:	bl	402870 <getenv@plt>
  404c80:	adrp	x8, 418000 <ferror@plt+0x15700>
  404c84:	add	x8, x8, #0x7ad
  404c88:	cmp	x0, #0x0
  404c8c:	adrp	x2, 419000 <ferror@plt+0x16700>
  404c90:	adrp	x4, 419000 <ferror@plt+0x16700>
  404c94:	csel	x3, x8, x0, eq  // eq = none
  404c98:	add	x2, x2, #0xb0e
  404c9c:	add	x4, x4, #0x3e3
  404ca0:	add	x0, sp, #0x478
  404ca4:	mov	w1, #0x7f                  	// #127
  404ca8:	bl	4023a0 <snprintf@plt>
  404cac:	adrp	x1, 41a000 <ferror@plt+0x17700>
  404cb0:	add	x1, x1, #0x5ae
  404cb4:	mov	x0, x19
  404cb8:	bl	402720 <fopen64@plt>
  404cbc:	cbz	x0, 40527c <ferror@plt+0x297c>
  404cc0:	mov	x22, x0
  404cc4:	add	x0, sp, #0x70
  404cc8:	mov	w1, #0x100                 	// #256
  404ccc:	mov	x2, x22
  404cd0:	bl	4028d0 <fgets@plt>
  404cd4:	cbz	x0, 4050e0 <ferror@plt+0x27e0>
  404cd8:	ldr	w8, [sp, #112]
  404cdc:	mov	w9, #0x6550                	// #25936
  404ce0:	movk	w9, #0x7265, lsl #16
  404ce4:	add	x0, sp, #0x70
  404ce8:	cmp	w8, w9
  404cec:	cset	w8, ne  // ne = any
  404cf0:	mov	w1, #0x100                 	// #256
  404cf4:	mov	x2, x22
  404cf8:	str	w8, [sp, #88]
  404cfc:	bl	4028d0 <fgets@plt>
  404d00:	adrp	x19, 417000 <ferror@plt+0x14700>
  404d04:	add	x19, x19, #0x746
  404d08:	cbz	x0, 405194 <ferror@plt+0x2894>
  404d0c:	adrp	x23, 418000 <ferror@plt+0x15700>
  404d10:	adrp	x24, 41a000 <ferror@plt+0x17700>
  404d14:	adrp	x27, 418000 <ferror@plt+0x15700>
  404d18:	add	x23, x23, #0xaa7
  404d1c:	add	x24, x24, #0x5a5
  404d20:	add	x27, x27, #0xa19
  404d24:	str	wzr, [sp, #96]
  404d28:	str	x22, [sp, #104]
  404d2c:	b	404d68 <ferror@plt+0x2468>
  404d30:	ldr	x0, [x25, #592]
  404d34:	bl	402650 <free@plt>
  404d38:	mov	x0, x25
  404d3c:	bl	402650 <free@plt>
  404d40:	ldr	x22, [sp, #104]
  404d44:	mov	x27, x19
  404d48:	adrp	x19, 417000 <ferror@plt+0x14700>
  404d4c:	add	x26, sp, #0x478
  404d50:	add	x19, x19, #0x746
  404d54:	add	x0, sp, #0x70
  404d58:	mov	w1, #0x100                 	// #256
  404d5c:	mov	x2, x22
  404d60:	bl	4028d0 <fgets@plt>
  404d64:	cbz	x0, 405194 <ferror@plt+0x2894>
  404d68:	mov	w0, #0x1                   	// #1
  404d6c:	mov	w1, #0x268                 	// #616
  404d70:	bl	4024b0 <calloc@plt>
  404d74:	cbz	x0, 405194 <ferror@plt+0x2894>
  404d78:	mov	x19, x27
  404d7c:	add	x27, x0, #0x224
  404d80:	add	x20, x0, #0x22c
  404d84:	add	x26, x0, #0x8
  404d88:	add	x21, x0, #0x228
  404d8c:	adrp	x1, 419000 <ferror@plt+0x16700>
  404d90:	mov	x25, x0
  404d94:	add	x4, x0, #0x230
  404d98:	add	x22, x0, #0x234
  404d9c:	add	x0, sp, #0x70
  404da0:	add	x5, sp, #0x478
  404da4:	sub	x8, x29, #0xb0
  404da8:	add	x1, x1, #0x3f1
  404dac:	mov	x2, x27
  404db0:	mov	x3, x20
  404db4:	mov	x6, x26
  404db8:	mov	x7, x21
  404dbc:	stp	x22, x8, [sp]
  404dc0:	bl	4027e0 <__isoc99_sscanf@plt>
  404dc4:	cmp	w0, #0x7
  404dc8:	b.gt	404dd4 <ferror@plt+0x24d4>
  404dcc:	sub	x8, x29, #0xb0
  404dd0:	strb	wzr, [x8]
  404dd4:	ldr	w8, [x25, #564]
  404dd8:	ldrb	w9, [sp, #1146]
  404ddc:	mov	w10, #0x1                   	// #1
  404de0:	strh	w10, [x25, #286]
  404de4:	str	w8, [x25, #544]
  404de8:	strh	w10, [x25, #22]
  404dec:	tbnz	w9, #0, 404e38 <ferror@plt+0x2538>
  404df0:	ldr	w8, [x21]
  404df4:	cmp	w8, #0x1
  404df8:	b.lt	404e40 <ferror@plt+0x2540>  // b.tstop
  404dfc:	cmp	w8, #0x4
  404e00:	b.hi	404e40 <ferror@plt+0x2540>  // b.pmore
  404e04:	adrp	x9, 419000 <ferror@plt+0x16700>
  404e08:	subs	w8, w8, #0x1
  404e0c:	add	x9, x9, #0x644
  404e10:	ldr	w8, [x9, w8, sxtw #2]
  404e14:	str	w8, [x21]
  404e18:	ldr	w9, [x26]
  404e1c:	b.ne	404e44 <ferror@plt+0x2544>  // b.any
  404e20:	cmp	w9, #0x2
  404e24:	b.ne	404e44 <ferror@plt+0x2544>  // b.any
  404e28:	ldr	w9, [x27]
  404e2c:	cbz	w9, 404e40 <ferror@plt+0x2540>
  404e30:	mov	w8, #0x1                   	// #1
  404e34:	b	404e3c <ferror@plt+0x253c>
  404e38:	mov	w8, #0xa                   	// #10
  404e3c:	str	w8, [x21]
  404e40:	ldr	w9, [x26]
  404e44:	cmp	w9, #0x5
  404e48:	b.eq	404e7c <ferror@plt+0x257c>  // b.none
  404e4c:	cmp	w9, #0x2
  404e50:	b.eq	404e6c <ferror@plt+0x256c>  // b.none
  404e54:	cmp	w9, #0x1
  404e58:	b.ne	404e88 <ferror@plt+0x2588>  // b.any
  404e5c:	adrp	x9, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  404e60:	ldrb	w9, [x9, #3552]
  404e64:	tbz	w9, #5, 404d38 <ferror@plt+0x2438>
  404e68:	b	404e88 <ferror@plt+0x2588>
  404e6c:	adrp	x9, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  404e70:	ldrb	w9, [x9, #3552]
  404e74:	tbz	w9, #4, 404d38 <ferror@plt+0x2438>
  404e78:	b	404e88 <ferror@plt+0x2588>
  404e7c:	adrp	x9, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  404e80:	ldrb	w9, [x9, #3552]
  404e84:	tbz	w9, #6, 404d38 <ferror@plt+0x2438>
  404e88:	ldr	w9, [x28, #3556]
  404e8c:	lsr	w8, w9, w8
  404e90:	tbz	w8, #0, 404d38 <ferror@plt+0x2438>
  404e94:	ldr	w8, [sp, #88]
  404e98:	cbz	w8, 404ea4 <ferror@plt+0x25a4>
  404e9c:	str	wzr, [x27]
  404ea0:	str	xzr, [x20]
  404ea4:	sub	x8, x29, #0xb0
  404ea8:	ldrb	w8, [x8]
  404eac:	cbz	w8, 404ec0 <ferror@plt+0x25c0>
  404eb0:	sub	x0, x29, #0xb0
  404eb4:	bl	402510 <strdup@plt>
  404eb8:	str	x0, [x25, #592]
  404ebc:	cbz	x0, 40517c <ferror@plt+0x287c>
  404ec0:	ldr	w8, [x27]
  404ec4:	mov	x27, x19
  404ec8:	cbz	w8, 404f0c <ferror@plt+0x260c>
  404ecc:	ldr	x9, [sp, #1288]
  404ed0:	cbz	x9, 404ee8 <ferror@plt+0x25e8>
  404ed4:	ldr	w10, [x9, #544]
  404ed8:	cmp	w8, w10
  404edc:	b.eq	404ef4 <ferror@plt+0x25f4>  // b.none
  404ee0:	ldr	x9, [x9]
  404ee4:	cbnz	x9, 404ed4 <ferror@plt+0x25d4>
  404ee8:	adrp	x8, 418000 <ferror@plt+0x15700>
  404eec:	add	x8, x8, #0xa29
  404ef0:	b	404f08 <ferror@plt+0x2608>
  404ef4:	ldr	x8, [x9, #592]
  404ef8:	adrp	x9, 417000 <ferror@plt+0x14700>
  404efc:	add	x9, x9, #0x746
  404f00:	cmp	x8, #0x0
  404f04:	csel	x8, x9, x8, eq  // eq = none
  404f08:	str	x8, [x25, #600]
  404f0c:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  404f10:	ldr	x21, [x8, #3568]
  404f14:	cbz	x21, 404f70 <ferror@plt+0x2670>
  404f18:	add	x0, sp, #0x510
  404f1c:	mov	w2, #0x268                 	// #616
  404f20:	mov	w1, wzr
  404f24:	bl	402480 <memset@plt>
  404f28:	ldr	x8, [x25, #592]
  404f2c:	ldr	x27, [x25, #600]
  404f30:	mov	w9, #0x1                   	// #1
  404f34:	strh	w9, [sp, #1318]
  404f38:	strh	w9, [sp, #1582]
  404f3c:	str	x8, [sp, #1320]
  404f40:	cbz	x27, 404f5c <ferror@plt+0x265c>
  404f44:	adrp	x1, 417000 <ferror@plt+0x14700>
  404f48:	mov	x0, x27
  404f4c:	add	x1, x1, #0x746
  404f50:	bl	4025e0 <strcmp@plt>
  404f54:	cbz	w0, 404f5c <ferror@plt+0x265c>
  404f58:	str	x27, [sp, #1584]
  404f5c:	add	x1, sp, #0x510
  404f60:	mov	x0, x21
  404f64:	bl	4073b4 <ferror@plt+0x4ab4>
  404f68:	cbz	w0, 404d30 <ferror@plt+0x2430>
  404f6c:	mov	x27, x19
  404f70:	ldr	x8, [sp, #1288]
  404f74:	cbz	x8, 404fd0 <ferror@plt+0x26d0>
  404f78:	ldr	w9, [x26]
  404f7c:	ldr	w11, [x8, #8]
  404f80:	adrp	x19, 417000 <ferror@plt+0x14700>
  404f84:	add	x19, x19, #0x746
  404f88:	add	x10, sp, #0x508
  404f8c:	cmp	w9, w11
  404f90:	add	x26, sp, #0x478
  404f94:	b.cc	404fe8 <ferror@plt+0x26e8>  // b.lo, b.ul, b.last
  404f98:	cmp	w9, w11
  404f9c:	b.ne	404fb0 <ferror@plt+0x26b0>  // b.any
  404fa0:	ldr	w11, [x22]
  404fa4:	ldr	w12, [x8, #564]
  404fa8:	cmp	w11, w12
  404fac:	b.cc	404fe8 <ferror@plt+0x26e8>  // b.lo, b.ul, b.last
  404fb0:	ldr	x12, [x8]
  404fb4:	cbz	x12, 404fe4 <ferror@plt+0x26e4>
  404fb8:	ldr	w11, [x12, #8]
  404fbc:	mov	x10, x8
  404fc0:	mov	x8, x12
  404fc4:	cmp	w9, w11
  404fc8:	b.cs	404f98 <ferror@plt+0x2698>  // b.hs, b.nlast
  404fcc:	b	404fe8 <ferror@plt+0x26e8>
  404fd0:	adrp	x19, 417000 <ferror@plt+0x14700>
  404fd4:	add	x10, sp, #0x508
  404fd8:	add	x26, sp, #0x478
  404fdc:	add	x19, x19, #0x746
  404fe0:	b	404fe8 <ferror@plt+0x26e8>
  404fe4:	mov	x10, x8
  404fe8:	ldr	w9, [sp, #96]
  404fec:	ldr	x8, [x10]
  404ff0:	ldr	x22, [sp, #104]
  404ff4:	add	w9, w9, #0x1
  404ff8:	cmp	w9, #0x6a7
  404ffc:	str	w9, [sp, #96]
  405000:	str	x8, [x25]
  405004:	str	x25, [x10]
  405008:	b.cc	404d54 <ferror@plt+0x2454>  // b.lo, b.ul, b.last
  40500c:	ldr	x25, [sp, #1288]
  405010:	cbz	x25, 4050d8 <ferror@plt+0x27d8>
  405014:	mov	x0, x25
  405018:	str	xzr, [sp, #1304]
  40501c:	str	xzr, [sp, #1296]
  405020:	stur	xzr, [x26, #174]
  405024:	str	xzr, [sp, #1312]
  405028:	bl	40870c <ferror@plt+0x5e0c>
  40502c:	ldr	x8, [x25, #592]
  405030:	ldr	w0, [x25, #544]
  405034:	add	x1, sp, #0x510
  405038:	cmp	x8, #0x0
  40503c:	csel	x21, x19, x8, eq  // eq = none
  405040:	bl	40f04c <ferror@plt+0xc74c>
  405044:	mov	x26, x0
  405048:	mov	x0, x23
  40504c:	mov	x1, x21
  405050:	mov	x2, x24
  405054:	bl	407b04 <ferror@plt+0x5204>
  405058:	bl	408dc0 <ferror@plt+0x64c0>
  40505c:	mov	x0, x27
  405060:	mov	x1, x26
  405064:	bl	407b04 <ferror@plt+0x5204>
  405068:	bl	408dc0 <ferror@plt+0x64c0>
  40506c:	ldr	x8, [x25, #600]
  405070:	ldr	w0, [x25, #548]
  405074:	add	x1, sp, #0x510
  405078:	cmp	x8, #0x0
  40507c:	csel	x21, x19, x8, eq  // eq = none
  405080:	bl	40f04c <ferror@plt+0xc74c>
  405084:	mov	x26, x0
  405088:	mov	x0, x23
  40508c:	mov	x1, x21
  405090:	mov	x2, x24
  405094:	bl	407b04 <ferror@plt+0x5204>
  405098:	bl	408dc0 <ferror@plt+0x64c0>
  40509c:	mov	x0, x27
  4050a0:	mov	x1, x26
  4050a4:	add	x26, sp, #0x478
  4050a8:	bl	407b04 <ferror@plt+0x5204>
  4050ac:	bl	408dc0 <ferror@plt+0x64c0>
  4050b0:	mov	x0, x25
  4050b4:	bl	408d4c <ferror@plt+0x644c>
  4050b8:	ldr	x20, [x25]
  4050bc:	str	x20, [sp, #1288]
  4050c0:	ldr	x0, [x25, #592]
  4050c4:	bl	402650 <free@plt>
  4050c8:	mov	x0, x25
  4050cc:	bl	402650 <free@plt>
  4050d0:	mov	x25, x20
  4050d4:	cbnz	x20, 405014 <ferror@plt+0x2714>
  4050d8:	str	wzr, [sp, #96]
  4050dc:	b	404d54 <ferror@plt+0x2454>
  4050e0:	mov	x0, x22
  4050e4:	bl	4023e0 <fclose@plt>
  4050e8:	b	40527c <ferror@plt+0x297c>
  4050ec:	add	x0, sp, #0x510
  4050f0:	add	x1, sp, #0x478
  4050f4:	mov	w2, #0x28                  	// #40
  4050f8:	str	w19, [sp, #1328]
  4050fc:	bl	4140d4 <ferror@plt+0x117d4>
  405100:	tbnz	w0, #31, 405d58 <ferror@plt+0x3458>
  405104:	adrp	x1, 409000 <ferror@plt+0x6700>
  405108:	adrp	x2, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  40510c:	add	x1, x1, #0xc8c
  405110:	add	x2, x2, #0xde0
  405114:	add	x0, sp, #0x510
  405118:	mov	w3, wzr
  40511c:	bl	414314 <ferror@plt+0x11a14>
  405120:	mov	w19, w0
  405124:	add	x0, sp, #0x510
  405128:	bl	4136fc <ferror@plt+0x10dfc>
  40512c:	cbnz	w19, 404c5c <ferror@plt+0x235c>
  405130:	b	40527c <ferror@plt+0x297c>
  405134:	add	x0, sp, #0x510
  405138:	add	x1, sp, #0x70
  40513c:	mov	w2, #0x24                  	// #36
  405140:	str	w19, [sp, #1328]
  405144:	bl	4140d4 <ferror@plt+0x117d4>
  405148:	tbnz	w0, #31, 405dcc <ferror@plt+0x34cc>
  40514c:	adrp	x1, 409000 <ferror@plt+0x6700>
  405150:	adrp	x2, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  405154:	add	x1, x1, #0xf88
  405158:	add	x2, x2, #0xde0
  40515c:	add	x0, sp, #0x510
  405160:	mov	w3, wzr
  405164:	bl	414314 <ferror@plt+0x11a14>
  405168:	mov	w19, w0
  40516c:	add	x0, sp, #0x510
  405170:	bl	4136fc <ferror@plt+0x10dfc>
  405174:	cbnz	w19, 404b20 <ferror@plt+0x2220>
  405178:	b	404ba0 <ferror@plt+0x22a0>
  40517c:	mov	x0, x25
  405180:	bl	402650 <free@plt>
  405184:	ldr	x22, [sp, #104]
  405188:	adrp	x19, 417000 <ferror@plt+0x14700>
  40518c:	add	x26, sp, #0x478
  405190:	add	x19, x19, #0x746
  405194:	mov	x0, x22
  405198:	bl	4023e0 <fclose@plt>
  40519c:	ldr	x20, [sp, #1288]
  4051a0:	cbz	x20, 40527c <ferror@plt+0x297c>
  4051a4:	adrp	x21, 418000 <ferror@plt+0x15700>
  4051a8:	adrp	x22, 41a000 <ferror@plt+0x17700>
  4051ac:	adrp	x23, 418000 <ferror@plt+0x15700>
  4051b0:	add	x21, x21, #0xaa7
  4051b4:	add	x22, x22, #0x5a5
  4051b8:	add	x23, x23, #0xa19
  4051bc:	mov	x0, x20
  4051c0:	str	xzr, [sp, #1304]
  4051c4:	str	xzr, [sp, #1296]
  4051c8:	stur	xzr, [x26, #174]
  4051cc:	str	xzr, [sp, #1312]
  4051d0:	bl	40870c <ferror@plt+0x5e0c>
  4051d4:	ldr	x8, [x20, #592]
  4051d8:	ldr	w0, [x20, #544]
  4051dc:	add	x1, sp, #0x510
  4051e0:	cmp	x8, #0x0
  4051e4:	csel	x24, x19, x8, eq  // eq = none
  4051e8:	bl	40f04c <ferror@plt+0xc74c>
  4051ec:	mov	x25, x0
  4051f0:	mov	x0, x21
  4051f4:	mov	x1, x24
  4051f8:	mov	x2, x22
  4051fc:	bl	407b04 <ferror@plt+0x5204>
  405200:	bl	408dc0 <ferror@plt+0x64c0>
  405204:	mov	x0, x23
  405208:	mov	x1, x25
  40520c:	bl	407b04 <ferror@plt+0x5204>
  405210:	bl	408dc0 <ferror@plt+0x64c0>
  405214:	ldr	x8, [x20, #600]
  405218:	ldr	w0, [x20, #548]
  40521c:	add	x1, sp, #0x510
  405220:	cmp	x8, #0x0
  405224:	csel	x24, x19, x8, eq  // eq = none
  405228:	bl	40f04c <ferror@plt+0xc74c>
  40522c:	mov	x25, x0
  405230:	mov	x0, x21
  405234:	mov	x1, x24
  405238:	mov	x2, x22
  40523c:	bl	407b04 <ferror@plt+0x5204>
  405240:	bl	408dc0 <ferror@plt+0x64c0>
  405244:	mov	x0, x23
  405248:	mov	x1, x25
  40524c:	bl	407b04 <ferror@plt+0x5204>
  405250:	bl	408dc0 <ferror@plt+0x64c0>
  405254:	mov	x0, x20
  405258:	bl	408d4c <ferror@plt+0x644c>
  40525c:	ldr	x24, [x20]
  405260:	str	x24, [sp, #1288]
  405264:	ldr	x0, [x20, #592]
  405268:	bl	402650 <free@plt>
  40526c:	mov	x0, x20
  405270:	bl	402650 <free@plt>
  405274:	mov	x20, x24
  405278:	cbnz	x24, 4051bc <ferror@plt+0x28bc>
  40527c:	adrp	x25, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  405280:	ldr	w8, [x25, #3552]
  405284:	adrp	x23, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  405288:	tbz	w8, #3, 405414 <ferror@plt+0x2b14>
  40528c:	ldr	x19, [x23, #3560]
  405290:	mov	w8, #0x404                 	// #1028
  405294:	tst	x19, x8
  405298:	b.eq	405414 <ferror@plt+0x2b14>  // b.none
  40529c:	adrp	x9, 419000 <ferror@plt+0x16700>
  4052a0:	adrp	x0, 419000 <ferror@plt+0x16700>
  4052a4:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x238>
  4052a8:	add	x9, x9, #0x41b
  4052ac:	add	x0, x0, #0x40a
  4052b0:	str	x9, [x8, #1752]
  4052b4:	bl	402870 <getenv@plt>
  4052b8:	cbnz	x0, 4052cc <ferror@plt+0x29cc>
  4052bc:	adrp	x0, 417000 <ferror@plt+0x14700>
  4052c0:	add	x0, x0, #0xa5d
  4052c4:	bl	402870 <getenv@plt>
  4052c8:	cbz	x0, 40535c <ferror@plt+0x2a5c>
  4052cc:	tbnz	w19, #2, 405370 <ferror@plt+0x2a70>
  4052d0:	tbz	w19, #10, 405414 <ferror@plt+0x2b14>
  4052d4:	adrp	x0, 419000 <ferror@plt+0x16700>
  4052d8:	add	x0, x0, #0x41f
  4052dc:	bl	402870 <getenv@plt>
  4052e0:	mov	x19, x0
  4052e4:	cbnz	x0, 405324 <ferror@plt+0x2a24>
  4052e8:	adrp	x0, 417000 <ferror@plt+0x14700>
  4052ec:	add	x0, x0, #0xa5d
  4052f0:	add	x19, sp, #0x478
  4052f4:	bl	402870 <getenv@plt>
  4052f8:	adrp	x8, 418000 <ferror@plt+0x15700>
  4052fc:	add	x8, x8, #0x7ad
  405300:	cmp	x0, #0x0
  405304:	adrp	x2, 419000 <ferror@plt+0x16700>
  405308:	adrp	x4, 419000 <ferror@plt+0x16700>
  40530c:	csel	x3, x8, x0, eq  // eq = none
  405310:	add	x2, x2, #0xb0e
  405314:	add	x4, x4, #0x42d
  405318:	add	x0, sp, #0x478
  40531c:	mov	w1, #0x7f                  	// #127
  405320:	bl	4023a0 <snprintf@plt>
  405324:	adrp	x1, 41a000 <ferror@plt+0x17700>
  405328:	add	x1, x1, #0x5ae
  40532c:	mov	x0, x19
  405330:	bl	402720 <fopen64@plt>
  405334:	cbz	x0, 405414 <ferror@plt+0x2b14>
  405338:	adrp	x1, 40b000 <ferror@plt+0x8700>
  40533c:	add	x1, x1, #0x230
  405340:	mov	w2, #0xa                   	// #10
  405344:	mov	x19, x0
  405348:	bl	40b0a4 <ferror@plt+0x87a4>
  40534c:	cbnz	w0, 4053ec <ferror@plt+0x2aec>
  405350:	mov	x0, x19
  405354:	bl	4023e0 <fclose@plt>
  405358:	b	405414 <ferror@plt+0x2b14>
  40535c:	mov	w1, #0xff                  	// #255
  405360:	bl	406278 <ferror@plt+0x3978>
  405364:	cbz	w0, 405414 <ferror@plt+0x2b14>
  405368:	ldr	x19, [x23, #3560]
  40536c:	tbz	w19, #2, 4052d0 <ferror@plt+0x29d0>
  405370:	adrp	x0, 419000 <ferror@plt+0x16700>
  405374:	add	x0, x0, #0x40a
  405378:	bl	402870 <getenv@plt>
  40537c:	mov	x19, x0
  405380:	cbnz	x0, 4053c0 <ferror@plt+0x2ac0>
  405384:	adrp	x0, 417000 <ferror@plt+0x14700>
  405388:	add	x0, x0, #0xa5d
  40538c:	add	x19, sp, #0x478
  405390:	bl	402870 <getenv@plt>
  405394:	adrp	x8, 418000 <ferror@plt+0x15700>
  405398:	add	x8, x8, #0x7ad
  40539c:	cmp	x0, #0x0
  4053a0:	adrp	x2, 419000 <ferror@plt+0x16700>
  4053a4:	adrp	x4, 419000 <ferror@plt+0x16700>
  4053a8:	csel	x3, x8, x0, eq  // eq = none
  4053ac:	add	x2, x2, #0xb0e
  4053b0:	add	x4, x4, #0x417
  4053b4:	add	x0, sp, #0x478
  4053b8:	mov	w1, #0x7f                  	// #127
  4053bc:	bl	4023a0 <snprintf@plt>
  4053c0:	adrp	x1, 41a000 <ferror@plt+0x17700>
  4053c4:	add	x1, x1, #0x5ae
  4053c8:	mov	x0, x19
  4053cc:	bl	402720 <fopen64@plt>
  4053d0:	cbz	x0, 405404 <ferror@plt+0x2b04>
  4053d4:	adrp	x1, 40b000 <ferror@plt+0x8700>
  4053d8:	add	x1, x1, #0x230
  4053dc:	mov	w2, #0x2                   	// #2
  4053e0:	mov	x19, x0
  4053e4:	bl	40b0a4 <ferror@plt+0x87a4>
  4053e8:	cbz	w0, 4059c8 <ferror@plt+0x30c8>
  4053ec:	bl	402860 <__errno_location@plt>
  4053f0:	ldr	w21, [x0]
  4053f4:	mov	x20, x0
  4053f8:	mov	x0, x19
  4053fc:	bl	4023e0 <fclose@plt>
  405400:	b	405410 <ferror@plt+0x2b10>
  405404:	bl	402860 <__errno_location@plt>
  405408:	ldr	w21, [x0]
  40540c:	mov	x20, x0
  405410:	str	w21, [x20]
  405414:	ldrb	w8, [x25, #3552]
  405418:	tbz	w8, #2, 4055a4 <ferror@plt+0x2ca4>
  40541c:	ldr	x19, [x23, #3560]
  405420:	mov	w8, #0x404                 	// #1028
  405424:	tst	x19, x8
  405428:	b.eq	4055a4 <ferror@plt+0x2ca4>  // b.none
  40542c:	adrp	x9, 419000 <ferror@plt+0x16700>
  405430:	adrp	x0, 419000 <ferror@plt+0x16700>
  405434:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x238>
  405438:	add	x9, x9, #0x499
  40543c:	add	x0, x0, #0x488
  405440:	str	x9, [x8, #1752]
  405444:	bl	402870 <getenv@plt>
  405448:	cbnz	x0, 40545c <ferror@plt+0x2b5c>
  40544c:	adrp	x0, 417000 <ferror@plt+0x14700>
  405450:	add	x0, x0, #0xa5d
  405454:	bl	402870 <getenv@plt>
  405458:	cbz	x0, 4054ec <ferror@plt+0x2bec>
  40545c:	tbnz	w19, #2, 405500 <ferror@plt+0x2c00>
  405460:	tbz	w19, #10, 4055a4 <ferror@plt+0x2ca4>
  405464:	adrp	x0, 419000 <ferror@plt+0x16700>
  405468:	add	x0, x0, #0x49d
  40546c:	bl	402870 <getenv@plt>
  405470:	mov	x19, x0
  405474:	cbnz	x0, 4054b4 <ferror@plt+0x2bb4>
  405478:	adrp	x0, 417000 <ferror@plt+0x14700>
  40547c:	add	x0, x0, #0xa5d
  405480:	add	x19, sp, #0x478
  405484:	bl	402870 <getenv@plt>
  405488:	adrp	x8, 418000 <ferror@plt+0x15700>
  40548c:	add	x8, x8, #0x7ad
  405490:	cmp	x0, #0x0
  405494:	adrp	x2, 419000 <ferror@plt+0x16700>
  405498:	adrp	x4, 419000 <ferror@plt+0x16700>
  40549c:	csel	x3, x8, x0, eq  // eq = none
  4054a0:	add	x2, x2, #0xb0e
  4054a4:	add	x4, x4, #0x4ab
  4054a8:	add	x0, sp, #0x478
  4054ac:	mov	w1, #0x7f                  	// #127
  4054b0:	bl	4023a0 <snprintf@plt>
  4054b4:	adrp	x1, 41a000 <ferror@plt+0x17700>
  4054b8:	add	x1, x1, #0x5ae
  4054bc:	mov	x0, x19
  4054c0:	bl	402720 <fopen64@plt>
  4054c4:	cbz	x0, 4055a4 <ferror@plt+0x2ca4>
  4054c8:	adrp	x1, 40b000 <ferror@plt+0x8700>
  4054cc:	add	x1, x1, #0x230
  4054d0:	mov	w2, #0xa                   	// #10
  4054d4:	mov	x19, x0
  4054d8:	bl	40b0a4 <ferror@plt+0x87a4>
  4054dc:	cbnz	w0, 40557c <ferror@plt+0x2c7c>
  4054e0:	mov	x0, x19
  4054e4:	bl	4023e0 <fclose@plt>
  4054e8:	b	4055a4 <ferror@plt+0x2ca4>
  4054ec:	mov	w1, #0x11                  	// #17
  4054f0:	bl	406278 <ferror@plt+0x3978>
  4054f4:	cbz	w0, 4055a4 <ferror@plt+0x2ca4>
  4054f8:	ldr	x19, [x23, #3560]
  4054fc:	tbz	w19, #2, 405460 <ferror@plt+0x2b60>
  405500:	adrp	x0, 419000 <ferror@plt+0x16700>
  405504:	add	x0, x0, #0x488
  405508:	bl	402870 <getenv@plt>
  40550c:	mov	x19, x0
  405510:	cbnz	x0, 405550 <ferror@plt+0x2c50>
  405514:	adrp	x0, 417000 <ferror@plt+0x14700>
  405518:	add	x0, x0, #0xa5d
  40551c:	add	x19, sp, #0x478
  405520:	bl	402870 <getenv@plt>
  405524:	adrp	x8, 418000 <ferror@plt+0x15700>
  405528:	add	x8, x8, #0x7ad
  40552c:	cmp	x0, #0x0
  405530:	adrp	x2, 419000 <ferror@plt+0x16700>
  405534:	adrp	x4, 419000 <ferror@plt+0x16700>
  405538:	csel	x3, x8, x0, eq  // eq = none
  40553c:	add	x2, x2, #0xb0e
  405540:	add	x4, x4, #0x495
  405544:	add	x0, sp, #0x478
  405548:	mov	w1, #0x7f                  	// #127
  40554c:	bl	4023a0 <snprintf@plt>
  405550:	adrp	x1, 41a000 <ferror@plt+0x17700>
  405554:	add	x1, x1, #0x5ae
  405558:	mov	x0, x19
  40555c:	bl	402720 <fopen64@plt>
  405560:	cbz	x0, 405594 <ferror@plt+0x2c94>
  405564:	adrp	x1, 40b000 <ferror@plt+0x8700>
  405568:	add	x1, x1, #0x230
  40556c:	mov	w2, #0x2                   	// #2
  405570:	mov	x19, x0
  405574:	bl	40b0a4 <ferror@plt+0x87a4>
  405578:	cbz	w0, 4059dc <ferror@plt+0x30dc>
  40557c:	bl	402860 <__errno_location@plt>
  405580:	ldr	w21, [x0]
  405584:	mov	x20, x0
  405588:	mov	x0, x19
  40558c:	bl	4023e0 <fclose@plt>
  405590:	b	4055a0 <ferror@plt+0x2ca0>
  405594:	bl	402860 <__errno_location@plt>
  405598:	ldr	w21, [x0]
  40559c:	mov	x20, x0
  4055a0:	str	w21, [x20]
  4055a4:	ldrb	w8, [x25, #3552]
  4055a8:	tbz	w8, #0, 405a08 <ferror@plt+0x3108>
  4055ac:	ldrh	w8, [x23, #3560]
  4055b0:	tst	w8, #0x4040404
  4055b4:	b.eq	405a08 <ferror@plt+0x3108>  // b.none
  4055b8:	adrp	x9, 419000 <ferror@plt+0x16700>
  4055bc:	adrp	x0, 419000 <ferror@plt+0x16700>
  4055c0:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x238>
  4055c4:	add	x9, x9, #0x4c5
  4055c8:	add	x0, x0, #0x545
  4055cc:	str	x9, [x8, #1752]
  4055d0:	bl	402870 <getenv@plt>
  4055d4:	cbz	x0, 4057dc <ferror@plt+0x2edc>
  4055d8:	adrp	x1, 41a000 <ferror@plt+0x17700>
  4055dc:	add	x1, x1, #0x5ae
  4055e0:	bl	402720 <fopen64@plt>
  4055e4:	cbz	x0, 405cdc <ferror@plt+0x33dc>
  4055e8:	mov	x19, x0
  4055ec:	add	x0, sp, #0x70
  4055f0:	mov	w2, #0x268                 	// #616
  4055f4:	mov	w1, wzr
  4055f8:	mov	x21, x25
  4055fc:	add	x24, sp, #0x70
  405600:	bl	402480 <memset@plt>
  405604:	add	x0, sp, #0x510
  405608:	mov	w1, #0x1                   	// #1
  40560c:	mov	w2, #0x10                  	// #16
  405610:	mov	x3, x19
  405614:	add	x25, sp, #0x510
  405618:	bl	402620 <fread@plt>
  40561c:	cmp	x0, #0x10
  405620:	b.ne	4057b4 <ferror@plt+0x2eb4>  // b.any
  405624:	add	x8, x25, #0x58
  405628:	add	x20, x25, #0x10
  40562c:	str	x8, [sp, #104]
  405630:	add	x8, x24, #0x22c
  405634:	add	x22, x24, #0x18
  405638:	add	x27, x25, #0x18
  40563c:	add	x24, x24, #0x120
  405640:	add	x25, x25, #0x28
  405644:	str	x8, [sp, #96]
  405648:	ldr	w8, [sp, #1296]
  40564c:	mov	w1, #0x1                   	// #1
  405650:	mov	x0, x20
  405654:	mov	x3, x19
  405658:	sub	w8, w8, #0xd
  40565c:	and	w26, w8, #0xfffffffc
  405660:	mov	x2, x26
  405664:	bl	402620 <fread@plt>
  405668:	cmp	x0, x26
  40566c:	b.ne	405d94 <ferror@plt+0x3494>  // b.any
  405670:	ldrh	w8, [sp, #1300]
  405674:	cmp	w8, #0x3
  405678:	b.eq	4057cc <ferror@plt+0x2ecc>  // b.none
  40567c:	cmp	w8, #0x2
  405680:	b.eq	405cec <ferror@plt+0x33ec>  // b.none
  405684:	ldr	w8, [sp, #1296]
  405688:	ldr	x2, [sp, #104]
  40568c:	sub	x0, x29, #0xb0
  405690:	mov	w1, #0x13                  	// #19
  405694:	sub	w3, w8, #0x58
  405698:	bl	415814 <ferror@plt+0x12f14>
  40569c:	ldrb	w9, [sp, #1313]
  4056a0:	ldrh	w10, [sp, #1316]
  4056a4:	ldrh	w11, [sp, #1318]
  4056a8:	add	x13, sp, #0x478
  4056ac:	str	w9, [sp, #664]
  4056b0:	rev	w9, w10
  4056b4:	ldur	q0, [x13, #224]
  4056b8:	lsr	w9, w9, #16
  4056bc:	str	w9, [sp, #656]
  4056c0:	rev	w9, w11
  4056c4:	lsr	w9, w9, #16
  4056c8:	ldrb	w8, [sp, #1312]
  4056cc:	ldr	w12, [sp, #1352]
  4056d0:	ldur	x10, [x13, #212]
  4056d4:	str	w9, [sp, #660]
  4056d8:	ldur	x9, [x29, #-56]
  4056dc:	ldr	x11, [sp, #96]
  4056e0:	ext	v1.16b, v0.16b, v0.16b, #4
  4056e4:	uzp2	v0.4s, v0.4s, v1.4s
  4056e8:	ext	v0.16b, v1.16b, v0.16b, #12
  4056ec:	strh	w8, [sp, #398]
  4056f0:	strh	w8, [sp, #134]
  4056f4:	str	q0, [x11]
  4056f8:	str	w12, [sp, #688]
  4056fc:	str	x10, [sp, #696]
  405700:	str	wzr, [sp, #720]
  405704:	cbz	x9, 405710 <ferror@plt+0x2e10>
  405708:	ldr	w9, [x9, #4]
  40570c:	str	w9, [sp, #720]
  405710:	ldur	x9, [x29, #-96]
  405714:	cbz	x9, 40571c <ferror@plt+0x2e1c>
  405718:	ldrb	w9, [x9, #4]
  40571c:	strh	w9, [sp, #126]
  405720:	cmp	w8, #0x2
  405724:	mov	w9, #0x10                  	// #16
  405728:	mov	w10, #0x4                   	// #4
  40572c:	csel	x26, x10, x9, eq  // eq = none
  405730:	csel	w8, w10, w9, eq  // eq = none
  405734:	mov	x0, x22
  405738:	mov	x1, x27
  40573c:	mov	x2, x26
  405740:	strh	w8, [sp, #394]
  405744:	strh	w8, [sp, #130]
  405748:	bl	402220 <memcpy@plt>
  40574c:	mov	x0, x24
  405750:	mov	x1, x25
  405754:	mov	x2, x26
  405758:	bl	402220 <memcpy@plt>
  40575c:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  405760:	ldr	x0, [x8, #3568]
  405764:	mov	w8, #0x6                   	// #6
  405768:	str	w8, [sp, #120]
  40576c:	cbz	x0, 40577c <ferror@plt+0x2e7c>
  405770:	add	x1, sp, #0x70
  405774:	bl	4073b4 <ferror@plt+0x4ab4>
  405778:	cbz	w0, 405788 <ferror@plt+0x2e88>
  40577c:	add	x0, sp, #0x510
  405780:	add	x1, sp, #0x70
  405784:	bl	407844 <ferror@plt+0x4f44>
  405788:	add	x0, sp, #0x70
  40578c:	mov	w2, #0x268                 	// #616
  405790:	mov	w1, wzr
  405794:	bl	402480 <memset@plt>
  405798:	add	x0, sp, #0x510
  40579c:	mov	w1, #0x1                   	// #1
  4057a0:	mov	w2, #0x10                  	// #16
  4057a4:	mov	x3, x19
  4057a8:	bl	402620 <fread@plt>
  4057ac:	cmp	x0, #0x10
  4057b0:	b.eq	405648 <ferror@plt+0x2d48>  // b.none
  4057b4:	mov	x0, x19
  4057b8:	bl	402900 <ferror@plt>
  4057bc:	cbnz	w0, 405d84 <ferror@plt+0x3484>
  4057c0:	mov	x0, x19
  4057c4:	bl	4025a0 <feof@plt>
  4057c8:	cbnz	w0, 405d64 <ferror@plt+0x3464>
  4057cc:	mov	x0, x19
  4057d0:	bl	4023e0 <fclose@plt>
  4057d4:	mov	x25, x21
  4057d8:	b	405a08 <ferror@plt+0x3108>
  4057dc:	adrp	x0, 419000 <ferror@plt+0x16700>
  4057e0:	add	x0, x0, #0x4b4
  4057e4:	bl	402870 <getenv@plt>
  4057e8:	cbnz	x0, 405808 <ferror@plt+0x2f08>
  4057ec:	adrp	x0, 417000 <ferror@plt+0x14700>
  4057f0:	add	x0, x0, #0xa5d
  4057f4:	bl	402870 <getenv@plt>
  4057f8:	cbnz	x0, 405808 <ferror@plt+0x2f08>
  4057fc:	mov	w1, #0x6                   	// #6
  405800:	bl	406278 <ferror@plt+0x3978>
  405804:	cbz	w0, 405a08 <ferror@plt+0x3108>
  405808:	mov	w0, #0x100000              	// #1048576
  40580c:	mov	w20, #0x100000              	// #1048576
  405810:	bl	402400 <malloc@plt>
  405814:	mov	x19, x0
  405818:	cbnz	x0, 40586c <ferror@plt+0x2f6c>
  40581c:	mov	w0, #0x80000               	// #524288
  405820:	mov	w20, #0x80000               	// #524288
  405824:	bl	402400 <malloc@plt>
  405828:	mov	x19, x0
  40582c:	cbnz	x0, 40586c <ferror@plt+0x2f6c>
  405830:	mov	w0, #0x40000               	// #262144
  405834:	mov	w20, #0x40000               	// #262144
  405838:	bl	402400 <malloc@plt>
  40583c:	mov	x19, x0
  405840:	cbnz	x0, 40586c <ferror@plt+0x2f6c>
  405844:	mov	w0, #0x20000               	// #131072
  405848:	mov	w20, #0x20000               	// #131072
  40584c:	bl	402400 <malloc@plt>
  405850:	mov	x19, x0
  405854:	cbnz	x0, 40586c <ferror@plt+0x2f6c>
  405858:	mov	w0, #0x10000               	// #65536
  40585c:	mov	w20, #0x10000               	// #65536
  405860:	bl	402400 <malloc@plt>
  405864:	mov	x19, x0
  405868:	cbz	x0, 405de4 <ferror@plt+0x34e4>
  40586c:	ldr	x8, [x23, #3560]
  405870:	tbnz	w8, #2, 405910 <ferror@plt+0x3010>
  405874:	tbz	w8, #10, 405a00 <ferror@plt+0x3100>
  405878:	adrp	x0, 419000 <ferror@plt+0x16700>
  40587c:	add	x0, x0, #0x4c9
  405880:	bl	402870 <getenv@plt>
  405884:	mov	x21, x0
  405888:	cbnz	x0, 4058c8 <ferror@plt+0x2fc8>
  40588c:	adrp	x0, 417000 <ferror@plt+0x14700>
  405890:	add	x0, x0, #0xa5d
  405894:	add	x21, sp, #0x478
  405898:	bl	402870 <getenv@plt>
  40589c:	adrp	x8, 418000 <ferror@plt+0x15700>
  4058a0:	add	x8, x8, #0x7ad
  4058a4:	cmp	x0, #0x0
  4058a8:	adrp	x2, 419000 <ferror@plt+0x16700>
  4058ac:	adrp	x4, 419000 <ferror@plt+0x16700>
  4058b0:	csel	x3, x8, x0, eq  // eq = none
  4058b4:	add	x2, x2, #0xb0e
  4058b8:	add	x4, x4, #0x4d7
  4058bc:	add	x0, sp, #0x478
  4058c0:	mov	w1, #0x7f                  	// #127
  4058c4:	bl	4023a0 <snprintf@plt>
  4058c8:	adrp	x1, 41a000 <ferror@plt+0x17700>
  4058cc:	add	x1, x1, #0x5ae
  4058d0:	mov	x0, x21
  4058d4:	bl	402720 <fopen64@plt>
  4058d8:	cbz	x0, 405a00 <ferror@plt+0x3100>
  4058dc:	mov	x1, x19
  4058e0:	mov	x2, x20
  4058e4:	mov	x21, x0
  4058e8:	bl	4022f0 <setbuffer@plt>
  4058ec:	adrp	x1, 40b000 <ferror@plt+0x8700>
  4058f0:	add	x1, x1, #0x470
  4058f4:	mov	w2, #0xa                   	// #10
  4058f8:	mov	x0, x21
  4058fc:	bl	40b0a4 <ferror@plt+0x87a4>
  405900:	cbnz	w0, 4059a0 <ferror@plt+0x30a0>
  405904:	mov	x0, x21
  405908:	bl	4023e0 <fclose@plt>
  40590c:	b	405a00 <ferror@plt+0x3100>
  405910:	adrp	x0, 419000 <ferror@plt+0x16700>
  405914:	add	x0, x0, #0x4b4
  405918:	bl	402870 <getenv@plt>
  40591c:	mov	x21, x0
  405920:	cbnz	x0, 405960 <ferror@plt+0x3060>
  405924:	adrp	x0, 417000 <ferror@plt+0x14700>
  405928:	add	x0, x0, #0xa5d
  40592c:	add	x21, sp, #0x478
  405930:	bl	402870 <getenv@plt>
  405934:	adrp	x8, 418000 <ferror@plt+0x15700>
  405938:	add	x8, x8, #0x7ad
  40593c:	cmp	x0, #0x0
  405940:	adrp	x2, 419000 <ferror@plt+0x16700>
  405944:	adrp	x4, 419000 <ferror@plt+0x16700>
  405948:	csel	x3, x8, x0, eq  // eq = none
  40594c:	add	x2, x2, #0xb0e
  405950:	add	x4, x4, #0x4c1
  405954:	add	x0, sp, #0x478
  405958:	mov	w1, #0x7f                  	// #127
  40595c:	bl	4023a0 <snprintf@plt>
  405960:	adrp	x1, 41a000 <ferror@plt+0x17700>
  405964:	add	x1, x1, #0x5ae
  405968:	mov	x0, x21
  40596c:	bl	402720 <fopen64@plt>
  405970:	mov	x21, x0
  405974:	cbz	x0, 4059a0 <ferror@plt+0x30a0>
  405978:	mov	x0, x21
  40597c:	mov	x1, x19
  405980:	mov	x2, x20
  405984:	bl	4022f0 <setbuffer@plt>
  405988:	adrp	x1, 40b000 <ferror@plt+0x8700>
  40598c:	add	x1, x1, #0x470
  405990:	mov	w2, #0x2                   	// #2
  405994:	mov	x0, x21
  405998:	bl	40b0a4 <ferror@plt+0x87a4>
  40599c:	cbz	w0, 4059f0 <ferror@plt+0x30f0>
  4059a0:	bl	402860 <__errno_location@plt>
  4059a4:	ldr	w22, [x0]
  4059a8:	mov	x20, x0
  4059ac:	mov	x0, x19
  4059b0:	bl	402650 <free@plt>
  4059b4:	cbz	x21, 4059c0 <ferror@plt+0x30c0>
  4059b8:	mov	x0, x21
  4059bc:	bl	4023e0 <fclose@plt>
  4059c0:	str	w22, [x20]
  4059c4:	b	405a08 <ferror@plt+0x3108>
  4059c8:	mov	x0, x19
  4059cc:	bl	4023e0 <fclose@plt>
  4059d0:	ldr	x19, [x23, #3560]
  4059d4:	tbnz	w19, #10, 4052d4 <ferror@plt+0x29d4>
  4059d8:	b	405414 <ferror@plt+0x2b14>
  4059dc:	mov	x0, x19
  4059e0:	bl	4023e0 <fclose@plt>
  4059e4:	ldr	x19, [x23, #3560]
  4059e8:	tbnz	w19, #10, 405464 <ferror@plt+0x2b64>
  4059ec:	b	4055a4 <ferror@plt+0x2ca4>
  4059f0:	mov	x0, x21
  4059f4:	bl	4023e0 <fclose@plt>
  4059f8:	ldr	x8, [x23, #3560]
  4059fc:	tbnz	w8, #10, 405878 <ferror@plt+0x2f78>
  405a00:	mov	x0, x19
  405a04:	bl	402650 <free@plt>
  405a08:	ldr	w20, [x25, #3552]
  405a0c:	tbz	w20, #1, 405a3c <ferror@plt+0x313c>
  405a10:	ldrh	w8, [x23, #3560]
  405a14:	tst	w8, #0x4040404
  405a18:	b.eq	405a3c <ferror@plt+0x313c>  // b.none
  405a1c:	adrp	x0, 419000 <ferror@plt+0x16700>
  405a20:	add	x0, x0, #0x5ad
  405a24:	bl	402870 <getenv@plt>
  405a28:	cbnz	x0, 405a3c <ferror@plt+0x313c>
  405a2c:	adrp	x0, 417000 <ferror@plt+0x14700>
  405a30:	add	x0, x0, #0xa5d
  405a34:	bl	402870 <getenv@plt>
  405a38:	cbz	x0, 405a84 <ferror@plt+0x3184>
  405a3c:	tbz	w20, #10, 405a94 <ferror@plt+0x3194>
  405a40:	ldrh	w8, [x23, #3560]
  405a44:	tst	w8, #0x4040404
  405a48:	b.eq	405a94 <ferror@plt+0x3194>  // b.none
  405a4c:	adrp	x0, 419000 <ferror@plt+0x16700>
  405a50:	add	x0, x0, #0x5bb
  405a54:	bl	402870 <getenv@plt>
  405a58:	mov	w21, #0xe240                	// #57920
  405a5c:	movk	w21, #0x1, lsl #16
  405a60:	cbnz	x0, 405a9c <ferror@plt+0x319c>
  405a64:	adrp	x0, 417000 <ferror@plt+0x14700>
  405a68:	add	x0, x0, #0xa5d
  405a6c:	bl	402870 <getenv@plt>
  405a70:	cbnz	x0, 405a9c <ferror@plt+0x319c>
  405a74:	mov	w1, #0x84                  	// #132
  405a78:	bl	406278 <ferror@plt+0x3978>
  405a7c:	ldr	w20, [x25, #3552]
  405a80:	b	405a9c <ferror@plt+0x319c>
  405a84:	mov	w1, #0x21                  	// #33
  405a88:	bl	406278 <ferror@plt+0x3978>
  405a8c:	ldr	w20, [x25, #3552]
  405a90:	tbnz	w20, #10, 405a40 <ferror@plt+0x3140>
  405a94:	mov	w21, #0xe240                	// #57920
  405a98:	movk	w21, #0x1, lsl #16
  405a9c:	tst	w20, #0x1800
  405aa0:	adrp	x19, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  405aa4:	b.eq	405b38 <ferror@plt+0x3238>  // b.none
  405aa8:	ldrb	w8, [x19, #3565]
  405aac:	mov	x9, #0x28                  	// #40
  405ab0:	movk	x9, #0x14, lsl #32
  405ab4:	movk	x9, #0x301, lsl #48
  405ab8:	stur	xzr, [sp, #132]
  405abc:	stur	xzr, [sp, #124]
  405ac0:	str	wzr, [sp, #148]
  405ac4:	stur	xzr, [sp, #140]
  405ac8:	str	x9, [sp, #112]
  405acc:	str	w21, [sp, #120]
  405ad0:	tbz	w8, #0, 405b38 <ferror@plt+0x3238>
  405ad4:	ldr	w8, [x28, #3556]
  405ad8:	mov	w9, #0x28                  	// #40
  405adc:	add	x0, sp, #0x510
  405ae0:	mov	w2, #0x4                   	// #4
  405ae4:	mov	w1, wzr
  405ae8:	strb	w9, [sp, #128]
  405aec:	str	w8, [sp, #132]
  405af0:	bl	41372c <ferror@plt+0x10e2c>
  405af4:	cbnz	w0, 405b34 <ferror@plt+0x3234>
  405af8:	add	x0, sp, #0x510
  405afc:	add	x1, sp, #0x70
  405b00:	mov	w2, #0x28                  	// #40
  405b04:	str	w21, [sp, #1328]
  405b08:	bl	4140d4 <ferror@plt+0x117d4>
  405b0c:	tbnz	w0, #31, 405b2c <ferror@plt+0x322c>
  405b10:	adrp	x1, 40a000 <ferror@plt+0x7700>
  405b14:	adrp	x2, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  405b18:	add	x1, x1, #0x4e8
  405b1c:	add	x2, x2, #0xde0
  405b20:	add	x0, sp, #0x510
  405b24:	mov	w3, wzr
  405b28:	bl	414314 <ferror@plt+0x11a14>
  405b2c:	add	x0, sp, #0x510
  405b30:	bl	4136fc <ferror@plt+0x10dfc>
  405b34:	ldr	w20, [x25, #3552]
  405b38:	tbz	w20, #13, 405bb0 <ferror@plt+0x32b0>
  405b3c:	adrp	x8, 417000 <ferror@plt+0x14700>
  405b40:	add	x8, x8, #0x6d0
  405b44:	ldr	q0, [x8]
  405b48:	ldr	w8, [x28, #3556]
  405b4c:	mov	w9, #0x1e                  	// #30
  405b50:	add	x0, sp, #0x510
  405b54:	mov	w2, #0x4                   	// #4
  405b58:	mov	w1, wzr
  405b5c:	str	x9, [sp, #128]
  405b60:	str	q0, [sp, #112]
  405b64:	str	w8, [sp, #132]
  405b68:	bl	41372c <ferror@plt+0x10e2c>
  405b6c:	cbnz	w0, 405bac <ferror@plt+0x32ac>
  405b70:	add	x0, sp, #0x510
  405b74:	add	x1, sp, #0x70
  405b78:	mov	w2, #0x18                  	// #24
  405b7c:	str	w21, [sp, #1328]
  405b80:	bl	4140d4 <ferror@plt+0x117d4>
  405b84:	tbnz	w0, #31, 405ba4 <ferror@plt+0x32a4>
  405b88:	adrp	x1, 40b000 <ferror@plt+0x8700>
  405b8c:	adrp	x2, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  405b90:	add	x1, x1, #0x84c
  405b94:	add	x2, x2, #0xde0
  405b98:	add	x0, sp, #0x510
  405b9c:	mov	w3, wzr
  405ba0:	bl	414314 <ferror@plt+0x11a14>
  405ba4:	add	x0, sp, #0x510
  405ba8:	bl	4136fc <ferror@plt+0x10dfc>
  405bac:	ldr	w20, [x25, #3552]
  405bb0:	tbz	w20, #14, 405c44 <ferror@plt+0x3344>
  405bb4:	ldrb	w8, [x19, #3565]
  405bb8:	mov	x9, #0x24                  	// #36
  405bbc:	movk	x9, #0x14, lsl #32
  405bc0:	movk	x9, #0x301, lsl #48
  405bc4:	stur	xzr, [sp, #132]
  405bc8:	stur	xzr, [sp, #124]
  405bcc:	stur	xzr, [sp, #140]
  405bd0:	str	x9, [sp, #112]
  405bd4:	str	w21, [sp, #120]
  405bd8:	tbz	w8, #4, 405c44 <ferror@plt+0x3344>
  405bdc:	ldrb	w8, [x28, #3556]
  405be0:	tbz	w8, #7, 405c44 <ferror@plt+0x3344>
  405be4:	mov	w8, #0x2c                  	// #44
  405be8:	mov	w9, #0xf                   	// #15
  405bec:	add	x0, sp, #0x510
  405bf0:	mov	w2, #0x4                   	// #4
  405bf4:	mov	w1, wzr
  405bf8:	strb	w8, [sp, #128]
  405bfc:	str	w9, [sp, #136]
  405c00:	bl	41372c <ferror@plt+0x10e2c>
  405c04:	cbnz	w0, 405c44 <ferror@plt+0x3344>
  405c08:	add	x0, sp, #0x510
  405c0c:	add	x1, sp, #0x70
  405c10:	mov	w2, #0x24                  	// #36
  405c14:	str	w21, [sp, #1328]
  405c18:	bl	4140d4 <ferror@plt+0x117d4>
  405c1c:	tbnz	w0, #31, 405c3c <ferror@plt+0x333c>
  405c20:	adrp	x1, 40a000 <ferror@plt+0x7700>
  405c24:	adrp	x2, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  405c28:	add	x1, x1, #0x76c
  405c2c:	add	x2, x2, #0xde0
  405c30:	add	x0, sp, #0x510
  405c34:	mov	w3, wzr
  405c38:	bl	414314 <ferror@plt+0x11a14>
  405c3c:	add	x0, sp, #0x510
  405c40:	bl	4136fc <ferror@plt+0x10dfc>
  405c44:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  405c48:	adrp	x9, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  405c4c:	ldr	w8, [x8, #3612]
  405c50:	ldr	w9, [x9, #3628]
  405c54:	orr	w8, w9, w8
  405c58:	cbz	w8, 405cb0 <ferror@plt+0x33b0>
  405c5c:	adrp	x21, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  405c60:	mov	x20, xzr
  405c64:	add	x21, x21, #0xe48
  405c68:	b	405c78 <ferror@plt+0x3378>
  405c6c:	add	x20, x20, #0x1
  405c70:	cmp	x20, #0x100
  405c74:	b.eq	405cb0 <ferror@plt+0x33b0>  // b.none
  405c78:	ldr	x19, [x21, x20, lsl #3]
  405c7c:	cbz	x19, 405c6c <ferror@plt+0x336c>
  405c80:	ldr	x0, [x19, #24]
  405c84:	bl	402650 <free@plt>
  405c88:	ldr	x0, [x19, #32]
  405c8c:	bl	402650 <free@plt>
  405c90:	ldr	x0, [x19, #40]
  405c94:	bl	402650 <free@plt>
  405c98:	ldr	x22, [x19]
  405c9c:	mov	x0, x19
  405ca0:	bl	402650 <free@plt>
  405ca4:	mov	x19, x22
  405ca8:	cbnz	x22, 405c80 <ferror@plt+0x3380>
  405cac:	b	405c6c <ferror@plt+0x336c>
  405cb0:	bl	406794 <ferror@plt+0x3e94>
  405cb4:	mov	w0, wzr
  405cb8:	add	sp, sp, #0x4, lsl #12
  405cbc:	add	sp, sp, #0x5c0
  405cc0:	ldp	x20, x19, [sp, #80]
  405cc4:	ldp	x22, x21, [sp, #64]
  405cc8:	ldp	x24, x23, [sp, #48]
  405ccc:	ldp	x26, x25, [sp, #32]
  405cd0:	ldp	x28, x27, [sp, #16]
  405cd4:	ldp	x29, x30, [sp], #96
  405cd8:	ret
  405cdc:	adrp	x0, 419000 <ferror@plt+0x16700>
  405ce0:	add	x0, x0, #0x4e0
  405ce4:	bl	402280 <perror@plt>
  405ce8:	b	405a08 <ferror@plt+0x3108>
  405cec:	ldr	w8, [sp, #1296]
  405cf0:	cmp	w8, #0x23
  405cf4:	b.hi	405dac <ferror@plt+0x34ac>  // b.pmore
  405cf8:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  405cfc:	ldr	x3, [x8, #3496]
  405d00:	adrp	x0, 419000 <ferror@plt+0x16700>
  405d04:	add	x0, x0, #0x552
  405d08:	mov	w1, #0x10                  	// #16
  405d0c:	b	405d78 <ferror@plt+0x3478>
  405d10:	add	x0, sp, #0x510
  405d14:	sub	x1, x29, #0xb0
  405d18:	mov	w2, #0x24                  	// #36
  405d1c:	str	w19, [sp, #1328]
  405d20:	bl	4140d4 <ferror@plt+0x117d4>
  405d24:	tbnz	w0, #31, 405dd8 <ferror@plt+0x34d8>
  405d28:	adrp	x1, 40a000 <ferror@plt+0x7700>
  405d2c:	adrp	x2, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  405d30:	add	x1, x1, #0x41c
  405d34:	add	x2, x2, #0xde0
  405d38:	add	x0, sp, #0x510
  405d3c:	mov	w3, wzr
  405d40:	bl	414314 <ferror@plt+0x11a14>
  405d44:	mov	w19, w0
  405d48:	add	x0, sp, #0x510
  405d4c:	bl	4136fc <ferror@plt+0x10dfc>
  405d50:	cbnz	w19, 404918 <ferror@plt+0x2018>
  405d54:	b	404a98 <ferror@plt+0x2198>
  405d58:	add	x0, sp, #0x510
  405d5c:	bl	4136fc <ferror@plt+0x10dfc>
  405d60:	b	404c5c <ferror@plt+0x235c>
  405d64:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  405d68:	ldr	x3, [x8, #3496]
  405d6c:	adrp	x0, 419000 <ferror@plt+0x16700>
  405d70:	add	x0, x0, #0x517
  405d74:	mov	w1, #0x24                  	// #36
  405d78:	mov	w2, #0x1                   	// #1
  405d7c:	bl	4026c0 <fwrite@plt>
  405d80:	b	4057cc <ferror@plt+0x2ecc>
  405d84:	adrp	x0, 419000 <ferror@plt+0x16700>
  405d88:	add	x0, x0, #0x4f5
  405d8c:	bl	402280 <perror@plt>
  405d90:	b	4057c0 <ferror@plt+0x2ec0>
  405d94:	mov	x0, x19
  405d98:	bl	402900 <ferror@plt>
  405d9c:	cbz	w0, 4057c0 <ferror@plt+0x2ec0>
  405da0:	adrp	x0, 419000 <ferror@plt+0x16700>
  405da4:	add	x0, x0, #0x53c
  405da8:	b	405d8c <ferror@plt+0x348c>
  405dac:	ldr	w8, [sp, #1312]
  405db0:	neg	w20, w8
  405db4:	bl	402860 <__errno_location@plt>
  405db8:	str	w20, [x0]
  405dbc:	adrp	x0, 419000 <ferror@plt+0x16700>
  405dc0:	add	x0, x0, #0x563
  405dc4:	bl	402280 <perror@plt>
  405dc8:	b	4057cc <ferror@plt+0x2ecc>
  405dcc:	add	x0, sp, #0x510
  405dd0:	bl	4136fc <ferror@plt+0x10dfc>
  405dd4:	b	404b20 <ferror@plt+0x2220>
  405dd8:	add	x0, sp, #0x510
  405ddc:	bl	4136fc <ferror@plt+0x10dfc>
  405de0:	b	404918 <ferror@plt+0x2018>
  405de4:	bl	402860 <__errno_location@plt>
  405de8:	mov	w8, #0xc                   	// #12
  405dec:	str	w8, [x0]
  405df0:	b	405a08 <ferror@plt+0x3108>
  405df4:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  405df8:	ldr	x0, [x8, #3496]
  405dfc:	adrp	x1, 417000 <ferror@plt+0x14700>
  405e00:	add	x1, x1, #0x84f
  405e04:	mov	x2, x20
  405e08:	bl	4028c0 <fprintf@plt>
  405e0c:	bl	405fdc <ferror@plt+0x36dc>
  405e10:	adrp	x0, 417000 <ferror@plt+0x14700>
  405e14:	adrp	x1, 416000 <ferror@plt+0x13700>
  405e18:	add	x0, x0, #0x8a1
  405e1c:	add	x1, x1, #0x538
  405e20:	bl	402840 <printf@plt>
  405e24:	mov	w0, wzr
  405e28:	bl	402260 <exit@plt>
  405e2c:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  405e30:	ldr	w9, [x8, #3628]
  405e34:	add	w9, w9, #0x1
  405e38:	str	w9, [x8, #3628]
  405e3c:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  405e40:	ldr	x3, [x8, #3496]
  405e44:	adrp	x0, 417000 <ferror@plt+0x14700>
  405e48:	add	x0, x0, #0x8bc
  405e4c:	mov	w1, #0x1c                  	// #28
  405e50:	mov	w2, #0x1                   	// #1
  405e54:	bl	4026c0 <fwrite@plt>
  405e58:	mov	w0, #0x1                   	// #1
  405e5c:	bl	402260 <exit@plt>
  405e60:	bl	40dbc4 <ferror@plt+0xb2c4>
  405e64:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  405e68:	ldr	x3, [x8, #3496]
  405e6c:	adrp	x0, 417000 <ferror@plt+0x14700>
  405e70:	add	x0, x0, #0xabe
  405e74:	mov	w1, #0x1c                  	// #28
  405e78:	mov	w2, #0x1                   	// #1
  405e7c:	bl	4026c0 <fwrite@plt>
  405e80:	bl	402580 <abort@plt>
  405e84:	mov	w0, #0x1                   	// #1
  405e88:	bl	402260 <exit@plt>
  405e8c:	adrp	x1, 417000 <ferror@plt+0x14700>
  405e90:	add	x1, x1, #0x82e
  405e94:	mov	x0, x19
  405e98:	bl	4025e0 <strcmp@plt>
  405e9c:	cbnz	w0, 405f58 <ferror@plt+0x3658>
  405ea0:	bl	405fc0 <ferror@plt+0x36c0>
  405ea4:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  405ea8:	ldr	x3, [x8, #3496]
  405eac:	adrp	x0, 417000 <ferror@plt+0x14700>
  405eb0:	add	x0, x0, #0x874
  405eb4:	mov	w1, #0x1a                  	// #26
  405eb8:	mov	w2, #0x1                   	// #1
  405ebc:	bl	4026c0 <fwrite@plt>
  405ec0:	mov	w0, #0xffffffff            	// #-1
  405ec4:	bl	402260 <exit@plt>
  405ec8:	adrp	x0, 417000 <ferror@plt+0x14700>
  405ecc:	add	x0, x0, #0x88f
  405ed0:	bl	402280 <perror@plt>
  405ed4:	mov	w0, #0xffffffff            	// #-1
  405ed8:	bl	402260 <exit@plt>
  405edc:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  405ee0:	ldr	x3, [x8, #3496]
  405ee4:	adrp	x0, 417000 <ferror@plt+0x14700>
  405ee8:	add	x0, x0, #0x8f0
  405eec:	b	405f18 <ferror@plt+0x3618>
  405ef0:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  405ef4:	ldr	x3, [x8, #3496]
  405ef8:	adrp	x0, 417000 <ferror@plt+0x14700>
  405efc:	add	x0, x0, #0x920
  405f00:	mov	w1, #0x2a                  	// #42
  405f04:	b	405f1c <ferror@plt+0x361c>
  405f08:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  405f0c:	ldr	x3, [x8, #3496]
  405f10:	adrp	x0, 417000 <ferror@plt+0x14700>
  405f14:	add	x0, x0, #0x94b
  405f18:	mov	w1, #0x2f                  	// #47
  405f1c:	mov	w2, #0x1                   	// #1
  405f20:	bl	4026c0 <fwrite@plt>
  405f24:	mov	w0, wzr
  405f28:	bl	402260 <exit@plt>
  405f2c:	tbnz	w8, #0, 405f74 <ferror@plt+0x3674>
  405f30:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  405f34:	ldr	x3, [x8, #3496]
  405f38:	adrp	x0, 417000 <ferror@plt+0x14700>
  405f3c:	add	x0, x0, #0x97b
  405f40:	mov	w1, #0x31                  	// #49
  405f44:	b	405f1c <ferror@plt+0x361c>
  405f48:	bl	406694 <ferror@plt+0x3d94>
  405f4c:	bl	402260 <exit@plt>
  405f50:	mov	w0, wzr
  405f54:	bl	402260 <exit@plt>
  405f58:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  405f5c:	ldr	x0, [x8, #3496]
  405f60:	adrp	x1, 417000 <ferror@plt+0x14700>
  405f64:	add	x1, x1, #0x833
  405f68:	mov	x2, x19
  405f6c:	bl	4028c0 <fprintf@plt>
  405f70:	bl	405fdc <ferror@plt+0x36dc>
  405f74:	ldr	x8, [sp, #48]
  405f78:	ldrb	w8, [x8]
  405f7c:	cmp	w8, #0x2d
  405f80:	b.ne	405f90 <ferror@plt+0x3690>  // b.any
  405f84:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  405f88:	ldr	x19, [x8, #3520]
  405f8c:	b	405fa4 <ferror@plt+0x36a4>
  405f90:	ldr	x0, [sp, #48]
  405f94:	adrp	x1, 419000 <ferror@plt+0x16700>
  405f98:	add	x1, x1, #0x41d
  405f9c:	bl	402720 <fopen64@plt>
  405fa0:	mov	x19, x0
  405fa4:	mov	w1, #0x6                   	// #6
  405fa8:	mov	x0, x19
  405fac:	bl	406278 <ferror@plt+0x3978>
  405fb0:	mov	x0, x19
  405fb4:	bl	4026f0 <fflush@plt>
  405fb8:	mov	w0, wzr
  405fbc:	bl	402260 <exit@plt>
  405fc0:	stp	x29, x30, [sp, #-16]!
  405fc4:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  405fc8:	ldr	x0, [x8, #3520]
  405fcc:	mov	x29, sp
  405fd0:	bl	406b3c <ferror@plt+0x423c>
  405fd4:	mov	w0, wzr
  405fd8:	bl	402260 <exit@plt>
  405fdc:	stp	x29, x30, [sp, #-16]!
  405fe0:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  405fe4:	ldr	x0, [x8, #3496]
  405fe8:	mov	x29, sp
  405fec:	bl	406b3c <ferror@plt+0x423c>
  405ff0:	mov	w0, #0xffffffff            	// #-1
  405ff4:	bl	402260 <exit@plt>
  405ff8:	stp	x29, x30, [sp, #-32]!
  405ffc:	adrp	x1, 418000 <ferror@plt+0x15700>
  406000:	add	x1, x1, #0x896
  406004:	str	x19, [sp, #16]
  406008:	mov	x29, sp
  40600c:	mov	x19, x0
  406010:	bl	4024e0 <strcasecmp@plt>
  406014:	cbz	w0, 4061b0 <ferror@plt+0x38b0>
  406018:	adrp	x1, 418000 <ferror@plt+0x15700>
  40601c:	add	x1, x1, #0x89c
  406020:	mov	x0, x19
  406024:	bl	4024e0 <strcasecmp@plt>
  406028:	cbz	w0, 4061b0 <ferror@plt+0x38b0>
  40602c:	adrp	x1, 418000 <ferror@plt+0x15700>
  406030:	add	x1, x1, #0x8a3
  406034:	mov	x0, x19
  406038:	bl	4024e0 <strcasecmp@plt>
  40603c:	cbz	w0, 4061c0 <ferror@plt+0x38c0>
  406040:	adrp	x1, 418000 <ferror@plt+0x15700>
  406044:	add	x1, x1, #0x830
  406048:	mov	x0, x19
  40604c:	bl	4024e0 <strcasecmp@plt>
  406050:	cbz	w0, 4061c8 <ferror@plt+0x38c8>
  406054:	adrp	x1, 417000 <ferror@plt+0x14700>
  406058:	add	x1, x1, #0x8ec
  40605c:	mov	x0, x19
  406060:	bl	4024e0 <strcasecmp@plt>
  406064:	cbz	w0, 4061d0 <ferror@plt+0x38d0>
  406068:	adrp	x1, 418000 <ferror@plt+0x15700>
  40606c:	add	x1, x1, #0x870
  406070:	mov	x0, x19
  406074:	bl	4024e0 <strcasecmp@plt>
  406078:	cbz	w0, 4061d8 <ferror@plt+0x38d8>
  40607c:	adrp	x1, 418000 <ferror@plt+0x15700>
  406080:	add	x1, x1, #0x8ab
  406084:	mov	x0, x19
  406088:	bl	4024e0 <strcasecmp@plt>
  40608c:	cbz	w0, 4061e0 <ferror@plt+0x38e0>
  406090:	adrp	x1, 418000 <ferror@plt+0x15700>
  406094:	add	x1, x1, #0x8b8
  406098:	mov	x0, x19
  40609c:	bl	4024e0 <strcasecmp@plt>
  4060a0:	cbz	w0, 4061e8 <ferror@plt+0x38e8>
  4060a4:	adrp	x1, 418000 <ferror@plt+0x15700>
  4060a8:	add	x1, x1, #0x8bf
  4060ac:	mov	x0, x19
  4060b0:	bl	4024e0 <strcasecmp@plt>
  4060b4:	cbz	w0, 4061f0 <ferror@plt+0x38f0>
  4060b8:	adrp	x1, 418000 <ferror@plt+0x15700>
  4060bc:	add	x1, x1, #0x828
  4060c0:	mov	x0, x19
  4060c4:	bl	4024e0 <strcasecmp@plt>
  4060c8:	cbz	w0, 4061f8 <ferror@plt+0x38f8>
  4060cc:	adrp	x1, 418000 <ferror@plt+0x15700>
  4060d0:	add	x1, x1, #0x830
  4060d4:	mov	x0, x19
  4060d8:	bl	4024e0 <strcasecmp@plt>
  4060dc:	cbz	w0, 406200 <ferror@plt+0x3900>
  4060e0:	adrp	x1, 418000 <ferror@plt+0x15700>
  4060e4:	add	x1, x1, #0x83c
  4060e8:	mov	x0, x19
  4060ec:	bl	4024e0 <strcasecmp@plt>
  4060f0:	cbz	w0, 406208 <ferror@plt+0x3908>
  4060f4:	adrp	x1, 418000 <ferror@plt+0x15700>
  4060f8:	add	x1, x1, #0x845
  4060fc:	mov	x0, x19
  406100:	bl	4024e0 <strcasecmp@plt>
  406104:	cbz	w0, 406210 <ferror@plt+0x3910>
  406108:	adrp	x1, 418000 <ferror@plt+0x15700>
  40610c:	add	x1, x1, #0x84e
  406110:	mov	x0, x19
  406114:	bl	4024e0 <strcasecmp@plt>
  406118:	cbz	w0, 406218 <ferror@plt+0x3918>
  40611c:	adrp	x1, 418000 <ferror@plt+0x15700>
  406120:	add	x1, x1, #0x859
  406124:	mov	x0, x19
  406128:	bl	4024e0 <strcasecmp@plt>
  40612c:	cbz	w0, 406220 <ferror@plt+0x3920>
  406130:	adrp	x1, 418000 <ferror@plt+0x15700>
  406134:	add	x1, x1, #0x864
  406138:	mov	x0, x19
  40613c:	bl	4024e0 <strcasecmp@plt>
  406140:	cbz	w0, 406228 <ferror@plt+0x3928>
  406144:	adrp	x1, 418000 <ferror@plt+0x15700>
  406148:	add	x1, x1, #0x86e
  40614c:	mov	x0, x19
  406150:	bl	4024e0 <strcasecmp@plt>
  406154:	cbz	w0, 406230 <ferror@plt+0x3930>
  406158:	adrp	x1, 418000 <ferror@plt+0x15700>
  40615c:	add	x1, x1, #0x87a
  406160:	mov	x0, x19
  406164:	bl	4024e0 <strcasecmp@plt>
  406168:	cbz	w0, 406238 <ferror@plt+0x3938>
  40616c:	adrp	x1, 418000 <ferror@plt+0x15700>
  406170:	add	x1, x1, #0x885
  406174:	mov	x0, x19
  406178:	bl	4024e0 <strcasecmp@plt>
  40617c:	cbz	w0, 406240 <ferror@plt+0x3940>
  406180:	adrp	x1, 417000 <ferror@plt+0x14700>
  406184:	add	x1, x1, #0x9f4
  406188:	mov	x0, x19
  40618c:	bl	4024e0 <strcasecmp@plt>
  406190:	cbz	w0, 406248 <ferror@plt+0x3948>
  406194:	adrp	x1, 418000 <ferror@plt+0x15700>
  406198:	add	x1, x1, #0x88e
  40619c:	mov	x0, x19
  4061a0:	bl	4024e0 <strcasecmp@plt>
  4061a4:	cbnz	w0, 406258 <ferror@plt+0x3958>
  4061a8:	mov	w8, #0xb                   	// #11
  4061ac:	b	40624c <ferror@plt+0x394c>
  4061b0:	mov	w0, #0x80                  	// #128
  4061b4:	ldr	x19, [sp, #16]
  4061b8:	ldp	x29, x30, [sp], #32
  4061bc:	ret
  4061c0:	mov	w0, #0x8                   	// #8
  4061c4:	b	4061b4 <ferror@plt+0x38b4>
  4061c8:	mov	w0, #0x2                   	// #2
  4061cc:	b	4061b4 <ferror@plt+0x38b4>
  4061d0:	mov	w0, #0xfff                 	// #4095
  4061d4:	b	4061b4 <ferror@plt+0x38b4>
  4061d8:	mov	w0, #0xb7f                 	// #2943
  4061dc:	b	4061b4 <ferror@plt+0x38b4>
  4061e0:	mov	w0, #0xb7b                 	// #2939
  4061e4:	b	4061b4 <ferror@plt+0x38b4>
  4061e8:	mov	w0, #0x48                  	// #72
  4061ec:	b	4061b4 <ferror@plt+0x38b4>
  4061f0:	mov	w0, #0xfb7                 	// #4023
  4061f4:	b	4061b4 <ferror@plt+0x38b4>
  4061f8:	mov	w8, wzr
  4061fc:	b	40624c <ferror@plt+0x394c>
  406200:	mov	w8, #0x1                   	// #1
  406204:	b	40624c <ferror@plt+0x394c>
  406208:	mov	w8, #0x2                   	// #2
  40620c:	b	40624c <ferror@plt+0x394c>
  406210:	mov	w8, #0x3                   	// #3
  406214:	b	40624c <ferror@plt+0x394c>
  406218:	mov	w8, #0x4                   	// #4
  40621c:	b	40624c <ferror@plt+0x394c>
  406220:	mov	w8, #0x5                   	// #5
  406224:	b	40624c <ferror@plt+0x394c>
  406228:	mov	w8, #0x6                   	// #6
  40622c:	b	40624c <ferror@plt+0x394c>
  406230:	mov	w8, #0x7                   	// #7
  406234:	b	40624c <ferror@plt+0x394c>
  406238:	mov	w8, #0x8                   	// #8
  40623c:	b	40624c <ferror@plt+0x394c>
  406240:	mov	w8, #0x9                   	// #9
  406244:	b	40624c <ferror@plt+0x394c>
  406248:	mov	w8, #0xa                   	// #10
  40624c:	mov	w9, #0x1                   	// #1
  406250:	lsl	w0, w9, w8
  406254:	b	4061b4 <ferror@plt+0x38b4>
  406258:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  40625c:	ldr	x0, [x8, #3496]
  406260:	adrp	x1, 418000 <ferror@plt+0x15700>
  406264:	add	x1, x1, #0x8c3
  406268:	mov	x2, x19
  40626c:	bl	4028c0 <fprintf@plt>
  406270:	mov	w0, #0xffffffff            	// #-1
  406274:	bl	402260 <exit@plt>
  406278:	stp	x29, x30, [sp, #-96]!
  40627c:	stp	x28, x27, [sp, #16]
  406280:	stp	x26, x25, [sp, #32]
  406284:	stp	x24, x23, [sp, #48]
  406288:	stp	x22, x21, [sp, #64]
  40628c:	stp	x20, x19, [sp, #80]
  406290:	mov	x29, sp
  406294:	sub	sp, sp, #0x210
  406298:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  40629c:	mov	w19, w1
  4062a0:	mov	x20, x0
  4062a4:	add	x8, x8, #0xde0
  4062a8:	str	w1, [sp, #24]
  4062ac:	add	x0, sp, #0x60
  4062b0:	mov	w2, #0x4                   	// #4
  4062b4:	mov	w1, wzr
  4062b8:	str	x8, [sp, #16]
  4062bc:	str	xzr, [sp, #32]
  4062c0:	bl	41372c <ferror@plt+0x10e2c>
  4062c4:	cbz	w0, 4062f0 <ferror@plt+0x39f0>
  4062c8:	mov	w21, #0xffffffff            	// #-1
  4062cc:	mov	w0, w21
  4062d0:	add	sp, sp, #0x210
  4062d4:	ldp	x20, x19, [sp, #80]
  4062d8:	ldp	x22, x21, [sp, #64]
  4062dc:	ldp	x24, x23, [sp, #48]
  4062e0:	ldp	x26, x25, [sp, #32]
  4062e4:	ldp	x28, x27, [sp, #16]
  4062e8:	ldp	x29, x30, [sp], #96
  4062ec:	ret
  4062f0:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4062f4:	ldrb	w8, [x8, #3576]
  4062f8:	cbz	w8, 406324 <ferror@plt+0x3a24>
  4062fc:	add	x0, sp, #0x28
  406300:	mov	w2, #0x4                   	// #4
  406304:	mov	w1, wzr
  406308:	add	x21, sp, #0x28
  40630c:	bl	41372c <ferror@plt+0x10e2c>
  406310:	cbz	w0, 406320 <ferror@plt+0x3a20>
  406314:	add	x0, sp, #0x60
  406318:	bl	4136fc <ferror@plt+0x10dfc>
  40631c:	b	4062c8 <ferror@plt+0x39c8>
  406320:	str	x21, [sp, #32]
  406324:	adrp	x11, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  406328:	ldr	w11, [x11, #3544]
  40632c:	adrp	x10, 417000 <ferror@plt+0x14700>
  406330:	add	x10, x10, #0x5f0
  406334:	mov	w12, #0x2                   	// #2
  406338:	add	x8, sp, #0x98
  40633c:	ldr	x28, [x10]
  406340:	ldr	w23, [x10, #8]
  406344:	cmp	w11, #0xa
  406348:	mov	w9, #0x12                  	// #18
  40634c:	add	x26, x8, #0x20
  406350:	csel	w8, w11, w12, eq  // eq = none
  406354:	cmp	w19, #0x6
  406358:	mov	w22, #0xe240                	// #57920
  40635c:	add	x13, sp, #0xd8
  406360:	sub	x14, x29, #0x68
  406364:	sub	x15, x29, #0xa8
  406368:	cinc	w9, w9, ne  // ne = any
  40636c:	movk	w22, #0x1, lsl #16
  406370:	movi	v0.2d, #0x0
  406374:	add	x25, x13, #0xc
  406378:	add	x24, x13, #0x10
  40637c:	orr	x27, x14, #0x4
  406380:	str	w9, [sp, #12]
  406384:	add	x9, x15, #0x20
  406388:	str	x20, [sp, #136]
  40638c:	str	w22, [sp, #128]
  406390:	str	x9, [sp]
  406394:	b	4063a4 <ferror@plt+0x3aa4>
  406398:	mov	w8, wzr
  40639c:	movi	v0.2d, #0x0
  4063a0:	cbz	w20, 40667c <ferror@plt+0x3d7c>
  4063a4:	ldr	w21, [sp, #96]
  4063a8:	mov	w20, w8
  4063ac:	mov	x8, #0x48                  	// #72
  4063b0:	movk	x8, #0x14, lsl #32
  4063b4:	movk	x8, #0x301, lsl #48
  4063b8:	stur	x28, [x29, #-240]
  4063bc:	stur	w23, [x29, #-232]
  4063c0:	stur	q0, [x25, #44]
  4063c4:	stp	q0, q0, [x25, #16]
  4063c8:	str	q0, [x25]
  4063cc:	stp	xzr, x8, [sp, #208]
  4063d0:	str	w22, [sp, #224]
  4063d4:	cbz	w20, 406414 <ferror@plt+0x3b14>
  4063d8:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4063dc:	ldrb	w8, [x8, #3604]
  4063e0:	adrp	x9, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4063e4:	ldr	w9, [x9, #3556]
  4063e8:	str	xzr, [x24, #48]
  4063ec:	cmp	w8, #0x1
  4063f0:	stp	q0, q0, [x24, #16]
  4063f4:	str	q0, [x24]
  4063f8:	strb	w20, [sp, #232]
  4063fc:	strb	w19, [sp, #233]
  406400:	str	w9, [sp, #236]
  406404:	b.ne	406480 <ferror@plt+0x3b80>  // b.any
  406408:	mov	w8, #0x41                  	// #65
  40640c:	strb	w8, [sp, #234]
  406410:	b	406484 <ferror@plt+0x3b84>
  406414:	mov	w8, #0x4c                  	// #76
  406418:	str	xzr, [x27, #64]
  40641c:	stp	q0, q0, [x27, #32]
  406420:	stp	q0, q0, [x27]
  406424:	stur	w8, [x29, #-104]
  406428:	mov	w8, #0x301                 	// #769
  40642c:	sturh	w8, [x29, #-98]
  406430:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  406434:	ldr	w8, [x8, #3556]
  406438:	mov	w9, #0x2                   	// #2
  40643c:	cmp	w19, #0x11
  406440:	stur	x28, [x29, #-24]
  406444:	stur	w23, [x29, #-16]
  406448:	stur	w22, [x29, #-96]
  40644c:	sturb	w9, [x29, #-88]
  406450:	stur	w8, [x29, #-36]
  406454:	stur	xzr, [x29, #-112]
  406458:	b.eq	40662c <ferror@plt+0x3d2c>  // b.none
  40645c:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  406460:	ldrb	w8, [x8, #3604]
  406464:	cmp	w8, #0x1
  406468:	ldr	w8, [sp, #12]
  40646c:	sturh	w8, [x29, #-100]
  406470:	b.ne	406548 <ferror@plt+0x3c48>  // b.any
  406474:	mov	w8, #0x41                  	// #65
  406478:	sturb	w8, [x29, #-85]
  40647c:	b	40654c <ferror@plt+0x3c4c>
  406480:	mov	w8, wzr
  406484:	adrp	x9, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  406488:	ldrb	w9, [x9, #3608]
  40648c:	cmp	w9, #0x1
  406490:	b.ne	40649c <ferror@plt+0x3b9c>  // b.any
  406494:	orr	w8, w8, #0xe
  406498:	strb	w8, [sp, #234]
  40649c:	adrp	x9, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4064a0:	ldrb	w9, [x9, #3636]
  4064a4:	cmp	w9, #0x1
  4064a8:	b.ne	4064b4 <ferror@plt+0x3bb4>  // b.any
  4064ac:	orr	w8, w8, #0x30
  4064b0:	strb	w8, [sp, #234]
  4064b4:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4064b8:	ldr	x0, [x8, #3568]
  4064bc:	add	x8, sp, #0xd8
  4064c0:	stur	x8, [x29, #-104]
  4064c4:	mov	w8, #0x48                  	// #72
  4064c8:	stur	x8, [x29, #-96]
  4064cc:	cbz	x0, 40651c <ferror@plt+0x3c1c>
  4064d0:	add	x1, sp, #0xd0
  4064d4:	bl	406f78 <ferror@plt+0x4678>
  4064d8:	mov	w8, #0x1                   	// #1
  4064dc:	cbz	w0, 406520 <ferror@plt+0x3c20>
  4064e0:	sub	x9, x29, #0xa8
  4064e4:	stur	x9, [x29, #-88]
  4064e8:	mov	w9, #0x4                   	// #4
  4064ec:	stur	x9, [x29, #-80]
  4064f0:	ldr	x9, [sp, #208]
  4064f4:	ldr	w10, [sp, #216]
  4064f8:	sturh	w8, [x29, #-166]
  4064fc:	sxtw	x8, w0
  406500:	add	x11, x8, #0x4
  406504:	stp	x9, x8, [x29, #-72]
  406508:	add	w8, w10, w11
  40650c:	str	w8, [sp, #216]
  406510:	mov	w8, #0x3                   	// #3
  406514:	sturh	w11, [x29, #-168]
  406518:	b	406520 <ferror@plt+0x3c20>
  40651c:	mov	w8, #0x1                   	// #1
  406520:	sub	x9, x29, #0xf0
  406524:	str	x9, [sp, #152]
  406528:	mov	w9, #0xc                   	// #12
  40652c:	str	w9, [sp, #160]
  406530:	sub	x9, x29, #0x68
  406534:	add	x1, sp, #0x98
  406538:	stp	x9, x8, [sp, #168]
  40653c:	stp	xzr, xzr, [x26]
  406540:	str	wzr, [x26, #16]
  406544:	b	406610 <ferror@plt+0x3d10>
  406548:	mov	w8, wzr
  40654c:	adrp	x9, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  406550:	ldrb	w9, [x9, #3608]
  406554:	cmp	w9, #0x1
  406558:	b.ne	406564 <ferror@plt+0x3c64>  // b.any
  40655c:	orr	w8, w8, #0xe
  406560:	sturb	w8, [x29, #-85]
  406564:	adrp	x9, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  406568:	ldrb	w9, [x9, #3636]
  40656c:	cmp	w9, #0x1
  406570:	b.ne	40657c <ferror@plt+0x3c7c>  // b.any
  406574:	orr	w8, w8, #0x30
  406578:	sturb	w8, [x29, #-85]
  40657c:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  406580:	ldr	x0, [x8, #3568]
  406584:	sub	x8, x29, #0x68
  406588:	stur	x8, [x29, #-224]
  40658c:	mov	w8, #0x4c                  	// #76
  406590:	stur	x8, [x29, #-216]
  406594:	cbz	x0, 4065e4 <ferror@plt+0x3ce4>
  406598:	sub	x1, x29, #0x70
  40659c:	bl	406f78 <ferror@plt+0x4678>
  4065a0:	mov	w8, #0x1                   	// #1
  4065a4:	cbz	w0, 4065e8 <ferror@plt+0x3ce8>
  4065a8:	sub	x9, x29, #0xb0
  4065ac:	stur	x9, [x29, #-208]
  4065b0:	mov	w9, #0x4                   	// #4
  4065b4:	stur	x9, [x29, #-200]
  4065b8:	ldur	x9, [x29, #-112]
  4065bc:	ldur	w10, [x29, #-104]
  4065c0:	sturh	w8, [x29, #-174]
  4065c4:	sxtw	x8, w0
  4065c8:	add	x11, x8, #0x4
  4065cc:	stp	x9, x8, [x29, #-192]
  4065d0:	add	w8, w10, w11
  4065d4:	stur	w8, [x29, #-104]
  4065d8:	mov	w8, #0x3                   	// #3
  4065dc:	sturh	w11, [x29, #-176]
  4065e0:	b	4065e8 <ferror@plt+0x3ce8>
  4065e4:	mov	w8, #0x1                   	// #1
  4065e8:	sub	x9, x29, #0x18
  4065ec:	stur	x9, [x29, #-168]
  4065f0:	mov	w9, #0xc                   	// #12
  4065f4:	stur	w9, [x29, #-160]
  4065f8:	sub	x9, x29, #0xe0
  4065fc:	stp	x9, x8, [x29, #-152]
  406600:	ldr	x8, [sp]
  406604:	sub	x1, x29, #0xa8
  406608:	stp	xzr, xzr, [x8]
  40660c:	str	wzr, [x8, #16]
  406610:	mov	w0, w21
  406614:	mov	w2, wzr
  406618:	bl	4024a0 <sendmsg@plt>
  40661c:	mov	w8, wzr
  406620:	tbz	x0, #63, 406630 <ferror@plt+0x3d30>
  406624:	mov	w0, w21
  406628:	bl	402540 <close@plt>
  40662c:	mov	w8, #0xffffffff            	// #-1
  406630:	cbnz	w8, 406678 <ferror@plt+0x3d78>
  406634:	adrp	x1, 406000 <ferror@plt+0x3700>
  406638:	add	x0, sp, #0x60
  40663c:	add	x2, sp, #0x10
  406640:	add	x1, x1, #0xd50
  406644:	mov	w3, wzr
  406648:	bl	414314 <ferror@plt+0x11a14>
  40664c:	mov	w21, w0
  406650:	cbnz	w0, 406398 <ferror@plt+0x3a98>
  406654:	cmp	w20, #0x2
  406658:	movi	v0.2d, #0x0
  40665c:	b.ne	40667c <ferror@plt+0x3d7c>  // b.any
  406660:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  406664:	ldr	w8, [x8, #3544]
  406668:	cmp	w8, #0x2
  40666c:	mov	w8, #0xa                   	// #10
  406670:	b.ne	4063a4 <ferror@plt+0x3aa4>  // b.any
  406674:	b	40667c <ferror@plt+0x3d7c>
  406678:	mov	w21, #0xffffffff            	// #-1
  40667c:	add	x0, sp, #0x60
  406680:	bl	4136fc <ferror@plt+0x10dfc>
  406684:	ldr	x0, [sp, #32]
  406688:	cbz	x0, 4062cc <ferror@plt+0x39cc>
  40668c:	bl	4136fc <ferror@plt+0x10dfc>
  406690:	b	4062cc <ferror@plt+0x39cc>
  406694:	sub	sp, sp, #0xa0
  406698:	stp	x20, x19, [sp, #144]
  40669c:	adrp	x19, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4066a0:	add	x19, x19, #0xde0
  4066a4:	ldr	w8, [x19]
  4066a8:	ldr	x10, [x19, #8]
  4066ac:	stp	x29, x30, [sp, #112]
  4066b0:	str	x21, [sp, #128]
  4066b4:	and	w9, w8, #0x1
  4066b8:	lsr	w11, w8, #1
  4066bc:	and	w12, w9, w10, lsr #2
  4066c0:	and	w11, w11, #0x2
  4066c4:	orr	w11, w11, w12
  4066c8:	tst	x10, #0x4
  4066cc:	csel	w20, wzr, w11, eq  // eq = none
  4066d0:	add	x29, sp, #0x70
  4066d4:	tbz	w10, #10, 4066e0 <ferror@plt+0x3de0>
  4066d8:	bfi	w20, w9, #2, #1
  4066dc:	tbnz	w8, #2, 4066e8 <ferror@plt+0x3de8>
  4066e0:	cbnz	w20, 4066ec <ferror@plt+0x3dec>
  4066e4:	b	406700 <ferror@plt+0x3e00>
  4066e8:	orr	w20, w20, #0x8
  4066ec:	add	x0, sp, #0x38
  4066f0:	mov	w2, #0x4                   	// #4
  4066f4:	mov	w1, w20
  4066f8:	bl	41372c <ferror@plt+0x10e2c>
  4066fc:	cbz	w0, 40671c <ferror@plt+0x3e1c>
  406700:	mov	w20, #0xffffffff            	// #-1
  406704:	mov	w0, w20
  406708:	ldp	x20, x19, [sp, #144]
  40670c:	ldr	x21, [sp, #128]
  406710:	ldp	x29, x30, [sp, #112]
  406714:	add	sp, sp, #0xa0
  406718:	ret
  40671c:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  406720:	ldrb	w8, [x8, #3576]
  406724:	str	wzr, [sp, #88]
  406728:	str	wzr, [sp, #64]
  40672c:	cbz	w8, 40675c <ferror@plt+0x3e5c>
  406730:	mov	x0, sp
  406734:	mov	w2, #0x4                   	// #4
  406738:	mov	w1, w20
  40673c:	mov	x21, sp
  406740:	bl	41372c <ferror@plt+0x10e2c>
  406744:	cbz	w0, 406754 <ferror@plt+0x3e54>
  406748:	add	x0, sp, #0x38
  40674c:	bl	4136fc <ferror@plt+0x10dfc>
  406750:	b	406700 <ferror@plt+0x3e00>
  406754:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  406758:	str	x21, [x8, #3584]
  40675c:	adrp	x1, 409000 <ferror@plt+0x6700>
  406760:	add	x1, x1, #0xbe4
  406764:	add	x0, sp, #0x38
  406768:	mov	x2, x19
  40676c:	mov	w3, wzr
  406770:	bl	414314 <ferror@plt+0x11a14>
  406774:	cmp	w0, #0x0
  406778:	add	x0, sp, #0x38
  40677c:	csetm	w20, ne  // ne = any
  406780:	bl	4136fc <ferror@plt+0x10dfc>
  406784:	ldr	x0, [x19, #32]
  406788:	cbz	x0, 406704 <ferror@plt+0x3e04>
  40678c:	bl	4136fc <ferror@plt+0x10dfc>
  406790:	b	406704 <ferror@plt+0x3e04>
  406794:	sub	sp, sp, #0x70
  406798:	stp	x24, x23, [sp, #64]
  40679c:	adrp	x23, 432000 <stdin@@GLIBC_2.17+0x2238>
  4067a0:	ldr	x8, [x23, #1840]
  4067a4:	stp	x29, x30, [sp, #16]
  4067a8:	stp	x28, x27, [sp, #32]
  4067ac:	stp	x26, x25, [sp, #48]
  4067b0:	stp	x22, x21, [sp, #80]
  4067b4:	stp	x20, x19, [sp, #96]
  4067b8:	add	x29, sp, #0x10
  4067bc:	cbz	x8, 406b1c <ferror@plt+0x421c>
  4067c0:	adrp	x9, 432000 <stdin@@GLIBC_2.17+0x2238>
  4067c4:	ldr	x9, [x9, #1832]
  4067c8:	adrp	x24, 432000 <stdin@@GLIBC_2.17+0x2238>
  4067cc:	ldr	x10, [x24, #1848]
  4067d0:	add	x26, x8, #0x10
  4067d4:	ldrh	w9, [x9]
  4067d8:	mov	w0, #0x1                   	// #1
  4067dc:	ldr	x11, [x10, #8]
  4067e0:	and	x8, x9, #0x1
  4067e4:	add	x8, x11, x8
  4067e8:	str	x8, [x10, #8]
  4067ec:	bl	402750 <isatty@plt>
  4067f0:	mov	w19, #0x50                  	// #80
  4067f4:	cbz	w0, 40681c <ferror@plt+0x3f1c>
  4067f8:	add	x2, sp, #0x8
  4067fc:	mov	w0, #0x1                   	// #1
  406800:	mov	w1, #0x5413                	// #21523
  406804:	bl	4028f0 <ioctl@plt>
  406808:	ldrh	w8, [sp, #10]
  40680c:	cmp	w8, #0x0
  406810:	csel	w8, w19, w8, eq  // eq = none
  406814:	cmn	w0, #0x1
  406818:	csel	w19, w19, w8, eq  // eq = none
  40681c:	adrp	x21, 42c000 <memcpy@GLIBC_2.17>
  406820:	adrp	x25, 42c000 <memcpy@GLIBC_2.17>
  406824:	mov	w20, #0x1                   	// #1
  406828:	add	x21, x21, #0x3b0
  40682c:	add	x25, x25, #0x388
  406830:	b	406858 <ferror@plt+0x3f58>
  406834:	cmp	w22, w19
  406838:	csel	w8, w22, w19, lt  // lt = tstop
  40683c:	cmp	w8, #0x0
  406840:	csel	w20, w20, wzr, eq  // eq = none
  406844:	stur	w8, [x21, #-12]
  406848:	sub	x8, x21, x25
  40684c:	cmp	x8, #0x190
  406850:	add	x21, x21, #0x28
  406854:	b.ge	40687c <ferror@plt+0x3f7c>  // b.tcont
  406858:	ldur	w8, [x21, #-16]
  40685c:	cbnz	w8, 406848 <ferror@plt+0x3f48>
  406860:	ldur	w22, [x21, #-8]
  406864:	cbnz	w20, 406834 <ferror@plt+0x3f34>
  406868:	cbz	w22, 406834 <ferror@plt+0x3f34>
  40686c:	ldur	x0, [x21, #-24]
  406870:	bl	402250 <strlen@plt>
  406874:	add	w22, w22, w0
  406878:	b	406834 <ferror@plt+0x3f34>
  40687c:	sub	x27, x25, #0x28
  406880:	mov	w10, wzr
  406884:	mov	w9, wzr
  406888:	mov	x11, x25
  40688c:	mov	x8, x27
  406890:	b	4068b4 <ferror@plt+0x3fb4>
  406894:	mov	w9, w13
  406898:	mov	w10, w12
  40689c:	mov	x12, x8
  4068a0:	add	x11, x11, #0x28
  4068a4:	sub	x8, x11, x25
  4068a8:	cmp	x8, #0x190
  4068ac:	mov	x8, x12
  4068b0:	b.ge	406970 <ferror@plt+0x4070>  // b.tcont
  4068b4:	ldr	w13, [x11, #28]
  4068b8:	cbz	w13, 40689c <ferror@plt+0x3f9c>
  4068bc:	add	w12, w10, #0x1
  4068c0:	add	w13, w13, w9
  4068c4:	add	x14, x11, #0x28
  4068c8:	sub	x15, x14, x25
  4068cc:	cmp	x15, #0x18f
  4068d0:	b.gt	4068e8 <ferror@plt+0x3fe8>
  4068d4:	ldr	w15, [x14, #28]
  4068d8:	add	x14, x14, #0x28
  4068dc:	cbz	w15, 4068c8 <ferror@plt+0x3fc8>
  4068e0:	cmp	w13, w19
  4068e4:	b.lt	406894 <ferror@plt+0x3f94>  // b.tstop
  4068e8:	cmp	w13, w19
  4068ec:	b.ne	406900 <ferror@plt+0x4000>  // b.any
  4068f0:	mov	w9, wzr
  4068f4:	mov	w10, wzr
  4068f8:	mov	x12, x11
  4068fc:	b	4068a0 <ferror@plt+0x3fa0>
  406900:	sub	x14, x11, #0x28
  406904:	cmp	w13, w19
  406908:	csel	w10, w10, w12, gt
  40690c:	csel	x12, x14, x11, gt
  406910:	csel	w9, w9, w13, gt
  406914:	cmp	x12, x8
  406918:	b.ls	406960 <ferror@plt+0x4060>  // b.plast
  40691c:	sub	w11, w19, w9
  406920:	sdiv	w9, w11, w10
  406924:	msub	w11, w9, w10, w11
  406928:	mov	x10, x12
  40692c:	b	40693c <ferror@plt+0x403c>
  406930:	sub	x10, x10, #0x28
  406934:	cmp	x10, x8
  406938:	b.ls	406960 <ferror@plt+0x4060>  // b.plast
  40693c:	ldr	w13, [x10, #28]
  406940:	cbz	w13, 406930 <ferror@plt+0x4030>
  406944:	add	w13, w13, w9
  406948:	str	w13, [x10, #28]
  40694c:	cbz	w11, 406930 <ferror@plt+0x4030>
  406950:	add	w13, w13, #0x1
  406954:	sub	w11, w11, #0x1
  406958:	str	w13, [x10, #28]
  40695c:	b	406930 <ferror@plt+0x4030>
  406960:	mov	w9, wzr
  406964:	mov	w10, wzr
  406968:	mov	x11, x12
  40696c:	b	4068a0 <ferror@plt+0x3fa0>
  406970:	ldr	x8, [x23, #1840]
  406974:	str	x8, [x24, #1848]
  406978:	ldr	w8, [x27, #68]
  40697c:	add	x27, x27, #0x28
  406980:	cbz	w8, 406978 <ferror@plt+0x4078>
  406984:	adrp	x19, 419000 <ferror@plt+0x16700>
  406988:	adrp	x20, 418000 <ferror@plt+0x15700>
  40698c:	mov	w23, wzr
  406990:	adrp	x28, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  406994:	add	x19, x19, #0x61d
  406998:	add	x20, x20, #0xa19
  40699c:	cbz	w23, 4069b4 <ferror@plt+0x40b4>
  4069a0:	ldr	x1, [x27, #16]
  4069a4:	mov	x0, x20
  4069a8:	bl	402840 <printf@plt>
  4069ac:	mov	w21, w0
  4069b0:	b	4069b8 <ferror@plt+0x40b8>
  4069b4:	mov	w21, wzr
  4069b8:	ldr	w8, [x27, #28]
  4069bc:	ldrh	w2, [x26]
  4069c0:	cbz	w8, 406a10 <ferror@plt+0x4110>
  4069c4:	ldr	w9, [x27]
  4069c8:	cbz	w9, 406a10 <ferror@plt+0x4110>
  4069cc:	sub	w8, w8, w2
  4069d0:	cmp	w9, #0x1
  4069d4:	sub	w1, w8, w21
  4069d8:	b.ne	4069f0 <ferror@plt+0x40f0>  // b.any
  4069dc:	add	w8, w1, #0x1
  4069e0:	add	w9, w1, #0x2
  4069e4:	cmp	w8, #0x0
  4069e8:	csinc	w8, w9, w1, lt  // lt = tstop
  4069ec:	asr	w1, w8, #1
  4069f0:	cmp	w1, #0x1
  4069f4:	b.lt	406a10 <ferror@plt+0x4110>  // b.tstop
  4069f8:	mov	w2, #0x20                  	// #32
  4069fc:	mov	x0, x19
  406a00:	bl	402840 <printf@plt>
  406a04:	ldrh	w2, [x26]
  406a08:	mov	w22, w0
  406a0c:	b	406a14 <ferror@plt+0x4114>
  406a10:	mov	w22, wzr
  406a14:	ldr	x3, [x28, #3520]
  406a18:	add	x0, x26, #0x2
  406a1c:	mov	w1, #0x1                   	// #1
  406a20:	add	w23, w23, #0x1
  406a24:	bl	4026c0 <fwrite@plt>
  406a28:	ldr	w8, [x27, #28]
  406a2c:	cbz	w8, 406a80 <ferror@plt+0x4180>
  406a30:	ldr	w9, [x27]
  406a34:	cmp	w9, #0x2
  406a38:	b.eq	406a80 <ferror@plt+0x4180>  // b.none
  406a3c:	add	w10, w22, w21
  406a40:	add	w10, w10, w0
  406a44:	sub	w8, w8, w10
  406a48:	cmp	w8, #0x0
  406a4c:	cinc	w10, w8, lt  // lt = tstop
  406a50:	asr	w10, w10, #1
  406a54:	cmp	w9, #0x1
  406a58:	csel	w1, w10, w8, eq  // eq = none
  406a5c:	cmp	w1, #0x1
  406a60:	b.lt	406a80 <ferror@plt+0x4180>  // b.tstop
  406a64:	mov	w2, #0x20                  	// #32
  406a68:	mov	x0, x19
  406a6c:	bl	402840 <printf@plt>
  406a70:	b	406a80 <ferror@plt+0x4180>
  406a74:	add	x27, x27, #0x28
  406a78:	ldr	w8, [x27, #24]
  406a7c:	cbz	w8, 406aa4 <ferror@plt+0x41a4>
  406a80:	sub	x8, x27, x25
  406a84:	cmp	x8, #0x168
  406a88:	b.ne	406a74 <ferror@plt+0x4174>  // b.any
  406a8c:	mov	w0, #0xa                   	// #10
  406a90:	bl	402880 <putchar@plt>
  406a94:	mov	w23, wzr
  406a98:	mov	x27, x25
  406a9c:	ldr	w8, [x27, #24]
  406aa0:	cbnz	w8, 406a80 <ferror@plt+0x4180>
  406aa4:	ldrh	w9, [x26]
  406aa8:	ldr	x8, [x24, #1848]
  406aac:	add	w9, w9, #0x1
  406ab0:	ldr	x10, [x8, #8]
  406ab4:	and	x9, x9, #0x1fffe
  406ab8:	add	x9, x26, x9
  406abc:	add	x26, x9, #0x2
  406ac0:	cmp	x26, x10
  406ac4:	b.ne	40699c <ferror@plt+0x409c>  // b.any
  406ac8:	ldr	x8, [x8]
  406acc:	add	x26, x8, #0x10
  406ad0:	str	x8, [x24, #1848]
  406ad4:	cbnz	x8, 40699c <ferror@plt+0x409c>
  406ad8:	cbz	w23, 406ae4 <ferror@plt+0x41e4>
  406adc:	mov	w0, #0xa                   	// #10
  406ae0:	bl	402880 <putchar@plt>
  406ae4:	adrp	x19, 432000 <stdin@@GLIBC_2.17+0x2238>
  406ae8:	ldr	x0, [x19, #1840]
  406aec:	str	x0, [x24, #1848]
  406af0:	cbz	x0, 406b08 <ferror@plt+0x4208>
  406af4:	ldr	x8, [x0]
  406af8:	str	x8, [x24, #1848]
  406afc:	bl	402650 <free@plt>
  406b00:	ldr	x0, [x24, #1848]
  406b04:	cbnz	x0, 406af4 <ferror@plt+0x41f4>
  406b08:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x2238>
  406b0c:	adrp	x9, 42c000 <memcpy@GLIBC_2.17>
  406b10:	str	xzr, [x19, #1840]
  406b14:	str	wzr, [x8, #1856]
  406b18:	str	x25, [x9, #1304]
  406b1c:	ldp	x20, x19, [sp, #96]
  406b20:	ldp	x22, x21, [sp, #80]
  406b24:	ldp	x24, x23, [sp, #64]
  406b28:	ldp	x26, x25, [sp, #48]
  406b2c:	ldp	x28, x27, [sp, #32]
  406b30:	ldp	x29, x30, [sp, #16]
  406b34:	add	sp, sp, #0x70
  406b38:	ret
  406b3c:	adrp	x8, 417000 <ferror@plt+0x14700>
  406b40:	add	x8, x8, #0xadb
  406b44:	mov	w1, #0xb29                 	// #2857
  406b48:	mov	w2, #0x1                   	// #1
  406b4c:	mov	x3, x0
  406b50:	mov	x0, x8
  406b54:	b	4026c0 <fwrite@plt>
  406b58:	stp	x29, x30, [sp, #-32]!
  406b5c:	stp	x28, x19, [sp, #16]
  406b60:	mov	x29, sp
  406b64:	sub	sp, sp, #0x200
  406b68:	mov	x19, x1
  406b6c:	adrp	x1, 418000 <ferror@plt+0x15700>
  406b70:	add	x1, x1, #0x7b3
  406b74:	add	x2, sp, #0x100
  406b78:	mov	x3, sp
  406b7c:	bl	4027e0 <__isoc99_sscanf@plt>
  406b80:	cmp	w0, #0x2
  406b84:	b.ne	406d18 <ferror@plt+0x4418>  // b.any
  406b88:	ldr	x8, [sp, #256]
  406b8c:	mov	x10, #0x6f73                	// #28531
  406b90:	ldrb	w9, [sp, #264]
  406b94:	movk	x10, #0x6b63, lsl #16
  406b98:	movk	x10, #0x7465, lsl #32
  406b9c:	movk	x10, #0x3a73, lsl #48
  406ba0:	eor	x8, x8, x10
  406ba4:	orr	x8, x8, x9
  406ba8:	cbz	x8, 406cd0 <ferror@plt+0x43d0>
  406bac:	ldr	w9, [sp, #256]
  406bb0:	ldrb	w10, [sp, #260]
  406bb4:	mov	w8, #0x4354                	// #17236
  406bb8:	movk	w8, #0x3a50, lsl #16
  406bbc:	add	w11, w8, #0x101
  406bc0:	eor	w9, w9, w11
  406bc4:	orr	w9, w9, w10
  406bc8:	cbz	w9, 406ce4 <ferror@plt+0x43e4>
  406bcc:	ldr	w10, [sp, #256]
  406bd0:	ldrh	w11, [sp, #260]
  406bd4:	mov	w9, #0x4354                	// #17236
  406bd8:	movk	w9, #0x3650, lsl #16
  406bdc:	mov	w12, #0x3a                  	// #58
  406be0:	add	w13, w9, #0x101
  406be4:	eor	w10, w10, w13
  406be8:	eor	w11, w11, w12
  406bec:	orr	w10, w10, w11
  406bf0:	cbz	w10, 406cec <ferror@plt+0x43ec>
  406bf4:	ldr	w10, [sp, #256]
  406bf8:	ldrb	w11, [sp, #260]
  406bfc:	mov	w12, #0x4152                	// #16722
  406c00:	movk	w12, #0x3a57, lsl #16
  406c04:	eor	w10, w10, w12
  406c08:	orr	w10, w10, w11
  406c0c:	cbz	w10, 406cf4 <ferror@plt+0x43f4>
  406c10:	ldr	w11, [sp, #256]
  406c14:	ldrh	w12, [sp, #260]
  406c18:	mov	w13, #0x4152                	// #16722
  406c1c:	movk	w13, #0x3657, lsl #16
  406c20:	mov	w10, #0x3a                  	// #58
  406c24:	eor	w11, w11, w13
  406c28:	eor	w12, w12, w10
  406c2c:	orr	w11, w11, w12
  406c30:	cbz	w11, 406cfc <ferror@plt+0x43fc>
  406c34:	ldr	w11, [sp, #256]
  406c38:	ldrh	w12, [sp, #260]
  406c3c:	eor	w9, w11, w9
  406c40:	eor	w10, w12, w10
  406c44:	orr	w9, w9, w10
  406c48:	cbz	w9, 406d04 <ferror@plt+0x4404>
  406c4c:	ldr	w10, [sp, #256]
  406c50:	ldrh	w11, [sp, #260]
  406c54:	mov	w9, #0x5246                	// #21062
  406c58:	movk	w9, #0x4741, lsl #16
  406c5c:	mov	w12, #0x3a                  	// #58
  406c60:	eor	w10, w10, w9
  406c64:	eor	w11, w11, w12
  406c68:	orr	w10, w10, w11
  406c6c:	cbz	w10, 406d28 <ferror@plt+0x4428>
  406c70:	add	x11, sp, #0x4
  406c74:	ldr	w10, [sp, #256]
  406c78:	ldur	w11, [x11, #255]
  406c7c:	mov	w12, #0x3647                	// #13895
  406c80:	movk	w12, #0x3a, lsl #16
  406c84:	eor	w9, w10, w9
  406c88:	eor	w10, w11, w12
  406c8c:	orr	w9, w9, w10
  406c90:	cbz	w9, 406d34 <ferror@plt+0x4434>
  406c94:	ldr	w9, [sp, #256]
  406c98:	ldrb	w10, [sp, #260]
  406c9c:	eor	w8, w9, w8
  406ca0:	orr	w8, w8, w10
  406ca4:	cbnz	w8, 406d18 <ferror@plt+0x4418>
  406ca8:	adrp	x1, 418000 <ferror@plt+0x15700>
  406cac:	add	x2, x19, #0x14
  406cb0:	add	x3, x19, #0xc
  406cb4:	add	x4, x19, #0x10
  406cb8:	add	x5, x19, #0x8
  406cbc:	add	x6, x19, #0x4
  406cc0:	add	x1, x1, #0x7f7
  406cc4:	mov	x0, sp
  406cc8:	bl	4027e0 <__isoc99_sscanf@plt>
  406ccc:	b	406d18 <ferror@plt+0x4418>
  406cd0:	adrp	x1, 418000 <ferror@plt+0x15700>
  406cd4:	add	x1, x1, #0x80b
  406cd8:	mov	x0, sp
  406cdc:	mov	x2, x19
  406ce0:	b	406d14 <ferror@plt+0x4414>
  406ce4:	add	x2, x19, #0x18
  406ce8:	b	406d08 <ferror@plt+0x4408>
  406cec:	add	x2, x19, #0x2c
  406cf0:	b	406d08 <ferror@plt+0x4408>
  406cf4:	add	x2, x19, #0x1c
  406cf8:	b	406d08 <ferror@plt+0x4408>
  406cfc:	add	x2, x19, #0x30
  406d00:	b	406d08 <ferror@plt+0x4408>
  406d04:	add	x2, x19, #0x28
  406d08:	adrp	x1, 418000 <ferror@plt+0x15700>
  406d0c:	add	x1, x1, #0x80b
  406d10:	mov	x0, sp
  406d14:	bl	4027e0 <__isoc99_sscanf@plt>
  406d18:	add	sp, sp, #0x200
  406d1c:	ldp	x28, x19, [sp, #16]
  406d20:	ldp	x29, x30, [sp], #32
  406d24:	ret
  406d28:	add	x2, x19, #0x20
  406d2c:	add	x3, x19, #0x24
  406d30:	b	406d3c <ferror@plt+0x443c>
  406d34:	add	x2, x19, #0x34
  406d38:	add	x3, x19, #0x38
  406d3c:	adrp	x1, 418000 <ferror@plt+0x15700>
  406d40:	add	x1, x1, #0x806
  406d44:	mov	x0, sp
  406d48:	bl	4027e0 <__isoc99_sscanf@plt>
  406d4c:	b	406d18 <ferror@plt+0x4418>
  406d50:	stp	x29, x30, [sp, #-64]!
  406d54:	stp	x28, x23, [sp, #16]
  406d58:	stp	x22, x21, [sp, #32]
  406d5c:	stp	x20, x19, [sp, #48]
  406d60:	mov	x29, sp
  406d64:	sub	sp, sp, #0x310
  406d68:	mov	x20, x1
  406d6c:	mov	x19, x0
  406d70:	add	x0, sp, #0x8
  406d74:	mov	w2, #0x268                 	// #616
  406d78:	mov	w1, wzr
  406d7c:	add	x21, sp, #0x8
  406d80:	bl	402480 <memset@plt>
  406d84:	ldr	x8, [x20]
  406d88:	ldrb	w9, [x19, #16]
  406d8c:	ldr	x8, [x8, #8]
  406d90:	lsr	x8, x8, x9
  406d94:	tbz	w8, #0, 406f5c <ferror@plt+0x465c>
  406d98:	ldr	w8, [x19]
  406d9c:	add	x2, x19, #0x58
  406da0:	sub	x0, x29, #0xa0
  406da4:	mov	w1, #0x13                  	// #19
  406da8:	sub	w3, w8, #0x58
  406dac:	bl	415814 <ferror@plt+0x12f14>
  406db0:	ldrb	w8, [x19, #17]
  406db4:	mov	x22, x19
  406db8:	str	w8, [sp, #560]
  406dbc:	ldrb	w8, [x19, #16]
  406dc0:	strh	w8, [sp, #294]
  406dc4:	strh	w8, [sp, #30]
  406dc8:	ldrh	w9, [x22, #20]!
  406dcc:	rev	w9, w9
  406dd0:	lsr	w9, w9, #16
  406dd4:	str	w9, [sp, #552]
  406dd8:	ldrh	w9, [x22, #2]
  406ddc:	rev	w9, w9
  406de0:	lsr	w9, w9, #16
  406de4:	str	w9, [sp, #556]
  406de8:	ldur	q0, [x22, #52]
  406dec:	add	x9, x21, #0x22c
  406df0:	ext	v1.16b, v0.16b, v0.16b, #4
  406df4:	uzp2	v0.4s, v0.4s, v1.4s
  406df8:	ext	v0.16b, v1.16b, v0.16b, #12
  406dfc:	str	q0, [x9]
  406e00:	ldr	w9, [x22, #36]
  406e04:	str	w9, [sp, #584]
  406e08:	ldr	x10, [x22, #40]
  406e0c:	ldur	x9, [x29, #-40]
  406e10:	str	wzr, [sp, #616]
  406e14:	str	x10, [sp, #592]
  406e18:	cbz	x9, 406e24 <ferror@plt+0x4524>
  406e1c:	ldr	w9, [x9, #4]
  406e20:	str	w9, [sp, #616]
  406e24:	ldur	x9, [x29, #-80]
  406e28:	cbz	x9, 406e30 <ferror@plt+0x4530>
  406e2c:	ldrb	w9, [x9, #4]
  406e30:	strh	w9, [sp, #22]
  406e34:	cmp	w8, #0x2
  406e38:	mov	w8, #0x10                  	// #16
  406e3c:	mov	w9, #0x4                   	// #4
  406e40:	add	x23, sp, #0x8
  406e44:	csel	x21, x9, x8, eq  // eq = none
  406e48:	add	x1, x22, #0x4
  406e4c:	csel	w10, w9, w8, eq  // eq = none
  406e50:	add	x0, x23, #0x18
  406e54:	mov	x2, x21
  406e58:	strh	w10, [sp, #290]
  406e5c:	strh	w10, [sp, #26]
  406e60:	bl	402220 <memcpy@plt>
  406e64:	add	x0, x23, #0x120
  406e68:	add	x1, x22, #0x14
  406e6c:	mov	x2, x21
  406e70:	bl	402220 <memcpy@plt>
  406e74:	ldr	w8, [x20, #8]
  406e78:	str	w8, [sp, #16]
  406e7c:	ldr	x8, [x20]
  406e80:	ldr	x0, [x8, #16]
  406e84:	cbz	x0, 406e98 <ferror@plt+0x4598>
  406e88:	add	x1, sp, #0x8
  406e8c:	bl	4073b4 <ferror@plt+0x4ab4>
  406e90:	cbz	w0, 406f60 <ferror@plt+0x4660>
  406e94:	ldr	x8, [x20]
  406e98:	ldrb	w8, [x8, #24]
  406e9c:	cbz	w8, 406f50 <ferror@plt+0x4650>
  406ea0:	ldr	x0, [x20, #16]
  406ea4:	mov	x9, #0x48                  	// #72
  406ea8:	movk	x9, #0x15, lsl #32
  406eac:	sub	x8, x29, #0xa0
  406eb0:	movi	v0.2d, #0x0
  406eb4:	movk	x9, #0x5, lsl #48
  406eb8:	stur	q0, [x8, #56]
  406ebc:	stur	q0, [x8, #44]
  406ec0:	stur	q0, [x8, #28]
  406ec4:	stur	q0, [x8, #12]
  406ec8:	stur	x9, [x29, #-160]
  406ecc:	ldr	w9, [x0, #28]
  406ed0:	add	w9, w9, #0x1
  406ed4:	str	w9, [x0, #28]
  406ed8:	stur	w9, [x29, #-152]
  406edc:	ldrb	w9, [x19, #16]
  406ee0:	sturb	w9, [x29, #-144]
  406ee4:	ldr	w9, [x20, #8]
  406ee8:	sturb	w9, [x29, #-143]
  406eec:	ldp	q1, q0, [x22, #16]
  406ef0:	ldr	q2, [x22]
  406ef4:	cmp	w9, #0xff
  406ef8:	stur	q0, [x8, #56]
  406efc:	stur	q1, [x8, #40]
  406f00:	stur	q2, [x8, #24]
  406f04:	b.ne	406f10 <ferror@plt+0x4610>  // b.any
  406f08:	ldrb	w8, [sp, #22]
  406f0c:	sturb	w8, [x29, #-141]
  406f10:	sub	x1, x29, #0xa0
  406f14:	mov	x2, xzr
  406f18:	bl	414660 <ferror@plt+0x11d60>
  406f1c:	cbz	w0, 406f50 <ferror@plt+0x4650>
  406f20:	bl	402860 <__errno_location@plt>
  406f24:	ldr	w8, [x0]
  406f28:	mov	w0, wzr
  406f2c:	cmp	w8, #0x2
  406f30:	b.eq	406f60 <ferror@plt+0x4660>  // b.none
  406f34:	cmp	w8, #0x5f
  406f38:	b.eq	406f60 <ferror@plt+0x4660>  // b.none
  406f3c:	adrp	x0, 418000 <ferror@plt+0x15700>
  406f40:	add	x0, x0, #0x90e
  406f44:	bl	402280 <perror@plt>
  406f48:	mov	w0, #0xffffffff            	// #-1
  406f4c:	b	406f60 <ferror@plt+0x4660>
  406f50:	add	x1, sp, #0x8
  406f54:	mov	x0, x19
  406f58:	bl	407844 <ferror@plt+0x4f44>
  406f5c:	mov	w0, wzr
  406f60:	add	sp, sp, #0x310
  406f64:	ldp	x20, x19, [sp, #48]
  406f68:	ldp	x22, x21, [sp, #32]
  406f6c:	ldp	x28, x23, [sp, #16]
  406f70:	ldp	x29, x30, [sp], #64
  406f74:	ret
  406f78:	sub	sp, sp, #0x70
  406f7c:	stp	x29, x30, [sp, #16]
  406f80:	stp	x28, x27, [sp, #32]
  406f84:	stp	x26, x25, [sp, #48]
  406f88:	stp	x24, x23, [sp, #64]
  406f8c:	stp	x22, x21, [sp, #80]
  406f90:	stp	x20, x19, [sp, #96]
  406f94:	ldr	w8, [x0]
  406f98:	add	x29, sp, #0x10
  406f9c:	cmp	w8, #0xb
  406fa0:	b.hi	4073b0 <ferror@plt+0x4ab0>  // b.pmore
  406fa4:	adrp	x9, 415000 <ferror@plt+0x12700>
  406fa8:	add	x9, x9, #0xf9c
  406fac:	adr	x10, 406fc8 <ferror@plt+0x46c8>
  406fb0:	ldrb	w11, [x9, x8]
  406fb4:	add	x10, x10, x11, lsl #2
  406fb8:	mov	x21, x0
  406fbc:	mov	x19, x1
  406fc0:	mov	w20, wzr
  406fc4:	br	x10
  406fc8:	ldr	x23, [x21, #16]
  406fcc:	cmp	w8, #0x0
  406fd0:	mov	w8, #0x7                   	// #7
  406fd4:	cinc	w24, w8, eq  // eq = none
  406fd8:	cbz	x23, 4072bc <ferror@plt+0x49bc>
  406fdc:	ldrh	w9, [x23, #6]
  406fe0:	mov	w8, wzr
  406fe4:	mov	w10, #0x14                  	// #20
  406fe8:	mov	w11, #0x10                  	// #16
  406fec:	mov	x12, x23
  406ff0:	ldr	x12, [x12, #280]
  406ff4:	add	w13, w8, #0xc
  406ff8:	cmp	w9, #0xa
  406ffc:	csel	w8, w13, w8, eq  // eq = none
  407000:	cmp	x12, #0x0
  407004:	csel	w13, w11, w10, eq  // eq = none
  407008:	add	w8, w13, w8
  40700c:	cbnz	x12, 406ff0 <ferror@plt+0x46f0>
  407010:	sxtw	x21, w8
  407014:	b	4072c0 <ferror@plt+0x49c0>
  407018:	str	xzr, [sp, #8]
  40701c:	ldr	x0, [x21, #16]
  407020:	add	x1, sp, #0x8
  407024:	bl	406f78 <ferror@plt+0x4678>
  407028:	cbz	w0, 407380 <ferror@plt+0x4a80>
  40702c:	add	w20, w0, #0x4
  407030:	mov	w22, w0
  407034:	sxtw	x0, w20
  407038:	bl	402400 <malloc@plt>
  40703c:	cbz	x0, 4073b0 <ferror@plt+0x4ab0>
  407040:	ldr	x23, [sp, #8]
  407044:	sxtw	x22, w22
  407048:	mov	x2, x22
  40704c:	mov	x21, x0
  407050:	mov	x1, x23
  407054:	bl	402220 <memcpy@plt>
  407058:	mov	x0, x23
  40705c:	bl	402650 <free@plt>
  407060:	mov	w8, #0x401                 	// #1025
  407064:	movk	w8, #0x8, lsl #16
  407068:	str	w8, [x21, x22]
  40706c:	str	x21, [x19]
  407070:	b	40738c <ferror@plt+0x4a8c>
  407074:	ldr	x20, [x21, #16]
  407078:	mov	w0, #0x8                   	// #8
  40707c:	bl	402400 <malloc@plt>
  407080:	str	x0, [x19]
  407084:	cbz	x0, 4073b0 <ferror@plt+0x4ab0>
  407088:	mov	w8, #0x804                 	// #2052
  40708c:	b	40727c <ferror@plt+0x497c>
  407090:	ldr	x20, [x21, #16]
  407094:	mov	w0, #0xc                   	// #12
  407098:	bl	402400 <malloc@plt>
  40709c:	str	x0, [x19]
  4070a0:	cbz	x0, 4073b0 <ferror@plt+0x4ab0>
  4070a4:	ldr	x8, [x20, #272]
  4070a8:	mov	w9, #0xc0a                 	// #3082
  4070ac:	movk	w9, #0x10, lsl #16
  4070b0:	mov	w20, #0xc                   	// #12
  4070b4:	str	w9, [x0]
  4070b8:	stur	x8, [x0, #4]
  4070bc:	b	40738c <ferror@plt+0x4a8c>
  4070c0:	stp	xzr, xzr, [sp]
  4070c4:	ldr	x0, [x21, #16]
  4070c8:	add	x1, sp, #0x8
  4070cc:	bl	406f78 <ferror@plt+0x4678>
  4070d0:	ldr	x8, [x21, #8]
  4070d4:	mov	w23, w0
  4070d8:	mov	x1, sp
  4070dc:	mov	x0, x8
  4070e0:	bl	406f78 <ferror@plt+0x4678>
  4070e4:	cbz	w23, 407254 <ferror@plt+0x4954>
  4070e8:	mov	w21, w0
  4070ec:	cbz	w0, 407254 <ferror@plt+0x4954>
  4070f0:	add	w8, w23, w21
  4070f4:	add	w20, w8, #0x4
  4070f8:	sxtw	x0, w20
  4070fc:	mov	x26, x19
  407100:	bl	402400 <malloc@plt>
  407104:	cbz	x0, 4073b0 <ferror@plt+0x4ab0>
  407108:	ldr	x24, [sp, #8]
  40710c:	sxtw	x23, w23
  407110:	mov	x2, x23
  407114:	mov	x22, x0
  407118:	mov	x1, x24
  40711c:	bl	402220 <memcpy@plt>
  407120:	ldr	x25, [sp]
  407124:	add	x19, x22, x23
  407128:	add	x0, x19, #0x4
  40712c:	sxtw	x2, w21
  407130:	mov	x1, x25
  407134:	bl	402220 <memcpy@plt>
  407138:	mov	x0, x24
  40713c:	bl	402650 <free@plt>
  407140:	mov	x0, x25
  407144:	bl	402650 <free@plt>
  407148:	add	w8, w21, #0x4
  40714c:	mov	w9, #0x401                 	// #1025
  407150:	strh	w9, [x19]
  407154:	strh	w8, [x19, #2]
  407158:	str	x22, [x26]
  40715c:	b	40738c <ferror@plt+0x4a8c>
  407160:	stp	xzr, xzr, [sp]
  407164:	ldr	x0, [x21, #16]
  407168:	add	x1, sp, #0x8
  40716c:	bl	406f78 <ferror@plt+0x4678>
  407170:	ldr	x8, [x21, #8]
  407174:	mov	w21, w0
  407178:	mov	x1, sp
  40717c:	mov	x0, x8
  407180:	bl	406f78 <ferror@plt+0x4678>
  407184:	cbz	w21, 407254 <ferror@plt+0x4954>
  407188:	mov	w22, w0
  40718c:	cbz	w0, 407254 <ferror@plt+0x4954>
  407190:	add	w20, w22, w21
  407194:	sxtw	x0, w20
  407198:	bl	402400 <malloc@plt>
  40719c:	cbz	x0, 4073b0 <ferror@plt+0x4ab0>
  4071a0:	ldr	x24, [sp, #8]
  4071a4:	sxtw	x25, w21
  4071a8:	mov	x2, x25
  4071ac:	mov	x23, x0
  4071b0:	mov	x1, x24
  4071b4:	bl	402220 <memcpy@plt>
  4071b8:	ldr	x26, [sp]
  4071bc:	add	x0, x23, x25
  4071c0:	sxtw	x2, w22
  4071c4:	mov	x1, x26
  4071c8:	bl	402220 <memcpy@plt>
  4071cc:	mov	x0, x24
  4071d0:	bl	402650 <free@plt>
  4071d4:	mov	x0, x26
  4071d8:	bl	402650 <free@plt>
  4071dc:	cmp	w21, #0x1
  4071e0:	b.lt	4073b0 <ferror@plt+0x4ab0>  // b.tstop
  4071e4:	mov	x8, x23
  4071e8:	b	407200 <ferror@plt+0x4900>
  4071ec:	ldrb	w9, [x8, #1]
  4071f0:	sub	w21, w21, w9
  4071f4:	cmp	w21, #0x0
  4071f8:	add	x8, x8, x9
  4071fc:	b.le	407374 <ferror@plt+0x4a74>
  407200:	ldrh	w9, [x8, #2]
  407204:	add	w10, w21, #0x4
  407208:	cmp	w10, w9
  40720c:	b.ne	4071ec <ferror@plt+0x48ec>  // b.any
  407210:	add	w9, w9, w22
  407214:	strh	w9, [x8, #2]
  407218:	b	4071ec <ferror@plt+0x48ec>
  40721c:	ldr	x20, [x21, #16]
  407220:	mov	w0, #0x8                   	// #8
  407224:	bl	402400 <malloc@plt>
  407228:	str	x0, [x19]
  40722c:	cbz	x0, 4073b0 <ferror@plt+0x4ab0>
  407230:	mov	w8, #0x805                 	// #2053
  407234:	b	40727c <ferror@plt+0x497c>
  407238:	ldr	x20, [x21, #16]
  40723c:	mov	w0, #0x8                   	// #8
  407240:	bl	402400 <malloc@plt>
  407244:	str	x0, [x19]
  407248:	cbz	x0, 4073b0 <ferror@plt+0x4ab0>
  40724c:	mov	w8, #0x803                 	// #2051
  407250:	b	40727c <ferror@plt+0x497c>
  407254:	ldr	x0, [sp, #8]
  407258:	bl	402650 <free@plt>
  40725c:	ldr	x0, [sp]
  407260:	b	407384 <ferror@plt+0x4a84>
  407264:	ldr	x20, [x21, #16]
  407268:	mov	w0, #0x8                   	// #8
  40726c:	bl	402400 <malloc@plt>
  407270:	str	x0, [x19]
  407274:	cbz	x0, 4073b0 <ferror@plt+0x4ab0>
  407278:	mov	w8, #0x802                 	// #2050
  40727c:	movk	w8, #0xc, lsl #16
  407280:	str	w8, [x0]
  407284:	ldr	w8, [x20, #264]
  407288:	strh	wzr, [x0, #4]
  40728c:	mov	w20, #0x8                   	// #8
  407290:	strh	w8, [x0, #6]
  407294:	b	40738c <ferror@plt+0x4a8c>
  407298:	mov	w0, #0x4                   	// #4
  40729c:	bl	402400 <malloc@plt>
  4072a0:	str	x0, [x19]
  4072a4:	cbz	x0, 4073b0 <ferror@plt+0x4ab0>
  4072a8:	mov	w8, #0x406                 	// #1030
  4072ac:	movk	w8, #0x8, lsl #16
  4072b0:	str	w8, [x0]
  4072b4:	mov	w20, #0x4                   	// #4
  4072b8:	b	40738c <ferror@plt+0x4a8c>
  4072bc:	mov	x21, xzr
  4072c0:	mov	x0, x21
  4072c4:	bl	402400 <malloc@plt>
  4072c8:	cbz	x0, 4073b0 <ferror@plt+0x4ab0>
  4072cc:	mov	x20, x0
  4072d0:	str	x0, [x19]
  4072d4:	cbz	x23, 407368 <ferror@plt+0x4a68>
  4072d8:	add	x22, x23, #0x8
  4072dc:	mov	w25, #0x4                   	// #4
  4072e0:	mov	w26, #0x10                  	// #16
  4072e4:	mov	x28, x23
  4072e8:	ldrh	w8, [x23, #6]
  4072ec:	strb	w24, [x20]
  4072f0:	add	x0, x20, #0xc
  4072f4:	mov	x1, x22
  4072f8:	cmp	w8, #0xa
  4072fc:	csel	w2, w26, w25, eq  // eq = none
  407300:	add	w27, w2, #0xc
  407304:	add	w8, w2, #0x10
  407308:	strb	w27, [x20, #1]
  40730c:	strh	w8, [x20, #2]
  407310:	ldrb	w8, [x23, #6]
  407314:	strb	w8, [x20, #4]
  407318:	ldr	w8, [x23, #264]
  40731c:	str	w8, [x20, #8]
  407320:	ldrb	w8, [x23, #4]
  407324:	strb	w8, [x20, #5]
  407328:	bl	402220 <memcpy@plt>
  40732c:	ldr	x8, [x28, #280]
  407330:	add	x20, x20, x27
  407334:	cbz	x8, 40735c <ferror@plt+0x4a5c>
  407338:	ldr	w8, [x19]
  40733c:	sub	w9, w21, w20
  407340:	add	w8, w9, w8
  407344:	mov	w9, #0x401                 	// #1025
  407348:	strh	w9, [x20]
  40734c:	strh	w8, [x20, #2]
  407350:	ldr	x28, [x28, #280]
  407354:	add	x20, x20, #0x4
  407358:	cbnz	x28, 4072e8 <ferror@plt+0x49e8>
  40735c:	ldr	x8, [x19]
  407360:	sub	w20, w20, w8
  407364:	b	40738c <ferror@plt+0x4a8c>
  407368:	mov	x8, x20
  40736c:	sub	w20, w20, w8
  407370:	b	40738c <ferror@plt+0x4a8c>
  407374:	tbnz	w21, #31, 4073b0 <ferror@plt+0x4ab0>
  407378:	str	x23, [x19]
  40737c:	b	40738c <ferror@plt+0x4a8c>
  407380:	ldr	x0, [sp, #8]
  407384:	bl	402650 <free@plt>
  407388:	mov	w20, wzr
  40738c:	mov	w0, w20
  407390:	ldp	x20, x19, [sp, #96]
  407394:	ldp	x22, x21, [sp, #80]
  407398:	ldp	x24, x23, [sp, #64]
  40739c:	ldp	x26, x25, [sp, #48]
  4073a0:	ldp	x28, x27, [sp, #32]
  4073a4:	ldp	x29, x30, [sp, #16]
  4073a8:	add	sp, sp, #0x70
  4073ac:	ret
  4073b0:	bl	402580 <abort@plt>
  4073b4:	sub	sp, sp, #0x150
  4073b8:	stp	x29, x30, [sp, #272]
  4073bc:	stp	x22, x21, [sp, #304]
  4073c0:	stp	x20, x19, [sp, #320]
  4073c4:	ldr	w8, [x0]
  4073c8:	str	x28, [sp, #288]
  4073cc:	add	x29, sp, #0x110
  4073d0:	cmp	w8, #0xb
  4073d4:	b.hi	407840 <ferror@plt+0x4f40>  // b.pmore
  4073d8:	adrp	x9, 415000 <ferror@plt+0x12700>
  4073dc:	add	x9, x9, #0xfa8
  4073e0:	adr	x10, 4073f8 <ferror@plt+0x4af8>
  4073e4:	ldrb	w11, [x9, x8]
  4073e8:	add	x10, x10, x11, lsl #2
  4073ec:	mov	x20, x0
  4073f0:	mov	x19, x1
  4073f4:	br	x10
  4073f8:	ldr	x20, [x20, #16]
  4073fc:	ldrh	w8, [x20, #6]
  407400:	cmp	w8, #0x1
  407404:	b.ne	407574 <ferror@plt+0x4c74>  // b.any
  407408:	ldr	x0, [x20, #8]
  40740c:	cbz	x0, 4076fc <ferror@plt+0x4dfc>
  407410:	ldr	x8, [x19, #288]
  407414:	b	4074cc <ferror@plt+0x4bcc>
  407418:	ldr	x8, [x20, #16]
  40741c:	ldr	w9, [x19, #608]
  407420:	ldr	w10, [x8, #276]
  407424:	ldr	w8, [x8, #272]
  407428:	and	w9, w10, w9
  40742c:	b	407568 <ferror@plt+0x4c68>
  407430:	ldr	x0, [x20, #16]
  407434:	mov	x1, x19
  407438:	bl	4073b4 <ferror@plt+0x4ab4>
  40743c:	cmp	w0, #0x0
  407440:	b	40756c <ferror@plt+0x4c6c>
  407444:	ldr	x0, [x20, #16]
  407448:	mov	x1, x19
  40744c:	bl	4073b4 <ferror@plt+0x4ab4>
  407450:	cbnz	w0, 4076fc <ferror@plt+0x4dfc>
  407454:	b	4074fc <ferror@plt+0x4bfc>
  407458:	ldrh	w8, [x19, #22]
  40745c:	cmp	w8, #0x11
  407460:	b.eq	407704 <ferror@plt+0x4e04>  // b.none
  407464:	cmp	w8, #0x10
  407468:	b.eq	407714 <ferror@plt+0x4e14>  // b.none
  40746c:	cmp	w8, #0x1
  407470:	b.ne	407720 <ferror@plt+0x4e20>  // b.any
  407474:	ldr	x19, [x19, #24]
  407478:	cbz	x19, 4076fc <ferror@plt+0x4dfc>
  40747c:	ldrb	w8, [x19]
  407480:	cmp	w8, #0x40
  407484:	b.ne	40770c <ferror@plt+0x4e0c>  // b.any
  407488:	mov	x0, x19
  40748c:	bl	402250 <strlen@plt>
  407490:	cmp	x0, #0x6
  407494:	b.ne	40770c <ferror@plt+0x4e0c>  // b.any
  407498:	adrp	x1, 418000 <ferror@plt+0x15700>
  40749c:	add	x0, x19, #0x1
  4074a0:	add	x1, x1, #0x923
  4074a4:	bl	402690 <strspn@plt>
  4074a8:	cmp	x0, #0x5
  4074ac:	b	40756c <ferror@plt+0x4c6c>
  4074b0:	ldr	x20, [x20, #16]
  4074b4:	ldrh	w8, [x20, #6]
  4074b8:	cmp	w8, #0x1
  4074bc:	b.ne	407638 <ferror@plt+0x4d38>  // b.any
  4074c0:	ldr	x0, [x20, #8]
  4074c4:	cbz	x0, 4076fc <ferror@plt+0x4dfc>
  4074c8:	ldr	x8, [x19, #24]
  4074cc:	adrp	x9, 418000 <ferror@plt+0x15700>
  4074d0:	add	x9, x9, #0x9ab
  4074d4:	cmp	x8, #0x0
  4074d8:	csel	x1, x9, x8, eq  // eq = none
  4074dc:	mov	w2, wzr
  4074e0:	bl	4026d0 <fnmatch@plt>
  4074e4:	cmp	w0, #0x0
  4074e8:	b	40756c <ferror@plt+0x4c6c>
  4074ec:	ldr	x0, [x20, #16]
  4074f0:	mov	x1, x19
  4074f4:	bl	4073b4 <ferror@plt+0x4ab4>
  4074f8:	cbz	w0, 407828 <ferror@plt+0x4f28>
  4074fc:	ldr	x0, [x20, #8]
  407500:	mov	x1, x19
  407504:	bl	4073b4 <ferror@plt+0x4ab4>
  407508:	cmp	w0, #0x0
  40750c:	cset	w0, ne  // ne = any
  407510:	b	407828 <ferror@plt+0x4f28>
  407514:	ldr	x8, [x20, #16]
  407518:	ldr	w9, [x19, #544]
  40751c:	b	407528 <ferror@plt+0x4c28>
  407520:	ldr	x8, [x20, #16]
  407524:	ldr	w9, [x19, #548]
  407528:	ldr	w8, [x8, #264]
  40752c:	cmp	w9, w8
  407530:	cset	w0, ge  // ge = tcont
  407534:	b	407828 <ferror@plt+0x4f28>
  407538:	ldr	x8, [x20, #16]
  40753c:	ldr	w9, [x19, #548]
  407540:	b	40754c <ferror@plt+0x4c4c>
  407544:	ldr	x8, [x20, #16]
  407548:	ldr	w9, [x19, #544]
  40754c:	ldr	w8, [x8, #264]
  407550:	cmp	w9, w8
  407554:	cset	w0, le
  407558:	b	407828 <ferror@plt+0x4f28>
  40755c:	ldr	x8, [x20, #16]
  407560:	ldr	w9, [x19, #576]
  407564:	ldr	w8, [x8, #268]
  407568:	cmp	w9, w8
  40756c:	cset	w0, eq  // eq = none
  407570:	b	407828 <ferror@plt+0x4f28>
  407574:	ldr	w8, [x20, #264]
  407578:	cmn	w8, #0x1
  40757c:	b.eq	40758c <ferror@plt+0x4c8c>  // b.none
  407580:	ldr	w9, [x19, #548]
  407584:	cmp	w8, w9
  407588:	b.ne	40770c <ferror@plt+0x4e0c>  // b.any
  40758c:	ldrsh	w22, [x20, #4]
  407590:	cbz	w22, 4076fc <ferror@plt+0x4dfc>
  407594:	add	x21, x19, #0x118
  407598:	mov	x0, x21
  40759c:	mov	x1, x20
  4075a0:	mov	w2, w22
  4075a4:	bl	40df5c <ferror@plt+0xb65c>
  4075a8:	cbz	w0, 4076fc <ferror@plt+0x4dfc>
  4075ac:	ldrh	w8, [x20, #6]
  4075b0:	cmp	w8, #0x2
  4075b4:	b.ne	40760c <ferror@plt+0x4d0c>  // b.any
  4075b8:	ldrh	w8, [x19, #286]
  4075bc:	cmp	w8, #0xa
  4075c0:	b.ne	40760c <ferror@plt+0x4d0c>  // b.any
  4075c4:	ldr	w8, [x19, #288]
  4075c8:	cbnz	w8, 40760c <ferror@plt+0x4d0c>
  4075cc:	ldr	w8, [x19, #292]
  4075d0:	cbnz	w8, 40760c <ferror@plt+0x4d0c>
  4075d4:	ldr	w8, [x19, #296]
  4075d8:	cmn	w8, #0x10, lsl #12
  4075dc:	b.ne	40760c <ferror@plt+0x4d0c>  // b.any
  4075e0:	add	x0, sp, #0x8
  4075e4:	mov	w2, #0x108                 	// #264
  4075e8:	mov	x1, x21
  4075ec:	bl	402220 <memcpy@plt>
  4075f0:	ldr	w8, [x19, #300]
  4075f4:	add	x0, sp, #0x8
  4075f8:	mov	x1, x20
  4075fc:	mov	w2, w22
  407600:	str	w8, [sp, #16]
  407604:	bl	40df5c <ferror@plt+0xb65c>
  407608:	cbz	w0, 4076fc <ferror@plt+0x4dfc>
  40760c:	ldr	x20, [x20, #280]
  407610:	cbz	x20, 40770c <ferror@plt+0x4e0c>
  407614:	ldrsh	w22, [x20, #4]
  407618:	mov	x0, x21
  40761c:	mov	x1, x20
  407620:	mov	w2, w22
  407624:	bl	40df5c <ferror@plt+0xb65c>
  407628:	mov	w8, w0
  40762c:	mov	w0, #0x1                   	// #1
  407630:	cbnz	w8, 4075ac <ferror@plt+0x4cac>
  407634:	b	407828 <ferror@plt+0x4f28>
  407638:	ldr	w8, [x20, #264]
  40763c:	cmn	w8, #0x1
  407640:	b.eq	407650 <ferror@plt+0x4d50>  // b.none
  407644:	ldr	w9, [x19, #544]
  407648:	cmp	w8, w9
  40764c:	b.ne	40770c <ferror@plt+0x4e0c>  // b.any
  407650:	ldrsh	w22, [x20, #4]
  407654:	cbz	w22, 4076fc <ferror@plt+0x4dfc>
  407658:	add	x21, x19, #0x10
  40765c:	mov	x0, x21
  407660:	mov	x1, x20
  407664:	mov	w2, w22
  407668:	bl	40df5c <ferror@plt+0xb65c>
  40766c:	cbz	w0, 4076fc <ferror@plt+0x4dfc>
  407670:	ldrh	w8, [x20, #6]
  407674:	cmp	w8, #0x2
  407678:	b.ne	4076d0 <ferror@plt+0x4dd0>  // b.any
  40767c:	ldrh	w8, [x19, #22]
  407680:	cmp	w8, #0xa
  407684:	b.ne	4076d0 <ferror@plt+0x4dd0>  // b.any
  407688:	ldr	w8, [x19, #24]
  40768c:	cbnz	w8, 4076d0 <ferror@plt+0x4dd0>
  407690:	ldr	w8, [x19, #28]
  407694:	cbnz	w8, 4076d0 <ferror@plt+0x4dd0>
  407698:	ldr	w8, [x19, #32]
  40769c:	cmn	w8, #0x10, lsl #12
  4076a0:	b.ne	4076d0 <ferror@plt+0x4dd0>  // b.any
  4076a4:	add	x0, sp, #0x8
  4076a8:	mov	w2, #0x108                 	// #264
  4076ac:	mov	x1, x21
  4076b0:	bl	402220 <memcpy@plt>
  4076b4:	ldr	w8, [x19, #36]
  4076b8:	add	x0, sp, #0x8
  4076bc:	mov	x1, x20
  4076c0:	mov	w2, w22
  4076c4:	str	w8, [sp, #16]
  4076c8:	bl	40df5c <ferror@plt+0xb65c>
  4076cc:	cbz	w0, 4076fc <ferror@plt+0x4dfc>
  4076d0:	ldr	x20, [x20, #280]
  4076d4:	cbz	x20, 40770c <ferror@plt+0x4e0c>
  4076d8:	ldrsh	w22, [x20, #4]
  4076dc:	mov	x0, x21
  4076e0:	mov	x1, x20
  4076e4:	mov	w2, w22
  4076e8:	bl	40df5c <ferror@plt+0xb65c>
  4076ec:	mov	w8, w0
  4076f0:	mov	w0, #0x1                   	// #1
  4076f4:	cbnz	w8, 407670 <ferror@plt+0x4d70>
  4076f8:	b	407828 <ferror@plt+0x4f28>
  4076fc:	mov	w0, #0x1                   	// #1
  407700:	b	407828 <ferror@plt+0x4f28>
  407704:	ldr	w8, [x19, #544]
  407708:	cbz	w8, 4077f4 <ferror@plt+0x4ef4>
  40770c:	mov	w0, wzr
  407710:	b	407828 <ferror@plt+0x4f28>
  407714:	ldr	w8, [x19, #544]
  407718:	lsr	w0, w8, #31
  40771c:	b	407828 <ferror@plt+0x4f28>
  407720:	ldr	w20, [x19, #544]
  407724:	cmp	w8, #0x28
  407728:	b.ne	407738 <ferror@plt+0x4e38>  // b.any
  40772c:	cmp	w20, #0x3ff
  407730:	cset	w0, gt
  407734:	b	407828 <ferror@plt+0x4f28>
  407738:	adrp	x22, 430000 <stdin@@GLIBC_2.17+0x238>
  40773c:	ldr	w8, [x22, #1608]
  407740:	adrp	x21, 430000 <stdin@@GLIBC_2.17+0x238>
  407744:	cbnz	w8, 407810 <ferror@plt+0x4f10>
  407748:	adrp	x0, 418000 <ferror@plt+0x15700>
  40774c:	add	x0, x0, #0x934
  407750:	bl	402870 <getenv@plt>
  407754:	mov	x19, x0
  407758:	cbnz	x0, 407798 <ferror@plt+0x4e98>
  40775c:	adrp	x0, 417000 <ferror@plt+0x14700>
  407760:	add	x0, x0, #0xa5d
  407764:	add	x19, sp, #0x8
  407768:	bl	402870 <getenv@plt>
  40776c:	adrp	x8, 418000 <ferror@plt+0x15700>
  407770:	add	x8, x8, #0x7ad
  407774:	cmp	x0, #0x0
  407778:	adrp	x2, 419000 <ferror@plt+0x16700>
  40777c:	adrp	x4, 418000 <ferror@plt+0x15700>
  407780:	csel	x3, x8, x0, eq  // eq = none
  407784:	add	x2, x2, #0xb0e
  407788:	add	x4, x4, #0x94d
  40778c:	add	x0, sp, #0x8
  407790:	mov	w1, #0x7f                  	// #127
  407794:	bl	4023a0 <snprintf@plt>
  407798:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40779c:	add	x1, x1, #0x5ae
  4077a0:	mov	x0, x19
  4077a4:	bl	402720 <fopen64@plt>
  4077a8:	cbz	x0, 407800 <ferror@plt+0x4f00>
  4077ac:	adrp	x1, 418000 <ferror@plt+0x15700>
  4077b0:	adrp	x2, 430000 <stdin@@GLIBC_2.17+0x238>
  4077b4:	adrp	x3, 430000 <stdin@@GLIBC_2.17+0x238>
  4077b8:	add	x1, x1, #0x96e
  4077bc:	add	x2, x2, #0x648
  4077c0:	add	x3, x3, #0x64c
  4077c4:	mov	x19, x0
  4077c8:	bl	402430 <__isoc99_fscanf@plt>
  4077cc:	cmp	w0, #0x1
  4077d0:	b.gt	4077e4 <ferror@plt+0x4ee4>
  4077d4:	mov	w8, #0x400                 	// #1024
  4077d8:	mov	w9, #0x1387                	// #4999
  4077dc:	str	w8, [x22, #1608]
  4077e0:	str	w9, [x21, #1612]
  4077e4:	mov	x0, x19
  4077e8:	bl	4023e0 <fclose@plt>
  4077ec:	ldr	w8, [x22, #1608]
  4077f0:	b	407810 <ferror@plt+0x4f10>
  4077f4:	ldr	w8, [x19, #24]
  4077f8:	cmp	w8, #0x0
  4077fc:	b	40756c <ferror@plt+0x4c6c>
  407800:	mov	w8, #0x400                 	// #1024
  407804:	mov	w9, #0x1387                	// #4999
  407808:	str	w8, [x22, #1608]
  40780c:	str	w9, [x21, #1612]
  407810:	ldr	w9, [x21, #1612]
  407814:	cmp	w8, w20
  407818:	cset	w8, le
  40781c:	cmp	w9, w20
  407820:	cset	w9, ge  // ge = tcont
  407824:	and	w0, w8, w9
  407828:	ldp	x20, x19, [sp, #320]
  40782c:	ldp	x22, x21, [sp, #304]
  407830:	ldr	x28, [sp, #288]
  407834:	ldp	x29, x30, [sp, #272]
  407838:	add	sp, sp, #0x150
  40783c:	ret
  407840:	bl	402580 <abort@plt>
  407844:	sub	sp, sp, #0xe0
  407848:	stp	x29, x30, [sp, #160]
  40784c:	str	x23, [sp, #176]
  407850:	stp	x22, x21, [sp, #192]
  407854:	stp	x20, x19, [sp, #208]
  407858:	mov	x2, x0
  40785c:	ldr	w8, [x2], #88
  407860:	mov	x19, x1
  407864:	mov	x20, x0
  407868:	mov	x0, sp
  40786c:	sub	w3, w8, #0x58
  407870:	mov	w1, #0x13                  	// #19
  407874:	add	x29, sp, #0xa0
  407878:	bl	415814 <ferror@plt+0x12f14>
  40787c:	ldr	x8, [sp, #80]
  407880:	cbz	x8, 40788c <ferror@plt+0x4f8c>
  407884:	ldrb	w8, [x8, #4]
  407888:	str	w8, [x19, #8]
  40788c:	ldrh	w8, [x19, #22]
  407890:	cmp	w8, #0xa
  407894:	b.ne	4078a8 <ferror@plt+0x4fa8>  // b.any
  407898:	ldr	x8, [sp, #88]
  40789c:	cbz	x8, 4078a8 <ferror@plt+0x4fa8>
  4078a0:	ldrb	w21, [x8, #4]
  4078a4:	b	4078ac <ferror@plt+0x4fac>
  4078a8:	mov	w21, wzr
  4078ac:	cmp	w21, #0x0
  4078b0:	mov	x0, x19
  4078b4:	cset	w22, ne  // ne = any
  4078b8:	bl	40870c <ferror@plt+0x5e0c>
  4078bc:	ldr	w1, [x19, #544]
  4078c0:	ldr	w2, [x19, #576]
  4078c4:	add	x0, x19, #0x10
  4078c8:	mov	w3, w22
  4078cc:	bl	4089b8 <ferror@plt+0x60b8>
  4078d0:	ldr	w1, [x19, #548]
  4078d4:	add	x0, x19, #0x118
  4078d8:	mov	w2, wzr
  4078dc:	mov	w3, w22
  4078e0:	bl	4089b8 <ferror@plt+0x60b8>
  4078e4:	mov	x0, x19
  4078e8:	bl	408d4c <ferror@plt+0x644c>
  4078ec:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4078f0:	ldrb	w8, [x8, #3600]
  4078f4:	cmp	w8, #0x1
  4078f8:	b.ne	407974 <ferror@plt+0x5074>  // b.any
  4078fc:	ldr	w9, [x19, #8]
  407900:	ldrb	w8, [x20, #18]
  407904:	ldr	w0, [x20, #68]
  407908:	ldrb	w22, [x20, #19]
  40790c:	cmp	w9, #0x84
  407910:	b.ne	407938 <ferror@plt+0x5038>  // b.any
  407914:	cbz	w8, 407974 <ferror@plt+0x5074>
  407918:	bl	4090d8 <ferror@plt+0x67d8>
  40791c:	adrp	x0, 418000 <ferror@plt+0x15700>
  407920:	adrp	x1, 432000 <stdin@@GLIBC_2.17+0x2238>
  407924:	add	x0, x0, #0xb31
  407928:	add	x1, x1, #0x6e4
  40792c:	mov	w2, w22
  407930:	bl	407b04 <ferror@plt+0x5204>
  407934:	b	407974 <ferror@plt+0x5074>
  407938:	cbz	w8, 407974 <ferror@plt+0x5074>
  40793c:	cmp	w8, #0x5
  407940:	mov	w9, #0x5                   	// #5
  407944:	csel	w8, w8, w9, cc  // cc = lo, ul, last
  407948:	adrp	x9, 417000 <ferror@plt+0x14700>
  40794c:	add	x9, x9, #0x6a0
  407950:	ldr	x23, [x9, w8, uxtw #3]
  407954:	bl	4090d8 <ferror@plt+0x67d8>
  407958:	adrp	x0, 418000 <ferror@plt+0x15700>
  40795c:	adrp	x2, 432000 <stdin@@GLIBC_2.17+0x2238>
  407960:	add	x0, x0, #0xb78
  407964:	add	x2, x2, #0x6e4
  407968:	mov	x1, x23
  40796c:	mov	w3, w22
  407970:	bl	407b04 <ferror@plt+0x5204>
  407974:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  407978:	ldr	w8, [x8, #1640]
  40797c:	cbz	w8, 407a20 <ferror@plt+0x5120>
  407980:	ldr	w1, [x19, #568]
  407984:	cbz	w1, 407994 <ferror@plt+0x5094>
  407988:	adrp	x0, 418000 <ferror@plt+0x15700>
  40798c:	add	x0, x0, #0xb8a
  407990:	bl	407b04 <ferror@plt+0x5204>
  407994:	ldr	w1, [x19, #564]
  407998:	adrp	x0, 418000 <ferror@plt+0x15700>
  40799c:	add	x0, x0, #0xb92
  4079a0:	bl	407b04 <ferror@plt+0x5204>
  4079a4:	ldr	x1, [x19, #584]
  4079a8:	adrp	x0, 418000 <ferror@plt+0x15700>
  4079ac:	add	x0, x0, #0xb9a
  4079b0:	bl	407b04 <ferror@plt+0x5204>
  4079b4:	ldr	w1, [x19, #608]
  4079b8:	cbz	w1, 4079c8 <ferror@plt+0x50c8>
  4079bc:	adrp	x0, 418000 <ferror@plt+0x15700>
  4079c0:	add	x0, x0, #0xba3
  4079c4:	bl	407b04 <ferror@plt+0x5204>
  4079c8:	ldrh	w8, [x19, #22]
  4079cc:	cmp	w8, #0xa
  4079d0:	b.ne	4079ec <ferror@plt+0x50ec>  // b.any
  4079d4:	ldr	x8, [sp, #88]
  4079d8:	cbz	x8, 4079ec <ferror@plt+0x50ec>
  4079dc:	adrp	x0, 418000 <ferror@plt+0x15700>
  4079e0:	add	x0, x0, #0x974
  4079e4:	mov	w1, w21
  4079e8:	bl	407b04 <ferror@plt+0x5204>
  4079ec:	ldr	x8, [sp, #64]
  4079f0:	cbz	x8, 407a20 <ferror@plt+0x5120>
  4079f4:	ldrb	w8, [x8, #4]
  4079f8:	mov	w9, #0x2d                  	// #45
  4079fc:	mov	w10, #0x3c                  	// #60
  407a00:	adrp	x0, 418000 <ferror@plt+0x15700>
  407a04:	tst	w8, #0x1
  407a08:	csel	w1, w10, w9, eq  // eq = none
  407a0c:	tst	w8, #0x2
  407a10:	mov	w8, #0x3e                  	// #62
  407a14:	csel	w2, w8, w9, eq  // eq = none
  407a18:	add	x0, x0, #0x97f
  407a1c:	bl	407b04 <ferror@plt+0x5204>
  407a20:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  407a24:	ldrb	w8, [x8, #3636]
  407a28:	cmp	w8, #0x1
  407a2c:	b.ne	407a78 <ferror@plt+0x5178>  // b.any
  407a30:	ldr	x8, [sp, #40]
  407a34:	cbz	x8, 407a48 <ferror@plt+0x5148>
  407a38:	ldrb	w1, [x8, #4]
  407a3c:	adrp	x0, 418000 <ferror@plt+0x15700>
  407a40:	add	x0, x0, #0x986
  407a44:	bl	407b04 <ferror@plt+0x5204>
  407a48:	ldr	x8, [sp, #48]
  407a4c:	cbz	x8, 407a60 <ferror@plt+0x5160>
  407a50:	ldrb	w1, [x8, #4]
  407a54:	adrp	x0, 418000 <ferror@plt+0x15700>
  407a58:	add	x0, x0, #0x98f
  407a5c:	bl	407b04 <ferror@plt+0x5204>
  407a60:	ldr	x8, [sp, #136]
  407a64:	cbz	x8, 407a78 <ferror@plt+0x5178>
  407a68:	ldr	w1, [x8, #4]
  407a6c:	adrp	x0, 418000 <ferror@plt+0x15700>
  407a70:	add	x0, x0, #0x99b
  407a74:	bl	407b04 <ferror@plt+0x5204>
  407a78:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  407a7c:	ldrb	w8, [x8, #3604]
  407a80:	tbz	w8, #0, 407ab4 <ferror@plt+0x51b4>
  407a84:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  407a88:	ldr	w8, [x8, #1644]
  407a8c:	cbnz	w8, 407a9c <ferror@plt+0x519c>
  407a90:	adrp	x0, 418000 <ferror@plt+0x15700>
  407a94:	add	x0, x0, #0x9a9
  407a98:	bl	407b04 <ferror@plt+0x5204>
  407a9c:	ldr	w8, [x19, #8]
  407aa0:	cmp	w8, #0x84
  407aa4:	b.ne	407ad4 <ferror@plt+0x51d4>  // b.any
  407aa8:	mov	x0, sp
  407aac:	bl	407d00 <ferror@plt+0x5400>
  407ab0:	b	407ae0 <ferror@plt+0x51e0>
  407ab4:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  407ab8:	ldrb	w8, [x8, #3608]
  407abc:	cmp	w8, #0x1
  407ac0:	b.ne	407ae0 <ferror@plt+0x51e0>  // b.any
  407ac4:	ldr	w8, [x19, #8]
  407ac8:	cmp	w8, #0x11
  407acc:	b.ne	407a84 <ferror@plt+0x5184>  // b.any
  407ad0:	b	407ae0 <ferror@plt+0x51e0>
  407ad4:	add	x0, x20, #0x10
  407ad8:	mov	x1, sp
  407adc:	bl	408120 <ferror@plt+0x5820>
  407ae0:	ldr	w8, [x19, #564]
  407ae4:	ldp	x20, x19, [sp, #208]
  407ae8:	ldp	x22, x21, [sp, #192]
  407aec:	ldr	x23, [sp, #176]
  407af0:	ldp	x29, x30, [sp, #160]
  407af4:	adrp	x9, 430000 <stdin@@GLIBC_2.17+0x238>
  407af8:	str	w8, [x9, #1616]
  407afc:	add	sp, sp, #0xe0
  407b00:	ret
  407b04:	sub	sp, sp, #0x170
  407b08:	adrp	x8, 42c000 <memcpy@GLIBC_2.17>
  407b0c:	ldr	x8, [x8, #1304]
  407b10:	stp	x29, x30, [sp, #272]
  407b14:	stp	x28, x27, [sp, #288]
  407b18:	stp	x26, x25, [sp, #304]
  407b1c:	stp	x24, x23, [sp, #320]
  407b20:	stp	x22, x21, [sp, #336]
  407b24:	stp	x20, x19, [sp, #352]
  407b28:	stp	x1, x2, [sp, #136]
  407b2c:	stp	x3, x4, [sp, #152]
  407b30:	stp	x5, x6, [sp, #168]
  407b34:	str	x7, [sp, #184]
  407b38:	stp	q0, q1, [sp]
  407b3c:	stp	q2, q3, [sp, #32]
  407b40:	stp	q4, q5, [sp, #64]
  407b44:	stp	q6, q7, [sp, #96]
  407b48:	ldr	w8, [x8, #24]
  407b4c:	add	x29, sp, #0x110
  407b50:	cbnz	w8, 407cdc <ferror@plt+0x53dc>
  407b54:	adrp	x21, 432000 <stdin@@GLIBC_2.17+0x2238>
  407b58:	ldr	x8, [x21, #1840]
  407b5c:	mov	x19, x0
  407b60:	adrp	x22, 432000 <stdin@@GLIBC_2.17+0x2238>
  407b64:	adrp	x23, 432000 <stdin@@GLIBC_2.17+0x2238>
  407b68:	adrp	x24, 432000 <stdin@@GLIBC_2.17+0x2238>
  407b6c:	cbz	x8, 407b78 <ferror@plt+0x5278>
  407b70:	ldr	x20, [x22, #1832]
  407b74:	b	407bac <ferror@plt+0x52ac>
  407b78:	mov	w0, #0x100000              	// #1048576
  407b7c:	bl	402400 <malloc@plt>
  407b80:	cbz	x0, 407cfc <ferror@plt+0x53fc>
  407b84:	ldr	w9, [x24, #1856]
  407b88:	add	x8, x0, #0x12
  407b8c:	add	x20, x0, #0x10
  407b90:	stp	xzr, x8, [x0]
  407b94:	add	w8, w9, #0x1
  407b98:	str	x0, [x23, #1848]
  407b9c:	strh	wzr, [x0, #16]
  407ba0:	str	x20, [x22, #1832]
  407ba4:	str	w8, [x24, #1856]
  407ba8:	str	x0, [x21, #1840]
  407bac:	mov	x8, sp
  407bb0:	add	x9, sp, #0x88
  407bb4:	add	x27, x8, #0x80
  407bb8:	add	x28, x9, #0x38
  407bbc:	mov	x9, #0xffffffffffffffc8    	// #-56
  407bc0:	movk	x9, #0xff80, lsl #32
  407bc4:	ldrh	w8, [x20]
  407bc8:	stp	x27, x9, [x29, #-24]
  407bcc:	ldr	x9, [x23, #1848]
  407bd0:	add	x10, x29, #0x60
  407bd4:	stp	x10, x28, [x29, #-40]
  407bd8:	add	x8, x20, x8
  407bdc:	ldr	w10, [x9, #8]
  407be0:	ldur	q0, [x29, #-40]
  407be4:	ldur	q1, [x29, #-24]
  407be8:	add	x0, x8, #0x2
  407bec:	sub	w8, w9, w10
  407bf0:	add	w8, w8, #0x100, lsl #12
  407bf4:	sxtw	x1, w8
  407bf8:	sub	x3, x29, #0x50
  407bfc:	mov	x2, x19
  407c00:	stp	q0, q1, [x29, #-80]
  407c04:	bl	4027f0 <vsnprintf@plt>
  407c08:	ldr	x26, [x23, #1848]
  407c0c:	ldr	x21, [x22, #1832]
  407c10:	mov	w10, #0xffff0               	// #1048560
  407c14:	ldr	x8, [x26, #8]
  407c18:	add	x12, x26, #0x10
  407c1c:	sub	w9, w12, w8
  407c20:	add	w9, w9, w10
  407c24:	cmp	w9, w0
  407c28:	cset	w10, gt
  407c2c:	cmn	w0, #0x1
  407c30:	cset	w11, ne  // ne = any
  407c34:	cmp	x21, x12
  407c38:	b.eq	407cb0 <ferror@plt+0x53b0>  // b.none
  407c3c:	and	w10, w11, w10
  407c40:	cbnz	w10, 407cb0 <ferror@plt+0x53b0>
  407c44:	mov	w0, #0x100000              	// #1048576
  407c48:	bl	402400 <malloc@plt>
  407c4c:	cbz	x0, 407cfc <ferror@plt+0x53fc>
  407c50:	ldr	w9, [x24, #1856]
  407c54:	add	x8, x0, #0x12
  407c58:	add	x20, x0, #0x10
  407c5c:	stp	xzr, x8, [x0]
  407c60:	add	w8, w9, #0x1
  407c64:	str	x0, [x23, #1848]
  407c68:	strh	wzr, [x0, #16]
  407c6c:	str	x20, [x22, #1832]
  407c70:	str	w8, [x24, #1856]
  407c74:	str	x0, [x26]
  407c78:	ldrh	w25, [x21]
  407c7c:	mov	x0, x20
  407c80:	mov	x1, x21
  407c84:	add	x2, x25, #0x2
  407c88:	bl	402220 <memcpy@plt>
  407c8c:	ldr	x8, [x26]
  407c90:	ldr	x9, [x8, #8]
  407c94:	add	x9, x9, x25
  407c98:	str	x9, [x8, #8]
  407c9c:	ldr	x8, [x26, #8]
  407ca0:	sub	x8, x8, x25
  407ca4:	sub	x8, x8, #0x2
  407ca8:	str	x8, [x26, #8]
  407cac:	b	407bbc <ferror@plt+0x52bc>
  407cb0:	ldrh	w10, [x21]
  407cb4:	cmp	w9, w0
  407cb8:	csel	w9, w0, w9, gt
  407cbc:	mvn	w11, w10
  407cc0:	and	w11, w11, #0xffff
  407cc4:	cmp	w9, w11
  407cc8:	csel	w9, w9, w11, lt  // lt = tstop
  407ccc:	add	x8, x8, w9, sxtw
  407cd0:	add	w9, w10, w9
  407cd4:	str	x8, [x26, #8]
  407cd8:	strh	w9, [x21]
  407cdc:	ldp	x20, x19, [sp, #352]
  407ce0:	ldp	x22, x21, [sp, #336]
  407ce4:	ldp	x24, x23, [sp, #320]
  407ce8:	ldp	x26, x25, [sp, #304]
  407cec:	ldp	x28, x27, [sp, #288]
  407cf0:	ldp	x29, x30, [sp, #272]
  407cf4:	add	sp, sp, #0x170
  407cf8:	ret
  407cfc:	bl	402580 <abort@plt>
  407d00:	stp	x29, x30, [sp, #-64]!
  407d04:	mov	w1, #0x7                   	// #7
  407d08:	str	x23, [sp, #16]
  407d0c:	stp	x22, x21, [sp, #32]
  407d10:	stp	x20, x19, [sp, #48]
  407d14:	mov	x29, sp
  407d18:	mov	x19, x0
  407d1c:	bl	4091f4 <ferror@plt+0x68f4>
  407d20:	ldr	x20, [x19, #96]
  407d24:	cbz	x20, 407df4 <ferror@plt+0x54f4>
  407d28:	ldrh	w8, [x20, #4]
  407d2c:	ldrh	w21, [x20]
  407d30:	cmp	w8, #0xa
  407d34:	b.eq	407d50 <ferror@plt+0x5450>  // b.none
  407d38:	cmp	w8, #0x2
  407d3c:	b.ne	407d68 <ferror@plt+0x5468>  // b.any
  407d40:	add	x2, x20, #0x8
  407d44:	mov	w0, #0x2                   	// #2
  407d48:	mov	w1, #0x4                   	// #4
  407d4c:	b	407d5c <ferror@plt+0x545c>
  407d50:	add	x2, x20, #0xc
  407d54:	mov	w0, #0xa                   	// #10
  407d58:	mov	w1, #0x10                  	// #16
  407d5c:	bl	40e778 <ferror@plt+0xbe78>
  407d60:	mov	x1, x0
  407d64:	b	407d70 <ferror@plt+0x5470>
  407d68:	adrp	x1, 418000 <ferror@plt+0x15700>
  407d6c:	add	x1, x1, #0x9ab
  407d70:	adrp	x0, 418000 <ferror@plt+0x15700>
  407d74:	add	x0, x0, #0xbb0
  407d78:	bl	407b04 <ferror@plt+0x5204>
  407d7c:	cmp	w21, #0x85
  407d80:	b.cc	407df4 <ferror@plt+0x54f4>  // b.lo, b.ul, b.last
  407d84:	sub	w22, w21, #0x4
  407d88:	adrp	x23, 418000 <ferror@plt+0x15700>
  407d8c:	adrp	x21, 418000 <ferror@plt+0x15700>
  407d90:	add	x20, x20, #0x8c
  407d94:	add	x23, x23, #0x9ab
  407d98:	add	x21, x21, #0xbbb
  407d9c:	b	407dcc <ferror@plt+0x54cc>
  407da0:	mov	w0, #0xa                   	// #10
  407da4:	mov	w1, #0x10                  	// #16
  407da8:	mov	x2, x20
  407dac:	bl	40e778 <ferror@plt+0xbe78>
  407db0:	mov	x1, x0
  407db4:	mov	x0, x21
  407db8:	bl	407b04 <ferror@plt+0x5204>
  407dbc:	sub	w22, w22, #0x80
  407dc0:	cmp	w22, #0x80
  407dc4:	add	x20, x20, #0x80
  407dc8:	b.le	407df4 <ferror@plt+0x54f4>
  407dcc:	ldurh	w8, [x20, #-8]
  407dd0:	cmp	w8, #0xa
  407dd4:	b.eq	407da0 <ferror@plt+0x54a0>  // b.none
  407dd8:	cmp	w8, #0x2
  407ddc:	mov	x1, x23
  407de0:	b.ne	407db4 <ferror@plt+0x54b4>  // b.any
  407de4:	sub	x2, x20, #0x4
  407de8:	mov	w0, #0x2                   	// #2
  407dec:	mov	w1, #0x4                   	// #4
  407df0:	b	407dac <ferror@plt+0x54ac>
  407df4:	ldr	x20, [x19, #104]
  407df8:	cbz	x20, 407ec8 <ferror@plt+0x55c8>
  407dfc:	ldrh	w8, [x20, #4]
  407e00:	ldrh	w21, [x20]
  407e04:	cmp	w8, #0xa
  407e08:	b.eq	407e24 <ferror@plt+0x5524>  // b.none
  407e0c:	cmp	w8, #0x2
  407e10:	b.ne	407e3c <ferror@plt+0x553c>  // b.any
  407e14:	add	x2, x20, #0x8
  407e18:	mov	w0, #0x2                   	// #2
  407e1c:	mov	w1, #0x4                   	// #4
  407e20:	b	407e30 <ferror@plt+0x5530>
  407e24:	add	x2, x20, #0xc
  407e28:	mov	w0, #0xa                   	// #10
  407e2c:	mov	w1, #0x10                  	// #16
  407e30:	bl	40e778 <ferror@plt+0xbe78>
  407e34:	mov	x1, x0
  407e38:	b	407e44 <ferror@plt+0x5544>
  407e3c:	adrp	x1, 418000 <ferror@plt+0x15700>
  407e40:	add	x1, x1, #0x9ab
  407e44:	adrp	x0, 418000 <ferror@plt+0x15700>
  407e48:	add	x0, x0, #0xbbf
  407e4c:	bl	407b04 <ferror@plt+0x5204>
  407e50:	cmp	w21, #0x85
  407e54:	b.cc	407ec8 <ferror@plt+0x55c8>  // b.lo, b.ul, b.last
  407e58:	sub	w22, w21, #0x4
  407e5c:	adrp	x23, 418000 <ferror@plt+0x15700>
  407e60:	adrp	x21, 418000 <ferror@plt+0x15700>
  407e64:	add	x20, x20, #0x8c
  407e68:	add	x23, x23, #0x9ab
  407e6c:	add	x21, x21, #0xbbb
  407e70:	b	407ea0 <ferror@plt+0x55a0>
  407e74:	mov	w0, #0xa                   	// #10
  407e78:	mov	w1, #0x10                  	// #16
  407e7c:	mov	x2, x20
  407e80:	bl	40e778 <ferror@plt+0xbe78>
  407e84:	mov	x1, x0
  407e88:	mov	x0, x21
  407e8c:	bl	407b04 <ferror@plt+0x5204>
  407e90:	sub	w22, w22, #0x80
  407e94:	cmp	w22, #0x80
  407e98:	add	x20, x20, #0x80
  407e9c:	b.le	407ec8 <ferror@plt+0x55c8>
  407ea0:	ldurh	w8, [x20, #-8]
  407ea4:	cmp	w8, #0xa
  407ea8:	b.eq	407e74 <ferror@plt+0x5574>  // b.none
  407eac:	cmp	w8, #0x2
  407eb0:	mov	x1, x23
  407eb4:	b.ne	407e88 <ferror@plt+0x5588>  // b.any
  407eb8:	sub	x2, x20, #0x4
  407ebc:	mov	w0, #0x2                   	// #2
  407ec0:	mov	w1, #0x4                   	// #4
  407ec4:	b	407e80 <ferror@plt+0x5580>
  407ec8:	ldr	x8, [x19, #16]
  407ecc:	cbz	x8, 408108 <ferror@plt+0x5808>
  407ed0:	ldrh	w21, [x8]
  407ed4:	sub	x20, x21, #0x4
  407ed8:	cmp	x20, #0x16f
  407edc:	b.hi	407f18 <ferror@plt+0x5618>  // b.pmore
  407ee0:	sub	x19, sp, #0x170
  407ee4:	mov	sp, x19
  407ee8:	add	x1, x8, #0x4
  407eec:	mov	x0, x19
  407ef0:	mov	x2, x20
  407ef4:	bl	402220 <memcpy@plt>
  407ef8:	mov	w8, #0x174                 	// #372
  407efc:	add	x0, x19, x20
  407f00:	sub	x2, x8, x21
  407f04:	mov	w1, wzr
  407f08:	bl	402480 <memset@plt>
  407f0c:	ldr	w1, [x19]
  407f10:	cbnz	w1, 407f24 <ferror@plt+0x5624>
  407f14:	b	407f30 <ferror@plt+0x5630>
  407f18:	add	x19, x8, #0x4
  407f1c:	ldr	w1, [x19]
  407f20:	cbz	w1, 407f30 <ferror@plt+0x5630>
  407f24:	adrp	x0, 418000 <ferror@plt+0x15700>
  407f28:	add	x0, x0, #0xc11
  407f2c:	bl	407b04 <ferror@plt+0x5204>
  407f30:	ldr	w8, [x19, #4]
  407f34:	cbz	w8, 407f50 <ferror@plt+0x5650>
  407f38:	adrp	x9, 417000 <ferror@plt+0x14700>
  407f3c:	add	x9, x9, #0x660
  407f40:	ldr	x1, [x9, x8, lsl #3]
  407f44:	adrp	x0, 418000 <ferror@plt+0x15700>
  407f48:	add	x0, x0, #0xc19
  407f4c:	bl	407b04 <ferror@plt+0x5204>
  407f50:	ldr	w1, [x19, #8]
  407f54:	cbz	w1, 407f64 <ferror@plt+0x5664>
  407f58:	adrp	x0, 418000 <ferror@plt+0x15700>
  407f5c:	add	x0, x0, #0xc23
  407f60:	bl	407b04 <ferror@plt+0x5204>
  407f64:	ldrh	w1, [x19, #12]
  407f68:	cbz	w1, 407f78 <ferror@plt+0x5678>
  407f6c:	adrp	x0, 418000 <ferror@plt+0x15700>
  407f70:	add	x0, x0, #0xc2c
  407f74:	bl	407b04 <ferror@plt+0x5204>
  407f78:	ldrh	w1, [x19, #14]
  407f7c:	cbz	w1, 407f8c <ferror@plt+0x568c>
  407f80:	adrp	x0, 418000 <ferror@plt+0x15700>
  407f84:	add	x0, x0, #0xc3a
  407f88:	bl	407b04 <ferror@plt+0x5204>
  407f8c:	ldrh	w1, [x19, #16]
  407f90:	cbz	w1, 407fa0 <ferror@plt+0x56a0>
  407f94:	adrp	x0, 418000 <ferror@plt+0x15700>
  407f98:	add	x0, x0, #0xc47
  407f9c:	bl	407b04 <ferror@plt+0x5204>
  407fa0:	ldrh	w1, [x19, #18]
  407fa4:	cbz	w1, 407fb4 <ferror@plt+0x56b4>
  407fa8:	adrp	x0, 418000 <ferror@plt+0x15700>
  407fac:	add	x0, x0, #0xc53
  407fb0:	bl	407b04 <ferror@plt+0x5204>
  407fb4:	ldr	w1, [x19, #24]
  407fb8:	cbz	w1, 407fc8 <ferror@plt+0x56c8>
  407fbc:	adrp	x0, 418000 <ferror@plt+0x15700>
  407fc0:	add	x0, x0, #0xc60
  407fc4:	bl	407b04 <ferror@plt+0x5204>
  407fc8:	ldr	w1, [x19, #28]
  407fcc:	cbz	w1, 407fdc <ferror@plt+0x56dc>
  407fd0:	adrp	x0, 418000 <ferror@plt+0x15700>
  407fd4:	add	x0, x0, #0xc6c
  407fd8:	bl	407b04 <ferror@plt+0x5204>
  407fdc:	ldr	w1, [x19, #32]
  407fe0:	cbz	w1, 407ff0 <ferror@plt+0x56f0>
  407fe4:	adrp	x0, 418000 <ferror@plt+0x15700>
  407fe8:	add	x0, x0, #0xc79
  407fec:	bl	407b04 <ferror@plt+0x5204>
  407ff0:	ldr	w1, [x19, #36]
  407ff4:	cbz	w1, 408004 <ferror@plt+0x5704>
  407ff8:	adrp	x0, 418000 <ferror@plt+0x15700>
  407ffc:	add	x0, x0, #0xc85
  408000:	bl	407b04 <ferror@plt+0x5204>
  408004:	ldr	w1, [x19, #40]
  408008:	cbz	w1, 408018 <ferror@plt+0x5718>
  40800c:	adrp	x0, 418000 <ferror@plt+0x15700>
  408010:	add	x0, x0, #0xc92
  408014:	bl	407b04 <ferror@plt+0x5204>
  408018:	ldr	w1, [x19, #44]
  40801c:	cbz	w1, 40802c <ferror@plt+0x572c>
  408020:	adrp	x0, 418000 <ferror@plt+0x15700>
  408024:	add	x0, x0, #0xc9d
  408028:	bl	407b04 <ferror@plt+0x5204>
  40802c:	ldr	w1, [x19, #48]
  408030:	cbz	w1, 408040 <ferror@plt+0x5740>
  408034:	adrp	x0, 418000 <ferror@plt+0x15700>
  408038:	add	x0, x0, #0xca7
  40803c:	bl	407b04 <ferror@plt+0x5204>
  408040:	ldrb	w1, [x19, #52]
  408044:	cbz	w1, 408054 <ferror@plt+0x5754>
  408048:	adrp	x0, 418000 <ferror@plt+0x15700>
  40804c:	add	x0, x0, #0xcb0
  408050:	bl	407b04 <ferror@plt+0x5204>
  408054:	ldrb	w1, [x19, #53]
  408058:	cbz	w1, 408068 <ferror@plt+0x5768>
  40805c:	adrp	x0, 418000 <ferror@plt+0x15700>
  408060:	add	x0, x0, #0xcbd
  408064:	bl	407b04 <ferror@plt+0x5204>
  408068:	ldr	w1, [x19, #344]
  40806c:	cbz	w1, 40807c <ferror@plt+0x577c>
  408070:	adrp	x0, 418000 <ferror@plt+0x15700>
  408074:	add	x0, x0, #0xcc7
  408078:	bl	407b04 <ferror@plt+0x5204>
  40807c:	ldr	w1, [x19, #348]
  408080:	cbz	w1, 408090 <ferror@plt+0x5790>
  408084:	adrp	x0, 418000 <ferror@plt+0x15700>
  408088:	add	x0, x0, #0xcd5
  40808c:	bl	407b04 <ferror@plt+0x5204>
  408090:	ldr	w1, [x19, #352]
  408094:	cbz	w1, 4080a4 <ferror@plt+0x57a4>
  408098:	adrp	x0, 418000 <ferror@plt+0x15700>
  40809c:	add	x0, x0, #0xce1
  4080a0:	bl	407b04 <ferror@plt+0x5204>
  4080a4:	ldrb	w1, [x19, #356]
  4080a8:	cbz	w1, 4080b8 <ferror@plt+0x57b8>
  4080ac:	adrp	x0, 418000 <ferror@plt+0x15700>
  4080b0:	add	x0, x0, #0xced
  4080b4:	bl	407b04 <ferror@plt+0x5204>
  4080b8:	ldrb	w1, [x19, #357]
  4080bc:	cbz	w1, 4080cc <ferror@plt+0x57cc>
  4080c0:	adrp	x0, 418000 <ferror@plt+0x15700>
  4080c4:	add	x0, x0, #0xcf9
  4080c8:	bl	407b04 <ferror@plt+0x5204>
  4080cc:	ldrb	w1, [x19, #358]
  4080d0:	cbz	w1, 4080e0 <ferror@plt+0x57e0>
  4080d4:	adrp	x0, 418000 <ferror@plt+0x15700>
  4080d8:	add	x0, x0, #0xd04
  4080dc:	bl	407b04 <ferror@plt+0x5204>
  4080e0:	ldrb	w1, [x19, #359]
  4080e4:	cbz	w1, 408108 <ferror@plt+0x5808>
  4080e8:	adrp	x0, 418000 <ferror@plt+0x15700>
  4080ec:	add	x0, x0, #0xd11
  4080f0:	mov	sp, x29
  4080f4:	ldp	x20, x19, [sp, #48]
  4080f8:	ldp	x22, x21, [sp, #32]
  4080fc:	ldr	x23, [sp, #16]
  408100:	ldp	x29, x30, [sp], #64
  408104:	b	407b04 <ferror@plt+0x5204>
  408108:	mov	sp, x29
  40810c:	ldp	x20, x19, [sp, #48]
  408110:	ldp	x22, x21, [sp, #32]
  408114:	ldr	x23, [sp, #16]
  408118:	ldp	x29, x30, [sp], #64
  40811c:	ret
  408120:	stp	x29, x30, [sp, #-96]!
  408124:	stp	x28, x27, [sp, #16]
  408128:	stp	x26, x25, [sp, #32]
  40812c:	stp	x24, x23, [sp, #48]
  408130:	stp	x22, x21, [sp, #64]
  408134:	stp	x20, x19, [sp, #80]
  408138:	mov	x29, sp
  40813c:	sub	sp, sp, #0x400
  408140:	mov	x19, sp
  408144:	mov	x20, x1
  408148:	mov	x21, x0
  40814c:	add	x0, x19, #0x58
  408150:	mov	w2, #0x3a8                 	// #936
  408154:	mov	w1, wzr
  408158:	add	x23, x19, #0x58
  40815c:	bl	402480 <memset@plt>
  408160:	ldrb	w8, [x21, #1]
  408164:	mov	w1, #0x7                   	// #7
  408168:	mov	x0, x20
  40816c:	str	w8, [x19, #640]
  408170:	bl	4091f4 <ferror@plt+0x68f4>
  408174:	ldr	x8, [x20, #16]
  408178:	cbz	x8, 40850c <ferror@plt+0x5c0c>
  40817c:	ldrh	w24, [x8]
  408180:	sub	x22, x24, #0x4
  408184:	cmp	x22, #0xe7
  408188:	b.hi	4081bc <ferror@plt+0x58bc>  // b.pmore
  40818c:	sub	x21, sp, #0xf0
  408190:	mov	sp, x21
  408194:	add	x1, x8, #0x4
  408198:	mov	x0, x21
  40819c:	mov	x2, x22
  4081a0:	bl	402220 <memcpy@plt>
  4081a4:	mov	w8, #0xec                  	// #236
  4081a8:	add	x0, x21, x22
  4081ac:	sub	x2, x8, x24
  4081b0:	mov	w1, wzr
  4081b4:	bl	402480 <memset@plt>
  4081b8:	b	4081c0 <ferror@plt+0x58c0>
  4081bc:	add	x21, x8, #0x4
  4081c0:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4081c4:	ldrb	w8, [x8, #3600]
  4081c8:	cmp	w8, #0x1
  4081cc:	b.ne	4081fc <ferror@plt+0x58fc>  // b.any
  4081d0:	ldrb	w8, [x21, #5]
  4081d4:	and	w9, w8, #0x1
  4081d8:	ubfx	w10, w8, #1, #1
  4081dc:	ubfx	w11, w8, #3, #1
  4081e0:	ubfx	w12, w8, #4, #1
  4081e4:	ubfx	w8, w8, #5, #1
  4081e8:	strb	w9, [x19, #1000]
  4081ec:	strb	w10, [x19, #1001]
  4081f0:	strb	w11, [x19, #1002]
  4081f4:	strb	w12, [x19, #1003]
  4081f8:	strb	w8, [x19, #1004]
  4081fc:	ldr	x8, [x20, #32]
  408200:	cbz	x8, 408218 <ferror@plt+0x5918>
  408204:	add	x9, x19, #0x58
  408208:	add	x0, x9, #0x274
  40820c:	add	x1, x8, #0x4
  408210:	mov	w2, #0xf                   	// #15
  408214:	bl	402800 <strncpy@plt>
  408218:	ldrb	w8, [x21, #5]
  40821c:	tbz	w8, #2, 408240 <ferror@plt+0x5940>
  408220:	mov	w8, #0x1                   	// #1
  408224:	strb	w8, [x19, #1005]
  408228:	ldrh	w8, [x21, #6]
  40822c:	and	w8, w8, #0xf
  408230:	str	w8, [x19, #792]
  408234:	ldrh	w8, [x21, #6]
  408238:	ubfx	w8, w8, #4, #4
  40823c:	str	w8, [x19, #796]
  408240:	ldr	w8, [x21, #8]
  408244:	add	x22, x23, #0x298
  408248:	cbz	w8, 408274 <ferror@plt+0x5974>
  40824c:	mov	w9, #0xc6c0                	// #50880
  408250:	movk	w9, #0x2d, lsl #16
  408254:	cmp	w8, w9
  408258:	b.eq	408274 <ferror@plt+0x5974>  // b.none
  40825c:	mov	x9, #0x400000000000        	// #70368744177664
  408260:	movk	x9, #0x408f, lsl #48
  408264:	ucvtf	d0, w8
  408268:	fmov	d1, x9
  40826c:	fdiv	d0, d0, d1
  408270:	str	d0, [x19, #736]
  408274:	ldrb	w8, [x21, #4]
  408278:	mov	w9, #0xfffe                	// #65534
  40827c:	str	w8, [x19, #776]
  408280:	ldur	d0, [x21, #68]
  408284:	mov	x8, #0x400000000000        	// #70368744177664
  408288:	movk	x8, #0x408f, lsl #48
  40828c:	fmov	d1, x8
  408290:	uxtl	v0.2d, v0.2s
  408294:	ucvtf	v2.2d, v0.2d
  408298:	dup	v0.2d, x8
  40829c:	fdiv	v0.2d, v2.2d, v0.2d
  4082a0:	str	q0, [x22]
  4082a4:	ldr	s0, [x21, #12]
  4082a8:	ucvtf	d0, d0
  4082ac:	fdiv	d0, d0, d1
  4082b0:	str	d0, [x19, #744]
  4082b4:	ldr	x8, [x21, #16]
  4082b8:	str	x8, [x19, #800]
  4082bc:	ldr	w8, [x21, #84]
  4082c0:	str	w8, [x19, #808]
  4082c4:	ldr	w8, [x21, #96]
  4082c8:	str	w8, [x19, #952]
  4082cc:	ldr	s0, [x21, #92]
  4082d0:	ucvtf	d0, d0
  4082d4:	fdiv	d0, d0, d1
  4082d8:	str	d0, [x19, #936]
  4082dc:	ldr	w8, [x21, #44]
  4082e0:	str	w8, [x19, #820]
  4082e4:	ldur	x8, [x21, #52]
  4082e8:	str	x8, [x19, #824]
  4082ec:	ldr	w8, [x21, #24]
  4082f0:	str	w8, [x19, #888]
  4082f4:	ldr	w8, [x21, #36]
  4082f8:	str	w8, [x19, #892]
  4082fc:	ldr	w8, [x21, #100]
  408300:	str	w8, [x19, #896]
  408304:	ldur	d0, [x21, #28]
  408308:	rev64	v0.2s, v0.2s
  40830c:	stur	d0, [x22, #148]
  408310:	ldr	w8, [x21, #40]
  408314:	str	w8, [x19, #908]
  408318:	ldr	w8, [x21, #88]
  40831c:	str	w8, [x19, #912]
  408320:	ldr	w8, [x21, #64]
  408324:	str	w8, [x19, #956]
  408328:	ldr	w8, [x21, #80]
  40832c:	str	w8, [x19, #816]
  408330:	ldr	w8, [x21, #60]
  408334:	str	w8, [x19, #812]
  408338:	ldr	w8, [x21, #76]
  40833c:	cmp	w8, w9
  408340:	b.hi	408348 <ferror@plt+0x5a48>  // b.pmore
  408344:	str	w8, [x19, #772]
  408348:	ldr	x8, [x20, #24]
  40834c:	cbz	x8, 408370 <ferror@plt+0x5a70>
  408350:	ldr	w9, [x8, #4]
  408354:	cbz	w9, 408370 <ferror@plt+0x5a70>
  408358:	ldr	w8, [x8, #12]
  40835c:	cbz	w8, 408370 <ferror@plt+0x5a70>
  408360:	mov	w9, #0x7fffffff            	// #2147483647
  408364:	cmp	w8, w9
  408368:	b.eq	408370 <ferror@plt+0x5a70>  // b.none
  40836c:	ucvtf	d2, w8
  408370:	ldr	x24, [x20, #72]
  408374:	str	q2, [x19]
  408378:	cbz	x24, 4083b0 <ferror@plt+0x5ab0>
  40837c:	mov	w0, #0x14                  	// #20
  408380:	bl	402400 <malloc@plt>
  408384:	ldrh	w8, [x24, #4]
  408388:	cmp	w8, #0x0
  40838c:	cset	w8, ne  // ne = any
  408390:	strb	w8, [x0, #16]
  408394:	ldrh	w8, [x24, #6]
  408398:	str	w8, [x0]
  40839c:	ldr	x8, [x24, #8]
  4083a0:	stur	x8, [x0, #4]
  4083a4:	ldr	w8, [x24, #16]
  4083a8:	str	x0, [x19, #1008]
  4083ac:	str	w8, [x0, #12]
  4083b0:	ldr	x24, [x20, #128]
  4083b4:	cbz	x24, 4083e8 <ferror@plt+0x5ae8>
  4083b8:	ldrh	w25, [x24]
  4083bc:	mov	w0, #0x1                   	// #1
  4083c0:	mov	w1, #0x14                  	// #20
  4083c4:	bl	4024b0 <calloc@plt>
  4083c8:	str	x0, [x19, #1016]
  4083cc:	cbz	x0, 4083e8 <ferror@plt+0x5ae8>
  4083d0:	sub	x8, x25, #0x4
  4083d4:	mov	w9, #0x14                  	// #20
  4083d8:	cmp	x8, #0x14
  4083dc:	csel	x2, x8, x9, cc  // cc = lo, ul, last
  4083e0:	add	x1, x24, #0x4
  4083e4:	bl	402220 <memcpy@plt>
  4083e8:	ldr	q2, [x19]
  4083ec:	fcmp	d2, #0.0
  4083f0:	b.le	408428 <ferror@plt+0x5b28>
  4083f4:	ldr	w8, [x21, #16]
  4083f8:	cbz	w8, 408428 <ferror@plt+0x5b28>
  4083fc:	ldr	w9, [x21, #80]
  408400:	cbz	w9, 408428 <ferror@plt+0x5b28>
  408404:	ucvtf	d1, w8
  408408:	mov	x8, #0x848000000000        	// #145685290680320
  40840c:	ucvtf	d0, w9
  408410:	movk	x8, #0x415e, lsl #48
  408414:	fmul	d0, d1, d0
  408418:	fmov	d1, x8
  40841c:	fmul	d0, d0, d1
  408420:	fdiv	d0, d0, d2
  408424:	str	d0, [x19, #784]
  408428:	ldr	x8, [x21, #104]
  40842c:	fmov	d0, #8.000000000000000000e+00
  408430:	add	x9, x8, #0x1
  408434:	cmp	x9, #0x2
  408438:	b.cc	408464 <ferror@plt+0x5b64>  // b.lo, b.ul, b.last
  40843c:	ucvtf	d1, x8
  408440:	fmul	d1, d1, d0
  408444:	str	d1, [x19, #832]
  408448:	ldr	x8, [x21, #112]
  40844c:	add	x9, x8, #0x1
  408450:	cmp	x9, #0x2
  408454:	b.cc	408464 <ferror@plt+0x5b64>  // b.lo, b.ul, b.last
  408458:	ucvtf	d1, x8
  40845c:	fmul	d1, d1, d0
  408460:	str	d1, [x19, #840]
  408464:	ldur	q1, [x21, #120]
  408468:	str	q1, [x23, #768]
  40846c:	ldr	x8, [x21, #136]
  408470:	str	x8, [x19, #872]
  408474:	ldr	d1, [x21, #152]
  408478:	rev64	v1.2s, v1.2s
  40847c:	str	d1, [x19, #880]
  408480:	ldr	w8, [x21, #144]
  408484:	str	w8, [x19, #916]
  408488:	ldr	w8, [x21, #148]
  40848c:	add	w9, w8, #0x1
  408490:	cmp	w9, #0x2
  408494:	b.cc	4084b0 <ferror@plt+0x5bb0>  // b.lo, b.ul, b.last
  408498:	mov	x9, #0x400000000000        	// #70368744177664
  40849c:	movk	x9, #0x408f, lsl #48
  4084a0:	ucvtf	d1, w8
  4084a4:	fmov	d2, x9
  4084a8:	fdiv	d1, d1, d2
  4084ac:	str	d1, [x19, #944]
  4084b0:	ldr	d1, [x21, #160]
  4084b4:	add	x0, x19, #0x58
  4084b8:	ucvtf	d1, d1
  4084bc:	fmul	d0, d1, d0
  4084c0:	str	d0, [x19, #848]
  4084c4:	ldrb	w8, [x21, #7]
  4084c8:	and	w8, w8, #0x1
  4084cc:	strb	w8, [x19, #1006]
  4084d0:	ldur	q0, [x21, #168]
  4084d4:	str	q0, [x22, #208]
  4084d8:	ldr	x8, [x21, #184]
  4084dc:	str	x8, [x19, #976]
  4084e0:	ldr	x8, [x21, #192]
  4084e4:	str	x8, [x19, #920]
  4084e8:	ldr	x8, [x21, #216]
  4084ec:	str	x8, [x19, #928]
  4084f0:	ldur	q0, [x21, #200]
  4084f4:	str	q0, [x23, #896]
  4084f8:	bl	4092d4 <ferror@plt+0x69d4>
  4084fc:	ldr	x0, [x19, #1008]
  408500:	bl	402650 <free@plt>
  408504:	ldr	x0, [x19, #1016]
  408508:	bl	402650 <free@plt>
  40850c:	ldr	x21, [x20, #144]
  408510:	cbz	x21, 4085dc <ferror@plt+0x5cdc>
  408514:	ldrh	w22, [x21]
  408518:	adrp	x0, 418000 <ferror@plt+0x15700>
  40851c:	add	x0, x0, #0xd1d
  408520:	bl	407b04 <ferror@plt+0x5204>
  408524:	ldrb	w0, [x21, #4]
  408528:	mov	w24, #0x4                   	// #4
  40852c:	mov	w25, #0x10                  	// #16
  408530:	add	x2, x21, #0x8
  408534:	cmp	w0, #0xa
  408538:	csel	w1, w25, w24, eq  // eq = none
  40853c:	bl	40e778 <ferror@plt+0xbe78>
  408540:	ldrb	w2, [x21, #5]
  408544:	mov	x1, x0
  408548:	adrp	x0, 419000 <ferror@plt+0x16700>
  40854c:	add	x0, x0, #0x78
  408550:	bl	407b04 <ferror@plt+0x5204>
  408554:	ldrh	w1, [x21, #6]
  408558:	adrp	x2, 419000 <ferror@plt+0x16700>
  40855c:	add	x0, x21, #0x18
  408560:	add	x2, x2, #0x7f
  408564:	bl	40ea90 <ferror@plt+0xc190>
  408568:	cmp	w22, #0x69
  40856c:	b.cc	4085dc <ferror@plt+0x5cdc>  // b.lo, b.ul, b.last
  408570:	add	x26, x21, #0x68
  408574:	sub	w27, w22, #0x4
  408578:	adrp	x21, 419000 <ferror@plt+0x16700>
  40857c:	adrp	x22, 419000 <ferror@plt+0x16700>
  408580:	adrp	x23, 419000 <ferror@plt+0x16700>
  408584:	add	x21, x21, #0x80
  408588:	add	x22, x22, #0x78
  40858c:	add	x23, x23, #0x7f
  408590:	mov	x0, x21
  408594:	bl	407b04 <ferror@plt+0x5204>
  408598:	ldrb	w0, [x26]
  40859c:	add	x2, x26, #0x4
  4085a0:	cmp	w0, #0xa
  4085a4:	csel	w1, w25, w24, eq  // eq = none
  4085a8:	bl	40e778 <ferror@plt+0xbe78>
  4085ac:	ldrb	w2, [x26, #1]
  4085b0:	mov	x1, x0
  4085b4:	mov	x0, x22
  4085b8:	bl	407b04 <ferror@plt+0x5204>
  4085bc:	ldrh	w1, [x26, #2]
  4085c0:	add	x0, x26, #0x14
  4085c4:	mov	x2, x23
  4085c8:	bl	40ea90 <ferror@plt+0xc190>
  4085cc:	sub	w27, w27, #0x64
  4085d0:	cmp	w27, #0x64
  4085d4:	add	x26, x26, #0x64
  4085d8:	b.gt	408590 <ferror@plt+0x5c90>
  4085dc:	ldr	x2, [x20, #152]
  4085e0:	cbz	x2, 4086ec <ferror@plt+0x5dec>
  4085e4:	stp	xzr, xzr, [x19, #64]
  4085e8:	str	xzr, [x19, #80]
  4085ec:	ldrh	w8, [x2], #4
  4085f0:	add	x0, x19, #0x40
  4085f4:	mov	w1, #0x2                   	// #2
  4085f8:	sub	w3, w8, #0x4
  4085fc:	bl	415814 <ferror@plt+0x12f14>
  408600:	ldr	x8, [x19, #72]
  408604:	cbz	x8, 408618 <ferror@plt+0x5d18>
  408608:	adrp	x0, 418000 <ferror@plt+0x15700>
  40860c:	add	x1, x8, #0x4
  408610:	add	x0, x0, #0xd27
  408614:	bl	407b04 <ferror@plt+0x5204>
  408618:	ldr	x2, [x19, #80]
  40861c:	cbz	x2, 4086ec <ferror@plt+0x5dec>
  408620:	movi	v0.2d, #0x0
  408624:	str	xzr, [x19, #48]
  408628:	stp	q0, q0, [x19, #16]
  40862c:	ldrh	w8, [x2], #4
  408630:	add	x0, x19, #0x10
  408634:	mov	w1, #0x4                   	// #4
  408638:	sub	w3, w8, #0x4
  40863c:	bl	415814 <ferror@plt+0x12f14>
  408640:	ldr	x8, [x19, #24]
  408644:	cbz	x8, 408680 <ferror@plt+0x5d80>
  408648:	ldrh	w1, [x8, #4]
  40864c:	cmp	w1, #0x304
  408650:	b.eq	408674 <ferror@plt+0x5d74>  // b.none
  408654:	cmp	w1, #0x303
  408658:	b.ne	4086a8 <ferror@plt+0x5da8>  // b.any
  40865c:	adrp	x0, 419000 <ferror@plt+0x16700>
  408660:	add	x0, x0, #0x82
  408664:	bl	407b04 <ferror@plt+0x5204>
  408668:	ldr	x8, [x19, #32]
  40866c:	cbnz	x8, 408688 <ferror@plt+0x5d88>
  408670:	b	4086cc <ferror@plt+0x5dcc>
  408674:	adrp	x0, 419000 <ferror@plt+0x16700>
  408678:	add	x0, x0, #0x90
  40867c:	bl	407b04 <ferror@plt+0x5204>
  408680:	ldr	x8, [x19, #32]
  408684:	cbz	x8, 4086cc <ferror@plt+0x5dcc>
  408688:	ldrh	w8, [x8, #4]
  40868c:	cmp	w8, #0x34
  408690:	b.eq	4086c0 <ferror@plt+0x5dc0>  // b.none
  408694:	cmp	w8, #0x33
  408698:	b.ne	4086cc <ferror@plt+0x5dcc>  // b.any
  40869c:	adrp	x0, 419000 <ferror@plt+0x16700>
  4086a0:	add	x0, x0, #0xb5
  4086a4:	b	4086c8 <ferror@plt+0x5dc8>
  4086a8:	adrp	x0, 419000 <ferror@plt+0x16700>
  4086ac:	add	x0, x0, #0x9e
  4086b0:	bl	407b04 <ferror@plt+0x5204>
  4086b4:	ldr	x8, [x19, #32]
  4086b8:	cbnz	x8, 408688 <ferror@plt+0x5d88>
  4086bc:	b	4086cc <ferror@plt+0x5dcc>
  4086c0:	adrp	x0, 419000 <ferror@plt+0x16700>
  4086c4:	add	x0, x0, #0xca
  4086c8:	bl	407b04 <ferror@plt+0x5204>
  4086cc:	ldr	x1, [x19, #48]
  4086d0:	adrp	x0, 418000 <ferror@plt+0x15700>
  4086d4:	add	x0, x0, #0xd33
  4086d8:	bl	409b60 <ferror@plt+0x7260>
  4086dc:	ldr	x1, [x19, #40]
  4086e0:	adrp	x0, 418000 <ferror@plt+0x15700>
  4086e4:	add	x0, x0, #0xd3a
  4086e8:	bl	409b60 <ferror@plt+0x7260>
  4086ec:	mov	sp, x29
  4086f0:	ldp	x20, x19, [sp, #80]
  4086f4:	ldp	x22, x21, [sp, #64]
  4086f8:	ldp	x24, x23, [sp, #48]
  4086fc:	ldp	x26, x25, [sp, #32]
  408700:	ldp	x28, x27, [sp, #16]
  408704:	ldp	x29, x30, [sp], #96
  408708:	ret
  40870c:	stp	x29, x30, [sp, #-48]!
  408710:	stp	x22, x21, [sp, #16]
  408714:	stp	x20, x19, [sp, #32]
  408718:	ldrh	w8, [x0, #22]
  40871c:	mov	x19, x0
  408720:	mov	x29, sp
  408724:	sub	w8, w8, #0x1
  408728:	cmp	w8, #0x2b
  40872c:	b.hi	4087ac <ferror@plt+0x5eac>  // b.pmore
  408730:	adrp	x9, 415000 <ferror@plt+0x12700>
  408734:	add	x9, x9, #0xfb4
  408738:	adr	x10, 408750 <ferror@plt+0x5e50>
  40873c:	ldrb	w11, [x9, x8]
  408740:	add	x10, x10, x11, lsl #2
  408744:	adrp	x20, 41a000 <ferror@plt+0x17700>
  408748:	add	x20, x20, #0x1ad
  40874c:	br	x10
  408750:	ldr	w8, [x19, #8]
  408754:	cmp	w8, #0x21
  408758:	b.hi	408834 <ferror@plt+0x5f34>  // b.pmore
  40875c:	adrp	x9, 415000 <ferror@plt+0x12700>
  408760:	add	x9, x9, #0xfe0
  408764:	adr	x10, 40877c <ferror@plt+0x5e7c>
  408768:	ldrb	w11, [x9, x8]
  40876c:	add	x10, x10, x11, lsl #2
  408770:	adrp	x20, 419000 <ferror@plt+0x16700>
  408774:	add	x20, x20, #0x41b
  408778:	br	x10
  40877c:	adrp	x20, 419000 <ferror@plt+0x16700>
  408780:	add	x20, x20, #0x4c5
  408784:	b	40887c <ferror@plt+0x5f7c>
  408788:	ldr	w8, [x19, #8]
  40878c:	adrp	x9, 418000 <ferror@plt+0x15700>
  408790:	adrp	x10, 418000 <ferror@plt+0x15700>
  408794:	adrp	x11, 418000 <ferror@plt+0x15700>
  408798:	add	x9, x9, #0x622
  40879c:	add	x10, x10, #0x637
  4087a0:	add	x11, x11, #0x611
  4087a4:	cmp	w8, #0x5
  4087a8:	b	408818 <ferror@plt+0x5f18>
  4087ac:	adrp	x20, 418000 <ferror@plt+0x15700>
  4087b0:	add	x20, x20, #0xa0e
  4087b4:	b	40887c <ferror@plt+0x5f7c>
  4087b8:	ldr	w8, [x19, #8]
  4087bc:	adrp	x9, 418000 <ferror@plt+0x15700>
  4087c0:	adrp	x10, 418000 <ferror@plt+0x15700>
  4087c4:	add	x9, x9, #0x65b
  4087c8:	add	x10, x10, #0x648
  4087cc:	cmp	w8, #0x3
  4087d0:	csel	x20, x10, x9, eq  // eq = none
  4087d4:	b	40887c <ferror@plt+0x5f7c>
  4087d8:	ldr	w8, [x19, #8]
  4087dc:	sub	w8, w8, #0x1
  4087e0:	cmp	w8, #0x5
  4087e4:	b.cs	408850 <ferror@plt+0x5f50>  // b.hs, b.nlast
  4087e8:	adrp	x9, 417000 <ferror@plt+0x14700>
  4087ec:	add	x9, x9, #0x718
  4087f0:	ldr	x20, [x9, w8, sxtw #3]
  4087f4:	b	40887c <ferror@plt+0x5f7c>
  4087f8:	ldr	w8, [x19, #8]
  4087fc:	adrp	x9, 418000 <ferror@plt+0x15700>
  408800:	adrp	x10, 418000 <ferror@plt+0x15700>
  408804:	adrp	x11, 418000 <ferror@plt+0x15700>
  408808:	add	x9, x9, #0xa27
  40880c:	add	x10, x10, #0x680
  408810:	add	x11, x11, #0x66e
  408814:	cmp	w8, #0x2
  408818:	csel	x9, x10, x9, eq  // eq = none
  40881c:	cmp	w8, #0x1
  408820:	csel	x20, x11, x9, eq  // eq = none
  408824:	b	40887c <ferror@plt+0x5f7c>
  408828:	adrp	x20, 417000 <ferror@plt+0x14700>
  40882c:	add	x20, x20, #0x82a
  408830:	b	40887c <ferror@plt+0x5f7c>
  408834:	cmp	w8, #0x3a
  408838:	b.eq	408874 <ferror@plt+0x5f74>  // b.none
  40883c:	cmp	w8, #0x84
  408840:	b.ne	408850 <ferror@plt+0x5f50>  // b.any
  408844:	adrp	x20, 417000 <ferror@plt+0x14700>
  408848:	add	x20, x20, #0x9ef
  40884c:	b	40887c <ferror@plt+0x5f7c>
  408850:	adrp	x20, 418000 <ferror@plt+0x15700>
  408854:	add	x20, x20, #0xa27
  408858:	b	40887c <ferror@plt+0x5f7c>
  40885c:	adrp	x20, 419000 <ferror@plt+0x16700>
  408860:	add	x20, x20, #0x499
  408864:	b	40887c <ferror@plt+0x5f7c>
  408868:	adrp	x20, 417000 <ferror@plt+0x14700>
  40886c:	add	x20, x20, #0x9ea
  408870:	b	40887c <ferror@plt+0x5f7c>
  408874:	adrp	x20, 418000 <ferror@plt+0x15700>
  408878:	add	x20, x20, #0xa21
  40887c:	adrp	x1, 417000 <ferror@plt+0x14700>
  408880:	add	x1, x1, #0x9ef
  408884:	mov	x0, x20
  408888:	bl	4025e0 <strcmp@plt>
  40888c:	adrp	x22, 42c000 <memcpy@GLIBC_2.17>
  408890:	adrp	x21, 42c000 <memcpy@GLIBC_2.17>
  408894:	add	x22, x22, #0x388
  408898:	cbnz	w0, 4088d0 <ferror@plt+0x5fd0>
  40889c:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x238>
  4088a0:	ldr	w8, [x8, #1616]
  4088a4:	cbz	w8, 4088d0 <ferror@plt+0x5fd0>
  4088a8:	ldr	w9, [x19, #564]
  4088ac:	cmp	w8, w9
  4088b0:	b.ne	4088d0 <ferror@plt+0x5fd0>  // b.any
  4088b4:	ldr	x8, [x21, #1304]
  4088b8:	sub	x8, x8, x22
  4088bc:	cmp	x8, #0x28
  4088c0:	b.eq	40899c <ferror@plt+0x609c>  // b.none
  4088c4:	bl	408dc0 <ferror@plt+0x64c0>
  4088c8:	b	4088b4 <ferror@plt+0x5fb4>
  4088cc:	bl	408dc0 <ferror@plt+0x64c0>
  4088d0:	ldr	x8, [x21, #1304]
  4088d4:	cmp	x8, x22
  4088d8:	b.ne	4088cc <ferror@plt+0x5fcc>  // b.any
  4088dc:	adrp	x0, 418000 <ferror@plt+0x15700>
  4088e0:	add	x0, x0, #0xa19
  4088e4:	mov	x1, x20
  4088e8:	bl	407b04 <ferror@plt+0x5204>
  4088ec:	ldr	x8, [x21, #1304]
  4088f0:	sub	x8, x8, x22
  4088f4:	cmp	x8, #0x28
  4088f8:	b.eq	408904 <ferror@plt+0x6004>  // b.none
  4088fc:	bl	408dc0 <ferror@plt+0x64c0>
  408900:	b	4088ec <ferror@plt+0x5fec>
  408904:	ldrsw	x8, [x19, #552]
  408908:	adrp	x9, 417000 <ferror@plt+0x14700>
  40890c:	add	x9, x9, #0x600
  408910:	adrp	x0, 418000 <ferror@plt+0x15700>
  408914:	add	x8, x9, x8, lsl #3
  408918:	add	x0, x0, #0xa19
  40891c:	ldr	x1, [x8]
  408920:	bl	407b04 <ferror@plt+0x5204>
  408924:	ldr	x8, [x21, #1304]
  408928:	sub	x8, x8, x22
  40892c:	cmp	x8, #0x50
  408930:	b.eq	40893c <ferror@plt+0x603c>  // b.none
  408934:	bl	408dc0 <ferror@plt+0x64c0>
  408938:	b	408924 <ferror@plt+0x6024>
  40893c:	ldr	w1, [x19, #556]
  408940:	adrp	x0, 418000 <ferror@plt+0x15700>
  408944:	add	x0, x0, #0xa1c
  408948:	bl	407b04 <ferror@plt+0x5204>
  40894c:	ldr	x8, [x21, #1304]
  408950:	sub	x8, x8, x22
  408954:	cmp	x8, #0x78
  408958:	b.eq	408964 <ferror@plt+0x6064>  // b.none
  40895c:	bl	408dc0 <ferror@plt+0x64c0>
  408960:	b	40894c <ferror@plt+0x604c>
  408964:	ldr	w1, [x19, #560]
  408968:	adrp	x0, 418000 <ferror@plt+0x15700>
  40896c:	add	x0, x0, #0xa1c
  408970:	bl	407b04 <ferror@plt+0x5204>
  408974:	ldr	x8, [x21, #1304]
  408978:	sub	x8, x8, x22
  40897c:	cmp	x8, #0xa0
  408980:	b.eq	40898c <ferror@plt+0x608c>  // b.none
  408984:	bl	408dc0 <ferror@plt+0x64c0>
  408988:	b	408974 <ferror@plt+0x6074>
  40898c:	ldp	x20, x19, [sp, #32]
  408990:	ldp	x22, x21, [sp, #16]
  408994:	ldp	x29, x30, [sp], #48
  408998:	ret
  40899c:	ldrsw	x8, [x19, #552]
  4089a0:	adrp	x9, 417000 <ferror@plt+0x14700>
  4089a4:	add	x9, x9, #0x660
  4089a8:	adrp	x0, 418000 <ferror@plt+0x15700>
  4089ac:	add	x8, x9, x8, lsl #3
  4089b0:	add	x0, x0, #0xa16
  4089b4:	b	40891c <ferror@plt+0x601c>
  4089b8:	stp	x29, x30, [sp, #-96]!
  4089bc:	stp	x28, x27, [sp, #16]
  4089c0:	stp	x26, x25, [sp, #32]
  4089c4:	stp	x24, x23, [sp, #48]
  4089c8:	stp	x22, x21, [sp, #64]
  4089cc:	stp	x20, x19, [sp, #80]
  4089d0:	mov	x29, sp
  4089d4:	sub	sp, sp, #0x490
  4089d8:	mov	x8, x0
  4089dc:	ldrh	w0, [x0, #6]
  4089e0:	mov	w21, w2
  4089e4:	mov	w19, w1
  4089e8:	cmp	w0, #0x2
  4089ec:	b.ne	408a08 <ferror@plt+0x6108>  // b.any
  4089f0:	add	x2, x8, #0x8
  4089f4:	mov	w1, #0x4                   	// #4
  4089f8:	bl	40e778 <ferror@plt+0xbe78>
  4089fc:	mov	x20, x0
  408a00:	cbnz	w21, 408a68 <ferror@plt+0x6168>
  408a04:	b	408c10 <ferror@plt+0x6310>
  408a08:	tbnz	w3, #0, 408a2c <ferror@plt+0x612c>
  408a0c:	adrp	x9, 42b000 <ferror@plt+0x28700>
  408a10:	add	x9, x9, #0x9d8
  408a14:	ldp	x10, x11, [x8, #8]
  408a18:	ldp	x12, x9, [x9]
  408a1c:	eor	x10, x10, x12
  408a20:	eor	x9, x11, x9
  408a24:	orr	x9, x10, x9
  408a28:	cbz	x9, 408c00 <ferror@plt+0x6300>
  408a2c:	add	x2, x8, #0x8
  408a30:	mov	w1, #0x10                  	// #16
  408a34:	bl	40e778 <ferror@plt+0xbe78>
  408a38:	mov	w1, #0x3a                  	// #58
  408a3c:	mov	x20, x0
  408a40:	bl	4026a0 <strchr@plt>
  408a44:	cbz	x0, 408a64 <ferror@plt+0x6164>
  408a48:	adrp	x2, 418000 <ferror@plt+0x15700>
  408a4c:	add	x2, x2, #0xa9e
  408a50:	add	x0, sp, #0x8
  408a54:	mov	w1, #0x400                 	// #1024
  408a58:	mov	x3, x20
  408a5c:	bl	4023a0 <snprintf@plt>
  408a60:	add	x20, sp, #0x8
  408a64:	cbz	w21, 408c10 <ferror@plt+0x6310>
  408a68:	mov	w0, w21
  408a6c:	bl	41104c <ferror@plt+0xe74c>
  408a70:	mov	x21, x0
  408a74:	cbz	w19, 408c18 <ferror@plt+0x6318>
  408a78:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  408a7c:	ldr	w8, [x8, #1688]
  408a80:	cbz	w8, 408aa4 <ferror@plt+0x61a4>
  408a84:	adrp	x22, 430000 <stdin@@GLIBC_2.17+0x238>
  408a88:	add	x22, x22, #0x654
  408a8c:	adrp	x1, 419000 <ferror@plt+0x16700>
  408a90:	add	x1, x1, #0x3d2
  408a94:	mov	x0, x22
  408a98:	mov	w2, w19
  408a9c:	bl	402320 <sprintf@plt>
  408aa0:	b	408c28 <ferror@plt+0x6328>
  408aa4:	adrp	x24, 430000 <stdin@@GLIBC_2.17+0x238>
  408aa8:	ldr	x23, [x24, #1752]
  408aac:	adrp	x8, 419000 <ferror@plt+0x16700>
  408ab0:	add	x8, x8, #0x41b
  408ab4:	cmp	x23, x8
  408ab8:	b.eq	408c9c <ferror@plt+0x639c>  // b.none
  408abc:	eor	w8, w19, w23, lsr #2
  408ac0:	adrp	x25, 430000 <stdin@@GLIBC_2.17+0x238>
  408ac4:	and	w26, w8, #0x3ff
  408ac8:	add	x25, x25, #0x6e0
  408acc:	ldr	x22, [x25, w26, uxtw #3]
  408ad0:	cbnz	x22, 408bb4 <ferror@plt+0x62b4>
  408ad4:	mov	w0, #0x20                  	// #32
  408ad8:	bl	402400 <malloc@plt>
  408adc:	cbz	x0, 408a84 <ferror@plt+0x6184>
  408ae0:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  408ae4:	ldr	x8, [x8, #3592]
  408ae8:	mov	x22, x0
  408aec:	cbnz	x8, 408be0 <ferror@plt+0x62e0>
  408af0:	adrp	x28, 430000 <stdin@@GLIBC_2.17+0x238>
  408af4:	ldr	w8, [x28, #1608]
  408af8:	adrp	x27, 430000 <stdin@@GLIBC_2.17+0x238>
  408afc:	cbnz	w8, 408cc8 <ferror@plt+0x63c8>
  408b00:	adrp	x0, 418000 <ferror@plt+0x15700>
  408b04:	add	x0, x0, #0x934
  408b08:	bl	402870 <getenv@plt>
  408b0c:	mov	x23, x0
  408b10:	cbnz	x0, 408b50 <ferror@plt+0x6250>
  408b14:	adrp	x0, 417000 <ferror@plt+0x14700>
  408b18:	add	x0, x0, #0xa5d
  408b1c:	sub	x23, x29, #0x88
  408b20:	bl	402870 <getenv@plt>
  408b24:	adrp	x8, 418000 <ferror@plt+0x15700>
  408b28:	add	x8, x8, #0x7ad
  408b2c:	cmp	x0, #0x0
  408b30:	adrp	x2, 419000 <ferror@plt+0x16700>
  408b34:	adrp	x4, 418000 <ferror@plt+0x15700>
  408b38:	csel	x3, x8, x0, eq  // eq = none
  408b3c:	add	x2, x2, #0xb0e
  408b40:	add	x4, x4, #0x94d
  408b44:	sub	x0, x29, #0x88
  408b48:	mov	w1, #0x7f                  	// #127
  408b4c:	bl	4023a0 <snprintf@plt>
  408b50:	adrp	x1, 41a000 <ferror@plt+0x17700>
  408b54:	add	x1, x1, #0x5ae
  408b58:	mov	x0, x23
  408b5c:	bl	402720 <fopen64@plt>
  408b60:	cbz	x0, 408cb8 <ferror@plt+0x63b8>
  408b64:	adrp	x1, 418000 <ferror@plt+0x15700>
  408b68:	adrp	x2, 430000 <stdin@@GLIBC_2.17+0x238>
  408b6c:	adrp	x3, 430000 <stdin@@GLIBC_2.17+0x238>
  408b70:	add	x1, x1, #0x96e
  408b74:	add	x2, x2, #0x648
  408b78:	add	x3, x3, #0x64c
  408b7c:	mov	x23, x0
  408b80:	bl	402430 <__isoc99_fscanf@plt>
  408b84:	cmp	w0, #0x1
  408b88:	b.gt	408b9c <ferror@plt+0x629c>
  408b8c:	mov	w8, #0x400                 	// #1024
  408b90:	mov	w9, #0x1387                	// #4999
  408b94:	str	w8, [x28, #1608]
  408b98:	str	w9, [x27, #1612]
  408b9c:	mov	x0, x23
  408ba0:	bl	4023e0 <fclose@plt>
  408ba4:	ldr	w8, [x28, #1608]
  408ba8:	b	408cc8 <ferror@plt+0x63c8>
  408bac:	ldr	x22, [x22]
  408bb0:	cbz	x22, 408ad4 <ferror@plt+0x61d4>
  408bb4:	ldr	w8, [x22, #8]
  408bb8:	cmp	w8, w19
  408bbc:	b.ne	408bac <ferror@plt+0x62ac>  // b.any
  408bc0:	ldr	x8, [x22, #24]
  408bc4:	cmp	x8, x23
  408bc8:	b.ne	408bac <ferror@plt+0x62ac>  // b.any
  408bcc:	ldr	x22, [x22, #16]
  408bd0:	cbnz	x22, 408c28 <ferror@plt+0x6328>
  408bd4:	b	408a84 <ferror@plt+0x6184>
  408bd8:	ldr	x8, [x8]
  408bdc:	cbz	x8, 408af0 <ferror@plt+0x61f0>
  408be0:	ldr	w9, [x8, #8]
  408be4:	cmp	w9, w19
  408be8:	b.ne	408bd8 <ferror@plt+0x62d8>  // b.any
  408bec:	ldr	x9, [x8, #24]
  408bf0:	cmp	x9, x23
  408bf4:	b.ne	408bd8 <ferror@plt+0x62d8>  // b.any
  408bf8:	add	x0, x8, #0x10
  408bfc:	b	408d0c <ferror@plt+0x640c>
  408c00:	mov	w8, #0x2a                  	// #42
  408c04:	add	x20, sp, #0x8
  408c08:	strh	w8, [sp, #8]
  408c0c:	cbnz	w21, 408a68 <ferror@plt+0x6168>
  408c10:	mov	x21, xzr
  408c14:	cbnz	w19, 408a78 <ferror@plt+0x6178>
  408c18:	adrp	x22, 430000 <stdin@@GLIBC_2.17+0x238>
  408c1c:	add	x22, x22, #0x654
  408c20:	mov	w8, #0x2a                  	// #42
  408c24:	strh	w8, [x22]
  408c28:	cbz	x21, 408c4c <ferror@plt+0x634c>
  408c2c:	adrp	x0, 418000 <ferror@plt+0x15700>
  408c30:	adrp	x3, 418000 <ferror@plt+0x15700>
  408c34:	add	x0, x0, #0xaa3
  408c38:	add	x3, x3, #0x7f0
  408c3c:	mov	x1, x20
  408c40:	mov	x2, x21
  408c44:	bl	407b04 <ferror@plt+0x5204>
  408c48:	b	408c64 <ferror@plt+0x6364>
  408c4c:	adrp	x0, 418000 <ferror@plt+0x15700>
  408c50:	adrp	x2, 418000 <ferror@plt+0x15700>
  408c54:	add	x0, x0, #0xaa7
  408c58:	add	x2, x2, #0x7f0
  408c5c:	mov	x1, x20
  408c60:	bl	407b04 <ferror@plt+0x5204>
  408c64:	bl	408dc0 <ferror@plt+0x64c0>
  408c68:	adrp	x0, 418000 <ferror@plt+0x15700>
  408c6c:	add	x0, x0, #0xa19
  408c70:	mov	x1, x22
  408c74:	bl	407b04 <ferror@plt+0x5204>
  408c78:	bl	408dc0 <ferror@plt+0x64c0>
  408c7c:	add	sp, sp, #0x490
  408c80:	ldp	x20, x19, [sp, #80]
  408c84:	ldp	x22, x21, [sp, #64]
  408c88:	ldp	x24, x23, [sp, #48]
  408c8c:	ldp	x26, x25, [sp, #32]
  408c90:	ldp	x28, x27, [sp, #16]
  408c94:	ldp	x29, x30, [sp], #96
  408c98:	ret
  408c9c:	adrp	x1, 430000 <stdin@@GLIBC_2.17+0x238>
  408ca0:	add	x1, x1, #0x654
  408ca4:	mov	w2, #0x80                  	// #128
  408ca8:	mov	w0, w19
  408cac:	bl	4118b8 <ferror@plt+0xefb8>
  408cb0:	mov	x22, x0
  408cb4:	b	408c28 <ferror@plt+0x6328>
  408cb8:	mov	w8, #0x400                 	// #1024
  408cbc:	mov	w9, #0x1387                	// #4999
  408cc0:	str	w8, [x28, #1608]
  408cc4:	str	w9, [x27, #1612]
  408cc8:	cmp	w8, w19
  408ccc:	b.gt	408cdc <ferror@plt+0x63dc>
  408cd0:	ldr	w8, [x27, #1612]
  408cd4:	cmp	w8, w19
  408cd8:	b.ge	408d20 <ferror@plt+0x6420>  // b.tcont
  408cdc:	adrp	x23, 432000 <stdin@@GLIBC_2.17+0x2238>
  408ce0:	ldrb	w8, [x23, #1760]
  408ce4:	tbnz	w8, #0, 408cf8 <ferror@plt+0x63f8>
  408ce8:	mov	w0, #0x1                   	// #1
  408cec:	mov	w27, #0x1                   	// #1
  408cf0:	bl	4027a0 <setservent@plt>
  408cf4:	strb	w27, [x23, #1760]
  408cf8:	ldr	x1, [x24, #1752]
  408cfc:	rev	w8, w19
  408d00:	lsr	w0, w8, #16
  408d04:	bl	402590 <getservbyport@plt>
  408d08:	cbz	x0, 408d20 <ferror@plt+0x6420>
  408d0c:	ldr	x0, [x0]
  408d10:	str	w19, [x22, #8]
  408d14:	cbz	x0, 408d28 <ferror@plt+0x6428>
  408d18:	bl	402510 <strdup@plt>
  408d1c:	b	408d28 <ferror@plt+0x6428>
  408d20:	mov	x0, xzr
  408d24:	str	w19, [x22, #8]
  408d28:	lsl	x9, x26, #3
  408d2c:	ldr	x8, [x24, #1752]
  408d30:	ldr	x10, [x25, x9]
  408d34:	str	x22, [x25, x9]
  408d38:	stp	x0, x8, [x22, #16]
  408d3c:	str	x10, [x22]
  408d40:	ldr	x22, [x22, #16]
  408d44:	cbnz	x22, 408c28 <ferror@plt+0x6328>
  408d48:	b	408a84 <ferror@plt+0x6184>
  408d4c:	stp	x29, x30, [sp, #-32]!
  408d50:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  408d54:	ldr	w8, [x8, #3628]
  408d58:	str	x19, [sp, #16]
  408d5c:	mov	x29, sp
  408d60:	cbz	w8, 408d74 <ferror@plt+0x6474>
  408d64:	ldr	w0, [x0, #564]
  408d68:	add	x1, x29, #0x18
  408d6c:	mov	w2, #0x1                   	// #1
  408d70:	b	408d8c <ferror@plt+0x648c>
  408d74:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  408d78:	ldr	w8, [x8, #3612]
  408d7c:	cbz	w8, 408db4 <ferror@plt+0x64b4>
  408d80:	ldr	w0, [x0, #564]
  408d84:	add	x1, x29, #0x18
  408d88:	mov	w2, wzr
  408d8c:	bl	408f04 <ferror@plt+0x6604>
  408d90:	cmp	w0, #0x1
  408d94:	b.lt	408db4 <ferror@plt+0x64b4>  // b.tstop
  408d98:	ldr	x19, [x29, #24]
  408d9c:	adrp	x0, 418000 <ferror@plt+0x15700>
  408da0:	add	x0, x0, #0xaac
  408da4:	mov	x1, x19
  408da8:	bl	407b04 <ferror@plt+0x5204>
  408dac:	mov	x0, x19
  408db0:	bl	402650 <free@plt>
  408db4:	ldr	x19, [sp, #16]
  408db8:	ldp	x29, x30, [sp], #32
  408dbc:	ret
  408dc0:	stp	x29, x30, [sp, #-96]!
  408dc4:	stp	x26, x25, [sp, #32]
  408dc8:	stp	x24, x23, [sp, #48]
  408dcc:	stp	x22, x21, [sp, #64]
  408dd0:	stp	x20, x19, [sp, #80]
  408dd4:	adrp	x19, 42c000 <memcpy@GLIBC_2.17>
  408dd8:	adrp	x23, 432000 <stdin@@GLIBC_2.17+0x2238>
  408ddc:	ldr	w24, [x23, #1856]
  408de0:	ldr	x20, [x19, #1304]
  408de4:	adrp	x21, 42c000 <memcpy@GLIBC_2.17>
  408de8:	add	x21, x21, #0x388
  408dec:	cmp	w24, #0x5
  408df0:	sub	x22, x20, x21
  408df4:	str	x27, [sp, #16]
  408df8:	mov	x29, sp
  408dfc:	b.lt	408e24 <ferror@plt+0x6524>  // b.tstop
  408e00:	cmp	x22, #0x168
  408e04:	b.ne	408e24 <ferror@plt+0x6524>  // b.any
  408e08:	ldp	x20, x19, [sp, #80]
  408e0c:	ldp	x22, x21, [sp, #64]
  408e10:	ldp	x24, x23, [sp, #48]
  408e14:	ldp	x26, x25, [sp, #32]
  408e18:	ldr	x27, [sp, #16]
  408e1c:	ldp	x29, x30, [sp], #96
  408e20:	b	406794 <ferror@plt+0x3e94>
  408e24:	ldr	w8, [x20, #24]
  408e28:	cbnz	w8, 408ea4 <ferror@plt+0x65a4>
  408e2c:	adrp	x25, 432000 <stdin@@GLIBC_2.17+0x2238>
  408e30:	ldr	x8, [x25, #1832]
  408e34:	ldr	w10, [x20, #32]
  408e38:	adrp	x27, 432000 <stdin@@GLIBC_2.17+0x2238>
  408e3c:	ldr	x26, [x27, #1848]
  408e40:	ldrh	w9, [x8]
  408e44:	cmp	w10, w9
  408e48:	and	x10, x9, #0x1
  408e4c:	b.ge	408e54 <ferror@plt+0x6554>  // b.tcont
  408e50:	str	w9, [x20, #32]
  408e54:	ldr	x11, [x26, #8]
  408e58:	sub	w12, w26, w11
  408e5c:	sub	w12, w12, w10
  408e60:	add	w12, w12, #0x100, lsl #12
  408e64:	cmp	w12, #0x1
  408e68:	b.hi	408eb4 <ferror@plt+0x65b4>  // b.pmore
  408e6c:	add	x8, x11, x10
  408e70:	mov	w0, #0x100000              	// #1048576
  408e74:	str	x8, [x26, #8]
  408e78:	bl	402400 <malloc@plt>
  408e7c:	cbz	x0, 408f00 <ferror@plt+0x6600>
  408e80:	add	x8, x0, #0x10
  408e84:	add	x9, x0, #0x12
  408e88:	add	w10, w24, #0x1
  408e8c:	str	x0, [x27, #1848]
  408e90:	strh	wzr, [x0, #16]
  408e94:	str	x8, [x25, #1832]
  408e98:	stp	xzr, x9, [x0]
  408e9c:	str	w10, [x23, #1856]
  408ea0:	str	x0, [x26]
  408ea4:	cmp	x22, #0x168
  408ea8:	b.ne	408edc <ferror@plt+0x65dc>  // b.any
  408eac:	str	x21, [x19, #1304]
  408eb0:	b	408ee4 <ferror@plt+0x65e4>
  408eb4:	add	w9, w9, #0x1
  408eb8:	and	x9, x9, #0x1fffe
  408ebc:	add	x8, x8, x9
  408ec0:	add	x9, x8, #0x2
  408ec4:	add	x10, x8, #0x4
  408ec8:	str	x9, [x25, #1832]
  408ecc:	strh	wzr, [x8, #2]
  408ed0:	str	x10, [x26, #8]
  408ed4:	cmp	x22, #0x168
  408ed8:	b.eq	408eac <ferror@plt+0x65ac>  // b.none
  408edc:	add	x8, x20, #0x28
  408ee0:	str	x8, [x19, #1304]
  408ee4:	ldp	x20, x19, [sp, #80]
  408ee8:	ldp	x22, x21, [sp, #64]
  408eec:	ldp	x24, x23, [sp, #48]
  408ef0:	ldp	x26, x25, [sp, #32]
  408ef4:	ldr	x27, [sp, #16]
  408ef8:	ldp	x29, x30, [sp], #96
  408efc:	ret
  408f00:	bl	402580 <abort@plt>
  408f04:	sub	sp, sp, #0x80
  408f08:	stp	x29, x30, [sp, #32]
  408f0c:	stp	x28, x27, [sp, #48]
  408f10:	stp	x26, x25, [sp, #64]
  408f14:	stp	x24, x23, [sp, #80]
  408f18:	stp	x22, x21, [sp, #96]
  408f1c:	stp	x20, x19, [sp, #112]
  408f20:	add	x29, sp, #0x20
  408f24:	cbz	w0, 40907c <ferror@plt+0x677c>
  408f28:	eor	w8, w0, w0, lsr #16
  408f2c:	eor	w8, w8, w0, lsr #24
  408f30:	eor	w8, w8, w0, lsr #8
  408f34:	adrp	x9, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  408f38:	and	w8, w8, #0xff
  408f3c:	add	x9, x9, #0xe48
  408f40:	ldr	x28, [x9, w8, uxtw #3]
  408f44:	mov	x20, x1
  408f48:	mov	w10, w0
  408f4c:	str	xzr, [x1]
  408f50:	cbz	x28, 409078 <ferror@plt+0x6778>
  408f54:	adrp	x24, 418000 <ferror@plt+0x15700>
  408f58:	adrp	x25, 418000 <ferror@plt+0x15700>
  408f5c:	adrp	x26, 418000 <ferror@plt+0x15700>
  408f60:	mov	w19, w2
  408f64:	mov	w23, wzr
  408f68:	mov	w9, wzr
  408f6c:	mov	w0, wzr
  408f70:	add	x24, x24, #0xaee
  408f74:	add	x25, x25, #0xacd
  408f78:	add	x26, x26, #0xab8
  408f7c:	str	w10, [sp, #12]
  408f80:	b	408fa0 <ferror@plt+0x66a0>
  408f84:	ldr	x9, [sp, #16]
  408f88:	ldr	w10, [sp, #12]
  408f8c:	add	w9, w0, w9
  408f90:	ldur	w0, [x29, #-4]
  408f94:	add	w0, w0, #0x1
  408f98:	ldr	x28, [x28]
  408f9c:	cbz	x28, 409064 <ferror@plt+0x6764>
  408fa0:	ldr	w8, [x28, #8]
  408fa4:	cmp	w8, w10
  408fa8:	b.ne	408f98 <ferror@plt+0x6698>  // b.any
  408fac:	stur	w0, [x29, #-4]
  408fb0:	ldr	x0, [x20]
  408fb4:	sxtw	x22, w9
  408fb8:	sxtw	x23, w23
  408fbc:	neg	x21, x22
  408fc0:	str	x9, [sp, #16]
  408fc4:	cmp	w19, #0x2
  408fc8:	add	x0, x0, x22
  408fcc:	b.eq	40901c <ferror@plt+0x671c>  // b.none
  408fd0:	cmp	w19, #0x1
  408fd4:	b.eq	408ffc <ferror@plt+0x66fc>  // b.none
  408fd8:	cbnz	w19, 40909c <ferror@plt+0x679c>
  408fdc:	ldr	x3, [x28, #24]
  408fe0:	ldp	w4, w5, [x28, #12]
  408fe4:	add	x27, x21, x23
  408fe8:	mov	x1, x27
  408fec:	mov	x2, x26
  408ff0:	bl	4023a0 <snprintf@plt>
  408ff4:	tbz	w0, #31, 40903c <ferror@plt+0x673c>
  408ff8:	b	409048 <ferror@plt+0x6748>
  408ffc:	ldp	x3, x5, [x28, #24]
  409000:	ldp	w4, w6, [x28, #12]
  409004:	add	x1, x21, x23
  409008:	mov	x2, x25
  40900c:	sub	x27, x23, x22
  409010:	bl	4023a0 <snprintf@plt>
  409014:	tbz	w0, #31, 40903c <ferror@plt+0x673c>
  409018:	b	409048 <ferror@plt+0x6748>
  40901c:	ldp	x3, x5, [x28, #24]
  409020:	ldp	w4, w6, [x28, #12]
  409024:	ldr	x7, [x28, #40]
  409028:	add	x1, x21, x23
  40902c:	mov	x2, x24
  409030:	sub	x27, x23, x22
  409034:	bl	4023a0 <snprintf@plt>
  409038:	tbnz	w0, #31, 409048 <ferror@plt+0x6748>
  40903c:	sxtw	x8, w0
  409040:	cmp	x27, x8
  409044:	b.gt	408f84 <ferror@plt+0x6684>
  409048:	ldr	x0, [x20]
  40904c:	add	x23, x23, #0x200
  409050:	mov	x1, x23
  409054:	bl	4024f0 <realloc@plt>
  409058:	cbz	x0, 4090b8 <ferror@plt+0x67b8>
  40905c:	str	x0, [x20]
  409060:	b	408fc4 <ferror@plt+0x66c4>
  409064:	cbz	w9, 40907c <ferror@plt+0x677c>
  409068:	ldr	x8, [x20]
  40906c:	add	x8, x8, w9, sxtw
  409070:	sturb	wzr, [x8, #-1]
  409074:	b	40907c <ferror@plt+0x677c>
  409078:	mov	w0, wzr
  40907c:	ldp	x20, x19, [sp, #112]
  409080:	ldp	x22, x21, [sp, #96]
  409084:	ldp	x24, x23, [sp, #80]
  409088:	ldp	x26, x25, [sp, #64]
  40908c:	ldp	x28, x27, [sp, #48]
  409090:	ldp	x29, x30, [sp, #32]
  409094:	add	sp, sp, #0x80
  409098:	ret
  40909c:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4090a0:	ldr	x0, [x8, #3496]
  4090a4:	adrp	x1, 418000 <ferror@plt+0x15700>
  4090a8:	add	x1, x1, #0xb1b
  4090ac:	mov	w2, w19
  4090b0:	bl	4028c0 <fprintf@plt>
  4090b4:	bl	402580 <abort@plt>
  4090b8:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4090bc:	ldr	x3, [x8, #3496]
  4090c0:	adrp	x0, 417000 <ferror@plt+0x14700>
  4090c4:	add	x0, x0, #0xabe
  4090c8:	mov	w1, #0x1c                  	// #28
  4090cc:	mov	w2, #0x1                   	// #1
  4090d0:	bl	4026c0 <fwrite@plt>
  4090d4:	bl	402580 <abort@plt>
  4090d8:	stp	x29, x30, [sp, #-48]!
  4090dc:	mov	w8, #0x4dd3                	// #19923
  4090e0:	movk	w8, #0x1062, lsl #16
  4090e4:	lsr	w10, w0, #5
  4090e8:	umull	x8, w0, w8
  4090ec:	stp	x20, x19, [sp, #32]
  4090f0:	mov	w19, w0
  4090f4:	adrp	x9, 432000 <stdin@@GLIBC_2.17+0x2238>
  4090f8:	cmp	w10, #0x753
  4090fc:	lsr	x20, x8, #38
  409100:	str	x21, [sp, #16]
  409104:	mov	x29, sp
  409108:	strb	wzr, [x9, #1764]
  40910c:	b.cc	409150 <ferror@plt+0x6850>  // b.lo, b.ul, b.last
  409110:	mov	w8, #0xb273                	// #45683
  409114:	movk	w8, #0x45e7, lsl #16
  409118:	umull	x8, w19, w8
  40911c:	adrp	x0, 432000 <stdin@@GLIBC_2.17+0x2238>
  409120:	adrp	x2, 418000 <ferror@plt+0x15700>
  409124:	lsr	x3, x8, #46
  409128:	add	x0, x0, #0x6e4
  40912c:	add	x2, x2, #0xb47
  409130:	mov	w1, #0x30                  	// #48
  409134:	bl	4023a0 <snprintf@plt>
  409138:	mov	w8, #0x27bf                	// #10175
  40913c:	movk	w8, #0x9, lsl #16
  409140:	cmp	w19, w8
  409144:	b.hi	4091e4 <ferror@plt+0x68e4>  // b.pmore
  409148:	mov	w19, wzr
  40914c:	b	409158 <ferror@plt+0x6858>
  409150:	mov	w8, #0x3e8                 	// #1000
  409154:	msub	w19, w20, w8, w19
  409158:	mov	w8, #0x8889                	// #34953
  40915c:	movk	w8, #0x8888, lsl #16
  409160:	mul	x8, x20, x8
  409164:	lsr	x8, x8, #37
  409168:	mov	w9, #0x3c                  	// #60
  40916c:	msub	w21, w8, w9, w20
  409170:	adrp	x20, 432000 <stdin@@GLIBC_2.17+0x2238>
  409174:	add	x20, x20, #0x6e4
  409178:	cbz	w21, 4091b8 <ferror@plt+0x68b8>
  40917c:	cmp	w21, #0x9
  409180:	mov	x0, x20
  409184:	csel	w19, wzr, w19, hi  // hi = pmore
  409188:	bl	402250 <strlen@plt>
  40918c:	adrp	x8, 41a000 <ferror@plt+0x17700>
  409190:	adrp	x9, 419000 <ferror@plt+0x16700>
  409194:	add	x8, x8, #0x3ec
  409198:	add	x9, x9, #0xbc2
  40919c:	cmp	w19, #0x0
  4091a0:	adrp	x1, 418000 <ferror@plt+0x15700>
  4091a4:	add	x0, x20, x0
  4091a8:	csel	x3, x9, x8, eq  // eq = none
  4091ac:	add	x1, x1, #0xb4d
  4091b0:	mov	w2, w21
  4091b4:	bl	402320 <sprintf@plt>
  4091b8:	cbz	w19, 4091e4 <ferror@plt+0x68e4>
  4091bc:	mov	x0, x20
  4091c0:	bl	402250 <strlen@plt>
  4091c4:	add	x0, x20, x0
  4091c8:	mov	w2, w19
  4091cc:	ldp	x20, x19, [sp, #32]
  4091d0:	ldr	x21, [sp, #16]
  4091d4:	adrp	x1, 418000 <ferror@plt+0x15700>
  4091d8:	add	x1, x1, #0xb52
  4091dc:	ldp	x29, x30, [sp], #48
  4091e0:	b	402320 <sprintf@plt>
  4091e4:	ldp	x20, x19, [sp, #32]
  4091e8:	ldr	x21, [sp, #16]
  4091ec:	ldp	x29, x30, [sp], #48
  4091f0:	ret
  4091f4:	stp	x29, x30, [sp, #-48]!
  4091f8:	stp	x20, x19, [sp, #32]
  4091fc:	ldr	x20, [x0, w1, sxtw #3]
  409200:	mov	x19, x0
  409204:	str	x21, [sp, #16]
  409208:	mov	x29, sp
  40920c:	cbz	x20, 409294 <ferror@plt+0x6994>
  409210:	ldp	w8, w2, [x20, #4]
  409214:	ldp	w3, w4, [x20, #12]
  409218:	ldp	w5, w6, [x20, #20]
  40921c:	ldr	w7, [x20, #28]
  409220:	adrp	x0, 418000 <ferror@plt+0x15700>
  409224:	sxtw	x21, w1
  409228:	add	x0, x0, #0xbe0
  40922c:	mov	w1, w8
  409230:	bl	407b04 <ferror@plt+0x5204>
  409234:	ldr	x8, [x19, x21, lsl #3]
  409238:	ldrh	w8, [x8]
  40923c:	sub	x8, x8, #0x4
  409240:	cmp	x8, #0x20
  409244:	b.cc	40927c <ferror@plt+0x697c>  // b.lo, b.ul, b.last
  409248:	ldr	w1, [x20, #32]
  40924c:	adrp	x0, 418000 <ferror@plt+0x15700>
  409250:	add	x0, x0, #0xc06
  409254:	bl	407b04 <ferror@plt+0x5204>
  409258:	ldr	x8, [x19, x21, lsl #3]
  40925c:	ldrh	w8, [x8]
  409260:	sub	x8, x8, #0x4
  409264:	cmp	x8, #0x24
  409268:	b.cc	40927c <ferror@plt+0x697c>  // b.lo, b.ul, b.last
  40926c:	ldr	w1, [x20, #36]
  409270:	adrp	x0, 418000 <ferror@plt+0x15700>
  409274:	add	x0, x0, #0xc0c
  409278:	bl	407b04 <ferror@plt+0x5204>
  40927c:	ldp	x20, x19, [sp, #32]
  409280:	ldr	x21, [sp, #16]
  409284:	adrp	x0, 419000 <ferror@plt+0x16700>
  409288:	add	x0, x0, #0x1cb
  40928c:	ldp	x29, x30, [sp], #48
  409290:	b	407b04 <ferror@plt+0x5204>
  409294:	cmp	w1, #0x7
  409298:	b.ne	4092c4 <ferror@plt+0x69c4>  // b.any
  40929c:	ldr	x8, [x19, #8]
  4092a0:	cbz	x8, 4092c4 <ferror@plt+0x69c4>
  4092a4:	ldp	w1, w2, [x8, #4]
  4092a8:	ldp	w3, w4, [x8, #12]
  4092ac:	ldp	x20, x19, [sp, #32]
  4092b0:	ldr	x21, [sp, #16]
  4092b4:	adrp	x0, 418000 <ferror@plt+0x15700>
  4092b8:	add	x0, x0, #0xbc9
  4092bc:	ldp	x29, x30, [sp], #48
  4092c0:	b	407b04 <ferror@plt+0x5204>
  4092c4:	ldp	x20, x19, [sp, #32]
  4092c8:	ldr	x21, [sp, #16]
  4092cc:	ldp	x29, x30, [sp], #48
  4092d0:	ret
  4092d4:	sub	sp, sp, #0x60
  4092d8:	stp	x29, x30, [sp, #64]
  4092dc:	stp	x20, x19, [sp, #80]
  4092e0:	ldrb	w8, [x0, #912]
  4092e4:	mov	x19, x0
  4092e8:	add	x29, sp, #0x40
  4092ec:	cbz	w8, 4092fc <ferror@plt+0x69fc>
  4092f0:	adrp	x0, 418000 <ferror@plt+0x15700>
  4092f4:	add	x0, x0, #0xd41
  4092f8:	bl	407b04 <ferror@plt+0x5204>
  4092fc:	ldrb	w8, [x19, #913]
  409300:	cbz	w8, 409310 <ferror@plt+0x6a10>
  409304:	adrp	x0, 418000 <ferror@plt+0x15700>
  409308:	add	x0, x0, #0xd45
  40930c:	bl	407b04 <ferror@plt+0x5204>
  409310:	ldrb	w8, [x19, #914]
  409314:	cbz	w8, 409324 <ferror@plt+0x6a24>
  409318:	adrp	x0, 418000 <ferror@plt+0x15700>
  40931c:	add	x0, x0, #0xd4b
  409320:	bl	407b04 <ferror@plt+0x5204>
  409324:	ldrb	w8, [x19, #915]
  409328:	cbz	w8, 409338 <ferror@plt+0x6a38>
  40932c:	adrp	x0, 418000 <ferror@plt+0x15700>
  409330:	add	x0, x0, #0xd50
  409334:	bl	407b04 <ferror@plt+0x5204>
  409338:	ldrb	w8, [x19, #916]
  40933c:	cbz	w8, 40934c <ferror@plt+0x6a4c>
  409340:	adrp	x0, 418000 <ferror@plt+0x15700>
  409344:	add	x0, x0, #0xd59
  409348:	bl	407b04 <ferror@plt+0x5204>
  40934c:	ldrb	w8, [x19, #628]
  409350:	cbz	w8, 409364 <ferror@plt+0x6a64>
  409354:	adrp	x0, 418000 <ferror@plt+0x15700>
  409358:	add	x1, x19, #0x274
  40935c:	add	x0, x0, #0xa18
  409360:	bl	407b04 <ferror@plt+0x5204>
  409364:	ldrb	w8, [x19, #917]
  409368:	cbz	w8, 409380 <ferror@plt+0x6a80>
  40936c:	ldr	w1, [x19, #704]
  409370:	ldr	w2, [x19, #708]
  409374:	adrp	x0, 418000 <ferror@plt+0x15700>
  409378:	add	x0, x0, #0xd63
  40937c:	bl	407b04 <ferror@plt+0x5204>
  409380:	ldr	d0, [x19, #648]
  409384:	fcmp	d0, #0.0
  409388:	b.eq	409398 <ferror@plt+0x6a98>  // b.none
  40938c:	adrp	x0, 418000 <ferror@plt+0x15700>
  409390:	add	x0, x0, #0xd71
  409394:	bl	407b04 <ferror@plt+0x5204>
  409398:	ldr	w1, [x19, #688]
  40939c:	cbz	w1, 4093ac <ferror@plt+0x6aac>
  4093a0:	adrp	x0, 418000 <ferror@plt+0x15700>
  4093a4:	add	x0, x0, #0xd79
  4093a8:	bl	407b04 <ferror@plt+0x5204>
  4093ac:	ldr	d0, [x19, #664]
  4093b0:	fcmp	d0, #0.0
  4093b4:	b.eq	4093c8 <ferror@plt+0x6ac8>  // b.none
  4093b8:	ldr	d1, [x19, #672]
  4093bc:	adrp	x0, 418000 <ferror@plt+0x15700>
  4093c0:	add	x0, x0, #0xd85
  4093c4:	bl	407b04 <ferror@plt+0x5204>
  4093c8:	ldr	d0, [x19, #656]
  4093cc:	fcmp	d0, #0.0
  4093d0:	b.eq	4093e0 <ferror@plt+0x6ae0>  // b.none
  4093d4:	adrp	x0, 418000 <ferror@plt+0x15700>
  4093d8:	add	x0, x0, #0xd90
  4093dc:	bl	407b04 <ferror@plt+0x5204>
  4093e0:	ldr	w1, [x19, #680]
  4093e4:	cbz	w1, 409408 <ferror@plt+0x6b08>
  4093e8:	adrp	x0, 418000 <ferror@plt+0x15700>
  4093ec:	add	x0, x0, #0xd98
  4093f0:	bl	407b04 <ferror@plt+0x5204>
  4093f4:	ldrb	w8, [x19, #680]
  4093f8:	tbz	w8, #0, 409408 <ferror@plt+0x6b08>
  4093fc:	adrp	x0, 418000 <ferror@plt+0x15700>
  409400:	add	x0, x0, #0xda1
  409404:	bl	407b04 <ferror@plt+0x5204>
  409408:	ldr	w1, [x19, #712]
  40940c:	cbz	w1, 40941c <ferror@plt+0x6b1c>
  409410:	adrp	x0, 418000 <ferror@plt+0x15700>
  409414:	add	x0, x0, #0xda8
  409418:	bl	407b04 <ferror@plt+0x5204>
  40941c:	ldr	w1, [x19, #724]
  409420:	cbz	w1, 409430 <ferror@plt+0x6b30>
  409424:	adrp	x0, 418000 <ferror@plt+0x15700>
  409428:	add	x0, x0, #0xdb0
  40942c:	bl	407b04 <ferror@plt+0x5204>
  409430:	ldr	w1, [x19, #716]
  409434:	cbz	w1, 409444 <ferror@plt+0x6b44>
  409438:	adrp	x0, 418000 <ferror@plt+0x15700>
  40943c:	add	x0, x0, #0xdb9
  409440:	bl	407b04 <ferror@plt+0x5204>
  409444:	ldr	w1, [x19, #720]
  409448:	cbz	w1, 409458 <ferror@plt+0x6b58>
  40944c:	adrp	x0, 418000 <ferror@plt+0x15700>
  409450:	add	x0, x0, #0xdc4
  409454:	bl	407b04 <ferror@plt+0x5204>
  409458:	ldr	w1, [x19, #728]
  40945c:	cbz	w1, 40946c <ferror@plt+0x6b6c>
  409460:	adrp	x0, 418000 <ferror@plt+0x15700>
  409464:	add	x0, x0, #0xdcf
  409468:	bl	407b04 <ferror@plt+0x5204>
  40946c:	ldr	w1, [x19, #684]
  409470:	cbz	w1, 409480 <ferror@plt+0x6b80>
  409474:	adrp	x0, 418000 <ferror@plt+0x15700>
  409478:	add	x0, x0, #0xdd8
  40947c:	bl	407b04 <ferror@plt+0x5204>
  409480:	ldr	x1, [x19, #896]
  409484:	cbz	x1, 409494 <ferror@plt+0x6b94>
  409488:	adrp	x0, 418000 <ferror@plt+0x15700>
  40948c:	add	x0, x0, #0xde5
  409490:	bl	407b04 <ferror@plt+0x5204>
  409494:	ldr	x1, [x19, #904]
  409498:	cbz	x1, 4094a8 <ferror@plt+0x6ba8>
  40949c:	adrp	x0, 418000 <ferror@plt+0x15700>
  4094a0:	add	x0, x0, #0xdf6
  4094a4:	bl	407b04 <ferror@plt+0x5204>
  4094a8:	ldr	x1, [x19, #768]
  4094ac:	cbz	x1, 4094bc <ferror@plt+0x6bbc>
  4094b0:	adrp	x0, 418000 <ferror@plt+0x15700>
  4094b4:	add	x0, x0, #0xe0a
  4094b8:	bl	407b04 <ferror@plt+0x5204>
  4094bc:	ldr	x1, [x19, #776]
  4094c0:	cbz	x1, 4094d0 <ferror@plt+0x6bd0>
  4094c4:	adrp	x0, 418000 <ferror@plt+0x15700>
  4094c8:	add	x0, x0, #0xe1c
  4094cc:	bl	407b04 <ferror@plt+0x5204>
  4094d0:	ldr	w1, [x19, #784]
  4094d4:	cbz	w1, 4094e4 <ferror@plt+0x6be4>
  4094d8:	adrp	x0, 418000 <ferror@plt+0x15700>
  4094dc:	add	x0, x0, #0xe31
  4094e0:	bl	407b04 <ferror@plt+0x5204>
  4094e4:	ldr	w1, [x19, #788]
  4094e8:	cbz	w1, 4094f8 <ferror@plt+0x6bf8>
  4094ec:	adrp	x0, 418000 <ferror@plt+0x15700>
  4094f0:	add	x0, x0, #0xe3e
  4094f4:	bl	407b04 <ferror@plt+0x5204>
  4094f8:	ldr	w1, [x19, #792]
  4094fc:	cbz	w1, 40950c <ferror@plt+0x6c0c>
  409500:	adrp	x0, 418000 <ferror@plt+0x15700>
  409504:	add	x0, x0, #0xe4a
  409508:	bl	407b04 <ferror@plt+0x5204>
  40950c:	ldr	w1, [x19, #796]
  409510:	cbz	w1, 409520 <ferror@plt+0x6c20>
  409514:	adrp	x0, 418000 <ferror@plt+0x15700>
  409518:	add	x0, x0, #0xe5c
  40951c:	bl	407b04 <ferror@plt+0x5204>
  409520:	ldr	x8, [x19, #920]
  409524:	cbz	x8, 409554 <ferror@plt+0x6c54>
  409528:	ldrb	w9, [x8, #16]
  40952c:	cbz	w9, 409548 <ferror@plt+0x6c48>
  409530:	ldp	w1, w2, [x8]
  409534:	ldp	w3, w4, [x8, #8]
  409538:	adrp	x0, 418000 <ferror@plt+0x15700>
  40953c:	add	x0, x0, #0xe6d
  409540:	bl	407b04 <ferror@plt+0x5204>
  409544:	b	409554 <ferror@plt+0x6c54>
  409548:	adrp	x0, 418000 <ferror@plt+0x15700>
  40954c:	add	x0, x0, #0xe9f
  409550:	bl	407b04 <ferror@plt+0x5204>
  409554:	ldr	x8, [x19, #928]
  409558:	adrp	x20, 437000 <stdin@@GLIBC_2.17+0x7238>
  40955c:	cbz	x8, 40967c <ferror@plt+0x6d7c>
  409560:	ldr	d0, [x8]
  409564:	ldr	w8, [x20, #1688]
  409568:	fmov	d1, #8.000000000000000000e+00
  40956c:	ucvtf	d0, d0
  409570:	fmul	d0, d0, d1
  409574:	cbz	w8, 409584 <ferror@plt+0x6c84>
  409578:	adrp	x1, 419000 <ferror@plt+0x16700>
  40957c:	add	x1, x1, #0x67
  409580:	b	4095ec <ferror@plt+0x6cec>
  409584:	mov	x8, #0x848000000000        	// #145685290680320
  409588:	movk	x8, #0x412e, lsl #48
  40958c:	fmov	d1, x8
  409590:	fcmp	d0, d1
  409594:	b.le	4095b4 <ferror@plt+0x6cb4>
  409598:	mov	x8, #0x848000000000        	// #145685290680320
  40959c:	movk	x8, #0x412e, lsl #48
  4095a0:	fmov	d1, x8
  4095a4:	adrp	x1, 419000 <ferror@plt+0x16700>
  4095a8:	fdiv	d0, d0, d1
  4095ac:	add	x1, x1, #0x6c
  4095b0:	b	4095ec <ferror@plt+0x6cec>
  4095b4:	mov	x8, #0x400000000000        	// #70368744177664
  4095b8:	movk	x8, #0x408f, lsl #48
  4095bc:	fmov	d1, x8
  4095c0:	fcmp	d0, d1
  4095c4:	b.le	4095e4 <ferror@plt+0x6ce4>
  4095c8:	mov	x8, #0x400000000000        	// #70368744177664
  4095cc:	movk	x8, #0x408f, lsl #48
  4095d0:	fmov	d1, x8
  4095d4:	adrp	x1, 419000 <ferror@plt+0x16700>
  4095d8:	fdiv	d0, d0, d1
  4095dc:	add	x1, x1, #0x72
  4095e0:	b	4095ec <ferror@plt+0x6cec>
  4095e4:	adrp	x1, 418000 <ferror@plt+0x15700>
  4095e8:	add	x1, x1, #0xd8d
  4095ec:	mov	x0, sp
  4095f0:	bl	402320 <sprintf@plt>
  4095f4:	ldr	x8, [x19, #928]
  4095f8:	adrp	x0, 418000 <ferror@plt+0x15700>
  4095fc:	add	x0, x0, #0xeb4
  409600:	mov	x1, sp
  409604:	ldr	s0, [x8, #8]
  409608:	mov	x8, #0x400000000000        	// #70368744177664
  40960c:	movk	x8, #0x408f, lsl #48
  409610:	fmov	d1, x8
  409614:	ucvtf	d0, d0
  409618:	fdiv	d0, d0, d1
  40961c:	bl	407b04 <ferror@plt+0x5204>
  409620:	ldr	x8, [x19, #928]
  409624:	ldr	w9, [x8, #12]
  409628:	cbz	w9, 40964c <ferror@plt+0x6d4c>
  40962c:	mov	x8, #0x3f70000000000000    	// #4571153621781053440
  409630:	ucvtf	d0, w9
  409634:	fmov	d1, x8
  409638:	adrp	x0, 418000 <ferror@plt+0x15700>
  40963c:	fmul	d0, d0, d1
  409640:	add	x0, x0, #0xecb
  409644:	bl	407b04 <ferror@plt+0x5204>
  409648:	ldr	x8, [x19, #928]
  40964c:	ldr	w8, [x8, #16]
  409650:	cbz	w8, 409670 <ferror@plt+0x6d70>
  409654:	mov	x9, #0x3f70000000000000    	// #4571153621781053440
  409658:	ucvtf	d0, w8
  40965c:	fmov	d1, x9
  409660:	adrp	x0, 418000 <ferror@plt+0x15700>
  409664:	fmul	d0, d0, d1
  409668:	add	x0, x0, #0xedb
  40966c:	bl	407b04 <ferror@plt+0x5204>
  409670:	adrp	x0, 419000 <ferror@plt+0x16700>
  409674:	add	x0, x0, #0x1cb
  409678:	bl	407b04 <ferror@plt+0x5204>
  40967c:	ldr	d0, [x19, #696]
  409680:	fcmp	d0, #0.0
  409684:	b.eq	40971c <ferror@plt+0x6e1c>  // b.none
  409688:	ldr	w8, [x20, #1688]
  40968c:	cbz	w8, 40969c <ferror@plt+0x6d9c>
  409690:	adrp	x1, 419000 <ferror@plt+0x16700>
  409694:	add	x1, x1, #0x67
  409698:	b	409704 <ferror@plt+0x6e04>
  40969c:	mov	x8, #0x848000000000        	// #145685290680320
  4096a0:	movk	x8, #0x412e, lsl #48
  4096a4:	fmov	d1, x8
  4096a8:	fcmp	d0, d1
  4096ac:	b.le	4096cc <ferror@plt+0x6dcc>
  4096b0:	mov	x8, #0x848000000000        	// #145685290680320
  4096b4:	movk	x8, #0x412e, lsl #48
  4096b8:	fmov	d1, x8
  4096bc:	adrp	x1, 419000 <ferror@plt+0x16700>
  4096c0:	fdiv	d0, d0, d1
  4096c4:	add	x1, x1, #0x6c
  4096c8:	b	409704 <ferror@plt+0x6e04>
  4096cc:	mov	x8, #0x400000000000        	// #70368744177664
  4096d0:	movk	x8, #0x408f, lsl #48
  4096d4:	fmov	d1, x8
  4096d8:	fcmp	d0, d1
  4096dc:	b.le	4096fc <ferror@plt+0x6dfc>
  4096e0:	mov	x8, #0x400000000000        	// #70368744177664
  4096e4:	movk	x8, #0x408f, lsl #48
  4096e8:	fmov	d1, x8
  4096ec:	adrp	x1, 419000 <ferror@plt+0x16700>
  4096f0:	fdiv	d0, d0, d1
  4096f4:	add	x1, x1, #0x72
  4096f8:	b	409704 <ferror@plt+0x6e04>
  4096fc:	adrp	x1, 418000 <ferror@plt+0x15700>
  409700:	add	x1, x1, #0xd8d
  409704:	mov	x0, sp
  409708:	bl	402320 <sprintf@plt>
  40970c:	adrp	x0, 418000 <ferror@plt+0x15700>
  409710:	add	x0, x0, #0xee9
  409714:	mov	x1, sp
  409718:	bl	407b04 <ferror@plt+0x5204>
  40971c:	ldr	w1, [x19, #732]
  409720:	cbz	w1, 409730 <ferror@plt+0x6e30>
  409724:	adrp	x0, 418000 <ferror@plt+0x15700>
  409728:	add	x0, x0, #0xef5
  40972c:	bl	407b04 <ferror@plt+0x5204>
  409730:	ldr	w1, [x19, #736]
  409734:	cbz	w1, 409744 <ferror@plt+0x6e44>
  409738:	adrp	x0, 418000 <ferror@plt+0x15700>
  40973c:	add	x0, x0, #0xf01
  409740:	bl	407b04 <ferror@plt+0x5204>
  409744:	ldr	w1, [x19, #740]
  409748:	cbz	w1, 409758 <ferror@plt+0x6e58>
  40974c:	adrp	x0, 418000 <ferror@plt+0x15700>
  409750:	add	x0, x0, #0xf0d
  409754:	bl	407b04 <ferror@plt+0x5204>
  409758:	ldr	d0, [x19, #744]
  40975c:	fcmp	d0, #0.0
  409760:	b.eq	409898 <ferror@plt+0x6f98>  // b.none
  409764:	ldr	w8, [x20, #1688]
  409768:	cbz	w8, 409778 <ferror@plt+0x6e78>
  40976c:	adrp	x1, 419000 <ferror@plt+0x16700>
  409770:	add	x1, x1, #0x67
  409774:	b	4097e0 <ferror@plt+0x6ee0>
  409778:	mov	x8, #0x848000000000        	// #145685290680320
  40977c:	movk	x8, #0x412e, lsl #48
  409780:	fmov	d1, x8
  409784:	fcmp	d0, d1
  409788:	b.le	4097a8 <ferror@plt+0x6ea8>
  40978c:	mov	x8, #0x848000000000        	// #145685290680320
  409790:	movk	x8, #0x412e, lsl #48
  409794:	fmov	d1, x8
  409798:	adrp	x1, 419000 <ferror@plt+0x16700>
  40979c:	fdiv	d0, d0, d1
  4097a0:	add	x1, x1, #0x6c
  4097a4:	b	4097e0 <ferror@plt+0x6ee0>
  4097a8:	mov	x8, #0x400000000000        	// #70368744177664
  4097ac:	movk	x8, #0x408f, lsl #48
  4097b0:	fmov	d1, x8
  4097b4:	fcmp	d0, d1
  4097b8:	b.le	4097d8 <ferror@plt+0x6ed8>
  4097bc:	mov	x8, #0x400000000000        	// #70368744177664
  4097c0:	movk	x8, #0x408f, lsl #48
  4097c4:	fmov	d1, x8
  4097c8:	adrp	x1, 419000 <ferror@plt+0x16700>
  4097cc:	fdiv	d0, d0, d1
  4097d0:	add	x1, x1, #0x72
  4097d4:	b	4097e0 <ferror@plt+0x6ee0>
  4097d8:	adrp	x1, 418000 <ferror@plt+0x15700>
  4097dc:	add	x1, x1, #0xd8d
  4097e0:	mov	x0, sp
  4097e4:	bl	402320 <sprintf@plt>
  4097e8:	adrp	x0, 418000 <ferror@plt+0x15700>
  4097ec:	add	x0, x0, #0xf19
  4097f0:	mov	x1, sp
  4097f4:	bl	407b04 <ferror@plt+0x5204>
  4097f8:	ldr	d0, [x19, #752]
  4097fc:	fcmp	d0, #0.0
  409800:	b.eq	409898 <ferror@plt+0x6f98>  // b.none
  409804:	ldr	w8, [x20, #1688]
  409808:	cbz	w8, 409818 <ferror@plt+0x6f18>
  40980c:	adrp	x1, 419000 <ferror@plt+0x16700>
  409810:	add	x1, x1, #0x67
  409814:	b	409880 <ferror@plt+0x6f80>
  409818:	mov	x8, #0x848000000000        	// #145685290680320
  40981c:	movk	x8, #0x412e, lsl #48
  409820:	fmov	d1, x8
  409824:	fcmp	d0, d1
  409828:	b.le	409848 <ferror@plt+0x6f48>
  40982c:	mov	x8, #0x848000000000        	// #145685290680320
  409830:	movk	x8, #0x412e, lsl #48
  409834:	fmov	d1, x8
  409838:	adrp	x1, 419000 <ferror@plt+0x16700>
  40983c:	fdiv	d0, d0, d1
  409840:	add	x1, x1, #0x6c
  409844:	b	409880 <ferror@plt+0x6f80>
  409848:	mov	x8, #0x400000000000        	// #70368744177664
  40984c:	movk	x8, #0x408f, lsl #48
  409850:	fmov	d1, x8
  409854:	fcmp	d0, d1
  409858:	b.le	409878 <ferror@plt+0x6f78>
  40985c:	mov	x8, #0x400000000000        	// #70368744177664
  409860:	movk	x8, #0x408f, lsl #48
  409864:	fmov	d1, x8
  409868:	adrp	x1, 419000 <ferror@plt+0x16700>
  40986c:	fdiv	d0, d0, d1
  409870:	add	x1, x1, #0x72
  409874:	b	409880 <ferror@plt+0x6f80>
  409878:	adrp	x1, 418000 <ferror@plt+0x15700>
  40987c:	add	x1, x1, #0xd8d
  409880:	mov	x0, sp
  409884:	bl	402320 <sprintf@plt>
  409888:	adrp	x0, 418000 <ferror@plt+0x15700>
  40988c:	add	x0, x0, #0xf2c
  409890:	mov	x1, sp
  409894:	bl	407b04 <ferror@plt+0x5204>
  409898:	ldr	d0, [x19, #760]
  40989c:	fcmp	d0, #0.0
  4098a0:	b.eq	409938 <ferror@plt+0x7038>  // b.none
  4098a4:	ldr	w8, [x20, #1688]
  4098a8:	cbz	w8, 4098b8 <ferror@plt+0x6fb8>
  4098ac:	adrp	x1, 419000 <ferror@plt+0x16700>
  4098b0:	add	x1, x1, #0x67
  4098b4:	b	409920 <ferror@plt+0x7020>
  4098b8:	mov	x8, #0x848000000000        	// #145685290680320
  4098bc:	movk	x8, #0x412e, lsl #48
  4098c0:	fmov	d1, x8
  4098c4:	fcmp	d0, d1
  4098c8:	b.le	4098e8 <ferror@plt+0x6fe8>
  4098cc:	mov	x8, #0x848000000000        	// #145685290680320
  4098d0:	movk	x8, #0x412e, lsl #48
  4098d4:	fmov	d1, x8
  4098d8:	adrp	x1, 419000 <ferror@plt+0x16700>
  4098dc:	fdiv	d0, d0, d1
  4098e0:	add	x1, x1, #0x6c
  4098e4:	b	409920 <ferror@plt+0x7020>
  4098e8:	mov	x8, #0x400000000000        	// #70368744177664
  4098ec:	movk	x8, #0x408f, lsl #48
  4098f0:	fmov	d1, x8
  4098f4:	fcmp	d0, d1
  4098f8:	b.le	409918 <ferror@plt+0x7018>
  4098fc:	mov	x8, #0x400000000000        	// #70368744177664
  409900:	movk	x8, #0x408f, lsl #48
  409904:	fmov	d1, x8
  409908:	adrp	x1, 419000 <ferror@plt+0x16700>
  40990c:	fdiv	d0, d0, d1
  409910:	add	x1, x1, #0x72
  409914:	b	409920 <ferror@plt+0x7020>
  409918:	adrp	x1, 418000 <ferror@plt+0x15700>
  40991c:	add	x1, x1, #0xd8d
  409920:	mov	x0, sp
  409924:	bl	402320 <sprintf@plt>
  409928:	adrp	x0, 418000 <ferror@plt+0x15700>
  40992c:	add	x0, x0, #0xf33
  409930:	mov	x1, sp
  409934:	bl	407b04 <ferror@plt+0x5204>
  409938:	ldr	w1, [x19, #832]
  40993c:	cbz	w1, 40994c <ferror@plt+0x704c>
  409940:	adrp	x0, 418000 <ferror@plt+0x15700>
  409944:	add	x0, x0, #0xf48
  409948:	bl	407b04 <ferror@plt+0x5204>
  40994c:	ldr	w1, [x19, #836]
  409950:	cbz	w1, 409960 <ferror@plt+0x7060>
  409954:	adrp	x0, 418000 <ferror@plt+0x15700>
  409958:	add	x0, x0, #0xf56
  40995c:	bl	407b04 <ferror@plt+0x5204>
  409960:	ldrb	w8, [x19, #918]
  409964:	cbz	w8, 409974 <ferror@plt+0x7074>
  409968:	adrp	x0, 418000 <ferror@plt+0x15700>
  40996c:	add	x0, x0, #0xf67
  409970:	bl	407b04 <ferror@plt+0x5204>
  409974:	ldr	x8, [x19, #872]
  409978:	cbz	x8, 409a2c <ferror@plt+0x712c>
  40997c:	mov	x20, #0xf7cf                	// #63439
  409980:	movk	x20, #0xe353, lsl #16
  409984:	movk	x20, #0x9ba5, lsl #32
  409988:	lsr	x8, x8, #3
  40998c:	movk	x20, #0x20c4, lsl #48
  409990:	umulh	x8, x8, x20
  409994:	adrp	x0, 418000 <ferror@plt+0x15700>
  409998:	lsr	x1, x8, #4
  40999c:	add	x0, x0, #0xf74
  4099a0:	bl	407b04 <ferror@plt+0x5204>
  4099a4:	ldr	x8, [x19, #880]
  4099a8:	cbz	x8, 4099e0 <ferror@plt+0x70e0>
  4099ac:	ldr	d0, [x19, #872]
  4099b0:	mov	x10, #0x4059000000000000    	// #4636737291354636288
  4099b4:	lsr	x9, x8, #3
  4099b8:	ucvtf	d1, x8
  4099bc:	fmov	d2, x10
  4099c0:	umulh	x9, x9, x20
  4099c4:	fmul	d1, d1, d2
  4099c8:	ucvtf	d0, d0
  4099cc:	adrp	x0, 418000 <ferror@plt+0x15700>
  4099d0:	lsr	x1, x9, #4
  4099d4:	fdiv	d0, d1, d0
  4099d8:	add	x0, x0, #0xf81
  4099dc:	bl	407b04 <ferror@plt+0x5204>
  4099e0:	ldr	x8, [x19, #888]
  4099e4:	cbz	x8, 409a2c <ferror@plt+0x712c>
  4099e8:	mov	x10, #0xf7cf                	// #63439
  4099ec:	ldr	d0, [x19, #872]
  4099f0:	movk	x10, #0xe353, lsl #16
  4099f4:	movk	x10, #0x9ba5, lsl #32
  4099f8:	mov	x11, #0x4059000000000000    	// #4636737291354636288
  4099fc:	lsr	x9, x8, #3
  409a00:	movk	x10, #0x20c4, lsl #48
  409a04:	ucvtf	d1, x8
  409a08:	fmov	d2, x11
  409a0c:	umulh	x9, x9, x10
  409a10:	fmul	d1, d1, d2
  409a14:	ucvtf	d0, d0
  409a18:	adrp	x0, 418000 <ferror@plt+0x15700>
  409a1c:	lsr	x1, x9, #4
  409a20:	fdiv	d0, d1, d0
  409a24:	add	x0, x0, #0xf9e
  409a28:	bl	407b04 <ferror@plt+0x5204>
  409a2c:	ldr	w1, [x19, #800]
  409a30:	cbz	w1, 409a40 <ferror@plt+0x7140>
  409a34:	adrp	x0, 418000 <ferror@plt+0x15700>
  409a38:	add	x0, x0, #0xfbd
  409a3c:	bl	407b04 <ferror@plt+0x5204>
  409a40:	ldr	w1, [x19, #804]
  409a44:	ldr	w2, [x19, #808]
  409a48:	orr	w8, w1, w2
  409a4c:	cbz	w8, 409a5c <ferror@plt+0x715c>
  409a50:	adrp	x0, 418000 <ferror@plt+0x15700>
  409a54:	add	x0, x0, #0xfc9
  409a58:	bl	407b04 <ferror@plt+0x5204>
  409a5c:	ldr	w1, [x19, #812]
  409a60:	cbz	w1, 409a70 <ferror@plt+0x7170>
  409a64:	adrp	x0, 418000 <ferror@plt+0x15700>
  409a68:	add	x0, x0, #0xfd8
  409a6c:	bl	407b04 <ferror@plt+0x5204>
  409a70:	ldr	w1, [x19, #816]
  409a74:	cbz	w1, 409a90 <ferror@plt+0x7190>
  409a78:	ldr	w8, [x19, #552]
  409a7c:	cmp	w8, #0xa
  409a80:	b.eq	409a90 <ferror@plt+0x7190>  // b.none
  409a84:	adrp	x0, 418000 <ferror@plt+0x15700>
  409a88:	add	x0, x0, #0xfe1
  409a8c:	bl	407b04 <ferror@plt+0x5204>
  409a90:	ldr	w1, [x19, #840]
  409a94:	cbz	w1, 409aa4 <ferror@plt+0x71a4>
  409a98:	adrp	x0, 418000 <ferror@plt+0x15700>
  409a9c:	add	x0, x0, #0xfec
  409aa0:	bl	407b04 <ferror@plt+0x5204>
  409aa4:	ldr	w1, [x19, #820]
  409aa8:	cbz	w1, 409ab8 <ferror@plt+0x71b8>
  409aac:	adrp	x0, 418000 <ferror@plt+0x15700>
  409ab0:	add	x0, x0, #0xffb
  409ab4:	bl	407b04 <ferror@plt+0x5204>
  409ab8:	ldr	w1, [x19, #824]
  409abc:	cmp	w1, #0x3
  409ac0:	b.eq	409ad0 <ferror@plt+0x71d0>  // b.none
  409ac4:	adrp	x0, 419000 <ferror@plt+0x16700>
  409ac8:	add	x0, x0, #0x7
  409acc:	bl	407b04 <ferror@plt+0x5204>
  409ad0:	ldr	w1, [x19, #844]
  409ad4:	cbz	w1, 409ae4 <ferror@plt+0x71e4>
  409ad8:	adrp	x0, 419000 <ferror@plt+0x16700>
  409adc:	add	x0, x0, #0x16
  409ae0:	bl	407b04 <ferror@plt+0x5204>
  409ae4:	ldr	d0, [x19, #848]
  409ae8:	fcmp	d0, #0.0
  409aec:	b.eq	409afc <ferror@plt+0x71fc>  // b.none
  409af0:	adrp	x0, 419000 <ferror@plt+0x16700>
  409af4:	add	x0, x0, #0x25
  409af8:	bl	407b04 <ferror@plt+0x5204>
  409afc:	ldr	w1, [x19, #864]
  409b00:	cbz	w1, 409b10 <ferror@plt+0x7210>
  409b04:	adrp	x0, 419000 <ferror@plt+0x16700>
  409b08:	add	x0, x0, #0x31
  409b0c:	bl	407b04 <ferror@plt+0x5204>
  409b10:	ldr	w1, [x19, #868]
  409b14:	cbz	w1, 409b24 <ferror@plt+0x7224>
  409b18:	adrp	x0, 419000 <ferror@plt+0x16700>
  409b1c:	add	x0, x0, #0x3f
  409b20:	bl	407b04 <ferror@plt+0x5204>
  409b24:	ldr	w1, [x19, #828]
  409b28:	cbz	w1, 409b38 <ferror@plt+0x7238>
  409b2c:	adrp	x0, 419000 <ferror@plt+0x16700>
  409b30:	add	x0, x0, #0x50
  409b34:	bl	407b04 <ferror@plt+0x5204>
  409b38:	ldr	d0, [x19, #856]
  409b3c:	fcmp	d0, #0.0
  409b40:	b.eq	409b50 <ferror@plt+0x7250>  // b.none
  409b44:	adrp	x0, 419000 <ferror@plt+0x16700>
  409b48:	add	x0, x0, #0x5c
  409b4c:	bl	407b04 <ferror@plt+0x5204>
  409b50:	ldp	x20, x19, [sp, #80]
  409b54:	ldp	x29, x30, [sp, #64]
  409b58:	add	sp, sp, #0x60
  409b5c:	ret
  409b60:	cbz	x1, 409ba0 <ferror@plt+0x72a0>
  409b64:	ldrh	w2, [x1, #4]
  409b68:	mov	x8, x0
  409b6c:	sub	w9, w2, #0x1
  409b70:	cmp	w9, #0x3
  409b74:	b.hi	409ba4 <ferror@plt+0x72a4>  // b.pmore
  409b78:	adrp	x10, 416000 <ferror@plt+0x13700>
  409b7c:	add	x10, x10, #0x2
  409b80:	adr	x11, 409b90 <ferror@plt+0x7290>
  409b84:	ldrb	w12, [x10, x9]
  409b88:	add	x11, x11, x12, lsl #2
  409b8c:	br	x11
  409b90:	adrp	x0, 419000 <ferror@plt+0x16700>
  409b94:	add	x0, x0, #0xdf
  409b98:	mov	x1, x8
  409b9c:	b	407b04 <ferror@plt+0x5204>
  409ba0:	ret
  409ba4:	adrp	x0, 419000 <ferror@plt+0x16700>
  409ba8:	add	x0, x0, #0x108
  409bac:	mov	x1, x8
  409bb0:	b	407b04 <ferror@plt+0x5204>
  409bb4:	adrp	x0, 419000 <ferror@plt+0x16700>
  409bb8:	add	x0, x0, #0xe9
  409bbc:	mov	x1, x8
  409bc0:	b	407b04 <ferror@plt+0x5204>
  409bc4:	adrp	x0, 419000 <ferror@plt+0x16700>
  409bc8:	add	x0, x0, #0xf1
  409bcc:	mov	x1, x8
  409bd0:	b	407b04 <ferror@plt+0x5204>
  409bd4:	adrp	x0, 419000 <ferror@plt+0x16700>
  409bd8:	add	x0, x0, #0xf9
  409bdc:	mov	x1, x8
  409be0:	b	407b04 <ferror@plt+0x5204>
  409be4:	sub	sp, sp, #0x40
  409be8:	mov	w8, #0x100                 	// #256
  409bec:	stp	x29, x30, [sp, #32]
  409bf0:	str	x1, [sp, #8]
  409bf4:	str	w8, [sp, #16]
  409bf8:	str	xzr, [sp, #24]
  409bfc:	ldrb	w8, [x0, #16]
  409c00:	str	x19, [sp, #48]
  409c04:	mov	w19, #0xffffffff            	// #-1
  409c08:	add	x29, sp, #0x20
  409c0c:	sub	w8, w8, #0x1
  409c10:	cmp	w8, #0x2b
  409c14:	b.hi	409c68 <ferror@plt+0x7368>  // b.pmore
  409c18:	adrp	x9, 416000 <ferror@plt+0x13700>
  409c1c:	add	x9, x9, #0x6
  409c20:	adr	x10, 409c30 <ferror@plt+0x7330>
  409c24:	ldrb	w11, [x9, x8]
  409c28:	add	x10, x10, x11, lsl #2
  409c2c:	br	x10
  409c30:	ldr	x8, [x1, #32]
  409c34:	add	x1, sp, #0x8
  409c38:	str	x8, [sp, #24]
  409c3c:	bl	406d50 <ferror@plt+0x4450>
  409c40:	mov	w19, w0
  409c44:	b	409c68 <ferror@plt+0x7368>
  409c48:	bl	409c8c <ferror@plt+0x738c>
  409c4c:	b	409c64 <ferror@plt+0x7364>
  409c50:	bl	40a41c <ferror@plt+0x7b1c>
  409c54:	b	409c64 <ferror@plt+0x7364>
  409c58:	bl	40a4e8 <ferror@plt+0x7be8>
  409c5c:	b	409c64 <ferror@plt+0x7364>
  409c60:	bl	40a76c <ferror@plt+0x7e6c>
  409c64:	mov	w19, wzr
  409c68:	bl	406794 <ferror@plt+0x3e94>
  409c6c:	mov	w0, w19
  409c70:	ldr	x19, [sp, #48]
  409c74:	ldp	x29, x30, [sp, #32]
  409c78:	add	sp, sp, #0x40
  409c7c:	ret
  409c80:	bl	409f88 <ferror@plt+0x7688>
  409c84:	mov	w19, w0
  409c88:	b	409c68 <ferror@plt+0x7368>
  409c8c:	stp	x29, x30, [sp, #-64]!
  409c90:	stp	x28, x23, [sp, #16]
  409c94:	stp	x22, x21, [sp, #32]
  409c98:	stp	x20, x19, [sp, #48]
  409c9c:	mov	x29, sp
  409ca0:	sub	sp, sp, #0x350
  409ca4:	mov	x19, x1
  409ca8:	mov	x20, x0
  409cac:	add	x0, sp, #0x8
  409cb0:	mov	w2, #0x268                 	// #616
  409cb4:	mov	w1, wzr
  409cb8:	bl	402480 <memset@plt>
  409cbc:	adrp	x23, 417000 <ferror@plt+0x14700>
  409cc0:	add	x23, x23, #0x746
  409cc4:	str	x23, [sp, #600]
  409cc8:	str	x23, [sp, #608]
  409ccc:	ldr	w8, [x20]
  409cd0:	add	x2, x20, #0x20
  409cd4:	sub	x0, x29, #0x60
  409cd8:	mov	w1, #0x7                   	// #7
  409cdc:	sub	w3, w8, #0x20
  409ce0:	bl	415814 <ferror@plt+0x12f14>
  409ce4:	ldrb	w8, [x20, #17]
  409ce8:	mov	w10, #0x1                   	// #1
  409cec:	str	w8, [sp, #16]
  409cf0:	ldrb	w9, [x20, #18]
  409cf4:	cmp	w8, #0x5
  409cf8:	str	w9, [sp, #560]
  409cfc:	ldr	w9, [x20, #20]
  409d00:	strh	w10, [sp, #294]
  409d04:	strh	w10, [sp, #30]
  409d08:	str	w9, [sp, #552]
  409d0c:	str	w9, [sp, #572]
  409d10:	b.eq	409d30 <ferror@plt+0x7430>  // b.none
  409d14:	cmp	w8, #0x2
  409d18:	b.eq	409d3c <ferror@plt+0x743c>  // b.none
  409d1c:	cmp	w8, #0x1
  409d20:	b.ne	409d44 <ferror@plt+0x7444>  // b.any
  409d24:	ldrb	w8, [x19]
  409d28:	tbnz	w8, #5, 409d44 <ferror@plt+0x7444>
  409d2c:	b	409f6c <ferror@plt+0x766c>
  409d30:	ldrb	w8, [x19]
  409d34:	tbnz	w8, #6, 409d44 <ferror@plt+0x7444>
  409d38:	b	409f6c <ferror@plt+0x766c>
  409d3c:	ldrb	w8, [x19]
  409d40:	tbz	w8, #4, 409f6c <ferror@plt+0x766c>
  409d44:	ldur	x8, [x29, #-64]
  409d48:	cbz	x8, 409d5c <ferror@plt+0x745c>
  409d4c:	ldur	x8, [x8, #4]
  409d50:	add	x9, sp, #0x8
  409d54:	add	x9, x9, #0x22c
  409d58:	str	x8, [x9]
  409d5c:	ldur	x1, [x29, #-96]
  409d60:	cbz	x1, 409dd0 <ferror@plt+0x74d0>
  409d64:	ldrh	w22, [x1], #4
  409d68:	sub	x0, x29, #0xe0
  409d6c:	sub	x21, x29, #0xe0
  409d70:	sub	x20, x22, #0x4
  409d74:	mov	x2, x20
  409d78:	bl	402220 <memcpy@plt>
  409d7c:	strb	wzr, [x21, x20]
  409d80:	ldurb	w8, [x29, #-224]
  409d84:	cbnz	w8, 409dc8 <ferror@plt+0x74c8>
  409d88:	cmp	w22, #0x5
  409d8c:	b.cc	409dc8 <ferror@plt+0x74c8>  // b.lo, b.ul, b.last
  409d90:	sub	x9, x29, #0xe0
  409d94:	mov	w11, wzr
  409d98:	sub	x8, x20, #0x1
  409d9c:	orr	x9, x9, #0x1
  409da0:	mov	w10, #0x40                  	// #64
  409da4:	tst	w11, #0xff
  409da8:	b.ne	409db0 <ferror@plt+0x74b0>  // b.any
  409dac:	sturb	w10, [x9, #-1]
  409db0:	cbz	x8, 409dc8 <ferror@plt+0x74c8>
  409db4:	ldrb	w11, [x9], #1
  409db8:	sub	x8, x8, #0x1
  409dbc:	tst	w11, #0xff
  409dc0:	b.ne	409db0 <ferror@plt+0x74b0>  // b.any
  409dc4:	b	409dac <ferror@plt+0x74ac>
  409dc8:	str	x21, [sp, #600]
  409dcc:	str	x21, [sp, #32]
  409dd0:	ldur	x8, [x29, #-80]
  409dd4:	cbz	x8, 409de0 <ferror@plt+0x74e0>
  409dd8:	ldr	w8, [x8, #4]
  409ddc:	str	w8, [sp, #556]
  409de0:	ldr	x0, [x19, #16]
  409de4:	cbz	x0, 409df4 <ferror@plt+0x74f4>
  409de8:	add	x1, sp, #0x8
  409dec:	bl	4073b4 <ferror@plt+0x4ab4>
  409df0:	cbz	w0, 409f6c <ferror@plt+0x766c>
  409df4:	add	x0, sp, #0x8
  409df8:	stp	xzr, xzr, [x29, #-32]
  409dfc:	stur	xzr, [x29, #-10]
  409e00:	stur	xzr, [x29, #-16]
  409e04:	bl	40870c <ferror@plt+0x5e0c>
  409e08:	ldr	x8, [sp, #600]
  409e0c:	ldr	w0, [sp, #552]
  409e10:	sub	x1, x29, #0x20
  409e14:	cmp	x8, #0x0
  409e18:	csel	x19, x23, x8, eq  // eq = none
  409e1c:	bl	40f04c <ferror@plt+0xc74c>
  409e20:	adrp	x21, 418000 <ferror@plt+0x15700>
  409e24:	adrp	x22, 41a000 <ferror@plt+0x17700>
  409e28:	add	x21, x21, #0xaa7
  409e2c:	add	x22, x22, #0x5a5
  409e30:	mov	x20, x0
  409e34:	mov	x0, x21
  409e38:	mov	x1, x19
  409e3c:	mov	x2, x22
  409e40:	bl	407b04 <ferror@plt+0x5204>
  409e44:	bl	408dc0 <ferror@plt+0x64c0>
  409e48:	adrp	x19, 418000 <ferror@plt+0x15700>
  409e4c:	add	x19, x19, #0xa19
  409e50:	mov	x0, x19
  409e54:	mov	x1, x20
  409e58:	bl	407b04 <ferror@plt+0x5204>
  409e5c:	bl	408dc0 <ferror@plt+0x64c0>
  409e60:	ldr	x8, [sp, #608]
  409e64:	ldr	w0, [sp, #556]
  409e68:	sub	x1, x29, #0x20
  409e6c:	cmp	x8, #0x0
  409e70:	csel	x20, x23, x8, eq  // eq = none
  409e74:	bl	40f04c <ferror@plt+0xc74c>
  409e78:	mov	x23, x0
  409e7c:	mov	x0, x21
  409e80:	mov	x1, x20
  409e84:	mov	x2, x22
  409e88:	bl	407b04 <ferror@plt+0x5204>
  409e8c:	bl	408dc0 <ferror@plt+0x64c0>
  409e90:	mov	x0, x19
  409e94:	mov	x1, x23
  409e98:	bl	407b04 <ferror@plt+0x5204>
  409e9c:	bl	408dc0 <ferror@plt+0x64c0>
  409ea0:	add	x0, sp, #0x8
  409ea4:	bl	408d4c <ferror@plt+0x644c>
  409ea8:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  409eac:	ldrb	w8, [x8, #3604]
  409eb0:	cmp	w8, #0x1
  409eb4:	b.ne	409ec4 <ferror@plt+0x75c4>  // b.any
  409eb8:	sub	x0, x29, #0x60
  409ebc:	mov	w1, #0x5                   	// #5
  409ec0:	bl	4091f4 <ferror@plt+0x68f4>
  409ec4:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  409ec8:	ldr	w8, [x8, #1640]
  409ecc:	cbz	w8, 409f6c <ferror@plt+0x766c>
  409ed0:	ldur	x8, [x29, #-48]
  409ed4:	cbz	x8, 409f04 <ferror@plt+0x7604>
  409ed8:	ldrb	w8, [x8, #4]
  409edc:	mov	w9, #0x2d                  	// #45
  409ee0:	mov	w10, #0x3c                  	// #60
  409ee4:	adrp	x0, 418000 <ferror@plt+0x15700>
  409ee8:	tst	w8, #0x1
  409eec:	csel	w1, w10, w9, eq  // eq = none
  409ef0:	tst	w8, #0x2
  409ef4:	mov	w8, #0x3e                  	// #62
  409ef8:	csel	w2, w8, w9, eq  // eq = none
  409efc:	add	x0, x0, #0x97f
  409f00:	bl	407b04 <ferror@plt+0x5204>
  409f04:	ldur	x8, [x29, #-88]
  409f08:	cbz	x8, 409f2c <ferror@plt+0x762c>
  409f0c:	ldp	w1, w9, [x8, #4]
  409f10:	adrp	x0, 419000 <ferror@plt+0x16700>
  409f14:	add	x0, x0, #0x15e
  409f18:	lsr	w8, w9, #12
  409f1c:	and	w3, w8, #0xfff00
  409f20:	ubfx	w2, w9, #8, #12
  409f24:	bfxil	w3, w9, #0, #8
  409f28:	bl	407b04 <ferror@plt+0x5204>
  409f2c:	ldur	x20, [x29, #-72]
  409f30:	cbz	x20, 409f6c <ferror@plt+0x766c>
  409f34:	ldrh	w8, [x20], #4
  409f38:	adrp	x0, 419000 <ferror@plt+0x16700>
  409f3c:	add	x0, x0, #0x170
  409f40:	sub	x19, x8, #0x4
  409f44:	bl	407b04 <ferror@plt+0x5204>
  409f48:	lsr	x21, x19, #2
  409f4c:	cbz	x21, 409f6c <ferror@plt+0x766c>
  409f50:	adrp	x19, 419000 <ferror@plt+0x16700>
  409f54:	add	x19, x19, #0x3d1
  409f58:	ldr	w1, [x20], #4
  409f5c:	mov	x0, x19
  409f60:	bl	407b04 <ferror@plt+0x5204>
  409f64:	subs	x21, x21, #0x1
  409f68:	b.ne	409f58 <ferror@plt+0x7658>  // b.any
  409f6c:	mov	w0, wzr
  409f70:	add	sp, sp, #0x350
  409f74:	ldp	x20, x19, [sp, #48]
  409f78:	ldp	x22, x21, [sp, #32]
  409f7c:	ldp	x28, x23, [sp, #16]
  409f80:	ldp	x29, x30, [sp], #64
  409f84:	ret
  409f88:	stp	x29, x30, [sp, #-96]!
  409f8c:	stp	x28, x27, [sp, #16]
  409f90:	stp	x26, x25, [sp, #32]
  409f94:	stp	x24, x23, [sp, #48]
  409f98:	stp	x22, x21, [sp, #64]
  409f9c:	stp	x20, x19, [sp, #80]
  409fa0:	mov	x29, sp
  409fa4:	sub	sp, sp, #0x2b0
  409fa8:	mov	x19, x1
  409fac:	mov	x20, x0
  409fb0:	add	x0, sp, #0x8
  409fb4:	mov	w2, #0x268                 	// #616
  409fb8:	mov	w1, wzr
  409fbc:	bl	402480 <memset@plt>
  409fc0:	mov	x2, x20
  409fc4:	ldr	w8, [x2], #32
  409fc8:	sub	x0, x29, #0x40
  409fcc:	mov	w1, #0x7                   	// #7
  409fd0:	mov	w21, #0x7                   	// #7
  409fd4:	sub	w3, w8, #0x20
  409fd8:	bl	415814 <ferror@plt+0x12f14>
  409fdc:	ldur	x8, [x29, #-16]
  409fe0:	cbz	x8, 40a064 <ferror@plt+0x7764>
  409fe4:	ldrb	w9, [x20, #17]
  409fe8:	ldur	x26, [x29, #-64]
  409fec:	str	w9, [sp, #16]
  409ff0:	ldrh	w9, [x20, #18]
  409ff4:	strh	w9, [sp, #20]
  409ff8:	ldr	w9, [x20, #20]
  409ffc:	str	w21, [sp, #560]
  40a000:	str	w9, [sp, #572]
  40a004:	ldr	x9, [x20, #24]
  40a008:	str	x9, [sp, #592]
  40a00c:	ldr	w8, [x8, #4]
  40a010:	str	w8, [sp, #564]
  40a014:	cbz	x26, 40a024 <ferror@plt+0x7724>
  40a018:	ldr	w8, [x26, #4]!
  40a01c:	str	w8, [sp, #584]
  40a020:	str	w8, [sp, #552]
  40a024:	ldur	x8, [x29, #-24]
  40a028:	cbz	x8, 40a034 <ferror@plt+0x7734>
  40a02c:	ldr	w8, [x8, #4]
  40a030:	str	w8, [sp, #576]
  40a034:	ldp	x27, x24, [x29, #-48]
  40a038:	ldur	x8, [x29, #-32]
  40a03c:	add	x9, x27, #0x4
  40a040:	cmp	x27, #0x0
  40a044:	add	x10, x24, #0x4
  40a048:	csel	x25, xzr, x9, eq  // eq = none
  40a04c:	cmp	x24, #0x0
  40a050:	csel	x23, xzr, x10, eq  // eq = none
  40a054:	cbz	x8, 40a06c <ferror@plt+0x776c>
  40a058:	ldr	w21, [x8, #4]
  40a05c:	mov	w22, #0x1                   	// #1
  40a060:	b	40a074 <ferror@plt+0x7774>
  40a064:	mov	w0, #0xffffffff            	// #-1
  40a068:	b	40a3fc <ferror@plt+0x7afc>
  40a06c:	mov	w21, wzr
  40a070:	mov	w22, wzr
  40a074:	add	x0, sp, #0x8
  40a078:	mov	x1, x19
  40a07c:	bl	40ac38 <ferror@plt+0x8338>
  40a080:	cbnz	w0, 40a3f8 <ferror@plt+0x7af8>
  40a084:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  40a088:	ldr	w8, [x8, #1640]
  40a08c:	adrp	x20, 437000 <stdin@@GLIBC_2.17+0x7238>
  40a090:	cbz	w8, 40a360 <ferror@plt+0x7a60>
  40a094:	cbz	x26, 40a100 <ferror@plt+0x7800>
  40a098:	ldr	w8, [x20, #1644]
  40a09c:	ldr	w1, [x26, #4]
  40a0a0:	adrp	x9, 419000 <ferror@plt+0x16700>
  40a0a4:	adrp	x10, 419000 <ferror@plt+0x16700>
  40a0a8:	add	x9, x9, #0x178
  40a0ac:	add	x10, x10, #0x180
  40a0b0:	cmp	w8, #0x0
  40a0b4:	csel	x0, x10, x9, eq  // eq = none
  40a0b8:	bl	407b04 <ferror@plt+0x5204>
  40a0bc:	ldr	w1, [x26, #12]
  40a0c0:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a0c4:	add	x0, x0, #0x189
  40a0c8:	bl	407b04 <ferror@plt+0x5204>
  40a0cc:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a0d0:	add	x0, x0, #0x198
  40a0d4:	bl	407b04 <ferror@plt+0x5204>
  40a0d8:	ldr	w8, [x26, #20]
  40a0dc:	tbnz	w8, #0, 40a290 <ferror@plt+0x7990>
  40a0e0:	tbnz	w8, #1, 40a2a4 <ferror@plt+0x79a4>
  40a0e4:	tbnz	w8, #2, 40a2b8 <ferror@plt+0x79b8>
  40a0e8:	tbnz	w8, #3, 40a2cc <ferror@plt+0x79cc>
  40a0ec:	tbnz	w8, #4, 40a2e0 <ferror@plt+0x79e0>
  40a0f0:	cbz	w8, 40a2f4 <ferror@plt+0x79f4>
  40a0f4:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a0f8:	add	x0, x0, #0x1ca
  40a0fc:	bl	407b04 <ferror@plt+0x5204>
  40a100:	cbz	x27, 40a190 <ferror@plt+0x7890>
  40a104:	ldr	w8, [x20, #1644]
  40a108:	adrp	x9, 419000 <ferror@plt+0x16700>
  40a10c:	adrp	x10, 419000 <ferror@plt+0x16700>
  40a110:	add	x9, x9, #0x1cd
  40a114:	add	x10, x10, #0x1d7
  40a118:	cmp	w8, #0x0
  40a11c:	csel	x0, x10, x9, eq  // eq = none
  40a120:	bl	407b04 <ferror@plt+0x5204>
  40a124:	ldr	w1, [x25]
  40a128:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a12c:	add	x0, x0, #0x26b
  40a130:	bl	407b04 <ferror@plt+0x5204>
  40a134:	ldr	w1, [x25, #4]
  40a138:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a13c:	add	x0, x0, #0x277
  40a140:	bl	407b04 <ferror@plt+0x5204>
  40a144:	ldr	w1, [x25, #8]
  40a148:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a14c:	add	x0, x0, #0x282
  40a150:	bl	407b04 <ferror@plt+0x5204>
  40a154:	ldr	w1, [x25, #12]
  40a158:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a15c:	add	x0, x0, #0x28f
  40a160:	bl	407b04 <ferror@plt+0x5204>
  40a164:	ldr	w1, [x25, #16]
  40a168:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a16c:	add	x0, x0, #0x29a
  40a170:	bl	407b04 <ferror@plt+0x5204>
  40a174:	ldr	w1, [x25, #24]
  40a178:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a17c:	add	x0, x0, #0x2a2
  40a180:	bl	407b04 <ferror@plt+0x5204>
  40a184:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a188:	add	x0, x0, #0x1cb
  40a18c:	bl	407b04 <ferror@plt+0x5204>
  40a190:	cbz	x24, 40a220 <ferror@plt+0x7920>
  40a194:	ldr	w8, [x20, #1644]
  40a198:	adrp	x9, 419000 <ferror@plt+0x16700>
  40a19c:	adrp	x10, 419000 <ferror@plt+0x16700>
  40a1a0:	add	x9, x9, #0x1e2
  40a1a4:	add	x10, x10, #0x1ec
  40a1a8:	cmp	w8, #0x0
  40a1ac:	csel	x0, x10, x9, eq  // eq = none
  40a1b0:	bl	407b04 <ferror@plt+0x5204>
  40a1b4:	ldr	w1, [x23]
  40a1b8:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a1bc:	add	x0, x0, #0x26b
  40a1c0:	bl	407b04 <ferror@plt+0x5204>
  40a1c4:	ldr	w1, [x23, #4]
  40a1c8:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a1cc:	add	x0, x0, #0x277
  40a1d0:	bl	407b04 <ferror@plt+0x5204>
  40a1d4:	ldr	w1, [x23, #8]
  40a1d8:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a1dc:	add	x0, x0, #0x282
  40a1e0:	bl	407b04 <ferror@plt+0x5204>
  40a1e4:	ldr	w1, [x23, #12]
  40a1e8:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a1ec:	add	x0, x0, #0x28f
  40a1f0:	bl	407b04 <ferror@plt+0x5204>
  40a1f4:	ldr	w1, [x23, #16]
  40a1f8:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a1fc:	add	x0, x0, #0x29a
  40a200:	bl	407b04 <ferror@plt+0x5204>
  40a204:	ldr	w1, [x23, #24]
  40a208:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a20c:	add	x0, x0, #0x2a2
  40a210:	bl	407b04 <ferror@plt+0x5204>
  40a214:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a218:	add	x0, x0, #0x1cb
  40a21c:	bl	407b04 <ferror@plt+0x5204>
  40a220:	cbz	w22, 40a360 <ferror@plt+0x7a60>
  40a224:	ldr	w8, [x20, #1644]
  40a228:	adrp	x9, 419000 <ferror@plt+0x16700>
  40a22c:	adrp	x10, 419000 <ferror@plt+0x16700>
  40a230:	add	x9, x9, #0x1f7
  40a234:	add	x10, x10, #0x200
  40a238:	cmp	w8, #0x0
  40a23c:	csel	x0, x10, x9, eq  // eq = none
  40a240:	lsr	w19, w21, #16
  40a244:	bl	407b04 <ferror@plt+0x5204>
  40a248:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a24c:	and	w1, w21, #0xffff
  40a250:	add	x0, x0, #0x20a
  40a254:	bl	407b04 <ferror@plt+0x5204>
  40a258:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a25c:	add	x0, x0, #0x211
  40a260:	bl	407b04 <ferror@plt+0x5204>
  40a264:	cmp	w19, #0x5
  40a268:	b.hi	40a304 <ferror@plt+0x7a04>  // b.pmore
  40a26c:	adrp	x8, 416000 <ferror@plt+0x13700>
  40a270:	add	x8, x8, #0x32
  40a274:	adr	x9, 40a284 <ferror@plt+0x7984>
  40a278:	ldrb	w10, [x8, x19]
  40a27c:	add	x9, x9, x10, lsl #2
  40a280:	br	x9
  40a284:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a288:	add	x0, x0, #0x217
  40a28c:	b	40a350 <ferror@plt+0x7a50>
  40a290:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a294:	add	x0, x0, #0x1a1
  40a298:	bl	407b04 <ferror@plt+0x5204>
  40a29c:	ldr	w8, [x26, #20]
  40a2a0:	tbz	w8, #1, 40a0e4 <ferror@plt+0x77e4>
  40a2a4:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a2a8:	add	x0, x0, #0x1a9
  40a2ac:	bl	407b04 <ferror@plt+0x5204>
  40a2b0:	ldr	w8, [x26, #20]
  40a2b4:	tbz	w8, #2, 40a0e8 <ferror@plt+0x77e8>
  40a2b8:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a2bc:	add	x0, x0, #0x1b2
  40a2c0:	bl	407b04 <ferror@plt+0x5204>
  40a2c4:	ldr	w8, [x26, #20]
  40a2c8:	tbz	w8, #3, 40a0ec <ferror@plt+0x77ec>
  40a2cc:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a2d0:	add	x0, x0, #0x1bb
  40a2d4:	bl	407b04 <ferror@plt+0x5204>
  40a2d8:	ldr	w8, [x26, #20]
  40a2dc:	tbz	w8, #4, 40a0f0 <ferror@plt+0x77f0>
  40a2e0:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a2e4:	add	x0, x0, #0x1c4
  40a2e8:	bl	407b04 <ferror@plt+0x5204>
  40a2ec:	ldr	w8, [x26, #20]
  40a2f0:	cbnz	w8, 40a0f4 <ferror@plt+0x77f4>
  40a2f4:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40a2f8:	add	x0, x0, #0x558
  40a2fc:	bl	407b04 <ferror@plt+0x5204>
  40a300:	b	40a0f4 <ferror@plt+0x77f4>
  40a304:	adrp	x0, 418000 <ferror@plt+0x15700>
  40a308:	add	x0, x0, #0xbab
  40a30c:	mov	w1, w19
  40a310:	bl	407b04 <ferror@plt+0x5204>
  40a314:	b	40a354 <ferror@plt+0x7a54>
  40a318:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a31c:	add	x0, x0, #0x21c
  40a320:	b	40a350 <ferror@plt+0x7a50>
  40a324:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a328:	add	x0, x0, #0x21f
  40a32c:	b	40a350 <ferror@plt+0x7a50>
  40a330:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a334:	add	x0, x0, #0x223
  40a338:	b	40a350 <ferror@plt+0x7a50>
  40a33c:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a340:	add	x0, x0, #0x228
  40a344:	b	40a350 <ferror@plt+0x7a50>
  40a348:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a34c:	add	x0, x0, #0x22f
  40a350:	bl	407b04 <ferror@plt+0x5204>
  40a354:	adrp	x0, 419000 <ferror@plt+0x16700>
  40a358:	add	x0, x0, #0x1cb
  40a35c:	bl	407b04 <ferror@plt+0x5204>
  40a360:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  40a364:	ldr	w8, [x8, #3616]
  40a368:	cbz	w8, 40a3dc <ferror@plt+0x7adc>
  40a36c:	ldur	x21, [x29, #-8]
  40a370:	cbz	x21, 40a3dc <ferror@plt+0x7adc>
  40a374:	ldrh	w8, [x21]
  40a378:	ldr	w10, [x20, #1644]
  40a37c:	mov	x9, #0x7fffffffc           	// #34359738364
  40a380:	adrp	x11, 419000 <ferror@plt+0x16700>
  40a384:	adrp	x12, 419000 <ferror@plt+0x16700>
  40a388:	add	x8, x8, x9
  40a38c:	add	x11, x11, #0x232
  40a390:	add	x12, x12, #0x245
  40a394:	cmp	w10, #0x0
  40a398:	lsr	x19, x8, #3
  40a39c:	csel	x0, x12, x11, eq  // eq = none
  40a3a0:	mov	w1, w19
  40a3a4:	bl	407b04 <ferror@plt+0x5204>
  40a3a8:	cbz	w19, 40a3dc <ferror@plt+0x7adc>
  40a3ac:	adrp	x20, 419000 <ferror@plt+0x16700>
  40a3b0:	add	x21, x21, #0x4
  40a3b4:	add	x20, x20, #0x259
  40a3b8:	ldrh	w1, [x21]
  40a3bc:	ldrb	w2, [x21, #2]
  40a3c0:	ldrb	w3, [x21, #3]
  40a3c4:	ldr	w4, [x21, #4]
  40a3c8:	mov	x0, x20
  40a3cc:	bl	407b04 <ferror@plt+0x5204>
  40a3d0:	subs	w19, w19, #0x1
  40a3d4:	add	x21, x21, #0x8
  40a3d8:	b.ne	40a3b8 <ferror@plt+0x7ab8>  // b.any
  40a3dc:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  40a3e0:	ldrb	w8, [x8, #3604]
  40a3e4:	cmp	w8, #0x1
  40a3e8:	b.ne	40a3f8 <ferror@plt+0x7af8>  // b.any
  40a3ec:	sub	x0, x29, #0x40
  40a3f0:	mov	w1, #0x6                   	// #6
  40a3f4:	bl	4091f4 <ferror@plt+0x68f4>
  40a3f8:	mov	w0, wzr
  40a3fc:	add	sp, sp, #0x2b0
  40a400:	ldp	x20, x19, [sp, #80]
  40a404:	ldp	x22, x21, [sp, #64]
  40a408:	ldp	x24, x23, [sp, #48]
  40a40c:	ldp	x26, x25, [sp, #32]
  40a410:	ldp	x28, x27, [sp, #16]
  40a414:	ldp	x29, x30, [sp], #96
  40a418:	ret
  40a41c:	sub	sp, sp, #0x60
  40a420:	stp	x29, x30, [sp, #64]
  40a424:	stp	x20, x19, [sp, #80]
  40a428:	mov	x2, x0
  40a42c:	ldr	w8, [x2], #44
  40a430:	mov	x19, x1
  40a434:	mov	x20, x0
  40a438:	add	x0, sp, #0x18
  40a43c:	sub	w3, w8, #0x2c
  40a440:	mov	w1, #0x4                   	// #4
  40a444:	add	x29, sp, #0x40
  40a448:	bl	415814 <ferror@plt+0x12f14>
  40a44c:	ldr	x8, [sp, #32]
  40a450:	cbz	x8, 40a460 <ferror@plt+0x7b60>
  40a454:	ldrh	w9, [x8]
  40a458:	cmp	w9, #0x4
  40a45c:	b.ne	40a478 <ferror@plt+0x7b78>  // b.any
  40a460:	mov	w3, wzr
  40a464:	ldr	x8, [sp, #24]
  40a468:	cbz	x8, 40a484 <ferror@plt+0x7b84>
  40a46c:	ldr	w7, [x8, #4]
  40a470:	ldr	w8, [x8, #12]
  40a474:	b	40a488 <ferror@plt+0x7b88>
  40a478:	ldr	w3, [x8, #4]
  40a47c:	ldr	x8, [sp, #24]
  40a480:	cbnz	x8, 40a46c <ferror@plt+0x7b6c>
  40a484:	mov	w7, wzr
  40a488:	ldrb	w1, [x20, #18]
  40a48c:	ldrb	w4, [x20, #19]
  40a490:	ldp	w2, w5, [x20, #20]
  40a494:	ldr	w6, [x20, #28]
  40a498:	mov	x0, x19
  40a49c:	stp	xzr, xzr, [sp, #8]
  40a4a0:	str	w8, [sp]
  40a4a4:	bl	40adf0 <ferror@plt+0x84f0>
  40a4a8:	cbnz	w0, 40a4d4 <ferror@plt+0x7bd4>
  40a4ac:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  40a4b0:	ldrb	w8, [x8, #3604]
  40a4b4:	cmp	w8, #0x1
  40a4b8:	b.ne	40a4d4 <ferror@plt+0x7bd4>  // b.any
  40a4bc:	adrp	x0, 418000 <ferror@plt+0x15700>
  40a4c0:	add	x0, x0, #0x9aa
  40a4c4:	bl	407b04 <ferror@plt+0x5204>
  40a4c8:	add	x0, sp, #0x18
  40a4cc:	mov	w1, wzr
  40a4d0:	bl	4091f4 <ferror@plt+0x68f4>
  40a4d4:	ldp	x20, x19, [sp, #80]
  40a4d8:	ldp	x29, x30, [sp, #64]
  40a4dc:	mov	w0, wzr
  40a4e0:	add	sp, sp, #0x60
  40a4e4:	ret
  40a4e8:	stp	x29, x30, [sp, #-48]!
  40a4ec:	stp	x28, x21, [sp, #16]
  40a4f0:	stp	x20, x19, [sp, #32]
  40a4f4:	mov	x29, sp
  40a4f8:	sub	sp, sp, #0x280
  40a4fc:	mov	x19, x1
  40a500:	mov	x20, x0
  40a504:	mov	x0, sp
  40a508:	mov	w2, #0x268                 	// #616
  40a50c:	mov	w1, wzr
  40a510:	mov	x21, sp
  40a514:	bl	402480 <memset@plt>
  40a518:	ldrb	w8, [x20, #17]
  40a51c:	adrp	x10, 415000 <ferror@plt+0x12700>
  40a520:	ldr	d0, [x10, #3424]
  40a524:	add	x10, x21, #0x108
  40a528:	str	w8, [sp, #8]
  40a52c:	ldr	w9, [x20, #24]
  40a530:	movi	v1.2d, #0x0
  40a534:	cmp	w8, #0x2
  40a538:	str	w9, [sp, #544]
  40a53c:	ldr	w9, [x20, #32]
  40a540:	str	w9, [sp, #548]
  40a544:	ldrb	w9, [x20, #18]
  40a548:	str	w9, [sp, #552]
  40a54c:	ldr	w9, [x20, #36]
  40a550:	str	w9, [sp, #564]
  40a554:	ldr	w9, [x20, #20]
  40a558:	str	d0, [sp, #16]
  40a55c:	str	q1, [x10]
  40a560:	stur	q1, [x21, #252]
  40a564:	stur	q1, [x21, #236]
  40a568:	stur	q1, [x21, #220]
  40a56c:	stur	q1, [x21, #204]
  40a570:	stur	q1, [x21, #188]
  40a574:	stur	q1, [x21, #172]
  40a578:	stur	q1, [x21, #156]
  40a57c:	stur	q1, [x21, #140]
  40a580:	stur	q1, [sp, #124]
  40a584:	stur	q1, [sp, #108]
  40a588:	stur	q1, [sp, #92]
  40a58c:	stur	q1, [sp, #76]
  40a590:	stur	q1, [sp, #60]
  40a594:	stur	q1, [sp, #44]
  40a598:	stur	q1, [sp, #28]
  40a59c:	str	w9, [sp, #24]
  40a5a0:	ldr	w9, [x20, #28]
  40a5a4:	add	x10, x21, #0x118
  40a5a8:	str	d0, [sp, #280]
  40a5ac:	stur	q1, [x10, #12]
  40a5b0:	stur	q1, [x10, #28]
  40a5b4:	stur	q1, [x10, #44]
  40a5b8:	stur	q1, [x10, #60]
  40a5bc:	stur	q1, [x10, #76]
  40a5c0:	stur	q1, [x10, #92]
  40a5c4:	stur	q1, [x10, #108]
  40a5c8:	stur	q1, [x10, #124]
  40a5cc:	stur	q1, [x10, #140]
  40a5d0:	stur	q1, [x10, #156]
  40a5d4:	stur	q1, [x10, #172]
  40a5d8:	stur	q1, [x10, #188]
  40a5dc:	stur	q1, [x10, #204]
  40a5e0:	stur	q1, [x10, #220]
  40a5e4:	stur	q1, [x10, #236]
  40a5e8:	str	q1, [sp, #528]
  40a5ec:	str	w9, [sp, #288]
  40a5f0:	b.eq	40a608 <ferror@plt+0x7d08>  // b.none
  40a5f4:	cmp	w8, #0x1
  40a5f8:	b.ne	40a610 <ferror@plt+0x7d10>  // b.any
  40a5fc:	ldrb	w8, [x19, #1]
  40a600:	tbnz	w8, #3, 40a610 <ferror@plt+0x7d10>
  40a604:	b	40a754 <ferror@plt+0x7e54>
  40a608:	ldrb	w8, [x19, #1]
  40a60c:	tbz	w8, #4, 40a754 <ferror@plt+0x7e54>
  40a610:	ldr	x0, [x19, #16]
  40a614:	cbz	x0, 40a624 <ferror@plt+0x7d24>
  40a618:	mov	x1, sp
  40a61c:	bl	4073b4 <ferror@plt+0x4ab4>
  40a620:	cbz	w0, 40a754 <ferror@plt+0x7e54>
  40a624:	mov	x0, sp
  40a628:	bl	40870c <ferror@plt+0x5e0c>
  40a62c:	ldr	w3, [sp, #24]
  40a630:	ldr	w19, [sp, #544]
  40a634:	cmn	w3, #0x1
  40a638:	b.eq	40a674 <ferror@plt+0x7d74>  // b.none
  40a63c:	adrp	x2, 419000 <ferror@plt+0x16700>
  40a640:	add	x2, x2, #0x3d2
  40a644:	sub	x0, x29, #0xc
  40a648:	mov	w1, #0xb                   	// #11
  40a64c:	bl	4023a0 <snprintf@plt>
  40a650:	cmn	w19, #0x1
  40a654:	b.eq	40a684 <ferror@plt+0x7d84>  // b.none
  40a658:	adrp	x2, 419000 <ferror@plt+0x16700>
  40a65c:	add	x2, x2, #0x3d2
  40a660:	sub	x0, x29, #0x18
  40a664:	mov	w1, #0xb                   	// #11
  40a668:	mov	w3, w19
  40a66c:	bl	4023a0 <snprintf@plt>
  40a670:	b	40a68c <ferror@plt+0x7d8c>
  40a674:	mov	w8, #0x2a                  	// #42
  40a678:	sturh	w8, [x29, #-12]
  40a67c:	cmn	w19, #0x1
  40a680:	b.ne	40a658 <ferror@plt+0x7d58>  // b.any
  40a684:	mov	w8, #0x2a                  	// #42
  40a688:	sturh	w8, [x29, #-24]
  40a68c:	adrp	x0, 418000 <ferror@plt+0x15700>
  40a690:	adrp	x2, 418000 <ferror@plt+0x15700>
  40a694:	add	x0, x0, #0xaa7
  40a698:	add	x2, x2, #0x7f0
  40a69c:	sub	x1, x29, #0xc
  40a6a0:	bl	407b04 <ferror@plt+0x5204>
  40a6a4:	bl	408dc0 <ferror@plt+0x64c0>
  40a6a8:	adrp	x0, 418000 <ferror@plt+0x15700>
  40a6ac:	add	x0, x0, #0xa19
  40a6b0:	sub	x1, x29, #0x18
  40a6b4:	bl	407b04 <ferror@plt+0x5204>
  40a6b8:	bl	408dc0 <ferror@plt+0x64c0>
  40a6bc:	ldr	w3, [sp, #288]
  40a6c0:	ldr	w19, [sp, #548]
  40a6c4:	cmn	w3, #0x1
  40a6c8:	b.eq	40a704 <ferror@plt+0x7e04>  // b.none
  40a6cc:	adrp	x2, 419000 <ferror@plt+0x16700>
  40a6d0:	add	x2, x2, #0x3d2
  40a6d4:	sub	x0, x29, #0xc
  40a6d8:	mov	w1, #0xb                   	// #11
  40a6dc:	bl	4023a0 <snprintf@plt>
  40a6e0:	cmn	w19, #0x1
  40a6e4:	b.eq	40a714 <ferror@plt+0x7e14>  // b.none
  40a6e8:	adrp	x2, 419000 <ferror@plt+0x16700>
  40a6ec:	add	x2, x2, #0x3d2
  40a6f0:	sub	x0, x29, #0x18
  40a6f4:	mov	w1, #0xb                   	// #11
  40a6f8:	mov	w3, w19
  40a6fc:	bl	4023a0 <snprintf@plt>
  40a700:	b	40a71c <ferror@plt+0x7e1c>
  40a704:	mov	w8, #0x2a                  	// #42
  40a708:	sturh	w8, [x29, #-12]
  40a70c:	cmn	w19, #0x1
  40a710:	b.ne	40a6e8 <ferror@plt+0x7de8>  // b.any
  40a714:	mov	w8, #0x2a                  	// #42
  40a718:	sturh	w8, [x29, #-24]
  40a71c:	adrp	x0, 418000 <ferror@plt+0x15700>
  40a720:	adrp	x2, 418000 <ferror@plt+0x15700>
  40a724:	add	x0, x0, #0xaa7
  40a728:	add	x2, x2, #0x7f0
  40a72c:	sub	x1, x29, #0xc
  40a730:	bl	407b04 <ferror@plt+0x5204>
  40a734:	bl	408dc0 <ferror@plt+0x64c0>
  40a738:	adrp	x0, 418000 <ferror@plt+0x15700>
  40a73c:	add	x0, x0, #0xa19
  40a740:	sub	x1, x29, #0x18
  40a744:	bl	407b04 <ferror@plt+0x5204>
  40a748:	bl	408dc0 <ferror@plt+0x64c0>
  40a74c:	mov	x0, sp
  40a750:	bl	408d4c <ferror@plt+0x644c>
  40a754:	mov	w0, wzr
  40a758:	add	sp, sp, #0x280
  40a75c:	ldp	x20, x19, [sp, #32]
  40a760:	ldp	x28, x21, [sp, #16]
  40a764:	ldp	x29, x30, [sp], #48
  40a768:	ret
  40a76c:	stp	x29, x30, [sp, #-96]!
  40a770:	stp	x28, x27, [sp, #16]
  40a774:	stp	x26, x25, [sp, #32]
  40a778:	stp	x24, x23, [sp, #48]
  40a77c:	stp	x22, x21, [sp, #64]
  40a780:	stp	x20, x19, [sp, #80]
  40a784:	mov	x29, sp
  40a788:	sub	sp, sp, #0x310
  40a78c:	mov	x19, x1
  40a790:	mov	x20, x0
  40a794:	add	x0, sp, #0x10
  40a798:	mov	w2, #0x268                 	// #616
  40a79c:	mov	w1, wzr
  40a7a0:	bl	402480 <memset@plt>
  40a7a4:	ldr	w8, [x20]
  40a7a8:	add	x2, x20, #0x20
  40a7ac:	sub	x0, x29, #0x98
  40a7b0:	mov	w1, #0x8                   	// #8
  40a7b4:	sub	w3, w8, #0x20
  40a7b8:	bl	415814 <ferror@plt+0x12f14>
  40a7bc:	ldrb	w8, [x20, #17]
  40a7c0:	mov	w9, #0x7                   	// #7
  40a7c4:	str	w8, [sp, #24]
  40a7c8:	ldr	w8, [x20, #20]
  40a7cc:	str	w9, [sp, #568]
  40a7d0:	str	w8, [sp, #580]
  40a7d4:	ldr	x9, [x20, #24]
  40a7d8:	ldur	x8, [x29, #-144]
  40a7dc:	str	x9, [sp, #600]
  40a7e0:	cbz	x8, 40a7f4 <ferror@plt+0x7ef4>
  40a7e4:	ldr	w9, [x8, #4]
  40a7e8:	str	w9, [sp, #592]
  40a7ec:	ldr	w8, [x8, #8]
  40a7f0:	str	w8, [sp, #560]
  40a7f4:	ldur	x8, [x29, #-136]
  40a7f8:	cbz	x8, 40a804 <ferror@plt+0x7f04>
  40a7fc:	ldr	w8, [x8, #4]
  40a800:	str	w8, [sp, #584]
  40a804:	ldp	x28, x26, [x29, #-128]
  40a808:	ldp	x25, x22, [x29, #-112]
  40a80c:	ldp	x21, x8, [x29, #-96]
  40a810:	add	x9, x28, #0x4
  40a814:	cmp	x28, #0x0
  40a818:	add	x10, x26, #0x4
  40a81c:	csel	x9, xzr, x9, eq  // eq = none
  40a820:	cmp	x26, #0x0
  40a824:	add	x11, x25, #0x4
  40a828:	csel	x20, xzr, x10, eq  // eq = none
  40a82c:	cmp	x25, #0x0
  40a830:	add	x12, x22, #0x4
  40a834:	csel	x24, xzr, x11, eq  // eq = none
  40a838:	cmp	x22, #0x0
  40a83c:	add	x13, x21, #0x4
  40a840:	csel	x27, xzr, x12, eq  // eq = none
  40a844:	cmp	x21, #0x0
  40a848:	csel	x23, xzr, x13, eq  // eq = none
  40a84c:	str	x9, [sp, #8]
  40a850:	cbz	x8, 40a85c <ferror@plt+0x7f5c>
  40a854:	ldr	w8, [x8, #4]
  40a858:	str	w8, [sp, #572]
  40a85c:	mov	w8, #0x2c                  	// #44
  40a860:	strh	w8, [sp, #302]
  40a864:	strh	w8, [sp, #38]
  40a868:	ldr	x0, [x19, #16]
  40a86c:	cbz	x0, 40a87c <ferror@plt+0x7f7c>
  40a870:	add	x1, sp, #0x10
  40a874:	bl	4073b4 <ferror@plt+0x4ab4>
  40a878:	cbz	w0, 40ac0c <ferror@plt+0x830c>
  40a87c:	add	x0, sp, #0x10
  40a880:	bl	40870c <ferror@plt+0x5e0c>
  40a884:	ldr	w19, [sp, #592]
  40a888:	cbz	w19, 40a944 <ferror@plt+0x8044>
  40a88c:	str	x22, [sp]
  40a890:	mov	x22, x21
  40a894:	mov	x21, x24
  40a898:	mov	x24, x20
  40a89c:	mov	x20, x27
  40a8a0:	mov	x27, x23
  40a8a4:	adrp	x23, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  40a8a8:	ldrb	w8, [x23, #3644]
  40a8ac:	tbnz	w8, #0, 40a8d8 <ferror@plt+0x7fd8>
  40a8b0:	sub	x0, x29, #0x40
  40a8b4:	mov	w1, wzr
  40a8b8:	bl	4138cc <ferror@plt+0x10fcc>
  40a8bc:	tbnz	w0, #31, 40ac30 <ferror@plt+0x8330>
  40a8c0:	sub	x0, x29, #0x40
  40a8c4:	bl	4113c4 <ferror@plt+0xeac4>
  40a8c8:	sub	x0, x29, #0x40
  40a8cc:	bl	4136fc <ferror@plt+0x10dfc>
  40a8d0:	mov	w8, #0x1                   	// #1
  40a8d4:	strb	w8, [x23, #3644]
  40a8d8:	mov	w0, w19
  40a8dc:	bl	41104c <ferror@plt+0xe74c>
  40a8e0:	ldr	w3, [sp, #560]
  40a8e4:	adrp	x2, 419000 <ferror@plt+0x16700>
  40a8e8:	mov	x19, x0
  40a8ec:	add	x2, x2, #0x2da
  40a8f0:	sub	x0, x29, #0x50
  40a8f4:	mov	w1, #0x10                  	// #16
  40a8f8:	bl	4023a0 <snprintf@plt>
  40a8fc:	adrp	x0, 418000 <ferror@plt+0x15700>
  40a900:	adrp	x2, 418000 <ferror@plt+0x15700>
  40a904:	add	x0, x0, #0xaa7
  40a908:	add	x2, x2, #0x7f0
  40a90c:	mov	x1, x19
  40a910:	bl	407b04 <ferror@plt+0x5204>
  40a914:	bl	408dc0 <ferror@plt+0x64c0>
  40a918:	adrp	x0, 418000 <ferror@plt+0x15700>
  40a91c:	add	x0, x0, #0xa19
  40a920:	sub	x1, x29, #0x50
  40a924:	bl	407b04 <ferror@plt+0x5204>
  40a928:	mov	x23, x27
  40a92c:	mov	x27, x20
  40a930:	mov	x20, x24
  40a934:	mov	x24, x21
  40a938:	mov	x21, x22
  40a93c:	ldr	x22, [sp]
  40a940:	b	40a978 <ferror@plt+0x8078>
  40a944:	adrp	x19, 418000 <ferror@plt+0x15700>
  40a948:	adrp	x0, 418000 <ferror@plt+0x15700>
  40a94c:	add	x19, x19, #0x9ab
  40a950:	adrp	x2, 417000 <ferror@plt+0x14700>
  40a954:	add	x0, x0, #0xaa7
  40a958:	add	x2, x2, #0x746
  40a95c:	mov	x1, x19
  40a960:	bl	407b04 <ferror@plt+0x5204>
  40a964:	bl	408dc0 <ferror@plt+0x64c0>
  40a968:	adrp	x0, 418000 <ferror@plt+0x15700>
  40a96c:	add	x0, x0, #0xa19
  40a970:	mov	x1, x19
  40a974:	bl	407b04 <ferror@plt+0x5204>
  40a978:	bl	408dc0 <ferror@plt+0x64c0>
  40a97c:	adrp	x19, 418000 <ferror@plt+0x15700>
  40a980:	adrp	x0, 418000 <ferror@plt+0x15700>
  40a984:	add	x19, x19, #0x9ab
  40a988:	adrp	x2, 417000 <ferror@plt+0x14700>
  40a98c:	add	x0, x0, #0xaa7
  40a990:	add	x2, x2, #0x746
  40a994:	mov	x1, x19
  40a998:	bl	407b04 <ferror@plt+0x5204>
  40a99c:	bl	408dc0 <ferror@plt+0x64c0>
  40a9a0:	adrp	x0, 418000 <ferror@plt+0x15700>
  40a9a4:	add	x0, x0, #0xa19
  40a9a8:	mov	x1, x19
  40a9ac:	bl	407b04 <ferror@plt+0x5204>
  40a9b0:	bl	408dc0 <ferror@plt+0x64c0>
  40a9b4:	add	x0, sp, #0x10
  40a9b8:	bl	408d4c <ferror@plt+0x644c>
  40a9bc:	adrp	x19, 437000 <stdin@@GLIBC_2.17+0x7238>
  40a9c0:	ldr	w8, [x19, #1640]
  40a9c4:	cbz	w8, 40abf0 <ferror@plt+0x82f0>
  40a9c8:	ldr	w1, [sp, #584]
  40a9cc:	cbz	w1, 40a9dc <ferror@plt+0x80dc>
  40a9d0:	adrp	x0, 418000 <ferror@plt+0x15700>
  40a9d4:	add	x0, x0, #0xb8a
  40a9d8:	bl	407b04 <ferror@plt+0x5204>
  40a9dc:	ldr	w1, [sp, #580]
  40a9e0:	adrp	x0, 418000 <ferror@plt+0x15700>
  40a9e4:	add	x0, x0, #0xb92
  40a9e8:	bl	407b04 <ferror@plt+0x5204>
  40a9ec:	ldr	x1, [sp, #600]
  40a9f0:	adrp	x0, 418000 <ferror@plt+0x15700>
  40a9f4:	add	x0, x0, #0xb9a
  40a9f8:	bl	407b04 <ferror@plt+0x5204>
  40a9fc:	ldr	w1, [sp, #624]
  40aa00:	cbz	w1, 40aa10 <ferror@plt+0x8110>
  40aa04:	adrp	x0, 418000 <ferror@plt+0x15700>
  40aa08:	add	x0, x0, #0xba3
  40aa0c:	bl	407b04 <ferror@plt+0x5204>
  40aa10:	ldr	w8, [x19, #1640]
  40aa14:	cbz	w8, 40abf0 <ferror@plt+0x82f0>
  40aa18:	str	x27, [sp]
  40aa1c:	adrp	x19, 419000 <ferror@plt+0x16700>
  40aa20:	adrp	x27, 419000 <ferror@plt+0x16700>
  40aa24:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  40aa28:	add	x19, x19, #0x2de
  40aa2c:	add	x27, x27, #0x2e3
  40aa30:	cbz	x28, 40aa74 <ferror@plt+0x8174>
  40aa34:	mov	x28, x8
  40aa38:	ldr	w8, [x8, #1644]
  40aa3c:	adrp	x1, 419000 <ferror@plt+0x16700>
  40aa40:	add	x1, x1, #0x2d4
  40aa44:	cmp	w8, #0x0
  40aa48:	csel	x0, x27, x19, eq  // eq = none
  40aa4c:	bl	407b04 <ferror@plt+0x5204>
  40aa50:	ldr	x8, [sp, #8]
  40aa54:	adrp	x0, 419000 <ferror@plt+0x16700>
  40aa58:	add	x0, x0, #0x2e9
  40aa5c:	ldr	w1, [x8]
  40aa60:	bl	407b04 <ferror@plt+0x5204>
  40aa64:	adrp	x0, 419000 <ferror@plt+0x16700>
  40aa68:	add	x0, x0, #0x1cb
  40aa6c:	bl	407b04 <ferror@plt+0x5204>
  40aa70:	mov	x8, x28
  40aa74:	mov	x28, x19
  40aa78:	mov	x19, x8
  40aa7c:	cbz	x26, 40aab4 <ferror@plt+0x81b4>
  40aa80:	ldr	w8, [x19, #1644]
  40aa84:	adrp	x1, 419000 <ferror@plt+0x16700>
  40aa88:	add	x1, x1, #0x2d7
  40aa8c:	cmp	w8, #0x0
  40aa90:	csel	x0, x27, x28, eq  // eq = none
  40aa94:	bl	407b04 <ferror@plt+0x5204>
  40aa98:	ldr	w1, [x20]
  40aa9c:	adrp	x0, 419000 <ferror@plt+0x16700>
  40aaa0:	add	x0, x0, #0x2e9
  40aaa4:	bl	407b04 <ferror@plt+0x5204>
  40aaa8:	adrp	x0, 419000 <ferror@plt+0x16700>
  40aaac:	add	x0, x0, #0x1cb
  40aab0:	bl	407b04 <ferror@plt+0x5204>
  40aab4:	mov	x20, x23
  40aab8:	ldr	x23, [sp]
  40aabc:	cbz	x25, 40abf0 <ferror@plt+0x82f0>
  40aac0:	ldr	w8, [x19, #1644]
  40aac4:	adrp	x9, 419000 <ferror@plt+0x16700>
  40aac8:	adrp	x10, 419000 <ferror@plt+0x16700>
  40aacc:	add	x9, x9, #0x2f4
  40aad0:	add	x10, x10, #0x2fc
  40aad4:	cmp	w8, #0x0
  40aad8:	csel	x0, x10, x9, eq  // eq = none
  40aadc:	bl	407b04 <ferror@plt+0x5204>
  40aae0:	ldr	w1, [x24, #8]
  40aae4:	adrp	x0, 419000 <ferror@plt+0x16700>
  40aae8:	add	x0, x0, #0x347
  40aaec:	bl	407b04 <ferror@plt+0x5204>
  40aaf0:	ldr	x1, [x24]
  40aaf4:	adrp	x0, 419000 <ferror@plt+0x16700>
  40aaf8:	add	x0, x0, #0x304
  40aafc:	bl	407b04 <ferror@plt+0x5204>
  40ab00:	ldr	w1, [x24, #12]
  40ab04:	adrp	x0, 419000 <ferror@plt+0x16700>
  40ab08:	add	x0, x0, #0x30f
  40ab0c:	bl	407b04 <ferror@plt+0x5204>
  40ab10:	ldr	w1, [x24, #16]
  40ab14:	adrp	x0, 419000 <ferror@plt+0x16700>
  40ab18:	add	x0, x0, #0x31d
  40ab1c:	bl	407b04 <ferror@plt+0x5204>
  40ab20:	ldr	w1, [x24, #20]
  40ab24:	adrp	x0, 419000 <ferror@plt+0x16700>
  40ab28:	add	x0, x0, #0x32c
  40ab2c:	bl	407b04 <ferror@plt+0x5204>
  40ab30:	ldr	w1, [x24, #24]
  40ab34:	adrp	x0, 419000 <ferror@plt+0x16700>
  40ab38:	add	x0, x0, #0x339
  40ab3c:	bl	407b04 <ferror@plt+0x5204>
  40ab40:	ldr	w1, [x24, #28]
  40ab44:	adrp	x0, 419000 <ferror@plt+0x16700>
  40ab48:	add	x0, x0, #0x345
  40ab4c:	bl	407b04 <ferror@plt+0x5204>
  40ab50:	ldr	w8, [x24, #32]
  40ab54:	adrp	x0, 419000 <ferror@plt+0x16700>
  40ab58:	add	x0, x0, #0x34d
  40ab5c:	and	w1, w8, #0x1
  40ab60:	bl	407b04 <ferror@plt+0x5204>
  40ab64:	ldr	w1, [x24, #36]
  40ab68:	adrp	x0, 419000 <ferror@plt+0x16700>
  40ab6c:	add	x0, x0, #0x354
  40ab70:	bl	407b04 <ferror@plt+0x5204>
  40ab74:	adrp	x0, 419000 <ferror@plt+0x16700>
  40ab78:	add	x0, x0, #0x1cb
  40ab7c:	bl	407b04 <ferror@plt+0x5204>
  40ab80:	cbz	x22, 40abb8 <ferror@plt+0x82b8>
  40ab84:	ldr	w8, [x19, #1644]
  40ab88:	adrp	x1, 419000 <ferror@plt+0x16700>
  40ab8c:	add	x1, x1, #0x35d
  40ab90:	cmp	w8, #0x0
  40ab94:	csel	x0, x27, x28, eq  // eq = none
  40ab98:	bl	407b04 <ferror@plt+0x5204>
  40ab9c:	ldr	w1, [x23]
  40aba0:	adrp	x0, 419000 <ferror@plt+0x16700>
  40aba4:	add	x0, x0, #0x2e9
  40aba8:	bl	407b04 <ferror@plt+0x5204>
  40abac:	adrp	x0, 419000 <ferror@plt+0x16700>
  40abb0:	add	x0, x0, #0x1cb
  40abb4:	bl	407b04 <ferror@plt+0x5204>
  40abb8:	cbz	x21, 40abf0 <ferror@plt+0x82f0>
  40abbc:	ldr	w8, [x19, #1644]
  40abc0:	adrp	x1, 419000 <ferror@plt+0x16700>
  40abc4:	add	x1, x1, #0x360
  40abc8:	cmp	w8, #0x0
  40abcc:	csel	x0, x27, x28, eq  // eq = none
  40abd0:	bl	407b04 <ferror@plt+0x5204>
  40abd4:	ldr	w1, [x20]
  40abd8:	adrp	x0, 419000 <ferror@plt+0x16700>
  40abdc:	add	x0, x0, #0x2e9
  40abe0:	bl	407b04 <ferror@plt+0x5204>
  40abe4:	adrp	x0, 419000 <ferror@plt+0x16700>
  40abe8:	add	x0, x0, #0x1cb
  40abec:	bl	407b04 <ferror@plt+0x5204>
  40abf0:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  40abf4:	ldrb	w8, [x8, #3604]
  40abf8:	cmp	w8, #0x1
  40abfc:	b.ne	40ac0c <ferror@plt+0x830c>  // b.any
  40ac00:	sub	x0, x29, #0x98
  40ac04:	mov	w1, #0x8                   	// #8
  40ac08:	bl	4091f4 <ferror@plt+0x68f4>
  40ac0c:	mov	w0, wzr
  40ac10:	add	sp, sp, #0x310
  40ac14:	ldp	x20, x19, [sp, #80]
  40ac18:	ldp	x22, x21, [sp, #64]
  40ac1c:	ldp	x24, x23, [sp, #48]
  40ac20:	ldp	x26, x25, [sp, #32]
  40ac24:	ldp	x28, x27, [sp, #16]
  40ac28:	ldp	x29, x30, [sp], #96
  40ac2c:	ret
  40ac30:	mov	w0, #0x1                   	// #1
  40ac34:	bl	402260 <exit@plt>
  40ac38:	sub	sp, sp, #0x80
  40ac3c:	mov	w8, #0x11                  	// #17
  40ac40:	stp	x29, x30, [sp, #80]
  40ac44:	stp	x22, x21, [sp, #96]
  40ac48:	stp	x20, x19, [sp, #112]
  40ac4c:	strh	w8, [x0, #286]
  40ac50:	strh	w8, [x0, #22]
  40ac54:	mov	x19, x0
  40ac58:	ldr	x0, [x1, #16]
  40ac5c:	add	x29, sp, #0x50
  40ac60:	cbz	x0, 40ac78 <ferror@plt+0x8378>
  40ac64:	ldrh	w8, [x19, #12]
  40ac68:	mov	x1, x19
  40ac6c:	str	w8, [x19, #24]
  40ac70:	bl	4073b4 <ferror@plt+0x4ab4>
  40ac74:	cbz	w0, 40add0 <ferror@plt+0x84d0>
  40ac78:	mov	x0, x19
  40ac7c:	bl	40870c <ferror@plt+0x5e0c>
  40ac80:	ldrh	w8, [x19, #12]
  40ac84:	cmp	w8, #0x3
  40ac88:	b.ne	40ace0 <ferror@plt+0x83e0>  // b.any
  40ac8c:	adrp	x20, 417000 <ferror@plt+0x14700>
  40ac90:	add	x20, x20, #0x746
  40ac94:	ldr	w21, [x19, #576]
  40ac98:	cbz	w21, 40acfc <ferror@plt+0x83fc>
  40ac9c:	adrp	x22, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  40aca0:	ldrb	w8, [x22, #3644]
  40aca4:	tbnz	w8, #0, 40acd0 <ferror@plt+0x83d0>
  40aca8:	add	x0, sp, #0x18
  40acac:	mov	w1, wzr
  40acb0:	bl	4138cc <ferror@plt+0x10fcc>
  40acb4:	tbnz	w0, #31, 40ade8 <ferror@plt+0x84e8>
  40acb8:	add	x0, sp, #0x18
  40acbc:	bl	4113c4 <ferror@plt+0xeac4>
  40acc0:	add	x0, sp, #0x18
  40acc4:	bl	4136fc <ferror@plt+0x10dfc>
  40acc8:	mov	w8, #0x1                   	// #1
  40accc:	strb	w8, [x22, #3644]
  40acd0:	mov	w0, w21
  40acd4:	bl	41104c <ferror@plt+0xe74c>
  40acd8:	mov	x21, x0
  40acdc:	b	40ad04 <ferror@plt+0x8404>
  40ace0:	rev16	w0, w8
  40ace4:	add	x1, sp, #0x8
  40ace8:	mov	w2, #0x10                  	// #16
  40acec:	bl	411570 <ferror@plt+0xec70>
  40acf0:	mov	x20, x0
  40acf4:	ldr	w21, [x19, #576]
  40acf8:	cbnz	w21, 40ac9c <ferror@plt+0x839c>
  40acfc:	adrp	x21, 417000 <ferror@plt+0x14700>
  40ad00:	add	x21, x21, #0x746
  40ad04:	adrp	x22, 418000 <ferror@plt+0x15700>
  40ad08:	add	x22, x22, #0xaa7
  40ad0c:	adrp	x2, 418000 <ferror@plt+0x15700>
  40ad10:	add	x2, x2, #0x7f0
  40ad14:	mov	x0, x22
  40ad18:	mov	x1, x20
  40ad1c:	bl	407b04 <ferror@plt+0x5204>
  40ad20:	bl	408dc0 <ferror@plt+0x64c0>
  40ad24:	adrp	x20, 418000 <ferror@plt+0x15700>
  40ad28:	add	x20, x20, #0xa19
  40ad2c:	mov	x0, x20
  40ad30:	mov	x1, x21
  40ad34:	bl	407b04 <ferror@plt+0x5204>
  40ad38:	bl	408dc0 <ferror@plt+0x64c0>
  40ad3c:	adrp	x21, 418000 <ferror@plt+0x15700>
  40ad40:	add	x21, x21, #0x9ab
  40ad44:	adrp	x2, 417000 <ferror@plt+0x14700>
  40ad48:	add	x2, x2, #0x746
  40ad4c:	mov	x0, x22
  40ad50:	mov	x1, x21
  40ad54:	bl	407b04 <ferror@plt+0x5204>
  40ad58:	bl	408dc0 <ferror@plt+0x64c0>
  40ad5c:	mov	x0, x20
  40ad60:	mov	x1, x21
  40ad64:	bl	407b04 <ferror@plt+0x5204>
  40ad68:	bl	408dc0 <ferror@plt+0x64c0>
  40ad6c:	mov	x0, x19
  40ad70:	bl	408d4c <ferror@plt+0x644c>
  40ad74:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  40ad78:	ldr	w8, [x8, #1640]
  40ad7c:	cbz	w8, 40adc8 <ferror@plt+0x84c8>
  40ad80:	ldr	w1, [x19, #568]
  40ad84:	cbz	w1, 40ad94 <ferror@plt+0x8494>
  40ad88:	adrp	x0, 418000 <ferror@plt+0x15700>
  40ad8c:	add	x0, x0, #0xb8a
  40ad90:	bl	407b04 <ferror@plt+0x5204>
  40ad94:	ldr	w1, [x19, #564]
  40ad98:	adrp	x0, 418000 <ferror@plt+0x15700>
  40ad9c:	add	x0, x0, #0xb92
  40ada0:	bl	407b04 <ferror@plt+0x5204>
  40ada4:	ldr	x1, [x19, #584]
  40ada8:	adrp	x0, 418000 <ferror@plt+0x15700>
  40adac:	add	x0, x0, #0xb9a
  40adb0:	bl	407b04 <ferror@plt+0x5204>
  40adb4:	ldr	w1, [x19, #608]
  40adb8:	cbz	w1, 40adc8 <ferror@plt+0x84c8>
  40adbc:	adrp	x0, 418000 <ferror@plt+0x15700>
  40adc0:	add	x0, x0, #0xba3
  40adc4:	bl	407b04 <ferror@plt+0x5204>
  40adc8:	mov	w0, wzr
  40adcc:	b	40add4 <ferror@plt+0x84d4>
  40add0:	mov	w0, #0x1                   	// #1
  40add4:	ldp	x20, x19, [sp, #112]
  40add8:	ldp	x22, x21, [sp, #96]
  40addc:	ldp	x29, x30, [sp, #80]
  40ade0:	add	sp, sp, #0x80
  40ade4:	ret
  40ade8:	mov	w0, #0x1                   	// #1
  40adec:	bl	402260 <exit@plt>
  40adf0:	stp	x29, x30, [sp, #-96]!
  40adf4:	stp	x28, x27, [sp, #16]
  40adf8:	stp	x26, x25, [sp, #32]
  40adfc:	stp	x24, x23, [sp, #48]
  40ae00:	stp	x22, x21, [sp, #64]
  40ae04:	stp	x20, x19, [sp, #80]
  40ae08:	mov	x29, sp
  40ae0c:	sub	sp, sp, #0x330
  40ae10:	ldr	w27, [x29, #96]
  40ae14:	mov	w23, w2
  40ae18:	mov	w24, w1
  40ae1c:	mov	x26, x0
  40ae20:	add	x0, sp, #0xc8
  40ae24:	mov	w2, #0x268                 	// #616
  40ae28:	mov	w1, wzr
  40ae2c:	mov	w25, w7
  40ae30:	mov	w21, w6
  40ae34:	mov	w20, w5
  40ae38:	mov	w22, w4
  40ae3c:	mov	w19, w3
  40ae40:	bl	402480 <memset@plt>
  40ae44:	mov	w8, #0x10                  	// #16
  40ae48:	mov	w9, #0x7                   	// #7
  40ae4c:	movi	v0.2d, #0x0
  40ae50:	str	w25, [sp, #756]
  40ae54:	str	w27, [sp, #760]
  40ae58:	strh	w8, [sp, #222]
  40ae5c:	strh	w8, [sp, #486]
  40ae60:	str	w9, [sp, #752]
  40ae64:	stp	q0, q0, [sp, #160]
  40ae68:	stp	q0, q0, [sp, #128]
  40ae6c:	stp	q0, q0, [sp, #96]
  40ae70:	stp	q0, q0, [sp, #64]
  40ae74:	ldr	x0, [x26, #16]
  40ae78:	cbz	x0, 40ae98 <ferror@plt+0x8598>
  40ae7c:	mov	w8, #0xffffffff            	// #-1
  40ae80:	add	x1, sp, #0xc8
  40ae84:	str	w8, [sp, #748]
  40ae88:	str	w23, [sp, #744]
  40ae8c:	str	w24, [sp, #224]
  40ae90:	bl	4073b4 <ferror@plt+0x4ab4>
  40ae94:	cbz	w0, 40afb0 <ferror@plt+0x86b0>
  40ae98:	add	x0, sp, #0xc8
  40ae9c:	bl	40870c <ferror@plt+0x5e0c>
  40aea0:	add	x1, sp, #0x80
  40aea4:	mov	w2, #0x40                  	// #64
  40aea8:	mov	w0, w24
  40aeac:	bl	4106f8 <ferror@plt+0xddf8>
  40aeb0:	cmn	w23, #0x1
  40aeb4:	mov	x24, x0
  40aeb8:	b.eq	40aed8 <ferror@plt+0x85d8>  // b.none
  40aebc:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  40aec0:	ldr	w8, [x8, #1688]
  40aec4:	cbz	w8, 40afd4 <ferror@plt+0x86d4>
  40aec8:	add	x1, sp, #0x40
  40aecc:	mov	w0, w23
  40aed0:	bl	40f04c <ferror@plt+0xc74c>
  40aed4:	b	40aee0 <ferror@plt+0x85e0>
  40aed8:	mov	w8, #0x2a                  	// #42
  40aedc:	strb	w8, [sp, #64]
  40aee0:	adrp	x0, 418000 <ferror@plt+0x15700>
  40aee4:	adrp	x2, 418000 <ferror@plt+0x15700>
  40aee8:	add	x0, x0, #0xaa7
  40aeec:	add	x2, x2, #0x7f0
  40aef0:	mov	x1, x24
  40aef4:	bl	407b04 <ferror@plt+0x5204>
  40aef8:	bl	408dc0 <ferror@plt+0x64c0>
  40aefc:	adrp	x0, 418000 <ferror@plt+0x15700>
  40af00:	add	x0, x0, #0xa19
  40af04:	add	x1, sp, #0x40
  40af08:	bl	407b04 <ferror@plt+0x5204>
  40af0c:	bl	408dc0 <ferror@plt+0x64c0>
  40af10:	cmp	w22, #0x1
  40af14:	b.ne	40af50 <ferror@plt+0x8650>  // b.any
  40af18:	add	x1, sp, #0x20
  40af1c:	mov	w0, w21
  40af20:	bl	40f04c <ferror@plt+0xc74c>
  40af24:	mov	x21, x0
  40af28:	mov	x1, sp
  40af2c:	mov	w0, w20
  40af30:	bl	40f04c <ferror@plt+0xc74c>
  40af34:	mov	x20, x0
  40af38:	adrp	x0, 418000 <ferror@plt+0x15700>
  40af3c:	adrp	x2, 418000 <ferror@plt+0x15700>
  40af40:	add	x0, x0, #0xaa7
  40af44:	add	x2, x2, #0x7f0
  40af48:	mov	x1, x21
  40af4c:	b	40af6c <ferror@plt+0x866c>
  40af50:	adrp	x20, 418000 <ferror@plt+0x15700>
  40af54:	adrp	x0, 418000 <ferror@plt+0x15700>
  40af58:	add	x20, x20, #0x9ab
  40af5c:	adrp	x2, 417000 <ferror@plt+0x14700>
  40af60:	add	x0, x0, #0xaa7
  40af64:	add	x2, x2, #0x746
  40af68:	mov	x1, x20
  40af6c:	bl	407b04 <ferror@plt+0x5204>
  40af70:	bl	408dc0 <ferror@plt+0x64c0>
  40af74:	adrp	x0, 418000 <ferror@plt+0x15700>
  40af78:	add	x0, x0, #0xa19
  40af7c:	mov	x1, x20
  40af80:	bl	407b04 <ferror@plt+0x5204>
  40af84:	bl	408dc0 <ferror@plt+0x64c0>
  40af88:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  40af8c:	ldr	w8, [x8, #1640]
  40af90:	cbz	w8, 40afa8 <ferror@plt+0x86a8>
  40af94:	ldp	x1, x2, [x29, #104]
  40af98:	adrp	x0, 419000 <ferror@plt+0x16700>
  40af9c:	add	x0, x0, #0x2b5
  40afa0:	mov	w3, w19
  40afa4:	bl	407b04 <ferror@plt+0x5204>
  40afa8:	mov	w0, wzr
  40afac:	b	40afb4 <ferror@plt+0x86b4>
  40afb0:	mov	w0, #0x1                   	// #1
  40afb4:	add	sp, sp, #0x330
  40afb8:	ldp	x20, x19, [sp, #80]
  40afbc:	ldp	x22, x21, [sp, #64]
  40afc0:	ldp	x24, x23, [sp, #48]
  40afc4:	ldp	x26, x25, [sp, #32]
  40afc8:	ldp	x28, x27, [sp, #16]
  40afcc:	ldp	x29, x30, [sp], #96
  40afd0:	ret
  40afd4:	cbz	w23, 40b07c <ferror@plt+0x877c>
  40afd8:	cmp	w23, #0x1
  40afdc:	b.lt	40aec8 <ferror@plt+0x85c8>  // b.tstop
  40afe0:	adrp	x0, 417000 <ferror@plt+0x14700>
  40afe4:	add	x0, x0, #0xa5d
  40afe8:	bl	402870 <getenv@plt>
  40afec:	adrp	x8, 418000 <ferror@plt+0x15700>
  40aff0:	add	x8, x8, #0x7ad
  40aff4:	cmp	x0, #0x0
  40aff8:	adrp	x2, 417000 <ferror@plt+0x14700>
  40affc:	csel	x3, x8, x0, eq  // eq = none
  40b000:	add	x2, x2, #0xaa7
  40b004:	add	x0, sp, #0x40
  40b008:	mov	w1, #0x40                  	// #64
  40b00c:	mov	w4, w23
  40b010:	bl	4023a0 <snprintf@plt>
  40b014:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40b018:	add	x1, x1, #0x5ae
  40b01c:	add	x0, sp, #0x40
  40b020:	bl	402720 <fopen64@plt>
  40b024:	cbz	x0, 40aec8 <ferror@plt+0x85c8>
  40b028:	adrp	x1, 417000 <ferror@plt+0x14700>
  40b02c:	add	x1, x1, #0xab2
  40b030:	add	x2, sp, #0x40
  40b034:	mov	x25, x0
  40b038:	add	x26, sp, #0x40
  40b03c:	bl	402430 <__isoc99_fscanf@plt>
  40b040:	cmp	w0, #0x1
  40b044:	b.ne	40b098 <ferror@plt+0x8798>  // b.any
  40b048:	add	x0, sp, #0x40
  40b04c:	bl	402250 <strlen@plt>
  40b050:	add	x8, x26, x0
  40b054:	mov	w9, #0x40                  	// #64
  40b058:	adrp	x2, 419000 <ferror@plt+0x16700>
  40b05c:	sub	x1, x9, x0
  40b060:	add	x2, x2, #0x2b1
  40b064:	mov	x0, x8
  40b068:	mov	w3, w23
  40b06c:	bl	4023a0 <snprintf@plt>
  40b070:	mov	x0, x25
  40b074:	bl	4023e0 <fclose@plt>
  40b078:	b	40aee0 <ferror@plt+0x85e0>
  40b07c:	mov	w8, #0x656e                	// #25966
  40b080:	mov	w9, #0x656b                	// #25963
  40b084:	movk	w8, #0x6c, lsl #16
  40b088:	movk	w9, #0x6e72, lsl #16
  40b08c:	stur	w8, [sp, #67]
  40b090:	str	w9, [sp, #64]
  40b094:	b	40aee0 <ferror@plt+0x85e0>
  40b098:	mov	x0, x25
  40b09c:	bl	4023e0 <fclose@plt>
  40b0a0:	b	40aec8 <ferror@plt+0x85c8>
  40b0a4:	sub	sp, sp, #0x140
  40b0a8:	stp	x20, x19, [sp, #304]
  40b0ac:	mov	x19, x0
  40b0b0:	stp	x22, x21, [sp, #288]
  40b0b4:	mov	w20, w2
  40b0b8:	mov	x21, x1
  40b0bc:	mov	x0, sp
  40b0c0:	mov	w1, #0x100                 	// #256
  40b0c4:	mov	x2, x19
  40b0c8:	stp	x29, x30, [sp, #256]
  40b0cc:	stp	x28, x23, [sp, #272]
  40b0d0:	add	x29, sp, #0x100
  40b0d4:	mov	x23, sp
  40b0d8:	bl	4028d0 <fgets@plt>
  40b0dc:	cbz	x0, 40b13c <ferror@plt+0x883c>
  40b0e0:	adrp	x22, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  40b0e4:	add	x22, x22, #0xde0
  40b0e8:	mov	x0, sp
  40b0ec:	mov	w1, #0x100                 	// #256
  40b0f0:	mov	x2, x19
  40b0f4:	bl	4028d0 <fgets@plt>
  40b0f8:	cbz	x0, 40b13c <ferror@plt+0x883c>
  40b0fc:	mov	x0, sp
  40b100:	bl	402250 <strlen@plt>
  40b104:	cbz	w0, 40b150 <ferror@plt+0x8850>
  40b108:	sub	w8, w0, #0x1
  40b10c:	sxtw	x8, w8
  40b110:	ldrb	w9, [x23, x8]
  40b114:	cmp	w9, #0xa
  40b118:	b.ne	40b150 <ferror@plt+0x8850>  // b.any
  40b11c:	mov	x0, sp
  40b120:	mov	x1, x22
  40b124:	mov	w2, w20
  40b128:	strb	wzr, [x23, x8]
  40b12c:	blr	x21
  40b130:	tbz	w0, #31, 40b0e8 <ferror@plt+0x87e8>
  40b134:	mov	w0, wzr
  40b138:	b	40b160 <ferror@plt+0x8860>
  40b13c:	mov	x0, x19
  40b140:	bl	402900 <ferror@plt>
  40b144:	cmp	w0, #0x0
  40b148:	csetm	w0, ne  // ne = any
  40b14c:	b	40b160 <ferror@plt+0x8860>
  40b150:	bl	402860 <__errno_location@plt>
  40b154:	mov	w8, #0xffffffea            	// #-22
  40b158:	str	w8, [x0]
  40b15c:	mov	w0, #0xffffffff            	// #-1
  40b160:	ldp	x20, x19, [sp, #304]
  40b164:	ldp	x22, x21, [sp, #288]
  40b168:	ldp	x28, x23, [sp, #272]
  40b16c:	ldp	x29, x30, [sp, #256]
  40b170:	add	sp, sp, #0x140
  40b174:	ret
  40b178:	stp	x29, x30, [sp, #-48]!
  40b17c:	str	x28, [sp, #16]
  40b180:	stp	x20, x19, [sp, #32]
  40b184:	mov	x29, sp
  40b188:	sub	sp, sp, #0x2a0
  40b18c:	mov	x19, x1
  40b190:	mov	x20, x0
  40b194:	add	x0, sp, #0x38
  40b198:	mov	w2, #0x268                 	// #616
  40b19c:	mov	w1, wzr
  40b1a0:	bl	402480 <memset@plt>
  40b1a4:	adrp	x1, 419000 <ferror@plt+0x16700>
  40b1a8:	add	x8, sp, #0x1c
  40b1ac:	add	x9, sp, #0x20
  40b1b0:	add	x1, x1, #0x3b7
  40b1b4:	add	x2, x29, #0x18
  40b1b8:	add	x3, sp, #0x34
  40b1bc:	add	x4, sp, #0x30
  40b1c0:	add	x5, sp, #0x2c
  40b1c4:	add	x6, sp, #0x28
  40b1c8:	add	x7, sp, #0x24
  40b1cc:	mov	x0, x20
  40b1d0:	stp	x9, x8, [sp]
  40b1d4:	bl	4027e0 <__isoc99_sscanf@plt>
  40b1d8:	ldp	w9, w8, [sp, #48]
  40b1dc:	ldr	w10, [sp, #44]
  40b1e0:	ldp	w12, w11, [sp, #32]
  40b1e4:	ldr	w13, [sp, #28]
  40b1e8:	mov	w14, #0x7                   	// #7
  40b1ec:	add	x0, sp, #0x38
  40b1f0:	mov	x1, x19
  40b1f4:	str	w8, [sp, #64]
  40b1f8:	strh	w9, [sp, #68]
  40b1fc:	str	w10, [sp, #632]
  40b200:	str	w10, [sp, #600]
  40b204:	str	w11, [sp, #612]
  40b208:	str	w12, [sp, #624]
  40b20c:	str	w13, [sp, #620]
  40b210:	str	w14, [sp, #608]
  40b214:	bl	40ac38 <ferror@plt+0x8338>
  40b218:	mov	w0, wzr
  40b21c:	add	sp, sp, #0x2a0
  40b220:	ldp	x20, x19, [sp, #32]
  40b224:	ldr	x28, [sp, #16]
  40b228:	ldp	x29, x30, [sp], #48
  40b22c:	ret
  40b230:	stp	x29, x30, [sp, #-80]!
  40b234:	str	x28, [sp, #16]
  40b238:	stp	x24, x23, [sp, #32]
  40b23c:	stp	x22, x21, [sp, #48]
  40b240:	stp	x20, x19, [sp, #64]
  40b244:	mov	x29, sp
  40b248:	sub	sp, sp, #0x380
  40b24c:	mov	w22, w2
  40b250:	mov	x19, x1
  40b254:	mov	x20, x0
  40b258:	add	x0, sp, #0x118
  40b25c:	mov	w2, #0x268                 	// #616
  40b260:	mov	w1, wzr
  40b264:	bl	402480 <memset@plt>
  40b268:	mov	w1, #0x3a                  	// #58
  40b26c:	mov	x0, x20
  40b270:	bl	4026a0 <strchr@plt>
  40b274:	cbz	x0, 40b31c <ferror@plt+0x8a1c>
  40b278:	add	x23, x0, #0x2
  40b27c:	mov	w1, #0x3a                  	// #58
  40b280:	mov	x0, x23
  40b284:	bl	4026a0 <strchr@plt>
  40b288:	cbz	x0, 40b31c <ferror@plt+0x8a1c>
  40b28c:	add	x21, x0, #0x6
  40b290:	strb	wzr, [x0, #5]
  40b294:	mov	w1, #0x3a                  	// #58
  40b298:	mov	x0, x21
  40b29c:	bl	4026a0 <strchr@plt>
  40b2a0:	cbz	x0, 40b31c <ferror@plt+0x8a1c>
  40b2a4:	ldrb	w8, [x0, #7]
  40b2a8:	strb	wzr, [x0, #5]
  40b2ac:	ldr	w10, [x19, #4]
  40b2b0:	mov	w9, #0xffffffd0            	// #-48
  40b2b4:	cmp	w8, #0x40
  40b2b8:	mov	w11, #0xffffffc9            	// #-55
  40b2bc:	csel	w9, w11, w9, hi  // hi = pmore
  40b2c0:	add	w8, w9, w8
  40b2c4:	mov	x20, x0
  40b2c8:	lsr	w8, w10, w8
  40b2cc:	tbz	w8, #0, 40b468 <ferror@plt+0x8b68>
  40b2d0:	add	x24, sp, #0x118
  40b2d4:	cmp	w22, #0x2
  40b2d8:	add	x2, x24, #0x18
  40b2dc:	strh	w22, [sp, #566]
  40b2e0:	strh	w22, [sp, #302]
  40b2e4:	b.ne	40b33c <ferror@plt+0x8a3c>  // b.any
  40b2e8:	adrp	x22, 419000 <ferror@plt+0x16700>
  40b2ec:	add	x22, x22, #0x46e
  40b2f0:	add	x3, x24, #0x220
  40b2f4:	mov	x0, x23
  40b2f8:	mov	x1, x22
  40b2fc:	bl	4027e0 <__isoc99_sscanf@plt>
  40b300:	add	x2, x24, #0x120
  40b304:	add	x3, x24, #0x224
  40b308:	mov	x0, x21
  40b30c:	mov	x1, x22
  40b310:	bl	4027e0 <__isoc99_sscanf@plt>
  40b314:	mov	w8, #0x4                   	// #4
  40b318:	b	40b384 <ferror@plt+0x8a84>
  40b31c:	mov	w0, #0xffffffff            	// #-1
  40b320:	add	sp, sp, #0x380
  40b324:	ldp	x20, x19, [sp, #64]
  40b328:	ldp	x22, x21, [sp, #48]
  40b32c:	ldp	x24, x23, [sp, #32]
  40b330:	ldr	x28, [sp, #16]
  40b334:	ldp	x29, x30, [sp], #80
  40b338:	ret
  40b33c:	adrp	x22, 419000 <ferror@plt+0x16700>
  40b340:	add	x22, x22, #0x474
  40b344:	add	x3, x24, #0x1c
  40b348:	add	x4, x24, #0x20
  40b34c:	add	x5, x24, #0x24
  40b350:	add	x6, x24, #0x220
  40b354:	mov	x0, x23
  40b358:	mov	x1, x22
  40b35c:	bl	4027e0 <__isoc99_sscanf@plt>
  40b360:	add	x2, x24, #0x120
  40b364:	add	x3, x24, #0x124
  40b368:	add	x4, x24, #0x128
  40b36c:	add	x5, x24, #0x12c
  40b370:	add	x6, x24, #0x224
  40b374:	mov	x0, x21
  40b378:	mov	x1, x22
  40b37c:	bl	4027e0 <__isoc99_sscanf@plt>
  40b380:	mov	w8, #0x10                  	// #16
  40b384:	strh	w8, [sp, #562]
  40b388:	strh	w8, [sp, #298]
  40b38c:	ldr	x0, [x19, #16]
  40b390:	cbz	x0, 40b3a0 <ferror@plt+0x8aa0>
  40b394:	add	x1, sp, #0x118
  40b398:	bl	4073b4 <ferror@plt+0x4ab4>
  40b39c:	cbz	w0, 40b320 <ferror@plt+0x8a20>
  40b3a0:	add	x19, sp, #0x118
  40b3a4:	adrp	x1, 419000 <ferror@plt+0x16700>
  40b3a8:	add	x0, x20, #0x6
  40b3ac:	add	x2, x19, #0x228
  40b3b0:	add	x3, x19, #0x230
  40b3b4:	add	x4, x19, #0x22c
  40b3b8:	add	x5, x19, #0x238
  40b3bc:	add	x6, x19, #0x234
  40b3c0:	add	x7, x19, #0x23c
  40b3c4:	add	x8, x19, #0x248
  40b3c8:	add	x9, sp, #0x18
  40b3cc:	add	x1, x1, #0x436
  40b3d0:	strb	wzr, [sp, #24]
  40b3d4:	stp	x8, x9, [sp]
  40b3d8:	bl	4027e0 <__isoc99_sscanf@plt>
  40b3dc:	cmp	w0, #0x8
  40b3e0:	b.gt	40b3e8 <ferror@plt+0x8ae8>
  40b3e4:	strb	wzr, [sp, #24]
  40b3e8:	adrp	x8, 430000 <stdin@@GLIBC_2.17+0x238>
  40b3ec:	ldr	x8, [x8, #1752]
  40b3f0:	adrp	x9, 419000 <ferror@plt+0x16700>
  40b3f4:	add	x9, x9, #0x499
  40b3f8:	add	x0, sp, #0x118
  40b3fc:	cmp	x8, x9
  40b400:	mov	w8, #0x11                  	// #17
  40b404:	csel	w8, w8, wzr, eq  // eq = none
  40b408:	str	w8, [sp, #288]
  40b40c:	bl	40870c <ferror@plt+0x5e0c>
  40b410:	ldr	w1, [sp, #824]
  40b414:	ldr	w2, [sp, #856]
  40b418:	add	x0, x19, #0x10
  40b41c:	mov	w3, wzr
  40b420:	bl	4089b8 <ferror@plt+0x60b8>
  40b424:	ldr	w1, [sp, #828]
  40b428:	add	x0, x19, #0x118
  40b42c:	mov	w2, wzr
  40b430:	mov	w3, wzr
  40b434:	bl	4089b8 <ferror@plt+0x60b8>
  40b438:	add	x0, sp, #0x118
  40b43c:	bl	408d4c <ferror@plt+0x644c>
  40b440:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  40b444:	ldr	w8, [x8, #1640]
  40b448:	mov	w0, wzr
  40b44c:	cbz	w8, 40b320 <ferror@plt+0x8a20>
  40b450:	ldrb	w8, [sp, #24]
  40b454:	cbz	w8, 40b320 <ferror@plt+0x8a20>
  40b458:	adrp	x0, 419000 <ferror@plt+0x16700>
  40b45c:	add	x0, x0, #0x464
  40b460:	add	x1, sp, #0x18
  40b464:	bl	407b04 <ferror@plt+0x5204>
  40b468:	mov	w0, wzr
  40b46c:	b	40b320 <ferror@plt+0x8a20>
  40b470:	stp	x29, x30, [sp, #-80]!
  40b474:	stp	x28, x25, [sp, #16]
  40b478:	stp	x24, x23, [sp, #32]
  40b47c:	stp	x22, x21, [sp, #48]
  40b480:	stp	x20, x19, [sp, #64]
  40b484:	mov	x29, sp
  40b488:	sub	sp, sp, #0x510
  40b48c:	mov	w22, w2
  40b490:	mov	x20, x1
  40b494:	mov	x21, x0
  40b498:	add	x0, sp, #0x160
  40b49c:	mov	w2, #0x3a8                 	// #936
  40b4a0:	mov	w1, wzr
  40b4a4:	stur	xzr, [x29, #-8]
  40b4a8:	bl	402480 <memset@plt>
  40b4ac:	adrp	x23, 437000 <stdin@@GLIBC_2.17+0x7238>
  40b4b0:	ldr	w19, [x23, #1684]
  40b4b4:	cbnz	w19, 40b4c4 <ferror@plt+0x8bc4>
  40b4b8:	bl	40e30c <ferror@plt+0xba0c>
  40b4bc:	mov	w19, w0
  40b4c0:	str	w0, [x23, #1684]
  40b4c4:	mov	w1, #0x3a                  	// #58
  40b4c8:	mov	x0, x21
  40b4cc:	bl	4026a0 <strchr@plt>
  40b4d0:	cbz	x0, 40b578 <ferror@plt+0x8c78>
  40b4d4:	add	x24, x0, #0x2
  40b4d8:	mov	w1, #0x3a                  	// #58
  40b4dc:	mov	x0, x24
  40b4e0:	bl	4026a0 <strchr@plt>
  40b4e4:	cbz	x0, 40b578 <ferror@plt+0x8c78>
  40b4e8:	add	x23, x0, #0x6
  40b4ec:	strb	wzr, [x0, #5]
  40b4f0:	mov	w1, #0x3a                  	// #58
  40b4f4:	mov	x0, x23
  40b4f8:	bl	4026a0 <strchr@plt>
  40b4fc:	cbz	x0, 40b578 <ferror@plt+0x8c78>
  40b500:	ldrb	w8, [x0, #7]
  40b504:	strb	wzr, [x0, #5]
  40b508:	ldr	w10, [x20, #4]
  40b50c:	mov	w9, #0xffffffd0            	// #-48
  40b510:	cmp	w8, #0x40
  40b514:	mov	w11, #0xffffffc9            	// #-55
  40b518:	csel	w9, w11, w9, hi  // hi = pmore
  40b51c:	add	w8, w9, w8
  40b520:	mov	x21, x0
  40b524:	lsr	w8, w10, w8
  40b528:	tbz	w8, #0, 40b82c <ferror@plt+0x8f2c>
  40b52c:	add	x25, sp, #0x160
  40b530:	cmp	w22, #0x2
  40b534:	add	x2, x25, #0x18
  40b538:	strh	w22, [sp, #638]
  40b53c:	strh	w22, [sp, #374]
  40b540:	b.ne	40b580 <ferror@plt+0x8c80>  // b.any
  40b544:	adrp	x22, 419000 <ferror@plt+0x16700>
  40b548:	add	x22, x22, #0x46e
  40b54c:	add	x3, x25, #0x220
  40b550:	mov	x0, x24
  40b554:	mov	x1, x22
  40b558:	bl	4027e0 <__isoc99_sscanf@plt>
  40b55c:	add	x2, x25, #0x120
  40b560:	add	x3, x25, #0x224
  40b564:	mov	x0, x23
  40b568:	mov	x1, x22
  40b56c:	bl	4027e0 <__isoc99_sscanf@plt>
  40b570:	mov	w8, #0x4                   	// #4
  40b574:	b	40b5c8 <ferror@plt+0x8cc8>
  40b578:	mov	w0, #0xffffffff            	// #-1
  40b57c:	b	40b830 <ferror@plt+0x8f30>
  40b580:	adrp	x22, 419000 <ferror@plt+0x16700>
  40b584:	add	x22, x22, #0x474
  40b588:	add	x3, x25, #0x1c
  40b58c:	add	x4, x25, #0x20
  40b590:	add	x5, x25, #0x24
  40b594:	add	x6, x25, #0x220
  40b598:	mov	x0, x24
  40b59c:	mov	x1, x22
  40b5a0:	bl	4027e0 <__isoc99_sscanf@plt>
  40b5a4:	add	x2, x25, #0x120
  40b5a8:	add	x3, x25, #0x124
  40b5ac:	add	x4, x25, #0x128
  40b5b0:	add	x5, x25, #0x12c
  40b5b4:	add	x6, x25, #0x224
  40b5b8:	mov	x0, x23
  40b5bc:	mov	x1, x22
  40b5c0:	bl	4027e0 <__isoc99_sscanf@plt>
  40b5c4:	mov	w8, #0x10                  	// #16
  40b5c8:	strh	w8, [sp, #634]
  40b5cc:	strh	w8, [sp, #370]
  40b5d0:	ldr	x0, [x20, #16]
  40b5d4:	cbz	x0, 40b5e4 <ferror@plt+0x8ce4>
  40b5d8:	add	x1, sp, #0x160
  40b5dc:	bl	4073b4 <ferror@plt+0x4ab4>
  40b5e0:	cbz	w0, 40b830 <ferror@plt+0x8f30>
  40b5e4:	add	x0, x21, #0x6
  40b5e8:	add	x21, sp, #0x160
  40b5ec:	add	x20, x21, #0x324
  40b5f0:	add	x13, x21, #0x2d8
  40b5f4:	add	x14, x21, #0x2ac
  40b5f8:	adrp	x1, 419000 <ferror@plt+0x16700>
  40b5fc:	add	x2, x21, #0x228
  40b600:	add	x3, x21, #0x230
  40b604:	add	x4, x21, #0x22c
  40b608:	add	x5, x21, #0x268
  40b60c:	add	x6, x21, #0x26c
  40b610:	add	x8, x21, #0x238
  40b614:	add	x22, x21, #0x270
  40b618:	add	x9, x21, #0x234
  40b61c:	add	x10, x21, #0x23c
  40b620:	add	x11, x21, #0x248
  40b624:	add	x12, x21, #0x2a8
  40b628:	add	x15, sp, #0x60
  40b62c:	stp	x13, x14, [sp, #64]
  40b630:	sub	x13, x29, #0x8
  40b634:	sub	x14, x29, #0x4
  40b638:	add	x1, x1, #0x574
  40b63c:	mov	x7, x20
  40b640:	strb	wzr, [sp, #96]
  40b644:	stp	x9, x10, [sp, #16]
  40b648:	str	x15, [sp, #80]
  40b64c:	stp	x13, x12, [sp, #48]
  40b650:	stp	x11, x14, [sp, #32]
  40b654:	stp	x8, x22, [sp]
  40b658:	bl	4027e0 <__isoc99_sscanf@plt>
  40b65c:	cmp	w0, #0x10
  40b660:	b.gt	40b684 <ferror@plt+0x8d84>
  40b664:	cmp	w0, #0xb
  40b668:	strb	wzr, [sp, #96]
  40b66c:	b.gt	40b684 <ferror@plt+0x8d84>
  40b670:	mov	w8, #0x2                   	// #2
  40b674:	movi	d0, #0xffffffff00000000
  40b678:	stur	xzr, [x29, #-8]
  40b67c:	str	w8, [sp, #1080]
  40b680:	str	d0, [sp, #1032]
  40b684:	ldr	w8, [sp, #968]
  40b688:	add	w9, w19, w19, lsl #1
  40b68c:	scvtf	d0, w9
  40b690:	ldr	w9, [sp, #972]
  40b694:	cmp	w8, #0x1
  40b698:	mov	w8, #0x3e8                 	// #1000
  40b69c:	ldp	s1, s2, [x29, #-8]
  40b6a0:	madd	w8, w9, w8, w19
  40b6a4:	ldr	w9, [sp, #1032]
  40b6a8:	ldr	w11, [sp, #1036]
  40b6ac:	csel	x10, x20, x22, eq  // eq = none
  40b6b0:	sxtl	v2.2d, v2.2s
  40b6b4:	cmp	w9, #0x0
  40b6b8:	scvtf	d2, d2
  40b6bc:	cinc	w9, w9, lt  // lt = tstop
  40b6c0:	cmn	w11, #0x1
  40b6c4:	sxtl	v1.2d, v1.2s
  40b6c8:	ldr	w10, [x10]
  40b6cc:	csel	w11, wzr, w11, eq  // eq = none
  40b6d0:	fcmp	d2, d0
  40b6d4:	scvtf	d0, w19
  40b6d8:	sub	w8, w8, #0x1
  40b6dc:	scvtf	d1, d1
  40b6e0:	udiv	w8, w8, w19
  40b6e4:	fdiv	d1, d1, d0
  40b6e8:	fdiv	d0, d2, d0
  40b6ec:	fmov	d2, xzr
  40b6f0:	str	w8, [sp, #972]
  40b6f4:	mov	w8, #0x6                   	// #6
  40b6f8:	asr	w9, w9, #1
  40b6fc:	fcsel	d0, d0, d2, ne  // ne = any
  40b700:	add	x0, sp, #0x160
  40b704:	str	d1, [sp, #1008]
  40b708:	str	w9, [sp, #1032]
  40b70c:	str	w11, [sp, #1036]
  40b710:	str	d0, [sp, #1000]
  40b714:	str	w10, [sp, #1156]
  40b718:	str	w8, [sp, #360]
  40b71c:	bl	40870c <ferror@plt+0x5e0c>
  40b720:	ldr	w1, [sp, #896]
  40b724:	ldr	w2, [sp, #928]
  40b728:	add	x0, x21, #0x10
  40b72c:	mov	w3, wzr
  40b730:	bl	4089b8 <ferror@plt+0x60b8>
  40b734:	ldr	w1, [sp, #900]
  40b738:	add	x0, x21, #0x118
  40b73c:	mov	w2, wzr
  40b740:	mov	w3, wzr
  40b744:	bl	4089b8 <ferror@plt+0x60b8>
  40b748:	add	x0, sp, #0x160
  40b74c:	bl	408d4c <ferror@plt+0x644c>
  40b750:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  40b754:	ldrb	w8, [x8, #3600]
  40b758:	cmp	w8, #0x1
  40b75c:	b.ne	40b7a8 <ferror@plt+0x8ea8>  // b.any
  40b760:	ldr	w8, [sp, #968]
  40b764:	cbz	w8, 40b7a8 <ferror@plt+0x8ea8>
  40b768:	cmp	w8, #0x5
  40b76c:	b.cc	40b778 <ferror@plt+0x8e78>  // b.lo, b.ul, b.last
  40b770:	mov	w8, #0x5                   	// #5
  40b774:	str	w8, [sp, #968]
  40b778:	adrp	x9, 417000 <ferror@plt+0x14700>
  40b77c:	add	x9, x9, #0x6a0
  40b780:	ldr	w0, [sp, #972]
  40b784:	ldr	x19, [x9, w8, uxtw #3]
  40b788:	bl	4090d8 <ferror@plt+0x67d8>
  40b78c:	ldr	w3, [sp, #1156]
  40b790:	adrp	x0, 418000 <ferror@plt+0x15700>
  40b794:	adrp	x2, 432000 <stdin@@GLIBC_2.17+0x2238>
  40b798:	add	x0, x0, #0xb78
  40b79c:	add	x2, x2, #0x6e4
  40b7a0:	mov	x1, x19
  40b7a4:	bl	407b04 <ferror@plt+0x5204>
  40b7a8:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  40b7ac:	ldr	w8, [x8, #1640]
  40b7b0:	cbz	w8, 40b814 <ferror@plt+0x8f14>
  40b7b4:	ldr	w1, [sp, #920]
  40b7b8:	cbz	w1, 40b7c8 <ferror@plt+0x8ec8>
  40b7bc:	adrp	x0, 418000 <ferror@plt+0x15700>
  40b7c0:	add	x0, x0, #0xb8a
  40b7c4:	bl	407b04 <ferror@plt+0x5204>
  40b7c8:	ldr	w1, [sp, #916]
  40b7cc:	adrp	x0, 418000 <ferror@plt+0x15700>
  40b7d0:	add	x0, x0, #0xb92
  40b7d4:	bl	407b04 <ferror@plt+0x5204>
  40b7d8:	ldr	x1, [sp, #936]
  40b7dc:	adrp	x0, 418000 <ferror@plt+0x15700>
  40b7e0:	add	x0, x0, #0xb9a
  40b7e4:	bl	407b04 <ferror@plt+0x5204>
  40b7e8:	ldr	w1, [sp, #960]
  40b7ec:	cbz	w1, 40b7fc <ferror@plt+0x8efc>
  40b7f0:	adrp	x0, 418000 <ferror@plt+0x15700>
  40b7f4:	add	x0, x0, #0xba3
  40b7f8:	bl	407b04 <ferror@plt+0x5204>
  40b7fc:	ldrb	w8, [sp, #96]
  40b800:	cbz	w8, 40b814 <ferror@plt+0x8f14>
  40b804:	adrp	x0, 419000 <ferror@plt+0x16700>
  40b808:	add	x0, x0, #0x464
  40b80c:	add	x1, sp, #0x60
  40b810:	bl	407b04 <ferror@plt+0x5204>
  40b814:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  40b818:	ldrb	w8, [x8, #3608]
  40b81c:	cmp	w8, #0x1
  40b820:	b.ne	40b82c <ferror@plt+0x8f2c>  // b.any
  40b824:	add	x0, sp, #0x160
  40b828:	bl	4092d4 <ferror@plt+0x69d4>
  40b82c:	mov	w0, wzr
  40b830:	add	sp, sp, #0x510
  40b834:	ldp	x20, x19, [sp, #64]
  40b838:	ldp	x22, x21, [sp, #48]
  40b83c:	ldp	x24, x23, [sp, #32]
  40b840:	ldp	x28, x25, [sp, #16]
  40b844:	ldp	x29, x30, [sp], #80
  40b848:	ret
  40b84c:	stp	x29, x30, [sp, #-80]!
  40b850:	stp	x28, x25, [sp, #16]
  40b854:	stp	x24, x23, [sp, #32]
  40b858:	stp	x22, x21, [sp, #48]
  40b85c:	stp	x20, x19, [sp, #64]
  40b860:	mov	x29, sp
  40b864:	sub	sp, sp, #0x420
  40b868:	mov	x19, x0
  40b86c:	add	x25, sp, #0x270
  40b870:	movi	v0.2d, #0x0
  40b874:	add	x0, sp, #0x8
  40b878:	mov	w2, #0x268                 	// #616
  40b87c:	mov	w1, wzr
  40b880:	stur	xzr, [x29, #-144]
  40b884:	str	xzr, [sp, #864]
  40b888:	str	xzr, [sp, #704]
  40b88c:	stp	q0, q0, [x25, #256]
  40b890:	stp	q0, q0, [x25, #208]
  40b894:	stp	q0, q0, [x25, #176]
  40b898:	stp	q0, q0, [x25, #144]
  40b89c:	stp	q0, q0, [x25, #112]
  40b8a0:	str	q0, [x25, #96]
  40b8a4:	stp	q0, q0, [x25, #48]
  40b8a8:	stp	q0, q0, [x25, #16]
  40b8ac:	str	q0, [x25]
  40b8b0:	bl	402480 <memset@plt>
  40b8b4:	ldr	w8, [x19], #16
  40b8b8:	add	x0, sp, #0x270
  40b8bc:	mov	w1, #0xa                   	// #10
  40b8c0:	sub	w3, w8, #0x10
  40b8c4:	mov	x2, x19
  40b8c8:	bl	415814 <ferror@plt+0x12f14>
  40b8cc:	ldr	x2, [sp, #640]
  40b8d0:	cbz	x2, 40bbac <ferror@plt+0x92ac>
  40b8d4:	ldrh	w8, [x2], #4
  40b8d8:	add	x0, sp, #0x300
  40b8dc:	mov	w1, #0xc                   	// #12
  40b8e0:	sub	w3, w8, #0x4
  40b8e4:	bl	415814 <ferror@plt+0x12f14>
  40b8e8:	ldr	x2, [sp, #808]
  40b8ec:	sub	x0, x29, #0xb0
  40b8f0:	mov	w1, #0x4                   	// #4
  40b8f4:	ldrh	w8, [x2], #4
  40b8f8:	sub	w3, w8, #0x4
  40b8fc:	bl	415814 <ferror@plt+0x12f14>
  40b900:	ldr	x8, [sp, #816]
  40b904:	mov	w9, #0x1e                  	// #30
  40b908:	strh	w9, [sp, #30]
  40b90c:	ldr	x9, [sp, #832]
  40b910:	ldr	w24, [x8, #4]
  40b914:	ldr	x8, [sp, #840]
  40b918:	ldr	x10, [sp, #824]
  40b91c:	add	x0, sp, #0x8
  40b920:	str	w24, [sp, #16]
  40b924:	ldr	w8, [x8, #4]
  40b928:	str	w8, [sp, #560]
  40b92c:	ldr	w21, [x9, #4]
  40b930:	ldp	x8, x9, [x29, #-176]
  40b934:	str	w21, [sp, #576]
  40b938:	ldr	w19, [x10, #4]
  40b93c:	str	w19, [sp, #572]
  40b940:	ldr	w8, [x8, #4]
  40b944:	str	w8, [sp, #564]
  40b948:	ldr	w8, [x9, #4]
  40b94c:	ldr	x9, [sp, #848]
  40b950:	str	w8, [sp, #568]
  40b954:	ldur	x20, [x9, #4]
  40b958:	str	x20, [sp, #592]
  40b95c:	bl	40870c <ferror@plt+0x5e0c>
  40b960:	ldr	x8, [sp, #776]
  40b964:	ldr	x9, [sp, #784]
  40b968:	adrp	x23, 419000 <ferror@plt+0x16700>
  40b96c:	add	x23, x23, #0x3d2
  40b970:	ldr	w2, [x8, #4]
  40b974:	ldr	w22, [x9, #4]
  40b978:	movi	v0.2d, #0x0
  40b97c:	sub	x0, x29, #0x40
  40b980:	mov	x1, x23
  40b984:	stp	q0, q0, [x25, #400]
  40b988:	stp	q0, q0, [x25, #368]
  40b98c:	stp	q0, q0, [x25, #336]
  40b990:	stp	q0, q0, [x25, #304]
  40b994:	bl	402320 <sprintf@plt>
  40b998:	sub	x0, x29, #0x80
  40b99c:	mov	x1, x23
  40b9a0:	mov	w2, w22
  40b9a4:	bl	402320 <sprintf@plt>
  40b9a8:	adrp	x0, 418000 <ferror@plt+0x15700>
  40b9ac:	adrp	x2, 418000 <ferror@plt+0x15700>
  40b9b0:	add	x0, x0, #0xaa7
  40b9b4:	add	x2, x2, #0x7f0
  40b9b8:	sub	x1, x29, #0x40
  40b9bc:	bl	407b04 <ferror@plt+0x5204>
  40b9c0:	bl	408dc0 <ferror@plt+0x64c0>
  40b9c4:	adrp	x0, 418000 <ferror@plt+0x15700>
  40b9c8:	add	x0, x0, #0xa19
  40b9cc:	sub	x1, x29, #0x80
  40b9d0:	bl	407b04 <ferror@plt+0x5204>
  40b9d4:	bl	408dc0 <ferror@plt+0x64c0>
  40b9d8:	ldr	x2, [sp, #792]
  40b9dc:	cbz	x2, 40ba68 <ferror@plt+0x9168>
  40b9e0:	ldrh	w8, [x2], #4
  40b9e4:	add	x0, sp, #0x2d0
  40b9e8:	mov	w1, #0x5                   	// #5
  40b9ec:	sub	w3, w8, #0x4
  40b9f0:	bl	415814 <ferror@plt+0x12f14>
  40b9f4:	ldr	x8, [sp, #736]
  40b9f8:	ldr	x9, [sp, #744]
  40b9fc:	adrp	x23, 419000 <ferror@plt+0x16700>
  40ba00:	add	x23, x23, #0x3d2
  40ba04:	ldr	w2, [x8, #4]
  40ba08:	ldr	w22, [x9, #4]
  40ba0c:	movi	v0.2d, #0x0
  40ba10:	sub	x0, x29, #0x40
  40ba14:	mov	x1, x23
  40ba18:	stp	q0, q0, [x25, #400]
  40ba1c:	stp	q0, q0, [x25, #368]
  40ba20:	stp	q0, q0, [x25, #336]
  40ba24:	stp	q0, q0, [x25, #304]
  40ba28:	bl	402320 <sprintf@plt>
  40ba2c:	sub	x0, x29, #0x80
  40ba30:	mov	x1, x23
  40ba34:	mov	w2, w22
  40ba38:	bl	402320 <sprintf@plt>
  40ba3c:	adrp	x0, 418000 <ferror@plt+0x15700>
  40ba40:	adrp	x2, 418000 <ferror@plt+0x15700>
  40ba44:	add	x0, x0, #0xaa7
  40ba48:	add	x2, x2, #0x7f0
  40ba4c:	sub	x1, x29, #0x40
  40ba50:	bl	407b04 <ferror@plt+0x5204>
  40ba54:	bl	408dc0 <ferror@plt+0x64c0>
  40ba58:	adrp	x0, 418000 <ferror@plt+0x15700>
  40ba5c:	add	x0, x0, #0xa19
  40ba60:	sub	x1, x29, #0x80
  40ba64:	b	40ba98 <ferror@plt+0x9198>
  40ba68:	adrp	x22, 418000 <ferror@plt+0x15700>
  40ba6c:	adrp	x0, 418000 <ferror@plt+0x15700>
  40ba70:	add	x22, x22, #0x9ab
  40ba74:	adrp	x2, 419000 <ferror@plt+0x16700>
  40ba78:	add	x0, x0, #0xaa7
  40ba7c:	add	x2, x2, #0x5c9
  40ba80:	mov	x1, x22
  40ba84:	bl	407b04 <ferror@plt+0x5204>
  40ba88:	bl	408dc0 <ferror@plt+0x64c0>
  40ba8c:	adrp	x0, 418000 <ferror@plt+0x15700>
  40ba90:	add	x0, x0, #0xa19
  40ba94:	mov	x1, x22
  40ba98:	bl	407b04 <ferror@plt+0x5204>
  40ba9c:	bl	408dc0 <ferror@plt+0x64c0>
  40baa0:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  40baa4:	ldr	w8, [x8, #1640]
  40baa8:	cbz	w8, 40bae0 <ferror@plt+0x91e0>
  40baac:	cbz	w21, 40bac0 <ferror@plt+0x91c0>
  40bab0:	adrp	x0, 418000 <ferror@plt+0x15700>
  40bab4:	add	x0, x0, #0xb8a
  40bab8:	mov	w1, w21
  40babc:	bl	407b04 <ferror@plt+0x5204>
  40bac0:	adrp	x0, 418000 <ferror@plt+0x15700>
  40bac4:	add	x0, x0, #0xb92
  40bac8:	mov	w1, w19
  40bacc:	bl	407b04 <ferror@plt+0x5204>
  40bad0:	adrp	x0, 418000 <ferror@plt+0x15700>
  40bad4:	add	x0, x0, #0xb9a
  40bad8:	mov	x1, x20
  40badc:	bl	407b04 <ferror@plt+0x5204>
  40bae0:	add	x0, sp, #0x8
  40bae4:	bl	408d4c <ferror@plt+0x644c>
  40bae8:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  40baec:	ldrb	w8, [x8, #3632]
  40baf0:	cmp	w8, #0x1
  40baf4:	b.ne	40bbac <ferror@plt+0x92ac>  // b.any
  40baf8:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  40bafc:	ldr	w8, [x8, #1644]
  40bb00:	adrp	x9, 417000 <ferror@plt+0x14700>
  40bb04:	add	x9, x9, #0x6e8
  40bb08:	ldr	x1, [x9, x24, lsl #3]
  40bb0c:	adrp	x9, 419000 <ferror@plt+0x16700>
  40bb10:	adrp	x10, 419000 <ferror@plt+0x16700>
  40bb14:	add	x9, x9, #0x5cc
  40bb18:	add	x10, x10, #0x5cb
  40bb1c:	cmp	w8, #0x0
  40bb20:	csel	x0, x10, x9, eq  // eq = none
  40bb24:	bl	407b04 <ferror@plt+0x5204>
  40bb28:	ldp	x8, x9, [x29, #-160]
  40bb2c:	adrp	x10, 419000 <ferror@plt+0x16700>
  40bb30:	adrp	x11, 419000 <ferror@plt+0x16700>
  40bb34:	add	x10, x10, #0x5df
  40bb38:	add	x11, x11, #0xe4
  40bb3c:	adrp	x12, 419000 <ferror@plt+0x16700>
  40bb40:	cmp	x9, #0x0
  40bb44:	add	x12, x12, #0x37b
  40bb48:	csel	x9, x11, x10, eq  // eq = none
  40bb4c:	cmp	x8, #0x0
  40bb50:	adrp	x0, 419000 <ferror@plt+0x16700>
  40bb54:	csel	x1, x9, x12, eq  // eq = none
  40bb58:	add	x0, x0, #0x5d5
  40bb5c:	bl	407b04 <ferror@plt+0x5204>
  40bb60:	ldur	x8, [x29, #-144]
  40bb64:	adrp	x0, 419000 <ferror@plt+0x16700>
  40bb68:	add	x0, x0, #0x5e4
  40bb6c:	ldr	w1, [x8, #4]
  40bb70:	bl	407b04 <ferror@plt+0x5204>
  40bb74:	ldr	x8, [sp, #800]
  40bb78:	cbz	x8, 40bb88 <ferror@plt+0x9288>
  40bb7c:	adrp	x0, 419000 <ferror@plt+0x16700>
  40bb80:	add	x0, x0, #0x5ee
  40bb84:	bl	407b04 <ferror@plt+0x5204>
  40bb88:	ldr	x8, [sp, #728]
  40bb8c:	cbz	x8, 40bbac <ferror@plt+0x92ac>
  40bb90:	ldr	x8, [sp, #752]
  40bb94:	ldr	x9, [sp, #760]
  40bb98:	adrp	x0, 419000 <ferror@plt+0x16700>
  40bb9c:	add	x0, x0, #0x5f4
  40bba0:	ldr	w1, [x8, #4]
  40bba4:	ldr	w2, [x9, #4]
  40bba8:	bl	407b04 <ferror@plt+0x5204>
  40bbac:	mov	w0, wzr
  40bbb0:	add	sp, sp, #0x420
  40bbb4:	ldp	x20, x19, [sp, #64]
  40bbb8:	ldp	x22, x21, [sp, #48]
  40bbbc:	ldp	x24, x23, [sp, #32]
  40bbc0:	ldp	x28, x25, [sp, #16]
  40bbc4:	ldp	x29, x30, [sp], #80
  40bbc8:	ret
  40bbcc:	stp	x29, x30, [sp, #-96]!
  40bbd0:	stp	x28, x27, [sp, #16]
  40bbd4:	stp	x26, x25, [sp, #32]
  40bbd8:	stp	x24, x23, [sp, #48]
  40bbdc:	stp	x22, x21, [sp, #64]
  40bbe0:	stp	x20, x19, [sp, #80]
  40bbe4:	mov	x29, sp
  40bbe8:	sub	sp, sp, #0x720
  40bbec:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  40bbf0:	adrp	x9, 437000 <stdin@@GLIBC_2.17+0x7238>
  40bbf4:	mov	w10, #0xfffffffe            	// #-2
  40bbf8:	adrp	x19, 432000 <stdin@@GLIBC_2.17+0x2238>
  40bbfc:	str	wzr, [x8, #1648]
  40bc00:	add	x8, sp, #0x10
  40bc04:	mov	w21, wzr
  40bc08:	add	x23, sp, #0x10
  40bc0c:	mov	w22, #0xc8                  	// #200
  40bc10:	adrp	x28, 42c000 <memcpy@GLIBC_2.17>
  40bc14:	add	x19, x19, #0x768
  40bc18:	str	w10, [x9, #1652]
  40bc1c:	str	x8, [sp, #8]
  40bc20:	sub	x24, x29, #0xd0
  40bc24:	sub	x27, x29, #0xd0
  40bc28:	add	x8, x27, x22
  40bc2c:	sub	x8, x8, #0x1
  40bc30:	cmp	x8, x24
  40bc34:	strb	w21, [x24]
  40bc38:	b.hi	40bcdc <ferror@plt+0x93dc>  // b.pmore
  40bc3c:	mov	w8, #0x270f                	// #9999
  40bc40:	cmp	x22, x8
  40bc44:	b.gt	40c618 <ferror@plt+0x9d18>
  40bc48:	lsl	x8, x22, #1
  40bc4c:	mov	w9, #0x2710                	// #10000
  40bc50:	cmp	x8, x9
  40bc54:	csel	x22, x8, x9, lt  // lt = tstop
  40bc58:	add	x8, x22, x22, lsl #3
  40bc5c:	add	x0, x8, #0x7
  40bc60:	bl	402400 <malloc@plt>
  40bc64:	cbz	x0, 40c618 <ferror@plt+0x9d18>
  40bc68:	sub	x20, x24, x27
  40bc6c:	add	x23, x20, #0x1
  40bc70:	mov	x1, x27
  40bc74:	mov	x2, x23
  40bc78:	mov	x25, x0
  40bc7c:	bl	402220 <memcpy@plt>
  40bc80:	add	x8, x22, #0x7
  40bc84:	add	x9, x22, #0xe
  40bc88:	cmp	x8, #0x0
  40bc8c:	csel	x8, x9, x8, lt  // lt = tstop
  40bc90:	ldr	x1, [sp, #8]
  40bc94:	and	x8, x8, #0xfffffffffffffff8
  40bc98:	add	x26, x25, x8
  40bc9c:	lsl	x2, x23, #3
  40bca0:	mov	x0, x26
  40bca4:	bl	402220 <memcpy@plt>
  40bca8:	sub	x8, x29, #0xd0
  40bcac:	cmp	x27, x8
  40bcb0:	b.eq	40bcbc <ferror@plt+0x93bc>  // b.none
  40bcb4:	mov	x0, x27
  40bcb8:	bl	402650 <free@plt>
  40bcbc:	add	x8, x25, x22
  40bcc0:	add	x24, x25, x20
  40bcc4:	sub	x8, x8, #0x1
  40bcc8:	cmp	x8, x24
  40bccc:	b.ls	40c69c <ferror@plt+0x9d9c>  // b.plast
  40bcd0:	add	x23, x26, x20, lsl #3
  40bcd4:	mov	x27, x25
  40bcd8:	str	x26, [sp, #8]
  40bcdc:	cmp	w21, #0x23
  40bce0:	b.eq	40c65c <ferror@plt+0x9d5c>  // b.none
  40bce4:	mov	x8, #0x6820                	// #26656
  40bce8:	movk	x8, #0xffca, lsl #32
  40bcec:	movk	x8, #0xfff, lsl #48
  40bcf0:	lsr	x8, x8, x21
  40bcf4:	sxtw	x26, w21
  40bcf8:	adrp	x20, 432000 <stdin@@GLIBC_2.17+0x2238>
  40bcfc:	adrp	x21, 432000 <stdin@@GLIBC_2.17+0x2238>
  40bd00:	tbnz	w8, #0, 40bf20 <ferror@plt+0x9620>
  40bd04:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  40bd08:	ldr	w8, [x8, #1652]
  40bd0c:	cmn	w8, #0x2
  40bd10:	b.ne	40be90 <ferror@plt+0x9590>  // b.any
  40bd14:	ldr	x8, [x28, #1312]
  40bd18:	ldrb	w9, [x8]
  40bd1c:	adrp	x25, 432000 <stdin@@GLIBC_2.17+0x2238>
  40bd20:	cbnz	w9, 40bdec <ferror@plt+0x94ec>
  40bd24:	b	40bd34 <ferror@plt+0x9434>
  40bd28:	mov	x8, x19
  40bd2c:	str	x19, [x28, #1312]
  40bd30:	cbnz	w9, 40bdec <ferror@plt+0x94ec>
  40bd34:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x2238>
  40bd38:	ldrsw	x9, [x20, #2920]
  40bd3c:	ldr	w8, [x8, #1872]
  40bd40:	str	xzr, [x28, #1312]
  40bd44:	cmp	w9, w8
  40bd48:	b.ge	40bd70 <ferror@plt+0x9470>  // b.tcont
  40bd4c:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x2238>
  40bd50:	ldr	x8, [x8, #1880]
  40bd54:	ldr	x8, [x8, x9, lsl #3]
  40bd58:	add	w9, w9, #0x1
  40bd5c:	str	w9, [x20, #2920]
  40bd60:	str	x8, [x28, #1312]
  40bd64:	ldrb	w9, [x8]
  40bd68:	cbz	w9, 40bd34 <ferror@plt+0x9434>
  40bd6c:	b	40bdec <ferror@plt+0x94ec>
  40bd70:	ldr	x2, [x21, #1888]
  40bd74:	cbz	x2, 40be84 <ferror@plt+0x9584>
  40bd78:	mov	w1, #0x400                 	// #1024
  40bd7c:	mov	x0, x19
  40bd80:	bl	4028d0 <fgets@plt>
  40bd84:	cbz	x0, 40be84 <ferror@plt+0x9584>
  40bd88:	mov	w1, #0x400                 	// #1024
  40bd8c:	mov	x0, x19
  40bd90:	bl	4022a0 <strnlen@plt>
  40bd94:	cbz	x0, 40c6a4 <ferror@plt+0x9da4>
  40bd98:	cmp	x0, #0x3ff
  40bd9c:	b.cs	40c6bc <ferror@plt+0x9dbc>  // b.hs, b.nlast
  40bda0:	sub	x8, x0, #0x1
  40bda4:	ldrb	w9, [x19, x8]
  40bda8:	cmp	w9, #0xa
  40bdac:	b.ne	40bdb4 <ferror@plt+0x94b4>  // b.any
  40bdb0:	strb	wzr, [x19, x8]
  40bdb4:	ldrb	w9, [x25, #1896]
  40bdb8:	cmp	w9, #0x23
  40bdbc:	b.eq	40bdc8 <ferror@plt+0x94c8>  // b.none
  40bdc0:	cmp	w9, #0x30
  40bdc4:	b.ne	40bd28 <ferror@plt+0x9428>  // b.any
  40bdc8:	ldr	x8, [x28, #1312]
  40bdcc:	cbnz	x8, 40bd64 <ferror@plt+0x9464>
  40bdd0:	ldr	x2, [x21, #1888]
  40bdd4:	mov	w1, #0x400                 	// #1024
  40bdd8:	mov	x0, x19
  40bddc:	bl	4028d0 <fgets@plt>
  40bde0:	cbnz	x0, 40bd88 <ferror@plt+0x9488>
  40bde4:	b	40be84 <ferror@plt+0x9584>
  40bde8:	ldrb	w9, [x8, #1]!
  40bdec:	and	w10, w9, #0xff
  40bdf0:	cmp	w10, #0x9
  40bdf4:	b.eq	40bde8 <ferror@plt+0x94e8>  // b.none
  40bdf8:	cmp	w10, #0x20
  40bdfc:	b.eq	40bde8 <ferror@plt+0x94e8>  // b.none
  40be00:	cbnz	w10, 40be0c <ferror@plt+0x950c>
  40be04:	mov	x25, xzr
  40be08:	b	40be78 <ferror@plt+0x9578>
  40be0c:	mov	x25, x8
  40be10:	b	40be24 <ferror@plt+0x9524>
  40be14:	ldrb	w9, [x8, #1]!
  40be18:	add	x25, x25, #0x1
  40be1c:	cbz	w9, 40bfb4 <ferror@plt+0x96b4>
  40be20:	ldrb	w9, [x8, #1]!
  40be24:	and	w9, w9, #0xff
  40be28:	cmp	w9, #0x5b
  40be2c:	b.le	40be60 <ferror@plt+0x9560>
  40be30:	cmp	w9, #0x5c
  40be34:	b.ne	40be20 <ferror@plt+0x9520>  // b.any
  40be38:	cmp	x8, x25
  40be3c:	b.eq	40be14 <ferror@plt+0x9514>  // b.none
  40be40:	mov	x10, x8
  40be44:	mov	x9, x8
  40be48:	ldrb	w11, [x9, #-1]!
  40be4c:	cmp	x25, x9
  40be50:	strb	w11, [x10]
  40be54:	mov	x10, x9
  40be58:	b.ne	40be48 <ferror@plt+0x9548>  // b.any
  40be5c:	b	40be14 <ferror@plt+0x9514>
  40be60:	cbz	w9, 40be78 <ferror@plt+0x9578>
  40be64:	cmp	w9, #0x9
  40be68:	b.eq	40be74 <ferror@plt+0x9574>  // b.none
  40be6c:	cmp	w9, #0x20
  40be70:	b.ne	40be20 <ferror@plt+0x9520>  // b.any
  40be74:	strb	wzr, [x8], #1
  40be78:	str	x8, [x28, #1312]
  40be7c:	cbz	x25, 40bd18 <ferror@plt+0x9418>
  40be80:	b	40bfb8 <ferror@plt+0x96b8>
  40be84:	mov	w8, wzr
  40be88:	adrp	x9, 437000 <stdin@@GLIBC_2.17+0x7238>
  40be8c:	str	w8, [x9, #1652]
  40be90:	adrp	x9, 419000 <ferror@plt+0x16700>
  40be94:	add	x9, x9, #0x690
  40be98:	ldrsb	w9, [x9, x26]
  40be9c:	cmp	w8, #0x0
  40bea0:	b.le	40bebc <ferror@plt+0x95bc>
  40bea4:	cmp	w8, #0x10e
  40bea8:	b.gt	40becc <ferror@plt+0x95cc>
  40beac:	adrp	x10, 419000 <ferror@plt+0x16700>
  40beb0:	add	x10, x10, #0x6cc
  40beb4:	ldrsb	w8, [x10, w8, uxtw]
  40beb8:	b	40bed0 <ferror@plt+0x95d0>
  40bebc:	adrp	x10, 437000 <stdin@@GLIBC_2.17+0x7238>
  40bec0:	mov	w8, wzr
  40bec4:	str	wzr, [x10, #1652]
  40bec8:	b	40bed0 <ferror@plt+0x95d0>
  40becc:	mov	w8, #0x2                   	// #2
  40bed0:	add	w9, w8, w9
  40bed4:	cmp	w9, #0x54
  40bed8:	b.hi	40bf20 <ferror@plt+0x9620>  // b.pmore
  40bedc:	adrp	x10, 419000 <ferror@plt+0x16700>
  40bee0:	add	x10, x10, #0x7db
  40bee4:	ldrsb	w10, [x10, x9]
  40bee8:	cmp	w8, w10
  40beec:	b.ne	40bf20 <ferror@plt+0x9620>  // b.any
  40bef0:	adrp	x8, 419000 <ferror@plt+0x16700>
  40bef4:	add	x8, x8, #0x830
  40bef8:	ldrsb	w21, [x8, x9]
  40befc:	cmp	w21, #0x0
  40bf00:	b.le	40c280 <ferror@plt+0x9980>
  40bf04:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  40bf08:	ldr	x8, [x8, #1656]
  40bf0c:	mov	w9, #0xfffffffe            	// #-2
  40bf10:	str	x8, [x23, #8]!
  40bf14:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  40bf18:	str	w9, [x8, #1652]
  40bf1c:	b	40c53c <ferror@plt+0x9c3c>
  40bf20:	mov	x8, #0x8700                	// #34560
  40bf24:	movk	x8, #0xffff, lsl #16
  40bf28:	movk	x8, #0x35, lsl #32
  40bf2c:	lsr	x8, x8, x26
  40bf30:	tbnz	w8, #0, 40c628 <ferror@plt+0x9d28>
  40bf34:	adrp	x8, 419000 <ferror@plt+0x16700>
  40bf38:	add	x8, x8, #0x885
  40bf3c:	ldrsb	w8, [x8, x26]
  40bf40:	adrp	x9, 419000 <ferror@plt+0x16700>
  40bf44:	sxtw	x26, w8
  40bf48:	add	x9, x9, #0x8cd
  40bf4c:	ldrsb	x21, [x9, x26]
  40bf50:	mov	w9, #0x1                   	// #1
  40bf54:	sub	w8, w8, #0x2
  40bf58:	cmp	w8, #0x1d
  40bf5c:	sub	x9, x9, x21
  40bf60:	ldr	x0, [x23, x9, lsl #3]
  40bf64:	b.hi	40c4cc <ferror@plt+0x9bcc>  // b.pmore
  40bf68:	adrp	x11, 419000 <ferror@plt+0x16700>
  40bf6c:	add	x11, x11, #0x654
  40bf70:	adr	x9, 40bf80 <ferror@plt+0x9680>
  40bf74:	ldrh	w10, [x11, x8, lsl #1]
  40bf78:	add	x9, x9, x10, lsl #2
  40bf7c:	br	x9
  40bf80:	ldr	x20, [x23]
  40bf84:	mov	w0, #0x18                  	// #24
  40bf88:	bl	402400 <malloc@plt>
  40bf8c:	cbz	x0, 40c6e0 <ferror@plt+0x9de0>
  40bf90:	str	wzr, [x0]
  40bf94:	str	x20, [x0, #16]
  40bf98:	b	40c4c8 <ferror@plt+0x9bc8>
  40bf9c:	ldr	x20, [x23]
  40bfa0:	mov	w0, #0x18                  	// #24
  40bfa4:	bl	402400 <malloc@plt>
  40bfa8:	cbz	x0, 40c6e0 <ferror@plt+0x9de0>
  40bfac:	mov	w8, #0x1                   	// #1
  40bfb0:	b	40c484 <ferror@plt+0x9b84>
  40bfb4:	str	x8, [x28, #1312]
  40bfb8:	adrp	x1, 419000 <ferror@plt+0x16700>
  40bfbc:	mov	x0, x25
  40bfc0:	add	x1, x1, #0x98b
  40bfc4:	bl	4025e0 <strcmp@plt>
  40bfc8:	cbz	w0, 40c288 <ferror@plt+0x9988>
  40bfcc:	adrp	x1, 419000 <ferror@plt+0x16700>
  40bfd0:	mov	x0, x25
  40bfd4:	add	x1, x1, #0x98d
  40bfd8:	bl	4025e0 <strcmp@plt>
  40bfdc:	cbz	w0, 40c288 <ferror@plt+0x9988>
  40bfe0:	adrp	x1, 419000 <ferror@plt+0x16700>
  40bfe4:	mov	x0, x25
  40bfe8:	add	x1, x1, #0x992
  40bfec:	bl	4025e0 <strcmp@plt>
  40bff0:	cbz	w0, 40c544 <ferror@plt+0x9c44>
  40bff4:	adrp	x1, 419000 <ferror@plt+0x16700>
  40bff8:	mov	x0, x25
  40bffc:	add	x1, x1, #0x991
  40c000:	bl	4025e0 <strcmp@plt>
  40c004:	cbz	w0, 40c544 <ferror@plt+0x9c44>
  40c008:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c00c:	mov	x0, x25
  40c010:	add	x1, x1, #0x994
  40c014:	bl	4025e0 <strcmp@plt>
  40c018:	cbz	w0, 40c544 <ferror@plt+0x9c44>
  40c01c:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c020:	mov	x0, x25
  40c024:	add	x1, x1, #0x999
  40c028:	bl	4025e0 <strcmp@plt>
  40c02c:	cbz	w0, 40c54c <ferror@plt+0x9c4c>
  40c030:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c034:	mov	x0, x25
  40c038:	add	x1, x1, #0x998
  40c03c:	bl	4025e0 <strcmp@plt>
  40c040:	cbz	w0, 40c54c <ferror@plt+0x9c4c>
  40c044:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40c048:	mov	x0, x25
  40c04c:	add	x1, x1, #0x44a
  40c050:	bl	4025e0 <strcmp@plt>
  40c054:	cbz	w0, 40c54c <ferror@plt+0x9c4c>
  40c058:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c05c:	mov	x0, x25
  40c060:	add	x1, x1, #0x302
  40c064:	bl	4025e0 <strcmp@plt>
  40c068:	cbz	w0, 40c554 <ferror@plt+0x9c54>
  40c06c:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c070:	mov	x0, x25
  40c074:	add	x1, x1, #0x1cb
  40c078:	bl	4025e0 <strcmp@plt>
  40c07c:	cbz	w0, 40c55c <ferror@plt+0x9c5c>
  40c080:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c084:	mov	x0, x25
  40c088:	add	x1, x1, #0x99b
  40c08c:	bl	4025e0 <strcmp@plt>
  40c090:	cbz	w0, 40c564 <ferror@plt+0x9c64>
  40c094:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c098:	mov	x0, x25
  40c09c:	add	x1, x1, #0x99f
  40c0a0:	bl	4025e0 <strcmp@plt>
  40c0a4:	cbz	w0, 40c56c <ferror@plt+0x9c6c>
  40c0a8:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c0ac:	mov	x0, x25
  40c0b0:	add	x1, x1, #0x9a3
  40c0b4:	bl	4025e0 <strcmp@plt>
  40c0b8:	cbz	w0, 40c574 <ferror@plt+0x9c74>
  40c0bc:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c0c0:	mov	x0, x25
  40c0c4:	add	x1, x1, #0x9a9
  40c0c8:	bl	4025e0 <strcmp@plt>
  40c0cc:	cbz	w0, 40c57c <ferror@plt+0x9c7c>
  40c0d0:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c0d4:	mov	x0, x25
  40c0d8:	add	x1, x1, #0x1b7
  40c0dc:	bl	4025e0 <strcmp@plt>
  40c0e0:	cbz	w0, 40c584 <ferror@plt+0x9c84>
  40c0e4:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c0e8:	mov	x0, x25
  40c0ec:	add	x1, x1, #0x9af
  40c0f0:	bl	4025e0 <strcmp@plt>
  40c0f4:	cbz	w0, 40c594 <ferror@plt+0x9c94>
  40c0f8:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c0fc:	mov	x0, x25
  40c100:	add	x1, x1, #0x9b6
  40c104:	bl	4025e0 <strcmp@plt>
  40c108:	cbz	w0, 40c58c <ferror@plt+0x9c8c>
  40c10c:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c110:	mov	x0, x25
  40c114:	add	x1, x1, #0xe1f
  40c118:	bl	4025e0 <strcmp@plt>
  40c11c:	cbz	w0, 40c58c <ferror@plt+0x9c8c>
  40c120:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c124:	mov	x0, x25
  40c128:	add	x1, x1, #0x9b9
  40c12c:	bl	4025e0 <strcmp@plt>
  40c130:	cbz	w0, 40c58c <ferror@plt+0x9c8c>
  40c134:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c138:	mov	x0, x25
  40c13c:	add	x1, x1, #0x9bd
  40c140:	bl	4025e0 <strcmp@plt>
  40c144:	cbz	w0, 40c5a4 <ferror@plt+0x9ca4>
  40c148:	adrp	x1, 417000 <ferror@plt+0x14700>
  40c14c:	mov	x0, x25
  40c150:	add	x1, x1, #0xa77
  40c154:	bl	4025e0 <strcmp@plt>
  40c158:	cbz	w0, 40c5a4 <ferror@plt+0x9ca4>
  40c15c:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c160:	mov	x0, x25
  40c164:	add	x1, x1, #0x9c0
  40c168:	bl	4025e0 <strcmp@plt>
  40c16c:	cbz	w0, 40c5a4 <ferror@plt+0x9ca4>
  40c170:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c174:	mov	x0, x25
  40c178:	add	x1, x1, #0x9c4
  40c17c:	bl	4025e0 <strcmp@plt>
  40c180:	cbz	w0, 40c5ac <ferror@plt+0x9cac>
  40c184:	adrp	x1, 417000 <ferror@plt+0x14700>
  40c188:	mov	x0, x25
  40c18c:	add	x1, x1, #0xa5a
  40c190:	bl	4025e0 <strcmp@plt>
  40c194:	cbz	w0, 40c5ac <ferror@plt+0x9cac>
  40c198:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c19c:	mov	x0, x25
  40c1a0:	add	x1, x1, #0x9c7
  40c1a4:	bl	4025e0 <strcmp@plt>
  40c1a8:	cbz	w0, 40c5ac <ferror@plt+0x9cac>
  40c1ac:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c1b0:	mov	x0, x25
  40c1b4:	add	x1, x1, #0x9c5
  40c1b8:	bl	4025e0 <strcmp@plt>
  40c1bc:	cbz	w0, 40c5b4 <ferror@plt+0x9cb4>
  40c1c0:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c1c4:	mov	x0, x25
  40c1c8:	add	x1, x1, #0x9cb
  40c1cc:	bl	4025e0 <strcmp@plt>
  40c1d0:	cbz	w0, 40c5b4 <ferror@plt+0x9cb4>
  40c1d4:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c1d8:	mov	x0, x25
  40c1dc:	add	x1, x1, #0x9ba
  40c1e0:	bl	4025e0 <strcmp@plt>
  40c1e4:	cbz	w0, 40c5b4 <ferror@plt+0x9cb4>
  40c1e8:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c1ec:	mov	x0, x25
  40c1f0:	add	x1, x1, #0x9ce
  40c1f4:	bl	4025e0 <strcmp@plt>
  40c1f8:	cbz	w0, 40c5bc <ferror@plt+0x9cbc>
  40c1fc:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c200:	mov	x0, x25
  40c204:	add	x1, x1, #0x9d0
  40c208:	bl	4025e0 <strcmp@plt>
  40c20c:	cbz	w0, 40c5bc <ferror@plt+0x9cbc>
  40c210:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c214:	mov	x0, x25
  40c218:	add	x1, x1, #0x9d3
  40c21c:	bl	4025e0 <strcmp@plt>
  40c220:	cbz	w0, 40c5c4 <ferror@plt+0x9cc4>
  40c224:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c228:	mov	x0, x25
  40c22c:	add	x1, x1, #0xf19
  40c230:	bl	4025e0 <strcmp@plt>
  40c234:	cbz	w0, 40c5c4 <ferror@plt+0x9cc4>
  40c238:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c23c:	mov	x0, x25
  40c240:	add	x1, x1, #0x9d5
  40c244:	bl	4025e0 <strcmp@plt>
  40c248:	cbz	w0, 40c5cc <ferror@plt+0x9ccc>
  40c24c:	adrp	x8, 42c000 <memcpy@GLIBC_2.17>
  40c250:	ldr	w8, [x8, #1320]
  40c254:	cmp	w8, #0x10e
  40c258:	b.eq	40c5d4 <ferror@plt+0x9cd4>  // b.none
  40c25c:	cmp	w8, #0x10c
  40c260:	b.ne	40c5f0 <ferror@plt+0x9cf0>  // b.any
  40c264:	mov	x0, x25
  40c268:	bl	402a1c <ferror@plt+0x11c>
  40c26c:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  40c270:	str	x0, [x8, #1656]
  40c274:	cbz	x0, 40c6e4 <ferror@plt+0x9de4>
  40c278:	mov	w8, #0x10b                 	// #267
  40c27c:	b	40be88 <ferror@plt+0x9588>
  40c280:	neg	w8, w21
  40c284:	b	40bf40 <ferror@plt+0x9640>
  40c288:	mov	w8, #0x21                  	// #33
  40c28c:	b	40be88 <ferror@plt+0x9588>
  40c290:	ldr	x20, [x23]
  40c294:	mov	w0, #0x18                  	// #24
  40c298:	bl	402400 <malloc@plt>
  40c29c:	cbz	x0, 40c6e0 <ferror@plt+0x9de0>
  40c2a0:	mov	x25, x0
  40c2a4:	mov	w8, #0x8                   	// #8
  40c2a8:	b	40c4a8 <ferror@plt+0x9ba8>
  40c2ac:	ldr	x20, [x23]
  40c2b0:	mov	w0, #0x18                  	// #24
  40c2b4:	bl	402400 <malloc@plt>
  40c2b8:	cbz	x0, 40c6e0 <ferror@plt+0x9de0>
  40c2bc:	mov	x25, x0
  40c2c0:	mov	w8, #0x6                   	// #6
  40c2c4:	b	40c4a8 <ferror@plt+0x9ba8>
  40c2c8:	ldr	x20, [x23]
  40c2cc:	mov	w0, #0x18                  	// #24
  40c2d0:	bl	402400 <malloc@plt>
  40c2d4:	cbz	x0, 40c6e0 <ferror@plt+0x9de0>
  40c2d8:	mov	w8, #0xa                   	// #10
  40c2dc:	b	40c484 <ferror@plt+0x9b84>
  40c2e0:	mov	w0, #0x18                  	// #24
  40c2e4:	bl	402400 <malloc@plt>
  40c2e8:	cbz	x0, 40c6e0 <ferror@plt+0x9de0>
  40c2ec:	mov	w8, #0x9                   	// #9
  40c2f0:	str	w8, [x0]
  40c2f4:	str	xzr, [x0, #16]
  40c2f8:	b	40c4c8 <ferror@plt+0x9bc8>
  40c2fc:	ldr	x20, [x23]
  40c300:	mov	w0, #0x18                  	// #24
  40c304:	bl	402400 <malloc@plt>
  40c308:	cbz	x0, 40c6e0 <ferror@plt+0x9de0>
  40c30c:	mov	w8, #0xb                   	// #11
  40c310:	b	40c484 <ferror@plt+0x9b84>
  40c314:	ldur	x20, [x23, #-16]
  40c318:	mov	w0, #0x18                  	// #24
  40c31c:	bl	402400 <malloc@plt>
  40c320:	cbz	x0, 40c6e0 <ferror@plt+0x9de0>
  40c324:	mov	w8, #0x2                   	// #2
  40c328:	b	40c3d0 <ferror@plt+0x9ad0>
  40c32c:	ldur	x20, [x23, #-8]
  40c330:	b	40c3c0 <ferror@plt+0x9ac0>
  40c334:	ldr	x20, [x23]
  40c338:	mov	w0, #0x18                  	// #24
  40c33c:	bl	402400 <malloc@plt>
  40c340:	cbz	x0, 40c6e0 <ferror@plt+0x9de0>
  40c344:	mov	w8, #0x6                   	// #6
  40c348:	b	40c484 <ferror@plt+0x9b84>
  40c34c:	ldr	x20, [x23]
  40c350:	mov	w0, #0x18                  	// #24
  40c354:	bl	402400 <malloc@plt>
  40c358:	cbz	x0, 40c6e0 <ferror@plt+0x9de0>
  40c35c:	mov	x25, x0
  40c360:	mov	w8, #0x7                   	// #7
  40c364:	b	40c4a8 <ferror@plt+0x9ba8>
  40c368:	ldr	x20, [x23]
  40c36c:	mov	w0, #0x18                  	// #24
  40c370:	bl	402400 <malloc@plt>
  40c374:	cbz	x0, 40c6e0 <ferror@plt+0x9de0>
  40c378:	mov	x25, x0
  40c37c:	mov	w8, #0xa                   	// #10
  40c380:	b	40c4a8 <ferror@plt+0x9ba8>
  40c384:	adrp	x9, 432000 <stdin@@GLIBC_2.17+0x2238>
  40c388:	ldr	x8, [x23]
  40c38c:	ldr	x9, [x9, #1864]
  40c390:	str	x8, [x9]
  40c394:	ldr	x0, [x23]
  40c398:	b	40c4cc <ferror@plt+0x9bcc>
  40c39c:	ldur	x0, [x23, #-8]
  40c3a0:	b	40c4cc <ferror@plt+0x9bcc>
  40c3a4:	ldr	x20, [x23]
  40c3a8:	mov	w0, #0x18                  	// #24
  40c3ac:	bl	402400 <malloc@plt>
  40c3b0:	cbz	x0, 40c6e0 <ferror@plt+0x9de0>
  40c3b4:	mov	w8, #0x5                   	// #5
  40c3b8:	b	40c484 <ferror@plt+0x9b84>
  40c3bc:	ldur	x20, [x23, #-16]
  40c3c0:	mov	w0, #0x18                  	// #24
  40c3c4:	bl	402400 <malloc@plt>
  40c3c8:	cbz	x0, 40c6e0 <ferror@plt+0x9de0>
  40c3cc:	mov	w8, #0x3                   	// #3
  40c3d0:	ldr	x9, [x23]
  40c3d4:	str	w8, [x0]
  40c3d8:	stp	xzr, x20, [x0, #8]
  40c3dc:	str	x9, [x0, #8]
  40c3e0:	b	40c4cc <ferror@plt+0x9bcc>
  40c3e4:	ldr	x20, [x23]
  40c3e8:	mov	w0, #0x18                  	// #24
  40c3ec:	bl	402400 <malloc@plt>
  40c3f0:	cbz	x0, 40c6e0 <ferror@plt+0x9de0>
  40c3f4:	mov	x25, x0
  40c3f8:	mov	w8, #0xb                   	// #11
  40c3fc:	b	40c4a8 <ferror@plt+0x9ba8>
  40c400:	mov	x0, xzr
  40c404:	b	40c4cc <ferror@plt+0x9bcc>
  40c408:	ldr	x20, [x23]
  40c40c:	mov	w0, #0x18                  	// #24
  40c410:	bl	402400 <malloc@plt>
  40c414:	cbz	x0, 40c6e0 <ferror@plt+0x9de0>
  40c418:	mov	w8, #0x4                   	// #4
  40c41c:	b	40c484 <ferror@plt+0x9b84>
  40c420:	ldr	x20, [x23]
  40c424:	mov	w0, #0x18                  	// #24
  40c428:	bl	402400 <malloc@plt>
  40c42c:	cbz	x0, 40c6e0 <ferror@plt+0x9de0>
  40c430:	mov	x25, x0
  40c434:	mov	w8, #0x5                   	// #5
  40c438:	b	40c4a8 <ferror@plt+0x9ba8>
  40c43c:	ldr	x20, [x23]
  40c440:	mov	w0, #0x18                  	// #24
  40c444:	bl	402400 <malloc@plt>
  40c448:	cbz	x0, 40c6e0 <ferror@plt+0x9de0>
  40c44c:	mov	x25, x0
  40c450:	str	wzr, [x0]
  40c454:	b	40c4ac <ferror@plt+0x9bac>
  40c458:	ldr	x20, [x23]
  40c45c:	mov	w0, #0x18                  	// #24
  40c460:	bl	402400 <malloc@plt>
  40c464:	cbz	x0, 40c6e0 <ferror@plt+0x9de0>
  40c468:	mov	w8, #0x8                   	// #8
  40c46c:	b	40c484 <ferror@plt+0x9b84>
  40c470:	ldr	x20, [x23]
  40c474:	mov	w0, #0x18                  	// #24
  40c478:	bl	402400 <malloc@plt>
  40c47c:	cbz	x0, 40c6e0 <ferror@plt+0x9de0>
  40c480:	mov	w8, #0x7                   	// #7
  40c484:	str	w8, [x0]
  40c488:	str	x20, [x0, #16]
  40c48c:	b	40c4c8 <ferror@plt+0x9bc8>
  40c490:	ldr	x20, [x23]
  40c494:	mov	w0, #0x18                  	// #24
  40c498:	bl	402400 <malloc@plt>
  40c49c:	cbz	x0, 40c6e0 <ferror@plt+0x9de0>
  40c4a0:	mov	x25, x0
  40c4a4:	mov	w8, #0x1                   	// #1
  40c4a8:	str	w8, [x25]
  40c4ac:	mov	w0, #0x18                  	// #24
  40c4b0:	stp	xzr, x20, [x25, #8]
  40c4b4:	bl	402400 <malloc@plt>
  40c4b8:	cbz	x0, 40c6e0 <ferror@plt+0x9de0>
  40c4bc:	mov	w8, #0x4                   	// #4
  40c4c0:	str	w8, [x0]
  40c4c4:	str	x25, [x0, #16]
  40c4c8:	str	xzr, [x0, #8]
  40c4cc:	adrp	x8, 419000 <ferror@plt+0x16700>
  40c4d0:	add	x8, x8, #0x8ed
  40c4d4:	ldrsb	x8, [x8, x26]
  40c4d8:	sub	x23, x23, x21, lsl #3
  40c4dc:	adrp	x9, 419000 <ferror@plt+0x16700>
  40c4e0:	sub	x24, x24, x21
  40c4e4:	str	x0, [x23, #8]!
  40c4e8:	sub	x8, x8, #0x18
  40c4ec:	add	x9, x9, #0x8c1
  40c4f0:	ldrsb	w9, [x9, x8]
  40c4f4:	ldrsb	w10, [x24]
  40c4f8:	add	w9, w10, w9
  40c4fc:	cmp	w9, #0x54
  40c500:	b.hi	40c52c <ferror@plt+0x9c2c>  // b.pmore
  40c504:	adrp	x11, 419000 <ferror@plt+0x16700>
  40c508:	add	x11, x11, #0x7db
  40c50c:	ldrb	w11, [x11, x9]
  40c510:	and	w10, w10, #0xff
  40c514:	cmp	w11, w10
  40c518:	b.ne	40c52c <ferror@plt+0x9c2c>  // b.any
  40c51c:	adrp	x8, 419000 <ferror@plt+0x16700>
  40c520:	add	x8, x8, #0x830
  40c524:	add	x8, x8, x9
  40c528:	b	40c538 <ferror@plt+0x9c38>
  40c52c:	adrp	x9, 419000 <ferror@plt+0x16700>
  40c530:	add	x9, x9, #0x8c7
  40c534:	add	x8, x9, x8
  40c538:	ldrsb	w21, [x8]
  40c53c:	add	x24, x24, #0x1
  40c540:	b	40bc28 <ferror@plt+0x9328>
  40c544:	mov	w8, #0x26                  	// #38
  40c548:	b	40be88 <ferror@plt+0x9588>
  40c54c:	mov	w8, #0x7c                  	// #124
  40c550:	b	40be88 <ferror@plt+0x9588>
  40c554:	mov	w8, #0x28                  	// #40
  40c558:	b	40be88 <ferror@plt+0x9588>
  40c55c:	mov	w8, #0x29                  	// #41
  40c560:	b	40be88 <ferror@plt+0x9588>
  40c564:	mov	w8, #0x103                 	// #259
  40c568:	b	40c598 <ferror@plt+0x9c98>
  40c56c:	mov	w8, #0x104                 	// #260
  40c570:	b	40c598 <ferror@plt+0x9c98>
  40c574:	mov	w8, #0x105                 	// #261
  40c578:	b	40c598 <ferror@plt+0x9c98>
  40c57c:	mov	w8, #0x106                 	// #262
  40c580:	b	40c598 <ferror@plt+0x9c98>
  40c584:	mov	w8, #0x10c                 	// #268
  40c588:	b	40c598 <ferror@plt+0x9c98>
  40c58c:	mov	w8, #0x108                 	// #264
  40c590:	b	40be88 <ferror@plt+0x9588>
  40c594:	mov	w8, #0x10e                 	// #270
  40c598:	adrp	x9, 42c000 <memcpy@GLIBC_2.17>
  40c59c:	str	w8, [x9, #1320]
  40c5a0:	b	40be88 <ferror@plt+0x9588>
  40c5a4:	mov	w8, #0x107                 	// #263
  40c5a8:	b	40be88 <ferror@plt+0x9588>
  40c5ac:	mov	w8, #0x109                 	// #265
  40c5b0:	b	40be88 <ferror@plt+0x9588>
  40c5b4:	mov	w8, #0x3d                  	// #61
  40c5b8:	b	40be88 <ferror@plt+0x9588>
  40c5bc:	mov	w8, #0x3e                  	// #62
  40c5c0:	b	40be88 <ferror@plt+0x9588>
  40c5c4:	mov	w8, #0x3c                  	// #60
  40c5c8:	b	40be88 <ferror@plt+0x9588>
  40c5cc:	mov	w8, #0x10a                 	// #266
  40c5d0:	b	40c598 <ferror@plt+0x9c98>
  40c5d4:	mov	x0, x25
  40c5d8:	bl	40344c <ferror@plt+0xb4c>
  40c5dc:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  40c5e0:	str	x0, [x8, #1656]
  40c5e4:	cbz	x0, 40c6fc <ferror@plt+0x9dfc>
  40c5e8:	mov	w8, #0x10d                 	// #269
  40c5ec:	b	40be88 <ferror@plt+0x9588>
  40c5f0:	sub	w8, w8, #0x105
  40c5f4:	cmp	w8, #0x2
  40c5f8:	cset	w1, cc  // cc = lo, ul, last
  40c5fc:	mov	x0, x25
  40c600:	bl	402b30 <ferror@plt+0x230>
  40c604:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  40c608:	str	x0, [x8, #1656]
  40c60c:	cbz	x0, 40c71c <ferror@plt+0x9e1c>
  40c610:	mov	w8, #0x102                 	// #258
  40c614:	b	40be88 <ferror@plt+0x9588>
  40c618:	adrp	x2, 419000 <ferror@plt+0x16700>
  40c61c:	mov	w19, #0x2                   	// #2
  40c620:	add	x2, x2, #0x91a
  40c624:	b	40c644 <ferror@plt+0x9d44>
  40c628:	adrp	x9, 437000 <stdin@@GLIBC_2.17+0x7238>
  40c62c:	ldr	w8, [x9, #1648]
  40c630:	adrp	x2, 419000 <ferror@plt+0x16700>
  40c634:	mov	w19, #0x1                   	// #1
  40c638:	add	x2, x2, #0x90d
  40c63c:	add	w8, w8, #0x1
  40c640:	str	w8, [x9, #1648]
  40c644:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  40c648:	ldr	x0, [x8, #3496]
  40c64c:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c650:	add	x1, x1, #0x934
  40c654:	bl	4028c0 <fprintf@plt>
  40c658:	b	40c660 <ferror@plt+0x9d60>
  40c65c:	mov	w19, wzr
  40c660:	sub	x8, x29, #0xd0
  40c664:	cmp	x27, x8
  40c668:	mov	x25, x27
  40c66c:	b.eq	40c678 <ferror@plt+0x9d78>  // b.none
  40c670:	mov	x0, x25
  40c674:	bl	402650 <free@plt>
  40c678:	mov	w0, w19
  40c67c:	add	sp, sp, #0x720
  40c680:	ldp	x20, x19, [sp, #80]
  40c684:	ldp	x22, x21, [sp, #64]
  40c688:	ldp	x24, x23, [sp, #48]
  40c68c:	ldp	x26, x25, [sp, #32]
  40c690:	ldp	x28, x27, [sp, #16]
  40c694:	ldp	x29, x30, [sp], #96
  40c698:	ret
  40c69c:	mov	w19, #0x1                   	// #1
  40c6a0:	b	40c670 <ferror@plt+0x9d70>
  40c6a4:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  40c6a8:	ldr	x3, [x8, #3496]
  40c6ac:	adrp	x0, 419000 <ferror@plt+0x16700>
  40c6b0:	add	x0, x0, #0x964
  40c6b4:	mov	w1, #0xd                   	// #13
  40c6b8:	b	40c6d0 <ferror@plt+0x9dd0>
  40c6bc:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  40c6c0:	ldr	x3, [x8, #3496]
  40c6c4:	adrp	x0, 419000 <ferror@plt+0x16700>
  40c6c8:	add	x0, x0, #0x972
  40c6cc:	mov	w1, #0x18                  	// #24
  40c6d0:	mov	w2, #0x1                   	// #1
  40c6d4:	bl	4026c0 <fwrite@plt>
  40c6d8:	mov	w0, #0xffffffff            	// #-1
  40c6dc:	bl	402260 <exit@plt>
  40c6e0:	bl	402580 <abort@plt>
  40c6e4:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  40c6e8:	ldr	x3, [x8, #3496]
  40c6ec:	adrp	x0, 419000 <ferror@plt+0x16700>
  40c6f0:	add	x0, x0, #0x9df
  40c6f4:	mov	w1, #0x15                  	// #21
  40c6f8:	b	40c730 <ferror@plt+0x9e30>
  40c6fc:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  40c700:	ldr	x0, [x8, #3496]
  40c704:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c708:	add	x1, x1, #0x9f5
  40c70c:	mov	x2, x25
  40c710:	bl	4028c0 <fprintf@plt>
  40c714:	mov	w0, #0x1                   	// #1
  40c718:	bl	402260 <exit@plt>
  40c71c:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  40c720:	ldr	x3, [x8, #3496]
  40c724:	adrp	x0, 419000 <ferror@plt+0x16700>
  40c728:	add	x0, x0, #0xa0c
  40c72c:	mov	w1, #0x1e                  	// #30
  40c730:	mov	w2, #0x1                   	// #1
  40c734:	bl	4026c0 <fwrite@plt>
  40c738:	mov	w0, #0x1                   	// #1
  40c73c:	bl	402260 <exit@plt>
  40c740:	stp	x29, x30, [sp, #-16]!
  40c744:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x2238>
  40c748:	adrp	x9, 432000 <stdin@@GLIBC_2.17+0x2238>
  40c74c:	adrp	x10, 432000 <stdin@@GLIBC_2.17+0x2238>
  40c750:	adrp	x11, 432000 <stdin@@GLIBC_2.17+0x2238>
  40c754:	mov	x29, sp
  40c758:	str	w1, [x8, #1872]
  40c75c:	str	x2, [x9, #1880]
  40c760:	str	x3, [x10, #1888]
  40c764:	str	x0, [x11, #1864]
  40c768:	bl	40bbcc <ferror@plt+0x92cc>
  40c76c:	cbnz	w0, 40c778 <ferror@plt+0x9e78>
  40c770:	ldp	x29, x30, [sp], #16
  40c774:	ret
  40c778:	adrp	x8, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  40c77c:	ldr	x3, [x8, #3496]
  40c780:	adrp	x0, 419000 <ferror@plt+0x16700>
  40c784:	add	x0, x0, #0x92b
  40c788:	mov	w1, #0x8                   	// #8
  40c78c:	mov	w2, #0x1                   	// #1
  40c790:	bl	4026c0 <fwrite@plt>
  40c794:	mov	w0, #0xffffffff            	// #-1
  40c798:	ldp	x29, x30, [sp], #16
  40c79c:	ret
  40c7a0:	sub	sp, sp, #0x110
  40c7a4:	stp	x20, x19, [sp, #256]
  40c7a8:	mov	x19, x2
  40c7ac:	mov	x20, x1
  40c7b0:	adrp	x2, 419000 <ferror@plt+0x16700>
  40c7b4:	mov	x3, x0
  40c7b8:	add	x2, x2, #0xaff
  40c7bc:	add	x0, sp, #0x60
  40c7c0:	mov	w1, #0x80                  	// #128
  40c7c4:	mov	x4, x20
  40c7c8:	stp	x29, x30, [sp, #224]
  40c7cc:	stp	x28, x21, [sp, #240]
  40c7d0:	add	x29, sp, #0xe0
  40c7d4:	bl	4023a0 <snprintf@plt>
  40c7d8:	cmp	w0, #0x1
  40c7dc:	b.lt	40c888 <ferror@plt+0x9f88>  // b.tstop
  40c7e0:	cmp	w0, #0x80
  40c7e4:	b.cs	40c888 <ferror@plt+0x9f88>  // b.hs, b.nlast
  40c7e8:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40c7ec:	add	x1, x1, #0x5ae
  40c7f0:	add	x0, sp, #0x60
  40c7f4:	bl	402720 <fopen64@plt>
  40c7f8:	cbz	x0, 40c8ac <ferror@plt+0x9fac>
  40c7fc:	mov	x21, x0
  40c800:	add	x0, sp, #0x10
  40c804:	mov	w1, #0x50                  	// #80
  40c808:	mov	x2, x21
  40c80c:	bl	4028d0 <fgets@plt>
  40c810:	cbz	x0, 40c8e0 <ferror@plt+0x9fe0>
  40c814:	add	x0, sp, #0x10
  40c818:	mov	w1, #0xa                   	// #10
  40c81c:	add	x20, sp, #0x10
  40c820:	bl	4026a0 <strchr@plt>
  40c824:	cbz	x0, 40c82c <ferror@plt+0x9f2c>
  40c828:	strb	wzr, [x0]
  40c82c:	mov	x0, x21
  40c830:	bl	4023e0 <fclose@plt>
  40c834:	add	x0, sp, #0x10
  40c838:	add	x1, sp, #0x8
  40c83c:	mov	w2, wzr
  40c840:	bl	402600 <strtol@plt>
  40c844:	ldr	x8, [sp, #8]
  40c848:	cmp	x20, x8
  40c84c:	b.eq	40c90c <ferror@plt+0xa00c>  // b.none
  40c850:	ldrb	w8, [x8]
  40c854:	cbnz	w8, 40c90c <ferror@plt+0xa00c>
  40c858:	mov	x8, #0x8000000000000001    	// #-9223372036854775807
  40c85c:	add	x8, x0, x8
  40c860:	mov	x20, x0
  40c864:	cmp	x8, #0x1
  40c868:	b.hi	40c87c <ferror@plt+0x9f7c>  // b.pmore
  40c86c:	bl	402860 <__errno_location@plt>
  40c870:	ldr	w8, [x0]
  40c874:	cmp	w8, #0x22
  40c878:	b.eq	40c92c <ferror@plt+0xa02c>  // b.none
  40c87c:	mov	w0, wzr
  40c880:	str	x20, [x19]
  40c884:	b	40c978 <ferror@plt+0xa078>
  40c888:	adrp	x8, 42b000 <ferror@plt+0x28700>
  40c88c:	ldr	x8, [x8, #3984]
  40c890:	adrp	x0, 419000 <ferror@plt+0x16700>
  40c894:	add	x0, x0, #0xb14
  40c898:	mov	w1, #0x26                  	// #38
  40c89c:	ldr	x3, [x8]
  40c8a0:	mov	w2, #0x1                   	// #1
  40c8a4:	bl	4026c0 <fwrite@plt>
  40c8a8:	b	40c974 <ferror@plt+0xa074>
  40c8ac:	adrp	x8, 42b000 <ferror@plt+0x28700>
  40c8b0:	ldr	x8, [x8, #3984]
  40c8b4:	ldr	x19, [x8]
  40c8b8:	bl	402860 <__errno_location@plt>
  40c8bc:	ldr	w0, [x0]
  40c8c0:	bl	402530 <strerror@plt>
  40c8c4:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c8c8:	mov	x3, x0
  40c8cc:	add	x1, x1, #0xb3b
  40c8d0:	add	x2, sp, #0x60
  40c8d4:	mov	x0, x19
  40c8d8:	bl	4028c0 <fprintf@plt>
  40c8dc:	b	40c974 <ferror@plt+0xa074>
  40c8e0:	adrp	x8, 42b000 <ferror@plt+0x28700>
  40c8e4:	ldr	x8, [x8, #3984]
  40c8e8:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c8ec:	add	x1, x1, #0xb49
  40c8f0:	add	x3, sp, #0x60
  40c8f4:	ldr	x0, [x8]
  40c8f8:	mov	x2, x20
  40c8fc:	bl	4028c0 <fprintf@plt>
  40c900:	mov	x0, x21
  40c904:	bl	4023e0 <fclose@plt>
  40c908:	b	40c958 <ferror@plt+0xa058>
  40c90c:	adrp	x8, 42b000 <ferror@plt+0x28700>
  40c910:	ldr	x8, [x8, #3984]
  40c914:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c918:	add	x1, x1, #0xb78
  40c91c:	add	x2, sp, #0x10
  40c920:	ldr	x0, [x8]
  40c924:	add	x3, sp, #0x60
  40c928:	b	40c954 <ferror@plt+0xa054>
  40c92c:	adrp	x8, 42b000 <ferror@plt+0x28700>
  40c930:	ldr	x8, [x8, #3984]
  40c934:	mov	w0, #0x22                  	// #34
  40c938:	ldr	x19, [x8]
  40c93c:	bl	402530 <strerror@plt>
  40c940:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c944:	mov	x3, x0
  40c948:	add	x1, x1, #0xb9f
  40c94c:	add	x2, sp, #0x60
  40c950:	mov	x0, x19
  40c954:	bl	4028c0 <fprintf@plt>
  40c958:	adrp	x8, 42b000 <ferror@plt+0x28700>
  40c95c:	ldr	x8, [x8, #3984]
  40c960:	adrp	x1, 419000 <ferror@plt+0x16700>
  40c964:	add	x1, x1, #0xbad
  40c968:	add	x2, sp, #0x60
  40c96c:	ldr	x0, [x8]
  40c970:	bl	4028c0 <fprintf@plt>
  40c974:	mov	w0, #0xffffffff            	// #-1
  40c978:	ldp	x20, x19, [sp, #256]
  40c97c:	ldp	x28, x21, [sp, #240]
  40c980:	ldp	x29, x30, [sp, #224]
  40c984:	add	sp, sp, #0x110
  40c988:	ret
  40c98c:	sub	w8, w0, #0x41
  40c990:	and	w8, w8, #0xff
  40c994:	cmp	w8, #0x6
  40c998:	and	w8, w0, #0xff
  40c99c:	b.cs	40c9ac <ferror@plt+0xa0ac>  // b.hs, b.nlast
  40c9a0:	mov	w9, #0xffffffc9            	// #-55
  40c9a4:	add	w0, w9, w8
  40c9a8:	ret
  40c9ac:	sub	w9, w0, #0x61
  40c9b0:	and	w9, w9, #0xff
  40c9b4:	cmp	w9, #0x6
  40c9b8:	b.cs	40c9c8 <ferror@plt+0xa0c8>  // b.hs, b.nlast
  40c9bc:	mov	w9, #0xffffffa9            	// #-87
  40c9c0:	add	w0, w9, w8
  40c9c4:	ret
  40c9c8:	sub	w9, w0, #0x30
  40c9cc:	and	w9, w9, #0xff
  40c9d0:	sub	w8, w8, #0x30
  40c9d4:	cmp	w9, #0xa
  40c9d8:	csinv	w0, w8, wzr, cc  // cc = lo, ul, last
  40c9dc:	ret
  40c9e0:	sub	sp, sp, #0x30
  40c9e4:	stp	x29, x30, [sp, #16]
  40c9e8:	stp	x20, x19, [sp, #32]
  40c9ec:	add	x29, sp, #0x10
  40c9f0:	cbz	x1, 40ca30 <ferror@plt+0xa130>
  40c9f4:	ldrb	w8, [x1]
  40c9f8:	mov	x20, x1
  40c9fc:	cbz	w8, 40ca30 <ferror@plt+0xa130>
  40ca00:	mov	x19, x0
  40ca04:	add	x1, sp, #0x8
  40ca08:	mov	x0, x20
  40ca0c:	bl	402600 <strtol@plt>
  40ca10:	ldr	x9, [sp, #8]
  40ca14:	mov	x8, x0
  40ca18:	mov	w0, #0xffffffff            	// #-1
  40ca1c:	cbz	x9, 40ca34 <ferror@plt+0xa134>
  40ca20:	cmp	x9, x20
  40ca24:	b.eq	40ca34 <ferror@plt+0xa134>  // b.none
  40ca28:	ldrb	w9, [x9]
  40ca2c:	cbz	w9, 40ca44 <ferror@plt+0xa144>
  40ca30:	mov	w0, #0xffffffff            	// #-1
  40ca34:	ldp	x20, x19, [sp, #32]
  40ca38:	ldp	x29, x30, [sp, #16]
  40ca3c:	add	sp, sp, #0x30
  40ca40:	ret
  40ca44:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  40ca48:	add	x9, x8, x9
  40ca4c:	cmp	x9, #0x2
  40ca50:	mov	w0, #0xffffffff            	// #-1
  40ca54:	b.cc	40ca34 <ferror@plt+0xa134>  // b.lo, b.ul, b.last
  40ca58:	mov	w9, #0x80000000            	// #-2147483648
  40ca5c:	add	x9, x8, x9
  40ca60:	lsr	x9, x9, #32
  40ca64:	cbnz	x9, 40ca34 <ferror@plt+0xa134>
  40ca68:	mov	w0, wzr
  40ca6c:	str	w8, [x19]
  40ca70:	b	40ca34 <ferror@plt+0xa134>
  40ca74:	rev	w8, w0
  40ca78:	neg	w9, w8
  40ca7c:	bics	wzr, w9, w8
  40ca80:	b.eq	40ca8c <ferror@plt+0xa18c>  // b.none
  40ca84:	mov	w0, #0xffffffff            	// #-1
  40ca88:	ret
  40ca8c:	cbz	w0, 40caa0 <ferror@plt+0xa1a0>
  40ca90:	mov	w0, wzr
  40ca94:	lsl	w8, w8, #1
  40ca98:	add	w0, w0, #0x1
  40ca9c:	cbnz	w8, 40ca94 <ferror@plt+0xa194>
  40caa0:	ret
  40caa4:	sub	sp, sp, #0x30
  40caa8:	stp	x29, x30, [sp, #16]
  40caac:	stp	x20, x19, [sp, #32]
  40cab0:	add	x29, sp, #0x10
  40cab4:	cbz	x1, 40cb0c <ferror@plt+0xa20c>
  40cab8:	ldrb	w8, [x1]
  40cabc:	mov	x20, x1
  40cac0:	cbz	w8, 40cb0c <ferror@plt+0xa20c>
  40cac4:	mov	x19, x0
  40cac8:	add	x1, sp, #0x8
  40cacc:	mov	x0, x20
  40cad0:	bl	402240 <strtoul@plt>
  40cad4:	ldr	x9, [sp, #8]
  40cad8:	mov	x8, x0
  40cadc:	mov	w0, #0xffffffff            	// #-1
  40cae0:	cbz	x9, 40cb10 <ferror@plt+0xa210>
  40cae4:	cmp	x9, x20
  40cae8:	b.eq	40cb10 <ferror@plt+0xa210>  // b.none
  40caec:	ldrb	w9, [x9]
  40caf0:	mov	w0, #0xffffffff            	// #-1
  40caf4:	cbnz	w9, 40cb10 <ferror@plt+0xa210>
  40caf8:	lsr	x9, x8, #32
  40cafc:	cbnz	x9, 40cb10 <ferror@plt+0xa210>
  40cb00:	mov	w0, wzr
  40cb04:	str	w8, [x19]
  40cb08:	b	40cb10 <ferror@plt+0xa210>
  40cb0c:	mov	w0, #0xffffffff            	// #-1
  40cb10:	ldp	x20, x19, [sp, #32]
  40cb14:	ldp	x29, x30, [sp, #16]
  40cb18:	add	sp, sp, #0x30
  40cb1c:	ret
  40cb20:	sub	sp, sp, #0x50
  40cb24:	stp	x22, x21, [sp, #48]
  40cb28:	mov	x22, x1
  40cb2c:	stp	x20, x19, [sp, #64]
  40cb30:	mov	x19, x0
  40cb34:	mov	w1, #0x2e                  	// #46
  40cb38:	mov	x0, x22
  40cb3c:	str	d8, [sp, #16]
  40cb40:	stp	x29, x30, [sp, #24]
  40cb44:	str	x23, [sp, #40]
  40cb48:	add	x29, sp, #0x10
  40cb4c:	mov	x21, x2
  40cb50:	bl	4026a0 <strchr@plt>
  40cb54:	add	x1, sp, #0x8
  40cb58:	cbz	x0, 40cbb8 <ferror@plt+0xa2b8>
  40cb5c:	mov	x0, x22
  40cb60:	bl	4022b0 <strtod@plt>
  40cb64:	fcmp	d0, #0.0
  40cb68:	b.mi	40cc8c <ferror@plt+0xa38c>  // b.first
  40cb6c:	ldr	x20, [sp, #8]
  40cb70:	mov	w0, #0xffffffff            	// #-1
  40cb74:	cbz	x20, 40ccc0 <ferror@plt+0xa3c0>
  40cb78:	cmp	x20, x22
  40cb7c:	b.eq	40ccc0 <ferror@plt+0xa3c0>  // b.none
  40cb80:	mov	x8, #0x7ff0000000000000    	// #9218868437227405312
  40cb84:	mov	v8.16b, v0.16b
  40cb88:	fmov	d0, x8
  40cb8c:	fcmp	d8, d0
  40cb90:	b.ne	40cbac <ferror@plt+0xa2ac>  // b.any
  40cb94:	bl	402860 <__errno_location@plt>
  40cb98:	ldr	w8, [x0]
  40cb9c:	cmp	w8, #0x22
  40cba0:	b.eq	40cc8c <ferror@plt+0xa38c>  // b.none
  40cba4:	mov	x8, #0x7ff0000000000000    	// #9218868437227405312
  40cba8:	fmov	d8, x8
  40cbac:	cmp	x20, x22
  40cbb0:	b.ne	40cc00 <ferror@plt+0xa300>  // b.any
  40cbb4:	b	40cc8c <ferror@plt+0xa38c>
  40cbb8:	mov	x0, x22
  40cbbc:	mov	w2, wzr
  40cbc0:	bl	402240 <strtoul@plt>
  40cbc4:	ldr	x20, [sp, #8]
  40cbc8:	mov	x23, x0
  40cbcc:	mov	w0, #0xffffffff            	// #-1
  40cbd0:	cbz	x20, 40ccc0 <ferror@plt+0xa3c0>
  40cbd4:	cmp	x20, x22
  40cbd8:	b.eq	40ccc0 <ferror@plt+0xa3c0>  // b.none
  40cbdc:	cmn	x23, #0x1
  40cbe0:	b.ne	40cbf4 <ferror@plt+0xa2f4>  // b.any
  40cbe4:	bl	402860 <__errno_location@plt>
  40cbe8:	ldr	w8, [x0]
  40cbec:	cmp	w8, #0x22
  40cbf0:	b.eq	40cc8c <ferror@plt+0xa38c>  // b.none
  40cbf4:	ucvtf	d8, x23
  40cbf8:	cmp	x20, x22
  40cbfc:	b.eq	40cc8c <ferror@plt+0xa38c>  // b.none
  40cc00:	mov	w8, #0x1                   	// #1
  40cc04:	str	w8, [x21]
  40cc08:	ldrb	w8, [x20]
  40cc0c:	cbz	w8, 40cca4 <ferror@plt+0xa3a4>
  40cc10:	adrp	x1, 418000 <ferror@plt+0x15700>
  40cc14:	add	x1, x1, #0xa1a
  40cc18:	mov	x0, x20
  40cc1c:	str	wzr, [x21]
  40cc20:	bl	4024e0 <strcasecmp@plt>
  40cc24:	cbz	w0, 40cc94 <ferror@plt+0xa394>
  40cc28:	adrp	x1, 419000 <ferror@plt+0x16700>
  40cc2c:	add	x1, x1, #0xbc2
  40cc30:	mov	x0, x20
  40cc34:	bl	4024e0 <strcasecmp@plt>
  40cc38:	cbz	w0, 40cc94 <ferror@plt+0xa394>
  40cc3c:	adrp	x1, 419000 <ferror@plt+0x16700>
  40cc40:	add	x1, x1, #0xbc7
  40cc44:	mov	x0, x20
  40cc48:	bl	4024e0 <strcasecmp@plt>
  40cc4c:	cbz	w0, 40cc94 <ferror@plt+0xa394>
  40cc50:	adrp	x1, 418000 <ferror@plt+0x15700>
  40cc54:	add	x1, x1, #0xb56
  40cc58:	mov	x0, x20
  40cc5c:	bl	4024e0 <strcasecmp@plt>
  40cc60:	cbz	w0, 40cca4 <ferror@plt+0xa3a4>
  40cc64:	adrp	x1, 419000 <ferror@plt+0x16700>
  40cc68:	add	x1, x1, #0xbc1
  40cc6c:	mov	x0, x20
  40cc70:	bl	4024e0 <strcasecmp@plt>
  40cc74:	cbz	w0, 40cca4 <ferror@plt+0xa3a4>
  40cc78:	adrp	x1, 419000 <ferror@plt+0x16700>
  40cc7c:	add	x1, x1, #0xbc6
  40cc80:	mov	x0, x20
  40cc84:	bl	4024e0 <strcasecmp@plt>
  40cc88:	cbz	w0, 40cca4 <ferror@plt+0xa3a4>
  40cc8c:	mov	w0, #0xffffffff            	// #-1
  40cc90:	b	40ccc0 <ferror@plt+0xa3c0>
  40cc94:	mov	x8, #0x400000000000        	// #70368744177664
  40cc98:	movk	x8, #0x408f, lsl #48
  40cc9c:	fmov	d0, x8
  40cca0:	fmul	d8, d8, d0
  40cca4:	fcvtzu	w8, d8
  40cca8:	ucvtf	d0, w8
  40ccac:	fcmp	d8, d0
  40ccb0:	cset	w9, gt
  40ccb4:	add	w8, w9, w8
  40ccb8:	mov	w0, wzr
  40ccbc:	str	w8, [x19]
  40ccc0:	ldp	x20, x19, [sp, #64]
  40ccc4:	ldp	x22, x21, [sp, #48]
  40ccc8:	ldr	x23, [sp, #40]
  40cccc:	ldp	x29, x30, [sp, #24]
  40ccd0:	ldr	d8, [sp, #16]
  40ccd4:	add	sp, sp, #0x50
  40ccd8:	ret
  40ccdc:	stp	x29, x30, [sp, #-48]!
  40cce0:	str	x21, [sp, #16]
  40cce4:	stp	x20, x19, [sp, #32]
  40cce8:	mov	x29, sp
  40ccec:	cbz	x1, 40cd2c <ferror@plt+0xa42c>
  40ccf0:	ldrb	w8, [x1]
  40ccf4:	mov	x21, x1
  40ccf8:	cbz	w8, 40cd2c <ferror@plt+0xa42c>
  40ccfc:	mov	x19, x0
  40cd00:	add	x1, x29, #0x18
  40cd04:	mov	x0, x21
  40cd08:	bl	4026b0 <strtoull@plt>
  40cd0c:	ldr	x8, [x29, #24]
  40cd10:	mov	x20, x0
  40cd14:	mov	w0, #0xffffffff            	// #-1
  40cd18:	cbz	x8, 40cd30 <ferror@plt+0xa430>
  40cd1c:	cmp	x8, x21
  40cd20:	b.eq	40cd30 <ferror@plt+0xa430>  // b.none
  40cd24:	ldrb	w8, [x8]
  40cd28:	cbz	w8, 40cd40 <ferror@plt+0xa440>
  40cd2c:	mov	w0, #0xffffffff            	// #-1
  40cd30:	ldp	x20, x19, [sp, #32]
  40cd34:	ldr	x21, [sp, #16]
  40cd38:	ldp	x29, x30, [sp], #48
  40cd3c:	ret
  40cd40:	cmn	x20, #0x1
  40cd44:	b.ne	40cd58 <ferror@plt+0xa458>  // b.any
  40cd48:	bl	402860 <__errno_location@plt>
  40cd4c:	ldr	w8, [x0]
  40cd50:	cmp	w8, #0x22
  40cd54:	b.eq	40cd2c <ferror@plt+0xa42c>  // b.none
  40cd58:	mov	w0, wzr
  40cd5c:	str	x20, [x19]
  40cd60:	b	40cd30 <ferror@plt+0xa430>
  40cd64:	sub	sp, sp, #0x30
  40cd68:	stp	x29, x30, [sp, #16]
  40cd6c:	stp	x20, x19, [sp, #32]
  40cd70:	add	x29, sp, #0x10
  40cd74:	cbz	x1, 40cdcc <ferror@plt+0xa4cc>
  40cd78:	ldrb	w8, [x1]
  40cd7c:	mov	x20, x1
  40cd80:	cbz	w8, 40cdcc <ferror@plt+0xa4cc>
  40cd84:	mov	x19, x0
  40cd88:	add	x1, sp, #0x8
  40cd8c:	mov	x0, x20
  40cd90:	bl	402240 <strtoul@plt>
  40cd94:	ldr	x9, [sp, #8]
  40cd98:	mov	x8, x0
  40cd9c:	mov	w0, #0xffffffff            	// #-1
  40cda0:	cbz	x9, 40cdd0 <ferror@plt+0xa4d0>
  40cda4:	cmp	x9, x20
  40cda8:	b.eq	40cdd0 <ferror@plt+0xa4d0>  // b.none
  40cdac:	ldrb	w9, [x9]
  40cdb0:	mov	w0, #0xffffffff            	// #-1
  40cdb4:	cbnz	w9, 40cdd0 <ferror@plt+0xa4d0>
  40cdb8:	lsr	x9, x8, #32
  40cdbc:	cbnz	x9, 40cdd0 <ferror@plt+0xa4d0>
  40cdc0:	mov	w0, wzr
  40cdc4:	str	w8, [x19]
  40cdc8:	b	40cdd0 <ferror@plt+0xa4d0>
  40cdcc:	mov	w0, #0xffffffff            	// #-1
  40cdd0:	ldp	x20, x19, [sp, #32]
  40cdd4:	ldp	x29, x30, [sp, #16]
  40cdd8:	add	sp, sp, #0x30
  40cddc:	ret
  40cde0:	sub	sp, sp, #0x30
  40cde4:	stp	x29, x30, [sp, #16]
  40cde8:	stp	x20, x19, [sp, #32]
  40cdec:	add	x29, sp, #0x10
  40cdf0:	cbz	x1, 40ce48 <ferror@plt+0xa548>
  40cdf4:	ldrb	w8, [x1]
  40cdf8:	mov	x20, x1
  40cdfc:	cbz	w8, 40ce48 <ferror@plt+0xa548>
  40ce00:	mov	x19, x0
  40ce04:	add	x1, sp, #0x8
  40ce08:	mov	x0, x20
  40ce0c:	bl	402240 <strtoul@plt>
  40ce10:	ldr	x9, [sp, #8]
  40ce14:	mov	x8, x0
  40ce18:	mov	w0, #0xffffffff            	// #-1
  40ce1c:	cbz	x9, 40ce4c <ferror@plt+0xa54c>
  40ce20:	cmp	x9, x20
  40ce24:	b.eq	40ce4c <ferror@plt+0xa54c>  // b.none
  40ce28:	ldrb	w9, [x9]
  40ce2c:	mov	w0, #0xffffffff            	// #-1
  40ce30:	cbnz	w9, 40ce4c <ferror@plt+0xa54c>
  40ce34:	lsr	x9, x8, #16
  40ce38:	cbnz	x9, 40ce4c <ferror@plt+0xa54c>
  40ce3c:	mov	w0, wzr
  40ce40:	strh	w8, [x19]
  40ce44:	b	40ce4c <ferror@plt+0xa54c>
  40ce48:	mov	w0, #0xffffffff            	// #-1
  40ce4c:	ldp	x20, x19, [sp, #32]
  40ce50:	ldp	x29, x30, [sp, #16]
  40ce54:	add	sp, sp, #0x30
  40ce58:	ret
  40ce5c:	sub	sp, sp, #0x30
  40ce60:	stp	x29, x30, [sp, #16]
  40ce64:	stp	x20, x19, [sp, #32]
  40ce68:	add	x29, sp, #0x10
  40ce6c:	cbz	x1, 40cec4 <ferror@plt+0xa5c4>
  40ce70:	ldrb	w8, [x1]
  40ce74:	mov	x20, x1
  40ce78:	cbz	w8, 40cec4 <ferror@plt+0xa5c4>
  40ce7c:	mov	x19, x0
  40ce80:	add	x1, sp, #0x8
  40ce84:	mov	x0, x20
  40ce88:	bl	402240 <strtoul@plt>
  40ce8c:	ldr	x9, [sp, #8]
  40ce90:	mov	x8, x0
  40ce94:	mov	w0, #0xffffffff            	// #-1
  40ce98:	cbz	x9, 40cec8 <ferror@plt+0xa5c8>
  40ce9c:	cmp	x9, x20
  40cea0:	b.eq	40cec8 <ferror@plt+0xa5c8>  // b.none
  40cea4:	ldrb	w9, [x9]
  40cea8:	mov	w0, #0xffffffff            	// #-1
  40ceac:	cbnz	w9, 40cec8 <ferror@plt+0xa5c8>
  40ceb0:	cmp	x8, #0xff
  40ceb4:	b.hi	40cec8 <ferror@plt+0xa5c8>  // b.pmore
  40ceb8:	mov	w0, wzr
  40cebc:	strb	w8, [x19]
  40cec0:	b	40cec8 <ferror@plt+0xa5c8>
  40cec4:	mov	w0, #0xffffffff            	// #-1
  40cec8:	ldp	x20, x19, [sp, #32]
  40cecc:	ldp	x29, x30, [sp, #16]
  40ced0:	add	sp, sp, #0x30
  40ced4:	ret
  40ced8:	sub	sp, sp, #0x40
  40cedc:	stp	x29, x30, [sp, #16]
  40cee0:	stp	x22, x21, [sp, #32]
  40cee4:	stp	x20, x19, [sp, #48]
  40cee8:	add	x29, sp, #0x10
  40ceec:	mov	w22, w2
  40cef0:	mov	x21, x1
  40cef4:	mov	x19, x0
  40cef8:	bl	402860 <__errno_location@plt>
  40cefc:	str	wzr, [x0]
  40cf00:	cbz	x21, 40cf40 <ferror@plt+0xa640>
  40cf04:	ldrb	w8, [x21]
  40cf08:	cbz	w8, 40cf40 <ferror@plt+0xa640>
  40cf0c:	mov	x20, x0
  40cf10:	add	x1, sp, #0x8
  40cf14:	mov	x0, x21
  40cf18:	mov	w2, w22
  40cf1c:	bl	402290 <strtoll@plt>
  40cf20:	ldr	x9, [sp, #8]
  40cf24:	mov	x8, x0
  40cf28:	mov	w0, #0xffffffff            	// #-1
  40cf2c:	cbz	x9, 40cf44 <ferror@plt+0xa644>
  40cf30:	cmp	x9, x21
  40cf34:	b.eq	40cf44 <ferror@plt+0xa644>  // b.none
  40cf38:	ldrb	w9, [x9]
  40cf3c:	cbz	w9, 40cf58 <ferror@plt+0xa658>
  40cf40:	mov	w0, #0xffffffff            	// #-1
  40cf44:	ldp	x20, x19, [sp, #48]
  40cf48:	ldp	x22, x21, [sp, #32]
  40cf4c:	ldp	x29, x30, [sp, #16]
  40cf50:	add	sp, sp, #0x40
  40cf54:	ret
  40cf58:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  40cf5c:	add	x9, x8, x9
  40cf60:	cmp	x9, #0x1
  40cf64:	b.hi	40cf74 <ferror@plt+0xa674>  // b.pmore
  40cf68:	ldr	w9, [x20]
  40cf6c:	cmp	w9, #0x22
  40cf70:	b.eq	40cf40 <ferror@plt+0xa640>  // b.none
  40cf74:	mov	w0, wzr
  40cf78:	str	x8, [x19]
  40cf7c:	b	40cf44 <ferror@plt+0xa644>
  40cf80:	stp	x29, x30, [sp, #-48]!
  40cf84:	str	x21, [sp, #16]
  40cf88:	stp	x20, x19, [sp, #32]
  40cf8c:	mov	x29, sp
  40cf90:	mov	w21, w2
  40cf94:	mov	x20, x1
  40cf98:	mov	x19, x0
  40cf9c:	bl	402860 <__errno_location@plt>
  40cfa0:	str	wzr, [x0]
  40cfa4:	cbz	x20, 40cfe0 <ferror@plt+0xa6e0>
  40cfa8:	ldrb	w8, [x20]
  40cfac:	cbz	w8, 40cfe0 <ferror@plt+0xa6e0>
  40cfb0:	add	x1, x29, #0x18
  40cfb4:	mov	x0, x20
  40cfb8:	mov	w2, w21
  40cfbc:	bl	402600 <strtol@plt>
  40cfc0:	ldr	x9, [x29, #24]
  40cfc4:	mov	x8, x0
  40cfc8:	mov	w0, #0xffffffff            	// #-1
  40cfcc:	cbz	x9, 40cfe4 <ferror@plt+0xa6e4>
  40cfd0:	cmp	x9, x20
  40cfd4:	b.eq	40cfe4 <ferror@plt+0xa6e4>  // b.none
  40cfd8:	ldrb	w9, [x9]
  40cfdc:	cbz	w9, 40cff4 <ferror@plt+0xa6f4>
  40cfe0:	mov	w0, #0xffffffff            	// #-1
  40cfe4:	ldp	x20, x19, [sp, #32]
  40cfe8:	ldr	x21, [sp, #16]
  40cfec:	ldp	x29, x30, [sp], #48
  40cff0:	ret
  40cff4:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  40cff8:	add	x9, x8, x9
  40cffc:	cmp	x9, #0x2
  40d000:	mov	w0, #0xffffffff            	// #-1
  40d004:	b.cc	40cfe4 <ferror@plt+0xa6e4>  // b.lo, b.ul, b.last
  40d008:	mov	w9, #0x80000000            	// #-2147483648
  40d00c:	add	x9, x8, x9
  40d010:	lsr	x9, x9, #32
  40d014:	cbnz	x9, 40cfe4 <ferror@plt+0xa6e4>
  40d018:	mov	w0, wzr
  40d01c:	str	w8, [x19]
  40d020:	b	40cfe4 <ferror@plt+0xa6e4>
  40d024:	stp	x29, x30, [sp, #-48]!
  40d028:	str	x21, [sp, #16]
  40d02c:	stp	x20, x19, [sp, #32]
  40d030:	mov	x29, sp
  40d034:	cbz	x1, 40d06c <ferror@plt+0xa76c>
  40d038:	ldrb	w8, [x1]
  40d03c:	mov	x21, x1
  40d040:	cbz	w8, 40d06c <ferror@plt+0xa76c>
  40d044:	mov	x19, x0
  40d048:	add	x1, x29, #0x18
  40d04c:	mov	x0, x21
  40d050:	bl	4026b0 <strtoull@plt>
  40d054:	ldr	x8, [x29, #24]
  40d058:	cbz	x8, 40d06c <ferror@plt+0xa76c>
  40d05c:	cmp	x8, x21
  40d060:	b.eq	40d06c <ferror@plt+0xa76c>  // b.none
  40d064:	ldrb	w8, [x8]
  40d068:	cbz	w8, 40d080 <ferror@plt+0xa780>
  40d06c:	mov	w0, #0xffffffff            	// #-1
  40d070:	ldp	x20, x19, [sp, #32]
  40d074:	ldr	x21, [sp, #16]
  40d078:	ldp	x29, x30, [sp], #48
  40d07c:	ret
  40d080:	mov	x20, x0
  40d084:	cmn	x0, #0x1
  40d088:	b.ne	40d09c <ferror@plt+0xa79c>  // b.any
  40d08c:	bl	402860 <__errno_location@plt>
  40d090:	ldr	w8, [x0]
  40d094:	cmp	w8, #0x22
  40d098:	b.eq	40d06c <ferror@plt+0xa76c>  // b.none
  40d09c:	lsr	x9, x20, #32
  40d0a0:	rev	w8, w20
  40d0a4:	rev	w9, w9
  40d0a8:	mov	w0, wzr
  40d0ac:	bfi	x9, x8, #32, #32
  40d0b0:	str	x9, [x19]
  40d0b4:	b	40d070 <ferror@plt+0xa770>
  40d0b8:	sub	sp, sp, #0x30
  40d0bc:	stp	x29, x30, [sp, #16]
  40d0c0:	stp	x20, x19, [sp, #32]
  40d0c4:	add	x29, sp, #0x10
  40d0c8:	cbz	x1, 40d114 <ferror@plt+0xa814>
  40d0cc:	ldrb	w8, [x1]
  40d0d0:	mov	x20, x1
  40d0d4:	cbz	w8, 40d114 <ferror@plt+0xa814>
  40d0d8:	mov	x19, x0
  40d0dc:	add	x1, sp, #0x8
  40d0e0:	mov	x0, x20
  40d0e4:	bl	402240 <strtoul@plt>
  40d0e8:	ldr	x8, [sp, #8]
  40d0ec:	cbz	x8, 40d114 <ferror@plt+0xa814>
  40d0f0:	cmp	x8, x20
  40d0f4:	b.eq	40d114 <ferror@plt+0xa814>  // b.none
  40d0f8:	lsr	x9, x0, #32
  40d0fc:	cbnz	x9, 40d114 <ferror@plt+0xa814>
  40d100:	ldrb	w8, [x8]
  40d104:	cbnz	w8, 40d114 <ferror@plt+0xa814>
  40d108:	rev	w9, w0
  40d10c:	str	w9, [x19]
  40d110:	b	40d118 <ferror@plt+0xa818>
  40d114:	mov	w8, #0xffffffff            	// #-1
  40d118:	ldp	x20, x19, [sp, #32]
  40d11c:	ldp	x29, x30, [sp, #16]
  40d120:	mov	w0, w8
  40d124:	add	sp, sp, #0x30
  40d128:	ret
  40d12c:	sub	sp, sp, #0x30
  40d130:	stp	x29, x30, [sp, #16]
  40d134:	stp	x20, x19, [sp, #32]
  40d138:	add	x29, sp, #0x10
  40d13c:	cbz	x1, 40d18c <ferror@plt+0xa88c>
  40d140:	ldrb	w8, [x1]
  40d144:	mov	x20, x1
  40d148:	cbz	w8, 40d18c <ferror@plt+0xa88c>
  40d14c:	mov	x19, x0
  40d150:	add	x1, sp, #0x8
  40d154:	mov	x0, x20
  40d158:	bl	402240 <strtoul@plt>
  40d15c:	ldr	x8, [sp, #8]
  40d160:	cbz	x8, 40d18c <ferror@plt+0xa88c>
  40d164:	cmp	x8, x20
  40d168:	b.eq	40d18c <ferror@plt+0xa88c>  // b.none
  40d16c:	lsr	x9, x0, #16
  40d170:	cbnz	x9, 40d18c <ferror@plt+0xa88c>
  40d174:	ldrb	w8, [x8]
  40d178:	cbnz	w8, 40d18c <ferror@plt+0xa88c>
  40d17c:	rev	w9, w0
  40d180:	lsr	w9, w9, #16
  40d184:	strh	w9, [x19]
  40d188:	b	40d190 <ferror@plt+0xa890>
  40d18c:	mov	w8, #0xffffffff            	// #-1
  40d190:	ldp	x20, x19, [sp, #32]
  40d194:	ldp	x29, x30, [sp, #16]
  40d198:	mov	w0, w8
  40d19c:	add	sp, sp, #0x30
  40d1a0:	ret
  40d1a4:	sub	sp, sp, #0x30
  40d1a8:	stp	x20, x19, [sp, #32]
  40d1ac:	mov	x20, x1
  40d1b0:	mov	x19, x0
  40d1b4:	mov	x1, sp
  40d1b8:	mov	w2, #0x10                  	// #16
  40d1bc:	mov	x0, x20
  40d1c0:	stp	x29, x30, [sp, #16]
  40d1c4:	add	x29, sp, #0x10
  40d1c8:	bl	402240 <strtoul@plt>
  40d1cc:	lsr	x8, x0, #16
  40d1d0:	cbnz	x8, 40d2c0 <ferror@plt+0xa9c0>
  40d1d4:	ldr	x8, [sp]
  40d1d8:	cmp	x8, x20
  40d1dc:	b.eq	40d2c0 <ferror@plt+0xa9c0>  // b.none
  40d1e0:	rev	w9, w0
  40d1e4:	lsr	w9, w9, #16
  40d1e8:	strh	w9, [sp, #8]
  40d1ec:	ldrb	w9, [x8]
  40d1f0:	cbz	w9, 40d2d4 <ferror@plt+0xa9d4>
  40d1f4:	cmp	w9, #0x3a
  40d1f8:	b.ne	40d2c0 <ferror@plt+0xa9c0>  // b.any
  40d1fc:	add	x20, x8, #0x1
  40d200:	mov	x1, sp
  40d204:	mov	w2, #0x10                  	// #16
  40d208:	mov	x0, x20
  40d20c:	bl	402240 <strtoul@plt>
  40d210:	lsr	x8, x0, #16
  40d214:	cbnz	x8, 40d2c0 <ferror@plt+0xa9c0>
  40d218:	ldr	x8, [sp]
  40d21c:	cmp	x8, x20
  40d220:	b.eq	40d2c0 <ferror@plt+0xa9c0>  // b.none
  40d224:	rev	w9, w0
  40d228:	lsr	w9, w9, #16
  40d22c:	strh	w9, [sp, #10]
  40d230:	ldrb	w9, [x8]
  40d234:	cbz	w9, 40d2d4 <ferror@plt+0xa9d4>
  40d238:	cmp	w9, #0x3a
  40d23c:	b.ne	40d2c0 <ferror@plt+0xa9c0>  // b.any
  40d240:	add	x20, x8, #0x1
  40d244:	mov	x1, sp
  40d248:	mov	w2, #0x10                  	// #16
  40d24c:	mov	x0, x20
  40d250:	bl	402240 <strtoul@plt>
  40d254:	lsr	x8, x0, #16
  40d258:	cbnz	x8, 40d2c0 <ferror@plt+0xa9c0>
  40d25c:	ldr	x8, [sp]
  40d260:	cmp	x8, x20
  40d264:	b.eq	40d2c0 <ferror@plt+0xa9c0>  // b.none
  40d268:	rev	w9, w0
  40d26c:	lsr	w9, w9, #16
  40d270:	strh	w9, [sp, #12]
  40d274:	ldrb	w9, [x8]
  40d278:	cbz	w9, 40d2d4 <ferror@plt+0xa9d4>
  40d27c:	cmp	w9, #0x3a
  40d280:	b.ne	40d2c0 <ferror@plt+0xa9c0>  // b.any
  40d284:	add	x20, x8, #0x1
  40d288:	mov	x1, sp
  40d28c:	mov	w2, #0x10                  	// #16
  40d290:	mov	x0, x20
  40d294:	bl	402240 <strtoul@plt>
  40d298:	lsr	x8, x0, #16
  40d29c:	cbnz	x8, 40d2c0 <ferror@plt+0xa9c0>
  40d2a0:	ldr	x8, [sp]
  40d2a4:	cmp	x8, x20
  40d2a8:	b.eq	40d2c0 <ferror@plt+0xa9c0>  // b.none
  40d2ac:	rev	w9, w0
  40d2b0:	lsr	w9, w9, #16
  40d2b4:	strh	w9, [sp, #14]
  40d2b8:	ldrb	w8, [x8]
  40d2bc:	cbz	w8, 40d2d4 <ferror@plt+0xa9d4>
  40d2c0:	mov	w0, #0xffffffff            	// #-1
  40d2c4:	ldp	x20, x19, [sp, #32]
  40d2c8:	ldp	x29, x30, [sp, #16]
  40d2cc:	add	sp, sp, #0x30
  40d2d0:	ret
  40d2d4:	ldr	x8, [sp, #8]
  40d2d8:	mov	w0, #0x1                   	// #1
  40d2dc:	str	x8, [x19]
  40d2e0:	b	40d2c4 <ferror@plt+0xa9c4>
  40d2e4:	stp	x29, x30, [sp, #-48]!
  40d2e8:	stp	x20, x19, [sp, #32]
  40d2ec:	mov	x20, x1
  40d2f0:	movi	v0.2d, #0x0
  40d2f4:	adrp	x1, 419000 <ferror@plt+0x16700>
  40d2f8:	str	x21, [sp, #16]
  40d2fc:	mov	x19, x0
  40d300:	str	xzr, [x0, #256]
  40d304:	stp	q0, q0, [x0, #224]
  40d308:	stp	q0, q0, [x0, #192]
  40d30c:	stp	q0, q0, [x0, #160]
  40d310:	stp	q0, q0, [x0, #128]
  40d314:	stp	q0, q0, [x0, #96]
  40d318:	stp	q0, q0, [x0, #64]
  40d31c:	stp	q0, q0, [x0, #32]
  40d320:	stp	q0, q0, [x0]
  40d324:	add	x1, x1, #0xf14
  40d328:	mov	x0, x20
  40d32c:	mov	x29, sp
  40d330:	mov	w21, w2
  40d334:	bl	4025e0 <strcmp@plt>
  40d338:	cbz	w0, 40d3b4 <ferror@plt+0xaab4>
  40d33c:	adrp	x1, 417000 <ferror@plt+0x14700>
  40d340:	add	x1, x1, #0x8ec
  40d344:	mov	x0, x20
  40d348:	bl	4025e0 <strcmp@plt>
  40d34c:	cbz	w0, 40d398 <ferror@plt+0xaa98>
  40d350:	adrp	x1, 419000 <ferror@plt+0x16700>
  40d354:	add	x1, x1, #0xf1c
  40d358:	mov	x0, x20
  40d35c:	bl	4025e0 <strcmp@plt>
  40d360:	cbz	w0, 40d398 <ferror@plt+0xaa98>
  40d364:	cmp	w21, #0x11
  40d368:	b.ne	40d400 <ferror@plt+0xab00>  // b.any
  40d36c:	add	x0, x19, #0x8
  40d370:	mov	w1, #0x100                 	// #256
  40d374:	mov	x2, x20
  40d378:	bl	411790 <ferror@plt+0xee90>
  40d37c:	tbnz	w0, #31, 40d3c0 <ferror@plt+0xaac0>
  40d380:	mov	w8, #0x11                  	// #17
  40d384:	lsl	w9, w0, #3
  40d388:	strh	w0, [x19, #2]
  40d38c:	strh	w8, [x19, #6]
  40d390:	strh	w9, [x19, #4]
  40d394:	b	40d4cc <ferror@plt+0xabcc>
  40d398:	orr	w8, w21, #0x10
  40d39c:	cmp	w8, #0x1c
  40d3a0:	b.eq	40d3c0 <ferror@plt+0xaac0>  // b.none
  40d3a4:	strh	w21, [x19, #6]
  40d3a8:	mov	w8, #0xfffe0000            	// #-131072
  40d3ac:	stur	w8, [x19, #2]
  40d3b0:	b	40d4cc <ferror@plt+0xabcc>
  40d3b4:	orr	w8, w21, #0x10
  40d3b8:	cmp	w8, #0x1c
  40d3bc:	b.ne	40d3c8 <ferror@plt+0xaac8>  // b.any
  40d3c0:	mov	w0, #0xffffffff            	// #-1
  40d3c4:	b	40d564 <ferror@plt+0xac64>
  40d3c8:	and	w8, w21, #0xffff
  40d3cc:	sub	w8, w8, #0x2
  40d3d0:	cmp	w8, #0x1a
  40d3d4:	strh	w21, [x19, #6]
  40d3d8:	b.hi	40d4ac <ferror@plt+0xabac>  // b.pmore
  40d3dc:	adrp	x9, 419000 <ferror@plt+0x16700>
  40d3e0:	add	x9, x9, #0xa2b
  40d3e4:	adr	x10, 40d3f8 <ferror@plt+0xaaf8>
  40d3e8:	ldrb	w11, [x9, x8]
  40d3ec:	add	x10, x10, x11, lsl #2
  40d3f0:	mov	w8, #0x10                  	// #16
  40d3f4:	br	x10
  40d3f8:	mov	w8, #0x2                   	// #2
  40d3fc:	b	40d4b8 <ferror@plt+0xabb8>
  40d400:	mov	w1, #0x3a                  	// #58
  40d404:	mov	x0, x20
  40d408:	bl	4026a0 <strchr@plt>
  40d40c:	cbz	x0, 40d444 <ferror@plt+0xab44>
  40d410:	mov	w8, #0xa                   	// #10
  40d414:	cmp	w21, #0xa
  40d418:	strh	w8, [x19, #6]
  40d41c:	b.eq	40d424 <ferror@plt+0xab24>  // b.none
  40d420:	cbnz	w21, 40d3c0 <ferror@plt+0xaac0>
  40d424:	add	x2, x19, #0x8
  40d428:	mov	w0, #0xa                   	// #10
  40d42c:	mov	x1, x20
  40d430:	bl	402660 <inet_pton@plt>
  40d434:	cmp	w0, #0x1
  40d438:	b.lt	40d3c0 <ferror@plt+0xaac0>  // b.tstop
  40d43c:	mov	w8, #0xffff0010            	// #-65520
  40d440:	b	40d3ac <ferror@plt+0xaaac>
  40d444:	cmp	w21, #0x1c
  40d448:	b.ne	40d574 <ferror@plt+0xac74>  // b.any
  40d44c:	add	x21, x19, #0x8
  40d450:	mov	w8, #0x1c                  	// #28
  40d454:	mov	w0, #0x1c                  	// #28
  40d458:	mov	w3, #0x100                 	// #256
  40d45c:	mov	x1, x20
  40d460:	mov	x2, x21
  40d464:	strh	w8, [x19, #6]
  40d468:	bl	412c20 <ferror@plt+0x10320>
  40d46c:	cmp	w0, #0x1
  40d470:	b.lt	40d3c0 <ferror@plt+0xaac0>  // b.tstop
  40d474:	mov	w9, #0x4                   	// #4
  40d478:	mov	x8, xzr
  40d47c:	movk	w9, #0x14, lsl #16
  40d480:	stur	w9, [x19, #2]
  40d484:	cmp	x8, #0x40
  40d488:	b.eq	40d4cc <ferror@plt+0xabcc>  // b.none
  40d48c:	ldr	w9, [x21, x8, lsl #2]
  40d490:	add	x8, x8, #0x1
  40d494:	tbz	w9, #16, 40d484 <ferror@plt+0xab84>
  40d498:	lsl	w8, w8, #2
  40d49c:	strh	w8, [x19, #2]
  40d4a0:	b	40d4cc <ferror@plt+0xabcc>
  40d4a4:	mov	w8, #0x4                   	// #4
  40d4a8:	b	40d4b8 <ferror@plt+0xabb8>
  40d4ac:	mov	w8, wzr
  40d4b0:	b	40d4b8 <ferror@plt+0xabb8>
  40d4b4:	mov	w8, #0xa                   	// #10
  40d4b8:	strh	w8, [x19, #2]
  40d4bc:	mov	w8, #0xfffe                	// #65534
  40d4c0:	mov	w9, #0x1                   	// #1
  40d4c4:	strh	w8, [x19, #4]
  40d4c8:	strh	w9, [x19]
  40d4cc:	ldrh	w8, [x19, #6]
  40d4d0:	cmp	w8, #0xa
  40d4d4:	b.eq	40d4fc <ferror@plt+0xabfc>  // b.none
  40d4d8:	cmp	w8, #0x2
  40d4dc:	b.ne	40d524 <ferror@plt+0xac24>  // b.any
  40d4e0:	ldr	w9, [x19, #8]
  40d4e4:	cbz	w9, 40d554 <ferror@plt+0xac54>
  40d4e8:	ldrh	w8, [x19]
  40d4ec:	and	w9, w9, #0xf0
  40d4f0:	cmp	w9, #0xe0
  40d4f4:	b.eq	40d514 <ferror@plt+0xac14>  // b.none
  40d4f8:	b	40d548 <ferror@plt+0xac48>
  40d4fc:	ldr	w9, [x19, #8]
  40d500:	cbz	w9, 40d52c <ferror@plt+0xac2c>
  40d504:	ldrh	w8, [x19]
  40d508:	mvn	w9, w9
  40d50c:	tst	w9, #0xff
  40d510:	b.ne	40d548 <ferror@plt+0xac48>  // b.any
  40d514:	mov	w9, #0xa                   	// #10
  40d518:	mov	w0, wzr
  40d51c:	orr	w8, w8, w9
  40d520:	b	40d560 <ferror@plt+0xac60>
  40d524:	mov	w0, wzr
  40d528:	b	40d564 <ferror@plt+0xac64>
  40d52c:	ldr	w8, [x19, #12]
  40d530:	cbnz	w8, 40d544 <ferror@plt+0xac44>
  40d534:	ldr	w8, [x19, #16]
  40d538:	cbnz	w8, 40d544 <ferror@plt+0xac44>
  40d53c:	ldr	w8, [x19, #20]
  40d540:	cbz	w8, 40d554 <ferror@plt+0xac54>
  40d544:	ldrh	w8, [x19]
  40d548:	mov	w0, wzr
  40d54c:	orr	w8, w8, #0x2
  40d550:	b	40d560 <ferror@plt+0xac60>
  40d554:	ldrh	w8, [x19]
  40d558:	mov	w0, wzr
  40d55c:	orr	w8, w8, #0x6
  40d560:	strh	w8, [x19]
  40d564:	ldp	x20, x19, [sp, #32]
  40d568:	ldr	x21, [sp, #16]
  40d56c:	ldp	x29, x30, [sp], #48
  40d570:	ret
  40d574:	mov	w8, #0x2                   	// #2
  40d578:	tst	w21, #0xfffffffd
  40d57c:	strh	w8, [x19, #6]
  40d580:	b.ne	40d3c0 <ferror@plt+0xaac0>  // b.any
  40d584:	add	x1, x29, #0x18
  40d588:	mov	x0, x20
  40d58c:	mov	w2, wzr
  40d590:	bl	402240 <strtoul@plt>
  40d594:	cmp	x0, #0xff
  40d598:	b.hi	40d3c0 <ferror@plt+0xaac0>  // b.pmore
  40d59c:	ldr	x8, [x29, #24]
  40d5a0:	cmp	x8, x20
  40d5a4:	b.eq	40d3c0 <ferror@plt+0xaac0>  // b.none
  40d5a8:	strb	w0, [x19, #8]
  40d5ac:	ldrb	w9, [x8]
  40d5b0:	cbz	w9, 40d668 <ferror@plt+0xad68>
  40d5b4:	cmp	w9, #0x2e
  40d5b8:	b.ne	40d3c0 <ferror@plt+0xaac0>  // b.any
  40d5bc:	add	x20, x8, #0x1
  40d5c0:	add	x1, x29, #0x18
  40d5c4:	mov	x0, x20
  40d5c8:	mov	w2, wzr
  40d5cc:	bl	402240 <strtoul@plt>
  40d5d0:	cmp	x0, #0xff
  40d5d4:	b.hi	40d3c0 <ferror@plt+0xaac0>  // b.pmore
  40d5d8:	ldr	x8, [x29, #24]
  40d5dc:	cmp	x8, x20
  40d5e0:	b.eq	40d3c0 <ferror@plt+0xaac0>  // b.none
  40d5e4:	strb	w0, [x19, #9]
  40d5e8:	ldrb	w9, [x8]
  40d5ec:	cbz	w9, 40d668 <ferror@plt+0xad68>
  40d5f0:	cmp	w9, #0x2e
  40d5f4:	b.ne	40d3c0 <ferror@plt+0xaac0>  // b.any
  40d5f8:	add	x20, x8, #0x1
  40d5fc:	add	x1, x29, #0x18
  40d600:	mov	x0, x20
  40d604:	mov	w2, wzr
  40d608:	bl	402240 <strtoul@plt>
  40d60c:	cmp	x0, #0xff
  40d610:	b.hi	40d3c0 <ferror@plt+0xaac0>  // b.pmore
  40d614:	ldr	x8, [x29, #24]
  40d618:	cmp	x8, x20
  40d61c:	b.eq	40d3c0 <ferror@plt+0xaac0>  // b.none
  40d620:	strb	w0, [x19, #10]
  40d624:	ldrb	w9, [x8]
  40d628:	cbz	w9, 40d668 <ferror@plt+0xad68>
  40d62c:	cmp	w9, #0x2e
  40d630:	b.ne	40d3c0 <ferror@plt+0xaac0>  // b.any
  40d634:	add	x20, x8, #0x1
  40d638:	add	x1, x29, #0x18
  40d63c:	mov	x0, x20
  40d640:	mov	w2, wzr
  40d644:	bl	402240 <strtoul@plt>
  40d648:	cmp	x0, #0xff
  40d64c:	b.hi	40d3c0 <ferror@plt+0xaac0>  // b.pmore
  40d650:	ldr	x8, [x29, #24]
  40d654:	cmp	x8, x20
  40d658:	b.eq	40d3c0 <ferror@plt+0xaac0>  // b.none
  40d65c:	strb	w0, [x19, #11]
  40d660:	ldrb	w8, [x8]
  40d664:	cbnz	w8, 40d3c0 <ferror@plt+0xaac0>
  40d668:	mov	w8, #0xffff0004            	// #-65532
  40d66c:	b	40d3ac <ferror@plt+0xaaac>
  40d670:	sub	w8, w0, #0x2
  40d674:	cmp	w8, #0x1a
  40d678:	b.hi	40d6a0 <ferror@plt+0xada0>  // b.pmore
  40d67c:	adrp	x9, 419000 <ferror@plt+0x16700>
  40d680:	add	x9, x9, #0xa46
  40d684:	adr	x10, 40d698 <ferror@plt+0xad98>
  40d688:	ldrb	w11, [x9, x8]
  40d68c:	add	x10, x10, x11, lsl #2
  40d690:	mov	w0, #0x80                  	// #128
  40d694:	br	x10
  40d698:	mov	w0, #0x20                  	// #32
  40d69c:	ret
  40d6a0:	mov	w0, wzr
  40d6a4:	ret
  40d6a8:	mov	w0, #0x50                  	// #80
  40d6ac:	ret
  40d6b0:	mov	w0, #0x10                  	// #16
  40d6b4:	ret
  40d6b8:	mov	w0, #0x14                  	// #20
  40d6bc:	ret
  40d6c0:	sub	sp, sp, #0x150
  40d6c4:	stp	x22, x21, [sp, #304]
  40d6c8:	mov	x22, x1
  40d6cc:	stp	x20, x19, [sp, #320]
  40d6d0:	mov	x19, x0
  40d6d4:	mov	w1, #0x2f                  	// #47
  40d6d8:	mov	x0, x22
  40d6dc:	stp	x29, x30, [sp, #272]
  40d6e0:	stp	x28, x23, [sp, #288]
  40d6e4:	add	x29, sp, #0x110
  40d6e8:	mov	w21, w2
  40d6ec:	mov	w23, #0x2f                  	// #47
  40d6f0:	bl	4026a0 <strchr@plt>
  40d6f4:	mov	x20, x0
  40d6f8:	cbz	x0, 40d720 <ferror@plt+0xae20>
  40d6fc:	mov	x0, x19
  40d700:	mov	x1, x22
  40d704:	mov	w2, w21
  40d708:	strb	wzr, [x20]
  40d70c:	bl	40d2e4 <ferror@plt+0xa9e4>
  40d710:	mov	w8, w0
  40d714:	strb	w23, [x20]
  40d718:	cbnz	w8, 40d860 <ferror@plt+0xaf60>
  40d71c:	b	40d738 <ferror@plt+0xae38>
  40d720:	mov	x0, x19
  40d724:	mov	x1, x22
  40d728:	mov	w2, w21
  40d72c:	bl	40d2e4 <ferror@plt+0xa9e4>
  40d730:	mov	w8, w0
  40d734:	cbnz	w8, 40d860 <ferror@plt+0xaf60>
  40d738:	ldrh	w8, [x19, #6]
  40d73c:	sub	w8, w8, #0x2
  40d740:	cmp	w8, #0x1a
  40d744:	b.hi	40d774 <ferror@plt+0xae74>  // b.pmore
  40d748:	adrp	x9, 419000 <ferror@plt+0x16700>
  40d74c:	add	x9, x9, #0xa61
  40d750:	adr	x10, 40d764 <ferror@plt+0xae64>
  40d754:	ldrb	w11, [x9, x8]
  40d758:	add	x10, x10, x11, lsl #2
  40d75c:	mov	w21, #0x80                  	// #128
  40d760:	br	x10
  40d764:	mov	w21, #0x20                  	// #32
  40d768:	ldrh	w8, [x19, #4]
  40d76c:	cbnz	x20, 40d7a0 <ferror@plt+0xaea0>
  40d770:	b	40d83c <ferror@plt+0xaf3c>
  40d774:	mov	w21, wzr
  40d778:	ldrh	w8, [x19, #4]
  40d77c:	cbnz	x20, 40d7a0 <ferror@plt+0xaea0>
  40d780:	b	40d83c <ferror@plt+0xaf3c>
  40d784:	mov	w21, #0x50                  	// #80
  40d788:	ldrh	w8, [x19, #4]
  40d78c:	cbnz	x20, 40d7a0 <ferror@plt+0xaea0>
  40d790:	b	40d83c <ferror@plt+0xaf3c>
  40d794:	mov	w21, #0x10                  	// #16
  40d798:	ldrh	w8, [x19, #4]
  40d79c:	cbz	x20, 40d83c <ferror@plt+0xaf3c>
  40d7a0:	mov	w9, #0xfffe                	// #65534
  40d7a4:	cmp	w8, w9
  40d7a8:	b.eq	40d828 <ferror@plt+0xaf28>  // b.none
  40d7ac:	ldrb	w8, [x20, #1]!
  40d7b0:	cbz	w8, 40d7f4 <ferror@plt+0xaef4>
  40d7b4:	sub	x1, x29, #0x8
  40d7b8:	mov	x0, x20
  40d7bc:	mov	w2, wzr
  40d7c0:	bl	402240 <strtoul@plt>
  40d7c4:	ldur	x8, [x29, #-8]
  40d7c8:	cbz	x8, 40d7f4 <ferror@plt+0xaef4>
  40d7cc:	cmp	x8, x20
  40d7d0:	b.eq	40d7f4 <ferror@plt+0xaef4>  // b.none
  40d7d4:	lsr	x9, x0, #32
  40d7d8:	cbnz	x9, 40d7f4 <ferror@plt+0xaef4>
  40d7dc:	ldrb	w8, [x8]
  40d7e0:	cbnz	w8, 40d7f4 <ferror@plt+0xaef4>
  40d7e4:	cmp	w0, w21
  40d7e8:	cset	w9, ls  // ls = plast
  40d7ec:	b.hi	40d828 <ferror@plt+0xaf28>  // b.pmore
  40d7f0:	b	40d84c <ferror@plt+0xaf4c>
  40d7f4:	mov	x0, sp
  40d7f8:	mov	w2, #0x2                   	// #2
  40d7fc:	mov	x1, x20
  40d800:	bl	40d2e4 <ferror@plt+0xa9e4>
  40d804:	cbnz	w0, 40d828 <ferror@plt+0xaf28>
  40d808:	ldrh	w8, [sp, #6]
  40d80c:	cmp	w8, #0x2
  40d810:	b.ne	40d828 <ferror@plt+0xaf28>  // b.any
  40d814:	ldr	w9, [sp, #8]
  40d818:	rev	w8, w9
  40d81c:	neg	w10, w8
  40d820:	bics	wzr, w10, w8
  40d824:	b.eq	40d87c <ferror@plt+0xaf7c>  // b.none
  40d828:	mov	w8, #0xffffffff            	// #-1
  40d82c:	b	40d860 <ferror@plt+0xaf60>
  40d830:	mov	w21, #0x14                  	// #20
  40d834:	ldrh	w8, [x19, #4]
  40d838:	cbnz	x20, 40d7a0 <ferror@plt+0xaea0>
  40d83c:	mov	w10, #0xfffe                	// #65534
  40d840:	cmp	w8, w10
  40d844:	mov	w9, wzr
  40d848:	csel	w0, wzr, w21, eq  // eq = none
  40d84c:	ldrh	w10, [x19]
  40d850:	mov	w8, wzr
  40d854:	strh	w0, [x19, #4]
  40d858:	orr	w9, w10, w9
  40d85c:	strh	w9, [x19]
  40d860:	ldp	x20, x19, [sp, #320]
  40d864:	ldp	x22, x21, [sp, #304]
  40d868:	ldp	x28, x23, [sp, #288]
  40d86c:	ldp	x29, x30, [sp, #272]
  40d870:	mov	w0, w8
  40d874:	add	sp, sp, #0x150
  40d878:	ret
  40d87c:	mov	w0, wzr
  40d880:	cbz	w9, 40d894 <ferror@plt+0xaf94>
  40d884:	lsl	w8, w8, #1
  40d888:	add	w0, w0, #0x1
  40d88c:	cbnz	w8, 40d884 <ferror@plt+0xaf84>
  40d890:	b	40d7e4 <ferror@plt+0xaee4>
  40d894:	mov	w9, #0x1                   	// #1
  40d898:	b	40d84c <ferror@plt+0xaf4c>
  40d89c:	stp	x29, x30, [sp, #-48]!
  40d8a0:	str	x21, [sp, #16]
  40d8a4:	stp	x20, x19, [sp, #32]
  40d8a8:	mov	x29, sp
  40d8ac:	mov	w20, w2
  40d8b0:	mov	x19, x1
  40d8b4:	bl	40d2e4 <ferror@plt+0xa9e4>
  40d8b8:	cbnz	w0, 40d8cc <ferror@plt+0xafcc>
  40d8bc:	ldp	x20, x19, [sp, #32]
  40d8c0:	ldr	x21, [sp, #16]
  40d8c4:	ldp	x29, x30, [sp], #48
  40d8c8:	ret
  40d8cc:	adrp	x8, 42b000 <ferror@plt+0x28700>
  40d8d0:	ldr	x8, [x8, #3984]
  40d8d4:	mov	w0, w20
  40d8d8:	ldr	x21, [x8]
  40d8dc:	bl	40d900 <ferror@plt+0xb000>
  40d8e0:	adrp	x1, 419000 <ferror@plt+0x16700>
  40d8e4:	mov	x2, x0
  40d8e8:	add	x1, x1, #0xbcc
  40d8ec:	mov	x0, x21
  40d8f0:	mov	x3, x19
  40d8f4:	bl	4028c0 <fprintf@plt>
  40d8f8:	mov	w0, #0x1                   	// #1
  40d8fc:	bl	402260 <exit@plt>
  40d900:	cmp	w0, #0x1c
  40d904:	b.hi	40d938 <ferror@plt+0xb038>  // b.pmore
  40d908:	adrp	x9, 419000 <ferror@plt+0x16700>
  40d90c:	mov	w8, w0
  40d910:	add	x9, x9, #0xa7c
  40d914:	adr	x10, 40d92c <ferror@plt+0xb02c>
  40d918:	ldrb	w11, [x9, x8]
  40d91c:	add	x10, x10, x11, lsl #2
  40d920:	adrp	x0, 419000 <ferror@plt+0x16700>
  40d924:	add	x0, x0, #0xf20
  40d928:	br	x10
  40d92c:	adrp	x0, 417000 <ferror@plt+0x14700>
  40d930:	add	x0, x0, #0x814
  40d934:	ret
  40d938:	adrp	x0, 418000 <ferror@plt+0x15700>
  40d93c:	add	x0, x0, #0xa27
  40d940:	ret
  40d944:	adrp	x0, 419000 <ferror@plt+0x16700>
  40d948:	add	x0, x0, #0xe12
  40d94c:	ret
  40d950:	adrp	x0, 419000 <ferror@plt+0x16700>
  40d954:	add	x0, x0, #0xe1b
  40d958:	ret
  40d95c:	adrp	x0, 419000 <ferror@plt+0x16700>
  40d960:	add	x0, x0, #0x37b
  40d964:	ret
  40d968:	adrp	x0, 419000 <ferror@plt+0x16700>
  40d96c:	add	x0, x0, #0xe16
  40d970:	ret
  40d974:	adrp	x0, 417000 <ferror@plt+0x14700>
  40d978:	add	x0, x0, #0x819
  40d97c:	ret
  40d980:	ldrh	w8, [x1], #4
  40d984:	sub	w8, w8, #0x6
  40d988:	ror	w9, w8, #1
  40d98c:	cmp	w9, #0x7
  40d990:	mov	w8, #0xffffffff            	// #-1
  40d994:	b.hi	40dac8 <ferror@plt+0xb1c8>  // b.pmore
  40d998:	adrp	x10, 419000 <ferror@plt+0x16700>
  40d99c:	add	x10, x10, #0xa99
  40d9a0:	adr	x11, 40d9b0 <ferror@plt+0xb0b0>
  40d9a4:	ldrb	w12, [x10, x9]
  40d9a8:	add	x11, x11, x12, lsl #2
  40d9ac:	br	x11
  40d9b0:	mov	w8, #0xc                   	// #12
  40d9b4:	mov	w9, #0x2                   	// #2
  40d9b8:	strh	w8, [x0, #6]
  40d9bc:	strh	w9, [x0, #2]
  40d9c0:	ldrh	w9, [x1]
  40d9c4:	strh	w9, [x0, #8]
  40d9c8:	cbnz	w2, 40da34 <ferror@plt+0xb134>
  40d9cc:	b	40da44 <ferror@plt+0xb144>
  40d9d0:	mov	w8, #0x2                   	// #2
  40d9d4:	mov	w9, #0x4                   	// #4
  40d9d8:	strh	w8, [x0, #6]
  40d9dc:	strh	w9, [x0, #2]
  40d9e0:	ldr	w9, [x1]
  40d9e4:	str	w9, [x0, #8]
  40d9e8:	cbnz	w2, 40da34 <ferror@plt+0xb134>
  40d9ec:	b	40da44 <ferror@plt+0xb144>
  40d9f0:	mov	w8, #0x4                   	// #4
  40d9f4:	mov	w9, #0xa                   	// #10
  40d9f8:	strh	w8, [x0, #6]
  40d9fc:	strh	w9, [x0, #2]
  40da00:	ldrh	w9, [x1, #8]
  40da04:	ldr	x10, [x1]
  40da08:	strh	w9, [x0, #16]
  40da0c:	str	x10, [x0, #8]
  40da10:	cbnz	w2, 40da34 <ferror@plt+0xb134>
  40da14:	b	40da44 <ferror@plt+0xb144>
  40da18:	mov	w8, #0xa                   	// #10
  40da1c:	mov	w9, #0x10                  	// #16
  40da20:	strh	w8, [x0, #6]
  40da24:	strh	w9, [x0, #2]
  40da28:	ldr	q0, [x1]
  40da2c:	stur	q0, [x0, #8]
  40da30:	cbz	w2, 40da44 <ferror@plt+0xb144>
  40da34:	cmp	w8, w2
  40da38:	b.eq	40da44 <ferror@plt+0xb144>  // b.none
  40da3c:	mov	w0, #0xfffffffe            	// #-2
  40da40:	ret
  40da44:	mov	w9, #0xffff                	// #65535
  40da48:	cmp	w8, #0xa
  40da4c:	strh	w9, [x0, #4]
  40da50:	strh	wzr, [x0]
  40da54:	b.eq	40da7c <ferror@plt+0xb17c>  // b.none
  40da58:	cmp	w8, #0x2
  40da5c:	mov	w8, wzr
  40da60:	b.ne	40dac8 <ferror@plt+0xb1c8>  // b.any
  40da64:	ldr	w8, [x0, #8]
  40da68:	cbz	w8, 40dac0 <ferror@plt+0xb1c0>
  40da6c:	and	w8, w8, #0xf0
  40da70:	cmp	w8, #0xe0
  40da74:	b.eq	40da90 <ferror@plt+0xb190>  // b.none
  40da78:	b	40dab4 <ferror@plt+0xb1b4>
  40da7c:	ldr	w8, [x0, #8]
  40da80:	cbz	w8, 40da9c <ferror@plt+0xb19c>
  40da84:	mvn	w8, w8
  40da88:	tst	w8, #0xff
  40da8c:	b.ne	40dab4 <ferror@plt+0xb1b4>  // b.any
  40da90:	mov	w8, wzr
  40da94:	mov	w9, #0xa                   	// #10
  40da98:	b	40dac4 <ferror@plt+0xb1c4>
  40da9c:	ldr	w8, [x0, #12]
  40daa0:	cbnz	w8, 40dab4 <ferror@plt+0xb1b4>
  40daa4:	ldr	w8, [x0, #16]
  40daa8:	cbnz	w8, 40dab4 <ferror@plt+0xb1b4>
  40daac:	ldr	w8, [x0, #20]
  40dab0:	cbz	w8, 40dac0 <ferror@plt+0xb1c0>
  40dab4:	mov	w8, wzr
  40dab8:	mov	w9, #0x2                   	// #2
  40dabc:	b	40dac4 <ferror@plt+0xb1c4>
  40dac0:	mov	w9, #0x6                   	// #6
  40dac4:	strh	w9, [x0]
  40dac8:	mov	w0, w8
  40dacc:	ret
  40dad0:	stp	x29, x30, [sp, #-48]!
  40dad4:	stp	x20, x19, [sp, #32]
  40dad8:	mov	x19, x1
  40dadc:	cmp	w2, #0x11
  40dae0:	str	x21, [sp, #16]
  40dae4:	mov	x29, sp
  40dae8:	b.eq	40db0c <ferror@plt+0xb20c>  // b.none
  40daec:	mov	x1, x19
  40daf0:	mov	w20, w2
  40daf4:	bl	40d6c0 <ferror@plt+0xadc0>
  40daf8:	cbnz	w0, 40db30 <ferror@plt+0xb230>
  40dafc:	ldp	x20, x19, [sp, #32]
  40db00:	ldr	x21, [sp, #16]
  40db04:	ldp	x29, x30, [sp], #48
  40db08:	ret
  40db0c:	adrp	x8, 42b000 <ferror@plt+0x28700>
  40db10:	ldr	x8, [x8, #3984]
  40db14:	adrp	x1, 419000 <ferror@plt+0x16700>
  40db18:	add	x1, x1, #0xbfd
  40db1c:	mov	x2, x19
  40db20:	ldr	x0, [x8]
  40db24:	bl	4028c0 <fprintf@plt>
  40db28:	mov	w0, #0x1                   	// #1
  40db2c:	bl	402260 <exit@plt>
  40db30:	adrp	x8, 42b000 <ferror@plt+0x28700>
  40db34:	ldr	x8, [x8, #3984]
  40db38:	mov	w0, w20
  40db3c:	ldr	x21, [x8]
  40db40:	bl	40d900 <ferror@plt+0xb000>
  40db44:	adrp	x1, 419000 <ferror@plt+0x16700>
  40db48:	mov	x2, x0
  40db4c:	add	x1, x1, #0xc45
  40db50:	mov	x0, x21
  40db54:	mov	x3, x19
  40db58:	bl	4028c0 <fprintf@plt>
  40db5c:	mov	w0, #0x1                   	// #1
  40db60:	bl	402260 <exit@plt>
  40db64:	sub	sp, sp, #0x130
  40db68:	stp	x28, x19, [sp, #288]
  40db6c:	mov	x19, x0
  40db70:	add	x0, sp, #0x8
  40db74:	mov	w2, #0x2                   	// #2
  40db78:	mov	x1, x19
  40db7c:	stp	x29, x30, [sp, #272]
  40db80:	add	x29, sp, #0x110
  40db84:	bl	40d2e4 <ferror@plt+0xa9e4>
  40db88:	cbnz	w0, 40dba0 <ferror@plt+0xb2a0>
  40db8c:	ldr	w0, [sp, #16]
  40db90:	ldp	x28, x19, [sp, #288]
  40db94:	ldp	x29, x30, [sp, #272]
  40db98:	add	sp, sp, #0x130
  40db9c:	ret
  40dba0:	adrp	x8, 42b000 <ferror@plt+0x28700>
  40dba4:	ldr	x8, [x8, #3984]
  40dba8:	adrp	x1, 419000 <ferror@plt+0x16700>
  40dbac:	add	x1, x1, #0xc75
  40dbb0:	mov	x2, x19
  40dbb4:	ldr	x0, [x8]
  40dbb8:	bl	4028c0 <fprintf@plt>
  40dbbc:	mov	w0, #0x1                   	// #1
  40dbc0:	bl	402260 <exit@plt>
  40dbc4:	stp	x29, x30, [sp, #-16]!
  40dbc8:	adrp	x8, 42b000 <ferror@plt+0x28700>
  40dbcc:	ldr	x8, [x8, #3984]
  40dbd0:	adrp	x0, 419000 <ferror@plt+0x16700>
  40dbd4:	add	x0, x0, #0xca8
  40dbd8:	mov	w1, #0x30                  	// #48
  40dbdc:	ldr	x3, [x8]
  40dbe0:	mov	w2, #0x1                   	// #1
  40dbe4:	mov	x29, sp
  40dbe8:	bl	4026c0 <fwrite@plt>
  40dbec:	mov	w0, #0xffffffff            	// #-1
  40dbf0:	bl	402260 <exit@plt>
  40dbf4:	stp	x29, x30, [sp, #-16]!
  40dbf8:	adrp	x8, 42b000 <ferror@plt+0x28700>
  40dbfc:	ldr	x8, [x8, #3984]
  40dc00:	adrp	x1, 419000 <ferror@plt+0x16700>
  40dc04:	mov	x2, x0
  40dc08:	add	x1, x1, #0xcd9
  40dc0c:	ldr	x8, [x8]
  40dc10:	mov	x29, sp
  40dc14:	mov	x0, x8
  40dc18:	bl	4028c0 <fprintf@plt>
  40dc1c:	mov	w0, #0xffffffff            	// #-1
  40dc20:	bl	402260 <exit@plt>
  40dc24:	stp	x29, x30, [sp, #-16]!
  40dc28:	adrp	x8, 42b000 <ferror@plt+0x28700>
  40dc2c:	ldr	x8, [x8, #3984]
  40dc30:	mov	x2, x1
  40dc34:	adrp	x1, 419000 <ferror@plt+0x16700>
  40dc38:	mov	x3, x0
  40dc3c:	ldr	x8, [x8]
  40dc40:	add	x1, x1, #0xcfb
  40dc44:	mov	x29, sp
  40dc48:	mov	x0, x8
  40dc4c:	bl	4028c0 <fprintf@plt>
  40dc50:	mov	w0, #0xffffffff            	// #-1
  40dc54:	bl	402260 <exit@plt>
  40dc58:	stp	x29, x30, [sp, #-16]!
  40dc5c:	adrp	x8, 42b000 <ferror@plt+0x28700>
  40dc60:	ldr	x8, [x8, #3984]
  40dc64:	mov	x3, x1
  40dc68:	adrp	x1, 419000 <ferror@plt+0x16700>
  40dc6c:	mov	x2, x0
  40dc70:	ldr	x8, [x8]
  40dc74:	add	x1, x1, #0xd1e
  40dc78:	mov	x29, sp
  40dc7c:	mov	x0, x8
  40dc80:	bl	4028c0 <fprintf@plt>
  40dc84:	mov	w0, #0xffffffff            	// #-1
  40dc88:	bl	402260 <exit@plt>
  40dc8c:	stp	x29, x30, [sp, #-16]!
  40dc90:	adrp	x8, 42b000 <ferror@plt+0x28700>
  40dc94:	ldr	x8, [x8, #3984]
  40dc98:	mov	x3, x1
  40dc9c:	adrp	x1, 419000 <ferror@plt+0x16700>
  40dca0:	mov	x2, x0
  40dca4:	ldr	x8, [x8]
  40dca8:	add	x1, x1, #0xd50
  40dcac:	mov	x29, sp
  40dcb0:	mov	x0, x8
  40dcb4:	bl	4028c0 <fprintf@plt>
  40dcb8:	mov	w0, #0xffffffff            	// #-1
  40dcbc:	bl	402260 <exit@plt>
  40dcc0:	stp	x29, x30, [sp, #-16]!
  40dcc4:	adrp	x8, 42b000 <ferror@plt+0x28700>
  40dcc8:	ldr	x8, [x8, #3984]
  40dccc:	adrp	x1, 419000 <ferror@plt+0x16700>
  40dcd0:	mov	x2, x0
  40dcd4:	add	x1, x1, #0xd88
  40dcd8:	ldr	x8, [x8]
  40dcdc:	mov	x29, sp
  40dce0:	mov	x0, x8
  40dce4:	bl	4028c0 <fprintf@plt>
  40dce8:	mov	w0, #0xffffffff            	// #-1
  40dcec:	ldp	x29, x30, [sp], #16
  40dcf0:	ret
  40dcf4:	stp	x29, x30, [sp, #-32]!
  40dcf8:	stp	x20, x19, [sp, #16]
  40dcfc:	mov	x29, sp
  40dd00:	mov	x19, x0
  40dd04:	bl	402250 <strlen@plt>
  40dd08:	cmp	x0, #0xf
  40dd0c:	b.hi	40dd54 <ferror@plt+0xb454>  // b.pmore
  40dd10:	ldrb	w20, [x19]
  40dd14:	cbz	w20, 40dd54 <ferror@plt+0xb454>
  40dd18:	add	x19, x19, #0x1
  40dd1c:	ands	w8, w20, #0xff
  40dd20:	b.eq	40dd4c <ferror@plt+0xb44c>  // b.none
  40dd24:	cmp	w8, #0x2f
  40dd28:	b.eq	40dd54 <ferror@plt+0xb454>  // b.none
  40dd2c:	bl	4025f0 <__ctype_b_loc@plt>
  40dd30:	ldr	x8, [x0]
  40dd34:	and	x9, x20, #0xff
  40dd38:	ldrh	w8, [x8, x9, lsl #1]
  40dd3c:	tbnz	w8, #13, 40dd54 <ferror@plt+0xb454>
  40dd40:	ldrb	w20, [x19], #1
  40dd44:	ands	w8, w20, #0xff
  40dd48:	b.ne	40dd24 <ferror@plt+0xb424>  // b.any
  40dd4c:	mov	w0, wzr
  40dd50:	b	40dd58 <ferror@plt+0xb458>
  40dd54:	mov	w0, #0xffffffff            	// #-1
  40dd58:	ldp	x20, x19, [sp, #16]
  40dd5c:	ldp	x29, x30, [sp], #32
  40dd60:	ret
  40dd64:	stp	x29, x30, [sp, #-32]!
  40dd68:	stp	x20, x19, [sp, #16]
  40dd6c:	ldrb	w20, [x0]
  40dd70:	mov	x29, sp
  40dd74:	cbz	w20, 40ddb4 <ferror@plt+0xb4b4>
  40dd78:	add	x19, x0, #0x1
  40dd7c:	ands	w8, w20, #0xff
  40dd80:	b.eq	40ddac <ferror@plt+0xb4ac>  // b.none
  40dd84:	cmp	w8, #0x2f
  40dd88:	b.eq	40ddb4 <ferror@plt+0xb4b4>  // b.none
  40dd8c:	bl	4025f0 <__ctype_b_loc@plt>
  40dd90:	ldr	x8, [x0]
  40dd94:	and	x9, x20, #0xff
  40dd98:	ldrh	w8, [x8, x9, lsl #1]
  40dd9c:	tbnz	w8, #13, 40ddb4 <ferror@plt+0xb4b4>
  40dda0:	ldrb	w20, [x19], #1
  40dda4:	ands	w8, w20, #0xff
  40dda8:	b.ne	40dd84 <ferror@plt+0xb484>  // b.any
  40ddac:	mov	w0, wzr
  40ddb0:	b	40ddb8 <ferror@plt+0xb4b8>
  40ddb4:	mov	w0, #0xffffffff            	// #-1
  40ddb8:	ldp	x20, x19, [sp, #16]
  40ddbc:	ldp	x29, x30, [sp], #32
  40ddc0:	ret
  40ddc4:	stp	x29, x30, [sp, #-48]!
  40ddc8:	stp	x20, x19, [sp, #32]
  40ddcc:	mov	x20, x0
  40ddd0:	mov	x0, x1
  40ddd4:	stp	x22, x21, [sp, #16]
  40ddd8:	mov	x29, sp
  40dddc:	mov	x19, x1
  40dde0:	bl	402250 <strlen@plt>
  40dde4:	cmp	x0, #0xf
  40dde8:	b.hi	40de44 <ferror@plt+0xb544>  // b.pmore
  40ddec:	ldrb	w22, [x19]
  40ddf0:	cbz	w22, 40de44 <ferror@plt+0xb544>
  40ddf4:	mov	w21, #0x1                   	// #1
  40ddf8:	ands	w8, w22, #0xff
  40ddfc:	b.eq	40de2c <ferror@plt+0xb52c>  // b.none
  40de00:	cmp	w8, #0x2f
  40de04:	b.eq	40de44 <ferror@plt+0xb544>  // b.none
  40de08:	bl	4025f0 <__ctype_b_loc@plt>
  40de0c:	ldr	x8, [x0]
  40de10:	and	x9, x22, #0xff
  40de14:	ldrh	w8, [x8, x9, lsl #1]
  40de18:	tbnz	w8, #13, 40de44 <ferror@plt+0xb544>
  40de1c:	ldrb	w22, [x19, x21]
  40de20:	add	x21, x21, #0x1
  40de24:	ands	w8, w22, #0xff
  40de28:	b.ne	40de00 <ferror@plt+0xb500>  // b.any
  40de2c:	mov	w2, #0x10                  	// #16
  40de30:	mov	x0, x20
  40de34:	mov	x1, x19
  40de38:	bl	402800 <strncpy@plt>
  40de3c:	mov	w0, wzr
  40de40:	b	40de48 <ferror@plt+0xb548>
  40de44:	mov	w0, #0xffffffff            	// #-1
  40de48:	ldp	x20, x19, [sp, #32]
  40de4c:	ldp	x22, x21, [sp, #16]
  40de50:	ldp	x29, x30, [sp], #48
  40de54:	ret
  40de58:	stp	x29, x30, [sp, #-48]!
  40de5c:	str	x21, [sp, #16]
  40de60:	stp	x20, x19, [sp, #32]
  40de64:	mov	x29, sp
  40de68:	cbz	x1, 40dedc <ferror@plt+0xb5dc>
  40de6c:	add	x19, x1, #0x4
  40de70:	mov	x0, x19
  40de74:	bl	402250 <strlen@plt>
  40de78:	cmp	x0, #0xf
  40de7c:	b.hi	40dec4 <ferror@plt+0xb5c4>  // b.pmore
  40de80:	ldrb	w21, [x19]
  40de84:	cbz	w21, 40dec4 <ferror@plt+0xb5c4>
  40de88:	mov	w20, #0x1                   	// #1
  40de8c:	ands	w8, w21, #0xff
  40de90:	b.eq	40dec8 <ferror@plt+0xb5c8>  // b.none
  40de94:	cmp	w8, #0x2f
  40de98:	b.eq	40dec4 <ferror@plt+0xb5c4>  // b.none
  40de9c:	bl	4025f0 <__ctype_b_loc@plt>
  40dea0:	ldr	x8, [x0]
  40dea4:	and	x9, x21, #0xff
  40dea8:	ldrh	w8, [x8, x9, lsl #1]
  40deac:	tbnz	w8, #13, 40dec4 <ferror@plt+0xb5c4>
  40deb0:	ldrb	w21, [x19, x20]
  40deb4:	add	x20, x20, #0x1
  40deb8:	ands	w8, w21, #0xff
  40debc:	b.ne	40de94 <ferror@plt+0xb594>  // b.any
  40dec0:	b	40dec8 <ferror@plt+0xb5c8>
  40dec4:	mov	x19, xzr
  40dec8:	mov	x0, x19
  40decc:	ldp	x20, x19, [sp, #32]
  40ded0:	ldr	x21, [sp, #16]
  40ded4:	ldp	x29, x30, [sp], #48
  40ded8:	ret
  40dedc:	adrp	x8, 42b000 <ferror@plt+0x28700>
  40dee0:	ldr	x8, [x8, #3984]
  40dee4:	mov	w19, w0
  40dee8:	adrp	x1, 419000 <ferror@plt+0x16700>
  40deec:	add	x1, x1, #0xda1
  40def0:	ldr	x0, [x8]
  40def4:	mov	w2, w19
  40def8:	bl	4028c0 <fprintf@plt>
  40defc:	mov	w0, w19
  40df00:	bl	411010 <ferror@plt+0xe710>
  40df04:	mov	x19, x0
  40df08:	b	40de70 <ferror@plt+0xb570>
  40df0c:	ldrb	w9, [x0]
  40df10:	cbz	w9, 40df54 <ferror@plt+0xb654>
  40df14:	ldrb	w10, [x1]
  40df18:	mov	x8, x0
  40df1c:	mov	w0, #0x1                   	// #1
  40df20:	cbz	w10, 40df50 <ferror@plt+0xb650>
  40df24:	cmp	w9, w10
  40df28:	b.ne	40df50 <ferror@plt+0xb650>  // b.any
  40df2c:	add	x8, x8, #0x1
  40df30:	add	x9, x1, #0x1
  40df34:	ldrb	w11, [x9], #1
  40df38:	ldrb	w10, [x8], #1
  40df3c:	cbz	w11, 40df48 <ferror@plt+0xb648>
  40df40:	cmp	w10, w11
  40df44:	b.eq	40df34 <ferror@plt+0xb634>  // b.none
  40df48:	cmp	w10, #0x0
  40df4c:	cset	w0, ne  // ne = any
  40df50:	ret
  40df54:	mov	w0, #0x1                   	// #1
  40df58:	ret
  40df5c:	stp	x29, x30, [sp, #-48]!
  40df60:	stp	x22, x21, [sp, #16]
  40df64:	stp	x20, x19, [sp, #32]
  40df68:	mov	w21, w2
  40df6c:	mov	x19, x1
  40df70:	asr	w22, w2, #5
  40df74:	mov	x20, x0
  40df78:	mov	x29, sp
  40df7c:	cbz	w22, 40dfa0 <ferror@plt+0xb6a0>
  40df80:	lsl	w8, w22, #2
  40df84:	add	x1, x19, #0x8
  40df88:	add	x0, x20, #0x8
  40df8c:	sxtw	x2, w8
  40df90:	bl	4024d0 <bcmp@plt>
  40df94:	cbz	w0, 40dfa0 <ferror@plt+0xb6a0>
  40df98:	mov	w0, #0xffffffff            	// #-1
  40df9c:	b	40dfe4 <ferror@plt+0xb6e4>
  40dfa0:	and	w8, w21, #0x1f
  40dfa4:	cbz	w8, 40dfe0 <ferror@plt+0xb6e0>
  40dfa8:	sbfiz	x9, x22, #2, #32
  40dfac:	add	x10, x20, x9
  40dfb0:	add	x9, x19, x9
  40dfb4:	ldr	w10, [x10, #8]
  40dfb8:	ldr	w9, [x9, #8]
  40dfbc:	neg	w8, w8
  40dfc0:	mov	w11, #0xffffffff            	// #-1
  40dfc4:	lsl	w8, w11, w8
  40dfc8:	rev	w8, w8
  40dfcc:	eor	w9, w9, w10
  40dfd0:	tst	w9, w8
  40dfd4:	b.eq	40dfe0 <ferror@plt+0xb6e0>  // b.none
  40dfd8:	mov	w0, #0x1                   	// #1
  40dfdc:	b	40dfe4 <ferror@plt+0xb6e4>
  40dfe0:	mov	w0, wzr
  40dfe4:	ldp	x20, x19, [sp, #32]
  40dfe8:	ldp	x22, x21, [sp, #16]
  40dfec:	ldp	x29, x30, [sp], #48
  40dff0:	ret
  40dff4:	sub	sp, sp, #0x140
  40dff8:	stp	x29, x30, [sp, #272]
  40dffc:	stp	x28, x21, [sp, #288]
  40e000:	stp	x20, x19, [sp, #304]
  40e004:	add	x29, sp, #0x110
  40e008:	cbz	x1, 40e1d8 <ferror@plt+0xb8d8>
  40e00c:	ldrh	w8, [x0, #6]
  40e010:	mov	x19, x0
  40e014:	cbz	w8, 40e1d8 <ferror@plt+0xb8d8>
  40e018:	ldrsh	w20, [x19, #4]
  40e01c:	cmp	w20, #0x1
  40e020:	b.lt	40e1d8 <ferror@plt+0xb8d8>  // b.tstop
  40e024:	ldrh	w9, [x1], #4
  40e028:	mov	w0, #0xffffffff            	// #-1
  40e02c:	sub	w9, w9, #0x6
  40e030:	ror	w9, w9, #1
  40e034:	cmp	w9, #0x7
  40e038:	b.hi	40e1dc <ferror@plt+0xb8dc>  // b.pmore
  40e03c:	adrp	x10, 419000 <ferror@plt+0x16700>
  40e040:	add	x10, x10, #0xaa1
  40e044:	adr	x11, 40e054 <ferror@plt+0xb754>
  40e048:	ldrb	w12, [x10, x9]
  40e04c:	add	x11, x11, x12, lsl #2
  40e050:	br	x11
  40e054:	mov	w9, #0xc                   	// #12
  40e058:	mov	w10, #0x2                   	// #2
  40e05c:	strh	w9, [sp, #14]
  40e060:	strh	w10, [sp, #10]
  40e064:	ldrh	w10, [x1]
  40e068:	strh	w10, [sp, #16]
  40e06c:	cmp	w9, w8
  40e070:	b.ne	40e188 <ferror@plt+0xb888>  // b.any
  40e074:	b	40e0e8 <ferror@plt+0xb7e8>
  40e078:	mov	w9, #0x2                   	// #2
  40e07c:	mov	w10, #0x4                   	// #4
  40e080:	strh	w9, [sp, #14]
  40e084:	strh	w10, [sp, #10]
  40e088:	ldr	w10, [x1]
  40e08c:	str	w10, [sp, #16]
  40e090:	cmp	w9, w8
  40e094:	b.ne	40e188 <ferror@plt+0xb888>  // b.any
  40e098:	b	40e0e8 <ferror@plt+0xb7e8>
  40e09c:	mov	w9, #0x4                   	// #4
  40e0a0:	mov	w10, #0xa                   	// #10
  40e0a4:	strh	w9, [sp, #14]
  40e0a8:	strh	w10, [sp, #10]
  40e0ac:	ldrh	w10, [x1, #8]
  40e0b0:	ldr	x11, [x1]
  40e0b4:	strh	w10, [sp, #24]
  40e0b8:	str	x11, [sp, #16]
  40e0bc:	cmp	w9, w8
  40e0c0:	b.eq	40e0e8 <ferror@plt+0xb7e8>  // b.none
  40e0c4:	b	40e188 <ferror@plt+0xb888>
  40e0c8:	mov	w9, #0xa                   	// #10
  40e0cc:	mov	w10, #0x10                  	// #16
  40e0d0:	strh	w9, [sp, #14]
  40e0d4:	strh	w10, [sp, #10]
  40e0d8:	ldr	q0, [x1]
  40e0dc:	stur	q0, [sp, #16]
  40e0e0:	cmp	w9, w8
  40e0e4:	b.ne	40e188 <ferror@plt+0xb888>  // b.any
  40e0e8:	and	w8, w8, #0xf
  40e0ec:	and	x9, x20, #0xffff
  40e0f0:	mov	w10, #0xffff                	// #65535
  40e0f4:	cmp	w8, #0xa
  40e0f8:	strh	w10, [sp, #12]
  40e0fc:	strh	wzr, [sp, #8]
  40e100:	b.eq	40e124 <ferror@plt+0xb824>  // b.none
  40e104:	cmp	w8, #0x2
  40e108:	b.ne	40e168 <ferror@plt+0xb868>  // b.any
  40e10c:	ldr	w8, [sp, #16]
  40e110:	cbz	w8, 40e160 <ferror@plt+0xb860>
  40e114:	and	w8, w8, #0xf0
  40e118:	cmp	w8, #0xe0
  40e11c:	b.eq	40e138 <ferror@plt+0xb838>  // b.none
  40e120:	b	40e158 <ferror@plt+0xb858>
  40e124:	ldr	w8, [sp, #16]
  40e128:	cbz	w8, 40e140 <ferror@plt+0xb840>
  40e12c:	mvn	w8, w8
  40e130:	tst	w8, #0xff
  40e134:	b.ne	40e158 <ferror@plt+0xb858>  // b.any
  40e138:	mov	w8, #0xa                   	// #10
  40e13c:	b	40e164 <ferror@plt+0xb864>
  40e140:	ldr	w8, [sp, #20]
  40e144:	cbnz	w8, 40e158 <ferror@plt+0xb858>
  40e148:	ldr	w8, [sp, #24]
  40e14c:	cbnz	w8, 40e158 <ferror@plt+0xb858>
  40e150:	ldr	w8, [sp, #28]
  40e154:	cbz	w8, 40e160 <ferror@plt+0xb860>
  40e158:	mov	w8, #0x2                   	// #2
  40e15c:	b	40e164 <ferror@plt+0xb864>
  40e160:	mov	w8, #0x6                   	// #6
  40e164:	strh	w8, [sp, #8]
  40e168:	lsr	x21, x9, #5
  40e16c:	cbz	w21, 40e190 <ferror@plt+0xb890>
  40e170:	add	x8, sp, #0x8
  40e174:	add	x1, x19, #0x8
  40e178:	add	x0, x8, #0x8
  40e17c:	lsl	x2, x21, #2
  40e180:	bl	4024d0 <bcmp@plt>
  40e184:	cbz	w0, 40e190 <ferror@plt+0xb890>
  40e188:	mov	w0, #0xffffffff            	// #-1
  40e18c:	b	40e1dc <ferror@plt+0xb8dc>
  40e190:	and	w8, w20, #0xffff
  40e194:	and	w8, w8, #0x1f
  40e198:	cbz	w8, 40e1d8 <ferror@plt+0xb8d8>
  40e19c:	lsl	x9, x21, #2
  40e1a0:	add	x10, sp, #0x8
  40e1a4:	add	x10, x10, x9
  40e1a8:	add	x9, x19, x9
  40e1ac:	ldr	w10, [x10, #8]
  40e1b0:	ldr	w9, [x9, #8]
  40e1b4:	neg	w8, w8
  40e1b8:	mov	w11, #0xffffffff            	// #-1
  40e1bc:	lsl	w8, w11, w8
  40e1c0:	rev	w8, w8
  40e1c4:	eor	w9, w9, w10
  40e1c8:	tst	w9, w8
  40e1cc:	b.eq	40e1d8 <ferror@plt+0xb8d8>  // b.none
  40e1d0:	mov	w0, #0x1                   	// #1
  40e1d4:	b	40e1dc <ferror@plt+0xb8dc>
  40e1d8:	mov	w0, wzr
  40e1dc:	ldp	x20, x19, [sp, #304]
  40e1e0:	ldp	x28, x21, [sp, #288]
  40e1e4:	ldp	x29, x30, [sp, #272]
  40e1e8:	add	sp, sp, #0x140
  40e1ec:	ret
  40e1f0:	stp	x29, x30, [sp, #-64]!
  40e1f4:	str	x28, [sp, #16]
  40e1f8:	stp	x22, x21, [sp, #32]
  40e1fc:	stp	x20, x19, [sp, #48]
  40e200:	mov	x29, sp
  40e204:	sub	sp, sp, #0x400
  40e208:	adrp	x0, 419000 <ferror@plt+0x16700>
  40e20c:	add	x0, x0, #0xdcd
  40e210:	bl	402870 <getenv@plt>
  40e214:	cbz	x0, 40e234 <ferror@plt+0xb934>
  40e218:	mov	w2, #0xa                   	// #10
  40e21c:	mov	x1, xzr
  40e220:	bl	402600 <strtol@plt>
  40e224:	cmp	w0, #0x0
  40e228:	mov	w8, #0x64                  	// #100
  40e22c:	csel	w19, w8, w0, eq  // eq = none
  40e230:	b	40e2d8 <ferror@plt+0xb9d8>
  40e234:	adrp	x0, 419000 <ferror@plt+0x16700>
  40e238:	add	x0, x0, #0xdd0
  40e23c:	bl	402870 <getenv@plt>
  40e240:	cbz	x0, 40e254 <ferror@plt+0xb954>
  40e244:	adrp	x2, 418000 <ferror@plt+0x15700>
  40e248:	mov	x3, x0
  40e24c:	add	x2, x2, #0xa19
  40e250:	b	40e270 <ferror@plt+0xb970>
  40e254:	adrp	x0, 417000 <ferror@plt+0x14700>
  40e258:	add	x0, x0, #0xa5d
  40e25c:	bl	402870 <getenv@plt>
  40e260:	cbz	x0, 40e2f4 <ferror@plt+0xb9f4>
  40e264:	adrp	x2, 419000 <ferror@plt+0x16700>
  40e268:	mov	x3, x0
  40e26c:	add	x2, x2, #0xde0
  40e270:	mov	x0, sp
  40e274:	mov	w1, #0x3ff                 	// #1023
  40e278:	bl	4023a0 <snprintf@plt>
  40e27c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40e280:	add	x1, x1, #0x5ae
  40e284:	mov	x0, sp
  40e288:	bl	402720 <fopen64@plt>
  40e28c:	cbz	x0, 40e2d4 <ferror@plt+0xb9d4>
  40e290:	adrp	x1, 419000 <ferror@plt+0x16700>
  40e294:	add	x1, x1, #0xdff
  40e298:	add	x2, x29, #0x1c
  40e29c:	add	x3, x29, #0x18
  40e2a0:	mov	x20, x0
  40e2a4:	bl	402430 <__isoc99_fscanf@plt>
  40e2a8:	ldp	w19, w22, [x29, #24]
  40e2ac:	mov	w21, w0
  40e2b0:	mov	x0, x20
  40e2b4:	bl	4023e0 <fclose@plt>
  40e2b8:	cmp	w21, #0x2
  40e2bc:	b.ne	40e2d4 <ferror@plt+0xb9d4>  // b.any
  40e2c0:	mov	w8, #0x4240                	// #16960
  40e2c4:	movk	w8, #0xf, lsl #16
  40e2c8:	cmp	w22, w8
  40e2cc:	b.ne	40e2d4 <ferror@plt+0xb9d4>  // b.any
  40e2d0:	cbnz	w19, 40e2d8 <ferror@plt+0xb9d8>
  40e2d4:	mov	w19, #0x64                  	// #100
  40e2d8:	mov	w0, w19
  40e2dc:	add	sp, sp, #0x400
  40e2e0:	ldp	x20, x19, [sp, #48]
  40e2e4:	ldp	x22, x21, [sp, #32]
  40e2e8:	ldr	x28, [sp, #16]
  40e2ec:	ldp	x29, x30, [sp], #64
  40e2f0:	ret
  40e2f4:	adrp	x8, 419000 <ferror@plt+0x16700>
  40e2f8:	add	x8, x8, #0xdee
  40e2fc:	ldr	q0, [x8]
  40e300:	strb	wzr, [sp, #16]
  40e304:	str	q0, [sp]
  40e308:	b	40e27c <ferror@plt+0xb97c>
  40e30c:	stp	x29, x30, [sp, #-16]!
  40e310:	mov	w0, #0x2                   	// #2
  40e314:	mov	x29, sp
  40e318:	bl	402760 <sysconf@plt>
  40e31c:	ldp	x29, x30, [sp], #16
  40e320:	ret
  40e324:	sub	w9, w0, #0x2
  40e328:	cmp	w9, #0x1a
  40e32c:	b.hi	40e37c <ferror@plt+0xba7c>  // b.pmore
  40e330:	adrp	x10, 419000 <ferror@plt+0x16700>
  40e334:	add	x10, x10, #0xaa9
  40e338:	adr	x11, 40e34c <ferror@plt+0xba4c>
  40e33c:	ldrb	w12, [x10, x9]
  40e340:	add	x11, x11, x12, lsl #2
  40e344:	mov	x8, x2
  40e348:	br	x11
  40e34c:	mov	x1, x8
  40e350:	mov	x2, x3
  40e354:	mov	w3, w4
  40e358:	b	4028e0 <inet_ntop@plt>
  40e35c:	ldrh	w9, [x8]
  40e360:	cmp	w9, #0xa
  40e364:	b.eq	40e3ac <ferror@plt+0xbaac>  // b.none
  40e368:	cmp	w9, #0x2
  40e36c:	b.ne	40e37c <ferror@plt+0xba7c>  // b.any
  40e370:	add	x1, x8, #0x4
  40e374:	mov	w0, #0x2                   	// #2
  40e378:	b	40e350 <ferror@plt+0xba50>
  40e37c:	adrp	x0, 418000 <ferror@plt+0x15700>
  40e380:	add	x0, x0, #0xa27
  40e384:	ret
  40e388:	mov	w2, #0xffff                	// #65535
  40e38c:	mov	x0, x8
  40e390:	b	41166c <ferror@plt+0xed6c>
  40e394:	sxtw	x9, w4
  40e398:	mov	w0, #0x1c                  	// #28
  40e39c:	mov	x1, x8
  40e3a0:	mov	x2, x3
  40e3a4:	mov	x3, x9
  40e3a8:	b	412b28 <ferror@plt+0x10228>
  40e3ac:	add	x1, x8, #0x8
  40e3b0:	mov	w0, #0xa                   	// #10
  40e3b4:	b	40e350 <ferror@plt+0xba50>
  40e3b8:	adrp	x3, 432000 <stdin@@GLIBC_2.17+0x2238>
  40e3bc:	add	x3, x3, #0xb70
  40e3c0:	mov	w4, #0x100                 	// #256
  40e3c4:	b	40e324 <ferror@plt+0xba24>
  40e3c8:	stp	x29, x30, [sp, #-32]!
  40e3cc:	adrp	x1, 417000 <ferror@plt+0x14700>
  40e3d0:	add	x1, x1, #0x814
  40e3d4:	str	x19, [sp, #16]
  40e3d8:	mov	x29, sp
  40e3dc:	mov	x19, x0
  40e3e0:	bl	4025e0 <strcmp@plt>
  40e3e4:	cbz	w0, 40e458 <ferror@plt+0xbb58>
  40e3e8:	adrp	x1, 417000 <ferror@plt+0x14700>
  40e3ec:	add	x1, x1, #0x819
  40e3f0:	mov	x0, x19
  40e3f4:	bl	4025e0 <strcmp@plt>
  40e3f8:	cbz	w0, 40e460 <ferror@plt+0xbb60>
  40e3fc:	adrp	x1, 419000 <ferror@plt+0x16700>
  40e400:	add	x1, x1, #0x37b
  40e404:	mov	x0, x19
  40e408:	bl	4025e0 <strcmp@plt>
  40e40c:	cbz	w0, 40e468 <ferror@plt+0xbb68>
  40e410:	adrp	x1, 419000 <ferror@plt+0x16700>
  40e414:	add	x1, x1, #0xe12
  40e418:	mov	x0, x19
  40e41c:	bl	4025e0 <strcmp@plt>
  40e420:	cbz	w0, 40e470 <ferror@plt+0xbb70>
  40e424:	adrp	x1, 419000 <ferror@plt+0x16700>
  40e428:	add	x1, x1, #0xe16
  40e42c:	mov	x0, x19
  40e430:	bl	4025e0 <strcmp@plt>
  40e434:	cbz	w0, 40e478 <ferror@plt+0xbb78>
  40e438:	adrp	x1, 419000 <ferror@plt+0x16700>
  40e43c:	add	x1, x1, #0xe1b
  40e440:	mov	x0, x19
  40e444:	bl	4025e0 <strcmp@plt>
  40e448:	cmp	w0, #0x0
  40e44c:	mov	w8, #0x7                   	// #7
  40e450:	csel	w0, w8, wzr, eq  // eq = none
  40e454:	b	40e47c <ferror@plt+0xbb7c>
  40e458:	mov	w0, #0x2                   	// #2
  40e45c:	b	40e47c <ferror@plt+0xbb7c>
  40e460:	mov	w0, #0xa                   	// #10
  40e464:	b	40e47c <ferror@plt+0xbb7c>
  40e468:	mov	w0, #0x11                  	// #17
  40e46c:	b	40e47c <ferror@plt+0xbb7c>
  40e470:	mov	w0, #0x4                   	// #4
  40e474:	b	40e47c <ferror@plt+0xbb7c>
  40e478:	mov	w0, #0x1c                  	// #28
  40e47c:	ldr	x19, [sp, #16]
  40e480:	ldp	x29, x30, [sp], #32
  40e484:	ret
  40e488:	sub	w8, w0, #0x2
  40e48c:	cmp	w8, #0x1a
  40e490:	b.hi	40e4c0 <ferror@plt+0xbbc0>  // b.pmore
  40e494:	adrp	x9, 419000 <ferror@plt+0x16700>
  40e498:	add	x9, x9, #0xac4
  40e49c:	adr	x10, 40e4b4 <ferror@plt+0xbbb4>
  40e4a0:	ldrb	w11, [x9, x8]
  40e4a4:	add	x10, x10, x11, lsl #2
  40e4a8:	adrp	x0, 417000 <ferror@plt+0x14700>
  40e4ac:	add	x0, x0, #0x814
  40e4b0:	br	x10
  40e4b4:	adrp	x0, 419000 <ferror@plt+0x16700>
  40e4b8:	add	x0, x0, #0xe12
  40e4bc:	ret
  40e4c0:	adrp	x0, 418000 <ferror@plt+0x15700>
  40e4c4:	add	x0, x0, #0xa27
  40e4c8:	ret
  40e4cc:	adrp	x0, 419000 <ferror@plt+0x16700>
  40e4d0:	add	x0, x0, #0xe1b
  40e4d4:	ret
  40e4d8:	adrp	x0, 417000 <ferror@plt+0x14700>
  40e4dc:	add	x0, x0, #0x819
  40e4e0:	ret
  40e4e4:	adrp	x0, 419000 <ferror@plt+0x16700>
  40e4e8:	add	x0, x0, #0x37b
  40e4ec:	ret
  40e4f0:	adrp	x0, 419000 <ferror@plt+0x16700>
  40e4f4:	add	x0, x0, #0xe16
  40e4f8:	ret
  40e4fc:	sub	sp, sp, #0x70
  40e500:	stp	x29, x30, [sp, #16]
  40e504:	stp	x28, x27, [sp, #32]
  40e508:	stp	x26, x25, [sp, #48]
  40e50c:	stp	x24, x23, [sp, #64]
  40e510:	stp	x22, x21, [sp, #80]
  40e514:	stp	x20, x19, [sp, #96]
  40e518:	adrp	x8, 42b000 <ferror@plt+0x28700>
  40e51c:	ldr	x8, [x8, #4064]
  40e520:	mov	x21, x2
  40e524:	mov	w22, w0
  40e528:	add	x29, sp, #0x10
  40e52c:	ldr	w8, [x8]
  40e530:	cbz	w8, 40e564 <ferror@plt+0xbc64>
  40e534:	cmp	w1, #0x0
  40e538:	b.le	40e56c <ferror@plt+0xbc6c>
  40e53c:	cmp	w22, #0xa
  40e540:	mov	w12, w1
  40e544:	mov	w8, w1
  40e548:	mov	w23, w22
  40e54c:	mov	x24, x21
  40e550:	b.ne	40e608 <ferror@plt+0xbd08>  // b.any
  40e554:	ldr	w8, [x21]
  40e558:	cbz	w8, 40e5b4 <ferror@plt+0xbcb4>
  40e55c:	mov	w23, #0xa                   	// #10
  40e560:	b	40e5c0 <ferror@plt+0xbcc0>
  40e564:	mov	w2, w1
  40e568:	b	40e74c <ferror@plt+0xbe4c>
  40e56c:	sub	w8, w22, #0x2
  40e570:	cmp	w8, #0x1a
  40e574:	mov	w2, wzr
  40e578:	b.hi	40e74c <ferror@plt+0xbe4c>  // b.pmore
  40e57c:	adrp	x9, 419000 <ferror@plt+0x16700>
  40e580:	add	x9, x9, #0xadf
  40e584:	adr	x10, 40e554 <ferror@plt+0xbc54>
  40e588:	ldrb	w11, [x9, x8]
  40e58c:	add	x10, x10, x11, lsl #2
  40e590:	mov	w12, #0x4                   	// #4
  40e594:	mov	w1, #0x10                  	// #16
  40e598:	mov	w8, #0x4                   	// #4
  40e59c:	mov	w23, w22
  40e5a0:	mov	x24, x21
  40e5a4:	br	x10
  40e5a8:	mov	w12, #0x2                   	// #2
  40e5ac:	mov	w8, #0x2                   	// #2
  40e5b0:	b	40e5d8 <ferror@plt+0xbcd8>
  40e5b4:	ldr	w8, [x21, #4]
  40e5b8:	mov	w23, #0xa                   	// #10
  40e5bc:	cbz	w8, 40e5e4 <ferror@plt+0xbce4>
  40e5c0:	mov	w12, w1
  40e5c4:	mov	w8, w1
  40e5c8:	mov	x24, x21
  40e5cc:	b	40e608 <ferror@plt+0xbd08>
  40e5d0:	mov	w12, #0xa                   	// #10
  40e5d4:	mov	w8, #0xa                   	// #10
  40e5d8:	mov	w23, w22
  40e5dc:	mov	x24, x21
  40e5e0:	b	40e608 <ferror@plt+0xbd08>
  40e5e4:	ldr	w8, [x21, #8]
  40e5e8:	add	x9, x21, #0xc
  40e5ec:	mov	w10, #0x4                   	// #4
  40e5f0:	mov	w11, #0x2                   	// #2
  40e5f4:	cmn	w8, #0x10, lsl #12
  40e5f8:	csel	w8, w10, w1, eq  // eq = none
  40e5fc:	csel	w23, w11, w23, eq  // eq = none
  40e600:	csel	x24, x9, x21, eq  // eq = none
  40e604:	mov	w12, w1
  40e608:	mov	w25, w8
  40e60c:	add	x8, x24, x25
  40e610:	ldur	w8, [x8, #-4]
  40e614:	mov	w9, #0xff01                	// #65281
  40e618:	movk	w9, #0xff00, lsl #16
  40e61c:	adrp	x19, 432000 <stdin@@GLIBC_2.17+0x2238>
  40e620:	mul	x9, x8, x9
  40e624:	lsr	x9, x9, #40
  40e628:	add	w9, w9, w9, lsl #8
  40e62c:	sub	w28, w8, w9
  40e630:	add	x19, x19, #0xd78
  40e634:	ldr	x20, [x19, w28, uxtw #3]
  40e638:	mov	w27, w4
  40e63c:	str	w12, [sp, #4]
  40e640:	str	x3, [sp, #8]
  40e644:	cbz	x20, 40e688 <ferror@plt+0xbd88>
  40e648:	mov	x26, x20
  40e64c:	b	40e658 <ferror@plt+0xbd58>
  40e650:	ldr	x26, [x26]
  40e654:	cbz	x26, 40e688 <ferror@plt+0xbd88>
  40e658:	ldrh	w8, [x26, #22]
  40e65c:	cmp	w23, w8
  40e660:	b.ne	40e650 <ferror@plt+0xbd50>  // b.any
  40e664:	ldrh	w8, [x26, #18]
  40e668:	cmp	w25, w8
  40e66c:	b.ne	40e650 <ferror@plt+0xbd50>  // b.any
  40e670:	add	x0, x26, #0x18
  40e674:	mov	x1, x24
  40e678:	mov	x2, x25
  40e67c:	bl	4024d0 <bcmp@plt>
  40e680:	cbnz	w0, 40e650 <ferror@plt+0xbd50>
  40e684:	b	40e70c <ferror@plt+0xbe0c>
  40e688:	mov	w0, #0x118                 	// #280
  40e68c:	bl	402400 <malloc@plt>
  40e690:	cbz	x0, 40e740 <ferror@plt+0xbe40>
  40e694:	mov	x26, x0
  40e698:	strh	w23, [x0, #22]
  40e69c:	strh	w25, [x0, #18]
  40e6a0:	str	xzr, [x0, #8]
  40e6a4:	add	x0, x0, #0x18
  40e6a8:	mov	x1, x24
  40e6ac:	mov	x2, x25
  40e6b0:	bl	402220 <memcpy@plt>
  40e6b4:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x2238>
  40e6b8:	ldr	w9, [x8, #3440]
  40e6bc:	str	x20, [x26]
  40e6c0:	str	x26, [x19, x28, lsl #3]
  40e6c4:	add	w10, w9, #0x1
  40e6c8:	str	w10, [x8, #3440]
  40e6cc:	cbnz	w9, 40e6d8 <ferror@plt+0xbdd8>
  40e6d0:	mov	w0, #0x1                   	// #1
  40e6d4:	bl	4022d0 <sethostent@plt>
  40e6d8:	adrp	x8, 42b000 <ferror@plt+0x28700>
  40e6dc:	ldr	x8, [x8, #4016]
  40e6e0:	ldr	x0, [x8]
  40e6e4:	bl	4026f0 <fflush@plt>
  40e6e8:	mov	x0, x24
  40e6ec:	mov	w1, w25
  40e6f0:	mov	w2, w23
  40e6f4:	bl	402630 <gethostbyaddr@plt>
  40e6f8:	cbz	x0, 40e70c <ferror@plt+0xbe0c>
  40e6fc:	ldr	x0, [x0]
  40e700:	bl	402510 <strdup@plt>
  40e704:	str	x0, [x26, #8]
  40e708:	b	40e710 <ferror@plt+0xbe10>
  40e70c:	ldr	x0, [x26, #8]
  40e710:	ldr	x3, [sp, #8]
  40e714:	ldr	w2, [sp, #4]
  40e718:	mov	w4, w27
  40e71c:	cbz	x0, 40e74c <ferror@plt+0xbe4c>
  40e720:	ldp	x20, x19, [sp, #96]
  40e724:	ldp	x22, x21, [sp, #80]
  40e728:	ldp	x24, x23, [sp, #64]
  40e72c:	ldp	x26, x25, [sp, #48]
  40e730:	ldp	x28, x27, [sp, #32]
  40e734:	ldp	x29, x30, [sp, #16]
  40e738:	add	sp, sp, #0x70
  40e73c:	ret
  40e740:	ldr	w2, [sp, #4]
  40e744:	ldr	x3, [sp, #8]
  40e748:	mov	w4, w27
  40e74c:	mov	w0, w22
  40e750:	mov	w1, w2
  40e754:	mov	x2, x21
  40e758:	ldp	x20, x19, [sp, #96]
  40e75c:	ldp	x22, x21, [sp, #80]
  40e760:	ldp	x24, x23, [sp, #64]
  40e764:	ldp	x26, x25, [sp, #48]
  40e768:	ldp	x28, x27, [sp, #32]
  40e76c:	ldp	x29, x30, [sp, #16]
  40e770:	add	sp, sp, #0x70
  40e774:	b	40e324 <ferror@plt+0xba24>
  40e778:	adrp	x3, 432000 <stdin@@GLIBC_2.17+0x2238>
  40e77c:	add	x3, x3, #0xc70
  40e780:	mov	w4, #0x100                 	// #256
  40e784:	b	40e4fc <ferror@plt+0xbbfc>
  40e788:	stp	x29, x30, [sp, #-80]!
  40e78c:	stp	x20, x19, [sp, #64]
  40e790:	mov	x19, x2
  40e794:	cmp	w3, #0x3
  40e798:	str	x25, [sp, #16]
  40e79c:	stp	x24, x23, [sp, #32]
  40e7a0:	stp	x22, x21, [sp, #48]
  40e7a4:	mov	x29, sp
  40e7a8:	b.lt	40e7fc <ferror@plt+0xbefc>  // b.tstop
  40e7ac:	cmp	w1, #0x1
  40e7b0:	b.lt	40e7fc <ferror@plt+0xbefc>  // b.tstop
  40e7b4:	adrp	x22, 41a000 <ferror@plt+0x17700>
  40e7b8:	mov	w20, w3
  40e7bc:	mov	x21, x0
  40e7c0:	mov	x24, xzr
  40e7c4:	mov	w25, w1
  40e7c8:	add	x22, x22, #0x2ff
  40e7cc:	mov	x23, x19
  40e7d0:	ldrb	w2, [x21, x24]
  40e7d4:	mov	x0, x23
  40e7d8:	mov	x1, x22
  40e7dc:	bl	402320 <sprintf@plt>
  40e7e0:	cmp	w20, #0x5
  40e7e4:	b.lt	40e7fc <ferror@plt+0xbefc>  // b.tstop
  40e7e8:	add	x24, x24, #0x1
  40e7ec:	add	x23, x23, #0x2
  40e7f0:	cmp	x24, x25
  40e7f4:	sub	w20, w20, #0x2
  40e7f8:	b.cc	40e7d0 <ferror@plt+0xbed0>  // b.lo, b.ul, b.last
  40e7fc:	mov	x0, x19
  40e800:	ldp	x20, x19, [sp, #64]
  40e804:	ldp	x22, x21, [sp, #48]
  40e808:	ldp	x24, x23, [sp, #32]
  40e80c:	ldr	x25, [sp, #16]
  40e810:	ldp	x29, x30, [sp], #80
  40e814:	ret
  40e818:	sub	sp, sp, #0x50
  40e81c:	stp	x29, x30, [sp, #16]
  40e820:	stp	x24, x23, [sp, #32]
  40e824:	stp	x22, x21, [sp, #48]
  40e828:	stp	x20, x19, [sp, #64]
  40e82c:	add	x29, sp, #0x10
  40e830:	mov	x20, x3
  40e834:	mov	w22, w2
  40e838:	mov	x19, x1
  40e83c:	mov	x21, x0
  40e840:	bl	402250 <strlen@plt>
  40e844:	tbnz	w0, #0, 40e8cc <ferror@plt+0xbfcc>
  40e848:	cbz	w22, 40e8d4 <ferror@plt+0xbfd4>
  40e84c:	mov	x23, xzr
  40e850:	mov	w24, w22
  40e854:	mov	x0, x21
  40e858:	bl	402250 <strlen@plt>
  40e85c:	cmp	x0, #0x2
  40e860:	b.cc	40e8d8 <ferror@plt+0xbfd8>  // b.lo, b.ul, b.last
  40e864:	add	x0, sp, #0x4
  40e868:	mov	w2, #0x2                   	// #2
  40e86c:	mov	x1, x21
  40e870:	bl	402800 <strncpy@plt>
  40e874:	strb	wzr, [sp, #6]
  40e878:	bl	402860 <__errno_location@plt>
  40e87c:	mov	x22, x0
  40e880:	str	wzr, [x0]
  40e884:	add	x0, sp, #0x4
  40e888:	add	x1, sp, #0x8
  40e88c:	mov	w2, #0x10                  	// #16
  40e890:	bl	402240 <strtoul@plt>
  40e894:	ldr	w8, [x22]
  40e898:	cbnz	w8, 40e8cc <ferror@plt+0xbfcc>
  40e89c:	cmp	w0, #0xff
  40e8a0:	b.hi	40e8cc <ferror@plt+0xbfcc>  // b.pmore
  40e8a4:	ldr	x8, [sp, #8]
  40e8a8:	ldrb	w8, [x8]
  40e8ac:	cbnz	w8, 40e8cc <ferror@plt+0xbfcc>
  40e8b0:	strb	w0, [x19, x23]
  40e8b4:	add	x23, x23, #0x1
  40e8b8:	cmp	x24, x23
  40e8bc:	add	x21, x21, #0x2
  40e8c0:	b.ne	40e854 <ferror@plt+0xbf54>  // b.any
  40e8c4:	mov	w23, w24
  40e8c8:	b	40e8d8 <ferror@plt+0xbfd8>
  40e8cc:	mov	x19, xzr
  40e8d0:	b	40e8e0 <ferror@plt+0xbfe0>
  40e8d4:	mov	w23, wzr
  40e8d8:	cbz	x20, 40e8e0 <ferror@plt+0xbfe0>
  40e8dc:	str	w23, [x20]
  40e8e0:	mov	x0, x19
  40e8e4:	ldp	x20, x19, [sp, #64]
  40e8e8:	ldp	x22, x21, [sp, #48]
  40e8ec:	ldp	x24, x23, [sp, #32]
  40e8f0:	ldp	x29, x30, [sp, #16]
  40e8f4:	add	sp, sp, #0x50
  40e8f8:	ret
  40e8fc:	cmp	w2, #0x1
  40e900:	b.lt	40e9a0 <ferror@plt+0xc0a0>  // b.tstop
  40e904:	mov	w8, w2
  40e908:	add	x9, x0, #0x1
  40e90c:	ldurb	w10, [x9, #-1]
  40e910:	sub	w11, w10, #0x41
  40e914:	cmp	w11, #0x5
  40e918:	b.hi	40e924 <ferror@plt+0xc024>  // b.pmore
  40e91c:	sub	w10, w10, #0x37
  40e920:	b	40e944 <ferror@plt+0xc044>
  40e924:	sub	w11, w10, #0x61
  40e928:	cmp	w11, #0x5
  40e92c:	b.hi	40e938 <ferror@plt+0xc038>  // b.pmore
  40e930:	sub	w10, w10, #0x57
  40e934:	b	40e944 <ferror@plt+0xc044>
  40e938:	sub	w10, w10, #0x30
  40e93c:	cmp	w10, #0x9
  40e940:	b.hi	40e9a8 <ferror@plt+0xc0a8>  // b.pmore
  40e944:	tbnz	w10, #31, 40e9a8 <ferror@plt+0xc0a8>
  40e948:	lsl	w10, w10, #4
  40e94c:	strb	w10, [x1]
  40e950:	ldrb	w11, [x9]
  40e954:	sub	w12, w11, #0x41
  40e958:	cmp	w12, #0x5
  40e95c:	b.hi	40e968 <ferror@plt+0xc068>  // b.pmore
  40e960:	sub	w11, w11, #0x37
  40e964:	b	40e988 <ferror@plt+0xc088>
  40e968:	sub	w12, w11, #0x61
  40e96c:	cmp	w12, #0x5
  40e970:	b.hi	40e97c <ferror@plt+0xc07c>  // b.pmore
  40e974:	sub	w11, w11, #0x57
  40e978:	b	40e988 <ferror@plt+0xc088>
  40e97c:	sub	w11, w11, #0x30
  40e980:	cmp	w11, #0x9
  40e984:	b.hi	40e9a8 <ferror@plt+0xc0a8>  // b.pmore
  40e988:	tbnz	w11, #31, 40e9a8 <ferror@plt+0xc0a8>
  40e98c:	orr	w10, w10, w11
  40e990:	subs	x8, x8, #0x1
  40e994:	strb	w10, [x1], #1
  40e998:	add	x9, x9, #0x2
  40e99c:	b.ne	40e90c <ferror@plt+0xc00c>  // b.any
  40e9a0:	mov	w0, wzr
  40e9a4:	ret
  40e9a8:	mov	w0, #0xffffffff            	// #-1
  40e9ac:	ret
  40e9b0:	stp	x29, x30, [sp, #-48]!
  40e9b4:	stp	x22, x21, [sp, #16]
  40e9b8:	mov	x21, x0
  40e9bc:	stp	x20, x19, [sp, #32]
  40e9c0:	mov	x19, x2
  40e9c4:	rev	w8, w21
  40e9c8:	adrp	x2, 419000 <ferror@plt+0x16700>
  40e9cc:	adrp	x4, 418000 <ferror@plt+0x15700>
  40e9d0:	mov	x20, x1
  40e9d4:	lsr	w3, w8, #16
  40e9d8:	add	x2, x2, #0xe22
  40e9dc:	add	x4, x4, #0x7f0
  40e9e0:	mov	x0, x1
  40e9e4:	mov	x1, x19
  40e9e8:	mov	x29, sp
  40e9ec:	bl	4023a0 <snprintf@plt>
  40e9f0:	tbnz	w0, #31, 40ea80 <ferror@plt+0xc180>
  40e9f4:	ubfx	x8, x21, #16, #16
  40e9f8:	mov	w22, w0
  40e9fc:	adrp	x2, 419000 <ferror@plt+0x16700>
  40ea00:	adrp	x4, 418000 <ferror@plt+0x15700>
  40ea04:	rev16	w3, w8
  40ea08:	add	x0, x20, x22
  40ea0c:	sub	x1, x19, x22
  40ea10:	add	x2, x2, #0xe22
  40ea14:	add	x4, x4, #0x7f0
  40ea18:	bl	4023a0 <snprintf@plt>
  40ea1c:	tbnz	w0, #31, 40ea80 <ferror@plt+0xc180>
  40ea20:	lsr	x8, x21, #32
  40ea24:	add	x22, x22, w0, uxtw
  40ea28:	rev	w8, w8
  40ea2c:	adrp	x2, 419000 <ferror@plt+0x16700>
  40ea30:	adrp	x4, 418000 <ferror@plt+0x15700>
  40ea34:	add	x0, x20, x22
  40ea38:	lsr	w3, w8, #16
  40ea3c:	sub	x1, x19, x22
  40ea40:	add	x2, x2, #0xe22
  40ea44:	add	x4, x4, #0x7f0
  40ea48:	bl	4023a0 <snprintf@plt>
  40ea4c:	tbnz	w0, #31, 40ea80 <ferror@plt+0xc180>
  40ea50:	lsr	x8, x21, #48
  40ea54:	add	x21, x22, w0, uxtw
  40ea58:	adrp	x2, 419000 <ferror@plt+0x16700>
  40ea5c:	adrp	x4, 418000 <ferror@plt+0x15700>
  40ea60:	rev16	w3, w8
  40ea64:	add	x0, x20, x21
  40ea68:	sub	x1, x19, x21
  40ea6c:	add	x2, x2, #0xe22
  40ea70:	add	x4, x4, #0x9ab
  40ea74:	bl	4023a0 <snprintf@plt>
  40ea78:	tbnz	w0, #31, 40ea80 <ferror@plt+0xc180>
  40ea7c:	add	w0, w0, w21
  40ea80:	ldp	x20, x19, [sp, #32]
  40ea84:	ldp	x22, x21, [sp, #16]
  40ea88:	ldp	x29, x30, [sp], #48
  40ea8c:	ret
  40ea90:	stp	x29, x30, [sp, #-64]!
  40ea94:	stp	x24, x23, [sp, #16]
  40ea98:	stp	x22, x21, [sp, #32]
  40ea9c:	stp	x20, x19, [sp, #48]
  40eaa0:	mov	x29, sp
  40eaa4:	cbz	x1, 40eb14 <ferror@plt+0xc214>
  40eaa8:	mov	x19, x2
  40eaac:	mov	x20, x1
  40eab0:	mov	x21, x0
  40eab4:	bl	4025f0 <__ctype_b_loc@plt>
  40eab8:	adrp	x23, 419000 <ferror@plt+0x16700>
  40eabc:	mov	x22, x0
  40eac0:	add	x23, x23, #0xe27
  40eac4:	b	40eae0 <ferror@plt+0xc1e0>
  40eac8:	mov	x0, x23
  40eacc:	mov	w1, w24
  40ead0:	bl	402840 <printf@plt>
  40ead4:	subs	x20, x20, #0x1
  40ead8:	add	x21, x21, #0x1
  40eadc:	b.eq	40eb14 <ferror@plt+0xc214>  // b.none
  40eae0:	ldrb	w24, [x21]
  40eae4:	cmp	x24, #0x5c
  40eae8:	b.eq	40eac8 <ferror@plt+0xc1c8>  // b.none
  40eaec:	ldr	x8, [x22]
  40eaf0:	ldrh	w8, [x8, x24, lsl #1]
  40eaf4:	tbz	w8, #14, 40eac8 <ferror@plt+0xc1c8>
  40eaf8:	mov	x0, x19
  40eafc:	mov	w1, w24
  40eb00:	bl	4026a0 <strchr@plt>
  40eb04:	cbnz	x0, 40eac8 <ferror@plt+0xc1c8>
  40eb08:	mov	w0, w24
  40eb0c:	bl	402880 <putchar@plt>
  40eb10:	b	40ead4 <ferror@plt+0xc1d4>
  40eb14:	ldp	x20, x19, [sp, #48]
  40eb18:	ldp	x22, x21, [sp, #32]
  40eb1c:	ldp	x24, x23, [sp, #16]
  40eb20:	ldp	x29, x30, [sp], #64
  40eb24:	ret
  40eb28:	sub	sp, sp, #0x60
  40eb2c:	stp	x29, x30, [sp, #64]
  40eb30:	add	x29, sp, #0x40
  40eb34:	stp	x20, x19, [sp, #80]
  40eb38:	mov	x19, x0
  40eb3c:	sub	x0, x29, #0x10
  40eb40:	mov	x1, xzr
  40eb44:	bl	402490 <gettimeofday@plt>
  40eb48:	sub	x0, x29, #0x10
  40eb4c:	bl	4023d0 <localtime@plt>
  40eb50:	adrp	x8, 42b000 <ferror@plt+0x28700>
  40eb54:	ldr	x8, [x8, #4032]
  40eb58:	mov	x3, x0
  40eb5c:	ldr	w8, [x8]
  40eb60:	cbz	w8, 40eb90 <ferror@plt+0xc290>
  40eb64:	adrp	x2, 419000 <ferror@plt+0x16700>
  40eb68:	add	x2, x2, #0xe2d
  40eb6c:	add	x0, sp, #0x8
  40eb70:	mov	w1, #0x28                  	// #40
  40eb74:	bl	402360 <strftime@plt>
  40eb78:	ldur	x3, [x29, #-8]
  40eb7c:	adrp	x1, 419000 <ferror@plt+0x16700>
  40eb80:	add	x1, x1, #0xe3f
  40eb84:	add	x2, sp, #0x8
  40eb88:	mov	x0, x19
  40eb8c:	b	40ebbc <ferror@plt+0xc2bc>
  40eb90:	mov	x0, x3
  40eb94:	bl	402780 <asctime@plt>
  40eb98:	mov	x20, x0
  40eb9c:	bl	402250 <strlen@plt>
  40eba0:	add	x8, x0, x20
  40eba4:	sturb	wzr, [x8, #-1]
  40eba8:	ldur	x3, [x29, #-8]
  40ebac:	adrp	x1, 419000 <ferror@plt+0x16700>
  40ebb0:	add	x1, x1, #0xe4b
  40ebb4:	mov	x0, x19
  40ebb8:	mov	x2, x20
  40ebbc:	bl	4028c0 <fprintf@plt>
  40ebc0:	ldp	x20, x19, [sp, #80]
  40ebc4:	ldp	x29, x30, [sp, #64]
  40ebc8:	mov	w0, wzr
  40ebcc:	add	sp, sp, #0x60
  40ebd0:	ret
  40ebd4:	sub	sp, sp, #0x70
  40ebd8:	stp	x29, x30, [sp, #64]
  40ebdc:	stp	x22, x21, [sp, #80]
  40ebe0:	stp	x20, x19, [sp, #96]
  40ebe4:	ldr	x8, [x2, #40]
  40ebe8:	mov	x20, x1
  40ebec:	mov	x19, x0
  40ebf0:	add	x29, sp, #0x40
  40ebf4:	cbz	x8, 40ec2c <ferror@plt+0xc32c>
  40ebf8:	ldr	w22, [x8, #4]
  40ebfc:	cbz	w22, 40ec34 <ferror@plt+0xc334>
  40ec00:	ldr	x8, [x2, #296]
  40ec04:	cbz	x8, 40ec60 <ferror@plt+0xc360>
  40ec08:	bl	411fdc <ferror@plt+0xf6dc>
  40ec0c:	tbz	w0, #0, 40ecac <ferror@plt+0xc3ac>
  40ec10:	adrp	x2, 419000 <ferror@plt+0x16700>
  40ec14:	add	x2, x2, #0xe63
  40ec18:	mov	w0, #0x2                   	// #2
  40ec1c:	mov	w1, #0x6                   	// #6
  40ec20:	mov	x3, xzr
  40ec24:	mov	w4, w22
  40ec28:	bl	412104 <ferror@plt+0xf804>
  40ec2c:	mov	w22, wzr
  40ec30:	b	40ecf0 <ferror@plt+0xc3f0>
  40ec34:	bl	411fdc <ferror@plt+0xf6dc>
  40ec38:	tbz	w0, #0, 40ecc4 <ferror@plt+0xc3c4>
  40ec3c:	adrp	x2, 419000 <ferror@plt+0x16700>
  40ec40:	add	x2, x2, #0x37b
  40ec44:	mov	w0, #0x2                   	// #2
  40ec48:	mov	w1, #0x6                   	// #6
  40ec4c:	mov	x3, xzr
  40ec50:	mov	x4, xzr
  40ec54:	bl	4127a4 <ferror@plt+0xfea4>
  40ec58:	mov	w22, wzr
  40ec5c:	b	40ecf0 <ferror@plt+0xc3f0>
  40ec60:	mov	w0, w22
  40ec64:	bl	41104c <ferror@plt+0xe74c>
  40ec68:	mov	x21, x0
  40ec6c:	bl	411fdc <ferror@plt+0xf6dc>
  40ec70:	tbz	w0, #0, 40ec94 <ferror@plt+0xc394>
  40ec74:	adrp	x2, 419000 <ferror@plt+0x16700>
  40ec78:	add	x2, x2, #0x37b
  40ec7c:	mov	w0, #0x2                   	// #2
  40ec80:	mov	w1, #0x6                   	// #6
  40ec84:	mov	x3, xzr
  40ec88:	mov	x4, x21
  40ec8c:	bl	412564 <ferror@plt+0xfc64>
  40ec90:	mov	x21, xzr
  40ec94:	mov	w0, w22
  40ec98:	bl	411270 <ferror@plt+0xe970>
  40ec9c:	mvn	w8, w0
  40eca0:	and	w22, w8, #0x1
  40eca4:	cbnz	x21, 40ecd0 <ferror@plt+0xc3d0>
  40eca8:	b	40ecf0 <ferror@plt+0xc3f0>
  40ecac:	mov	w0, w22
  40ecb0:	bl	411010 <ferror@plt+0xe710>
  40ecb4:	mov	x21, x0
  40ecb8:	mov	w22, wzr
  40ecbc:	cbnz	x21, 40ecd0 <ferror@plt+0xc3d0>
  40ecc0:	b	40ecf0 <ferror@plt+0xc3f0>
  40ecc4:	adrp	x21, 419000 <ferror@plt+0x16700>
  40ecc8:	mov	w22, wzr
  40eccc:	add	x21, x21, #0xe6e
  40ecd0:	adrp	x2, 419000 <ferror@plt+0x16700>
  40ecd4:	add	x2, x2, #0xe73
  40ecd8:	mov	x0, sp
  40ecdc:	mov	w1, #0x40                  	// #64
  40ece0:	mov	x3, x20
  40ece4:	mov	x4, x21
  40ece8:	bl	4023a0 <snprintf@plt>
  40ecec:	mov	x20, sp
  40ecf0:	adrp	x2, 419000 <ferror@plt+0x16700>
  40ecf4:	add	x2, x2, #0xe79
  40ecf8:	mov	w0, #0x4                   	// #4
  40ecfc:	mov	w1, wzr
  40ed00:	mov	x3, x19
  40ed04:	mov	x4, x20
  40ed08:	bl	412564 <ferror@plt+0xfc64>
  40ed0c:	mov	w0, w22
  40ed10:	ldp	x20, x19, [sp, #96]
  40ed14:	ldp	x22, x21, [sp, #80]
  40ed18:	ldp	x29, x30, [sp, #64]
  40ed1c:	add	sp, sp, #0x70
  40ed20:	ret
  40ed24:	sub	sp, sp, #0x70
  40ed28:	stp	x22, x21, [sp, #80]
  40ed2c:	mov	x21, x2
  40ed30:	mov	w2, #0xa                   	// #10
  40ed34:	mov	x3, x21
  40ed38:	stp	x29, x30, [sp, #16]
  40ed3c:	stp	x28, x27, [sp, #32]
  40ed40:	stp	x26, x25, [sp, #48]
  40ed44:	stp	x24, x23, [sp, #64]
  40ed48:	stp	x20, x19, [sp, #96]
  40ed4c:	add	x29, sp, #0x10
  40ed50:	mov	x19, x1
  40ed54:	mov	x22, x0
  40ed58:	bl	402890 <__getdelim@plt>
  40ed5c:	mov	x20, x0
  40ed60:	tbnz	x0, #63, 40eeb4 <ferror@plt+0xc5b4>
  40ed64:	adrp	x28, 42b000 <ferror@plt+0x28700>
  40ed68:	ldr	x28, [x28, #3992]
  40ed6c:	mov	w1, #0x23                  	// #35
  40ed70:	ldr	w8, [x28]
  40ed74:	add	w8, w8, #0x1
  40ed78:	str	w8, [x28]
  40ed7c:	ldr	x23, [x22]
  40ed80:	mov	x0, x23
  40ed84:	bl	4026a0 <strchr@plt>
  40ed88:	cbz	x0, 40ed94 <ferror@plt+0xc494>
  40ed8c:	strb	wzr, [x0]
  40ed90:	ldr	x23, [x22]
  40ed94:	adrp	x1, 419000 <ferror@plt+0x16700>
  40ed98:	add	x1, x1, #0xe80
  40ed9c:	mov	x0, x23
  40eda0:	bl	4027d0 <strstr@plt>
  40eda4:	cbz	x0, 40eeb4 <ferror@plt+0xc5b4>
  40eda8:	adrp	x23, 419000 <ferror@plt+0x16700>
  40edac:	mov	x25, x0
  40edb0:	add	x23, x23, #0xe80
  40edb4:	add	x0, sp, #0x8
  40edb8:	mov	x1, sp
  40edbc:	mov	w2, #0xa                   	// #10
  40edc0:	mov	x3, x21
  40edc4:	stp	xzr, xzr, [sp]
  40edc8:	bl	402890 <__getdelim@plt>
  40edcc:	mov	x24, x0
  40edd0:	tbnz	x0, #63, 40ee64 <ferror@plt+0xc564>
  40edd4:	ldr	w8, [x28]
  40edd8:	mov	w1, #0x23                  	// #35
  40eddc:	add	w8, w8, #0x1
  40ede0:	str	w8, [x28]
  40ede4:	strb	wzr, [x25]
  40ede8:	ldr	x25, [sp, #8]
  40edec:	mov	x0, x25
  40edf0:	bl	4026a0 <strchr@plt>
  40edf4:	cbz	x0, 40ee00 <ferror@plt+0xc500>
  40edf8:	strb	wzr, [x0]
  40edfc:	ldr	x25, [sp, #8]
  40ee00:	ldr	x26, [x22]
  40ee04:	mov	x0, x26
  40ee08:	bl	402250 <strlen@plt>
  40ee0c:	mov	x27, x0
  40ee10:	mov	x0, x25
  40ee14:	bl	402250 <strlen@plt>
  40ee18:	add	x8, x27, x0
  40ee1c:	add	x1, x8, #0x1
  40ee20:	mov	x0, x26
  40ee24:	str	x1, [x19]
  40ee28:	bl	4024f0 <realloc@plt>
  40ee2c:	str	x0, [x22]
  40ee30:	cbz	x0, 40ee8c <ferror@plt+0xc58c>
  40ee34:	ldr	x1, [sp, #8]
  40ee38:	add	x8, x20, x24
  40ee3c:	sub	x20, x8, #0x2
  40ee40:	bl	402460 <strcat@plt>
  40ee44:	ldr	x0, [sp, #8]
  40ee48:	bl	402650 <free@plt>
  40ee4c:	ldr	x0, [x22]
  40ee50:	mov	x1, x23
  40ee54:	bl	4027d0 <strstr@plt>
  40ee58:	mov	x25, x0
  40ee5c:	cbnz	x0, 40edb4 <ferror@plt+0xc4b4>
  40ee60:	b	40eeb4 <ferror@plt+0xc5b4>
  40ee64:	adrp	x8, 42b000 <ferror@plt+0x28700>
  40ee68:	ldr	x8, [x8, #3984]
  40ee6c:	adrp	x0, 419000 <ferror@plt+0x16700>
  40ee70:	add	x0, x0, #0xe83
  40ee74:	mov	w1, #0x1a                  	// #26
  40ee78:	ldr	x3, [x8]
  40ee7c:	mov	w2, #0x1                   	// #1
  40ee80:	bl	4026c0 <fwrite@plt>
  40ee84:	mov	x20, x24
  40ee88:	b	40eeb4 <ferror@plt+0xc5b4>
  40ee8c:	adrp	x8, 42b000 <ferror@plt+0x28700>
  40ee90:	ldr	x8, [x8, #3984]
  40ee94:	adrp	x0, 419000 <ferror@plt+0x16700>
  40ee98:	add	x0, x0, #0xe9e
  40ee9c:	mov	w1, #0xe                   	// #14
  40eea0:	ldr	x3, [x8]
  40eea4:	mov	w2, #0x1                   	// #1
  40eea8:	bl	4026c0 <fwrite@plt>
  40eeac:	str	xzr, [x19]
  40eeb0:	mov	x20, #0xffffffffffffffff    	// #-1
  40eeb4:	mov	x0, x20
  40eeb8:	ldp	x20, x19, [sp, #96]
  40eebc:	ldp	x22, x21, [sp, #80]
  40eec0:	ldp	x24, x23, [sp, #64]
  40eec4:	ldp	x26, x25, [sp, #48]
  40eec8:	ldp	x28, x27, [sp, #32]
  40eecc:	ldp	x29, x30, [sp, #16]
  40eed0:	add	sp, sp, #0x70
  40eed4:	ret
  40eed8:	stp	x29, x30, [sp, #-64]!
  40eedc:	stp	x24, x23, [sp, #16]
  40eee0:	stp	x22, x21, [sp, #32]
  40eee4:	stp	x20, x19, [sp, #48]
  40eee8:	ldrb	w8, [x0]
  40eeec:	mov	x19, x1
  40eef0:	mov	x29, sp
  40eef4:	cbz	w8, 40ef8c <ferror@plt+0xc68c>
  40eef8:	adrp	x21, 419000 <ferror@plt+0x16700>
  40eefc:	mov	x22, x0
  40ef00:	mov	w20, wzr
  40ef04:	sub	w23, w2, #0x1
  40ef08:	add	x21, x21, #0xafa
  40ef0c:	b	40ef44 <ferror@plt+0xc644>
  40ef10:	mov	x0, x22
  40ef14:	mov	x1, x21
  40ef18:	add	w24, w20, #0x1
  40ef1c:	str	x22, [x19, w20, sxtw #3]
  40ef20:	bl	402820 <strcspn@plt>
  40ef24:	add	x0, x22, x0
  40ef28:	ldrb	w8, [x0]
  40ef2c:	mov	w20, w24
  40ef30:	cbz	w8, 40ef90 <ferror@plt+0xc690>
  40ef34:	mov	x22, x0
  40ef38:	ldrb	w8, [x22, #1]!
  40ef3c:	strb	wzr, [x0]
  40ef40:	cbz	w8, 40ef90 <ferror@plt+0xc690>
  40ef44:	mov	x0, x22
  40ef48:	mov	x1, x21
  40ef4c:	bl	402690 <strspn@plt>
  40ef50:	add	x22, x22, x0
  40ef54:	ldrb	w1, [x22]
  40ef58:	cbz	w1, 40ef90 <ferror@plt+0xc690>
  40ef5c:	cmp	w20, w23
  40ef60:	b.ge	40efac <ferror@plt+0xc6ac>  // b.tcont
  40ef64:	cmp	w1, #0x27
  40ef68:	b.eq	40ef74 <ferror@plt+0xc674>  // b.none
  40ef6c:	cmp	w1, #0x22
  40ef70:	b.ne	40ef10 <ferror@plt+0xc610>  // b.any
  40ef74:	add	x0, x22, #0x1
  40ef78:	str	x0, [x19, w20, sxtw #3]
  40ef7c:	bl	4026a0 <strchr@plt>
  40ef80:	cbz	x0, 40efc4 <ferror@plt+0xc6c4>
  40ef84:	add	w20, w20, #0x1
  40ef88:	b	40ef34 <ferror@plt+0xc634>
  40ef8c:	mov	w20, wzr
  40ef90:	str	xzr, [x19, w20, sxtw #3]
  40ef94:	mov	w0, w20
  40ef98:	ldp	x20, x19, [sp, #48]
  40ef9c:	ldp	x22, x21, [sp, #32]
  40efa0:	ldp	x24, x23, [sp, #16]
  40efa4:	ldp	x29, x30, [sp], #64
  40efa8:	ret
  40efac:	adrp	x8, 42b000 <ferror@plt+0x28700>
  40efb0:	ldr	x8, [x8, #3984]
  40efb4:	adrp	x0, 419000 <ferror@plt+0x16700>
  40efb8:	add	x0, x0, #0xead
  40efbc:	mov	w1, #0x1e                  	// #30
  40efc0:	b	40efd8 <ferror@plt+0xc6d8>
  40efc4:	adrp	x8, 42b000 <ferror@plt+0x28700>
  40efc8:	ldr	x8, [x8, #3984]
  40efcc:	adrp	x0, 419000 <ferror@plt+0x16700>
  40efd0:	add	x0, x0, #0xecc
  40efd4:	mov	w1, #0x1b                  	// #27
  40efd8:	ldr	x3, [x8]
  40efdc:	mov	w2, #0x1                   	// #1
  40efe0:	bl	4026c0 <fwrite@plt>
  40efe4:	mov	w0, #0x1                   	// #1
  40efe8:	bl	402260 <exit@plt>
  40efec:	stp	x29, x30, [sp, #-48]!
  40eff0:	str	x21, [sp, #16]
  40eff4:	stp	x20, x19, [sp, #32]
  40eff8:	ldp	w8, w19, [x1, #16]
  40effc:	mov	x29, sp
  40f000:	mov	x20, x0
  40f004:	add	x0, x29, #0x18
  40f008:	str	x8, [x29, #24]
  40f00c:	bl	4023d0 <localtime@plt>
  40f010:	bl	402780 <asctime@plt>
  40f014:	mov	x21, x0
  40f018:	bl	402250 <strlen@plt>
  40f01c:	adrp	x1, 419000 <ferror@plt+0x16700>
  40f020:	add	x8, x0, x21
  40f024:	add	x1, x1, #0xee8
  40f028:	mov	x0, x20
  40f02c:	mov	x2, x21
  40f030:	mov	x3, x19
  40f034:	sturb	wzr, [x8, #-1]
  40f038:	bl	4028c0 <fprintf@plt>
  40f03c:	ldp	x20, x19, [sp, #32]
  40f040:	ldr	x21, [sp, #16]
  40f044:	ldp	x29, x30, [sp], #48
  40f048:	ret
  40f04c:	stp	x29, x30, [sp, #-32]!
  40f050:	str	x19, [sp, #16]
  40f054:	mov	x19, x1
  40f058:	adrp	x1, 418000 <ferror@plt+0x15700>
  40f05c:	mov	w2, w0
  40f060:	add	x1, x1, #0x971
  40f064:	mov	x0, x19
  40f068:	mov	x29, sp
  40f06c:	bl	402320 <sprintf@plt>
  40f070:	mov	x0, x19
  40f074:	ldr	x19, [sp, #16]
  40f078:	ldp	x29, x30, [sp], #32
  40f07c:	ret
  40f080:	stp	x29, x30, [sp, #-48]!
  40f084:	stp	x20, x19, [sp, #32]
  40f088:	mov	x19, x0
  40f08c:	mov	x0, x1
  40f090:	str	x21, [sp, #16]
  40f094:	mov	x29, sp
  40f098:	mov	x20, x1
  40f09c:	bl	402250 <strlen@plt>
  40f0a0:	cmp	x0, #0x17
  40f0a4:	b.ne	40f2e8 <ferror@plt+0xc9e8>  // b.any
  40f0a8:	mov	x21, x20
  40f0ac:	ldrb	w8, [x21, #2]!
  40f0b0:	cmp	w8, #0x3a
  40f0b4:	b.ne	40f2e8 <ferror@plt+0xc9e8>  // b.any
  40f0b8:	ldrb	w8, [x20, #5]
  40f0bc:	cmp	w8, #0x3a
  40f0c0:	b.ne	40f2e8 <ferror@plt+0xc9e8>  // b.any
  40f0c4:	ldrb	w8, [x20, #8]
  40f0c8:	cmp	w8, #0x3a
  40f0cc:	b.ne	40f2e8 <ferror@plt+0xc9e8>  // b.any
  40f0d0:	ldrb	w8, [x20, #11]
  40f0d4:	cmp	w8, #0x3a
  40f0d8:	b.ne	40f2e8 <ferror@plt+0xc9e8>  // b.any
  40f0dc:	ldrb	w8, [x20, #14]
  40f0e0:	cmp	w8, #0x3a
  40f0e4:	b.ne	40f2e8 <ferror@plt+0xc9e8>  // b.any
  40f0e8:	ldrb	w8, [x20, #17]
  40f0ec:	cmp	w8, #0x3a
  40f0f0:	b.ne	40f2e8 <ferror@plt+0xc9e8>  // b.any
  40f0f4:	ldrb	w8, [x20, #20]
  40f0f8:	cmp	w8, #0x3a
  40f0fc:	b.ne	40f2e8 <ferror@plt+0xc9e8>  // b.any
  40f100:	add	x1, x29, #0x18
  40f104:	mov	w2, #0x10                  	// #16
  40f108:	mov	x0, x20
  40f10c:	str	xzr, [x19]
  40f110:	bl	402240 <strtoul@plt>
  40f114:	mov	x8, x0
  40f118:	cmp	x0, #0xff
  40f11c:	mov	w0, #0xffffffff            	// #-1
  40f120:	b.hi	40f2ec <ferror@plt+0xc9ec>  // b.pmore
  40f124:	ldr	x9, [x29, #24]
  40f128:	cmp	x9, x21
  40f12c:	b.ne	40f2ec <ferror@plt+0xc9ec>  // b.any
  40f130:	ldr	x9, [x19]
  40f134:	add	x0, x20, #0x3
  40f138:	add	x1, x29, #0x18
  40f13c:	mov	w2, #0x10                  	// #16
  40f140:	orr	x8, x9, x8, lsl #56
  40f144:	str	x8, [x19]
  40f148:	bl	402240 <strtoul@plt>
  40f14c:	mov	x8, x0
  40f150:	cmp	x0, #0xff
  40f154:	mov	w0, #0xffffffff            	// #-1
  40f158:	b.hi	40f2ec <ferror@plt+0xc9ec>  // b.pmore
  40f15c:	ldr	x9, [x29, #24]
  40f160:	add	x10, x20, #0x5
  40f164:	cmp	x9, x10
  40f168:	b.ne	40f2ec <ferror@plt+0xc9ec>  // b.any
  40f16c:	ldr	x9, [x19]
  40f170:	add	x0, x20, #0x6
  40f174:	add	x1, x29, #0x18
  40f178:	mov	w2, #0x10                  	// #16
  40f17c:	orr	x8, x9, x8, lsl #48
  40f180:	str	x8, [x19]
  40f184:	bl	402240 <strtoul@plt>
  40f188:	mov	x8, x0
  40f18c:	cmp	x0, #0xff
  40f190:	mov	w0, #0xffffffff            	// #-1
  40f194:	b.hi	40f2ec <ferror@plt+0xc9ec>  // b.pmore
  40f198:	ldr	x9, [x29, #24]
  40f19c:	add	x10, x20, #0x8
  40f1a0:	cmp	x9, x10
  40f1a4:	b.ne	40f2ec <ferror@plt+0xc9ec>  // b.any
  40f1a8:	ldr	x9, [x19]
  40f1ac:	add	x0, x20, #0x9
  40f1b0:	add	x1, x29, #0x18
  40f1b4:	mov	w2, #0x10                  	// #16
  40f1b8:	orr	x8, x9, x8, lsl #40
  40f1bc:	str	x8, [x19]
  40f1c0:	bl	402240 <strtoul@plt>
  40f1c4:	mov	x8, x0
  40f1c8:	cmp	x0, #0xff
  40f1cc:	mov	w0, #0xffffffff            	// #-1
  40f1d0:	b.hi	40f2ec <ferror@plt+0xc9ec>  // b.pmore
  40f1d4:	ldr	x9, [x29, #24]
  40f1d8:	add	x10, x20, #0xb
  40f1dc:	cmp	x9, x10
  40f1e0:	b.ne	40f2ec <ferror@plt+0xc9ec>  // b.any
  40f1e4:	ldr	x9, [x19]
  40f1e8:	add	x0, x20, #0xc
  40f1ec:	add	x1, x29, #0x18
  40f1f0:	mov	w2, #0x10                  	// #16
  40f1f4:	orr	x8, x9, x8, lsl #32
  40f1f8:	str	x8, [x19]
  40f1fc:	bl	402240 <strtoul@plt>
  40f200:	mov	x8, x0
  40f204:	cmp	x0, #0xff
  40f208:	mov	w0, #0xffffffff            	// #-1
  40f20c:	b.hi	40f2ec <ferror@plt+0xc9ec>  // b.pmore
  40f210:	ldr	x9, [x29, #24]
  40f214:	add	x10, x20, #0xe
  40f218:	cmp	x9, x10
  40f21c:	b.ne	40f2ec <ferror@plt+0xc9ec>  // b.any
  40f220:	ldr	x9, [x19]
  40f224:	add	x0, x20, #0xf
  40f228:	add	x1, x29, #0x18
  40f22c:	mov	w2, #0x10                  	// #16
  40f230:	orr	x8, x9, x8, lsl #24
  40f234:	str	x8, [x19]
  40f238:	bl	402240 <strtoul@plt>
  40f23c:	mov	x8, x0
  40f240:	cmp	x0, #0xff
  40f244:	mov	w0, #0xffffffff            	// #-1
  40f248:	b.hi	40f2ec <ferror@plt+0xc9ec>  // b.pmore
  40f24c:	ldr	x9, [x29, #24]
  40f250:	add	x10, x20, #0x11
  40f254:	cmp	x9, x10
  40f258:	b.ne	40f2ec <ferror@plt+0xc9ec>  // b.any
  40f25c:	ldr	x9, [x19]
  40f260:	add	x0, x20, #0x12
  40f264:	add	x1, x29, #0x18
  40f268:	mov	w2, #0x10                  	// #16
  40f26c:	orr	x8, x9, x8, lsl #16
  40f270:	str	x8, [x19]
  40f274:	bl	402240 <strtoul@plt>
  40f278:	mov	x8, x0
  40f27c:	cmp	x0, #0xff
  40f280:	mov	w0, #0xffffffff            	// #-1
  40f284:	b.hi	40f2ec <ferror@plt+0xc9ec>  // b.pmore
  40f288:	ldr	x9, [x29, #24]
  40f28c:	add	x10, x20, #0x14
  40f290:	cmp	x9, x10
  40f294:	b.ne	40f2ec <ferror@plt+0xc9ec>  // b.any
  40f298:	ldr	x9, [x19]
  40f29c:	add	x0, x20, #0x15
  40f2a0:	add	x1, x29, #0x18
  40f2a4:	mov	w2, #0x10                  	// #16
  40f2a8:	orr	x8, x9, x8, lsl #8
  40f2ac:	str	x8, [x19]
  40f2b0:	bl	402240 <strtoul@plt>
  40f2b4:	mov	x8, x0
  40f2b8:	cmp	x0, #0xff
  40f2bc:	mov	w0, #0xffffffff            	// #-1
  40f2c0:	b.hi	40f2ec <ferror@plt+0xc9ec>  // b.pmore
  40f2c4:	ldr	x9, [x29, #24]
  40f2c8:	add	x10, x20, #0x17
  40f2cc:	cmp	x9, x10
  40f2d0:	b.ne	40f2ec <ferror@plt+0xc9ec>  // b.any
  40f2d4:	ldr	x9, [x19]
  40f2d8:	mov	w0, wzr
  40f2dc:	orr	x8, x9, x8
  40f2e0:	str	x8, [x19]
  40f2e4:	b	40f2ec <ferror@plt+0xc9ec>
  40f2e8:	mov	w0, #0xffffffff            	// #-1
  40f2ec:	ldp	x20, x19, [sp, #32]
  40f2f0:	ldr	x21, [sp, #16]
  40f2f4:	ldp	x29, x30, [sp], #48
  40f2f8:	ret
  40f2fc:	cmp	w0, #0x5
  40f300:	mov	w0, w1
  40f304:	b.ne	40f31c <ferror@plt+0xca1c>  // b.any
  40f308:	cmp	w0, #0x80
  40f30c:	b.eq	40f320 <ferror@plt+0xca20>  // b.none
  40f310:	cmp	w0, #0x81
  40f314:	b.ne	40f31c <ferror@plt+0xca1c>  // b.any
  40f318:	mov	w0, #0xa                   	// #10
  40f31c:	ret
  40f320:	mov	w0, #0x2                   	// #2
  40f324:	ret
  40f328:	stp	x29, x30, [sp, #-64]!
  40f32c:	stp	x28, x23, [sp, #16]
  40f330:	stp	x22, x21, [sp, #32]
  40f334:	stp	x20, x19, [sp, #48]
  40f338:	mov	x29, sp
  40f33c:	sub	sp, sp, #0x9b0
  40f340:	ldr	x23, [x1, #184]
  40f344:	mov	x19, x0
  40f348:	cbz	x23, 40f358 <ferror@plt+0xca58>
  40f34c:	mov	w20, #0xc0                  	// #192
  40f350:	mov	x21, x19
  40f354:	b	40f368 <ferror@plt+0xca68>
  40f358:	ldr	x23, [x1, #56]
  40f35c:	cbz	x23, 40f430 <ferror@plt+0xcb30>
  40f360:	sub	x21, x29, #0x60
  40f364:	mov	w20, #0x60                  	// #96
  40f368:	ldrh	w8, [x23]
  40f36c:	sub	x22, x8, #0x4
  40f370:	subs	w8, w20, w22
  40f374:	b.le	40f38c <ferror@plt+0xca8c>
  40f378:	add	x0, x21, x22
  40f37c:	sxtw	x2, w8
  40f380:	mov	w1, wzr
  40f384:	bl	402480 <memset@plt>
  40f388:	b	40f390 <ferror@plt+0xca90>
  40f38c:	mov	x22, x20
  40f390:	add	x1, x23, #0x4
  40f394:	mov	x0, x21
  40f398:	mov	x2, x22
  40f39c:	bl	402220 <memcpy@plt>
  40f3a0:	cmp	x21, x19
  40f3a4:	b.eq	40f414 <ferror@plt+0xcb14>  // b.none
  40f3a8:	add	x8, x21, #0x60
  40f3ac:	add	x9, x21, #0x4
  40f3b0:	cmp	x8, x9
  40f3b4:	csel	x9, x8, x9, hi  // hi = pmore
  40f3b8:	mvn	x10, x21
  40f3bc:	add	x9, x9, x10
  40f3c0:	lsr	x9, x9, #2
  40f3c4:	cbz	x9, 40f3fc <ferror@plt+0xcafc>
  40f3c8:	add	x11, x9, #0x1
  40f3cc:	and	x12, x11, #0x7ffffffffffffffe
  40f3d0:	add	x9, x19, x12, lsl #3
  40f3d4:	add	x10, x21, x12, lsl #2
  40f3d8:	mov	x13, x12
  40f3dc:	ldr	d0, [x21], #8
  40f3e0:	subs	x13, x13, #0x2
  40f3e4:	uxtl	v0.2d, v0.2s
  40f3e8:	str	q0, [x19], #16
  40f3ec:	b.ne	40f3dc <ferror@plt+0xcadc>  // b.any
  40f3f0:	cmp	x11, x12
  40f3f4:	b.ne	40f404 <ferror@plt+0xcb04>  // b.any
  40f3f8:	b	40f414 <ferror@plt+0xcb14>
  40f3fc:	mov	x9, x19
  40f400:	mov	x10, x21
  40f404:	ldr	w11, [x10], #4
  40f408:	cmp	x10, x8
  40f40c:	str	x11, [x9], #8
  40f410:	b.cc	40f404 <ferror@plt+0xcb04>  // b.lo, b.ul, b.last
  40f414:	mov	w0, w20
  40f418:	add	sp, sp, #0x9b0
  40f41c:	ldp	x20, x19, [sp, #48]
  40f420:	ldp	x22, x21, [sp, #32]
  40f424:	ldp	x28, x23, [sp, #16]
  40f428:	ldp	x29, x30, [sp], #64
  40f42c:	ret
  40f430:	ldr	x2, [x1, #96]
  40f434:	cbz	x2, 40f4b8 <ferror@plt+0xcbb8>
  40f438:	ldrh	w8, [x2], #4
  40f43c:	add	x0, sp, #0x8
  40f440:	mov	w1, #0x128                 	// #296
  40f444:	sub	w3, w8, #0x4
  40f448:	bl	415814 <ferror@plt+0x12f14>
  40f44c:	ldr	x8, [sp, #32]
  40f450:	cbz	x8, 40f4b0 <ferror@plt+0xcbb0>
  40f454:	movi	v0.2d, #0x0
  40f458:	stp	q0, q0, [x19, #160]
  40f45c:	stp	q0, q0, [x19, #128]
  40f460:	stp	q0, q0, [x19, #96]
  40f464:	stp	q0, q0, [x19, #64]
  40f468:	stp	q0, q0, [x19, #32]
  40f46c:	stp	q0, q0, [x19]
  40f470:	ldur	x9, [x8, #12]
  40f474:	str	x9, [x19]
  40f478:	ldur	x9, [x8, #20]
  40f47c:	str	x9, [x19, #16]
  40f480:	ldur	x9, [x8, #44]
  40f484:	str	x9, [x19, #8]
  40f488:	ldur	x9, [x8, #52]
  40f48c:	str	x9, [x19, #24]
  40f490:	ldur	x9, [x8, #108]
  40f494:	str	x9, [x19, #32]
  40f498:	ldur	x9, [x8, #116]
  40f49c:	str	x9, [x19, #40]
  40f4a0:	ldur	x9, [x8, #188]
  40f4a4:	str	x9, [x19, #64]
  40f4a8:	ldur	x8, [x8, #252]
  40f4ac:	str	x8, [x19, #104]
  40f4b0:	mov	w20, #0xc0                  	// #192
  40f4b4:	b	40f414 <ferror@plt+0xcb14>
  40f4b8:	mov	w20, #0xffffffff            	// #-1
  40f4bc:	b	40f414 <ferror@plt+0xcb14>
  40f4c0:	stp	x29, x30, [sp, #-48]!
  40f4c4:	stp	x20, x19, [sp, #32]
  40f4c8:	mov	x19, x0
  40f4cc:	mov	x0, x1
  40f4d0:	stp	x22, x21, [sp, #16]
  40f4d4:	mov	x29, sp
  40f4d8:	mov	x22, x2
  40f4dc:	mov	x21, x1
  40f4e0:	bl	402250 <strlen@plt>
  40f4e4:	mov	x20, x0
  40f4e8:	cbz	x22, 40f50c <ferror@plt+0xcc0c>
  40f4ec:	sub	x8, x22, #0x1
  40f4f0:	cmp	x20, x8
  40f4f4:	csel	x22, x20, x8, cc  // cc = lo, ul, last
  40f4f8:	mov	x0, x19
  40f4fc:	mov	x1, x21
  40f500:	mov	x2, x22
  40f504:	bl	402220 <memcpy@plt>
  40f508:	strb	wzr, [x19, x22]
  40f50c:	mov	x0, x20
  40f510:	ldp	x20, x19, [sp, #32]
  40f514:	ldp	x22, x21, [sp, #16]
  40f518:	ldp	x29, x30, [sp], #48
  40f51c:	ret
  40f520:	stp	x29, x30, [sp, #-64]!
  40f524:	str	x23, [sp, #16]
  40f528:	stp	x22, x21, [sp, #32]
  40f52c:	stp	x20, x19, [sp, #48]
  40f530:	mov	x29, sp
  40f534:	mov	x21, x2
  40f538:	mov	x20, x1
  40f53c:	mov	x22, x0
  40f540:	bl	402250 <strlen@plt>
  40f544:	mov	x19, x0
  40f548:	cmp	x0, x21
  40f54c:	b.cs	40f58c <ferror@plt+0xcc8c>  // b.hs, b.nlast
  40f550:	mov	x0, x20
  40f554:	sub	x23, x21, x19
  40f558:	bl	402250 <strlen@plt>
  40f55c:	mov	x21, x0
  40f560:	cbz	x23, 40f598 <ferror@plt+0xcc98>
  40f564:	sub	x8, x23, #0x1
  40f568:	cmp	x21, x8
  40f56c:	add	x22, x22, x19
  40f570:	csel	x23, x21, x8, cc  // cc = lo, ul, last
  40f574:	mov	x0, x22
  40f578:	mov	x1, x20
  40f57c:	mov	x2, x23
  40f580:	bl	402220 <memcpy@plt>
  40f584:	strb	wzr, [x22, x23]
  40f588:	b	40f598 <ferror@plt+0xcc98>
  40f58c:	mov	x0, x20
  40f590:	bl	402250 <strlen@plt>
  40f594:	mov	x21, x0
  40f598:	add	x0, x21, x19
  40f59c:	ldp	x20, x19, [sp, #48]
  40f5a0:	ldp	x22, x21, [sp, #32]
  40f5a4:	ldr	x23, [sp, #16]
  40f5a8:	ldp	x29, x30, [sp], #64
  40f5ac:	ret
  40f5b0:	stp	x29, x30, [sp, #-32]!
  40f5b4:	str	x19, [sp, #16]
  40f5b8:	mov	x29, sp
  40f5bc:	bl	402330 <getuid@plt>
  40f5c0:	cbz	w0, 40f614 <ferror@plt+0xcd14>
  40f5c4:	bl	4022c0 <geteuid@plt>
  40f5c8:	cbz	w0, 40f614 <ferror@plt+0xcd14>
  40f5cc:	bl	402610 <cap_get_proc@plt>
  40f5d0:	cbz	x0, 40f620 <ferror@plt+0xcd20>
  40f5d4:	add	x3, x29, #0x1c
  40f5d8:	mov	w1, #0xc                   	// #12
  40f5dc:	mov	w2, #0x2                   	// #2
  40f5e0:	mov	x19, x0
  40f5e4:	bl	4024c0 <cap_get_flag@plt>
  40f5e8:	cbnz	w0, 40f620 <ferror@plt+0xcd20>
  40f5ec:	ldr	w8, [x29, #28]
  40f5f0:	cbnz	w8, 40f60c <ferror@plt+0xcd0c>
  40f5f4:	mov	x0, x19
  40f5f8:	bl	402740 <cap_clear@plt>
  40f5fc:	cbnz	w0, 40f620 <ferror@plt+0xcd20>
  40f600:	mov	x0, x19
  40f604:	bl	402500 <cap_set_proc@plt>
  40f608:	cbnz	w0, 40f620 <ferror@plt+0xcd20>
  40f60c:	mov	x0, x19
  40f610:	bl	402790 <cap_free@plt>
  40f614:	ldr	x19, [sp, #16]
  40f618:	ldp	x29, x30, [sp], #32
  40f61c:	ret
  40f620:	mov	w0, #0x1                   	// #1
  40f624:	bl	402260 <exit@plt>
  40f628:	sub	sp, sp, #0x40
  40f62c:	str	x21, [sp, #40]
  40f630:	mov	x21, x1
  40f634:	stp	x20, x19, [sp, #48]
  40f638:	mov	x19, x0
  40f63c:	add	x1, sp, #0x8
  40f640:	mov	x0, x21
  40f644:	str	d8, [sp, #16]
  40f648:	stp	x29, x30, [sp, #24]
  40f64c:	add	x29, sp, #0x10
  40f650:	bl	4022b0 <strtod@plt>
  40f654:	ldr	x20, [sp, #8]
  40f658:	cmp	x20, x21
  40f65c:	b.eq	40f720 <ferror@plt+0xce20>  // b.none
  40f660:	ldrb	w8, [x20]
  40f664:	mov	v8.16b, v0.16b
  40f668:	cbz	w8, 40f738 <ferror@plt+0xce38>
  40f66c:	adrp	x1, 418000 <ferror@plt+0x15700>
  40f670:	add	x1, x1, #0xa1a
  40f674:	mov	x0, x20
  40f678:	bl	4024e0 <strcasecmp@plt>
  40f67c:	cbz	w0, 40f728 <ferror@plt+0xce28>
  40f680:	adrp	x1, 419000 <ferror@plt+0x16700>
  40f684:	add	x1, x1, #0xbc2
  40f688:	mov	x0, x20
  40f68c:	bl	4024e0 <strcasecmp@plt>
  40f690:	cbz	w0, 40f728 <ferror@plt+0xce28>
  40f694:	adrp	x1, 419000 <ferror@plt+0x16700>
  40f698:	add	x1, x1, #0xbc7
  40f69c:	mov	x0, x20
  40f6a0:	bl	4024e0 <strcasecmp@plt>
  40f6a4:	cbz	w0, 40f728 <ferror@plt+0xce28>
  40f6a8:	adrp	x1, 418000 <ferror@plt+0x15700>
  40f6ac:	add	x1, x1, #0xb56
  40f6b0:	mov	x0, x20
  40f6b4:	bl	4024e0 <strcasecmp@plt>
  40f6b8:	cbz	w0, 40f75c <ferror@plt+0xce5c>
  40f6bc:	adrp	x1, 419000 <ferror@plt+0x16700>
  40f6c0:	add	x1, x1, #0xbc1
  40f6c4:	mov	x0, x20
  40f6c8:	bl	4024e0 <strcasecmp@plt>
  40f6cc:	cbz	w0, 40f75c <ferror@plt+0xce5c>
  40f6d0:	adrp	x1, 419000 <ferror@plt+0x16700>
  40f6d4:	add	x1, x1, #0xbc6
  40f6d8:	mov	x0, x20
  40f6dc:	bl	4024e0 <strcasecmp@plt>
  40f6e0:	cbz	w0, 40f75c <ferror@plt+0xce5c>
  40f6e4:	adrp	x1, 419000 <ferror@plt+0x16700>
  40f6e8:	add	x1, x1, #0xf4d
  40f6ec:	mov	x0, x20
  40f6f0:	bl	4024e0 <strcasecmp@plt>
  40f6f4:	cbz	w0, 40f738 <ferror@plt+0xce38>
  40f6f8:	adrp	x1, 419000 <ferror@plt+0x16700>
  40f6fc:	add	x1, x1, #0xefe
  40f700:	mov	x0, x20
  40f704:	bl	4024e0 <strcasecmp@plt>
  40f708:	cbz	w0, 40f738 <ferror@plt+0xce38>
  40f70c:	adrp	x1, 419000 <ferror@plt+0x16700>
  40f710:	add	x1, x1, #0xf03
  40f714:	mov	x0, x20
  40f718:	bl	4024e0 <strcasecmp@plt>
  40f71c:	cbz	w0, 40f738 <ferror@plt+0xce38>
  40f720:	mov	w0, #0xffffffff            	// #-1
  40f724:	b	40f744 <ferror@plt+0xce44>
  40f728:	mov	x8, #0x848000000000        	// #145685290680320
  40f72c:	movk	x8, #0x412e, lsl #48
  40f730:	fmov	d0, x8
  40f734:	fmul	d8, d8, d0
  40f738:	fcvtzu	w8, d8
  40f73c:	mov	w0, wzr
  40f740:	str	w8, [x19]
  40f744:	ldp	x20, x19, [sp, #48]
  40f748:	ldr	x21, [sp, #40]
  40f74c:	ldp	x29, x30, [sp, #24]
  40f750:	ldr	d8, [sp, #16]
  40f754:	add	sp, sp, #0x40
  40f758:	ret
  40f75c:	mov	x8, #0x400000000000        	// #70368744177664
  40f760:	movk	x8, #0x408f, lsl #48
  40f764:	b	40f730 <ferror@plt+0xce30>
  40f768:	stp	x29, x30, [sp, #-32]!
  40f76c:	mov	w8, #0x4240                	// #16960
  40f770:	movk	w8, #0xf, lsl #16
  40f774:	str	x19, [sp, #16]
  40f778:	mov	x19, x1
  40f77c:	cmp	w0, w8
  40f780:	ucvtf	d0, w0
  40f784:	mov	x29, sp
  40f788:	b.cc	40f7a8 <ferror@plt+0xcea8>  // b.lo, b.ul, b.last
  40f78c:	mov	x8, #0x848000000000        	// #145685290680320
  40f790:	movk	x8, #0x412e, lsl #48
  40f794:	fmov	d1, x8
  40f798:	adrp	x2, 419000 <ferror@plt+0x16700>
  40f79c:	fdiv	d0, d0, d1
  40f7a0:	add	x2, x2, #0xf2a
  40f7a4:	b	40f7cc <ferror@plt+0xcecc>
  40f7a8:	mov	w3, w0
  40f7ac:	cmp	w0, #0x3e8
  40f7b0:	b.cc	40f7dc <ferror@plt+0xcedc>  // b.lo, b.ul, b.last
  40f7b4:	mov	x8, #0x400000000000        	// #70368744177664
  40f7b8:	movk	x8, #0x408f, lsl #48
  40f7bc:	fmov	d1, x8
  40f7c0:	adrp	x2, 419000 <ferror@plt+0x16700>
  40f7c4:	fdiv	d0, d0, d1
  40f7c8:	add	x2, x2, #0xf30
  40f7cc:	mov	w1, #0x3f                  	// #63
  40f7d0:	mov	x0, x19
  40f7d4:	bl	4023a0 <snprintf@plt>
  40f7d8:	b	40f7f0 <ferror@plt+0xcef0>
  40f7dc:	adrp	x2, 419000 <ferror@plt+0x16700>
  40f7e0:	add	x2, x2, #0xf37
  40f7e4:	mov	w1, #0x3f                  	// #63
  40f7e8:	mov	x0, x19
  40f7ec:	bl	4023a0 <snprintf@plt>
  40f7f0:	mov	x0, x19
  40f7f4:	ldr	x19, [sp, #16]
  40f7f8:	ldp	x29, x30, [sp], #32
  40f7fc:	ret
  40f800:	sub	sp, sp, #0x40
  40f804:	str	x21, [sp, #40]
  40f808:	mov	x21, x1
  40f80c:	stp	x20, x19, [sp, #48]
  40f810:	mov	x19, x0
  40f814:	add	x1, sp, #0x8
  40f818:	mov	x0, x21
  40f81c:	str	d8, [sp, #16]
  40f820:	stp	x29, x30, [sp, #24]
  40f824:	add	x29, sp, #0x10
  40f828:	bl	4022b0 <strtod@plt>
  40f82c:	ldr	x20, [sp, #8]
  40f830:	cmp	x20, x21
  40f834:	b.eq	40f934 <ferror@plt+0xd034>  // b.none
  40f838:	ldrb	w8, [x20]
  40f83c:	mov	v8.16b, v0.16b
  40f840:	cbz	w8, 40f94c <ferror@plt+0xd04c>
  40f844:	adrp	x1, 418000 <ferror@plt+0x15700>
  40f848:	add	x1, x1, #0xa1a
  40f84c:	mov	x0, x20
  40f850:	bl	4024e0 <strcasecmp@plt>
  40f854:	cbz	w0, 40f93c <ferror@plt+0xd03c>
  40f858:	adrp	x1, 419000 <ferror@plt+0x16700>
  40f85c:	add	x1, x1, #0xbc2
  40f860:	mov	x0, x20
  40f864:	bl	4024e0 <strcasecmp@plt>
  40f868:	cbz	w0, 40f93c <ferror@plt+0xd03c>
  40f86c:	adrp	x1, 419000 <ferror@plt+0x16700>
  40f870:	add	x1, x1, #0xbc7
  40f874:	mov	x0, x20
  40f878:	bl	4024e0 <strcasecmp@plt>
  40f87c:	cbz	w0, 40f93c <ferror@plt+0xd03c>
  40f880:	adrp	x1, 418000 <ferror@plt+0x15700>
  40f884:	add	x1, x1, #0xb56
  40f888:	mov	x0, x20
  40f88c:	bl	4024e0 <strcasecmp@plt>
  40f890:	cbz	w0, 40f970 <ferror@plt+0xd070>
  40f894:	adrp	x1, 419000 <ferror@plt+0x16700>
  40f898:	add	x1, x1, #0xbc1
  40f89c:	mov	x0, x20
  40f8a0:	bl	4024e0 <strcasecmp@plt>
  40f8a4:	cbz	w0, 40f970 <ferror@plt+0xd070>
  40f8a8:	adrp	x1, 419000 <ferror@plt+0x16700>
  40f8ac:	add	x1, x1, #0xbc6
  40f8b0:	mov	x0, x20
  40f8b4:	bl	4024e0 <strcasecmp@plt>
  40f8b8:	cbz	w0, 40f970 <ferror@plt+0xd070>
  40f8bc:	adrp	x1, 419000 <ferror@plt+0x16700>
  40f8c0:	add	x1, x1, #0xf4d
  40f8c4:	mov	x0, x20
  40f8c8:	bl	4024e0 <strcasecmp@plt>
  40f8cc:	cbz	w0, 40f97c <ferror@plt+0xd07c>
  40f8d0:	adrp	x1, 419000 <ferror@plt+0x16700>
  40f8d4:	add	x1, x1, #0xefe
  40f8d8:	mov	x0, x20
  40f8dc:	bl	4024e0 <strcasecmp@plt>
  40f8e0:	cbz	w0, 40f97c <ferror@plt+0xd07c>
  40f8e4:	adrp	x1, 419000 <ferror@plt+0x16700>
  40f8e8:	add	x1, x1, #0xf03
  40f8ec:	mov	x0, x20
  40f8f0:	bl	4024e0 <strcasecmp@plt>
  40f8f4:	cbz	w0, 40f97c <ferror@plt+0xd07c>
  40f8f8:	adrp	x1, 41a000 <ferror@plt+0x17700>
  40f8fc:	add	x1, x1, #0x1b8
  40f900:	mov	x0, x20
  40f904:	bl	4024e0 <strcasecmp@plt>
  40f908:	cbz	w0, 40f94c <ferror@plt+0xd04c>
  40f90c:	adrp	x1, 419000 <ferror@plt+0x16700>
  40f910:	add	x1, x1, #0xf09
  40f914:	mov	x0, x20
  40f918:	bl	4024e0 <strcasecmp@plt>
  40f91c:	cbz	w0, 40f94c <ferror@plt+0xd04c>
  40f920:	adrp	x1, 419000 <ferror@plt+0x16700>
  40f924:	add	x1, x1, #0xf0e
  40f928:	mov	x0, x20
  40f92c:	bl	4024e0 <strcasecmp@plt>
  40f930:	cbz	w0, 40f94c <ferror@plt+0xd04c>
  40f934:	mov	w0, #0xffffffff            	// #-1
  40f938:	b	40f958 <ferror@plt+0xd058>
  40f93c:	mov	x8, #0xcd6500000000        	// #225833675390976
  40f940:	movk	x8, #0x41cd, lsl #48
  40f944:	fmov	d0, x8
  40f948:	fmul	d8, d8, d0
  40f94c:	fcvtzs	x8, d8
  40f950:	mov	w0, wzr
  40f954:	str	x8, [x19]
  40f958:	ldp	x20, x19, [sp, #48]
  40f95c:	ldr	x21, [sp, #40]
  40f960:	ldp	x29, x30, [sp, #24]
  40f964:	ldr	d8, [sp, #16]
  40f968:	add	sp, sp, #0x40
  40f96c:	ret
  40f970:	mov	x8, #0x848000000000        	// #145685290680320
  40f974:	movk	x8, #0x412e, lsl #48
  40f978:	b	40f944 <ferror@plt+0xd044>
  40f97c:	mov	x8, #0x400000000000        	// #70368744177664
  40f980:	movk	x8, #0x408f, lsl #48
  40f984:	b	40f944 <ferror@plt+0xd044>
  40f988:	stp	x29, x30, [sp, #-32]!
  40f98c:	mov	w8, #0xca00                	// #51712
  40f990:	movk	w8, #0x3b9a, lsl #16
  40f994:	str	x19, [sp, #16]
  40f998:	mov	x19, x1
  40f99c:	cmp	x0, x8
  40f9a0:	scvtf	d0, x0
  40f9a4:	mov	x29, sp
  40f9a8:	b.lt	40f9c8 <ferror@plt+0xd0c8>  // b.tstop
  40f9ac:	mov	x8, #0xcd6500000000        	// #225833675390976
  40f9b0:	movk	x8, #0x41cd, lsl #48
  40f9b4:	fmov	d1, x8
  40f9b8:	adrp	x2, 419000 <ferror@plt+0x16700>
  40f9bc:	fdiv	d0, d0, d1
  40f9c0:	add	x2, x2, #0xf3c
  40f9c4:	b	40fa18 <ferror@plt+0xd118>
  40f9c8:	mov	w8, #0x4240                	// #16960
  40f9cc:	movk	w8, #0xf, lsl #16
  40f9d0:	mov	x3, x0
  40f9d4:	cmp	x0, x8
  40f9d8:	b.lt	40f9f8 <ferror@plt+0xd0f8>  // b.tstop
  40f9dc:	mov	x8, #0x848000000000        	// #145685290680320
  40f9e0:	movk	x8, #0x412e, lsl #48
  40f9e4:	fmov	d1, x8
  40f9e8:	adrp	x2, 419000 <ferror@plt+0x16700>
  40f9ec:	fdiv	d0, d0, d1
  40f9f0:	add	x2, x2, #0xf42
  40f9f4:	b	40fa18 <ferror@plt+0xd118>
  40f9f8:	cmp	x3, #0x3e8
  40f9fc:	b.lt	40fa34 <ferror@plt+0xd134>  // b.tstop
  40fa00:	mov	x8, #0x400000000000        	// #70368744177664
  40fa04:	movk	x8, #0x408f, lsl #48
  40fa08:	fmov	d1, x8
  40fa0c:	adrp	x2, 419000 <ferror@plt+0x16700>
  40fa10:	fdiv	d0, d0, d1
  40fa14:	add	x2, x2, #0xf49
  40fa18:	mov	w1, #0x3f                  	// #63
  40fa1c:	mov	x0, x19
  40fa20:	bl	4023a0 <snprintf@plt>
  40fa24:	mov	x0, x19
  40fa28:	ldr	x19, [sp, #16]
  40fa2c:	ldp	x29, x30, [sp], #32
  40fa30:	ret
  40fa34:	adrp	x2, 419000 <ferror@plt+0x16700>
  40fa38:	add	x2, x2, #0xf50
  40fa3c:	mov	w1, #0x3f                  	// #63
  40fa40:	mov	x0, x19
  40fa44:	bl	4023a0 <snprintf@plt>
  40fa48:	b	40fa24 <ferror@plt+0xd124>
  40fa4c:	stp	x29, x30, [sp, #-64]!
  40fa50:	stp	x22, x21, [sp, #32]
  40fa54:	stp	x20, x19, [sp, #48]
  40fa58:	mov	w21, w2
  40fa5c:	mov	w20, w0
  40fa60:	cmp	w0, #0xff
  40fa64:	mov	x19, x1
  40fa68:	str	x23, [sp, #16]
  40fa6c:	mov	x29, sp
  40fa70:	b.hi	40fab0 <ferror@plt+0xd1b0>  // b.pmore
  40fa74:	adrp	x8, 42b000 <ferror@plt+0x28700>
  40fa78:	ldr	x8, [x8, #4008]
  40fa7c:	ldr	w8, [x8]
  40fa80:	cbnz	w8, 40fab0 <ferror@plt+0xd1b0>
  40fa84:	adrp	x22, 42d000 <in6addr_any@@GLIBC_2.17+0x1628>
  40fa88:	add	x22, x22, #0x538
  40fa8c:	ldr	x0, [x22, w20, uxtw #3]
  40fa90:	cbnz	x0, 40faac <ferror@plt+0xd1ac>
  40fa94:	adrp	x8, 433000 <stdin@@GLIBC_2.17+0x3238>
  40fa98:	ldrb	w8, [x8, #1408]
  40fa9c:	tbnz	w8, #0, 40faac <ferror@plt+0xd1ac>
  40faa0:	mov	w23, w20
  40faa4:	bl	40fae0 <ferror@plt+0xd1e0>
  40faa8:	ldr	x0, [x22, x23, lsl #3]
  40faac:	cbnz	x0, 40facc <ferror@plt+0xd1cc>
  40fab0:	adrp	x2, 419000 <ferror@plt+0x16700>
  40fab4:	sxtw	x1, w21
  40fab8:	add	x2, x2, #0x3d2
  40fabc:	mov	x0, x19
  40fac0:	mov	w3, w20
  40fac4:	bl	4023a0 <snprintf@plt>
  40fac8:	mov	x0, x19
  40facc:	ldp	x20, x19, [sp, #48]
  40fad0:	ldp	x22, x21, [sp, #32]
  40fad4:	ldr	x23, [sp, #16]
  40fad8:	ldp	x29, x30, [sp], #64
  40fadc:	ret
  40fae0:	stp	x29, x30, [sp, #-80]!
  40fae4:	str	x28, [sp, #16]
  40fae8:	stp	x24, x23, [sp, #32]
  40faec:	stp	x22, x21, [sp, #48]
  40faf0:	stp	x20, x19, [sp, #64]
  40faf4:	mov	x29, sp
  40faf8:	sub	sp, sp, #0x1, lsl #12
  40fafc:	adrp	x0, 419000 <ferror@plt+0x16700>
  40fb00:	adrp	x1, 42d000 <in6addr_any@@GLIBC_2.17+0x1628>
  40fb04:	adrp	x8, 433000 <stdin@@GLIBC_2.17+0x3238>
  40fb08:	mov	w9, #0x1                   	// #1
  40fb0c:	add	x0, x0, #0xfc4
  40fb10:	add	x1, x1, #0x538
  40fb14:	strb	w9, [x8, #1408]
  40fb18:	bl	4108b4 <ferror@plt+0xdfb4>
  40fb1c:	adrp	x0, 419000 <ferror@plt+0x16700>
  40fb20:	add	x0, x0, #0xfdc
  40fb24:	bl	402350 <opendir@plt>
  40fb28:	cbz	x0, 40fbc8 <ferror@plt+0xd2c8>
  40fb2c:	mov	x19, x0
  40fb30:	bl	402670 <readdir64@plt>
  40fb34:	cbz	x0, 40fbc0 <ferror@plt+0xd2c0>
  40fb38:	adrp	x20, 419000 <ferror@plt+0x16700>
  40fb3c:	adrp	x21, 419000 <ferror@plt+0x16700>
  40fb40:	adrp	x22, 42d000 <in6addr_any@@GLIBC_2.17+0x1628>
  40fb44:	mov	x23, x0
  40fb48:	add	x20, x20, #0xff6
  40fb4c:	add	x21, x21, #0xffc
  40fb50:	add	x22, x22, #0x538
  40fb54:	b	40fb68 <ferror@plt+0xd268>
  40fb58:	mov	x0, x19
  40fb5c:	bl	402670 <readdir64@plt>
  40fb60:	mov	x23, x0
  40fb64:	cbz	x0, 40fbc0 <ferror@plt+0xd2c0>
  40fb68:	mov	x24, x23
  40fb6c:	ldrb	w8, [x24, #19]!
  40fb70:	cmp	w8, #0x2e
  40fb74:	b.eq	40fb58 <ferror@plt+0xd258>  // b.none
  40fb78:	mov	x0, x24
  40fb7c:	bl	402250 <strlen@plt>
  40fb80:	cmp	x0, #0x6
  40fb84:	b.cc	40fb58 <ferror@plt+0xd258>  // b.lo, b.ul, b.last
  40fb88:	add	x8, x23, x0
  40fb8c:	add	x0, x8, #0xe
  40fb90:	mov	x1, x20
  40fb94:	bl	4025e0 <strcmp@plt>
  40fb98:	cbnz	w0, 40fb58 <ferror@plt+0xd258>
  40fb9c:	mov	x0, sp
  40fba0:	mov	w1, #0x1000                	// #4096
  40fba4:	mov	x2, x21
  40fba8:	mov	x3, x24
  40fbac:	bl	4023a0 <snprintf@plt>
  40fbb0:	mov	x0, sp
  40fbb4:	mov	x1, x22
  40fbb8:	bl	4108b4 <ferror@plt+0xdfb4>
  40fbbc:	b	40fb58 <ferror@plt+0xd258>
  40fbc0:	mov	x0, x19
  40fbc4:	bl	402520 <closedir@plt>
  40fbc8:	add	sp, sp, #0x1, lsl #12
  40fbcc:	ldp	x20, x19, [sp, #64]
  40fbd0:	ldp	x22, x21, [sp, #48]
  40fbd4:	ldp	x24, x23, [sp, #32]
  40fbd8:	ldr	x28, [sp, #16]
  40fbdc:	ldp	x29, x30, [sp], #80
  40fbe0:	ret
  40fbe4:	sub	sp, sp, #0x50
  40fbe8:	stp	x22, x21, [sp, #48]
  40fbec:	adrp	x22, 433000 <stdin@@GLIBC_2.17+0x3238>
  40fbf0:	ldr	x8, [x22, #1416]
  40fbf4:	stp	x20, x19, [sp, #64]
  40fbf8:	mov	x20, x1
  40fbfc:	mov	x19, x0
  40fc00:	stp	x29, x30, [sp, #16]
  40fc04:	stp	x24, x23, [sp, #32]
  40fc08:	add	x29, sp, #0x10
  40fc0c:	cbz	x8, 40fc20 <ferror@plt+0xd320>
  40fc10:	mov	x0, x8
  40fc14:	mov	x1, x20
  40fc18:	bl	4025e0 <strcmp@plt>
  40fc1c:	cbz	w0, 40fcc4 <ferror@plt+0xd3c4>
  40fc20:	adrp	x8, 433000 <stdin@@GLIBC_2.17+0x3238>
  40fc24:	ldrb	w8, [x8, #1408]
  40fc28:	tbnz	w8, #0, 40fc30 <ferror@plt+0xd330>
  40fc2c:	bl	40fae0 <ferror@plt+0xd1e0>
  40fc30:	adrp	x24, 42d000 <in6addr_any@@GLIBC_2.17+0x1628>
  40fc34:	mov	x23, xzr
  40fc38:	add	x24, x24, #0x538
  40fc3c:	b	40fc4c <ferror@plt+0xd34c>
  40fc40:	add	x23, x23, #0x1
  40fc44:	cmp	x23, #0x100
  40fc48:	b.eq	40fc78 <ferror@plt+0xd378>  // b.none
  40fc4c:	ldr	x21, [x24, x23, lsl #3]
  40fc50:	cbz	x21, 40fc40 <ferror@plt+0xd340>
  40fc54:	mov	x0, x21
  40fc58:	mov	x1, x20
  40fc5c:	bl	4025e0 <strcmp@plt>
  40fc60:	cbnz	w0, 40fc40 <ferror@plt+0xd340>
  40fc64:	adrp	x8, 433000 <stdin@@GLIBC_2.17+0x3238>
  40fc68:	str	x21, [x22, #1416]
  40fc6c:	str	x23, [x8, #1424]
  40fc70:	str	w23, [x19]
  40fc74:	b	40fcd0 <ferror@plt+0xd3d0>
  40fc78:	add	x1, sp, #0x8
  40fc7c:	mov	x0, x20
  40fc80:	mov	w2, wzr
  40fc84:	bl	402240 <strtoul@plt>
  40fc88:	ldr	x9, [sp, #8]
  40fc8c:	adrp	x10, 433000 <stdin@@GLIBC_2.17+0x3238>
  40fc90:	mov	x8, x0
  40fc94:	str	x0, [x10, #1424]
  40fc98:	mov	w0, #0xffffffff            	// #-1
  40fc9c:	cbz	x9, 40fcd0 <ferror@plt+0xd3d0>
  40fca0:	cmp	x9, x20
  40fca4:	b.eq	40fcd0 <ferror@plt+0xd3d0>  // b.none
  40fca8:	cmp	x8, #0xff
  40fcac:	mov	w0, #0xffffffff            	// #-1
  40fcb0:	b.hi	40fcd0 <ferror@plt+0xd3d0>  // b.pmore
  40fcb4:	ldrb	w9, [x9]
  40fcb8:	cbnz	w9, 40fcd0 <ferror@plt+0xd3d0>
  40fcbc:	mov	w0, wzr
  40fcc0:	b	40fccc <ferror@plt+0xd3cc>
  40fcc4:	adrp	x8, 433000 <stdin@@GLIBC_2.17+0x3238>
  40fcc8:	ldr	x8, [x8, #1424]
  40fccc:	str	w8, [x19]
  40fcd0:	ldp	x20, x19, [sp, #64]
  40fcd4:	ldp	x22, x21, [sp, #48]
  40fcd8:	ldp	x24, x23, [sp, #32]
  40fcdc:	ldp	x29, x30, [sp, #16]
  40fce0:	add	sp, sp, #0x50
  40fce4:	ret
  40fce8:	stp	x29, x30, [sp, #-64]!
  40fcec:	stp	x22, x21, [sp, #32]
  40fcf0:	stp	x20, x19, [sp, #48]
  40fcf4:	mov	w21, w2
  40fcf8:	mov	w20, w0
  40fcfc:	cmp	w0, #0xff
  40fd00:	mov	x19, x1
  40fd04:	str	x23, [sp, #16]
  40fd08:	mov	x29, sp
  40fd0c:	b.hi	40fd60 <ferror@plt+0xd460>  // b.pmore
  40fd10:	adrp	x8, 42b000 <ferror@plt+0x28700>
  40fd14:	ldr	x8, [x8, #4008]
  40fd18:	ldr	w8, [x8]
  40fd1c:	cbnz	w8, 40fd60 <ferror@plt+0xd460>
  40fd20:	adrp	x22, 42c000 <memcpy@GLIBC_2.17>
  40fd24:	add	x22, x22, #0x538
  40fd28:	ldr	x0, [x22, w20, uxtw #3]
  40fd2c:	cbnz	x0, 40fd5c <ferror@plt+0xd45c>
  40fd30:	adrp	x8, 433000 <stdin@@GLIBC_2.17+0x3238>
  40fd34:	ldrb	w9, [x8, #1432]
  40fd38:	tbnz	w9, #0, 40fd5c <ferror@plt+0xd45c>
  40fd3c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40fd40:	mov	w9, #0x1                   	// #1
  40fd44:	add	x0, x0, #0x74
  40fd48:	mov	x1, x22
  40fd4c:	mov	w23, w20
  40fd50:	strb	w9, [x8, #1432]
  40fd54:	bl	4108b4 <ferror@plt+0xdfb4>
  40fd58:	ldr	x0, [x22, x23, lsl #3]
  40fd5c:	cbnz	x0, 40fd7c <ferror@plt+0xd47c>
  40fd60:	adrp	x2, 418000 <ferror@plt+0x15700>
  40fd64:	sxtw	x1, w21
  40fd68:	add	x2, x2, #0x971
  40fd6c:	mov	x0, x19
  40fd70:	mov	w3, w20
  40fd74:	bl	4023a0 <snprintf@plt>
  40fd78:	mov	x0, x19
  40fd7c:	ldp	x20, x19, [sp, #48]
  40fd80:	ldp	x22, x21, [sp, #32]
  40fd84:	ldr	x23, [sp, #16]
  40fd88:	ldp	x29, x30, [sp], #64
  40fd8c:	ret
  40fd90:	sub	sp, sp, #0x50
  40fd94:	stp	x22, x21, [sp, #48]
  40fd98:	adrp	x22, 433000 <stdin@@GLIBC_2.17+0x3238>
  40fd9c:	ldr	x8, [x22, #1440]
  40fda0:	stp	x20, x19, [sp, #64]
  40fda4:	mov	x20, x1
  40fda8:	mov	x19, x0
  40fdac:	stp	x29, x30, [sp, #16]
  40fdb0:	stp	x24, x23, [sp, #32]
  40fdb4:	add	x29, sp, #0x10
  40fdb8:	cbz	x8, 40fdcc <ferror@plt+0xd4cc>
  40fdbc:	mov	x0, x8
  40fdc0:	mov	x1, x20
  40fdc4:	bl	4025e0 <strcmp@plt>
  40fdc8:	cbz	w0, 40fe88 <ferror@plt+0xd588>
  40fdcc:	adrp	x8, 433000 <stdin@@GLIBC_2.17+0x3238>
  40fdd0:	ldrb	w9, [x8, #1432]
  40fdd4:	tbnz	w9, #0, 40fdf4 <ferror@plt+0xd4f4>
  40fdd8:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40fddc:	adrp	x1, 42c000 <memcpy@GLIBC_2.17>
  40fde0:	mov	w9, #0x1                   	// #1
  40fde4:	add	x0, x0, #0x74
  40fde8:	add	x1, x1, #0x538
  40fdec:	strb	w9, [x8, #1432]
  40fdf0:	bl	4108b4 <ferror@plt+0xdfb4>
  40fdf4:	adrp	x24, 42c000 <memcpy@GLIBC_2.17>
  40fdf8:	mov	x23, xzr
  40fdfc:	add	x24, x24, #0x538
  40fe00:	b	40fe10 <ferror@plt+0xd510>
  40fe04:	add	x23, x23, #0x1
  40fe08:	cmp	x23, #0x100
  40fe0c:	b.eq	40fe3c <ferror@plt+0xd53c>  // b.none
  40fe10:	ldr	x21, [x24, x23, lsl #3]
  40fe14:	cbz	x21, 40fe04 <ferror@plt+0xd504>
  40fe18:	mov	x0, x21
  40fe1c:	mov	x1, x20
  40fe20:	bl	4025e0 <strcmp@plt>
  40fe24:	cbnz	w0, 40fe04 <ferror@plt+0xd504>
  40fe28:	adrp	x8, 433000 <stdin@@GLIBC_2.17+0x3238>
  40fe2c:	str	x21, [x22, #1440]
  40fe30:	str	x23, [x8, #1448]
  40fe34:	str	w23, [x19]
  40fe38:	b	40fe94 <ferror@plt+0xd594>
  40fe3c:	add	x1, sp, #0x8
  40fe40:	mov	x0, x20
  40fe44:	mov	w2, wzr
  40fe48:	bl	402240 <strtoul@plt>
  40fe4c:	ldr	x9, [sp, #8]
  40fe50:	adrp	x10, 433000 <stdin@@GLIBC_2.17+0x3238>
  40fe54:	mov	x8, x0
  40fe58:	str	x0, [x10, #1448]
  40fe5c:	mov	w0, #0xffffffff            	// #-1
  40fe60:	cbz	x9, 40fe94 <ferror@plt+0xd594>
  40fe64:	cmp	x9, x20
  40fe68:	b.eq	40fe94 <ferror@plt+0xd594>  // b.none
  40fe6c:	cmp	x8, #0xff
  40fe70:	mov	w0, #0xffffffff            	// #-1
  40fe74:	b.hi	40fe94 <ferror@plt+0xd594>  // b.pmore
  40fe78:	ldrb	w9, [x9]
  40fe7c:	cbnz	w9, 40fe94 <ferror@plt+0xd594>
  40fe80:	mov	w0, wzr
  40fe84:	b	40fe90 <ferror@plt+0xd590>
  40fe88:	adrp	x8, 433000 <stdin@@GLIBC_2.17+0x3238>
  40fe8c:	ldr	x8, [x8, #1448]
  40fe90:	str	w8, [x19]
  40fe94:	ldp	x20, x19, [sp, #64]
  40fe98:	ldp	x22, x21, [sp, #48]
  40fe9c:	ldp	x24, x23, [sp, #32]
  40fea0:	ldp	x29, x30, [sp, #16]
  40fea4:	add	sp, sp, #0x50
  40fea8:	ret
  40feac:	stp	x29, x30, [sp, #-64]!
  40feb0:	stp	x22, x21, [sp, #32]
  40feb4:	stp	x20, x19, [sp, #48]
  40feb8:	mov	w21, w2
  40febc:	mov	w20, w0
  40fec0:	cmp	w0, #0xff
  40fec4:	mov	x19, x1
  40fec8:	str	x23, [sp, #16]
  40fecc:	mov	x29, sp
  40fed0:	b.hi	40ff24 <ferror@plt+0xd624>  // b.pmore
  40fed4:	adrp	x8, 42b000 <ferror@plt+0x28700>
  40fed8:	ldr	x8, [x8, #4008]
  40fedc:	ldr	w8, [x8]
  40fee0:	cbnz	w8, 40ff24 <ferror@plt+0xd624>
  40fee4:	adrp	x22, 42d000 <in6addr_any@@GLIBC_2.17+0x1628>
  40fee8:	add	x22, x22, #0xd38
  40feec:	ldr	x0, [x22, w20, uxtw #3]
  40fef0:	cbnz	x0, 40ff20 <ferror@plt+0xd620>
  40fef4:	adrp	x8, 433000 <stdin@@GLIBC_2.17+0x3238>
  40fef8:	ldrb	w9, [x8, #1456]
  40fefc:	tbnz	w9, #0, 40ff20 <ferror@plt+0xd620>
  40ff00:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40ff04:	mov	w9, #0x1                   	// #1
  40ff08:	add	x0, x0, #0x8c
  40ff0c:	mov	x1, x22
  40ff10:	mov	w23, w20
  40ff14:	strb	w9, [x8, #1456]
  40ff18:	bl	4108b4 <ferror@plt+0xdfb4>
  40ff1c:	ldr	x0, [x22, x23, lsl #3]
  40ff20:	cbnz	x0, 40ff40 <ferror@plt+0xd640>
  40ff24:	adrp	x2, 418000 <ferror@plt+0x15700>
  40ff28:	sxtw	x1, w21
  40ff2c:	add	x2, x2, #0x971
  40ff30:	mov	x0, x19
  40ff34:	mov	w3, w20
  40ff38:	bl	4023a0 <snprintf@plt>
  40ff3c:	mov	x0, x19
  40ff40:	ldp	x20, x19, [sp, #48]
  40ff44:	ldp	x22, x21, [sp, #32]
  40ff48:	ldr	x23, [sp, #16]
  40ff4c:	ldp	x29, x30, [sp], #64
  40ff50:	ret
  40ff54:	sub	sp, sp, #0x50
  40ff58:	stp	x22, x21, [sp, #48]
  40ff5c:	adrp	x22, 433000 <stdin@@GLIBC_2.17+0x3238>
  40ff60:	ldr	x8, [x22, #1464]
  40ff64:	stp	x20, x19, [sp, #64]
  40ff68:	mov	x20, x1
  40ff6c:	mov	x19, x0
  40ff70:	stp	x29, x30, [sp, #16]
  40ff74:	stp	x24, x23, [sp, #32]
  40ff78:	add	x29, sp, #0x10
  40ff7c:	cbz	x8, 40ff90 <ferror@plt+0xd690>
  40ff80:	mov	x0, x8
  40ff84:	mov	x1, x20
  40ff88:	bl	4025e0 <strcmp@plt>
  40ff8c:	cbz	w0, 41004c <ferror@plt+0xd74c>
  40ff90:	adrp	x8, 433000 <stdin@@GLIBC_2.17+0x3238>
  40ff94:	ldrb	w9, [x8, #1456]
  40ff98:	tbnz	w9, #0, 40ffb8 <ferror@plt+0xd6b8>
  40ff9c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  40ffa0:	adrp	x1, 42d000 <in6addr_any@@GLIBC_2.17+0x1628>
  40ffa4:	mov	w9, #0x1                   	// #1
  40ffa8:	add	x0, x0, #0x8c
  40ffac:	add	x1, x1, #0xd38
  40ffb0:	strb	w9, [x8, #1456]
  40ffb4:	bl	4108b4 <ferror@plt+0xdfb4>
  40ffb8:	adrp	x24, 42d000 <in6addr_any@@GLIBC_2.17+0x1628>
  40ffbc:	mov	x23, xzr
  40ffc0:	add	x24, x24, #0xd38
  40ffc4:	b	40ffd4 <ferror@plt+0xd6d4>
  40ffc8:	add	x23, x23, #0x1
  40ffcc:	cmp	x23, #0x100
  40ffd0:	b.eq	410000 <ferror@plt+0xd700>  // b.none
  40ffd4:	ldr	x21, [x24, x23, lsl #3]
  40ffd8:	cbz	x21, 40ffc8 <ferror@plt+0xd6c8>
  40ffdc:	mov	x0, x21
  40ffe0:	mov	x1, x20
  40ffe4:	bl	4025e0 <strcmp@plt>
  40ffe8:	cbnz	w0, 40ffc8 <ferror@plt+0xd6c8>
  40ffec:	adrp	x8, 433000 <stdin@@GLIBC_2.17+0x3238>
  40fff0:	str	x21, [x22, #1464]
  40fff4:	str	x23, [x8, #1472]
  40fff8:	str	w23, [x19]
  40fffc:	b	410058 <ferror@plt+0xd758>
  410000:	add	x1, sp, #0x8
  410004:	mov	x0, x20
  410008:	mov	w2, wzr
  41000c:	bl	402240 <strtoul@plt>
  410010:	ldr	x9, [sp, #8]
  410014:	adrp	x10, 433000 <stdin@@GLIBC_2.17+0x3238>
  410018:	mov	x8, x0
  41001c:	str	x0, [x10, #1472]
  410020:	mov	w0, #0xffffffff            	// #-1
  410024:	cbz	x9, 410058 <ferror@plt+0xd758>
  410028:	cmp	x9, x20
  41002c:	b.eq	410058 <ferror@plt+0xd758>  // b.none
  410030:	cmp	x8, #0xff
  410034:	mov	w0, #0xffffffff            	// #-1
  410038:	b.hi	410058 <ferror@plt+0xd758>  // b.pmore
  41003c:	ldrb	w9, [x9]
  410040:	cbnz	w9, 410058 <ferror@plt+0xd758>
  410044:	mov	w0, wzr
  410048:	b	410054 <ferror@plt+0xd754>
  41004c:	adrp	x8, 433000 <stdin@@GLIBC_2.17+0x3238>
  410050:	ldr	x8, [x8, #1472]
  410054:	str	w8, [x19]
  410058:	ldp	x20, x19, [sp, #64]
  41005c:	ldp	x22, x21, [sp, #48]
  410060:	ldp	x24, x23, [sp, #32]
  410064:	ldp	x29, x30, [sp, #16]
  410068:	add	sp, sp, #0x50
  41006c:	ret
  410070:	stp	x29, x30, [sp, #-48]!
  410074:	adrp	x8, 433000 <stdin@@GLIBC_2.17+0x3238>
  410078:	ldrb	w8, [x8, #1480]
  41007c:	str	x21, [sp, #16]
  410080:	stp	x20, x19, [sp, #32]
  410084:	mov	w21, w2
  410088:	mov	x19, x1
  41008c:	mov	w20, w0
  410090:	mov	x29, sp
  410094:	tbnz	w8, #0, 41009c <ferror@plt+0xd79c>
  410098:	bl	41010c <ferror@plt+0xd80c>
  41009c:	adrp	x9, 42c000 <memcpy@GLIBC_2.17>
  4100a0:	and	w8, w20, #0xff
  4100a4:	add	x9, x9, #0xd38
  4100a8:	ldr	x8, [x9, w8, uxtw #3]
  4100ac:	cbz	x8, 4100d8 <ferror@plt+0xd7d8>
  4100b0:	ldr	w9, [x8, #16]
  4100b4:	cmp	w9, w20
  4100b8:	b.eq	4100c8 <ferror@plt+0xd7c8>  // b.none
  4100bc:	ldr	x8, [x8]
  4100c0:	cbnz	x8, 4100b0 <ferror@plt+0xd7b0>
  4100c4:	b	4100d8 <ferror@plt+0xd7d8>
  4100c8:	adrp	x9, 42b000 <ferror@plt+0x28700>
  4100cc:	ldr	x9, [x9, #4008]
  4100d0:	ldr	w9, [x9]
  4100d4:	cbz	w9, 410104 <ferror@plt+0xd804>
  4100d8:	adrp	x2, 419000 <ferror@plt+0x16700>
  4100dc:	sxtw	x1, w21
  4100e0:	add	x2, x2, #0x3d2
  4100e4:	mov	x0, x19
  4100e8:	mov	w3, w20
  4100ec:	bl	4023a0 <snprintf@plt>
  4100f0:	mov	x0, x19
  4100f4:	ldp	x20, x19, [sp, #32]
  4100f8:	ldr	x21, [sp, #16]
  4100fc:	ldp	x29, x30, [sp], #48
  410100:	ret
  410104:	ldr	x19, [x8, #8]
  410108:	b	4100f0 <ferror@plt+0xd7f0>
  41010c:	stp	x29, x30, [sp, #-80]!
  410110:	str	x28, [sp, #16]
  410114:	stp	x24, x23, [sp, #32]
  410118:	stp	x22, x21, [sp, #48]
  41011c:	stp	x20, x19, [sp, #64]
  410120:	mov	x29, sp
  410124:	sub	sp, sp, #0x1, lsl #12
  410128:	adrp	x9, 433000 <stdin@@GLIBC_2.17+0x3238>
  41012c:	mov	w10, #0x1                   	// #1
  410130:	strb	w10, [x9, #1480]
  410134:	adrp	x9, 42c000 <memcpy@GLIBC_2.17>
  410138:	mov	x8, xzr
  41013c:	add	x9, x9, #0xd38
  410140:	b	410150 <ferror@plt+0xd850>
  410144:	add	x8, x8, #0x1
  410148:	cmp	x8, #0x100
  41014c:	b.eq	410160 <ferror@plt+0xd860>  // b.none
  410150:	ldr	x10, [x9, x8, lsl #3]
  410154:	cbz	x10, 410144 <ferror@plt+0xd844>
  410158:	str	w8, [x10, #16]
  41015c:	b	410144 <ferror@plt+0xd844>
  410160:	adrp	x0, 41a000 <ferror@plt+0x17700>
  410164:	adrp	x1, 42c000 <memcpy@GLIBC_2.17>
  410168:	add	x0, x0, #0xa4
  41016c:	add	x1, x1, #0xd38
  410170:	bl	410af0 <ferror@plt+0xe1f0>
  410174:	adrp	x0, 41a000 <ferror@plt+0x17700>
  410178:	add	x0, x0, #0xbc
  41017c:	bl	402350 <opendir@plt>
  410180:	cbz	x0, 410220 <ferror@plt+0xd920>
  410184:	mov	x19, x0
  410188:	bl	402670 <readdir64@plt>
  41018c:	cbz	x0, 410218 <ferror@plt+0xd918>
  410190:	adrp	x20, 419000 <ferror@plt+0x16700>
  410194:	adrp	x21, 41a000 <ferror@plt+0x17700>
  410198:	adrp	x22, 42c000 <memcpy@GLIBC_2.17>
  41019c:	mov	x23, x0
  4101a0:	add	x20, x20, #0xff6
  4101a4:	add	x21, x21, #0xd6
  4101a8:	add	x22, x22, #0xd38
  4101ac:	b	4101c0 <ferror@plt+0xd8c0>
  4101b0:	mov	x0, x19
  4101b4:	bl	402670 <readdir64@plt>
  4101b8:	mov	x23, x0
  4101bc:	cbz	x0, 410218 <ferror@plt+0xd918>
  4101c0:	mov	x24, x23
  4101c4:	ldrb	w8, [x24, #19]!
  4101c8:	cmp	w8, #0x2e
  4101cc:	b.eq	4101b0 <ferror@plt+0xd8b0>  // b.none
  4101d0:	mov	x0, x24
  4101d4:	bl	402250 <strlen@plt>
  4101d8:	cmp	x0, #0x6
  4101dc:	b.cc	4101b0 <ferror@plt+0xd8b0>  // b.lo, b.ul, b.last
  4101e0:	add	x8, x23, x0
  4101e4:	add	x0, x8, #0xe
  4101e8:	mov	x1, x20
  4101ec:	bl	4025e0 <strcmp@plt>
  4101f0:	cbnz	w0, 4101b0 <ferror@plt+0xd8b0>
  4101f4:	mov	x0, sp
  4101f8:	mov	w1, #0x1000                	// #4096
  4101fc:	mov	x2, x21
  410200:	mov	x3, x24
  410204:	bl	4023a0 <snprintf@plt>
  410208:	mov	x0, sp
  41020c:	mov	x1, x22
  410210:	bl	410af0 <ferror@plt+0xe1f0>
  410214:	b	4101b0 <ferror@plt+0xd8b0>
  410218:	mov	x0, x19
  41021c:	bl	402520 <closedir@plt>
  410220:	add	sp, sp, #0x1, lsl #12
  410224:	ldp	x20, x19, [sp, #64]
  410228:	ldp	x22, x21, [sp, #48]
  41022c:	ldp	x24, x23, [sp, #32]
  410230:	ldr	x28, [sp, #16]
  410234:	ldp	x29, x30, [sp], #80
  410238:	ret
  41023c:	stp	x29, x30, [sp, #-80]!
  410240:	stp	x22, x21, [sp, #48]
  410244:	adrp	x22, 433000 <stdin@@GLIBC_2.17+0x3238>
  410248:	ldr	x8, [x22, #1488]
  41024c:	stp	x20, x19, [sp, #64]
  410250:	mov	x20, x1
  410254:	mov	x19, x0
  410258:	str	x25, [sp, #16]
  41025c:	stp	x24, x23, [sp, #32]
  410260:	mov	x29, sp
  410264:	cbz	x8, 410278 <ferror@plt+0xd978>
  410268:	mov	x0, x8
  41026c:	mov	x1, x20
  410270:	bl	4025e0 <strcmp@plt>
  410274:	cbz	w0, 4102e0 <ferror@plt+0xd9e0>
  410278:	adrp	x8, 433000 <stdin@@GLIBC_2.17+0x3238>
  41027c:	ldrb	w8, [x8, #1480]
  410280:	tbnz	w8, #0, 410288 <ferror@plt+0xd988>
  410284:	bl	41010c <ferror@plt+0xd80c>
  410288:	adrp	x24, 42c000 <memcpy@GLIBC_2.17>
  41028c:	mov	x23, xzr
  410290:	add	x24, x24, #0xd38
  410294:	b	4102a4 <ferror@plt+0xd9a4>
  410298:	add	x23, x23, #0x1
  41029c:	cmp	x23, #0x100
  4102a0:	b.eq	410304 <ferror@plt+0xda04>  // b.none
  4102a4:	ldr	x25, [x24, x23, lsl #3]
  4102a8:	cbz	x25, 410298 <ferror@plt+0xd998>
  4102ac:	ldr	x21, [x25, #8]
  4102b0:	mov	x1, x20
  4102b4:	mov	x0, x21
  4102b8:	bl	4025e0 <strcmp@plt>
  4102bc:	cbz	w0, 4102cc <ferror@plt+0xd9cc>
  4102c0:	ldr	x25, [x25]
  4102c4:	cbnz	x25, 4102ac <ferror@plt+0xd9ac>
  4102c8:	b	410298 <ferror@plt+0xd998>
  4102cc:	str	x21, [x22, #1488]
  4102d0:	ldr	w8, [x25, #16]
  4102d4:	adrp	x9, 433000 <stdin@@GLIBC_2.17+0x3238>
  4102d8:	str	x8, [x9, #1496]
  4102dc:	b	4102e8 <ferror@plt+0xd9e8>
  4102e0:	adrp	x8, 433000 <stdin@@GLIBC_2.17+0x3238>
  4102e4:	ldr	x8, [x8, #1496]
  4102e8:	str	w8, [x19]
  4102ec:	ldp	x20, x19, [sp, #64]
  4102f0:	ldp	x22, x21, [sp, #48]
  4102f4:	ldp	x24, x23, [sp, #32]
  4102f8:	ldr	x25, [sp, #16]
  4102fc:	ldp	x29, x30, [sp], #80
  410300:	ret
  410304:	add	x1, x29, #0x18
  410308:	mov	x0, x20
  41030c:	mov	w2, wzr
  410310:	bl	402240 <strtoul@plt>
  410314:	ldr	x9, [x29, #24]
  410318:	mov	x8, x0
  41031c:	mov	w0, #0xffffffff            	// #-1
  410320:	cbz	x9, 4102ec <ferror@plt+0xd9ec>
  410324:	cmp	x9, x20
  410328:	b.eq	4102ec <ferror@plt+0xd9ec>  // b.none
  41032c:	lsr	x10, x8, #32
  410330:	mov	w0, #0xffffffff            	// #-1
  410334:	cbnz	x10, 4102ec <ferror@plt+0xd9ec>
  410338:	ldrb	w9, [x9]
  41033c:	cbnz	w9, 4102ec <ferror@plt+0xd9ec>
  410340:	mov	w0, wzr
  410344:	b	4102e8 <ferror@plt+0xd9e8>
  410348:	stp	x29, x30, [sp, #-48]!
  41034c:	stp	x22, x21, [sp, #16]
  410350:	stp	x20, x19, [sp, #32]
  410354:	mov	w21, w2
  410358:	mov	w20, w0
  41035c:	cmp	w0, #0xff
  410360:	mov	x19, x1
  410364:	mov	x29, sp
  410368:	b.ls	410378 <ferror@plt+0xda78>  // b.plast
  41036c:	adrp	x2, 418000 <ferror@plt+0x15700>
  410370:	add	x2, x2, #0x971
  410374:	b	4103d4 <ferror@plt+0xdad4>
  410378:	adrp	x22, 42e000 <in6addr_any@@GLIBC_2.17+0x2628>
  41037c:	add	x22, x22, #0x580
  410380:	ldr	x8, [x22, w20, uxtw #3]
  410384:	cbnz	x8, 4103b0 <ferror@plt+0xdab0>
  410388:	adrp	x8, 433000 <stdin@@GLIBC_2.17+0x3238>
  41038c:	ldrb	w9, [x8, #1504]
  410390:	tbnz	w9, #0, 4103b0 <ferror@plt+0xdab0>
  410394:	adrp	x0, 41a000 <ferror@plt+0x17700>
  410398:	adrp	x1, 42e000 <in6addr_any@@GLIBC_2.17+0x2628>
  41039c:	mov	w9, #0x1                   	// #1
  4103a0:	add	x0, x0, #0xfe
  4103a4:	add	x1, x1, #0x580
  4103a8:	strb	w9, [x8, #1504]
  4103ac:	bl	4108b4 <ferror@plt+0xdfb4>
  4103b0:	adrp	x8, 42b000 <ferror@plt+0x28700>
  4103b4:	ldr	x8, [x8, #4008]
  4103b8:	ldr	w8, [x8]
  4103bc:	cbnz	w8, 4103cc <ferror@plt+0xdacc>
  4103c0:	mov	w8, w20
  4103c4:	ldr	x0, [x22, x8, lsl #3]
  4103c8:	cbnz	x0, 4103e8 <ferror@plt+0xdae8>
  4103cc:	adrp	x2, 419000 <ferror@plt+0x16700>
  4103d0:	add	x2, x2, #0xf57
  4103d4:	sxtw	x1, w21
  4103d8:	mov	x0, x19
  4103dc:	mov	w3, w20
  4103e0:	bl	4023a0 <snprintf@plt>
  4103e4:	mov	x0, x19
  4103e8:	ldp	x20, x19, [sp, #32]
  4103ec:	ldp	x22, x21, [sp, #16]
  4103f0:	ldp	x29, x30, [sp], #48
  4103f4:	ret
  4103f8:	sub	sp, sp, #0x50
  4103fc:	stp	x22, x21, [sp, #48]
  410400:	adrp	x22, 433000 <stdin@@GLIBC_2.17+0x3238>
  410404:	ldr	x8, [x22, #1512]
  410408:	stp	x20, x19, [sp, #64]
  41040c:	mov	x20, x1
  410410:	mov	x19, x0
  410414:	stp	x29, x30, [sp, #16]
  410418:	stp	x24, x23, [sp, #32]
  41041c:	add	x29, sp, #0x10
  410420:	cbz	x8, 410434 <ferror@plt+0xdb34>
  410424:	mov	x0, x8
  410428:	mov	x1, x20
  41042c:	bl	4025e0 <strcmp@plt>
  410430:	cbz	w0, 4104f0 <ferror@plt+0xdbf0>
  410434:	adrp	x8, 433000 <stdin@@GLIBC_2.17+0x3238>
  410438:	ldrb	w9, [x8, #1504]
  41043c:	tbnz	w9, #0, 41045c <ferror@plt+0xdb5c>
  410440:	adrp	x0, 41a000 <ferror@plt+0x17700>
  410444:	adrp	x1, 42e000 <in6addr_any@@GLIBC_2.17+0x2628>
  410448:	mov	w9, #0x1                   	// #1
  41044c:	add	x0, x0, #0xfe
  410450:	add	x1, x1, #0x580
  410454:	strb	w9, [x8, #1504]
  410458:	bl	4108b4 <ferror@plt+0xdfb4>
  41045c:	adrp	x24, 42e000 <in6addr_any@@GLIBC_2.17+0x2628>
  410460:	mov	x23, xzr
  410464:	add	x24, x24, #0x580
  410468:	b	410478 <ferror@plt+0xdb78>
  41046c:	add	x23, x23, #0x1
  410470:	cmp	x23, #0x100
  410474:	b.eq	4104a4 <ferror@plt+0xdba4>  // b.none
  410478:	ldr	x21, [x24, x23, lsl #3]
  41047c:	cbz	x21, 41046c <ferror@plt+0xdb6c>
  410480:	mov	x0, x21
  410484:	mov	x1, x20
  410488:	bl	4025e0 <strcmp@plt>
  41048c:	cbnz	w0, 41046c <ferror@plt+0xdb6c>
  410490:	adrp	x8, 433000 <stdin@@GLIBC_2.17+0x3238>
  410494:	str	x21, [x22, #1512]
  410498:	str	x23, [x8, #1520]
  41049c:	str	w23, [x19]
  4104a0:	b	4104fc <ferror@plt+0xdbfc>
  4104a4:	add	x1, sp, #0x8
  4104a8:	mov	w2, #0x10                  	// #16
  4104ac:	mov	x0, x20
  4104b0:	bl	402240 <strtoul@plt>
  4104b4:	ldr	x9, [sp, #8]
  4104b8:	adrp	x10, 433000 <stdin@@GLIBC_2.17+0x3238>
  4104bc:	mov	x8, x0
  4104c0:	str	x0, [x10, #1520]
  4104c4:	mov	w0, #0xffffffff            	// #-1
  4104c8:	cbz	x9, 4104fc <ferror@plt+0xdbfc>
  4104cc:	cmp	x9, x20
  4104d0:	b.eq	4104fc <ferror@plt+0xdbfc>  // b.none
  4104d4:	cmp	x8, #0xff
  4104d8:	mov	w0, #0xffffffff            	// #-1
  4104dc:	b.hi	4104fc <ferror@plt+0xdbfc>  // b.pmore
  4104e0:	ldrb	w9, [x9]
  4104e4:	cbnz	w9, 4104fc <ferror@plt+0xdbfc>
  4104e8:	mov	w0, wzr
  4104ec:	b	4104f8 <ferror@plt+0xdbf8>
  4104f0:	adrp	x8, 433000 <stdin@@GLIBC_2.17+0x3238>
  4104f4:	ldr	x8, [x8, #1520]
  4104f8:	str	w8, [x19]
  4104fc:	ldp	x20, x19, [sp, #64]
  410500:	ldp	x22, x21, [sp, #48]
  410504:	ldp	x24, x23, [sp, #32]
  410508:	ldp	x29, x30, [sp, #16]
  41050c:	add	sp, sp, #0x50
  410510:	ret
  410514:	stp	x29, x30, [sp, #-80]!
  410518:	stp	x22, x21, [sp, #48]
  41051c:	adrp	x22, 433000 <stdin@@GLIBC_2.17+0x3238>
  410520:	ldr	x8, [x22, #1528]
  410524:	stp	x20, x19, [sp, #64]
  410528:	mov	x20, x1
  41052c:	mov	x19, x0
  410530:	str	x25, [sp, #16]
  410534:	stp	x24, x23, [sp, #32]
  410538:	mov	x29, sp
  41053c:	cbz	x8, 410550 <ferror@plt+0xdc50>
  410540:	mov	x0, x8
  410544:	mov	x1, x20
  410548:	bl	4025e0 <strcmp@plt>
  41054c:	cbz	w0, 4105d0 <ferror@plt+0xdcd0>
  410550:	adrp	x8, 433000 <stdin@@GLIBC_2.17+0x3238>
  410554:	ldrb	w9, [x8, #1544]
  410558:	tbnz	w9, #0, 410578 <ferror@plt+0xdc78>
  41055c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  410560:	adrp	x1, 42e000 <in6addr_any@@GLIBC_2.17+0x2628>
  410564:	mov	w9, #0x1                   	// #1
  410568:	add	x0, x0, #0x117
  41056c:	add	x1, x1, #0xd98
  410570:	strb	w9, [x8, #1544]
  410574:	bl	410af0 <ferror@plt+0xe1f0>
  410578:	adrp	x24, 42e000 <in6addr_any@@GLIBC_2.17+0x2628>
  41057c:	mov	x23, xzr
  410580:	add	x24, x24, #0xd98
  410584:	b	410594 <ferror@plt+0xdc94>
  410588:	add	x23, x23, #0x1
  41058c:	cmp	x23, #0x100
  410590:	b.eq	4105f4 <ferror@plt+0xdcf4>  // b.none
  410594:	ldr	x25, [x24, x23, lsl #3]
  410598:	cbz	x25, 410588 <ferror@plt+0xdc88>
  41059c:	ldr	x21, [x25, #8]
  4105a0:	mov	x1, x20
  4105a4:	mov	x0, x21
  4105a8:	bl	4025e0 <strcmp@plt>
  4105ac:	cbz	w0, 4105bc <ferror@plt+0xdcbc>
  4105b0:	ldr	x25, [x25]
  4105b4:	cbnz	x25, 41059c <ferror@plt+0xdc9c>
  4105b8:	b	410588 <ferror@plt+0xdc88>
  4105bc:	str	x21, [x22, #1528]
  4105c0:	ldr	w8, [x25, #16]
  4105c4:	adrp	x9, 433000 <stdin@@GLIBC_2.17+0x3238>
  4105c8:	str	x8, [x9, #1536]
  4105cc:	b	4105d8 <ferror@plt+0xdcd8>
  4105d0:	adrp	x8, 433000 <stdin@@GLIBC_2.17+0x3238>
  4105d4:	ldr	x8, [x8, #1536]
  4105d8:	str	w8, [x19]
  4105dc:	ldp	x20, x19, [sp, #64]
  4105e0:	ldp	x22, x21, [sp, #48]
  4105e4:	ldp	x24, x23, [sp, #32]
  4105e8:	ldr	x25, [sp, #16]
  4105ec:	ldp	x29, x30, [sp], #80
  4105f0:	ret
  4105f4:	add	x1, x29, #0x18
  4105f8:	mov	x0, x20
  4105fc:	mov	w2, wzr
  410600:	bl	402600 <strtol@plt>
  410604:	ldr	x9, [x29, #24]
  410608:	mov	x8, x0
  41060c:	mov	w0, #0xffffffff            	// #-1
  410610:	cbz	x9, 4105dc <ferror@plt+0xdcdc>
  410614:	cmp	x9, x20
  410618:	b.eq	4105dc <ferror@plt+0xdcdc>  // b.none
  41061c:	mov	w0, #0xffffffff            	// #-1
  410620:	tbnz	w8, #31, 4105dc <ferror@plt+0xdcdc>
  410624:	ldrb	w9, [x9]
  410628:	cbnz	w9, 4105dc <ferror@plt+0xdcdc>
  41062c:	mov	w0, wzr
  410630:	b	4105d8 <ferror@plt+0xdcd8>
  410634:	stp	x29, x30, [sp, #-48]!
  410638:	adrp	x8, 433000 <stdin@@GLIBC_2.17+0x3238>
  41063c:	ldrb	w9, [x8, #1544]
  410640:	str	x21, [sp, #16]
  410644:	stp	x20, x19, [sp, #32]
  410648:	mov	w21, w2
  41064c:	mov	x19, x1
  410650:	mov	w20, w0
  410654:	mov	x29, sp
  410658:	tbnz	w9, #0, 410678 <ferror@plt+0xdd78>
  41065c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  410660:	adrp	x1, 42e000 <in6addr_any@@GLIBC_2.17+0x2628>
  410664:	mov	w9, #0x1                   	// #1
  410668:	add	x0, x0, #0x117
  41066c:	add	x1, x1, #0xd98
  410670:	strb	w9, [x8, #1544]
  410674:	bl	410af0 <ferror@plt+0xe1f0>
  410678:	adrp	x8, 42b000 <ferror@plt+0x28700>
  41067c:	ldr	x8, [x8, #4008]
  410680:	ldr	w8, [x8]
  410684:	cbz	w8, 4106a4 <ferror@plt+0xdda4>
  410688:	adrp	x2, 418000 <ferror@plt+0x15700>
  41068c:	sxtw	x1, w21
  410690:	add	x2, x2, #0x971
  410694:	mov	x0, x19
  410698:	mov	w3, w20
  41069c:	bl	4023a0 <snprintf@plt>
  4106a0:	b	4106e4 <ferror@plt+0xdde4>
  4106a4:	adrp	x9, 42e000 <in6addr_any@@GLIBC_2.17+0x2628>
  4106a8:	mov	x8, xzr
  4106ac:	add	x9, x9, #0xd98
  4106b0:	b	4106c0 <ferror@plt+0xddc0>
  4106b4:	cmp	x8, #0xff
  4106b8:	add	x8, x8, #0x1
  4106bc:	b.cs	410688 <ferror@plt+0xdd88>  // b.hs, b.nlast
  4106c0:	ldr	x10, [x9, x8, lsl #3]
  4106c4:	cbz	x10, 4106b4 <ferror@plt+0xddb4>
  4106c8:	ldr	w11, [x10, #16]
  4106cc:	cmp	w11, w20
  4106d0:	b.eq	4106e0 <ferror@plt+0xdde0>  // b.none
  4106d4:	ldr	x10, [x10]
  4106d8:	cbnz	x10, 4106c8 <ferror@plt+0xddc8>
  4106dc:	b	4106b4 <ferror@plt+0xddb4>
  4106e0:	ldr	x19, [x10, #8]
  4106e4:	mov	x0, x19
  4106e8:	ldp	x20, x19, [sp, #32]
  4106ec:	ldr	x21, [sp, #16]
  4106f0:	ldp	x29, x30, [sp], #48
  4106f4:	ret
  4106f8:	stp	x29, x30, [sp, #-48]!
  4106fc:	stp	x22, x21, [sp, #16]
  410700:	mov	w21, w2
  410704:	adrp	x2, 418000 <ferror@plt+0x15700>
  410708:	stp	x20, x19, [sp, #32]
  41070c:	mov	x19, x1
  410710:	mov	w20, w0
  410714:	cmp	w0, #0xff
  410718:	add	x2, x2, #0x971
  41071c:	mov	x29, sp
  410720:	b.hi	410774 <ferror@plt+0xde74>  // b.pmore
  410724:	adrp	x8, 42b000 <ferror@plt+0x28700>
  410728:	ldr	x8, [x8, #4008]
  41072c:	ldr	w8, [x8]
  410730:	cbnz	w8, 410774 <ferror@plt+0xde74>
  410734:	adrp	x8, 433000 <stdin@@GLIBC_2.17+0x3238>
  410738:	ldrb	w9, [x8, #1548]
  41073c:	adrp	x22, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  410740:	add	x22, x22, #0x598
  410744:	tbnz	w9, #0, 410764 <ferror@plt+0xde64>
  410748:	adrp	x0, 41a000 <ferror@plt+0x17700>
  41074c:	adrp	x1, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  410750:	mov	w9, #0x1                   	// #1
  410754:	add	x0, x0, #0x12b
  410758:	add	x1, x1, #0x598
  41075c:	strb	w9, [x8, #1548]
  410760:	bl	4108b4 <ferror@plt+0xdfb4>
  410764:	ldr	x0, [x22, w20, uxtw #3]
  410768:	cbnz	x0, 410788 <ferror@plt+0xde88>
  41076c:	adrp	x2, 419000 <ferror@plt+0x16700>
  410770:	add	x2, x2, #0x3d2
  410774:	sxtw	x1, w21
  410778:	mov	x0, x19
  41077c:	mov	w3, w20
  410780:	bl	4023a0 <snprintf@plt>
  410784:	mov	x0, x19
  410788:	ldp	x20, x19, [sp, #32]
  41078c:	ldp	x22, x21, [sp, #16]
  410790:	ldp	x29, x30, [sp], #48
  410794:	ret
  410798:	sub	sp, sp, #0x50
  41079c:	stp	x22, x21, [sp, #48]
  4107a0:	adrp	x22, 433000 <stdin@@GLIBC_2.17+0x3238>
  4107a4:	ldr	x8, [x22, #1552]
  4107a8:	stp	x20, x19, [sp, #64]
  4107ac:	mov	x20, x1
  4107b0:	mov	x19, x0
  4107b4:	stp	x29, x30, [sp, #16]
  4107b8:	stp	x24, x23, [sp, #32]
  4107bc:	add	x29, sp, #0x10
  4107c0:	cbz	x8, 4107d4 <ferror@plt+0xded4>
  4107c4:	mov	x0, x8
  4107c8:	mov	x1, x20
  4107cc:	bl	4025e0 <strcmp@plt>
  4107d0:	cbz	w0, 410890 <ferror@plt+0xdf90>
  4107d4:	adrp	x8, 433000 <stdin@@GLIBC_2.17+0x3238>
  4107d8:	ldrb	w9, [x8, #1548]
  4107dc:	tbnz	w9, #0, 4107fc <ferror@plt+0xdefc>
  4107e0:	adrp	x0, 41a000 <ferror@plt+0x17700>
  4107e4:	adrp	x1, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4107e8:	mov	w9, #0x1                   	// #1
  4107ec:	add	x0, x0, #0x12b
  4107f0:	add	x1, x1, #0x598
  4107f4:	strb	w9, [x8, #1548]
  4107f8:	bl	4108b4 <ferror@plt+0xdfb4>
  4107fc:	adrp	x24, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  410800:	mov	x23, xzr
  410804:	add	x24, x24, #0x598
  410808:	b	410818 <ferror@plt+0xdf18>
  41080c:	add	x23, x23, #0x1
  410810:	cmp	x23, #0x100
  410814:	b.eq	410844 <ferror@plt+0xdf44>  // b.none
  410818:	ldr	x21, [x24, x23, lsl #3]
  41081c:	cbz	x21, 41080c <ferror@plt+0xdf0c>
  410820:	mov	x0, x21
  410824:	mov	x1, x20
  410828:	bl	4025e0 <strcmp@plt>
  41082c:	cbnz	w0, 41080c <ferror@plt+0xdf0c>
  410830:	adrp	x8, 433000 <stdin@@GLIBC_2.17+0x3238>
  410834:	str	x21, [x22, #1552]
  410838:	str	x23, [x8, #1560]
  41083c:	str	w23, [x19]
  410840:	b	41089c <ferror@plt+0xdf9c>
  410844:	add	x1, sp, #0x8
  410848:	mov	x0, x20
  41084c:	mov	w2, wzr
  410850:	bl	402240 <strtoul@plt>
  410854:	ldr	x9, [sp, #8]
  410858:	adrp	x10, 433000 <stdin@@GLIBC_2.17+0x3238>
  41085c:	mov	x8, x0
  410860:	str	x0, [x10, #1560]
  410864:	mov	w0, #0xffffffff            	// #-1
  410868:	cbz	x9, 41089c <ferror@plt+0xdf9c>
  41086c:	cmp	x9, x20
  410870:	b.eq	41089c <ferror@plt+0xdf9c>  // b.none
  410874:	cmp	x8, #0xff
  410878:	mov	w0, #0xffffffff            	// #-1
  41087c:	b.hi	41089c <ferror@plt+0xdf9c>  // b.pmore
  410880:	ldrb	w9, [x9]
  410884:	cbnz	w9, 41089c <ferror@plt+0xdf9c>
  410888:	mov	w0, wzr
  41088c:	b	410898 <ferror@plt+0xdf98>
  410890:	adrp	x8, 433000 <stdin@@GLIBC_2.17+0x3238>
  410894:	ldr	x8, [x8, #1560]
  410898:	str	w8, [x19]
  41089c:	ldp	x20, x19, [sp, #64]
  4108a0:	ldp	x22, x21, [sp, #48]
  4108a4:	ldp	x24, x23, [sp, #32]
  4108a8:	ldp	x29, x30, [sp, #16]
  4108ac:	add	sp, sp, #0x50
  4108b0:	ret
  4108b4:	stp	x29, x30, [sp, #-48]!
  4108b8:	stp	x28, x21, [sp, #16]
  4108bc:	stp	x20, x19, [sp, #32]
  4108c0:	mov	x29, sp
  4108c4:	sub	sp, sp, #0x210
  4108c8:	mov	x20, x1
  4108cc:	adrp	x1, 41a000 <ferror@plt+0x17700>
  4108d0:	movi	v0.2d, #0x0
  4108d4:	add	x1, x1, #0x5ae
  4108d8:	mov	x19, x0
  4108dc:	stp	q0, q0, [sp, #480]
  4108e0:	stp	q0, q0, [sp, #448]
  4108e4:	stp	q0, q0, [sp, #416]
  4108e8:	stp	q0, q0, [sp, #384]
  4108ec:	stp	q0, q0, [sp, #352]
  4108f0:	stp	q0, q0, [sp, #320]
  4108f4:	stp	q0, q0, [sp, #288]
  4108f8:	stp	q0, q0, [sp, #256]
  4108fc:	stp	q0, q0, [sp, #224]
  410900:	stp	q0, q0, [sp, #192]
  410904:	stp	q0, q0, [sp, #160]
  410908:	stp	q0, q0, [sp, #128]
  41090c:	stp	q0, q0, [sp, #96]
  410910:	stp	q0, q0, [sp, #64]
  410914:	stp	q0, q0, [sp, #32]
  410918:	stp	q0, q0, [sp]
  41091c:	bl	402720 <fopen64@plt>
  410920:	cbz	x0, 41098c <ferror@plt+0xe08c>
  410924:	mov	x21, x0
  410928:	sub	x1, x29, #0x4
  41092c:	mov	x2, sp
  410930:	mov	x0, x21
  410934:	bl	4109a0 <ferror@plt+0xe0a0>
  410938:	cbz	w0, 410984 <ferror@plt+0xe084>
  41093c:	cmn	w0, #0x1
  410940:	b.eq	410964 <ferror@plt+0xe064>  // b.none
  410944:	ldur	w8, [x29, #-4]
  410948:	cmp	w8, #0x100
  41094c:	b.hi	410928 <ferror@plt+0xe028>  // b.pmore
  410950:	mov	x0, sp
  410954:	bl	402510 <strdup@plt>
  410958:	ldursw	x8, [x29, #-4]
  41095c:	str	x0, [x20, x8, lsl #3]
  410960:	b	410928 <ferror@plt+0xe028>
  410964:	adrp	x8, 42b000 <ferror@plt+0x28700>
  410968:	ldr	x8, [x8, #3984]
  41096c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  410970:	add	x1, x1, #0x19
  410974:	mov	x3, sp
  410978:	ldr	x0, [x8]
  41097c:	mov	x2, x19
  410980:	bl	4028c0 <fprintf@plt>
  410984:	mov	x0, x21
  410988:	bl	4023e0 <fclose@plt>
  41098c:	add	sp, sp, #0x210
  410990:	ldp	x20, x19, [sp, #32]
  410994:	ldp	x28, x21, [sp, #16]
  410998:	ldp	x29, x30, [sp], #48
  41099c:	ret
  4109a0:	stp	x29, x30, [sp, #-80]!
  4109a4:	stp	x28, x25, [sp, #16]
  4109a8:	stp	x24, x23, [sp, #32]
  4109ac:	stp	x22, x21, [sp, #48]
  4109b0:	stp	x20, x19, [sp, #64]
  4109b4:	mov	x29, sp
  4109b8:	sub	sp, sp, #0x200
  4109bc:	mov	x22, x0
  4109c0:	mov	x19, x2
  4109c4:	mov	x20, x1
  4109c8:	mov	x0, sp
  4109cc:	mov	w1, #0x200                 	// #512
  4109d0:	mov	x2, x22
  4109d4:	bl	4028d0 <fgets@plt>
  4109d8:	cbz	x0, 410ac0 <ferror@plt+0xe1c0>
  4109dc:	mov	x24, #0x401                 	// #1025
  4109e0:	mov	x25, #0x200                 	// #512
  4109e4:	mov	x21, sp
  4109e8:	mov	w23, #0x1                   	// #1
  4109ec:	movk	x24, #0x8, lsl #32
  4109f0:	movk	x25, #0x1, lsl #32
  4109f4:	b	410a10 <ferror@plt+0xe110>
  4109f8:	mov	x0, sp
  4109fc:	mov	w1, #0x200                 	// #512
  410a00:	mov	x2, x22
  410a04:	mov	x21, sp
  410a08:	bl	4028d0 <fgets@plt>
  410a0c:	cbz	x0, 410ac0 <ferror@plt+0xe1c0>
  410a10:	ldrb	w8, [x21]
  410a14:	cmp	w8, #0x23
  410a18:	b.hi	410a3c <ferror@plt+0xe13c>  // b.pmore
  410a1c:	lsl	x9, x23, x8
  410a20:	tst	x9, x24
  410a24:	b.ne	4109f8 <ferror@plt+0xe0f8>  // b.any
  410a28:	lsl	x8, x23, x8
  410a2c:	tst	x8, x25
  410a30:	b.eq	410a3c <ferror@plt+0xe13c>  // b.none
  410a34:	add	x21, x21, #0x1
  410a38:	b	410a10 <ferror@plt+0xe110>
  410a3c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  410a40:	add	x1, x1, #0x39
  410a44:	mov	x0, x21
  410a48:	mov	x2, x20
  410a4c:	mov	x3, x19
  410a50:	bl	4027e0 <__isoc99_sscanf@plt>
  410a54:	cmp	w0, #0x2
  410a58:	b.eq	410abc <ferror@plt+0xe1bc>  // b.none
  410a5c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  410a60:	add	x1, x1, #0x42
  410a64:	mov	x0, x21
  410a68:	mov	x2, x20
  410a6c:	mov	x3, x19
  410a70:	bl	4027e0 <__isoc99_sscanf@plt>
  410a74:	cmp	w0, #0x2
  410a78:	b.eq	410abc <ferror@plt+0xe1bc>  // b.none
  410a7c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  410a80:	add	x1, x1, #0x4c
  410a84:	mov	x0, x21
  410a88:	mov	x2, x20
  410a8c:	mov	x3, x19
  410a90:	bl	4027e0 <__isoc99_sscanf@plt>
  410a94:	cmp	w0, #0x2
  410a98:	b.eq	410abc <ferror@plt+0xe1bc>  // b.none
  410a9c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  410aa0:	add	x1, x1, #0x53
  410aa4:	mov	x0, x21
  410aa8:	mov	x2, x20
  410aac:	mov	x3, x19
  410ab0:	bl	4027e0 <__isoc99_sscanf@plt>
  410ab4:	cmp	w0, #0x2
  410ab8:	b.ne	410adc <ferror@plt+0xe1dc>  // b.any
  410abc:	mov	w0, #0x1                   	// #1
  410ac0:	add	sp, sp, #0x200
  410ac4:	ldp	x20, x19, [sp, #64]
  410ac8:	ldp	x22, x21, [sp, #48]
  410acc:	ldp	x24, x23, [sp, #32]
  410ad0:	ldp	x28, x25, [sp, #16]
  410ad4:	ldp	x29, x30, [sp], #80
  410ad8:	ret
  410adc:	mov	x0, x19
  410ae0:	mov	x1, x21
  410ae4:	bl	402700 <strcpy@plt>
  410ae8:	mov	w0, #0xffffffff            	// #-1
  410aec:	b	410ac0 <ferror@plt+0xe1c0>
  410af0:	stp	x29, x30, [sp, #-64]!
  410af4:	stp	x28, x23, [sp, #16]
  410af8:	stp	x22, x21, [sp, #32]
  410afc:	stp	x20, x19, [sp, #48]
  410b00:	mov	x29, sp
  410b04:	sub	sp, sp, #0x210
  410b08:	mov	x20, x1
  410b0c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  410b10:	movi	v0.2d, #0x0
  410b14:	add	x1, x1, #0x5ae
  410b18:	mov	x19, x0
  410b1c:	stp	q0, q0, [sp, #480]
  410b20:	stp	q0, q0, [sp, #448]
  410b24:	stp	q0, q0, [sp, #416]
  410b28:	stp	q0, q0, [sp, #384]
  410b2c:	stp	q0, q0, [sp, #352]
  410b30:	stp	q0, q0, [sp, #320]
  410b34:	stp	q0, q0, [sp, #288]
  410b38:	stp	q0, q0, [sp, #256]
  410b3c:	stp	q0, q0, [sp, #224]
  410b40:	stp	q0, q0, [sp, #192]
  410b44:	stp	q0, q0, [sp, #160]
  410b48:	stp	q0, q0, [sp, #128]
  410b4c:	stp	q0, q0, [sp, #96]
  410b50:	stp	q0, q0, [sp, #64]
  410b54:	stp	q0, q0, [sp, #32]
  410b58:	stp	q0, q0, [sp]
  410b5c:	bl	402720 <fopen64@plt>
  410b60:	cbz	x0, 410be4 <ferror@plt+0xe2e4>
  410b64:	mov	x21, x0
  410b68:	sub	x1, x29, #0x4
  410b6c:	mov	x2, sp
  410b70:	mov	x0, x21
  410b74:	bl	4109a0 <ferror@plt+0xe0a0>
  410b78:	cbz	w0, 410bdc <ferror@plt+0xe2dc>
  410b7c:	cmn	w0, #0x1
  410b80:	b.eq	410bbc <ferror@plt+0xe2bc>  // b.none
  410b84:	ldur	w23, [x29, #-4]
  410b88:	tbnz	w23, #31, 410b68 <ferror@plt+0xe268>
  410b8c:	mov	w0, #0x18                  	// #24
  410b90:	bl	402400 <malloc@plt>
  410b94:	mov	x22, x0
  410b98:	str	w23, [x0, #16]
  410b9c:	mov	x0, sp
  410ba0:	bl	402510 <strdup@plt>
  410ba4:	ldurb	w8, [x29, #-4]
  410ba8:	lsl	x8, x8, #3
  410bac:	ldr	x9, [x20, x8]
  410bb0:	stp	x9, x0, [x22]
  410bb4:	str	x22, [x20, x8]
  410bb8:	b	410b68 <ferror@plt+0xe268>
  410bbc:	adrp	x8, 42b000 <ferror@plt+0x28700>
  410bc0:	ldr	x8, [x8, #3984]
  410bc4:	adrp	x1, 41a000 <ferror@plt+0x17700>
  410bc8:	add	x1, x1, #0x19
  410bcc:	mov	x3, sp
  410bd0:	ldr	x0, [x8]
  410bd4:	mov	x2, x19
  410bd8:	bl	4028c0 <fprintf@plt>
  410bdc:	mov	x0, x21
  410be0:	bl	4023e0 <fclose@plt>
  410be4:	add	sp, sp, #0x210
  410be8:	ldp	x20, x19, [sp, #48]
  410bec:	ldp	x22, x21, [sp, #32]
  410bf0:	ldp	x28, x23, [sp, #16]
  410bf4:	ldp	x29, x30, [sp], #64
  410bf8:	ret
  410bfc:	ldrb	w8, [x0]
  410c00:	cbz	w8, 410c20 <ferror@plt+0xe320>
  410c04:	add	x9, x0, #0x1
  410c08:	mov	w0, #0x1505                	// #5381
  410c0c:	add	w10, w0, w0, lsl #5
  410c10:	add	w0, w10, w8, uxtb
  410c14:	ldrb	w8, [x9], #1
  410c18:	cbnz	w8, 410c0c <ferror@plt+0xe30c>
  410c1c:	ret
  410c20:	mov	w0, #0x1505                	// #5381
  410c24:	ret
  410c28:	stp	x29, x30, [sp, #-96]!
  410c2c:	stp	x28, x27, [sp, #16]
  410c30:	stp	x26, x25, [sp, #32]
  410c34:	stp	x24, x23, [sp, #48]
  410c38:	stp	x22, x21, [sp, #64]
  410c3c:	stp	x20, x19, [sp, #80]
  410c40:	mov	x29, sp
  410c44:	sub	sp, sp, #0x1b0
  410c48:	ldrh	w8, [x0, #4]
  410c4c:	and	w9, w8, #0xfffe
  410c50:	cmp	w9, #0x10
  410c54:	b.ne	410ce0 <ferror@plt+0xe3e0>  // b.any
  410c58:	ldr	w9, [x0]
  410c5c:	mov	x21, x0
  410c60:	subs	w3, w9, #0x20
  410c64:	b.cs	410c70 <ferror@plt+0xe370>  // b.hs, b.nlast
  410c68:	mov	w0, #0xffffffff            	// #-1
  410c6c:	b	410ce4 <ferror@plt+0xe3e4>
  410c70:	ldr	w9, [x21, #20]
  410c74:	adrp	x11, 433000 <stdin@@GLIBC_2.17+0x3238>
  410c78:	add	x11, x11, #0x648
  410c7c:	and	x10, x9, #0x3ff
  410c80:	ldr	x19, [x11, x10, lsl #3]
  410c84:	cbz	x19, 410c9c <ferror@plt+0xe39c>
  410c88:	ldr	w10, [x19, #36]
  410c8c:	cmp	w10, w9
  410c90:	b.eq	410c9c <ferror@plt+0xe39c>  // b.none
  410c94:	ldr	x19, [x19]
  410c98:	cbnz	x19, 410c88 <ferror@plt+0xe388>
  410c9c:	cmp	w8, #0x11
  410ca0:	b.ne	410d3c <ferror@plt+0xe43c>  // b.any
  410ca4:	cbz	x19, 410ce0 <ferror@plt+0xe3e0>
  410ca8:	ldr	x8, [x19, #48]
  410cac:	sub	x0, x8, #0x30
  410cb0:	cmp	x19, x0
  410cb4:	b.ne	410d24 <ferror@plt+0xe424>  // b.any
  410cb8:	ldp	x8, x9, [x19, #16]
  410cbc:	str	x8, [x9]
  410cc0:	cbz	x8, 410cc8 <ferror@plt+0xe3c8>
  410cc4:	str	x9, [x8, #8]
  410cc8:	ldp	x8, x9, [x19]
  410ccc:	str	x8, [x9]
  410cd0:	cbz	x8, 410cd8 <ferror@plt+0xe3d8>
  410cd4:	str	x9, [x8, #8]
  410cd8:	mov	x0, x19
  410cdc:	bl	402650 <free@plt>
  410ce0:	mov	w0, wzr
  410ce4:	add	sp, sp, #0x1b0
  410ce8:	ldp	x20, x19, [sp, #80]
  410cec:	ldp	x22, x21, [sp, #64]
  410cf0:	ldp	x24, x23, [sp, #48]
  410cf4:	ldp	x26, x25, [sp, #32]
  410cf8:	ldp	x28, x27, [sp, #16]
  410cfc:	ldp	x29, x30, [sp], #96
  410d00:	ret
  410d04:	ldp	x8, x9, [x8]
  410d08:	str	x9, [x8, #8]
  410d0c:	str	x8, [x9]
  410d10:	bl	402650 <free@plt>
  410d14:	sub	x0, x20, #0x30
  410d18:	cmp	x19, x0
  410d1c:	mov	x8, x20
  410d20:	b.eq	410cb8 <ferror@plt+0xe3b8>  // b.none
  410d24:	ldp	x9, x10, [x8, #-32]
  410d28:	ldr	x20, [x8]
  410d2c:	str	x9, [x10]
  410d30:	cbz	x9, 410d04 <ferror@plt+0xe404>
  410d34:	str	x10, [x9, #8]
  410d38:	b	410d04 <ferror@plt+0xe404>
  410d3c:	add	x2, x21, #0x20
  410d40:	mov	x0, sp
  410d44:	mov	w1, #0x35                  	// #53
  410d48:	mov	w4, #0x8000                	// #32768
  410d4c:	add	x20, x21, #0x10
  410d50:	bl	4158cc <ferror@plt+0x12fcc>
  410d54:	ldr	x22, [sp, #24]
  410d58:	cbz	x19, 410dbc <ferror@plt+0xe4bc>
  410d5c:	cbz	x22, 410e78 <ferror@plt+0xe578>
  410d60:	ldr	w8, [x21, #24]
  410d64:	add	x21, x22, #0x4
  410d68:	add	x0, x19, #0x40
  410d6c:	mov	x1, x21
  410d70:	str	w8, [x19, #32]
  410d74:	bl	4025e0 <strcmp@plt>
  410d78:	cbz	w0, 410e78 <ferror@plt+0xe578>
  410d7c:	mov	x8, x19
  410d80:	ldr	x9, [x8, #16]!
  410d84:	ldr	x10, [x8, #8]
  410d88:	str	x9, [x10]
  410d8c:	cbz	x9, 410d94 <ferror@plt+0xe494>
  410d90:	str	x10, [x9, #8]
  410d94:	ldrb	w9, [x21]
  410d98:	cbz	w9, 410e50 <ferror@plt+0xe550>
  410d9c:	add	x10, x22, #0x5
  410da0:	mov	w11, #0x1505                	// #5381
  410da4:	add	w11, w11, w11, lsl #5
  410da8:	add	w11, w11, w9, uxtb
  410dac:	ldrb	w9, [x10], #1
  410db0:	cbnz	w9, 410da4 <ferror@plt+0xe4a4>
  410db4:	and	w9, w11, #0x3ff
  410db8:	b	410e54 <ferror@plt+0xe554>
  410dbc:	cbz	x22, 410ce0 <ferror@plt+0xe3e0>
  410dc0:	add	x1, x22, #0x4
  410dc4:	mov	x0, x20
  410dc8:	mov	x2, xzr
  410dcc:	bl	411458 <ferror@plt+0xeb58>
  410dd0:	cbz	x0, 410ce4 <ferror@plt+0xe3e4>
  410dd4:	ldr	x8, [sp, #416]
  410dd8:	cbz	x8, 410ce0 <ferror@plt+0xe3e0>
  410ddc:	ldrh	w9, [x8]
  410de0:	cmp	w9, #0x8
  410de4:	b.cc	410ce0 <ferror@plt+0xe3e0>  // b.lo, b.ul, b.last
  410de8:	mov	x19, x0
  410dec:	add	x21, x8, #0x4
  410df0:	sub	w22, w9, #0x4
  410df4:	b	410e14 <ferror@plt+0xe514>
  410df8:	add	w8, w8, #0x3
  410dfc:	and	w8, w8, #0x1fffc
  410e00:	sub	w22, w22, w8
  410e04:	mov	w0, wzr
  410e08:	cmp	w22, #0x3
  410e0c:	add	x21, x21, x8
  410e10:	b.le	410ce4 <ferror@plt+0xe3e4>
  410e14:	ldrh	w8, [x21]
  410e18:	mov	w0, wzr
  410e1c:	cmp	w8, #0x4
  410e20:	b.cc	410ce4 <ferror@plt+0xe3e4>  // b.lo, b.ul, b.last
  410e24:	cmp	w22, w8
  410e28:	b.lt	410ce4 <ferror@plt+0xe3e4>  // b.tstop
  410e2c:	ldrh	w9, [x21, #2]
  410e30:	cmp	w9, #0x35
  410e34:	b.ne	410df8 <ferror@plt+0xe4f8>  // b.any
  410e38:	add	x1, x21, #0x4
  410e3c:	mov	x0, x20
  410e40:	mov	x2, x19
  410e44:	bl	411458 <ferror@plt+0xeb58>
  410e48:	ldrh	w8, [x21]
  410e4c:	b	410df8 <ferror@plt+0xe4f8>
  410e50:	mov	w9, #0x105                 	// #261
  410e54:	adrp	x10, 435000 <stdin@@GLIBC_2.17+0x5238>
  410e58:	add	x10, x10, #0x648
  410e5c:	add	x9, x10, x9, lsl #3
  410e60:	ldr	x10, [x9]
  410e64:	str	x10, [x8]
  410e68:	cbz	x10, 410e70 <ferror@plt+0xe570>
  410e6c:	str	x8, [x10, #8]
  410e70:	str	x8, [x9]
  410e74:	str	x9, [x19, #24]
  410e78:	ldr	x23, [sp, #416]
  410e7c:	cbz	x23, 410fbc <ferror@plt+0xe6bc>
  410e80:	ldrh	w8, [x23]
  410e84:	ldr	x22, [x19, #48]
  410e88:	cmp	w8, #0x8
  410e8c:	sub	x21, x22, #0x30
  410e90:	b.cc	410efc <ferror@plt+0xe5fc>  // b.lo, b.ul, b.last
  410e94:	add	x24, x23, #0x4
  410e98:	sub	w25, w8, #0x4
  410e9c:	mov	x26, x21
  410ea0:	b	410ebc <ferror@plt+0xe5bc>
  410ea4:	add	w8, w27, #0x3
  410ea8:	and	x8, x8, #0x1fffc
  410eac:	sub	w25, w25, w8
  410eb0:	cmp	w25, #0x3
  410eb4:	add	x24, x24, x8
  410eb8:	b.le	410efc <ferror@plt+0xe5fc>
  410ebc:	ldrh	w27, [x24]
  410ec0:	cmp	w27, #0x4
  410ec4:	b.cc	410efc <ferror@plt+0xe5fc>  // b.lo, b.ul, b.last
  410ec8:	cmp	w25, w27
  410ecc:	b.lt	410efc <ferror@plt+0xe5fc>  // b.tstop
  410ed0:	ldrh	w8, [x24, #2]
  410ed4:	cmp	w8, #0x35
  410ed8:	b.ne	410ea4 <ferror@plt+0xe5a4>  // b.any
  410edc:	cbz	x26, 410efc <ferror@plt+0xe5fc>
  410ee0:	add	x0, x24, #0x4
  410ee4:	add	x1, x26, #0x40
  410ee8:	bl	4025e0 <strcmp@plt>
  410eec:	cbnz	w0, 410efc <ferror@plt+0xe5fc>
  410ef0:	ldr	x8, [x26, #48]
  410ef4:	sub	x26, x8, #0x30
  410ef8:	b	410ea4 <ferror@plt+0xe5a4>
  410efc:	cmp	x19, x21
  410f00:	b.ne	410f2c <ferror@plt+0xe62c>  // b.any
  410f04:	b	410f48 <ferror@plt+0xe648>
  410f08:	ldp	x9, x8, [x22]
  410f0c:	mov	x0, x21
  410f10:	str	x8, [x9, #8]
  410f14:	str	x9, [x8]
  410f18:	bl	402650 <free@plt>
  410f1c:	sub	x21, x23, #0x30
  410f20:	cmp	x19, x21
  410f24:	mov	x22, x23
  410f28:	b.eq	410f44 <ferror@plt+0xe644>  // b.none
  410f2c:	ldp	x8, x9, [x22, #-32]
  410f30:	ldr	x23, [x22]
  410f34:	str	x8, [x9]
  410f38:	cbz	x8, 410f08 <ferror@plt+0xe608>
  410f3c:	str	x9, [x8, #8]
  410f40:	b	410f08 <ferror@plt+0xe608>
  410f44:	ldr	x23, [sp, #416]
  410f48:	cbz	x23, 410ce0 <ferror@plt+0xe3e0>
  410f4c:	ldrh	w8, [x23]
  410f50:	cmp	w8, #0x8
  410f54:	b.cc	410ce0 <ferror@plt+0xe3e0>  // b.lo, b.ul, b.last
  410f58:	add	x21, x23, #0x4
  410f5c:	sub	w22, w8, #0x4
  410f60:	b	410f80 <ferror@plt+0xe680>
  410f64:	add	w8, w8, #0x3
  410f68:	and	w8, w8, #0x1fffc
  410f6c:	sub	w22, w22, w8
  410f70:	mov	w0, wzr
  410f74:	cmp	w22, #0x3
  410f78:	add	x21, x21, x8
  410f7c:	b.le	410ce4 <ferror@plt+0xe3e4>
  410f80:	ldrh	w8, [x21]
  410f84:	mov	w0, wzr
  410f88:	cmp	w8, #0x4
  410f8c:	b.cc	410ce4 <ferror@plt+0xe3e4>  // b.lo, b.ul, b.last
  410f90:	cmp	w22, w8
  410f94:	b.lt	410ce4 <ferror@plt+0xe3e4>  // b.tstop
  410f98:	ldrh	w9, [x21, #2]
  410f9c:	cmp	w9, #0x35
  410fa0:	b.ne	410f64 <ferror@plt+0xe664>  // b.any
  410fa4:	add	x1, x21, #0x4
  410fa8:	mov	x0, x20
  410fac:	mov	x2, x19
  410fb0:	bl	411458 <ferror@plt+0xeb58>
  410fb4:	ldrh	w8, [x21]
  410fb8:	b	410f64 <ferror@plt+0xe664>
  410fbc:	ldr	x9, [x19, #48]
  410fc0:	sub	x8, x9, #0x30
  410fc4:	cmp	x19, x8
  410fc8:	b.ne	410ff8 <ferror@plt+0xe6f8>  // b.any
  410fcc:	b	410ce0 <ferror@plt+0xe3e0>
  410fd0:	ldp	x9, x10, [x9]
  410fd4:	mov	x0, x8
  410fd8:	str	x10, [x9, #8]
  410fdc:	str	x9, [x10]
  410fe0:	bl	402650 <free@plt>
  410fe4:	sub	x8, x20, #0x30
  410fe8:	mov	w0, wzr
  410fec:	cmp	x19, x8
  410ff0:	mov	x9, x20
  410ff4:	b.eq	410ce4 <ferror@plt+0xe3e4>  // b.none
  410ff8:	ldp	x10, x11, [x9, #-32]
  410ffc:	ldr	x20, [x9]
  411000:	str	x10, [x11]
  411004:	cbz	x10, 410fd0 <ferror@plt+0xe6d0>
  411008:	str	x11, [x10, #8]
  41100c:	b	410fd0 <ferror@plt+0xe6d0>
  411010:	stp	x29, x30, [sp, #-32]!
  411014:	str	x19, [sp, #16]
  411018:	adrp	x19, 433000 <stdin@@GLIBC_2.17+0x3238>
  41101c:	add	x19, x19, #0x620
  411020:	adrp	x2, 41a000 <ferror@plt+0x17700>
  411024:	mov	w3, w0
  411028:	add	x2, x2, #0x1d0
  41102c:	mov	w1, #0x10                  	// #16
  411030:	mov	x0, x19
  411034:	mov	x29, sp
  411038:	bl	4023a0 <snprintf@plt>
  41103c:	mov	x0, x19
  411040:	ldr	x19, [sp, #16]
  411044:	ldp	x29, x30, [sp], #32
  411048:	ret
  41104c:	stp	x29, x30, [sp, #-48]!
  411050:	str	x21, [sp, #16]
  411054:	stp	x20, x19, [sp, #32]
  411058:	mov	x29, sp
  41105c:	cbz	w0, 4110f8 <ferror@plt+0xe7f8>
  411060:	adrp	x21, 433000 <stdin@@GLIBC_2.17+0x3238>
  411064:	and	w20, w0, #0x3ff
  411068:	add	x21, x21, #0x648
  41106c:	ldr	x8, [x21, w20, uxtw #3]
  411070:	mov	w19, w0
  411074:	cbz	x8, 41108c <ferror@plt+0xe78c>
  411078:	ldr	w9, [x8, #36]
  41107c:	cmp	w9, w19
  411080:	b.eq	411104 <ferror@plt+0xe804>  // b.none
  411084:	ldr	x8, [x8]
  411088:	cbnz	x8, 411078 <ferror@plt+0xe778>
  41108c:	mov	x0, xzr
  411090:	mov	w1, w19
  411094:	bl	41111c <ferror@plt+0xe81c>
  411098:	cmp	w0, w19
  41109c:	b.ne	4110bc <ferror@plt+0xe7bc>  // b.any
  4110a0:	ldr	x8, [x21, x20, lsl #3]
  4110a4:	cbz	x8, 4110bc <ferror@plt+0xe7bc>
  4110a8:	ldr	w9, [x8, #36]
  4110ac:	cmp	w9, w19
  4110b0:	b.eq	411104 <ferror@plt+0xe804>  // b.none
  4110b4:	ldr	x8, [x8]
  4110b8:	cbnz	x8, 4110a8 <ferror@plt+0xe7a8>
  4110bc:	adrp	x20, 433000 <stdin@@GLIBC_2.17+0x3238>
  4110c0:	add	x20, x20, #0x630
  4110c4:	mov	w0, w19
  4110c8:	mov	x1, x20
  4110cc:	bl	402470 <if_indextoname@plt>
  4110d0:	cbnz	x0, 411108 <ferror@plt+0xe808>
  4110d4:	adrp	x20, 433000 <stdin@@GLIBC_2.17+0x3238>
  4110d8:	add	x20, x20, #0x630
  4110dc:	adrp	x2, 41a000 <ferror@plt+0x17700>
  4110e0:	add	x2, x2, #0x1d0
  4110e4:	mov	w1, #0x10                  	// #16
  4110e8:	mov	x0, x20
  4110ec:	mov	w3, w19
  4110f0:	bl	4023a0 <snprintf@plt>
  4110f4:	b	411108 <ferror@plt+0xe808>
  4110f8:	adrp	x20, 417000 <ferror@plt+0x14700>
  4110fc:	add	x20, x20, #0x746
  411100:	b	411108 <ferror@plt+0xe808>
  411104:	add	x20, x8, #0x40
  411108:	mov	x0, x20
  41110c:	ldp	x20, x19, [sp, #32]
  411110:	ldr	x21, [sp, #16]
  411114:	ldp	x29, x30, [sp], #48
  411118:	ret
  41111c:	stp	x29, x30, [sp, #-48]!
  411120:	str	x28, [sp, #16]
  411124:	stp	x20, x19, [sp, #32]
  411128:	mov	x29, sp
  41112c:	sub	sp, sp, #0x460
  411130:	add	x8, sp, #0x40
  411134:	mov	w20, w1
  411138:	mov	x19, x0
  41113c:	add	x0, x8, #0x8
  411140:	mov	w2, #0x418                 	// #1048
  411144:	mov	w1, wzr
  411148:	bl	402480 <memset@plt>
  41114c:	mov	x8, #0x20                  	// #32
  411150:	movk	x8, #0x12, lsl #32
  411154:	movk	x8, #0x1, lsl #48
  411158:	movi	v0.2d, #0x0
  41115c:	mov	x0, sp
  411160:	mov	w1, wzr
  411164:	str	w20, [sp, #84]
  411168:	str	xzr, [sp, #48]
  41116c:	str	x8, [sp, #64]
  411170:	stp	q0, q0, [sp, #16]
  411174:	str	q0, [sp]
  411178:	bl	4138cc <ferror@plt+0x10fcc>
  41117c:	tbnz	w0, #31, 411208 <ferror@plt+0xe908>
  411180:	add	x0, sp, #0x40
  411184:	mov	w1, #0x420                 	// #1056
  411188:	mov	w2, #0x1d                  	// #29
  41118c:	mov	w3, #0x9                   	// #9
  411190:	bl	4150e0 <ferror@plt+0x127e0>
  411194:	cbz	x19, 4111d0 <ferror@plt+0xe8d0>
  411198:	mov	x0, x19
  41119c:	bl	40dcf4 <ferror@plt+0xb3f4>
  4111a0:	cmp	w0, #0x0
  4111a4:	mov	w8, #0x35                  	// #53
  4111a8:	mov	w9, #0x3                   	// #3
  4111ac:	mov	x0, x19
  4111b0:	csel	w20, w9, w8, eq  // eq = none
  4111b4:	bl	402250 <strlen@plt>
  4111b8:	add	w4, w0, #0x1
  4111bc:	add	x0, sp, #0x40
  4111c0:	mov	w1, #0x420                 	// #1056
  4111c4:	mov	w2, w20
  4111c8:	mov	x3, x19
  4111cc:	bl	414f70 <ferror@plt+0x12670>
  4111d0:	mov	x0, sp
  4111d4:	add	x1, sp, #0x40
  4111d8:	add	x2, x29, #0x18
  4111dc:	bl	414a5c <ferror@plt+0x1215c>
  4111e0:	tbnz	w0, #31, 411210 <ferror@plt+0xe910>
  4111e4:	ldr	x0, [x29, #24]
  4111e8:	bl	410c28 <ferror@plt+0xe328>
  4111ec:	ldr	x8, [x29, #24]
  4111f0:	mov	w19, w0
  4111f4:	cbnz	w0, 4111fc <ferror@plt+0xe8fc>
  4111f8:	ldr	w19, [x8, #20]
  4111fc:	mov	x0, x8
  411200:	bl	402650 <free@plt>
  411204:	b	411214 <ferror@plt+0xe914>
  411208:	mov	w19, wzr
  41120c:	b	41121c <ferror@plt+0xe91c>
  411210:	mov	w19, wzr
  411214:	mov	x0, sp
  411218:	bl	4136fc <ferror@plt+0x10dfc>
  41121c:	mov	w0, w19
  411220:	add	sp, sp, #0x460
  411224:	ldp	x20, x19, [sp, #32]
  411228:	ldr	x28, [sp, #16]
  41122c:	ldp	x29, x30, [sp], #48
  411230:	ret
  411234:	cbz	w0, 411260 <ferror@plt+0xe960>
  411238:	adrp	x9, 433000 <stdin@@GLIBC_2.17+0x3238>
  41123c:	and	w8, w0, #0x3ff
  411240:	add	x9, x9, #0x648
  411244:	ldr	x8, [x9, w8, uxtw #3]
  411248:	cbz	x8, 411260 <ferror@plt+0xe960>
  41124c:	ldr	w9, [x8, #36]
  411250:	cmp	w9, w0
  411254:	b.eq	411268 <ferror@plt+0xe968>  // b.none
  411258:	ldr	x8, [x8]
  41125c:	cbnz	x8, 41124c <ferror@plt+0xe94c>
  411260:	mov	w0, #0xffffffff            	// #-1
  411264:	ret
  411268:	ldrh	w0, [x8, #40]
  41126c:	ret
  411270:	cbz	w0, 4112a8 <ferror@plt+0xe9a8>
  411274:	adrp	x9, 433000 <stdin@@GLIBC_2.17+0x3238>
  411278:	and	w8, w0, #0x3ff
  41127c:	add	x9, x9, #0x648
  411280:	ldr	x8, [x9, w8, uxtw #3]
  411284:	cbz	x8, 41129c <ferror@plt+0xe99c>
  411288:	ldr	w9, [x8, #36]
  41128c:	cmp	w9, w0
  411290:	b.eq	4112a4 <ferror@plt+0xe9a4>  // b.none
  411294:	ldr	x8, [x8]
  411298:	cbnz	x8, 411288 <ferror@plt+0xe988>
  41129c:	mov	w0, #0xffffffff            	// #-1
  4112a0:	ret
  4112a4:	ldr	w0, [x8, #32]
  4112a8:	ret
  4112ac:	sub	sp, sp, #0x30
  4112b0:	stp	x29, x30, [sp, #16]
  4112b4:	stp	x20, x19, [sp, #32]
  4112b8:	add	x29, sp, #0x10
  4112bc:	cbz	x0, 41135c <ferror@plt+0xea5c>
  4112c0:	ldrb	w8, [x0]
  4112c4:	mov	x19, x0
  4112c8:	cbz	w8, 4112ec <ferror@plt+0xe9ec>
  4112cc:	add	x9, x19, #0x1
  4112d0:	mov	w10, #0x1505                	// #5381
  4112d4:	add	w10, w10, w10, lsl #5
  4112d8:	add	w10, w10, w8, uxtb
  4112dc:	ldrb	w8, [x9], #1
  4112e0:	cbnz	w8, 4112d4 <ferror@plt+0xe9d4>
  4112e4:	and	w8, w10, #0x3ff
  4112e8:	b	4112f0 <ferror@plt+0xe9f0>
  4112ec:	mov	w8, #0x105                 	// #261
  4112f0:	adrp	x9, 435000 <stdin@@GLIBC_2.17+0x5238>
  4112f4:	add	x9, x9, #0x648
  4112f8:	ldr	x20, [x9, x8, lsl #3]
  4112fc:	cbz	x20, 411318 <ferror@plt+0xea18>
  411300:	add	x0, x20, #0x30
  411304:	mov	x1, x19
  411308:	bl	4025e0 <strcmp@plt>
  41130c:	cbz	w0, 411358 <ferror@plt+0xea58>
  411310:	ldr	x20, [x20]
  411314:	cbnz	x20, 411300 <ferror@plt+0xea00>
  411318:	mov	x0, x19
  41131c:	mov	w1, wzr
  411320:	bl	41111c <ferror@plt+0xe81c>
  411324:	cbnz	w0, 41135c <ferror@plt+0xea5c>
  411328:	mov	x0, x19
  41132c:	bl	4027b0 <if_nametoindex@plt>
  411330:	cbnz	w0, 41135c <ferror@plt+0xea5c>
  411334:	adrp	x1, 41a000 <ferror@plt+0x17700>
  411338:	add	x1, x1, #0x1d0
  41133c:	sub	x2, x29, #0x4
  411340:	mov	x0, x19
  411344:	bl	4027e0 <__isoc99_sscanf@plt>
  411348:	ldur	w8, [x29, #-4]
  41134c:	cmp	w0, #0x1
  411350:	csel	w0, w8, wzr, eq  // eq = none
  411354:	b	41135c <ferror@plt+0xea5c>
  411358:	ldr	w0, [x20, #20]
  41135c:	ldp	x20, x19, [sp, #32]
  411360:	ldp	x29, x30, [sp, #16]
  411364:	add	sp, sp, #0x30
  411368:	ret
  41136c:	adrp	x10, 433000 <stdin@@GLIBC_2.17+0x3238>
  411370:	and	w9, w0, #0x3ff
  411374:	add	x10, x10, #0x648
  411378:	mov	w8, w0
  41137c:	ldr	x0, [x10, w9, uxtw #3]
  411380:	cbz	x0, 41139c <ferror@plt+0xea9c>
  411384:	ldr	w10, [x0, #36]
  411388:	ldr	x9, [x0]
  41138c:	cmp	w10, w8
  411390:	b.eq	4113a0 <ferror@plt+0xeaa0>  // b.none
  411394:	mov	x0, x9
  411398:	cbnz	x9, 411384 <ferror@plt+0xea84>
  41139c:	ret
  4113a0:	ldr	x8, [x0, #8]
  4113a4:	str	x9, [x8]
  4113a8:	cbz	x9, 4113b0 <ferror@plt+0xeab0>
  4113ac:	str	x8, [x9, #8]
  4113b0:	ldp	x8, x9, [x0, #16]
  4113b4:	str	x8, [x9]
  4113b8:	cbz	x8, 4113c0 <ferror@plt+0xeac0>
  4113bc:	str	x9, [x8, #8]
  4113c0:	b	402650 <free@plt>
  4113c4:	stp	x29, x30, [sp, #-32]!
  4113c8:	stp	x20, x19, [sp, #16]
  4113cc:	adrp	x20, 433000 <stdin@@GLIBC_2.17+0x3238>
  4113d0:	ldrb	w8, [x20, #1600]
  4113d4:	mov	x29, sp
  4113d8:	tbnz	w8, #0, 411410 <ferror@plt+0xeb10>
  4113dc:	mov	w1, wzr
  4113e0:	mov	x19, x0
  4113e4:	bl	413da4 <ferror@plt+0x114a4>
  4113e8:	tbnz	w0, #31, 41141c <ferror@plt+0xeb1c>
  4113ec:	adrp	x1, 42b000 <ferror@plt+0x28700>
  4113f0:	ldr	x1, [x1, #4000]
  4113f4:	mov	x0, x19
  4113f8:	mov	x2, xzr
  4113fc:	mov	w3, wzr
  411400:	bl	414314 <ferror@plt+0x11a14>
  411404:	tbnz	w0, #31, 411430 <ferror@plt+0xeb30>
  411408:	mov	w8, #0x1                   	// #1
  41140c:	strb	w8, [x20, #1600]
  411410:	ldp	x20, x19, [sp, #16]
  411414:	ldp	x29, x30, [sp], #32
  411418:	ret
  41141c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  411420:	add	x0, x0, #0x1d5
  411424:	bl	402280 <perror@plt>
  411428:	mov	w0, #0x1                   	// #1
  41142c:	bl	402260 <exit@plt>
  411430:	adrp	x8, 42b000 <ferror@plt+0x28700>
  411434:	ldr	x8, [x8, #3984]
  411438:	adrp	x0, 41a000 <ferror@plt+0x17700>
  41143c:	add	x0, x0, #0x1ee
  411440:	mov	w1, #0x10                  	// #16
  411444:	ldr	x3, [x8]
  411448:	mov	w2, #0x1                   	// #1
  41144c:	bl	4026c0 <fwrite@plt>
  411450:	mov	w0, #0x1                   	// #1
  411454:	bl	402260 <exit@plt>
  411458:	stp	x29, x30, [sp, #-48]!
  41145c:	stp	x22, x21, [sp, #16]
  411460:	mov	x22, x0
  411464:	mov	x0, x1
  411468:	stp	x20, x19, [sp, #32]
  41146c:	mov	x29, sp
  411470:	mov	x21, x2
  411474:	mov	x20, x1
  411478:	bl	402250 <strlen@plt>
  41147c:	add	x0, x0, #0x41
  411480:	bl	402400 <malloc@plt>
  411484:	mov	x19, x0
  411488:	cbz	x0, 41155c <ferror@plt+0xec5c>
  41148c:	ldr	w8, [x22, #4]
  411490:	add	x0, x19, #0x40
  411494:	mov	x1, x20
  411498:	str	w8, [x19, #36]
  41149c:	bl	402700 <strcpy@plt>
  4114a0:	ldrh	w8, [x22, #2]
  4114a4:	strh	w8, [x19, #40]
  4114a8:	ldr	w8, [x22, #8]
  4114ac:	str	w8, [x19, #32]
  4114b0:	cbz	x21, 4114f4 <ferror@plt+0xebf4>
  4114b4:	ldr	x9, [x21, #56]
  4114b8:	add	x8, x19, #0x30
  4114bc:	add	x10, x21, #0x30
  4114c0:	str	x8, [x21, #56]
  4114c4:	stp	x10, x9, [x19, #48]
  4114c8:	str	x8, [x9]
  4114cc:	ldrb	w8, [x20]
  4114d0:	cbz	w8, 411530 <ferror@plt+0xec30>
  4114d4:	add	x9, x20, #0x1
  4114d8:	mov	w10, #0x1505                	// #5381
  4114dc:	add	w10, w10, w10, lsl #5
  4114e0:	add	w10, w10, w8, uxtb
  4114e4:	ldrb	w8, [x9], #1
  4114e8:	cbnz	w8, 4114dc <ferror@plt+0xebdc>
  4114ec:	and	w8, w10, #0x3ff
  4114f0:	b	411534 <ferror@plt+0xec34>
  4114f4:	ldr	w8, [x22, #4]
  4114f8:	adrp	x9, 433000 <stdin@@GLIBC_2.17+0x3238>
  4114fc:	add	x9, x9, #0x648
  411500:	and	x8, x8, #0x3ff
  411504:	add	x8, x9, x8, lsl #3
  411508:	ldr	x9, [x8]
  41150c:	str	x9, [x19]
  411510:	cbz	x9, 411518 <ferror@plt+0xec18>
  411514:	str	x19, [x9, #8]
  411518:	str	x19, [x8]
  41151c:	str	x8, [x19, #8]
  411520:	add	x8, x19, #0x30
  411524:	stp	x8, x8, [x19, #48]
  411528:	ldrb	w8, [x20]
  41152c:	cbnz	w8, 4114d4 <ferror@plt+0xebd4>
  411530:	mov	w8, #0x105                 	// #261
  411534:	adrp	x9, 435000 <stdin@@GLIBC_2.17+0x5238>
  411538:	add	x9, x9, #0x648
  41153c:	add	x8, x9, x8, lsl #3
  411540:	ldr	x10, [x8]
  411544:	mov	x9, x19
  411548:	str	x10, [x9, #16]!
  41154c:	cbz	x10, 411554 <ferror@plt+0xec54>
  411550:	str	x9, [x10, #8]
  411554:	str	x9, [x8]
  411558:	str	x8, [x19, #24]
  41155c:	mov	x0, x19
  411560:	ldp	x20, x19, [sp, #32]
  411564:	ldp	x22, x21, [sp, #16]
  411568:	ldp	x29, x30, [sp], #48
  41156c:	ret
  411570:	stp	x29, x30, [sp, #-32]!
  411574:	str	x19, [sp, #16]
  411578:	adrp	x8, 42b000 <ferror@plt+0x28700>
  41157c:	ldr	x8, [x8, #4008]
  411580:	rev	w9, w0
  411584:	mov	x19, x1
  411588:	lsr	w3, w9, #16
  41158c:	ldr	w8, [x8]
  411590:	mov	x29, sp
  411594:	cbnz	w8, 4115c0 <ferror@plt+0xecc0>
  411598:	adrp	x8, 42b000 <ferror@plt+0x28700>
  41159c:	add	x8, x8, #0x9f0
  4115a0:	mov	x9, #0xffffffffffffffff    	// #-1
  4115a4:	ldur	w10, [x8, #-8]
  4115a8:	cmp	w10, w3
  4115ac:	b.eq	4115d8 <ferror@plt+0xecd8>  // b.none
  4115b0:	add	x9, x9, #0x1
  4115b4:	cmp	x9, #0x31
  4115b8:	add	x8, x8, #0x10
  4115bc:	b.ls	4115a4 <ferror@plt+0xeca4>  // b.plast
  4115c0:	sxtw	x1, w2
  4115c4:	adrp	x2, 41a000 <ferror@plt+0x17700>
  4115c8:	add	x2, x2, #0x1ff
  4115cc:	mov	x0, x19
  4115d0:	bl	4023a0 <snprintf@plt>
  4115d4:	b	4115dc <ferror@plt+0xecdc>
  4115d8:	ldr	x19, [x8]
  4115dc:	mov	x0, x19
  4115e0:	ldr	x19, [sp, #16]
  4115e4:	ldp	x29, x30, [sp], #32
  4115e8:	ret
  4115ec:	stp	x29, x30, [sp, #-48]!
  4115f0:	stp	x22, x21, [sp, #16]
  4115f4:	adrp	x22, 42b000 <ferror@plt+0x28700>
  4115f8:	stp	x20, x19, [sp, #32]
  4115fc:	mov	x29, sp
  411600:	mov	x20, x1
  411604:	mov	x19, x0
  411608:	mov	x21, xzr
  41160c:	add	x22, x22, #0x9e8
  411610:	add	x8, x22, x21
  411614:	ldr	x0, [x8, #8]
  411618:	mov	x1, x20
  41161c:	bl	4024e0 <strcasecmp@plt>
  411620:	cbz	w0, 41164c <ferror@plt+0xed4c>
  411624:	add	x21, x21, #0x10
  411628:	cmp	x21, #0x330
  41162c:	b.ne	411610 <ferror@plt+0xed10>  // b.any
  411630:	mov	x0, x19
  411634:	mov	x1, x20
  411638:	mov	w2, wzr
  41163c:	bl	40d12c <ferror@plt+0xa82c>
  411640:	cmp	w0, #0x0
  411644:	csetm	w0, ne  // ne = any
  411648:	b	41165c <ferror@plt+0xed5c>
  41164c:	ldrh	w8, [x22, x21]
  411650:	rev	w8, w8
  411654:	lsr	w8, w8, #16
  411658:	strh	w8, [x19]
  41165c:	ldp	x20, x19, [sp, #32]
  411660:	ldp	x22, x21, [sp, #16]
  411664:	ldp	x29, x30, [sp], #48
  411668:	ret
  41166c:	stp	x29, x30, [sp, #-80]!
  411670:	stp	x22, x21, [sp, #48]
  411674:	stp	x20, x19, [sp, #64]
  411678:	mov	w19, w4
  41167c:	mov	x20, x3
  411680:	mov	w22, w1
  411684:	cmp	w1, #0x10
  411688:	mov	x21, x0
  41168c:	stp	x26, x25, [sp, #16]
  411690:	stp	x24, x23, [sp, #32]
  411694:	mov	x29, sp
  411698:	b.eq	4116cc <ferror@plt+0xedcc>  // b.none
  41169c:	cmp	w22, #0x4
  4116a0:	b.ne	411704 <ferror@plt+0xee04>  // b.any
  4116a4:	sub	w8, w2, #0x300
  4116a8:	cmp	w8, #0xa
  4116ac:	b.hi	411704 <ferror@plt+0xee04>  // b.pmore
  4116b0:	mov	w9, #0x1                   	// #1
  4116b4:	lsl	w8, w9, w8
  4116b8:	mov	w9, #0x501                 	// #1281
  4116bc:	tst	w8, w9
  4116c0:	b.eq	411704 <ferror@plt+0xee04>  // b.none
  4116c4:	mov	w0, #0x2                   	// #2
  4116c8:	b	4116e0 <ferror@plt+0xede0>
  4116cc:	cmp	w2, #0x337
  4116d0:	b.eq	4116dc <ferror@plt+0xeddc>  // b.none
  4116d4:	cmp	w2, #0x301
  4116d8:	b.ne	411704 <ferror@plt+0xee04>  // b.any
  4116dc:	mov	w0, #0xa                   	// #10
  4116e0:	mov	x1, x21
  4116e4:	mov	x2, x20
  4116e8:	mov	w3, w19
  4116ec:	ldp	x20, x19, [sp, #64]
  4116f0:	ldp	x22, x21, [sp, #48]
  4116f4:	ldp	x24, x23, [sp, #32]
  4116f8:	ldp	x26, x25, [sp, #16]
  4116fc:	ldp	x29, x30, [sp], #80
  411700:	b	4028e0 <inet_ntop@plt>
  411704:	ldrb	w3, [x21]
  411708:	adrp	x2, 41a000 <ferror@plt+0x17700>
  41170c:	sxtw	x1, w19
  411710:	add	x2, x2, #0x2ff
  411714:	mov	x0, x20
  411718:	bl	4023a0 <snprintf@plt>
  41171c:	cmp	w22, #0x2
  411720:	b.lt	411774 <ferror@plt+0xee74>  // b.tstop
  411724:	cmp	w19, #0x3
  411728:	b.lt	411774 <ferror@plt+0xee74>  // b.tstop
  41172c:	mov	w23, w22
  411730:	adrp	x22, 41a000 <ferror@plt+0x17700>
  411734:	sub	w24, w19, #0x2
  411738:	mov	w25, #0x2                   	// #2
  41173c:	mov	w26, #0x1                   	// #1
  411740:	add	x22, x22, #0x2fe
  411744:	ldrb	w3, [x21, x26]
  411748:	add	x0, x20, x25
  41174c:	sxtw	x1, w24
  411750:	mov	x2, x22
  411754:	bl	4023a0 <snprintf@plt>
  411758:	add	x26, x26, #0x1
  41175c:	cmp	x26, x23
  411760:	b.cs	411774 <ferror@plt+0xee74>  // b.hs, b.nlast
  411764:	add	x25, x25, #0x3
  411768:	cmp	w25, w19
  41176c:	sub	w24, w24, #0x3
  411770:	b.lt	411744 <ferror@plt+0xee44>  // b.tstop
  411774:	mov	x0, x20
  411778:	ldp	x20, x19, [sp, #64]
  41177c:	ldp	x22, x21, [sp, #48]
  411780:	ldp	x24, x23, [sp, #32]
  411784:	ldp	x26, x25, [sp, #16]
  411788:	ldp	x29, x30, [sp], #80
  41178c:	ret
  411790:	sub	sp, sp, #0x160
  411794:	stp	x22, x21, [sp, #320]
  411798:	stp	x20, x19, [sp, #336]
  41179c:	mov	w21, w1
  4117a0:	mov	x20, x0
  4117a4:	mov	w1, #0x2e                  	// #46
  4117a8:	mov	x0, x2
  4117ac:	stp	x29, x30, [sp, #272]
  4117b0:	str	x28, [sp, #288]
  4117b4:	stp	x24, x23, [sp, #304]
  4117b8:	add	x29, sp, #0x110
  4117bc:	mov	x19, x2
  4117c0:	bl	4026a0 <strchr@plt>
  4117c4:	cbz	x0, 4117ec <ferror@plt+0xeeec>
  4117c8:	add	x0, sp, #0x8
  4117cc:	mov	w2, #0x2                   	// #2
  4117d0:	mov	x1, x19
  4117d4:	bl	40d2e4 <ferror@plt+0xa9e4>
  4117d8:	cbnz	w0, 411870 <ferror@plt+0xef70>
  4117dc:	cmp	w21, #0x4
  4117e0:	b.ge	411860 <ferror@plt+0xef60>  // b.tcont
  4117e4:	mov	w0, #0xffffffff            	// #-1
  4117e8:	b	41189c <ferror@plt+0xef9c>
  4117ec:	cmp	w21, #0x1
  4117f0:	b.lt	411894 <ferror@plt+0xef94>  // b.tstop
  4117f4:	mov	w24, w21
  4117f8:	adrp	x21, 418000 <ferror@plt+0x15700>
  4117fc:	mov	x23, xzr
  411800:	add	x21, x21, #0xc16
  411804:	mov	w1, #0x3a                  	// #58
  411808:	mov	x0, x19
  41180c:	bl	4026a0 <strchr@plt>
  411810:	mov	x22, x0
  411814:	cbz	x0, 41181c <ferror@plt+0xef1c>
  411818:	strb	wzr, [x22], #1
  41181c:	add	x2, sp, #0x8
  411820:	mov	x0, x19
  411824:	mov	x1, x21
  411828:	bl	4027e0 <__isoc99_sscanf@plt>
  41182c:	cmp	w0, #0x1
  411830:	b.ne	411870 <ferror@plt+0xef70>  // b.any
  411834:	ldr	w8, [sp, #8]
  411838:	cmp	w8, #0xff
  41183c:	b.hi	411870 <ferror@plt+0xef70>  // b.pmore
  411840:	strb	w8, [x20, x23]
  411844:	cbz	x22, 411898 <ferror@plt+0xef98>
  411848:	add	x23, x23, #0x1
  41184c:	cmp	x24, x23
  411850:	mov	x19, x22
  411854:	b.ne	411804 <ferror@plt+0xef04>  // b.any
  411858:	mov	w23, w24
  41185c:	b	411898 <ferror@plt+0xef98>
  411860:	ldr	w8, [sp, #16]
  411864:	mov	w0, #0x4                   	// #4
  411868:	str	w8, [x20]
  41186c:	b	41189c <ferror@plt+0xef9c>
  411870:	adrp	x8, 42b000 <ferror@plt+0x28700>
  411874:	ldr	x8, [x8, #3984]
  411878:	adrp	x1, 41a000 <ferror@plt+0x17700>
  41187c:	add	x1, x1, #0x304
  411880:	mov	x2, x19
  411884:	ldr	x0, [x8]
  411888:	bl	4028c0 <fprintf@plt>
  41188c:	mov	w0, #0xffffffff            	// #-1
  411890:	b	41189c <ferror@plt+0xef9c>
  411894:	mov	w23, wzr
  411898:	add	w0, w23, #0x1
  41189c:	ldp	x20, x19, [sp, #336]
  4118a0:	ldp	x22, x21, [sp, #320]
  4118a4:	ldp	x24, x23, [sp, #304]
  4118a8:	ldr	x28, [sp, #288]
  4118ac:	ldp	x29, x30, [sp, #272]
  4118b0:	add	sp, sp, #0x160
  4118b4:	ret
  4118b8:	stp	x29, x30, [sp, #-64]!
  4118bc:	stp	x24, x23, [sp, #16]
  4118c0:	adrp	x23, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  4118c4:	ldr	w8, [x23, #3480]
  4118c8:	stp	x22, x21, [sp, #32]
  4118cc:	stp	x20, x19, [sp, #48]
  4118d0:	mov	x29, sp
  4118d4:	cmp	w8, w0
  4118d8:	b.ne	4118e8 <ferror@plt+0xefe8>  // b.any
  4118dc:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  4118e0:	ldr	x19, [x8, #1608]
  4118e4:	b	411964 <ferror@plt+0xf064>
  4118e8:	mov	w20, w2
  4118ec:	mov	w21, w0
  4118f0:	mov	x19, x1
  4118f4:	bl	402710 <getprotobynumber@plt>
  4118f8:	cbz	x0, 41194c <ferror@plt+0xf04c>
  4118fc:	adrp	x8, 42b000 <ferror@plt+0x28700>
  411900:	ldr	x8, [x8, #4008]
  411904:	ldr	w8, [x8]
  411908:	cbnz	w8, 41194c <ferror@plt+0xf04c>
  41190c:	ldr	w8, [x23, #3480]
  411910:	mov	x22, x0
  411914:	adrp	x24, 437000 <stdin@@GLIBC_2.17+0x7238>
  411918:	cmn	w8, #0x1
  41191c:	b.eq	411928 <ferror@plt+0xf028>  // b.none
  411920:	ldr	x0, [x24, #1608]
  411924:	bl	402650 <free@plt>
  411928:	str	w21, [x23, #3480]
  41192c:	ldr	x0, [x22]
  411930:	bl	402510 <strdup@plt>
  411934:	str	x0, [x24, #1608]
  411938:	ldr	x1, [x22]
  41193c:	sxtw	x2, w20
  411940:	mov	x0, x19
  411944:	bl	40f4c0 <ferror@plt+0xcbc0>
  411948:	b	411964 <ferror@plt+0xf064>
  41194c:	adrp	x2, 41a000 <ferror@plt+0x17700>
  411950:	sxtw	x1, w20
  411954:	add	x2, x2, #0x31d
  411958:	mov	x0, x19
  41195c:	mov	w3, w21
  411960:	bl	4023a0 <snprintf@plt>
  411964:	mov	x0, x19
  411968:	ldp	x20, x19, [sp, #48]
  41196c:	ldp	x22, x21, [sp, #32]
  411970:	ldp	x24, x23, [sp, #16]
  411974:	ldp	x29, x30, [sp], #64
  411978:	ret
  41197c:	stp	x29, x30, [sp, #-48]!
  411980:	str	x21, [sp, #16]
  411984:	adrp	x21, 42f000 <in6addr_any@@GLIBC_2.17+0x3628>
  411988:	stp	x20, x19, [sp, #32]
  41198c:	ldr	w19, [x21, #3484]
  411990:	mov	x20, x0
  411994:	mov	x29, sp
  411998:	cmn	w19, #0x1
  41199c:	b.eq	4119b4 <ferror@plt+0xf0b4>  // b.none
  4119a0:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  4119a4:	ldr	x0, [x8, #1616]
  4119a8:	mov	x1, x20
  4119ac:	bl	4025e0 <strcmp@plt>
  4119b0:	cbz	w0, 411a1c <ferror@plt+0xf11c>
  4119b4:	add	x0, x29, #0x1c
  4119b8:	mov	w2, #0xa                   	// #10
  4119bc:	mov	x1, x20
  4119c0:	bl	40ce5c <ferror@plt+0xa55c>
  4119c4:	cbz	w0, 411a10 <ferror@plt+0xf110>
  4119c8:	mov	x0, x20
  4119cc:	bl	402380 <getprotobyname@plt>
  4119d0:	cbz	x0, 411a18 <ferror@plt+0xf118>
  4119d4:	ldr	w8, [x21, #3484]
  4119d8:	mov	x19, x0
  4119dc:	cmn	w8, #0x1
  4119e0:	b.eq	4119f0 <ferror@plt+0xf0f0>  // b.none
  4119e4:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  4119e8:	ldr	x0, [x8, #1616]
  4119ec:	bl	402650 <free@plt>
  4119f0:	ldr	w8, [x19, #16]
  4119f4:	str	w8, [x21, #3484]
  4119f8:	ldr	x0, [x19]
  4119fc:	bl	402510 <strdup@plt>
  411a00:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  411a04:	str	x0, [x8, #1616]
  411a08:	ldr	w19, [x19, #16]
  411a0c:	b	411a1c <ferror@plt+0xf11c>
  411a10:	ldrb	w19, [x29, #28]
  411a14:	b	411a1c <ferror@plt+0xf11c>
  411a18:	mov	w19, #0xffffffff            	// #-1
  411a1c:	mov	w0, w19
  411a20:	ldp	x20, x19, [sp, #32]
  411a24:	ldr	x21, [sp, #16]
  411a28:	ldp	x29, x30, [sp], #48
  411a2c:	ret
  411a30:	stp	x29, x30, [sp, #-96]!
  411a34:	stp	x28, x27, [sp, #16]
  411a38:	stp	x26, x25, [sp, #32]
  411a3c:	stp	x24, x23, [sp, #48]
  411a40:	stp	x22, x21, [sp, #64]
  411a44:	stp	x20, x19, [sp, #80]
  411a48:	mov	x29, sp
  411a4c:	sub	sp, sp, #0x3, lsl #12
  411a50:	sub	sp, sp, #0x180
  411a54:	mov	x19, x0
  411a58:	adrp	x2, 419000 <ferror@plt+0x16700>
  411a5c:	adrp	x3, 41a000 <ferror@plt+0x17700>
  411a60:	add	x2, x2, #0xb0e
  411a64:	add	x3, x3, #0x328
  411a68:	add	x0, sp, #0x74
  411a6c:	mov	w1, #0x1000                	// #4096
  411a70:	mov	x4, x19
  411a74:	bl	4023a0 <snprintf@plt>
  411a78:	add	x0, sp, #0x74
  411a7c:	mov	w1, #0x80000               	// #524288
  411a80:	bl	402770 <open64@plt>
  411a84:	tbnz	w0, #31, 411cac <ferror@plt+0xf3ac>
  411a88:	mov	w1, #0x40000000            	// #1073741824
  411a8c:	mov	w20, w0
  411a90:	bl	402730 <setns@plt>
  411a94:	tbnz	w0, #31, 411ce4 <ferror@plt+0xf3e4>
  411a98:	mov	w0, w20
  411a9c:	bl	402540 <close@plt>
  411aa0:	mov	w0, #0x20000               	// #131072
  411aa4:	bl	402390 <unshare@plt>
  411aa8:	tbnz	w0, #31, 411d24 <ferror@plt+0xf424>
  411aac:	adrp	x0, 418000 <ferror@plt+0x15700>
  411ab0:	adrp	x1, 417000 <ferror@plt+0x14700>
  411ab4:	adrp	x2, 419000 <ferror@plt+0x16700>
  411ab8:	mov	w3, #0x4000                	// #16384
  411abc:	add	x0, x0, #0x9ab
  411ac0:	add	x1, x1, #0xa6c
  411ac4:	add	x2, x2, #0xe4
  411ac8:	movk	w3, #0x8, lsl #16
  411acc:	mov	x4, xzr
  411ad0:	bl	402270 <mount@plt>
  411ad4:	cbnz	w0, 411d4c <ferror@plt+0xf44c>
  411ad8:	adrp	x0, 41a000 <ferror@plt+0x17700>
  411adc:	add	x0, x0, #0x3c6
  411ae0:	mov	w1, #0x2                   	// #2
  411ae4:	bl	4023b0 <umount2@plt>
  411ae8:	tbz	w0, #31, 411b00 <ferror@plt+0xf200>
  411aec:	adrp	x0, 41a000 <ferror@plt+0x17700>
  411af0:	add	x0, x0, #0x3c6
  411af4:	mov	x1, sp
  411af8:	bl	402640 <statvfs64@plt>
  411afc:	cbz	w0, 411ca0 <ferror@plt+0xf3a0>
  411b00:	mov	x3, xzr
  411b04:	adrp	x1, 41a000 <ferror@plt+0x17700>
  411b08:	adrp	x2, 41a000 <ferror@plt+0x17700>
  411b0c:	add	x1, x1, #0x3c6
  411b10:	add	x2, x2, #0x3cb
  411b14:	mov	x0, x19
  411b18:	mov	x4, xzr
  411b1c:	bl	402270 <mount@plt>
  411b20:	tbnz	w0, #31, 411d74 <ferror@plt+0xf474>
  411b24:	mov	x0, x19
  411b28:	bl	402250 <strlen@plt>
  411b2c:	cmp	x0, #0xfe
  411b30:	b.hi	411c78 <ferror@plt+0xf378>  // b.pmore
  411b34:	adrp	x2, 419000 <ferror@plt+0x16700>
  411b38:	adrp	x3, 41a000 <ferror@plt+0x17700>
  411b3c:	add	x0, sp, #0x3, lsl #12
  411b40:	add	x2, x2, #0xb0e
  411b44:	add	x3, x3, #0x3ee
  411b48:	add	x0, x0, #0x74
  411b4c:	mov	w1, #0x10a                 	// #266
  411b50:	mov	x4, x19
  411b54:	bl	4023a0 <snprintf@plt>
  411b58:	add	x0, sp, #0x3, lsl #12
  411b5c:	add	x0, x0, #0x74
  411b60:	bl	402350 <opendir@plt>
  411b64:	cbz	x0, 411c78 <ferror@plt+0xf378>
  411b68:	mov	x19, x0
  411b6c:	bl	402670 <readdir64@plt>
  411b70:	cbz	x0, 411c70 <ferror@plt+0xf370>
  411b74:	adrp	x27, 42b000 <ferror@plt+0x28700>
  411b78:	ldr	x27, [x27, #3984]
  411b7c:	adrp	x20, 41a000 <ferror@plt+0x17700>
  411b80:	adrp	x21, 41a000 <ferror@plt+0x17700>
  411b84:	adrp	x22, 419000 <ferror@plt+0x16700>
  411b88:	adrp	x23, 41a000 <ferror@plt+0x17700>
  411b8c:	adrp	x24, 419000 <ferror@plt+0x16700>
  411b90:	adrp	x25, 41a000 <ferror@plt+0x17700>
  411b94:	add	x20, x20, #0x3ec
  411b98:	add	x21, x21, #0x3eb
  411b9c:	add	x22, x22, #0xb0e
  411ba0:	add	x23, x23, #0x3f9
  411ba4:	add	x24, x24, #0xe4
  411ba8:	add	x25, x25, #0x401
  411bac:	b	411bbc <ferror@plt+0xf2bc>
  411bb0:	mov	x0, x19
  411bb4:	bl	402670 <readdir64@plt>
  411bb8:	cbz	x0, 411c70 <ferror@plt+0xf370>
  411bbc:	add	x26, x0, #0x13
  411bc0:	mov	x0, x26
  411bc4:	mov	x1, x20
  411bc8:	bl	4025e0 <strcmp@plt>
  411bcc:	cbz	w0, 411bb0 <ferror@plt+0xf2b0>
  411bd0:	mov	x0, x26
  411bd4:	mov	x1, x21
  411bd8:	bl	4025e0 <strcmp@plt>
  411bdc:	cbz	w0, 411bb0 <ferror@plt+0xf2b0>
  411be0:	add	x0, sp, #0x2, lsl #12
  411be4:	add	x3, sp, #0x3, lsl #12
  411be8:	add	x0, x0, #0x74
  411bec:	add	x3, x3, #0x74
  411bf0:	mov	w1, #0x1000                	// #4096
  411bf4:	mov	x2, x22
  411bf8:	mov	x4, x26
  411bfc:	bl	4023a0 <snprintf@plt>
  411c00:	add	x0, sp, #0x1, lsl #12
  411c04:	add	x0, x0, #0x74
  411c08:	mov	w1, #0x1000                	// #4096
  411c0c:	mov	x2, x23
  411c10:	mov	x3, x26
  411c14:	bl	4023a0 <snprintf@plt>
  411c18:	add	x0, sp, #0x2, lsl #12
  411c1c:	add	x1, sp, #0x1, lsl #12
  411c20:	add	x0, x0, #0x74
  411c24:	add	x1, x1, #0x74
  411c28:	mov	w3, #0x1000                	// #4096
  411c2c:	mov	x2, x24
  411c30:	mov	x4, xzr
  411c34:	bl	402270 <mount@plt>
  411c38:	tbz	w0, #31, 411bb0 <ferror@plt+0xf2b0>
  411c3c:	ldr	x26, [x27]
  411c40:	bl	402860 <__errno_location@plt>
  411c44:	ldr	w0, [x0]
  411c48:	bl	402530 <strerror@plt>
  411c4c:	add	x2, sp, #0x2, lsl #12
  411c50:	add	x3, sp, #0x1, lsl #12
  411c54:	mov	x4, x0
  411c58:	add	x2, x2, #0x74
  411c5c:	add	x3, x3, #0x74
  411c60:	mov	x0, x26
  411c64:	mov	x1, x25
  411c68:	bl	4028c0 <fprintf@plt>
  411c6c:	b	411bb0 <ferror@plt+0xf2b0>
  411c70:	mov	x0, x19
  411c74:	bl	402520 <closedir@plt>
  411c78:	mov	w0, wzr
  411c7c:	add	sp, sp, #0x3, lsl #12
  411c80:	add	sp, sp, #0x180
  411c84:	ldp	x20, x19, [sp, #80]
  411c88:	ldp	x22, x21, [sp, #64]
  411c8c:	ldp	x24, x23, [sp, #48]
  411c90:	ldp	x26, x25, [sp, #32]
  411c94:	ldp	x28, x27, [sp, #16]
  411c98:	ldp	x29, x30, [sp], #96
  411c9c:	ret
  411ca0:	ldr	x8, [sp, #72]
  411ca4:	and	x3, x8, #0x1
  411ca8:	b	411b04 <ferror@plt+0xf204>
  411cac:	adrp	x8, 42b000 <ferror@plt+0x28700>
  411cb0:	ldr	x8, [x8, #3984]
  411cb4:	ldr	x20, [x8]
  411cb8:	bl	402860 <__errno_location@plt>
  411cbc:	ldr	w0, [x0]
  411cc0:	bl	402530 <strerror@plt>
  411cc4:	adrp	x1, 41a000 <ferror@plt+0x17700>
  411cc8:	mov	x3, x0
  411ccc:	add	x1, x1, #0x337
  411cd0:	mov	x0, x20
  411cd4:	mov	x2, x19
  411cd8:	bl	4028c0 <fprintf@plt>
  411cdc:	mov	w0, #0xffffffff            	// #-1
  411ce0:	b	411c7c <ferror@plt+0xf37c>
  411ce4:	adrp	x8, 42b000 <ferror@plt+0x28700>
  411ce8:	ldr	x8, [x8, #3984]
  411cec:	ldr	x21, [x8]
  411cf0:	bl	402860 <__errno_location@plt>
  411cf4:	ldr	w0, [x0]
  411cf8:	bl	402530 <strerror@plt>
  411cfc:	adrp	x1, 41a000 <ferror@plt+0x17700>
  411d00:	mov	x3, x0
  411d04:	add	x1, x1, #0x35f
  411d08:	mov	x0, x21
  411d0c:	mov	x2, x19
  411d10:	bl	4028c0 <fprintf@plt>
  411d14:	mov	w0, w20
  411d18:	bl	402540 <close@plt>
  411d1c:	mov	w0, #0xffffffff            	// #-1
  411d20:	b	411c7c <ferror@plt+0xf37c>
  411d24:	adrp	x8, 42b000 <ferror@plt+0x28700>
  411d28:	ldr	x8, [x8, #3984]
  411d2c:	ldr	x19, [x8]
  411d30:	bl	402860 <__errno_location@plt>
  411d34:	ldr	w0, [x0]
  411d38:	bl	402530 <strerror@plt>
  411d3c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  411d40:	mov	x2, x0
  411d44:	add	x1, x1, #0x38e
  411d48:	b	411d98 <ferror@plt+0xf498>
  411d4c:	adrp	x8, 42b000 <ferror@plt+0x28700>
  411d50:	ldr	x8, [x8, #3984]
  411d54:	ldr	x19, [x8]
  411d58:	bl	402860 <__errno_location@plt>
  411d5c:	ldr	w0, [x0]
  411d60:	bl	402530 <strerror@plt>
  411d64:	adrp	x1, 41a000 <ferror@plt+0x17700>
  411d68:	mov	x2, x0
  411d6c:	add	x1, x1, #0x3a2
  411d70:	b	411d98 <ferror@plt+0xf498>
  411d74:	adrp	x8, 42b000 <ferror@plt+0x28700>
  411d78:	ldr	x8, [x8, #3984]
  411d7c:	ldr	x19, [x8]
  411d80:	bl	402860 <__errno_location@plt>
  411d84:	ldr	w0, [x0]
  411d88:	bl	402530 <strerror@plt>
  411d8c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  411d90:	mov	x2, x0
  411d94:	add	x1, x1, #0x3d1
  411d98:	mov	x0, x19
  411d9c:	bl	4028c0 <fprintf@plt>
  411da0:	mov	w0, #0xffffffff            	// #-1
  411da4:	b	411c7c <ferror@plt+0xf37c>
  411da8:	stp	x29, x30, [sp, #-32]!
  411dac:	stp	x28, x19, [sp, #16]
  411db0:	mov	x29, sp
  411db4:	sub	sp, sp, #0x1, lsl #12
  411db8:	mov	w1, #0x2f                  	// #47
  411dbc:	mov	x19, x0
  411dc0:	bl	4026a0 <strchr@plt>
  411dc4:	cbnz	x0, 411dec <ferror@plt+0xf4ec>
  411dc8:	adrp	x2, 419000 <ferror@plt+0x16700>
  411dcc:	adrp	x3, 41a000 <ferror@plt+0x17700>
  411dd0:	add	x2, x2, #0xb0e
  411dd4:	add	x3, x3, #0x328
  411dd8:	mov	x0, sp
  411ddc:	mov	w1, #0x1000                	// #4096
  411de0:	mov	x4, x19
  411de4:	bl	4023a0 <snprintf@plt>
  411de8:	mov	x19, sp
  411dec:	mov	x0, x19
  411df0:	mov	w1, wzr
  411df4:	bl	402770 <open64@plt>
  411df8:	add	sp, sp, #0x1, lsl #12
  411dfc:	ldp	x28, x19, [sp, #16]
  411e00:	ldp	x29, x30, [sp], #32
  411e04:	ret
  411e08:	stp	x29, x30, [sp, #-64]!
  411e0c:	stp	x20, x19, [sp, #48]
  411e10:	mov	x20, x0
  411e14:	adrp	x0, 41a000 <ferror@plt+0x17700>
  411e18:	add	x0, x0, #0x328
  411e1c:	stp	x24, x23, [sp, #16]
  411e20:	stp	x22, x21, [sp, #32]
  411e24:	mov	x29, sp
  411e28:	mov	x19, x1
  411e2c:	bl	402350 <opendir@plt>
  411e30:	cbz	x0, 411ea4 <ferror@plt+0xf5a4>
  411e34:	mov	x21, x0
  411e38:	bl	402670 <readdir64@plt>
  411e3c:	cbz	x0, 411e94 <ferror@plt+0xf594>
  411e40:	adrp	x22, 41a000 <ferror@plt+0x17700>
  411e44:	adrp	x23, 41a000 <ferror@plt+0x17700>
  411e48:	add	x22, x22, #0x3ec
  411e4c:	add	x23, x23, #0x3eb
  411e50:	b	411e60 <ferror@plt+0xf560>
  411e54:	mov	x0, x21
  411e58:	bl	402670 <readdir64@plt>
  411e5c:	cbz	x0, 411e94 <ferror@plt+0xf594>
  411e60:	add	x24, x0, #0x13
  411e64:	mov	x0, x24
  411e68:	mov	x1, x22
  411e6c:	bl	4025e0 <strcmp@plt>
  411e70:	cbz	w0, 411e54 <ferror@plt+0xf554>
  411e74:	mov	x0, x24
  411e78:	mov	x1, x23
  411e7c:	bl	4025e0 <strcmp@plt>
  411e80:	cbz	w0, 411e54 <ferror@plt+0xf554>
  411e84:	mov	x0, x24
  411e88:	mov	x1, x19
  411e8c:	blr	x20
  411e90:	cbz	w0, 411e54 <ferror@plt+0xf554>
  411e94:	mov	x0, x21
  411e98:	bl	402520 <closedir@plt>
  411e9c:	mov	w0, wzr
  411ea0:	b	411ea8 <ferror@plt+0xf5a8>
  411ea4:	mov	w0, #0xffffffff            	// #-1
  411ea8:	ldp	x20, x19, [sp, #48]
  411eac:	ldp	x22, x21, [sp, #32]
  411eb0:	ldp	x24, x23, [sp, #16]
  411eb4:	ldp	x29, x30, [sp], #64
  411eb8:	ret
  411ebc:	stp	x29, x30, [sp, #-32]!
  411ec0:	str	x19, [sp, #16]
  411ec4:	mov	x29, sp
  411ec8:	cbz	w0, 411f10 <ferror@plt+0xf610>
  411ecc:	adrp	x8, 42b000 <ferror@plt+0x28700>
  411ed0:	ldr	x8, [x8, #4016]
  411ed4:	ldr	x0, [x8]
  411ed8:	bl	412d0c <ferror@plt+0x1040c>
  411edc:	adrp	x19, 437000 <stdin@@GLIBC_2.17+0x7238>
  411ee0:	str	x0, [x19, #1624]
  411ee4:	cbz	x0, 411f1c <ferror@plt+0xf61c>
  411ee8:	adrp	x8, 42b000 <ferror@plt+0x28700>
  411eec:	ldr	x8, [x8, #4056]
  411ef0:	ldr	w8, [x8]
  411ef4:	cbz	w8, 411f04 <ferror@plt+0xf604>
  411ef8:	mov	w1, #0x1                   	// #1
  411efc:	bl	412da8 <ferror@plt+0x104a8>
  411f00:	ldr	x0, [x19, #1624]
  411f04:	ldr	x19, [sp, #16]
  411f08:	ldp	x29, x30, [sp], #32
  411f0c:	b	4131e8 <ferror@plt+0x108e8>
  411f10:	ldr	x19, [sp, #16]
  411f14:	ldp	x29, x30, [sp], #32
  411f18:	ret
  411f1c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  411f20:	add	x0, x0, #0x43a
  411f24:	bl	402280 <perror@plt>
  411f28:	mov	w0, #0x1                   	// #1
  411f2c:	bl	402260 <exit@plt>
  411f30:	stp	x29, x30, [sp, #-16]!
  411f34:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  411f38:	ldr	x0, [x8, #1624]
  411f3c:	mov	x29, sp
  411f40:	cbz	x0, 411f58 <ferror@plt+0xf658>
  411f44:	bl	413254 <ferror@plt+0x10954>
  411f48:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7238>
  411f4c:	add	x0, x0, #0x658
  411f50:	ldp	x29, x30, [sp], #16
  411f54:	b	412d40 <ferror@plt+0x10440>
  411f58:	ldp	x29, x30, [sp], #16
  411f5c:	ret
  411f60:	stp	x29, x30, [sp, #-16]!
  411f64:	mov	x29, sp
  411f68:	cbz	w0, 411fa4 <ferror@plt+0xf6a4>
  411f6c:	adrp	x8, 42b000 <ferror@plt+0x28700>
  411f70:	ldr	x8, [x8, #4016]
  411f74:	ldr	x0, [x8]
  411f78:	bl	412d0c <ferror@plt+0x1040c>
  411f7c:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  411f80:	str	x0, [x8, #1624]
  411f84:	cbz	x0, 411fac <ferror@plt+0xf6ac>
  411f88:	adrp	x8, 42b000 <ferror@plt+0x28700>
  411f8c:	ldr	x8, [x8, #4056]
  411f90:	ldr	w8, [x8]
  411f94:	cbz	w8, 411fa4 <ferror@plt+0xf6a4>
  411f98:	mov	w1, #0x1                   	// #1
  411f9c:	ldp	x29, x30, [sp], #16
  411fa0:	b	412da8 <ferror@plt+0x104a8>
  411fa4:	ldp	x29, x30, [sp], #16
  411fa8:	ret
  411fac:	adrp	x0, 41a000 <ferror@plt+0x17700>
  411fb0:	add	x0, x0, #0x43a
  411fb4:	bl	402280 <perror@plt>
  411fb8:	mov	w0, #0x1                   	// #1
  411fbc:	bl	402260 <exit@plt>
  411fc0:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  411fc4:	ldr	x8, [x8, #1624]
  411fc8:	cbz	x8, 411fd8 <ferror@plt+0xf6d8>
  411fcc:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x7238>
  411fd0:	add	x0, x0, #0x658
  411fd4:	b	412d40 <ferror@plt+0x10440>
  411fd8:	ret
  411fdc:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  411fe0:	ldr	x8, [x8, #1624]
  411fe4:	cmp	x8, #0x0
  411fe8:	cset	w0, ne  // ne = any
  411fec:	ret
  411ff0:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  411ff4:	ldr	x0, [x8, #1624]
  411ff8:	ret
  411ffc:	stp	x29, x30, [sp, #-32]!
  412000:	str	x19, [sp, #16]
  412004:	adrp	x19, 437000 <stdin@@GLIBC_2.17+0x7238>
  412008:	ldr	x8, [x19, #1624]
  41200c:	mov	x29, sp
  412010:	cbz	x8, 412038 <ferror@plt+0xf738>
  412014:	mov	x1, x0
  412018:	cbz	x0, 412028 <ferror@plt+0xf728>
  41201c:	mov	x0, x8
  412020:	bl	412db4 <ferror@plt+0x104b4>
  412024:	ldr	x8, [x19, #1624]
  412028:	ldr	x19, [sp, #16]
  41202c:	mov	x0, x8
  412030:	ldp	x29, x30, [sp], #32
  412034:	b	4130d0 <ferror@plt+0x107d0>
  412038:	ldr	x19, [sp, #16]
  41203c:	ldp	x29, x30, [sp], #32
  412040:	ret
  412044:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  412048:	ldr	x0, [x8, #1624]
  41204c:	cbz	x0, 412054 <ferror@plt+0xf754>
  412050:	b	413120 <ferror@plt+0x10820>
  412054:	ret
  412058:	stp	x29, x30, [sp, #-32]!
  41205c:	str	x19, [sp, #16]
  412060:	adrp	x19, 437000 <stdin@@GLIBC_2.17+0x7238>
  412064:	ldr	x8, [x19, #1624]
  412068:	tst	w0, #0x6
  41206c:	mov	x29, sp
  412070:	b.eq	412098 <ferror@plt+0xf798>  // b.none
  412074:	cbz	x8, 41209c <ferror@plt+0xf79c>
  412078:	cbz	x1, 412088 <ferror@plt+0xf788>
  41207c:	mov	x0, x8
  412080:	bl	412db4 <ferror@plt+0x104b4>
  412084:	ldr	x8, [x19, #1624]
  412088:	ldr	x19, [sp, #16]
  41208c:	mov	x0, x8
  412090:	ldp	x29, x30, [sp], #32
  412094:	b	4131e8 <ferror@plt+0x108e8>
  412098:	cbnz	x8, 4120bc <ferror@plt+0xf7bc>
  41209c:	mov	w8, #0x5                   	// #5
  4120a0:	tst	w0, w8
  4120a4:	b.eq	4120bc <ferror@plt+0xf7bc>  // b.none
  4120a8:	ldr	x19, [sp, #16]
  4120ac:	adrp	x0, 418000 <ferror@plt+0x15700>
  4120b0:	add	x0, x0, #0xa19
  4120b4:	ldp	x29, x30, [sp], #32
  4120b8:	b	402840 <printf@plt>
  4120bc:	ldr	x19, [sp, #16]
  4120c0:	ldp	x29, x30, [sp], #32
  4120c4:	ret
  4120c8:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  4120cc:	ldr	x8, [x8, #1624]
  4120d0:	tst	w0, #0x6
  4120d4:	b.eq	4120e4 <ferror@plt+0xf7e4>  // b.none
  4120d8:	cbz	x8, 4120e8 <ferror@plt+0xf7e8>
  4120dc:	mov	x0, x8
  4120e0:	b	413254 <ferror@plt+0x10954>
  4120e4:	cbnz	x8, 412100 <ferror@plt+0xf800>
  4120e8:	mov	w8, #0x5                   	// #5
  4120ec:	tst	w0, w8
  4120f0:	b.eq	412100 <ferror@plt+0xf800>  // b.none
  4120f4:	adrp	x0, 418000 <ferror@plt+0x15700>
  4120f8:	add	x0, x0, #0xa19
  4120fc:	b	402840 <printf@plt>
  412100:	ret
  412104:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  412108:	ldr	x8, [x8, #1624]
  41210c:	tst	w0, #0x6
  412110:	b.eq	41212c <ferror@plt+0xf82c>  // b.none
  412114:	cbz	x8, 412130 <ferror@plt+0xf830>
  412118:	mov	x0, x8
  41211c:	cbz	x2, 412158 <ferror@plt+0xf858>
  412120:	mov	x1, x2
  412124:	mov	w2, w4
  412128:	b	4135d8 <ferror@plt+0x10cd8>
  41212c:	cbnz	x8, 412154 <ferror@plt+0xf854>
  412130:	mov	w8, #0x5                   	// #5
  412134:	tst	w0, w8
  412138:	b.eq	412154 <ferror@plt+0xf854>  // b.none
  41213c:	adrp	x8, 42b000 <ferror@plt+0x28700>
  412140:	ldr	x8, [x8, #4016]
  412144:	mov	x2, x3
  412148:	mov	w3, w4
  41214c:	ldr	x0, [x8]
  412150:	b	4129c0 <ferror@plt+0x100c0>
  412154:	ret
  412158:	mov	w1, w4
  41215c:	b	413384 <ferror@plt+0x10a84>
  412160:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  412164:	ldr	x8, [x8, #1624]
  412168:	tst	w0, #0x6
  41216c:	b.eq	412188 <ferror@plt+0xf888>  // b.none
  412170:	cbz	x8, 41218c <ferror@plt+0xf88c>
  412174:	mov	x0, x8
  412178:	cbz	x2, 4121b4 <ferror@plt+0xf8b4>
  41217c:	mov	x1, x2
  412180:	mov	x2, x4
  412184:	b	41360c <ferror@plt+0x10d0c>
  412188:	cbnz	x8, 4121b0 <ferror@plt+0xf8b0>
  41218c:	mov	w8, #0x5                   	// #5
  412190:	tst	w0, w8
  412194:	b.eq	4121b0 <ferror@plt+0xf8b0>  // b.none
  412198:	adrp	x8, 42b000 <ferror@plt+0x28700>
  41219c:	ldr	x8, [x8, #4016]
  4121a0:	mov	x2, x3
  4121a4:	mov	x3, x4
  4121a8:	ldr	x0, [x8]
  4121ac:	b	4129c0 <ferror@plt+0x100c0>
  4121b0:	ret
  4121b4:	mov	x1, x4
  4121b8:	b	413394 <ferror@plt+0x10a94>
  4121bc:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  4121c0:	ldr	x8, [x8, #1624]
  4121c4:	tst	w0, #0x6
  4121c8:	b.eq	4121e4 <ferror@plt+0xf8e4>  // b.none
  4121cc:	cbz	x8, 4121e8 <ferror@plt+0xf8e8>
  4121d0:	mov	x0, x8
  4121d4:	cbz	x2, 412214 <ferror@plt+0xf914>
  4121d8:	mov	x1, x2
  4121dc:	mov	w2, w4
  4121e0:	b	413508 <ferror@plt+0x10c08>
  4121e4:	cbnz	x8, 412210 <ferror@plt+0xf910>
  4121e8:	mov	w8, #0x5                   	// #5
  4121ec:	tst	w0, w8
  4121f0:	b.eq	412210 <ferror@plt+0xf910>  // b.none
  4121f4:	adrp	x8, 42b000 <ferror@plt+0x28700>
  4121f8:	ldr	x8, [x8, #4016]
  4121fc:	mov	x2, x3
  412200:	ldr	x0, [x8]
  412204:	and	w8, w4, #0xff
  412208:	mov	w3, w8
  41220c:	b	4129c0 <ferror@plt+0x100c0>
  412210:	ret
  412214:	mov	w1, w4
  412218:	b	413314 <ferror@plt+0x10a14>
  41221c:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  412220:	ldr	x8, [x8, #1624]
  412224:	tst	w0, #0x6
  412228:	b.eq	412244 <ferror@plt+0xf944>  // b.none
  41222c:	cbz	x8, 412248 <ferror@plt+0xf948>
  412230:	mov	x0, x8
  412234:	cbz	x2, 412274 <ferror@plt+0xf974>
  412238:	mov	x1, x2
  41223c:	mov	w2, w4
  412240:	b	41353c <ferror@plt+0x10c3c>
  412244:	cbnz	x8, 412270 <ferror@plt+0xf970>
  412248:	mov	w8, #0x5                   	// #5
  41224c:	tst	w0, w8
  412250:	b.eq	412270 <ferror@plt+0xf970>  // b.none
  412254:	adrp	x8, 42b000 <ferror@plt+0x28700>
  412258:	ldr	x8, [x8, #4016]
  41225c:	mov	x2, x3
  412260:	ldr	x0, [x8]
  412264:	and	w8, w4, #0xffff
  412268:	mov	w3, w8
  41226c:	b	4129c0 <ferror@plt+0x100c0>
  412270:	ret
  412274:	mov	w1, w4
  412278:	b	413324 <ferror@plt+0x10a24>
  41227c:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  412280:	ldr	x8, [x8, #1624]
  412284:	tst	w0, #0x6
  412288:	b.eq	4122a4 <ferror@plt+0xf9a4>  // b.none
  41228c:	cbz	x8, 4122a8 <ferror@plt+0xf9a8>
  412290:	mov	x0, x8
  412294:	cbz	x2, 4122d0 <ferror@plt+0xf9d0>
  412298:	mov	x1, x2
  41229c:	mov	w2, w4
  4122a0:	b	41346c <ferror@plt+0x10b6c>
  4122a4:	cbnz	x8, 4122cc <ferror@plt+0xf9cc>
  4122a8:	mov	w8, #0x5                   	// #5
  4122ac:	tst	w0, w8
  4122b0:	b.eq	4122cc <ferror@plt+0xf9cc>  // b.none
  4122b4:	adrp	x8, 42b000 <ferror@plt+0x28700>
  4122b8:	ldr	x8, [x8, #4016]
  4122bc:	mov	x2, x3
  4122c0:	mov	w3, w4
  4122c4:	ldr	x0, [x8]
  4122c8:	b	4129c0 <ferror@plt+0x100c0>
  4122cc:	ret
  4122d0:	mov	w1, w4
  4122d4:	b	413334 <ferror@plt+0x10a34>
  4122d8:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  4122dc:	ldr	x8, [x8, #1624]
  4122e0:	tst	w0, #0x6
  4122e4:	b.eq	412300 <ferror@plt+0xfa00>  // b.none
  4122e8:	cbz	x8, 412304 <ferror@plt+0xfa04>
  4122ec:	mov	x0, x8
  4122f0:	cbz	x2, 41232c <ferror@plt+0xfa2c>
  4122f4:	mov	x1, x2
  4122f8:	mov	x2, x4
  4122fc:	b	4134a0 <ferror@plt+0x10ba0>
  412300:	cbnz	x8, 412328 <ferror@plt+0xfa28>
  412304:	mov	w8, #0x5                   	// #5
  412308:	tst	w0, w8
  41230c:	b.eq	412328 <ferror@plt+0xfa28>  // b.none
  412310:	adrp	x8, 42b000 <ferror@plt+0x28700>
  412314:	ldr	x8, [x8, #4016]
  412318:	mov	x2, x3
  41231c:	mov	x3, x4
  412320:	ldr	x0, [x8]
  412324:	b	4129c0 <ferror@plt+0x100c0>
  412328:	ret
  41232c:	mov	x1, x4
  412330:	b	413344 <ferror@plt+0x10a44>
  412334:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  412338:	ldr	x8, [x8, #1624]
  41233c:	tst	w0, #0x6
  412340:	b.eq	41235c <ferror@plt+0xfa5c>  // b.none
  412344:	cbz	x8, 412360 <ferror@plt+0xfa60>
  412348:	mov	x0, x8
  41234c:	cbz	x2, 412388 <ferror@plt+0xfa88>
  412350:	mov	x1, x2
  412354:	mov	x2, x4
  412358:	b	413570 <ferror@plt+0x10c70>
  41235c:	cbnz	x8, 412384 <ferror@plt+0xfa84>
  412360:	mov	w8, #0x5                   	// #5
  412364:	tst	w0, w8
  412368:	b.eq	412384 <ferror@plt+0xfa84>  // b.none
  41236c:	adrp	x8, 42b000 <ferror@plt+0x28700>
  412370:	ldr	x8, [x8, #4016]
  412374:	mov	x2, x3
  412378:	mov	x3, x4
  41237c:	ldr	x0, [x8]
  412380:	b	4129c0 <ferror@plt+0x100c0>
  412384:	ret
  412388:	mov	x1, x4
  41238c:	b	413364 <ferror@plt+0x10a64>
  412390:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  412394:	ldr	x8, [x8, #1624]
  412398:	tst	w0, #0x6
  41239c:	b.eq	4123b8 <ferror@plt+0xfab8>  // b.none
  4123a0:	cbz	x8, 4123bc <ferror@plt+0xfabc>
  4123a4:	mov	x0, x8
  4123a8:	cbz	x2, 4123e4 <ferror@plt+0xfae4>
  4123ac:	mov	x1, x2
  4123b0:	mov	x2, x4
  4123b4:	b	4135a4 <ferror@plt+0x10ca4>
  4123b8:	cbnz	x8, 4123e0 <ferror@plt+0xfae0>
  4123bc:	mov	w8, #0x5                   	// #5
  4123c0:	tst	w0, w8
  4123c4:	b.eq	4123e0 <ferror@plt+0xfae0>  // b.none
  4123c8:	adrp	x8, 42b000 <ferror@plt+0x28700>
  4123cc:	ldr	x8, [x8, #4016]
  4123d0:	mov	x2, x3
  4123d4:	mov	x3, x4
  4123d8:	ldr	x0, [x8]
  4123dc:	b	4129c0 <ferror@plt+0x100c0>
  4123e0:	ret
  4123e4:	mov	x1, x4
  4123e8:	b	413374 <ferror@plt+0x10a74>
  4123ec:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  4123f0:	ldr	x8, [x8, #1624]
  4123f4:	tst	w0, #0x6
  4123f8:	b.eq	412410 <ferror@plt+0xfb10>  // b.none
  4123fc:	cbz	x8, 412414 <ferror@plt+0xfb14>
  412400:	mov	x0, x8
  412404:	cbz	x2, 412438 <ferror@plt+0xfb38>
  412408:	mov	x1, x2
  41240c:	b	413430 <ferror@plt+0x10b30>
  412410:	cbnz	x8, 412434 <ferror@plt+0xfb34>
  412414:	mov	w8, #0x5                   	// #5
  412418:	tst	w0, w8
  41241c:	b.eq	412434 <ferror@plt+0xfb34>  // b.none
  412420:	adrp	x8, 42b000 <ferror@plt+0x28700>
  412424:	ldr	x8, [x8, #4016]
  412428:	mov	x2, x3
  41242c:	ldr	x0, [x8]
  412430:	b	4129c0 <ferror@plt+0x100c0>
  412434:	ret
  412438:	b	413308 <ferror@plt+0x10a08>
  41243c:	sub	sp, sp, #0x60
  412440:	stp	x20, x19, [sp, #80]
  412444:	mov	x20, x0
  412448:	adrp	x2, 41a000 <ferror@plt+0x17700>
  41244c:	mov	w19, w1
  412450:	add	x2, x2, #0x41b
  412454:	mov	x0, sp
  412458:	mov	w1, #0x40                  	// #64
  41245c:	mov	x3, x20
  412460:	stp	x29, x30, [sp, #64]
  412464:	add	x29, sp, #0x40
  412468:	bl	4023a0 <snprintf@plt>
  41246c:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  412470:	ldr	x0, [x8, #1624]
  412474:	cbz	x0, 41248c <ferror@plt+0xfb8c>
  412478:	cbz	x20, 4124ac <ferror@plt+0xfbac>
  41247c:	mov	x1, x20
  412480:	mov	w2, w19
  412484:	bl	41346c <ferror@plt+0x10b6c>
  412488:	b	4124b4 <ferror@plt+0xfbb4>
  41248c:	adrp	x8, 42b000 <ferror@plt+0x28700>
  412490:	ldr	x8, [x8, #4016]
  412494:	mov	x2, sp
  412498:	mov	w1, #0x6                   	// #6
  41249c:	mov	w3, w19
  4124a0:	ldr	x0, [x8]
  4124a4:	bl	4129c0 <ferror@plt+0x100c0>
  4124a8:	b	4124b4 <ferror@plt+0xfbb4>
  4124ac:	mov	w1, w19
  4124b0:	bl	413334 <ferror@plt+0x10a34>
  4124b4:	ldp	x20, x19, [sp, #80]
  4124b8:	ldp	x29, x30, [sp, #64]
  4124bc:	add	sp, sp, #0x60
  4124c0:	ret
  4124c4:	sub	sp, sp, #0x60
  4124c8:	stp	x20, x19, [sp, #80]
  4124cc:	mov	x20, x0
  4124d0:	adrp	x2, 41a000 <ferror@plt+0x17700>
  4124d4:	mov	x19, x1
  4124d8:	add	x2, x2, #0x422
  4124dc:	mov	x0, sp
  4124e0:	mov	w1, #0x40                  	// #64
  4124e4:	mov	x3, x20
  4124e8:	stp	x29, x30, [sp, #64]
  4124ec:	add	x29, sp, #0x40
  4124f0:	bl	4023a0 <snprintf@plt>
  4124f4:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  4124f8:	ldr	x0, [x8, #1624]
  4124fc:	cbz	x0, 412514 <ferror@plt+0xfc14>
  412500:	cbz	x20, 412534 <ferror@plt+0xfc34>
  412504:	cbnz	x19, 412534 <ferror@plt+0xfc34>
  412508:	mov	x1, x20
  41250c:	bl	412db4 <ferror@plt+0x104b4>
  412510:	b	412554 <ferror@plt+0xfc54>
  412514:	adrp	x8, 42b000 <ferror@plt+0x28700>
  412518:	ldr	x8, [x8, #4016]
  41251c:	mov	x2, sp
  412520:	mov	w1, #0x6                   	// #6
  412524:	mov	x3, x19
  412528:	ldr	x0, [x8]
  41252c:	bl	4129c0 <ferror@plt+0x100c0>
  412530:	b	412554 <ferror@plt+0xfc54>
  412534:	cbnz	x20, 412548 <ferror@plt+0xfc48>
  412538:	cbz	x19, 412548 <ferror@plt+0xfc48>
  41253c:	mov	x1, x19
  412540:	bl	413298 <ferror@plt+0x10998>
  412544:	b	412554 <ferror@plt+0xfc54>
  412548:	mov	x1, x20
  41254c:	mov	x2, x19
  412550:	bl	4133a4 <ferror@plt+0x10aa4>
  412554:	ldp	x20, x19, [sp, #80]
  412558:	ldp	x29, x30, [sp, #64]
  41255c:	add	sp, sp, #0x60
  412560:	ret
  412564:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  412568:	ldr	x8, [x8, #1624]
  41256c:	tst	w0, #0x6
  412570:	b.eq	41258c <ferror@plt+0xfc8c>  // b.none
  412574:	cbz	x8, 412590 <ferror@plt+0xfc90>
  412578:	cbz	x2, 4125b8 <ferror@plt+0xfcb8>
  41257c:	cbnz	x4, 4125b8 <ferror@plt+0xfcb8>
  412580:	mov	x0, x8
  412584:	mov	x1, x2
  412588:	b	412db4 <ferror@plt+0x104b4>
  41258c:	cbnz	x8, 4125b4 <ferror@plt+0xfcb4>
  412590:	mov	w8, #0x5                   	// #5
  412594:	tst	w0, w8
  412598:	b.eq	4125b4 <ferror@plt+0xfcb4>  // b.none
  41259c:	adrp	x8, 42b000 <ferror@plt+0x28700>
  4125a0:	ldr	x8, [x8, #4016]
  4125a4:	mov	x2, x3
  4125a8:	mov	x3, x4
  4125ac:	ldr	x0, [x8]
  4125b0:	b	4129c0 <ferror@plt+0x100c0>
  4125b4:	ret
  4125b8:	cbnz	x2, 4125cc <ferror@plt+0xfccc>
  4125bc:	cbz	x4, 4125cc <ferror@plt+0xfccc>
  4125c0:	mov	x0, x8
  4125c4:	mov	x1, x4
  4125c8:	b	413298 <ferror@plt+0x10998>
  4125cc:	mov	x0, x8
  4125d0:	mov	x1, x2
  4125d4:	mov	x2, x4
  4125d8:	b	4133a4 <ferror@plt+0x10aa4>
  4125dc:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  4125e0:	ldr	x8, [x8, #1624]
  4125e4:	tst	w0, #0x6
  4125e8:	b.eq	412608 <ferror@plt+0xfd08>  // b.none
  4125ec:	cbz	x8, 41260c <ferror@plt+0xfd0c>
  4125f0:	cbz	x2, 41264c <ferror@plt+0xfd4c>
  4125f4:	and	w9, w4, #0x1
  4125f8:	mov	x0, x8
  4125fc:	mov	x1, x2
  412600:	mov	w2, w9
  412604:	b	4133e8 <ferror@plt+0x10ae8>
  412608:	cbnz	x8, 412648 <ferror@plt+0xfd48>
  41260c:	mov	w8, #0x5                   	// #5
  412610:	tst	w0, w8
  412614:	b.eq	412648 <ferror@plt+0xfd48>  // b.none
  412618:	adrp	x8, 42b000 <ferror@plt+0x28700>
  41261c:	ldr	x8, [x8, #4016]
  412620:	adrp	x9, 41a000 <ferror@plt+0x17700>
  412624:	add	x9, x9, #0x429
  412628:	tst	w4, #0x1
  41262c:	ldr	x0, [x8]
  412630:	adrp	x8, 41a000 <ferror@plt+0x17700>
  412634:	add	x8, x8, #0x42e
  412638:	csel	x8, x9, x8, ne  // ne = any
  41263c:	mov	x2, x3
  412640:	mov	x3, x8
  412644:	b	4129c0 <ferror@plt+0x100c0>
  412648:	ret
  41264c:	and	w1, w4, #0x1
  412650:	mov	x0, x8
  412654:	b	4132d8 <ferror@plt+0x109d8>
  412658:	sub	sp, sp, #0x60
  41265c:	stp	x29, x30, [sp, #64]
  412660:	stp	x20, x19, [sp, #80]
  412664:	adrp	x20, 437000 <stdin@@GLIBC_2.17+0x7238>
  412668:	ldr	x8, [x20, #1624]
  41266c:	tst	w0, #0x6
  412670:	add	x29, sp, #0x40
  412674:	b.eq	4126b4 <ferror@plt+0xfdb4>  // b.none
  412678:	cbz	x8, 4126b4 <ferror@plt+0xfdb4>
  41267c:	mov	x19, x2
  412680:	adrp	x2, 41a000 <ferror@plt+0x17700>
  412684:	add	x2, x2, #0x434
  412688:	mov	x0, sp
  41268c:	mov	w1, #0x40                  	// #64
  412690:	mov	x3, x4
  412694:	bl	4023a0 <snprintf@plt>
  412698:	ldr	x0, [x20, #1624]
  41269c:	cbz	x0, 4126f0 <ferror@plt+0xfdf0>
  4126a0:	cbz	x19, 4126e8 <ferror@plt+0xfde8>
  4126a4:	mov	x2, sp
  4126a8:	mov	x1, x19
  4126ac:	bl	4133a4 <ferror@plt+0x10aa4>
  4126b0:	b	4126f0 <ferror@plt+0xfdf0>
  4126b4:	mov	w9, #0x5                   	// #5
  4126b8:	tst	w0, w9
  4126bc:	b.eq	4126f0 <ferror@plt+0xfdf0>  // b.none
  4126c0:	cbnz	x8, 4126f0 <ferror@plt+0xfdf0>
  4126c4:	adrp	x8, 42b000 <ferror@plt+0x28700>
  4126c8:	ldr	x8, [x8, #4016]
  4126cc:	ldp	x20, x19, [sp, #80]
  4126d0:	ldp	x29, x30, [sp, #64]
  4126d4:	mov	x2, x3
  4126d8:	ldr	x0, [x8]
  4126dc:	mov	x3, x4
  4126e0:	add	sp, sp, #0x60
  4126e4:	b	4129c0 <ferror@plt+0x100c0>
  4126e8:	mov	x1, sp
  4126ec:	bl	413298 <ferror@plt+0x10998>
  4126f0:	ldp	x20, x19, [sp, #80]
  4126f4:	ldp	x29, x30, [sp, #64]
  4126f8:	add	sp, sp, #0x60
  4126fc:	ret
  412700:	sub	sp, sp, #0x60
  412704:	stp	x29, x30, [sp, #64]
  412708:	stp	x20, x19, [sp, #80]
  41270c:	adrp	x20, 437000 <stdin@@GLIBC_2.17+0x7238>
  412710:	ldr	x8, [x20, #1624]
  412714:	tst	w0, #0x6
  412718:	add	x29, sp, #0x40
  41271c:	b.eq	412758 <ferror@plt+0xfe58>  // b.none
  412720:	cbz	x8, 412758 <ferror@plt+0xfe58>
  412724:	mov	x19, x2
  412728:	adrp	x2, 418000 <ferror@plt+0x15700>
  41272c:	add	x2, x2, #0xc16
  412730:	mov	x0, sp
  412734:	mov	w1, #0x40                  	// #64
  412738:	mov	w3, w4
  41273c:	bl	4023a0 <snprintf@plt>
  412740:	ldr	x0, [x20, #1624]
  412744:	cbz	x19, 41278c <ferror@plt+0xfe8c>
  412748:	mov	x2, sp
  41274c:	mov	x1, x19
  412750:	bl	4133a4 <ferror@plt+0x10aa4>
  412754:	b	412794 <ferror@plt+0xfe94>
  412758:	mov	w9, #0x5                   	// #5
  41275c:	tst	w0, w9
  412760:	b.eq	412794 <ferror@plt+0xfe94>  // b.none
  412764:	cbnz	x8, 412794 <ferror@plt+0xfe94>
  412768:	adrp	x8, 42b000 <ferror@plt+0x28700>
  41276c:	ldr	x8, [x8, #4016]
  412770:	ldp	x20, x19, [sp, #80]
  412774:	ldp	x29, x30, [sp, #64]
  412778:	mov	x2, x3
  41277c:	ldr	x0, [x8]
  412780:	mov	w3, w4
  412784:	add	sp, sp, #0x60
  412788:	b	4129c0 <ferror@plt+0x100c0>
  41278c:	mov	x1, sp
  412790:	bl	413298 <ferror@plt+0x10998>
  412794:	ldp	x20, x19, [sp, #80]
  412798:	ldp	x29, x30, [sp, #64]
  41279c:	add	sp, sp, #0x60
  4127a0:	ret
  4127a4:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  4127a8:	ldr	x8, [x8, #1624]
  4127ac:	tst	w0, #0x6
  4127b0:	b.eq	4127c8 <ferror@plt+0xfec8>  // b.none
  4127b4:	cbz	x8, 4127cc <ferror@plt+0xfecc>
  4127b8:	mov	x0, x8
  4127bc:	cbz	x2, 4127f4 <ferror@plt+0xfef4>
  4127c0:	mov	x1, x2
  4127c4:	b	413640 <ferror@plt+0x10d40>
  4127c8:	cbnz	x8, 4127f0 <ferror@plt+0xfef0>
  4127cc:	mov	w8, #0x5                   	// #5
  4127d0:	tst	w0, w8
  4127d4:	b.eq	4127f0 <ferror@plt+0xfef0>  // b.none
  4127d8:	adrp	x8, 42b000 <ferror@plt+0x28700>
  4127dc:	ldr	x8, [x8, #4016]
  4127e0:	mov	x2, x3
  4127e4:	mov	x3, x4
  4127e8:	ldr	x0, [x8]
  4127ec:	b	4129c0 <ferror@plt+0x100c0>
  4127f0:	ret
  4127f4:	b	4132fc <ferror@plt+0x109fc>
  4127f8:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  4127fc:	ldr	x8, [x8, #1624]
  412800:	cbz	x8, 412808 <ferror@plt+0xff08>
  412804:	ret
  412808:	adrp	x8, 42b000 <ferror@plt+0x28700>
  41280c:	ldr	x8, [x8, #4048]
  412810:	adrp	x0, 418000 <ferror@plt+0x15700>
  412814:	add	x0, x0, #0xa19
  412818:	ldr	x1, [x8]
  41281c:	b	402840 <printf@plt>
  412820:	stp	x29, x30, [sp, #-32]!
  412824:	str	x19, [sp, #16]
  412828:	mov	w19, wzr
  41282c:	mov	x29, sp
  412830:	cbz	w0, 4128bc <ferror@plt+0xffbc>
  412834:	cbnz	w1, 4128bc <ferror@plt+0xffbc>
  412838:	cmp	w0, #0x2
  41283c:	b.eq	412858 <ferror@plt+0xff58>  // b.none
  412840:	adrp	x8, 42b000 <ferror@plt+0x28700>
  412844:	ldr	x8, [x8, #4016]
  412848:	ldr	x0, [x8]
  41284c:	bl	4023c0 <fileno@plt>
  412850:	bl	402750 <isatty@plt>
  412854:	cbz	w0, 4128a8 <ferror@plt+0xffa8>
  412858:	adrp	x0, 41a000 <ferror@plt+0x17700>
  41285c:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  412860:	mov	w19, #0x1                   	// #1
  412864:	add	x0, x0, #0x45f
  412868:	strb	w19, [x8, #1632]
  41286c:	bl	402870 <getenv@plt>
  412870:	cbz	x0, 4128bc <ferror@plt+0xffbc>
  412874:	mov	w1, #0x3b                  	// #59
  412878:	bl	402550 <strrchr@plt>
  41287c:	cbz	x0, 4128b8 <ferror@plt+0xffb8>
  412880:	ldrb	w8, [x0, #1]
  412884:	sub	w9, w8, #0x30
  412888:	cmp	w9, #0x7
  41288c:	b.cs	4128b0 <ferror@plt+0xffb0>  // b.hs, b.nlast
  412890:	ldrb	w8, [x0, #2]
  412894:	mov	w19, #0x1                   	// #1
  412898:	cbnz	w8, 4128bc <ferror@plt+0xffbc>
  41289c:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  4128a0:	strb	w19, [x8, #1636]
  4128a4:	b	4128bc <ferror@plt+0xffbc>
  4128a8:	mov	w19, wzr
  4128ac:	b	4128bc <ferror@plt+0xffbc>
  4128b0:	cmp	w8, #0x38
  4128b4:	b.eq	412890 <ferror@plt+0xff90>  // b.none
  4128b8:	mov	w19, #0x1                   	// #1
  4128bc:	mov	w0, w19
  4128c0:	ldr	x19, [sp, #16]
  4128c4:	ldp	x29, x30, [sp], #32
  4128c8:	ret
  4128cc:	stp	x29, x30, [sp, #-48]!
  4128d0:	str	x21, [sp, #16]
  4128d4:	stp	x20, x19, [sp, #32]
  4128d8:	mov	x29, sp
  4128dc:	cbz	x1, 412940 <ferror@plt+0x10040>
  4128e0:	mov	x19, x1
  4128e4:	mov	x20, x0
  4128e8:	bl	402250 <strlen@plt>
  4128ec:	add	x9, x0, #0x10
  4128f0:	mov	x8, sp
  4128f4:	and	x9, x9, #0xfffffffffffffff0
  4128f8:	sub	x21, x8, x9
  4128fc:	add	x2, x0, #0x1
  412900:	mov	sp, x21
  412904:	mov	x0, x21
  412908:	mov	x1, x20
  41290c:	bl	402220 <memcpy@plt>
  412910:	mov	w1, #0x3d                  	// #61
  412914:	mov	x0, x21
  412918:	bl	4027c0 <strchrnul@plt>
  41291c:	ldrb	w8, [x0]
  412920:	mov	x20, x0
  412924:	cbz	w8, 41292c <ferror@plt+0x1002c>
  412928:	strb	wzr, [x20], #1
  41292c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  412930:	add	x1, x1, #0x446
  412934:	mov	x0, x21
  412938:	bl	40df0c <ferror@plt+0xb60c>
  41293c:	tbz	w0, #0, 412948 <ferror@plt+0x10048>
  412940:	mov	w0, wzr
  412944:	b	4129a0 <ferror@plt+0x100a0>
  412948:	ldrb	w8, [x20]
  41294c:	cbz	w8, 412994 <ferror@plt+0x10094>
  412950:	adrp	x1, 41a000 <ferror@plt+0x17700>
  412954:	add	x1, x1, #0x44d
  412958:	mov	x0, x20
  41295c:	bl	4025e0 <strcmp@plt>
  412960:	cbz	w0, 412994 <ferror@plt+0x10094>
  412964:	adrp	x1, 41a000 <ferror@plt+0x17700>
  412968:	add	x1, x1, #0x454
  41296c:	mov	x0, x20
  412970:	bl	4025e0 <strcmp@plt>
  412974:	cbz	w0, 4129b4 <ferror@plt+0x100b4>
  412978:	adrp	x1, 41a000 <ferror@plt+0x17700>
  41297c:	add	x1, x1, #0x459
  412980:	mov	x0, x20
  412984:	bl	4025e0 <strcmp@plt>
  412988:	cbnz	w0, 412940 <ferror@plt+0x10040>
  41298c:	str	wzr, [x19]
  412990:	b	41299c <ferror@plt+0x1009c>
  412994:	mov	w8, #0x2                   	// #2
  412998:	str	w8, [x19]
  41299c:	mov	w0, #0x1                   	// #1
  4129a0:	mov	sp, x29
  4129a4:	ldp	x20, x19, [sp, #32]
  4129a8:	ldr	x21, [sp, #16]
  4129ac:	ldp	x29, x30, [sp], #48
  4129b0:	ret
  4129b4:	mov	w0, #0x1                   	// #1
  4129b8:	str	w0, [x19]
  4129bc:	b	4129a0 <ferror@plt+0x100a0>
  4129c0:	sub	sp, sp, #0x130
  4129c4:	stp	x29, x30, [sp, #240]
  4129c8:	add	x29, sp, #0xf0
  4129cc:	mov	x8, #0xffffffffffffffd8    	// #-40
  4129d0:	mov	x9, sp
  4129d4:	sub	x10, x29, #0x68
  4129d8:	stp	x20, x19, [sp, #288]
  4129dc:	mov	x20, x2
  4129e0:	mov	x19, x0
  4129e4:	movk	x8, #0xff80, lsl #32
  4129e8:	add	x11, x29, #0x40
  4129ec:	cmp	w1, #0x6
  4129f0:	add	x9, x9, #0x80
  4129f4:	add	x10, x10, #0x28
  4129f8:	str	x28, [sp, #256]
  4129fc:	stp	x22, x21, [sp, #272]
  412a00:	stp	x3, x4, [x29, #-104]
  412a04:	stp	x5, x6, [x29, #-88]
  412a08:	stur	x7, [x29, #-72]
  412a0c:	stp	q1, q2, [sp, #16]
  412a10:	stp	q3, q4, [sp, #48]
  412a14:	str	q0, [sp]
  412a18:	stp	q5, q6, [sp, #80]
  412a1c:	str	q7, [sp, #112]
  412a20:	stp	x9, x8, [x29, #-16]
  412a24:	stp	x11, x10, [x29, #-32]
  412a28:	b.eq	412ab8 <ferror@plt+0x101b8>  // b.none
  412a2c:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  412a30:	ldrb	w8, [x8, #1632]
  412a34:	cbz	w8, 412ab8 <ferror@plt+0x101b8>
  412a38:	adrp	x8, 437000 <stdin@@GLIBC_2.17+0x7238>
  412a3c:	ldrb	w8, [x8, #1636]
  412a40:	adrp	x9, 41a000 <ferror@plt+0x17700>
  412a44:	adrp	x10, 41a000 <ferror@plt+0x17700>
  412a48:	add	x9, x9, #0x4ec
  412a4c:	add	x10, x10, #0x4d0
  412a50:	cmp	w8, #0x0
  412a54:	csel	x8, x10, x9, ne  // ne = any
  412a58:	ldr	w8, [x8, w1, uxtw #2]
  412a5c:	adrp	x9, 42b000 <ferror@plt+0x28700>
  412a60:	add	x9, x9, #0xd18
  412a64:	adrp	x21, 418000 <ferror@plt+0x15700>
  412a68:	ldr	x2, [x9, x8, lsl #3]
  412a6c:	add	x21, x21, #0xa19
  412a70:	mov	x0, x19
  412a74:	mov	x1, x21
  412a78:	bl	4028c0 <fprintf@plt>
  412a7c:	ldp	q0, q1, [x29, #-32]
  412a80:	mov	w22, w0
  412a84:	sub	x2, x29, #0x40
  412a88:	mov	x0, x19
  412a8c:	mov	x1, x20
  412a90:	stp	q0, q1, [x29, #-64]
  412a94:	bl	402830 <vfprintf@plt>
  412a98:	adrp	x2, 41a000 <ferror@plt+0x17700>
  412a9c:	add	w20, w0, w22
  412aa0:	add	x2, x2, #0x4cb
  412aa4:	mov	x0, x19
  412aa8:	mov	x1, x21
  412aac:	bl	4028c0 <fprintf@plt>
  412ab0:	add	w0, w20, w0
  412ab4:	b	412ad0 <ferror@plt+0x101d0>
  412ab8:	ldp	q0, q1, [x29, #-32]
  412abc:	sub	x2, x29, #0x40
  412ac0:	mov	x0, x19
  412ac4:	mov	x1, x20
  412ac8:	stp	q0, q1, [x29, #-64]
  412acc:	bl	402830 <vfprintf@plt>
  412ad0:	ldp	x20, x19, [sp, #288]
  412ad4:	ldp	x22, x21, [sp, #272]
  412ad8:	ldr	x28, [sp, #256]
  412adc:	ldp	x29, x30, [sp, #240]
  412ae0:	add	sp, sp, #0x130
  412ae4:	ret
  412ae8:	and	w8, w0, #0xff
  412aec:	mov	w9, #0x6                   	// #6
  412af0:	mov	w10, #0x3                   	// #3
  412af4:	cmp	w8, #0xa
  412af8:	csel	w9, w10, w9, eq  // eq = none
  412afc:	cmp	w8, #0x2
  412b00:	csel	w0, w8, w9, eq  // eq = none
  412b04:	ret
  412b08:	and	w8, w0, #0xff
  412b0c:	mov	w9, #0x5                   	// #5
  412b10:	cmp	w8, #0x2
  412b14:	cinc	w9, w9, ne  // ne = any
  412b18:	cmp	w8, #0x6
  412b1c:	mov	w8, #0x4                   	// #4
  412b20:	csel	w0, w8, w9, eq  // eq = none
  412b24:	ret
  412b28:	stp	x29, x30, [sp, #-80]!
  412b2c:	stp	x26, x25, [sp, #16]
  412b30:	stp	x24, x23, [sp, #32]
  412b34:	stp	x22, x21, [sp, #48]
  412b38:	stp	x20, x19, [sp, #64]
  412b3c:	mov	x29, sp
  412b40:	mov	x21, x3
  412b44:	mov	x19, x2
  412b48:	mov	x22, x1
  412b4c:	mov	w20, w0
  412b50:	bl	402860 <__errno_location@plt>
  412b54:	cmp	w20, #0x1c
  412b58:	mov	x20, x0
  412b5c:	b.ne	412bf0 <ferror@plt+0x102f0>  // b.any
  412b60:	str	wzr, [x20]
  412b64:	ldr	w8, [x22]
  412b68:	adrp	x2, 419000 <ferror@plt+0x16700>
  412b6c:	add	x2, x2, #0x3d2
  412b70:	mov	x0, x19
  412b74:	rev	w26, w8
  412b78:	lsr	w3, w26, #12
  412b7c:	mov	x1, x21
  412b80:	bl	4023a0 <snprintf@plt>
  412b84:	sxtw	x8, w0
  412b88:	cmp	x8, x21
  412b8c:	b.cs	412bf8 <ferror@plt+0x102f8>  // b.hs, b.nlast
  412b90:	add	x24, x22, #0x4
  412b94:	adrp	x22, 419000 <ferror@plt+0x16700>
  412b98:	add	x22, x22, #0x3d2
  412b9c:	mov	w25, #0x2f                  	// #47
  412ba0:	mov	x23, x19
  412ba4:	b	412bd4 <ferror@plt+0x102d4>
  412ba8:	mov	x21, xzr
  412bac:	ldr	w8, [x24], #4
  412bb0:	mov	x0, x23
  412bb4:	mov	x1, x21
  412bb8:	mov	x2, x22
  412bbc:	rev	w26, w8
  412bc0:	lsr	w3, w26, #12
  412bc4:	bl	4023a0 <snprintf@plt>
  412bc8:	sxtw	x8, w0
  412bcc:	cmp	x21, x8
  412bd0:	b.ls	412bf8 <ferror@plt+0x102f8>  // b.plast
  412bd4:	tbnz	w26, #8, 412c04 <ferror@plt+0x10304>
  412bd8:	subs	x9, x21, x8
  412bdc:	add	x23, x23, x8
  412be0:	b.eq	412ba8 <ferror@plt+0x102a8>  // b.none
  412be4:	strb	w25, [x23], #1
  412be8:	sub	x21, x9, #0x1
  412bec:	b	412bac <ferror@plt+0x102ac>
  412bf0:	mov	w8, #0x61                  	// #97
  412bf4:	b	412bfc <ferror@plt+0x102fc>
  412bf8:	mov	w8, #0xfffffff9            	// #-7
  412bfc:	mov	x19, xzr
  412c00:	str	w8, [x20]
  412c04:	mov	x0, x19
  412c08:	ldp	x20, x19, [sp, #64]
  412c0c:	ldp	x22, x21, [sp, #48]
  412c10:	ldp	x24, x23, [sp, #32]
  412c14:	ldp	x26, x25, [sp, #16]
  412c18:	ldp	x29, x30, [sp], #80
  412c1c:	ret
  412c20:	sub	sp, sp, #0x40
  412c24:	stp	x29, x30, [sp, #16]
  412c28:	stp	x22, x21, [sp, #32]
  412c2c:	stp	x20, x19, [sp, #48]
  412c30:	add	x29, sp, #0x10
  412c34:	mov	x21, x3
  412c38:	mov	x19, x2
  412c3c:	mov	x20, x1
  412c40:	mov	w22, w0
  412c44:	bl	402860 <__errno_location@plt>
  412c48:	cmp	w22, #0x1c
  412c4c:	b.ne	412cd8 <ferror@plt+0x103d8>  // b.any
  412c50:	lsr	x21, x21, #2
  412c54:	str	wzr, [x0]
  412c58:	cbz	w21, 412cb0 <ferror@plt+0x103b0>
  412c5c:	add	x1, sp, #0x8
  412c60:	mov	x0, x20
  412c64:	mov	w2, wzr
  412c68:	bl	402240 <strtoul@plt>
  412c6c:	mov	x8, x0
  412c70:	lsr	x9, x0, #20
  412c74:	mov	w0, wzr
  412c78:	cbnz	x9, 412ce4 <ferror@plt+0x103e4>
  412c7c:	ldr	x9, [sp, #8]
  412c80:	cmp	x9, x20
  412c84:	b.eq	412ce4 <ferror@plt+0x103e4>  // b.none
  412c88:	lsl	w8, w8, #12
  412c8c:	rev	w8, w8
  412c90:	str	w8, [x19]
  412c94:	ldrb	w10, [x9]
  412c98:	cmp	w10, #0x2f
  412c9c:	b.ne	412cf8 <ferror@plt+0x103f8>  // b.any
  412ca0:	add	x20, x9, #0x1
  412ca4:	subs	w21, w21, #0x1
  412ca8:	add	x19, x19, #0x4
  412cac:	b.ne	412c5c <ferror@plt+0x1035c>  // b.any
  412cb0:	adrp	x8, 42b000 <ferror@plt+0x28700>
  412cb4:	ldr	x8, [x8, #3984]
  412cb8:	adrp	x0, 41a000 <ferror@plt+0x17700>
  412cbc:	add	x0, x0, #0x508
  412cc0:	mov	w1, #0x18                  	// #24
  412cc4:	ldr	x3, [x8]
  412cc8:	mov	w2, #0x1                   	// #1
  412ccc:	bl	4026c0 <fwrite@plt>
  412cd0:	mov	w0, wzr
  412cd4:	b	412ce4 <ferror@plt+0x103e4>
  412cd8:	mov	w8, #0x61                  	// #97
  412cdc:	str	w8, [x0]
  412ce0:	mov	w0, #0xffffffff            	// #-1
  412ce4:	ldp	x20, x19, [sp, #48]
  412ce8:	ldp	x22, x21, [sp, #32]
  412cec:	ldp	x29, x30, [sp, #16]
  412cf0:	add	sp, sp, #0x40
  412cf4:	ret
  412cf8:	cbnz	w10, 412cd0 <ferror@plt+0x103d0>
  412cfc:	orr	w8, w8, #0x10000
  412d00:	str	w8, [x19]
  412d04:	mov	w0, #0x1                   	// #1
  412d08:	b	412ce4 <ferror@plt+0x103e4>
  412d0c:	stp	x29, x30, [sp, #-32]!
  412d10:	str	x19, [sp, #16]
  412d14:	mov	x19, x0
  412d18:	mov	w0, #0x10                  	// #16
  412d1c:	mov	x29, sp
  412d20:	bl	402400 <malloc@plt>
  412d24:	cbz	x0, 412d34 <ferror@plt+0x10434>
  412d28:	str	x19, [x0]
  412d2c:	str	wzr, [x0, #8]
  412d30:	strh	wzr, [x0, #12]
  412d34:	ldr	x19, [sp, #16]
  412d38:	ldp	x29, x30, [sp], #32
  412d3c:	ret
  412d40:	stp	x29, x30, [sp, #-32]!
  412d44:	stp	x20, x19, [sp, #16]
  412d48:	ldr	x20, [x0]
  412d4c:	mov	x29, sp
  412d50:	ldr	w8, [x20, #8]
  412d54:	cbnz	w8, 412d88 <ferror@plt+0x10488>
  412d58:	ldr	x1, [x20]
  412d5c:	mov	x19, x0
  412d60:	mov	w0, #0xa                   	// #10
  412d64:	bl	402370 <fputc@plt>
  412d68:	ldr	x0, [x20]
  412d6c:	bl	4026f0 <fflush@plt>
  412d70:	mov	x0, x20
  412d74:	bl	402650 <free@plt>
  412d78:	str	xzr, [x19]
  412d7c:	ldp	x20, x19, [sp, #16]
  412d80:	ldp	x29, x30, [sp], #32
  412d84:	ret
  412d88:	adrp	x0, 41a000 <ferror@plt+0x17700>
  412d8c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  412d90:	adrp	x3, 41a000 <ferror@plt+0x17700>
  412d94:	add	x0, x0, #0x549
  412d98:	add	x1, x1, #0x55a
  412d9c:	add	x3, x3, #0x568
  412da0:	mov	w2, #0x6e                  	// #110
  412da4:	bl	402850 <__assert_fail@plt>
  412da8:	and	w8, w1, #0x1
  412dac:	strb	w8, [x0, #12]
  412db0:	ret
  412db4:	stp	x29, x30, [sp, #-48]!
  412db8:	stp	x22, x21, [sp, #16]
  412dbc:	stp	x20, x19, [sp, #32]
  412dc0:	mov	x19, x0
  412dc4:	ldrb	w0, [x0, #13]
  412dc8:	mov	x20, x1
  412dcc:	mov	x29, sp
  412dd0:	cbz	w0, 412ddc <ferror@plt+0x104dc>
  412dd4:	ldr	x1, [x19]
  412dd8:	bl	402340 <putc@plt>
  412ddc:	ldrb	w8, [x19, #12]
  412de0:	mov	w9, #0x2c                  	// #44
  412de4:	strb	w9, [x19, #13]
  412de8:	cbz	w8, 412e30 <ferror@plt+0x10530>
  412dec:	ldr	x1, [x19]
  412df0:	mov	w0, #0xa                   	// #10
  412df4:	bl	402340 <putc@plt>
  412df8:	ldr	w8, [x19, #8]
  412dfc:	cbz	w8, 412e30 <ferror@plt+0x10530>
  412e00:	adrp	x21, 41a000 <ferror@plt+0x17700>
  412e04:	mov	w22, wzr
  412e08:	add	x21, x21, #0x5a2
  412e0c:	ldr	x3, [x19]
  412e10:	mov	w1, #0x4                   	// #4
  412e14:	mov	w2, #0x1                   	// #1
  412e18:	mov	x0, x21
  412e1c:	bl	4026c0 <fwrite@plt>
  412e20:	ldr	w8, [x19, #8]
  412e24:	add	w22, w22, #0x1
  412e28:	cmp	w22, w8
  412e2c:	b.cc	412e0c <ferror@plt+0x1050c>  // b.lo, b.ul, b.last
  412e30:	mov	x0, x19
  412e34:	mov	x1, x20
  412e38:	strb	wzr, [x19, #13]
  412e3c:	bl	412e7c <ferror@plt+0x1057c>
  412e40:	ldr	x1, [x19]
  412e44:	mov	w0, #0x3a                  	// #58
  412e48:	bl	402340 <putc@plt>
  412e4c:	ldrb	w8, [x19, #12]
  412e50:	cbz	w8, 412e6c <ferror@plt+0x1056c>
  412e54:	ldr	x1, [x19]
  412e58:	ldp	x20, x19, [sp, #32]
  412e5c:	ldp	x22, x21, [sp, #16]
  412e60:	mov	w0, #0x20                  	// #32
  412e64:	ldp	x29, x30, [sp], #48
  412e68:	b	402340 <putc@plt>
  412e6c:	ldp	x20, x19, [sp, #32]
  412e70:	ldp	x22, x21, [sp, #16]
  412e74:	ldp	x29, x30, [sp], #48
  412e78:	ret
  412e7c:	stp	x29, x30, [sp, #-96]!
  412e80:	stp	x28, x27, [sp, #16]
  412e84:	stp	x26, x25, [sp, #32]
  412e88:	stp	x24, x23, [sp, #48]
  412e8c:	stp	x22, x21, [sp, #64]
  412e90:	stp	x20, x19, [sp, #80]
  412e94:	ldr	x8, [x0]
  412e98:	mov	x19, x0
  412e9c:	mov	x20, x1
  412ea0:	mov	w0, #0x22                  	// #34
  412ea4:	mov	x1, x8
  412ea8:	mov	x29, sp
  412eac:	bl	402340 <putc@plt>
  412eb0:	adrp	x21, 41a000 <ferror@plt+0x17700>
  412eb4:	adrp	x22, 41a000 <ferror@plt+0x17700>
  412eb8:	adrp	x23, 41a000 <ferror@plt+0x17700>
  412ebc:	adrp	x24, 41a000 <ferror@plt+0x17700>
  412ec0:	adrp	x25, 41a000 <ferror@plt+0x17700>
  412ec4:	adrp	x26, 41a000 <ferror@plt+0x17700>
  412ec8:	adrp	x27, 41a000 <ferror@plt+0x17700>
  412ecc:	adrp	x28, 41a000 <ferror@plt+0x17700>
  412ed0:	add	x21, x21, #0x521
  412ed4:	add	x22, x22, #0x5b3
  412ed8:	add	x23, x23, #0x5a7
  412edc:	add	x24, x24, #0x5aa
  412ee0:	add	x25, x25, #0x5b0
  412ee4:	add	x26, x26, #0x5ad
  412ee8:	add	x27, x27, #0x5b9
  412eec:	add	x28, x28, #0x5bc
  412ef0:	b	412f00 <ferror@plt+0x10600>
  412ef4:	ldr	x1, [x19]
  412ef8:	bl	402340 <putc@plt>
  412efc:	add	x20, x20, #0x1
  412f00:	ldrb	w0, [x20]
  412f04:	cmp	w0, #0x27
  412f08:	b.hi	412f38 <ferror@plt+0x10638>  // b.pmore
  412f0c:	adr	x8, 412ef4 <ferror@plt+0x105f4>
  412f10:	ldrb	w9, [x21, x0]
  412f14:	add	x8, x8, x9, lsl #2
  412f18:	br	x8
  412f1c:	ldr	x3, [x19]
  412f20:	mov	w1, #0x2                   	// #2
  412f24:	mov	w2, #0x1                   	// #1
  412f28:	mov	x0, x22
  412f2c:	bl	4026c0 <fwrite@plt>
  412f30:	add	x20, x20, #0x1
  412f34:	b	412f00 <ferror@plt+0x10600>
  412f38:	cmp	w0, #0x5c
  412f3c:	b.ne	412ef4 <ferror@plt+0x105f4>  // b.any
  412f40:	ldr	x3, [x19]
  412f44:	adrp	x0, 41a000 <ferror@plt+0x17700>
  412f48:	mov	w1, #0x2                   	// #2
  412f4c:	mov	w2, #0x1                   	// #1
  412f50:	add	x0, x0, #0x5b6
  412f54:	bl	4026c0 <fwrite@plt>
  412f58:	add	x20, x20, #0x1
  412f5c:	b	412f00 <ferror@plt+0x10600>
  412f60:	ldr	x3, [x19]
  412f64:	mov	w1, #0x2                   	// #2
  412f68:	mov	w2, #0x1                   	// #1
  412f6c:	mov	x0, x23
  412f70:	bl	4026c0 <fwrite@plt>
  412f74:	add	x20, x20, #0x1
  412f78:	b	412f00 <ferror@plt+0x10600>
  412f7c:	ldr	x3, [x19]
  412f80:	mov	w1, #0x2                   	// #2
  412f84:	mov	w2, #0x1                   	// #1
  412f88:	mov	x0, x24
  412f8c:	bl	4026c0 <fwrite@plt>
  412f90:	add	x20, x20, #0x1
  412f94:	b	412f00 <ferror@plt+0x10600>
  412f98:	ldr	x3, [x19]
  412f9c:	mov	w1, #0x2                   	// #2
  412fa0:	mov	w2, #0x1                   	// #1
  412fa4:	mov	x0, x25
  412fa8:	bl	4026c0 <fwrite@plt>
  412fac:	add	x20, x20, #0x1
  412fb0:	b	412f00 <ferror@plt+0x10600>
  412fb4:	ldr	x3, [x19]
  412fb8:	mov	w1, #0x2                   	// #2
  412fbc:	mov	w2, #0x1                   	// #1
  412fc0:	mov	x0, x26
  412fc4:	bl	4026c0 <fwrite@plt>
  412fc8:	add	x20, x20, #0x1
  412fcc:	b	412f00 <ferror@plt+0x10600>
  412fd0:	ldr	x3, [x19]
  412fd4:	mov	w1, #0x2                   	// #2
  412fd8:	mov	w2, #0x1                   	// #1
  412fdc:	mov	x0, x27
  412fe0:	bl	4026c0 <fwrite@plt>
  412fe4:	add	x20, x20, #0x1
  412fe8:	b	412f00 <ferror@plt+0x10600>
  412fec:	ldr	x3, [x19]
  412ff0:	mov	w1, #0x2                   	// #2
  412ff4:	mov	w2, #0x1                   	// #1
  412ff8:	mov	x0, x28
  412ffc:	bl	4026c0 <fwrite@plt>
  413000:	add	x20, x20, #0x1
  413004:	b	412f00 <ferror@plt+0x10600>
  413008:	ldr	x1, [x19]
  41300c:	ldp	x20, x19, [sp, #80]
  413010:	ldp	x22, x21, [sp, #64]
  413014:	ldp	x24, x23, [sp, #48]
  413018:	ldp	x26, x25, [sp, #32]
  41301c:	ldp	x28, x27, [sp, #16]
  413020:	mov	w0, #0x22                  	// #34
  413024:	ldp	x29, x30, [sp], #96
  413028:	b	402340 <putc@plt>
  41302c:	sub	sp, sp, #0x120
  413030:	stp	x29, x30, [sp, #240]
  413034:	add	x29, sp, #0xf0
  413038:	mov	x8, #0xffffffffffffffd0    	// #-48
  41303c:	mov	x9, sp
  413040:	sub	x10, x29, #0x70
  413044:	movk	x8, #0xff80, lsl #32
  413048:	add	x11, x29, #0x30
  41304c:	add	x9, x9, #0x80
  413050:	add	x10, x10, #0x30
  413054:	stp	x20, x19, [sp, #272]
  413058:	stp	x2, x3, [x29, #-112]
  41305c:	stp	x4, x5, [x29, #-96]
  413060:	stp	x6, x7, [x29, #-80]
  413064:	stp	q1, q2, [sp, #16]
  413068:	stp	q3, q4, [sp, #48]
  41306c:	str	q0, [sp]
  413070:	stp	q5, q6, [sp, #80]
  413074:	str	q7, [sp, #112]
  413078:	stp	x9, x8, [x29, #-16]
  41307c:	stp	x11, x10, [x29, #-32]
  413080:	mov	x19, x0
  413084:	ldrb	w0, [x0, #13]
  413088:	mov	x20, x1
  41308c:	str	x28, [sp, #256]
  413090:	cbz	w0, 41309c <ferror@plt+0x1079c>
  413094:	ldr	x1, [x19]
  413098:	bl	402340 <putc@plt>
  41309c:	mov	w8, #0x2c                  	// #44
  4130a0:	strb	w8, [x19, #13]
  4130a4:	ldp	q0, q1, [x29, #-32]
  4130a8:	ldr	x0, [x19]
  4130ac:	sub	x2, x29, #0x40
  4130b0:	mov	x1, x20
  4130b4:	stp	q0, q1, [x29, #-64]
  4130b8:	bl	402830 <vfprintf@plt>
  4130bc:	ldp	x20, x19, [sp, #272]
  4130c0:	ldr	x28, [sp, #256]
  4130c4:	ldp	x29, x30, [sp, #240]
  4130c8:	add	sp, sp, #0x120
  4130cc:	ret
  4130d0:	stp	x29, x30, [sp, #-32]!
  4130d4:	str	x19, [sp, #16]
  4130d8:	mov	x19, x0
  4130dc:	ldrb	w0, [x0, #13]
  4130e0:	mov	x29, sp
  4130e4:	cbz	w0, 4130f0 <ferror@plt+0x107f0>
  4130e8:	ldr	x1, [x19]
  4130ec:	bl	402340 <putc@plt>
  4130f0:	ldr	x1, [x19]
  4130f4:	mov	w8, #0x2c                  	// #44
  4130f8:	mov	w0, #0x7b                  	// #123
  4130fc:	strb	w8, [x19, #13]
  413100:	bl	402340 <putc@plt>
  413104:	ldr	w8, [x19, #8]
  413108:	strb	wzr, [x19, #13]
  41310c:	add	w8, w8, #0x1
  413110:	str	w8, [x19, #8]
  413114:	ldr	x19, [sp, #16]
  413118:	ldp	x29, x30, [sp], #32
  41311c:	ret
  413120:	mov	w1, #0x7d                  	// #125
  413124:	b	413128 <ferror@plt+0x10828>
  413128:	stp	x29, x30, [sp, #-48]!
  41312c:	stp	x22, x21, [sp, #16]
  413130:	stp	x20, x19, [sp, #32]
  413134:	ldr	w8, [x0, #8]
  413138:	mov	x29, sp
  41313c:	cbz	w8, 4131c8 <ferror@plt+0x108c8>
  413140:	ldrb	w9, [x0, #13]
  413144:	mov	x19, x0
  413148:	mov	w20, w1
  41314c:	sub	w8, w8, #0x1
  413150:	str	w8, [x0, #8]
  413154:	cbz	w9, 4131a4 <ferror@plt+0x108a4>
  413158:	ldrb	w8, [x19, #12]
  41315c:	cbz	w8, 4131a4 <ferror@plt+0x108a4>
  413160:	ldr	x1, [x19]
  413164:	mov	w0, #0xa                   	// #10
  413168:	bl	402340 <putc@plt>
  41316c:	ldr	w8, [x19, #8]
  413170:	cbz	w8, 4131a4 <ferror@plt+0x108a4>
  413174:	adrp	x21, 41a000 <ferror@plt+0x17700>
  413178:	mov	w22, wzr
  41317c:	add	x21, x21, #0x5a2
  413180:	ldr	x3, [x19]
  413184:	mov	w1, #0x4                   	// #4
  413188:	mov	w2, #0x1                   	// #1
  41318c:	mov	x0, x21
  413190:	bl	4026c0 <fwrite@plt>
  413194:	ldr	w8, [x19, #8]
  413198:	add	w22, w22, #0x1
  41319c:	cmp	w22, w8
  4131a0:	b.cc	413180 <ferror@plt+0x10880>  // b.lo, b.ul, b.last
  4131a4:	ldr	x1, [x19]
  4131a8:	mov	w0, w20
  4131ac:	bl	402340 <putc@plt>
  4131b0:	mov	w8, #0x2c                  	// #44
  4131b4:	strb	w8, [x19, #13]
  4131b8:	ldp	x20, x19, [sp, #32]
  4131bc:	ldp	x22, x21, [sp, #16]
  4131c0:	ldp	x29, x30, [sp], #48
  4131c4:	ret
  4131c8:	adrp	x0, 41a000 <ferror@plt+0x17700>
  4131cc:	adrp	x1, 41a000 <ferror@plt+0x17700>
  4131d0:	adrp	x3, 41a000 <ferror@plt+0x17700>
  4131d4:	add	x0, x0, #0x5bf
  4131d8:	add	x1, x1, #0x55a
  4131dc:	add	x3, x3, #0x5cf
  4131e0:	mov	w2, #0x85                  	// #133
  4131e4:	bl	402850 <__assert_fail@plt>
  4131e8:	stp	x29, x30, [sp, #-32]!
  4131ec:	str	x19, [sp, #16]
  4131f0:	mov	x19, x0
  4131f4:	ldrb	w0, [x0, #13]
  4131f8:	mov	x29, sp
  4131fc:	cbz	w0, 413208 <ferror@plt+0x10908>
  413200:	ldr	x1, [x19]
  413204:	bl	402340 <putc@plt>
  413208:	ldr	x1, [x19]
  41320c:	mov	w8, #0x2c                  	// #44
  413210:	mov	w0, #0x5b                  	// #91
  413214:	strb	w8, [x19, #13]
  413218:	bl	402340 <putc@plt>
  41321c:	ldr	w8, [x19, #8]
  413220:	ldrb	w9, [x19, #12]
  413224:	strb	wzr, [x19, #13]
  413228:	add	w8, w8, #0x1
  41322c:	str	w8, [x19, #8]
  413230:	cbz	w9, 413248 <ferror@plt+0x10948>
  413234:	ldr	x1, [x19]
  413238:	ldr	x19, [sp, #16]
  41323c:	mov	w0, #0x20                  	// #32
  413240:	ldp	x29, x30, [sp], #32
  413244:	b	402340 <putc@plt>
  413248:	ldr	x19, [sp, #16]
  41324c:	ldp	x29, x30, [sp], #32
  413250:	ret
  413254:	stp	x29, x30, [sp, #-32]!
  413258:	ldrb	w8, [x0, #12]
  41325c:	str	x19, [sp, #16]
  413260:	mov	x19, x0
  413264:	mov	x29, sp
  413268:	cbz	w8, 413280 <ferror@plt+0x10980>
  41326c:	ldrb	w8, [x19, #13]
  413270:	cbz	w8, 413280 <ferror@plt+0x10980>
  413274:	ldr	x1, [x19]
  413278:	mov	w0, #0x20                  	// #32
  41327c:	bl	402340 <putc@plt>
  413280:	strb	wzr, [x19, #13]
  413284:	mov	x0, x19
  413288:	ldr	x19, [sp, #16]
  41328c:	mov	w1, #0x5d                  	// #93
  413290:	ldp	x29, x30, [sp], #32
  413294:	b	413128 <ferror@plt+0x10828>
  413298:	stp	x29, x30, [sp, #-32]!
  41329c:	stp	x20, x19, [sp, #16]
  4132a0:	mov	x19, x0
  4132a4:	ldrb	w0, [x0, #13]
  4132a8:	mov	x20, x1
  4132ac:	mov	x29, sp
  4132b0:	cbz	w0, 4132bc <ferror@plt+0x109bc>
  4132b4:	ldr	x1, [x19]
  4132b8:	bl	402340 <putc@plt>
  4132bc:	mov	w8, #0x2c                  	// #44
  4132c0:	strb	w8, [x19, #13]
  4132c4:	mov	x0, x19
  4132c8:	mov	x1, x20
  4132cc:	ldp	x20, x19, [sp, #16]
  4132d0:	ldp	x29, x30, [sp], #32
  4132d4:	b	412e7c <ferror@plt+0x1057c>
  4132d8:	adrp	x8, 41a000 <ferror@plt+0x17700>
  4132dc:	adrp	x9, 41a000 <ferror@plt+0x17700>
  4132e0:	add	x8, x8, #0x42e
  4132e4:	add	x9, x9, #0x429
  4132e8:	tst	w1, #0x1
  4132ec:	adrp	x1, 418000 <ferror@plt+0x15700>
  4132f0:	csel	x2, x9, x8, ne  // ne = any
  4132f4:	add	x1, x1, #0xa19
  4132f8:	b	41302c <ferror@plt+0x1072c>
  4132fc:	adrp	x1, 418000 <ferror@plt+0x15700>
  413300:	add	x1, x1, #0x8f9
  413304:	b	41302c <ferror@plt+0x1072c>
  413308:	adrp	x1, 418000 <ferror@plt+0x15700>
  41330c:	add	x1, x1, #0xd8d
  413310:	b	41302c <ferror@plt+0x1072c>
  413314:	and	w2, w1, #0xff
  413318:	adrp	x1, 41a000 <ferror@plt+0x17700>
  41331c:	add	x1, x1, #0x58d
  413320:	b	41302c <ferror@plt+0x1072c>
  413324:	and	w2, w1, #0xffff
  413328:	adrp	x1, 41a000 <ferror@plt+0x17700>
  41332c:	add	x1, x1, #0x592
  413330:	b	41302c <ferror@plt+0x1072c>
  413334:	mov	w2, w1
  413338:	adrp	x1, 419000 <ferror@plt+0x16700>
  41333c:	add	x1, x1, #0x3d2
  413340:	b	41302c <ferror@plt+0x1072c>
  413344:	mov	x2, x1
  413348:	adrp	x1, 41a000 <ferror@plt+0x17700>
  41334c:	add	x1, x1, #0x596
  413350:	b	41302c <ferror@plt+0x1072c>
  413354:	mov	x2, x1
  413358:	adrp	x1, 41a000 <ferror@plt+0x17700>
  41335c:	add	x1, x1, #0x59a
  413360:	b	41302c <ferror@plt+0x1072c>
  413364:	mov	x2, x1
  413368:	adrp	x1, 41a000 <ferror@plt+0x17700>
  41336c:	add	x1, x1, #0x596
  413370:	b	41302c <ferror@plt+0x1072c>
  413374:	mov	x2, x1
  413378:	adrp	x1, 418000 <ferror@plt+0x15700>
  41337c:	add	x1, x1, #0xe17
  413380:	b	41302c <ferror@plt+0x1072c>
  413384:	mov	w2, w1
  413388:	adrp	x1, 418000 <ferror@plt+0x15700>
  41338c:	add	x1, x1, #0x971
  413390:	b	41302c <ferror@plt+0x1072c>
  413394:	mov	x2, x1
  413398:	adrp	x1, 41a000 <ferror@plt+0x17700>
  41339c:	add	x1, x1, #0x59e
  4133a0:	b	41302c <ferror@plt+0x1072c>
  4133a4:	stp	x29, x30, [sp, #-32]!
  4133a8:	stp	x20, x19, [sp, #16]
  4133ac:	mov	x29, sp
  4133b0:	mov	x19, x2
  4133b4:	mov	x20, x0
  4133b8:	bl	412db4 <ferror@plt+0x104b4>
  4133bc:	ldrb	w0, [x20, #13]
  4133c0:	cbz	w0, 4133cc <ferror@plt+0x10acc>
  4133c4:	ldr	x1, [x20]
  4133c8:	bl	402340 <putc@plt>
  4133cc:	mov	w8, #0x2c                  	// #44
  4133d0:	strb	w8, [x20, #13]
  4133d4:	mov	x0, x20
  4133d8:	mov	x1, x19
  4133dc:	ldp	x20, x19, [sp, #16]
  4133e0:	ldp	x29, x30, [sp], #32
  4133e4:	b	412e7c <ferror@plt+0x1057c>
  4133e8:	stp	x29, x30, [sp, #-32]!
  4133ec:	stp	x20, x19, [sp, #16]
  4133f0:	mov	x29, sp
  4133f4:	mov	w19, w2
  4133f8:	mov	x20, x0
  4133fc:	bl	412db4 <ferror@plt+0x104b4>
  413400:	tst	w19, #0x1
  413404:	mov	x0, x20
  413408:	ldp	x20, x19, [sp, #16]
  41340c:	adrp	x8, 41a000 <ferror@plt+0x17700>
  413410:	adrp	x9, 41a000 <ferror@plt+0x17700>
  413414:	add	x8, x8, #0x42e
  413418:	add	x9, x9, #0x429
  41341c:	adrp	x1, 418000 <ferror@plt+0x15700>
  413420:	csel	x2, x9, x8, ne  // ne = any
  413424:	add	x1, x1, #0xa19
  413428:	ldp	x29, x30, [sp], #32
  41342c:	b	41302c <ferror@plt+0x1072c>
  413430:	str	d8, [sp, #-32]!
  413434:	stp	x29, x30, [sp, #8]
  413438:	str	x19, [sp, #24]
  41343c:	mov	x29, sp
  413440:	mov	v8.16b, v0.16b
  413444:	mov	x19, x0
  413448:	bl	412db4 <ferror@plt+0x104b4>
  41344c:	mov	x0, x19
  413450:	ldr	x19, [sp, #24]
  413454:	ldp	x29, x30, [sp, #8]
  413458:	adrp	x1, 418000 <ferror@plt+0x15700>
  41345c:	add	x1, x1, #0xd8d
  413460:	mov	v0.16b, v8.16b
  413464:	ldr	d8, [sp], #32
  413468:	b	41302c <ferror@plt+0x1072c>
  41346c:	stp	x29, x30, [sp, #-32]!
  413470:	stp	x20, x19, [sp, #16]
  413474:	mov	x29, sp
  413478:	mov	w19, w2
  41347c:	mov	x20, x0
  413480:	bl	412db4 <ferror@plt+0x104b4>
  413484:	mov	x0, x20
  413488:	mov	w2, w19
  41348c:	ldp	x20, x19, [sp, #16]
  413490:	adrp	x1, 419000 <ferror@plt+0x16700>
  413494:	add	x1, x1, #0x3d2
  413498:	ldp	x29, x30, [sp], #32
  41349c:	b	41302c <ferror@plt+0x1072c>
  4134a0:	stp	x29, x30, [sp, #-32]!
  4134a4:	stp	x20, x19, [sp, #16]
  4134a8:	mov	x29, sp
  4134ac:	mov	x19, x2
  4134b0:	mov	x20, x0
  4134b4:	bl	412db4 <ferror@plt+0x104b4>
  4134b8:	mov	x0, x20
  4134bc:	mov	x2, x19
  4134c0:	ldp	x20, x19, [sp, #16]
  4134c4:	adrp	x1, 41a000 <ferror@plt+0x17700>
  4134c8:	add	x1, x1, #0x596
  4134cc:	ldp	x29, x30, [sp], #32
  4134d0:	b	41302c <ferror@plt+0x1072c>
  4134d4:	stp	x29, x30, [sp, #-32]!
  4134d8:	stp	x20, x19, [sp, #16]
  4134dc:	mov	x29, sp
  4134e0:	mov	x19, x2
  4134e4:	mov	x20, x0
  4134e8:	bl	412db4 <ferror@plt+0x104b4>
  4134ec:	mov	x0, x20
  4134f0:	mov	x2, x19
  4134f4:	ldp	x20, x19, [sp, #16]
  4134f8:	adrp	x1, 41a000 <ferror@plt+0x17700>
  4134fc:	add	x1, x1, #0x59a
  413500:	ldp	x29, x30, [sp], #32
  413504:	b	41302c <ferror@plt+0x1072c>
  413508:	stp	x29, x30, [sp, #-32]!
  41350c:	stp	x20, x19, [sp, #16]
  413510:	mov	x29, sp
  413514:	mov	w19, w2
  413518:	mov	x20, x0
  41351c:	bl	412db4 <ferror@plt+0x104b4>
  413520:	and	w2, w19, #0xff
  413524:	mov	x0, x20
  413528:	ldp	x20, x19, [sp, #16]
  41352c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  413530:	add	x1, x1, #0x58d
  413534:	ldp	x29, x30, [sp], #32
  413538:	b	41302c <ferror@plt+0x1072c>
  41353c:	stp	x29, x30, [sp, #-32]!
  413540:	stp	x20, x19, [sp, #16]
  413544:	mov	x29, sp
  413548:	mov	w19, w2
  41354c:	mov	x20, x0
  413550:	bl	412db4 <ferror@plt+0x104b4>
  413554:	and	w2, w19, #0xffff
  413558:	mov	x0, x20
  41355c:	ldp	x20, x19, [sp, #16]
  413560:	adrp	x1, 41a000 <ferror@plt+0x17700>
  413564:	add	x1, x1, #0x592
  413568:	ldp	x29, x30, [sp], #32
  41356c:	b	41302c <ferror@plt+0x1072c>
  413570:	stp	x29, x30, [sp, #-32]!
  413574:	stp	x20, x19, [sp, #16]
  413578:	mov	x29, sp
  41357c:	mov	x19, x2
  413580:	mov	x20, x0
  413584:	bl	412db4 <ferror@plt+0x104b4>
  413588:	mov	x0, x20
  41358c:	mov	x2, x19
  413590:	ldp	x20, x19, [sp, #16]
  413594:	adrp	x1, 41a000 <ferror@plt+0x17700>
  413598:	add	x1, x1, #0x596
  41359c:	ldp	x29, x30, [sp], #32
  4135a0:	b	41302c <ferror@plt+0x1072c>
  4135a4:	stp	x29, x30, [sp, #-32]!
  4135a8:	stp	x20, x19, [sp, #16]
  4135ac:	mov	x29, sp
  4135b0:	mov	x19, x2
  4135b4:	mov	x20, x0
  4135b8:	bl	412db4 <ferror@plt+0x104b4>
  4135bc:	mov	x0, x20
  4135c0:	mov	x2, x19
  4135c4:	ldp	x20, x19, [sp, #16]
  4135c8:	adrp	x1, 418000 <ferror@plt+0x15700>
  4135cc:	add	x1, x1, #0xe17
  4135d0:	ldp	x29, x30, [sp], #32
  4135d4:	b	41302c <ferror@plt+0x1072c>
  4135d8:	stp	x29, x30, [sp, #-32]!
  4135dc:	stp	x20, x19, [sp, #16]
  4135e0:	mov	x29, sp
  4135e4:	mov	w19, w2
  4135e8:	mov	x20, x0
  4135ec:	bl	412db4 <ferror@plt+0x104b4>
  4135f0:	mov	x0, x20
  4135f4:	mov	w2, w19
  4135f8:	ldp	x20, x19, [sp, #16]
  4135fc:	adrp	x1, 418000 <ferror@plt+0x15700>
  413600:	add	x1, x1, #0x971
  413604:	ldp	x29, x30, [sp], #32
  413608:	b	41302c <ferror@plt+0x1072c>
  41360c:	stp	x29, x30, [sp, #-32]!
  413610:	stp	x20, x19, [sp, #16]
  413614:	mov	x29, sp
  413618:	mov	x19, x2
  41361c:	mov	x20, x0
  413620:	bl	412db4 <ferror@plt+0x104b4>
  413624:	mov	x0, x20
  413628:	mov	x2, x19
  41362c:	ldp	x20, x19, [sp, #16]
  413630:	adrp	x1, 41a000 <ferror@plt+0x17700>
  413634:	add	x1, x1, #0x59e
  413638:	ldp	x29, x30, [sp], #32
  41363c:	b	41302c <ferror@plt+0x1072c>
  413640:	stp	x29, x30, [sp, #-32]!
  413644:	str	x19, [sp, #16]
  413648:	mov	x29, sp
  41364c:	mov	x19, x0
  413650:	bl	412db4 <ferror@plt+0x104b4>
  413654:	mov	x0, x19
  413658:	ldr	x19, [sp, #16]
  41365c:	adrp	x1, 418000 <ferror@plt+0x15700>
  413660:	add	x1, x1, #0x8f9
  413664:	ldp	x29, x30, [sp], #32
  413668:	b	41302c <ferror@plt+0x1072c>
  41366c:	mov	w0, wzr
  413670:	ret
  413674:	mov	w0, wzr
  413678:	ret
  41367c:	stp	x29, x30, [sp, #-32]!
  413680:	mov	x29, sp
  413684:	mov	w8, #0x1                   	// #1
  413688:	str	w8, [x29, #28]
  41368c:	str	x19, [sp, #16]
  413690:	mov	x19, x0
  413694:	ldr	w0, [x0]
  413698:	add	x3, x29, #0x1c
  41369c:	mov	w1, #0x10e                 	// #270
  4136a0:	mov	w2, #0xc                   	// #12
  4136a4:	mov	w4, #0x4                   	// #4
  4136a8:	bl	402410 <setsockopt@plt>
  4136ac:	tbnz	w0, #31, 4136bc <ferror@plt+0x10dbc>
  4136b0:	ldr	w8, [x19, #48]
  4136b4:	orr	w8, w8, #0x4
  4136b8:	str	w8, [x19, #48]
  4136bc:	ldr	x19, [sp, #16]
  4136c0:	ldp	x29, x30, [sp], #32
  4136c4:	ret
  4136c8:	sub	sp, sp, #0x20
  4136cc:	stp	x29, x30, [sp, #16]
  4136d0:	add	x29, sp, #0x10
  4136d4:	stur	w1, [x29, #-4]
  4136d8:	ldr	w0, [x0]
  4136dc:	sub	x3, x29, #0x4
  4136e0:	mov	w1, #0x10e                 	// #270
  4136e4:	mov	w2, #0x1                   	// #1
  4136e8:	mov	w4, #0x4                   	// #4
  4136ec:	bl	402410 <setsockopt@plt>
  4136f0:	ldp	x29, x30, [sp, #16]
  4136f4:	add	sp, sp, #0x20
  4136f8:	ret
  4136fc:	stp	x29, x30, [sp, #-32]!
  413700:	str	x19, [sp, #16]
  413704:	mov	x19, x0
  413708:	ldr	w0, [x0]
  41370c:	mov	x29, sp
  413710:	tbnz	w0, #31, 413720 <ferror@plt+0x10e20>
  413714:	bl	402540 <close@plt>
  413718:	mov	w8, #0xffffffff            	// #-1
  41371c:	str	w8, [x19]
  413720:	ldr	x19, [sp, #16]
  413724:	ldp	x29, x30, [sp], #32
  413728:	ret
  41372c:	sub	sp, sp, #0x40
  413730:	stp	x29, x30, [sp, #16]
  413734:	stp	x20, x19, [sp, #48]
  413738:	add	x29, sp, #0x10
  41373c:	mov	w20, w1
  413740:	mov	w8, #0x8000                	// #32768
  413744:	mov	w9, #0x1                   	// #1
  413748:	movi	v0.2d, #0x0
  41374c:	mov	w1, #0x3                   	// #3
  413750:	str	x21, [sp, #32]
  413754:	mov	x19, x0
  413758:	str	w8, [x29, #24]
  41375c:	stur	w9, [x29, #-4]
  413760:	stp	q0, q0, [x0, #16]
  413764:	str	xzr, [x0, #48]
  413768:	str	q0, [x0]
  41376c:	str	w2, [x0, #36]
  413770:	mov	w0, #0x10                  	// #16
  413774:	movk	w1, #0x8, lsl #16
  413778:	bl	4026e0 <socket@plt>
  41377c:	str	w0, [x19]
  413780:	tbnz	w0, #31, 413848 <ferror@plt+0x10f48>
  413784:	add	x3, x29, #0x18
  413788:	mov	w1, #0x1                   	// #1
  41378c:	mov	w2, #0x7                   	// #7
  413790:	mov	w4, #0x4                   	// #4
  413794:	bl	402410 <setsockopt@plt>
  413798:	tbnz	w0, #31, 413854 <ferror@plt+0x10f54>
  41379c:	adrp	x3, 42b000 <ferror@plt+0x28700>
  4137a0:	ldr	w0, [x19]
  4137a4:	ldr	x3, [x3, #4024]
  4137a8:	mov	w1, #0x1                   	// #1
  4137ac:	mov	w2, #0x8                   	// #8
  4137b0:	mov	w4, #0x4                   	// #4
  4137b4:	bl	402410 <setsockopt@plt>
  4137b8:	tbnz	w0, #31, 413860 <ferror@plt+0x10f60>
  4137bc:	ldr	w0, [x19]
  4137c0:	sub	x3, x29, #0x4
  4137c4:	mov	w1, #0x10e                 	// #270
  4137c8:	mov	w2, #0xb                   	// #11
  4137cc:	mov	w4, #0x4                   	// #4
  4137d0:	bl	402410 <setsockopt@plt>
  4137d4:	mov	x21, x19
  4137d8:	str	xzr, [x21, #4]!
  4137dc:	mov	w8, #0x10                  	// #16
  4137e0:	strh	w8, [x21]
  4137e4:	ldr	w0, [x19]
  4137e8:	mov	w2, #0xc                   	// #12
  4137ec:	mov	x1, x21
  4137f0:	str	w20, [x19, #12]
  4137f4:	mov	w20, #0xc                   	// #12
  4137f8:	bl	4022e0 <bind@plt>
  4137fc:	tbnz	w0, #31, 41386c <ferror@plt+0x10f6c>
  413800:	str	w20, [x29, #28]
  413804:	ldr	w0, [x19]
  413808:	add	x2, x29, #0x1c
  41380c:	mov	x1, x21
  413810:	bl	4028a0 <getsockname@plt>
  413814:	tbnz	w0, #31, 413878 <ferror@plt+0x10f78>
  413818:	ldr	w2, [x29, #28]
  41381c:	cmp	w2, #0xc
  413820:	b.ne	413888 <ferror@plt+0x10f88>  // b.any
  413824:	ldrh	w2, [x21]
  413828:	cmp	w2, #0x10
  41382c:	b.ne	41389c <ferror@plt+0x10f9c>  // b.any
  413830:	mov	x0, xzr
  413834:	bl	4023f0 <time@plt>
  413838:	mov	x8, x0
  41383c:	mov	w0, wzr
  413840:	str	w8, [x19, #28]
  413844:	b	4138b8 <ferror@plt+0x10fb8>
  413848:	adrp	x0, 41a000 <ferror@plt+0x17700>
  41384c:	add	x0, x0, #0x5f4
  413850:	b	413880 <ferror@plt+0x10f80>
  413854:	adrp	x0, 41a000 <ferror@plt+0x17700>
  413858:	add	x0, x0, #0x60f
  41385c:	b	413880 <ferror@plt+0x10f80>
  413860:	adrp	x0, 41a000 <ferror@plt+0x17700>
  413864:	add	x0, x0, #0x619
  413868:	b	413880 <ferror@plt+0x10f80>
  41386c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  413870:	add	x0, x0, #0x623
  413874:	b	413880 <ferror@plt+0x10f80>
  413878:	adrp	x0, 41a000 <ferror@plt+0x17700>
  41387c:	add	x0, x0, #0x63e
  413880:	bl	402280 <perror@plt>
  413884:	b	4138b4 <ferror@plt+0x10fb4>
  413888:	adrp	x8, 42b000 <ferror@plt+0x28700>
  41388c:	ldr	x8, [x8, #3984]
  413890:	adrp	x1, 41a000 <ferror@plt+0x17700>
  413894:	add	x1, x1, #0x651
  413898:	b	4138ac <ferror@plt+0x10fac>
  41389c:	adrp	x8, 42b000 <ferror@plt+0x28700>
  4138a0:	ldr	x8, [x8, #3984]
  4138a4:	adrp	x1, 41a000 <ferror@plt+0x17700>
  4138a8:	add	x1, x1, #0x66a
  4138ac:	ldr	x0, [x8]
  4138b0:	bl	4028c0 <fprintf@plt>
  4138b4:	mov	w0, #0xffffffff            	// #-1
  4138b8:	ldp	x20, x19, [sp, #48]
  4138bc:	ldr	x21, [sp, #32]
  4138c0:	ldp	x29, x30, [sp, #16]
  4138c4:	add	sp, sp, #0x40
  4138c8:	ret
  4138cc:	mov	w2, wzr
  4138d0:	b	41372c <ferror@plt+0x10e2c>
  4138d4:	sub	sp, sp, #0xc0
  4138d8:	mov	x8, #0x18                  	// #24
  4138dc:	movk	x8, #0x6a, lsl #32
  4138e0:	movi	v0.2d, #0x0
  4138e4:	movk	x8, #0x301, lsl #48
  4138e8:	stp	x29, x30, [sp, #160]
  4138ec:	stur	q0, [sp, #144]
  4138f0:	stur	q0, [sp, #132]
  4138f4:	stur	q0, [sp, #116]
  4138f8:	stur	q0, [sp, #100]
  4138fc:	stur	q0, [sp, #84]
  413900:	stur	q0, [sp, #68]
  413904:	stur	q0, [sp, #52]
  413908:	stur	q0, [sp, #36]
  41390c:	stur	q0, [sp, #20]
  413910:	str	x8, [sp, #8]
  413914:	ldr	w8, [x0, #28]
  413918:	str	x19, [sp, #176]
  41391c:	mov	x19, x0
  413920:	add	x29, sp, #0xa0
  413924:	add	w8, w8, #0x1
  413928:	stp	w8, w8, [x0, #28]
  41392c:	str	w8, [sp, #16]
  413930:	strb	w1, [sp, #24]
  413934:	cbz	x2, 413948 <ferror@plt+0x11048>
  413938:	add	x0, sp, #0x8
  41393c:	mov	w1, #0x98                  	// #152
  413940:	blr	x2
  413944:	cbnz	w0, 41395c <ferror@plt+0x1105c>
  413948:	ldr	w0, [x19]
  41394c:	add	x1, sp, #0x8
  413950:	mov	w2, #0x98                  	// #152
  413954:	mov	w3, wzr
  413958:	bl	402680 <send@plt>
  41395c:	ldr	x19, [sp, #176]
  413960:	ldp	x29, x30, [sp, #160]
  413964:	add	sp, sp, #0xc0
  413968:	ret
  41396c:	sub	sp, sp, #0xc0
  413970:	mov	x8, #0x18                  	// #24
  413974:	movk	x8, #0x16, lsl #32
  413978:	movi	v0.2d, #0x0
  41397c:	movk	x8, #0x301, lsl #48
  413980:	stp	x29, x30, [sp, #160]
  413984:	stur	q0, [sp, #144]
  413988:	stur	q0, [sp, #132]
  41398c:	stur	q0, [sp, #116]
  413990:	stur	q0, [sp, #100]
  413994:	stur	q0, [sp, #84]
  413998:	stur	q0, [sp, #68]
  41399c:	stur	q0, [sp, #52]
  4139a0:	stur	q0, [sp, #36]
  4139a4:	stur	q0, [sp, #20]
  4139a8:	str	x8, [sp, #8]
  4139ac:	ldr	w8, [x0, #28]
  4139b0:	str	x19, [sp, #176]
  4139b4:	mov	x19, x0
  4139b8:	add	x29, sp, #0xa0
  4139bc:	add	w8, w8, #0x1
  4139c0:	stp	w8, w8, [x0, #28]
  4139c4:	str	w8, [sp, #16]
  4139c8:	strb	w1, [sp, #24]
  4139cc:	cbz	x2, 4139e0 <ferror@plt+0x110e0>
  4139d0:	add	x0, sp, #0x8
  4139d4:	mov	w1, #0x98                  	// #152
  4139d8:	blr	x2
  4139dc:	cbnz	w0, 4139f4 <ferror@plt+0x110f4>
  4139e0:	ldr	w0, [x19]
  4139e4:	add	x1, sp, #0x8
  4139e8:	mov	w2, #0x98                  	// #152
  4139ec:	mov	w3, wzr
  4139f0:	bl	402680 <send@plt>
  4139f4:	ldr	x19, [sp, #176]
  4139f8:	ldp	x29, x30, [sp, #160]
  4139fc:	add	sp, sp, #0xc0
  413a00:	ret
  413a04:	sub	sp, sp, #0x30
  413a08:	mov	x8, #0x1c                  	// #28
  413a0c:	movk	x8, #0x4a, lsl #32
  413a10:	movk	x8, #0x301, lsl #48
  413a14:	stp	x29, x30, [sp, #32]
  413a18:	str	x8, [sp]
  413a1c:	ldr	w8, [x0, #28]
  413a20:	mov	w2, #0x1c                  	// #28
  413a24:	mov	w3, wzr
  413a28:	add	x29, sp, #0x20
  413a2c:	add	w8, w8, #0x1
  413a30:	stp	w8, w8, [x0, #28]
  413a34:	stp	w8, wzr, [sp, #8]
  413a38:	strb	w1, [sp, #16]
  413a3c:	stur	xzr, [sp, #17]
  413a40:	str	wzr, [sp, #24]
  413a44:	ldr	w0, [x0]
  413a48:	mov	x1, sp
  413a4c:	bl	402680 <send@plt>
  413a50:	ldp	x29, x30, [sp, #32]
  413a54:	add	sp, sp, #0x30
  413a58:	ret
  413a5c:	sub	sp, sp, #0xc0
  413a60:	mov	x8, #0x1c                  	// #28
  413a64:	movk	x8, #0x1a, lsl #32
  413a68:	movi	v0.2d, #0x0
  413a6c:	movk	x8, #0x301, lsl #48
  413a70:	stp	x29, x30, [sp, #160]
  413a74:	stur	q0, [sp, #140]
  413a78:	stur	q0, [sp, #124]
  413a7c:	stur	q0, [sp, #108]
  413a80:	stur	q0, [sp, #92]
  413a84:	stur	q0, [sp, #76]
  413a88:	stur	q0, [sp, #60]
  413a8c:	stur	q0, [sp, #44]
  413a90:	stur	q0, [sp, #28]
  413a94:	stur	q0, [sp, #12]
  413a98:	str	x8, [sp]
  413a9c:	ldr	w8, [x0, #28]
  413aa0:	str	x19, [sp, #176]
  413aa4:	mov	x19, x0
  413aa8:	add	x29, sp, #0xa0
  413aac:	add	w8, w8, #0x1
  413ab0:	stp	w8, w8, [x0, #28]
  413ab4:	str	w8, [sp, #8]
  413ab8:	strb	w1, [sp, #16]
  413abc:	cbz	x2, 413ad0 <ferror@plt+0x111d0>
  413ac0:	mov	x0, sp
  413ac4:	mov	w1, #0x9c                  	// #156
  413ac8:	blr	x2
  413acc:	cbnz	w0, 413ae4 <ferror@plt+0x111e4>
  413ad0:	ldr	w0, [x19]
  413ad4:	mov	x1, sp
  413ad8:	mov	w2, #0x9c                  	// #156
  413adc:	mov	w3, wzr
  413ae0:	bl	402680 <send@plt>
  413ae4:	ldr	x19, [sp, #176]
  413ae8:	ldp	x29, x30, [sp, #160]
  413aec:	add	sp, sp, #0xc0
  413af0:	ret
  413af4:	sub	sp, sp, #0x30
  413af8:	mov	x8, #0x1c                  	// #28
  413afc:	movk	x8, #0x22, lsl #32
  413b00:	movk	x8, #0x301, lsl #48
  413b04:	stp	x29, x30, [sp, #32]
  413b08:	str	x8, [sp]
  413b0c:	ldr	w8, [x0, #28]
  413b10:	mov	w2, #0x1c                  	// #28
  413b14:	mov	w3, wzr
  413b18:	add	x29, sp, #0x20
  413b1c:	add	w8, w8, #0x1
  413b20:	stp	w8, w8, [x0, #28]
  413b24:	stp	w8, wzr, [sp, #8]
  413b28:	strb	w1, [sp, #16]
  413b2c:	stur	xzr, [sp, #17]
  413b30:	str	wzr, [sp, #24]
  413b34:	ldr	w0, [x0]
  413b38:	mov	x1, sp
  413b3c:	bl	402680 <send@plt>
  413b40:	ldp	x29, x30, [sp, #32]
  413b44:	add	sp, sp, #0x30
  413b48:	ret
  413b4c:	sub	sp, sp, #0x140
  413b50:	mov	x9, #0x1c                  	// #28
  413b54:	mov	x8, sp
  413b58:	movi	v0.2d, #0x0
  413b5c:	movk	x9, #0x1e, lsl #32
  413b60:	movk	x9, #0x301, lsl #48
  413b64:	stur	q0, [x8, #252]
  413b68:	stur	q0, [x8, #236]
  413b6c:	stur	q0, [x8, #220]
  413b70:	stur	q0, [x8, #204]
  413b74:	stur	q0, [x8, #188]
  413b78:	stur	q0, [x8, #172]
  413b7c:	stur	q0, [x8, #156]
  413b80:	stur	q0, [x8, #140]
  413b84:	add	x8, x8, #0xc
  413b88:	stp	x29, x30, [sp, #288]
  413b8c:	stp	x28, x19, [sp, #304]
  413b90:	stur	q0, [sp, #124]
  413b94:	stur	q0, [sp, #108]
  413b98:	stur	q0, [sp, #92]
  413b9c:	stur	q0, [sp, #76]
  413ba0:	stur	q0, [sp, #60]
  413ba4:	stur	q0, [sp, #44]
  413ba8:	stur	q0, [sp, #28]
  413bac:	stur	q0, [sp, #12]
  413bb0:	str	q0, [x8, #256]
  413bb4:	str	x9, [sp]
  413bb8:	ldr	w8, [x0, #28]
  413bbc:	mov	x19, x0
  413bc0:	add	x29, sp, #0x120
  413bc4:	add	w8, w8, #0x1
  413bc8:	stp	w8, w8, [x0, #28]
  413bcc:	str	w8, [sp, #8]
  413bd0:	strb	w1, [sp, #16]
  413bd4:	cbz	x2, 413be8 <ferror@plt+0x112e8>
  413bd8:	mov	x0, sp
  413bdc:	mov	w1, #0x11c                 	// #284
  413be0:	blr	x2
  413be4:	cbnz	w0, 413bfc <ferror@plt+0x112fc>
  413be8:	ldr	w0, [x19]
  413bec:	mov	x1, sp
  413bf0:	mov	w2, #0x11c                 	// #284
  413bf4:	mov	w3, wzr
  413bf8:	bl	402680 <send@plt>
  413bfc:	ldp	x28, x19, [sp, #304]
  413c00:	ldp	x29, x30, [sp, #288]
  413c04:	add	sp, sp, #0x140
  413c08:	ret
  413c0c:	sub	sp, sp, #0x30
  413c10:	mov	x8, #0x14                  	// #20
  413c14:	movk	x8, #0x42, lsl #32
  413c18:	movk	x8, #0x301, lsl #48
  413c1c:	stp	x29, x30, [sp, #32]
  413c20:	str	x8, [sp, #8]
  413c24:	ldr	w8, [x0, #28]
  413c28:	mov	w2, #0x14                  	// #20
  413c2c:	mov	w3, wzr
  413c30:	add	x29, sp, #0x20
  413c34:	add	w8, w8, #0x1
  413c38:	stp	w8, w8, [x0, #28]
  413c3c:	stp	w8, wzr, [sp, #16]
  413c40:	strb	w1, [sp, #24]
  413c44:	strb	wzr, [sp, #25]
  413c48:	strh	wzr, [sp, #26]
  413c4c:	ldr	w0, [x0]
  413c50:	add	x1, sp, #0x8
  413c54:	bl	402680 <send@plt>
  413c58:	ldp	x29, x30, [sp, #32]
  413c5c:	add	sp, sp, #0x30
  413c60:	ret
  413c64:	sub	sp, sp, #0x30
  413c68:	mov	x8, #0x18                  	// #24
  413c6c:	movk	x8, #0x56, lsl #32
  413c70:	movk	x8, #0x301, lsl #48
  413c74:	stp	x29, x30, [sp, #32]
  413c78:	str	x8, [sp, #8]
  413c7c:	ldr	w8, [x0, #28]
  413c80:	mov	w2, #0x18                  	// #24
  413c84:	mov	w3, wzr
  413c88:	add	x29, sp, #0x20
  413c8c:	add	w8, w8, #0x1
  413c90:	stp	w8, w8, [x0, #28]
  413c94:	stp	w8, wzr, [sp, #16]
  413c98:	strb	w1, [sp, #24]
  413c9c:	str	wzr, [sp, #28]
  413ca0:	ldr	w0, [x0]
  413ca4:	add	x1, sp, #0x8
  413ca8:	bl	402680 <send@plt>
  413cac:	ldp	x29, x30, [sp, #32]
  413cb0:	add	sp, sp, #0x30
  413cb4:	ret
  413cb8:	sub	sp, sp, #0x30
  413cbc:	mov	x8, #0x14                  	// #20
  413cc0:	movk	x8, #0x52, lsl #32
  413cc4:	movk	x8, #0x301, lsl #48
  413cc8:	stp	x29, x30, [sp, #32]
  413ccc:	str	x8, [sp, #8]
  413cd0:	ldr	w8, [x0, #28]
  413cd4:	mov	w2, #0x14                  	// #20
  413cd8:	mov	w3, wzr
  413cdc:	add	x29, sp, #0x20
  413ce0:	add	w8, w8, #0x1
  413ce4:	stp	w8, w8, [x0, #28]
  413ce8:	stp	w8, wzr, [sp, #16]
  413cec:	strb	w1, [sp, #24]
  413cf0:	ldr	w0, [x0]
  413cf4:	add	x1, sp, #0x8
  413cf8:	bl	402680 <send@plt>
  413cfc:	ldp	x29, x30, [sp, #32]
  413d00:	add	sp, sp, #0x30
  413d04:	ret
  413d08:	stp	x29, x30, [sp, #-48]!
  413d0c:	stp	x28, x21, [sp, #16]
  413d10:	stp	x20, x19, [sp, #32]
  413d14:	mov	x29, sp
  413d18:	sub	sp, sp, #0x420
  413d1c:	add	x8, sp, #0x8
  413d20:	mov	x20, x2
  413d24:	mov	w21, w1
  413d28:	mov	x19, x0
  413d2c:	add	x0, x8, #0xc
  413d30:	mov	w2, #0x408                 	// #1032
  413d34:	mov	w1, wzr
  413d38:	bl	402480 <memset@plt>
  413d3c:	mov	x8, #0x14                  	// #20
  413d40:	movk	x8, #0x5a, lsl #32
  413d44:	movk	x8, #0x301, lsl #48
  413d48:	str	x8, [sp, #8]
  413d4c:	ldr	w8, [x19, #28]
  413d50:	add	w8, w8, #0x1
  413d54:	stp	w8, w8, [x19, #28]
  413d58:	str	w8, [sp, #16]
  413d5c:	strb	w21, [sp, #24]
  413d60:	cbz	x20, 413d8c <ferror@plt+0x1148c>
  413d64:	add	x0, sp, #0x8
  413d68:	mov	w1, #0x414                 	// #1044
  413d6c:	blr	x20
  413d70:	cbnz	w0, 413d90 <ferror@plt+0x11490>
  413d74:	ldr	w0, [x19]
  413d78:	ldr	w2, [sp, #8]
  413d7c:	add	x1, sp, #0x8
  413d80:	mov	w3, wzr
  413d84:	bl	402680 <send@plt>
  413d88:	b	413d90 <ferror@plt+0x11490>
  413d8c:	mov	w0, #0xffffffea            	// #-22
  413d90:	add	sp, sp, #0x420
  413d94:	ldp	x20, x19, [sp, #32]
  413d98:	ldp	x28, x21, [sp, #16]
  413d9c:	ldp	x29, x30, [sp], #48
  413da0:	ret
  413da4:	sub	sp, sp, #0x40
  413da8:	stp	x29, x30, [sp, #48]
  413dac:	add	x29, sp, #0x30
  413db0:	cbz	w1, 413df0 <ferror@plt+0x114f0>
  413db4:	mov	x8, #0x20                  	// #32
  413db8:	movk	x8, #0x12, lsl #32
  413dbc:	movk	x8, #0x301, lsl #48
  413dc0:	str	x8, [sp, #8]
  413dc4:	ldr	w8, [x0, #28]
  413dc8:	mov	w2, #0x20                  	// #32
  413dcc:	add	w8, w8, #0x1
  413dd0:	stp	w8, w8, [x0, #28]
  413dd4:	stp	w8, wzr, [sp, #16]
  413dd8:	strb	w1, [sp, #24]
  413ddc:	stur	xzr, [sp, #25]
  413de0:	str	xzr, [sp, #32]
  413de4:	ldr	w0, [x0]
  413de8:	add	x1, sp, #0x8
  413dec:	b	413e38 <ferror@plt+0x11538>
  413df0:	mov	x8, #0x28                  	// #40
  413df4:	movk	x8, #0x12, lsl #32
  413df8:	movk	x8, #0x301, lsl #48
  413dfc:	str	x8, [sp, #8]
  413e00:	ldr	w8, [x0, #28]
  413e04:	mov	x9, #0x8                   	// #8
  413e08:	movk	x9, #0x1d, lsl #16
  413e0c:	movk	x9, #0x1, lsl #32
  413e10:	add	w8, w8, #0x1
  413e14:	stp	w8, w8, [x0, #28]
  413e18:	str	w8, [sp, #16]
  413e1c:	stur	xzr, [sp, #28]
  413e20:	stur	xzr, [sp, #20]
  413e24:	str	wzr, [sp, #36]
  413e28:	str	x9, [sp, #40]
  413e2c:	ldr	w0, [x0]
  413e30:	add	x1, sp, #0x8
  413e34:	mov	w2, #0x28                  	// #40
  413e38:	mov	w3, wzr
  413e3c:	bl	402680 <send@plt>
  413e40:	ldp	x29, x30, [sp, #48]
  413e44:	add	sp, sp, #0x40
  413e48:	ret
  413e4c:	sub	sp, sp, #0x40
  413e50:	cmp	w1, #0x7
  413e54:	stp	x29, x30, [sp, #48]
  413e58:	add	x29, sp, #0x30
  413e5c:	b.eq	413e64 <ferror@plt+0x11564>  // b.none
  413e60:	cbnz	w1, 413eac <ferror@plt+0x115ac>
  413e64:	mov	x8, #0x28                  	// #40
  413e68:	movk	x8, #0x12, lsl #32
  413e6c:	movk	x8, #0x301, lsl #48
  413e70:	str	x8, [sp, #8]
  413e74:	ldr	w8, [x0, #28]
  413e78:	mov	w9, #0x8                   	// #8
  413e7c:	movk	w9, #0x1d, lsl #16
  413e80:	add	w8, w8, #0x1
  413e84:	stp	w8, w8, [x0, #28]
  413e88:	stp	w8, wzr, [sp, #16]
  413e8c:	strb	w1, [sp, #24]
  413e90:	stur	xzr, [sp, #25]
  413e94:	str	xzr, [sp, #32]
  413e98:	stp	w9, w2, [sp, #40]
  413e9c:	ldr	w0, [x0]
  413ea0:	add	x1, sp, #0x8
  413ea4:	mov	w2, #0x28                  	// #40
  413ea8:	b	413ee4 <ferror@plt+0x115e4>
  413eac:	mov	x8, #0x20                  	// #32
  413eb0:	movk	x8, #0x12, lsl #32
  413eb4:	movk	x8, #0x301, lsl #48
  413eb8:	str	x8, [sp, #8]
  413ebc:	ldr	w8, [x0, #28]
  413ec0:	mov	w2, #0x20                  	// #32
  413ec4:	add	w8, w8, #0x1
  413ec8:	stp	w8, w8, [x0, #28]
  413ecc:	stp	w8, wzr, [sp, #16]
  413ed0:	strb	w1, [sp, #24]
  413ed4:	stur	xzr, [sp, #25]
  413ed8:	str	xzr, [sp, #32]
  413edc:	ldr	w0, [x0]
  413ee0:	add	x1, sp, #0x8
  413ee4:	mov	w3, wzr
  413ee8:	bl	402680 <send@plt>
  413eec:	ldp	x29, x30, [sp, #48]
  413ef0:	add	sp, sp, #0x40
  413ef4:	ret
  413ef8:	stp	x29, x30, [sp, #-48]!
  413efc:	stp	x28, x21, [sp, #16]
  413f00:	stp	x20, x19, [sp, #32]
  413f04:	mov	x29, sp
  413f08:	sub	sp, sp, #0x420
  413f0c:	mov	x21, x2
  413f10:	mov	w20, w1
  413f14:	cmp	w1, #0x11
  413f18:	mov	x19, x0
  413f1c:	b.eq	413f24 <ferror@plt+0x11624>  // b.none
  413f20:	cbnz	w20, 413f80 <ferror@plt+0x11680>
  413f24:	mov	x8, sp
  413f28:	add	x0, x8, #0xc
  413f2c:	mov	w2, #0x414                 	// #1044
  413f30:	mov	w1, wzr
  413f34:	bl	402480 <memset@plt>
  413f38:	mov	x8, #0x20                  	// #32
  413f3c:	movk	x8, #0x12, lsl #32
  413f40:	movk	x8, #0x301, lsl #48
  413f44:	str	x8, [sp]
  413f48:	ldr	w8, [x19, #28]
  413f4c:	add	w8, w8, #0x1
  413f50:	stp	w8, w8, [x19, #28]
  413f54:	str	w8, [sp, #8]
  413f58:	strb	w20, [sp, #16]
  413f5c:	cbz	x21, 413fc4 <ferror@plt+0x116c4>
  413f60:	mov	x0, sp
  413f64:	mov	w1, #0x420                 	// #1056
  413f68:	blr	x21
  413f6c:	cbnz	w0, 413fc8 <ferror@plt+0x116c8>
  413f70:	ldr	w0, [x19]
  413f74:	ldr	w2, [sp]
  413f78:	mov	x1, sp
  413f7c:	b	413fb8 <ferror@plt+0x116b8>
  413f80:	mov	x8, #0x20                  	// #32
  413f84:	movk	x8, #0x12, lsl #32
  413f88:	movk	x8, #0x301, lsl #48
  413f8c:	str	x8, [sp]
  413f90:	ldr	w8, [x19, #28]
  413f94:	mov	x1, sp
  413f98:	mov	w2, #0x20                  	// #32
  413f9c:	add	w8, w8, #0x1
  413fa0:	stp	w8, w8, [x19, #28]
  413fa4:	stp	w8, wzr, [sp, #8]
  413fa8:	strb	w20, [sp, #16]
  413fac:	stur	xzr, [sp, #17]
  413fb0:	str	xzr, [sp, #24]
  413fb4:	ldr	w0, [x19]
  413fb8:	mov	w3, wzr
  413fbc:	bl	402680 <send@plt>
  413fc0:	b	413fc8 <ferror@plt+0x116c8>
  413fc4:	mov	w0, #0xffffffea            	// #-22
  413fc8:	add	sp, sp, #0x420
  413fcc:	ldp	x20, x19, [sp, #32]
  413fd0:	ldp	x28, x21, [sp, #16]
  413fd4:	ldp	x29, x30, [sp], #48
  413fd8:	ret
  413fdc:	sub	sp, sp, #0xc0
  413fe0:	mov	x9, #0x20                  	// #32
  413fe4:	movk	x9, #0x1e, lsl #32
  413fe8:	movi	v0.2d, #0x0
  413fec:	movk	x9, #0x301, lsl #48
  413ff0:	stp	x29, x30, [sp, #160]
  413ff4:	str	wzr, [sp, #156]
  413ff8:	stur	q0, [sp, #140]
  413ffc:	stur	q0, [sp, #124]
  414000:	stur	q0, [sp, #108]
  414004:	stur	q0, [sp, #92]
  414008:	stur	q0, [sp, #76]
  41400c:	stur	q0, [sp, #60]
  414010:	stur	q0, [sp, #44]
  414014:	stur	q0, [sp, #28]
  414018:	stur	q0, [sp, #12]
  41401c:	str	x9, [sp]
  414020:	ldr	w9, [x0, #28]
  414024:	str	x19, [sp, #176]
  414028:	mov	x8, x1
  41402c:	mov	x19, x0
  414030:	add	w9, w9, #0x1
  414034:	stp	w9, w9, [x0, #28]
  414038:	str	w9, [sp, #8]
  41403c:	mov	w9, #0x7                   	// #7
  414040:	mov	x0, sp
  414044:	mov	w1, #0xa0                  	// #160
  414048:	add	x29, sp, #0xa0
  41404c:	strb	w9, [sp, #16]
  414050:	blr	x8
  414054:	cbnz	w0, 41406c <ferror@plt+0x1176c>
  414058:	ldr	w0, [x19]
  41405c:	mov	x1, sp
  414060:	mov	w2, #0xa0                  	// #160
  414064:	mov	w3, wzr
  414068:	bl	402680 <send@plt>
  41406c:	ldr	x19, [sp, #176]
  414070:	ldp	x29, x30, [sp, #160]
  414074:	add	sp, sp, #0xc0
  414078:	ret
  41407c:	sub	sp, sp, #0x30
  414080:	mov	x8, #0x1c                  	// #28
  414084:	movk	x8, #0x5e, lsl #32
  414088:	movk	x8, #0x301, lsl #48
  41408c:	stp	x29, x30, [sp, #32]
  414090:	stp	xzr, xzr, [sp, #8]
  414094:	str	x8, [sp]
  414098:	ldr	w8, [x0, #28]
  41409c:	mov	w3, wzr
  4140a0:	add	x29, sp, #0x20
  4140a4:	add	w8, w8, #0x1
  4140a8:	stp	w8, w8, [x0, #28]
  4140ac:	stp	w8, wzr, [sp, #8]
  4140b0:	strb	w1, [sp, #16]
  4140b4:	str	w2, [sp, #24]
  4140b8:	ldr	w0, [x0]
  4140bc:	mov	x1, sp
  4140c0:	mov	w2, #0x1c                  	// #28
  4140c4:	bl	402680 <send@plt>
  4140c8:	ldp	x29, x30, [sp, #32]
  4140cc:	add	sp, sp, #0x30
  4140d0:	ret
  4140d4:	stp	x29, x30, [sp, #-16]!
  4140d8:	ldr	w0, [x0]
  4140dc:	mov	w3, wzr
  4140e0:	sxtw	x2, w2
  4140e4:	mov	x29, sp
  4140e8:	bl	402680 <send@plt>
  4140ec:	ldp	x29, x30, [sp], #16
  4140f0:	ret
  4140f4:	stp	x29, x30, [sp, #-32]!
  4140f8:	stp	x28, x19, [sp, #16]
  4140fc:	mov	x29, sp
  414100:	sub	sp, sp, #0x400
  414104:	mov	x19, x0
  414108:	ldr	w0, [x0]
  41410c:	mov	w3, wzr
  414110:	sxtw	x2, w2
  414114:	bl	402680 <send@plt>
  414118:	mov	x8, x0
  41411c:	tbnz	w8, #31, 4141b8 <ferror@plt+0x118b8>
  414120:	ldr	w0, [x19]
  414124:	mov	x1, sp
  414128:	mov	w2, #0x400                 	// #1024
  41412c:	mov	w3, #0x42                  	// #66
  414130:	bl	402560 <recv@plt>
  414134:	tbnz	w0, #31, 414188 <ferror@plt+0x11888>
  414138:	cmp	w0, #0x10
  41413c:	b.lt	414180 <ferror@plt+0x11880>  // b.tstop
  414140:	mov	x9, sp
  414144:	ldr	w10, [x9]
  414148:	mov	w8, wzr
  41414c:	cmp	w10, #0x10
  414150:	b.cc	4141b8 <ferror@plt+0x118b8>  // b.lo, b.ul, b.last
  414154:	cmp	w10, w0
  414158:	b.hi	4141b8 <ferror@plt+0x118b8>  // b.pmore
  41415c:	ldrh	w8, [x9, #4]
  414160:	cmp	w8, #0x2
  414164:	b.eq	41419c <ferror@plt+0x1189c>  // b.none
  414168:	add	w8, w10, #0x3
  41416c:	and	w8, w8, #0xfffffffc
  414170:	sub	w0, w0, w8
  414174:	cmp	w0, #0xf
  414178:	add	x9, x9, x8
  41417c:	b.gt	414144 <ferror@plt+0x11844>
  414180:	mov	w8, wzr
  414184:	b	4141b8 <ferror@plt+0x118b8>
  414188:	bl	402860 <__errno_location@plt>
  41418c:	ldr	w8, [x0]
  414190:	cmp	w8, #0xb
  414194:	csetm	w8, ne  // ne = any
  414198:	b	4141b8 <ferror@plt+0x118b8>
  41419c:	cmp	w10, #0x23
  4141a0:	b.ls	4141cc <ferror@plt+0x118cc>  // b.plast
  4141a4:	ldr	w8, [x9, #16]
  4141a8:	neg	w19, w8
  4141ac:	bl	402860 <__errno_location@plt>
  4141b0:	str	w19, [x0]
  4141b4:	mov	w8, #0xffffffff            	// #-1
  4141b8:	mov	w0, w8
  4141bc:	add	sp, sp, #0x400
  4141c0:	ldp	x28, x19, [sp, #16]
  4141c4:	ldp	x29, x30, [sp], #32
  4141c8:	ret
  4141cc:	adrp	x8, 42b000 <ferror@plt+0x28700>
  4141d0:	ldr	x8, [x8, #3984]
  4141d4:	adrp	x0, 419000 <ferror@plt+0x16700>
  4141d8:	add	x0, x0, #0x552
  4141dc:	mov	w1, #0x10                  	// #16
  4141e0:	ldr	x3, [x8]
  4141e4:	mov	w2, #0x1                   	// #1
  4141e8:	bl	4026c0 <fwrite@plt>
  4141ec:	b	4141b4 <ferror@plt+0x118b4>
  4141f0:	sub	sp, sp, #0x90
  4141f4:	stp	x29, x30, [sp, #128]
  4141f8:	add	x29, sp, #0x80
  4141fc:	add	w8, w3, #0x10
  414200:	mov	w9, #0x301                 	// #769
  414204:	sturh	w1, [x29, #-12]
  414208:	adrp	x10, 41a000 <ferror@plt+0x17700>
  41420c:	stur	w8, [x29, #-16]
  414210:	sturh	w9, [x29, #-10]
  414214:	add	x10, x10, #0x97c
  414218:	ldr	w8, [x0, #28]
  41421c:	ldr	x13, [x10]
  414220:	ldr	w10, [x10, #8]
  414224:	sub	x11, x29, #0x10
  414228:	mov	w12, #0x10                  	// #16
  41422c:	sxtw	x9, w3
  414230:	add	w8, w8, #0x1
  414234:	stp	w8, w8, [x0, #28]
  414238:	stur	x13, [x29, #-32]
  41423c:	sub	x13, x29, #0x20
  414240:	stur	w10, [x29, #-24]
  414244:	mov	w10, #0xc                   	// #12
  414248:	stp	x11, x12, [sp, #64]
  41424c:	add	x11, sp, #0x40
  414250:	stp	x2, x9, [sp, #80]
  414254:	mov	w9, #0x2                   	// #2
  414258:	stp	w8, wzr, [x29, #-8]
  41425c:	str	x13, [sp, #8]
  414260:	str	w10, [sp, #16]
  414264:	stp	x11, x9, [sp, #24]
  414268:	stp	xzr, xzr, [sp, #40]
  41426c:	str	wzr, [sp, #56]
  414270:	ldr	w0, [x0]
  414274:	add	x1, sp, #0x8
  414278:	mov	w2, wzr
  41427c:	bl	4024a0 <sendmsg@plt>
  414280:	ldp	x29, x30, [sp, #128]
  414284:	add	sp, sp, #0x90
  414288:	ret
  41428c:	sub	sp, sp, #0x70
  414290:	adrp	x8, 41a000 <ferror@plt+0x17700>
  414294:	add	x8, x8, #0x97c
  414298:	ldr	x9, [x8]
  41429c:	ldr	w8, [x8, #8]
  4142a0:	stp	x29, x30, [sp, #96]
  4142a4:	add	x29, sp, #0x60
  4142a8:	stur	x9, [x29, #-16]
  4142ac:	stur	w8, [x29, #-8]
  4142b0:	ldr	w8, [x1]
  4142b4:	sub	x10, x29, #0x10
  4142b8:	mov	w9, #0xc                   	// #12
  4142bc:	str	x10, [sp, #8]
  4142c0:	sub	x10, x29, #0x20
  4142c4:	str	w9, [sp, #16]
  4142c8:	mov	w9, #0x1                   	// #1
  4142cc:	stp	x10, x9, [sp, #24]
  4142d0:	mov	w9, #0x301                 	// #769
  4142d4:	stp	xzr, xzr, [sp, #40]
  4142d8:	str	wzr, [sp, #56]
  4142dc:	stp	x1, x8, [x29, #-32]
  4142e0:	strh	w9, [x1, #6]
  4142e4:	str	wzr, [x1, #12]
  4142e8:	ldr	w8, [x0, #28]
  4142ec:	mov	w2, wzr
  4142f0:	add	w8, w8, #0x1
  4142f4:	stp	w8, w8, [x0, #28]
  4142f8:	str	w8, [x1, #8]
  4142fc:	ldr	w0, [x0]
  414300:	add	x1, sp, #0x8
  414304:	bl	4024a0 <sendmsg@plt>
  414308:	ldp	x29, x30, [sp, #96]
  41430c:	add	sp, sp, #0x70
  414310:	ret
  414314:	sub	sp, sp, #0xf0
  414318:	stp	x29, x30, [sp, #144]
  41431c:	add	x29, sp, #0x90
  414320:	sub	x8, x29, #0x10
  414324:	mov	w9, #0xc                   	// #12
  414328:	str	x8, [sp, #56]
  41432c:	sub	x8, x29, #0x20
  414330:	str	w9, [sp, #64]
  414334:	mov	w9, #0x1                   	// #1
  414338:	stp	x28, x27, [sp, #160]
  41433c:	stp	x26, x25, [sp, #176]
  414340:	stp	x24, x23, [sp, #192]
  414344:	stp	x22, x21, [sp, #208]
  414348:	stp	x20, x19, [sp, #224]
  41434c:	stp	x1, x2, [sp]
  414350:	strh	w3, [sp, #16]
  414354:	stp	xzr, xzr, [sp, #32]
  414358:	str	xzr, [sp, #24]
  41435c:	stp	xzr, xzr, [sp, #88]
  414360:	stp	x8, x9, [sp, #72]
  414364:	str	wzr, [sp, #104]
  414368:	mov	x19, x0
  41436c:	ldr	w0, [x0]
  414370:	mov	x20, x1
  414374:	add	x1, sp, #0x38
  414378:	add	x2, sp, #0x30
  41437c:	bl	415b28 <ferror@plt+0x13228>
  414380:	mov	w22, w0
  414384:	tbnz	w0, #31, 41455c <ferror@plt+0x11c5c>
  414388:	adrp	x21, 41a000 <ferror@plt+0x17700>
  41438c:	mov	w27, wzr
  414390:	add	x21, x21, #0x718
  414394:	ldr	x3, [x19, #40]
  414398:	cbz	x3, 4143b0 <ferror@plt+0x11ab0>
  41439c:	ldr	x0, [sp, #48]
  4143a0:	add	w8, w22, #0x3
  4143a4:	and	w2, w8, #0xfffffffc
  4143a8:	mov	w1, #0x1                   	// #1
  4143ac:	bl	4026c0 <fwrite@plt>
  4143b0:	cbz	x20, 4144cc <ferror@plt+0x11bcc>
  4143b4:	mov	w26, wzr
  4143b8:	mov	x28, sp
  4143bc:	b	4143cc <ferror@plt+0x11acc>
  4143c0:	mov	w23, w22
  4143c4:	ldr	x8, [x28, #24]!
  4143c8:	cbz	x8, 414498 <ferror@plt+0x11b98>
  4143cc:	cmp	w22, #0x10
  4143d0:	b.lt	4143c0 <ferror@plt+0x11ac0>  // b.tstop
  4143d4:	ldr	x24, [sp, #48]
  4143d8:	mov	w23, w22
  4143dc:	b	4143f8 <ferror@plt+0x11af8>
  4143e0:	add	w8, w8, #0x3
  4143e4:	and	w8, w8, #0xfffffffc
  4143e8:	sub	w23, w23, w8
  4143ec:	cmp	w23, #0xf
  4143f0:	add	x24, x24, x8
  4143f4:	b.le	4143c4 <ferror@plt+0x11ac4>
  4143f8:	ldr	w8, [x24]
  4143fc:	cmp	w8, #0x10
  414400:	b.cc	4143c4 <ferror@plt+0x11ac4>  // b.lo, b.ul, b.last
  414404:	cmp	w8, w23
  414408:	b.hi	4143c4 <ferror@plt+0x11ac4>  // b.pmore
  41440c:	ldrh	w9, [x28, #16]
  414410:	ldrh	w10, [x24, #6]
  414414:	bic	w9, w10, w9
  414418:	strh	w9, [x24, #6]
  41441c:	ldur	w10, [x29, #-12]
  414420:	cbnz	w10, 4143e0 <ferror@plt+0x11ae0>
  414424:	ldr	w10, [x24, #12]
  414428:	ldr	w11, [x19, #8]
  41442c:	cmp	w10, w11
  414430:	b.ne	4143e0 <ferror@plt+0x11ae0>  // b.any
  414434:	ldr	w10, [x24, #8]
  414438:	ldr	w11, [x19, #32]
  41443c:	cmp	w10, w11
  414440:	b.ne	4143e0 <ferror@plt+0x11ae0>  // b.any
  414444:	ldrh	w10, [x24, #4]
  414448:	tst	w9, #0x10
  41444c:	csinc	w27, w27, wzr, eq  // eq = none
  414450:	cmp	w10, #0x2
  414454:	b.eq	414500 <ferror@plt+0x11c00>  // b.none
  414458:	cmp	w10, #0x3
  41445c:	b.eq	414480 <ferror@plt+0x11b80>  // b.none
  414460:	ldr	x9, [x19, #40]
  414464:	cbnz	x9, 4143e0 <ferror@plt+0x11ae0>
  414468:	ldp	x8, x1, [x28]
  41446c:	mov	x0, x24
  414470:	blr	x8
  414474:	tbnz	w0, #31, 41454c <ferror@plt+0x11c4c>
  414478:	ldr	w8, [x24]
  41447c:	b	4143e0 <ferror@plt+0x11ae0>
  414480:	cmp	w8, #0x13
  414484:	b.ls	41458c <ferror@plt+0x11c8c>  // b.plast
  414488:	ldr	w24, [x24, #16]
  41448c:	tbnz	w24, #31, 4145c8 <ferror@plt+0x11cc8>
  414490:	mov	w26, #0x1                   	// #1
  414494:	b	4143c4 <ferror@plt+0x11ac4>
  414498:	ldr	x0, [sp, #48]
  41449c:	bl	402650 <free@plt>
  4144a0:	cbnz	w26, 414580 <ferror@plt+0x11c80>
  4144a4:	ldrb	w8, [sp, #104]
  4144a8:	tbnz	w8, #5, 4144e0 <ferror@plt+0x11be0>
  4144ac:	cbnz	w23, 41463c <ferror@plt+0x11d3c>
  4144b0:	ldr	w0, [x19]
  4144b4:	add	x1, sp, #0x38
  4144b8:	add	x2, sp, #0x30
  4144bc:	bl	415b28 <ferror@plt+0x13228>
  4144c0:	mov	w22, w0
  4144c4:	tbz	w0, #31, 414394 <ferror@plt+0x11a94>
  4144c8:	b	41455c <ferror@plt+0x11c5c>
  4144cc:	ldr	x0, [sp, #48]
  4144d0:	bl	402650 <free@plt>
  4144d4:	mov	w23, wzr
  4144d8:	ldrb	w8, [sp, #104]
  4144dc:	tbz	w8, #5, 4144ac <ferror@plt+0x11bac>
  4144e0:	adrp	x8, 42b000 <ferror@plt+0x28700>
  4144e4:	ldr	x8, [x8, #3984]
  4144e8:	mov	w1, #0x12                  	// #18
  4144ec:	mov	w2, #0x1                   	// #1
  4144f0:	mov	x0, x21
  4144f4:	ldr	x3, [x8]
  4144f8:	bl	4026c0 <fwrite@plt>
  4144fc:	b	4144b0 <ferror@plt+0x11bb0>
  414500:	cmp	w8, #0x23
  414504:	b.ls	4145a4 <ferror@plt+0x11ca4>  // b.plast
  414508:	ldr	w8, [x24, #16]
  41450c:	neg	w20, w8
  414510:	bl	402860 <__errno_location@plt>
  414514:	str	w20, [x0]
  414518:	ldr	w8, [x19, #36]
  41451c:	cmp	w8, #0x4
  414520:	b.ne	414534 <ferror@plt+0x11c34>  // b.any
  414524:	cmp	w20, #0x2
  414528:	b.eq	41453c <ferror@plt+0x11c3c>  // b.none
  41452c:	cmp	w20, #0x5f
  414530:	b.eq	41453c <ferror@plt+0x11c3c>  // b.none
  414534:	ldrb	w8, [x19, #48]
  414538:	tbz	w8, #1, 414604 <ferror@plt+0x11d04>
  41453c:	ldr	x0, [sp, #48]
  414540:	bl	402650 <free@plt>
  414544:	mov	w22, #0xffffffff            	// #-1
  414548:	b	41455c <ferror@plt+0x11c5c>
  41454c:	mov	w25, w0
  414550:	ldr	x0, [sp, #48]
  414554:	bl	402650 <free@plt>
  414558:	mov	w22, w25
  41455c:	mov	w0, w22
  414560:	ldp	x20, x19, [sp, #224]
  414564:	ldp	x22, x21, [sp, #208]
  414568:	ldp	x24, x23, [sp, #192]
  41456c:	ldp	x26, x25, [sp, #176]
  414570:	ldp	x28, x27, [sp, #160]
  414574:	ldp	x29, x30, [sp, #144]
  414578:	add	sp, sp, #0xf0
  41457c:	ret
  414580:	cbnz	w27, 414614 <ferror@plt+0x11d14>
  414584:	mov	w22, wzr
  414588:	b	41455c <ferror@plt+0x11c5c>
  41458c:	adrp	x8, 42b000 <ferror@plt+0x28700>
  414590:	ldr	x8, [x8, #3984]
  414594:	adrp	x0, 41a000 <ferror@plt+0x17700>
  414598:	add	x0, x0, #0x8d0
  41459c:	mov	w1, #0xf                   	// #15
  4145a0:	b	4145b8 <ferror@plt+0x11cb8>
  4145a4:	adrp	x8, 42b000 <ferror@plt+0x28700>
  4145a8:	ldr	x8, [x8, #3984]
  4145ac:	adrp	x0, 419000 <ferror@plt+0x16700>
  4145b0:	add	x0, x0, #0x552
  4145b4:	mov	w1, #0x10                  	// #16
  4145b8:	ldr	x3, [x8]
  4145bc:	mov	w2, #0x1                   	// #1
  4145c0:	bl	4026c0 <fwrite@plt>
  4145c4:	b	41453c <ferror@plt+0x11c3c>
  4145c8:	neg	w19, w24
  4145cc:	bl	402860 <__errno_location@plt>
  4145d0:	cmn	w24, #0x2
  4145d4:	str	w19, [x0]
  4145d8:	b.eq	41453c <ferror@plt+0x11c3c>  // b.none
  4145dc:	cmp	w19, #0x5f
  4145e0:	b.eq	41453c <ferror@plt+0x11c3c>  // b.none
  4145e4:	cmp	w19, #0x5a
  4145e8:	b.ne	414604 <ferror@plt+0x11d04>  // b.any
  4145ec:	adrp	x8, 42b000 <ferror@plt+0x28700>
  4145f0:	ldr	x8, [x8, #3984]
  4145f4:	adrp	x0, 41a000 <ferror@plt+0x17700>
  4145f8:	add	x0, x0, #0x8e0
  4145fc:	mov	w1, #0x24                  	// #36
  414600:	b	4145b8 <ferror@plt+0x11cb8>
  414604:	adrp	x0, 41a000 <ferror@plt+0x17700>
  414608:	add	x0, x0, #0x905
  41460c:	bl	402280 <perror@plt>
  414610:	b	41453c <ferror@plt+0x11c3c>
  414614:	adrp	x8, 42b000 <ferror@plt+0x28700>
  414618:	ldr	x8, [x8, #3984]
  41461c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  414620:	add	x0, x0, #0x880
  414624:	mov	w1, #0x2e                  	// #46
  414628:	ldr	x3, [x8]
  41462c:	mov	w2, #0x1                   	// #1
  414630:	bl	4026c0 <fwrite@plt>
  414634:	mov	w22, wzr
  414638:	b	41455c <ferror@plt+0x11c5c>
  41463c:	adrp	x8, 42b000 <ferror@plt+0x28700>
  414640:	ldr	x8, [x8, #3984]
  414644:	adrp	x1, 41a000 <ferror@plt+0x17700>
  414648:	add	x1, x1, #0x72b
  41464c:	mov	w2, w23
  414650:	ldr	x0, [x8]
  414654:	bl	4028c0 <fprintf@plt>
  414658:	mov	w0, #0x1                   	// #1
  41465c:	bl	402260 <exit@plt>
  414660:	sub	sp, sp, #0x20
  414664:	stp	x29, x30, [sp, #16]
  414668:	ldr	w8, [x1]
  41466c:	mov	x3, x2
  414670:	mov	w2, #0x1                   	// #1
  414674:	mov	w4, #0x1                   	// #1
  414678:	stp	x1, x8, [sp]
  41467c:	mov	x1, sp
  414680:	add	x29, sp, #0x10
  414684:	bl	41469c <ferror@plt+0x11d9c>
  414688:	ldp	x29, x30, [sp, #16]
  41468c:	add	sp, sp, #0x20
  414690:	ret
  414694:	mov	w4, #0x1                   	// #1
  414698:	b	41469c <ferror@plt+0x11d9c>
  41469c:	sub	sp, sp, #0xd0
  4146a0:	stp	x29, x30, [sp, #112]
  4146a4:	add	x29, sp, #0x70
  4146a8:	adrp	x8, 41a000 <ferror@plt+0x17700>
  4146ac:	sub	x9, x29, #0x10
  4146b0:	add	x8, x8, #0x97c
  4146b4:	str	x9, [sp, #24]
  4146b8:	mov	w9, #0xc                   	// #12
  4146bc:	str	w9, [sp, #32]
  4146c0:	ldr	x9, [x8]
  4146c4:	ldr	w8, [x8, #8]
  4146c8:	stp	x22, x21, [sp, #176]
  4146cc:	stp	x20, x19, [sp, #192]
  4146d0:	mov	w22, w4
  4146d4:	mov	x19, x3
  4146d8:	mov	x20, x2
  4146dc:	mov	x21, x0
  4146e0:	stp	x28, x27, [sp, #128]
  4146e4:	stp	x26, x25, [sp, #144]
  4146e8:	stp	x24, x23, [sp, #160]
  4146ec:	stp	x1, x2, [sp, #40]
  4146f0:	stp	xzr, xzr, [sp, #56]
  4146f4:	stur	x9, [x29, #-16]
  4146f8:	stur	w8, [x29, #-8]
  4146fc:	str	wzr, [sp, #72]
  414700:	cbz	x2, 414744 <ferror@plt+0x11e44>
  414704:	ldr	w27, [x21, #28]
  414708:	mov	x8, x20
  41470c:	b	41471c <ferror@plt+0x11e1c>
  414710:	subs	x8, x8, #0x1
  414714:	add	x1, x1, #0x10
  414718:	b.eq	41473c <ferror@plt+0x11e3c>  // b.none
  41471c:	ldr	x9, [x1]
  414720:	add	w27, w27, #0x1
  414724:	str	w27, [x9, #8]
  414728:	cbnz	x19, 414710 <ferror@plt+0x11e10>
  41472c:	ldrh	w10, [x9, #6]
  414730:	orr	w10, w10, #0x4
  414734:	strh	w10, [x9, #6]
  414738:	b	414710 <ferror@plt+0x11e10>
  41473c:	str	w27, [x21, #28]
  414740:	b	414748 <ferror@plt+0x11e48>
  414744:	mov	w27, wzr
  414748:	ldr	w0, [x21]
  41474c:	add	x1, sp, #0x18
  414750:	mov	w2, wzr
  414754:	bl	4024a0 <sendmsg@plt>
  414758:	tbnz	w0, #31, 4149ec <ferror@plt+0x120ec>
  41475c:	sub	x8, x29, #0x20
  414760:	mov	w9, #0x1                   	// #1
  414764:	stp	x8, x9, [sp, #40]
  414768:	ldr	w0, [x21]
  41476c:	add	x1, sp, #0x18
  414770:	add	x2, sp, #0x10
  414774:	bl	415b28 <ferror@plt+0x13228>
  414778:	mov	w25, w0
  41477c:	tbnz	w0, #31, 4149c8 <ferror@plt+0x120c8>
  414780:	adrp	x11, 42b000 <ferror@plt+0x28700>
  414784:	ldr	x11, [x11, #3984]
  414788:	mov	w9, w27
  41478c:	adrp	x13, 41a000 <ferror@plt+0x17700>
  414790:	mov	w24, wzr
  414794:	eor	w12, w22, #0x1
  414798:	mov	w8, #0x1                   	// #1
  41479c:	sub	x23, x9, x20
  4147a0:	add	x13, x13, #0x718
  4147a4:	mov	w28, w24
  4147a8:	sxtw	x24, w8
  4147ac:	ldr	w2, [sp, #32]
  4147b0:	cmp	w2, #0xc
  4147b4:	b.ne	414a30 <ferror@plt+0x12130>  // b.any
  4147b8:	cmp	w25, #0x10
  4147bc:	b.cc	414928 <ferror@plt+0x12028>  // b.lo, b.ul, b.last
  4147c0:	ldr	x22, [sp, #16]
  4147c4:	b	4147e0 <ferror@plt+0x11ee0>
  4147c8:	add	w8, w26, #0x3
  4147cc:	and	x8, x8, #0xfffffffc
  4147d0:	sub	w25, w25, w8
  4147d4:	cmp	w25, #0xf
  4147d8:	add	x22, x22, x8
  4147dc:	b.ls	414928 <ferror@plt+0x12028>  // b.plast
  4147e0:	ldr	w26, [x22]
  4147e4:	cmp	w26, w25
  4147e8:	b.gt	41499c <ferror@plt+0x1209c>
  4147ec:	sub	w8, w26, #0x10
  4147f0:	tbnz	w8, #31, 41499c <ferror@plt+0x1209c>
  4147f4:	ldur	w9, [x29, #-12]
  4147f8:	cbnz	w9, 4147c8 <ferror@plt+0x11ec8>
  4147fc:	ldr	w9, [x22, #12]
  414800:	ldr	w10, [x21, #8]
  414804:	cmp	w9, w10
  414808:	b.ne	4147c8 <ferror@plt+0x11ec8>  // b.any
  41480c:	ldr	w9, [x22, #8]
  414810:	cmp	w9, w27
  414814:	b.hi	4147c8 <ferror@plt+0x11ec8>  // b.pmore
  414818:	cmp	x23, x9
  41481c:	b.hi	4147c8 <ferror@plt+0x11ec8>  // b.pmore
  414820:	ldrh	w9, [x22, #4]
  414824:	cmp	w9, #0x2
  414828:	b.eq	414864 <ferror@plt+0x11f64>  // b.none
  41482c:	cbnz	x19, 41498c <ferror@plt+0x1208c>
  414830:	ldr	x3, [x11]
  414834:	adrp	x0, 41a000 <ferror@plt+0x17700>
  414838:	mov	w1, #0x14                  	// #20
  41483c:	mov	w2, #0x1                   	// #1
  414840:	add	x0, x0, #0x94d
  414844:	str	w12, [sp, #12]
  414848:	bl	4026c0 <fwrite@plt>
  41484c:	adrp	x11, 42b000 <ferror@plt+0x28700>
  414850:	ldr	w12, [sp, #12]
  414854:	ldr	x11, [x11, #3984]
  414858:	adrp	x13, 41a000 <ferror@plt+0x17700>
  41485c:	add	x13, x13, #0x718
  414860:	b	4147c8 <ferror@plt+0x11ec8>
  414864:	cmp	w8, #0x13
  414868:	b.ls	4149fc <ferror@plt+0x120fc>  // b.plast
  41486c:	ldr	w26, [x22, #16]
  414870:	str	w12, [sp, #12]
  414874:	cbz	w26, 41489c <ferror@plt+0x11f9c>
  414878:	neg	w25, w26
  41487c:	bl	402860 <__errno_location@plt>
  414880:	str	w25, [x0]
  414884:	ldr	w8, [x21, #36]
  414888:	ldr	w9, [sp, #12]
  41488c:	cmp	w8, #0x4
  414890:	cset	w8, eq  // eq = none
  414894:	orr	w8, w8, w9
  414898:	tbz	w8, #0, 4148ac <ferror@plt+0x11fac>
  41489c:	ldr	x0, [sp, #16]
  4148a0:	cbz	x19, 4148e0 <ferror@plt+0x11fe0>
  4148a4:	str	x0, [x19]
  4148a8:	b	4148e4 <ferror@plt+0x11fe4>
  4148ac:	adrp	x9, 42b000 <ferror@plt+0x28700>
  4148b0:	ldr	w8, [x22, #16]
  4148b4:	ldr	x9, [x9, #3984]
  4148b8:	neg	w0, w8
  4148bc:	ldr	x25, [x9]
  4148c0:	bl	402530 <strerror@plt>
  4148c4:	adrp	x1, 41a000 <ferror@plt+0x17700>
  4148c8:	mov	x2, x0
  4148cc:	mov	x0, x25
  4148d0:	add	x1, x1, #0x962
  4148d4:	bl	4028c0 <fprintf@plt>
  4148d8:	ldr	x0, [sp, #16]
  4148dc:	cbnz	x19, 4148a4 <ferror@plt+0x11fa4>
  4148e0:	bl	402650 <free@plt>
  4148e4:	cmp	x24, x20
  4148e8:	b.cs	414a10 <ferror@plt+0x12110>  // b.hs, b.nlast
  4148ec:	ldr	w0, [x21]
  4148f0:	add	x1, sp, #0x18
  4148f4:	add	x2, sp, #0x10
  4148f8:	bl	415b28 <ferror@plt+0x13228>
  4148fc:	adrp	x11, 42b000 <ferror@plt+0x28700>
  414900:	ldr	x11, [x11, #3984]
  414904:	ldr	w12, [sp, #12]
  414908:	add	x8, x24, #0x1
  41490c:	adrp	x13, 41a000 <ferror@plt+0x17700>
  414910:	mov	w25, w0
  414914:	mov	w28, w24
  414918:	mov	x24, x8
  41491c:	add	x13, x13, #0x718
  414920:	tbz	w0, #31, 4147ac <ferror@plt+0x11eac>
  414924:	b	4149c8 <ferror@plt+0x120c8>
  414928:	ldr	x0, [sp, #16]
  41492c:	mov	x28, x13
  414930:	mov	w26, w12
  414934:	mov	x22, x11
  414938:	bl	402650 <free@plt>
  41493c:	ldrb	w8, [sp, #72]
  414940:	tbnz	w8, #5, 414974 <ferror@plt+0x12074>
  414944:	cbnz	w25, 414a1c <ferror@plt+0x1211c>
  414948:	ldr	w0, [x21]
  41494c:	add	x1, sp, #0x18
  414950:	add	x2, sp, #0x10
  414954:	bl	415b28 <ferror@plt+0x13228>
  414958:	mov	w25, w0
  41495c:	add	x8, x24, #0x1
  414960:	mov	x11, x22
  414964:	mov	w12, w26
  414968:	mov	x13, x28
  41496c:	tbz	w0, #31, 4147a4 <ferror@plt+0x11ea4>
  414970:	b	4149c8 <ferror@plt+0x120c8>
  414974:	ldr	x3, [x22]
  414978:	mov	w1, #0x12                  	// #18
  41497c:	mov	w2, #0x1                   	// #1
  414980:	mov	x0, x28
  414984:	bl	4026c0 <fwrite@plt>
  414988:	b	414948 <ferror@plt+0x12048>
  41498c:	ldr	x8, [sp, #16]
  414990:	mov	w25, wzr
  414994:	str	x8, [x19]
  414998:	b	4149c8 <ferror@plt+0x120c8>
  41499c:	ldrb	w8, [sp, #72]
  4149a0:	ldr	x3, [x11]
  4149a4:	tbz	w8, #5, 414a40 <ferror@plt+0x12140>
  4149a8:	adrp	x0, 41a000 <ferror@plt+0x17700>
  4149ac:	add	x0, x0, #0x6e7
  4149b0:	mov	w1, #0x12                  	// #18
  4149b4:	mov	w2, #0x1                   	// #1
  4149b8:	bl	4026c0 <fwrite@plt>
  4149bc:	ldr	x0, [sp, #16]
  4149c0:	bl	402650 <free@plt>
  4149c4:	mov	w25, #0xffffffff            	// #-1
  4149c8:	mov	w0, w25
  4149cc:	ldp	x20, x19, [sp, #192]
  4149d0:	ldp	x22, x21, [sp, #176]
  4149d4:	ldp	x24, x23, [sp, #160]
  4149d8:	ldp	x26, x25, [sp, #144]
  4149dc:	ldp	x28, x27, [sp, #128]
  4149e0:	ldp	x29, x30, [sp, #112]
  4149e4:	add	sp, sp, #0xd0
  4149e8:	ret
  4149ec:	adrp	x0, 41a000 <ferror@plt+0x17700>
  4149f0:	add	x0, x0, #0x917
  4149f4:	bl	402280 <perror@plt>
  4149f8:	b	4149c4 <ferror@plt+0x120c4>
  4149fc:	ldr	x3, [x11]
  414a00:	adrp	x0, 419000 <ferror@plt+0x16700>
  414a04:	add	x0, x0, #0x552
  414a08:	mov	w1, #0x10                  	// #16
  414a0c:	b	4149b4 <ferror@plt+0x120b4>
  414a10:	cmp	w26, #0x0
  414a14:	csinv	w25, wzr, w28, eq  // eq = none
  414a18:	b	4149c8 <ferror@plt+0x120c8>
  414a1c:	ldr	x0, [x22]
  414a20:	adrp	x1, 41a000 <ferror@plt+0x17700>
  414a24:	add	x1, x1, #0x72b
  414a28:	mov	w2, w25
  414a2c:	b	414a50 <ferror@plt+0x12150>
  414a30:	ldr	x0, [x11]
  414a34:	adrp	x1, 41a000 <ferror@plt+0x17700>
  414a38:	add	x1, x1, #0x930
  414a3c:	b	414a50 <ferror@plt+0x12150>
  414a40:	adrp	x1, 41a000 <ferror@plt+0x17700>
  414a44:	add	x1, x1, #0x6fa
  414a48:	mov	x0, x3
  414a4c:	mov	w2, w26
  414a50:	bl	4028c0 <fprintf@plt>
  414a54:	mov	w0, #0x1                   	// #1
  414a58:	bl	402260 <exit@plt>
  414a5c:	sub	sp, sp, #0x20
  414a60:	stp	x29, x30, [sp, #16]
  414a64:	ldr	w8, [x1]
  414a68:	mov	x3, x2
  414a6c:	mov	w2, #0x1                   	// #1
  414a70:	mov	w4, wzr
  414a74:	stp	x1, x8, [sp]
  414a78:	mov	x1, sp
  414a7c:	add	x29, sp, #0x10
  414a80:	bl	41469c <ferror@plt+0x11d9c>
  414a84:	ldp	x29, x30, [sp, #16]
  414a88:	add	sp, sp, #0x20
  414a8c:	ret
  414a90:	stp	x29, x30, [sp, #-32]!
  414a94:	mov	x29, sp
  414a98:	mov	w8, #0x1                   	// #1
  414a9c:	str	w8, [x29, #28]
  414aa0:	str	x19, [sp, #16]
  414aa4:	mov	x19, x0
  414aa8:	ldr	w0, [x0]
  414aac:	add	x3, x29, #0x1c
  414ab0:	mov	w1, #0x10e                 	// #270
  414ab4:	mov	w2, #0x8                   	// #8
  414ab8:	mov	w4, #0x4                   	// #4
  414abc:	bl	402410 <setsockopt@plt>
  414ac0:	tbnz	w0, #31, 414ae0 <ferror@plt+0x121e0>
  414ac4:	ldr	w8, [x19, #48]
  414ac8:	mov	w0, wzr
  414acc:	orr	w8, w8, #0x1
  414ad0:	str	w8, [x19, #48]
  414ad4:	ldr	x19, [sp, #16]
  414ad8:	ldp	x29, x30, [sp], #32
  414adc:	ret
  414ae0:	adrp	x0, 41a000 <ferror@plt+0x17700>
  414ae4:	add	x0, x0, #0x683
  414ae8:	bl	402280 <perror@plt>
  414aec:	mov	w0, #0xffffffff            	// #-1
  414af0:	b	414ad4 <ferror@plt+0x121d4>
  414af4:	stp	x29, x30, [sp, #-96]!
  414af8:	stp	x28, x27, [sp, #16]
  414afc:	stp	x26, x25, [sp, #32]
  414b00:	stp	x24, x23, [sp, #48]
  414b04:	stp	x22, x21, [sp, #64]
  414b08:	stp	x20, x19, [sp, #80]
  414b0c:	mov	x29, sp
  414b10:	sub	sp, sp, #0x6, lsl #12
  414b14:	sub	sp, sp, #0x70
  414b18:	sub	x27, x29, #0x60
  414b1c:	adrp	x8, 41a000 <ferror@plt+0x17700>
  414b20:	sub	x9, x29, #0x18
  414b24:	mov	w10, #0xc                   	// #12
  414b28:	add	x8, x8, #0x97c
  414b2c:	stur	x9, [x29, #-96]
  414b30:	sub	x9, x29, #0x28
  414b34:	str	w10, [x27, #8]
  414b38:	mov	w10, #0x1                   	// #1
  414b3c:	stp	x9, x10, [x29, #-80]
  414b40:	ldr	x9, [x8]
  414b44:	ldr	w8, [x8, #8]
  414b48:	stp	xzr, xzr, [x29, #-64]
  414b4c:	str	wzr, [x27, #48]
  414b50:	stur	x9, [x29, #-24]
  414b54:	str	w8, [x27, #80]
  414b58:	ldrb	w8, [x0, #48]
  414b5c:	mov	x19, x2
  414b60:	mov	x20, x0
  414b64:	mov	x21, x1
  414b68:	tbz	w8, #0, 414b78 <ferror@plt+0x12278>
  414b6c:	add	x8, sp, #0x10
  414b70:	mov	w9, #0x2000                	// #8192
  414b74:	stp	x8, x9, [x29, #-64]
  414b78:	adrp	x28, 42b000 <ferror@plt+0x28700>
  414b7c:	ldr	x28, [x28, #3984]
  414b80:	add	x8, sp, #0x2, lsl #12
  414b84:	add	x8, x8, #0x10
  414b88:	mov	w22, #0x4000                	// #16384
  414b8c:	mov	w23, #0xffffffff            	// #-1
  414b90:	stur	x8, [x29, #-40]
  414b94:	stur	x22, [x29, #-32]
  414b98:	ldr	w0, [x20]
  414b9c:	sub	x1, x29, #0x60
  414ba0:	mov	w2, wzr
  414ba4:	bl	402230 <recvmsg@plt>
  414ba8:	mov	x24, x0
  414bac:	tbnz	w24, #31, 414c28 <ferror@plt+0x12328>
  414bb0:	cbz	w24, 414d68 <ferror@plt+0x12468>
  414bb4:	ldr	w2, [x27, #8]
  414bb8:	cmp	w2, #0xc
  414bbc:	b.ne	414d7c <ferror@plt+0x1247c>  // b.any
  414bc0:	ldrb	w8, [x20, #48]
  414bc4:	tbnz	w8, #0, 414c74 <ferror@plt+0x12374>
  414bc8:	cmp	w24, #0x10
  414bcc:	b.cc	414c18 <ferror@plt+0x12318>  // b.lo, b.ul, b.last
  414bd0:	add	x25, sp, #0x2, lsl #12
  414bd4:	add	x25, x25, #0x10
  414bd8:	ldr	w26, [x25]
  414bdc:	cmp	w26, w24
  414be0:	b.gt	414d20 <ferror@plt+0x12420>
  414be4:	sub	w8, w26, #0x10
  414be8:	tbnz	w8, #31, 414d20 <ferror@plt+0x12420>
  414bec:	add	x0, sp, #0x8
  414bf0:	mov	x1, x25
  414bf4:	mov	x2, x19
  414bf8:	blr	x21
  414bfc:	tbnz	w0, #31, 414d44 <ferror@plt+0x12444>
  414c00:	add	w8, w26, #0x3
  414c04:	and	x8, x8, #0xfffffffc
  414c08:	sub	w24, w24, w8
  414c0c:	cmp	w24, #0xf
  414c10:	add	x25, x25, x8
  414c14:	b.hi	414bd8 <ferror@plt+0x122d8>  // b.pmore
  414c18:	ldrb	w8, [x27, #48]
  414c1c:	tbnz	w8, #5, 414d04 <ferror@plt+0x12404>
  414c20:	cbz	w24, 414b94 <ferror@plt+0x12294>
  414c24:	b	414d8c <ferror@plt+0x1248c>
  414c28:	bl	402860 <__errno_location@plt>
  414c2c:	mov	x24, x0
  414c30:	ldr	w0, [x0]
  414c34:	cmp	w0, #0x4
  414c38:	b.eq	414b94 <ferror@plt+0x12294>  // b.none
  414c3c:	cmp	w0, #0xb
  414c40:	b.eq	414b94 <ferror@plt+0x12294>  // b.none
  414c44:	ldr	x25, [x28]
  414c48:	bl	402530 <strerror@plt>
  414c4c:	ldr	w3, [x24]
  414c50:	adrp	x1, 41a000 <ferror@plt+0x17700>
  414c54:	mov	x2, x0
  414c58:	mov	x0, x25
  414c5c:	add	x1, x1, #0x69b
  414c60:	bl	4028c0 <fprintf@plt>
  414c64:	ldr	w8, [x24]
  414c68:	cmp	w8, #0x69
  414c6c:	b.eq	414b94 <ferror@plt+0x12294>  // b.none
  414c70:	b	414d40 <ferror@plt+0x12440>
  414c74:	ldur	x10, [x29, #-64]
  414c78:	str	w23, [sp, #8]
  414c7c:	cbz	x10, 414bc8 <ferror@plt+0x122c8>
  414c80:	ldur	x8, [x29, #-56]
  414c84:	cmp	x8, #0x10
  414c88:	b.cc	414bc8 <ferror@plt+0x122c8>  // b.lo, b.ul, b.last
  414c8c:	add	x8, x10, x8
  414c90:	mov	x9, x10
  414c94:	ldr	w10, [x10, #8]
  414c98:	cmp	w10, #0x10e
  414c9c:	b.ne	414cc0 <ferror@plt+0x123c0>  // b.any
  414ca0:	ldr	w10, [x9, #12]
  414ca4:	cmp	w10, #0x8
  414ca8:	b.ne	414cc0 <ferror@plt+0x123c0>  // b.any
  414cac:	ldr	x10, [x9]
  414cb0:	cmp	x10, #0x14
  414cb4:	b.ne	414cc0 <ferror@plt+0x123c0>  // b.any
  414cb8:	ldr	w10, [x9, #16]
  414cbc:	str	w10, [sp, #8]
  414cc0:	ldr	x10, [x9]
  414cc4:	cmp	x10, #0x10
  414cc8:	b.cc	414bc8 <ferror@plt+0x122c8>  // b.lo, b.ul, b.last
  414ccc:	add	x10, x10, #0x7
  414cd0:	and	x10, x10, #0xfffffffffffffff8
  414cd4:	add	x10, x9, x10
  414cd8:	add	x11, x10, #0x10
  414cdc:	cmp	x11, x8
  414ce0:	b.hi	414bc8 <ferror@plt+0x122c8>  // b.pmore
  414ce4:	ldr	x11, [x10]
  414ce8:	add	x11, x11, #0x7
  414cec:	and	x11, x11, #0xfffffffffffffff8
  414cf0:	add	x11, x10, x11
  414cf4:	cmp	x11, x8
  414cf8:	b.hi	414bc8 <ferror@plt+0x122c8>  // b.pmore
  414cfc:	cbnz	x9, 414c90 <ferror@plt+0x12390>
  414d00:	b	414bc8 <ferror@plt+0x122c8>
  414d04:	ldr	x3, [x28]
  414d08:	adrp	x0, 41a000 <ferror@plt+0x17700>
  414d0c:	mov	w1, #0x12                  	// #18
  414d10:	mov	w2, #0x1                   	// #1
  414d14:	add	x0, x0, #0x718
  414d18:	bl	4026c0 <fwrite@plt>
  414d1c:	b	414b94 <ferror@plt+0x12294>
  414d20:	ldrb	w8, [x27, #48]
  414d24:	ldr	x3, [x28]
  414d28:	tbz	w8, #5, 414da0 <ferror@plt+0x124a0>
  414d2c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  414d30:	add	x0, x0, #0x6e7
  414d34:	mov	w1, #0x12                  	// #18
  414d38:	mov	w2, #0x1                   	// #1
  414d3c:	bl	4026c0 <fwrite@plt>
  414d40:	mov	w0, #0xffffffff            	// #-1
  414d44:	add	sp, sp, #0x6, lsl #12
  414d48:	add	sp, sp, #0x70
  414d4c:	ldp	x20, x19, [sp, #80]
  414d50:	ldp	x22, x21, [sp, #64]
  414d54:	ldp	x24, x23, [sp, #48]
  414d58:	ldp	x26, x25, [sp, #32]
  414d5c:	ldp	x28, x27, [sp, #16]
  414d60:	ldp	x29, x30, [sp], #96
  414d64:	ret
  414d68:	ldr	x3, [x28]
  414d6c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  414d70:	add	x0, x0, #0x6ba
  414d74:	mov	w1, #0xf                   	// #15
  414d78:	b	414d38 <ferror@plt+0x12438>
  414d7c:	ldr	x0, [x28]
  414d80:	adrp	x1, 41a000 <ferror@plt+0x17700>
  414d84:	add	x1, x1, #0x6ca
  414d88:	b	414db0 <ferror@plt+0x124b0>
  414d8c:	ldr	x0, [x28]
  414d90:	adrp	x1, 41a000 <ferror@plt+0x17700>
  414d94:	add	x1, x1, #0x72b
  414d98:	mov	w2, w24
  414d9c:	b	414db0 <ferror@plt+0x124b0>
  414da0:	adrp	x1, 41a000 <ferror@plt+0x17700>
  414da4:	add	x1, x1, #0x6fa
  414da8:	mov	x0, x3
  414dac:	mov	w2, w26
  414db0:	bl	4028c0 <fprintf@plt>
  414db4:	mov	w0, #0x1                   	// #1
  414db8:	bl	402260 <exit@plt>
  414dbc:	stp	x29, x30, [sp, #-64]!
  414dc0:	stp	x28, x23, [sp, #16]
  414dc4:	stp	x22, x21, [sp, #32]
  414dc8:	stp	x20, x19, [sp, #48]
  414dcc:	mov	x29, sp
  414dd0:	sub	sp, sp, #0x4, lsl #12
  414dd4:	mov	x8, sp
  414dd8:	mov	x20, x2
  414ddc:	mov	x21, x1
  414de0:	mov	x19, x0
  414de4:	add	x22, x8, #0x10
  414de8:	mov	x0, sp
  414dec:	mov	w1, #0x1                   	// #1
  414df0:	mov	w2, #0x10                  	// #16
  414df4:	mov	x3, x19
  414df8:	bl	402620 <fread@plt>
  414dfc:	cmp	x0, #0x10
  414e00:	b.ne	414e84 <ferror@plt+0x12584>  // b.any
  414e04:	ldr	w23, [sp]
  414e08:	cmp	w23, #0x4, lsl #12
  414e0c:	b.hi	414e54 <ferror@plt+0x12554>  // b.pmore
  414e10:	sub	w8, w23, #0x10
  414e14:	tbnz	w8, #31, 414e54 <ferror@plt+0x12554>
  414e18:	sub	w8, w23, #0xd
  414e1c:	and	w23, w8, #0xfffffffc
  414e20:	mov	w1, #0x1                   	// #1
  414e24:	mov	x0, x22
  414e28:	mov	x2, x23
  414e2c:	mov	x3, x19
  414e30:	bl	402620 <fread@plt>
  414e34:	cmp	x0, x23
  414e38:	b.ne	414e9c <ferror@plt+0x1259c>  // b.any
  414e3c:	mov	x1, sp
  414e40:	mov	x0, xzr
  414e44:	mov	x2, x20
  414e48:	blr	x21
  414e4c:	tbz	w0, #31, 414de8 <ferror@plt+0x124e8>
  414e50:	b	414eb8 <ferror@plt+0x125b8>
  414e54:	adrp	x8, 42b000 <ferror@plt+0x28700>
  414e58:	ldr	x8, [x8, #3984]
  414e5c:	mov	x0, x19
  414e60:	ldr	x20, [x8]
  414e64:	bl	402310 <ftell@plt>
  414e68:	adrp	x1, 41a000 <ferror@plt+0x17700>
  414e6c:	mov	x3, x0
  414e70:	add	x1, x1, #0x77b
  414e74:	mov	x0, x20
  414e78:	mov	w2, w23
  414e7c:	bl	4028c0 <fprintf@plt>
  414e80:	b	414eb4 <ferror@plt+0x125b4>
  414e84:	cbnz	x0, 414e9c <ferror@plt+0x1259c>
  414e88:	mov	x0, x19
  414e8c:	bl	4025a0 <feof@plt>
  414e90:	cbz	w0, 414e9c <ferror@plt+0x1259c>
  414e94:	mov	w0, wzr
  414e98:	b	414eb8 <ferror@plt+0x125b8>
  414e9c:	mov	x0, x19
  414ea0:	bl	402900 <ferror@plt>
  414ea4:	cbnz	w0, 414ed0 <ferror@plt+0x125d0>
  414ea8:	mov	x0, x19
  414eac:	bl	4025a0 <feof@plt>
  414eb0:	cbnz	w0, 414ee0 <ferror@plt+0x125e0>
  414eb4:	mov	w0, #0xffffffff            	// #-1
  414eb8:	add	sp, sp, #0x4, lsl #12
  414ebc:	ldp	x20, x19, [sp, #48]
  414ec0:	ldp	x22, x21, [sp, #32]
  414ec4:	ldp	x28, x23, [sp, #16]
  414ec8:	ldp	x29, x30, [sp], #64
  414ecc:	ret
  414ed0:	adrp	x0, 41a000 <ferror@plt+0x17700>
  414ed4:	add	x0, x0, #0x742
  414ed8:	bl	402280 <perror@plt>
  414edc:	b	414ea8 <ferror@plt+0x125a8>
  414ee0:	adrp	x8, 42b000 <ferror@plt+0x28700>
  414ee4:	ldr	x8, [x8, #3984]
  414ee8:	adrp	x0, 41a000 <ferror@plt+0x17700>
  414eec:	add	x0, x0, #0x758
  414ef0:	mov	w1, #0x22                  	// #34
  414ef4:	ldr	x3, [x8]
  414ef8:	mov	w2, #0x1                   	// #1
  414efc:	bl	4026c0 <fwrite@plt>
  414f00:	b	414eb4 <ferror@plt+0x125b4>
  414f04:	stp	x29, x30, [sp, #-16]!
  414f08:	ldr	w9, [x0]
  414f0c:	mov	x29, sp
  414f10:	add	w9, w9, #0x3
  414f14:	and	x10, x9, #0xfffffffc
  414f18:	add	w9, w10, #0x4
  414f1c:	cmp	w9, w1
  414f20:	b.hi	414f48 <ferror@plt+0x12648>  // b.pmore
  414f24:	mov	w8, wzr
  414f28:	add	x10, x0, x10
  414f2c:	mov	w11, #0x4                   	// #4
  414f30:	strh	w2, [x10, #2]
  414f34:	strh	w11, [x10]
  414f38:	str	w9, [x0]
  414f3c:	mov	w0, w8
  414f40:	ldp	x29, x30, [sp], #16
  414f44:	ret
  414f48:	adrp	x9, 42b000 <ferror@plt+0x28700>
  414f4c:	ldr	x9, [x9, #3984]
  414f50:	mov	w8, w1
  414f54:	adrp	x1, 41a000 <ferror@plt+0x17700>
  414f58:	add	x1, x1, #0x79e
  414f5c:	ldr	x0, [x9]
  414f60:	mov	w2, w8
  414f64:	bl	4028c0 <fprintf@plt>
  414f68:	mov	w8, #0xffffffff            	// #-1
  414f6c:	b	414f3c <ferror@plt+0x1263c>
  414f70:	stp	x29, x30, [sp, #-32]!
  414f74:	stp	x20, x19, [sp, #16]
  414f78:	ldr	w9, [x0]
  414f7c:	add	w10, w4, #0x7
  414f80:	and	w10, w10, #0xfffffffc
  414f84:	mov	x29, sp
  414f88:	add	w9, w9, #0x3
  414f8c:	and	x9, x9, #0xfffffffc
  414f90:	add	w20, w9, w10
  414f94:	cmp	w20, w1
  414f98:	b.hi	414fd8 <ferror@plt+0x126d8>  // b.pmore
  414f9c:	mov	x19, x0
  414fa0:	add	x8, x0, x9
  414fa4:	add	w9, w4, #0x4
  414fa8:	strh	w2, [x8, #2]
  414fac:	strh	w9, [x8]
  414fb0:	cbz	w4, 414fc4 <ferror@plt+0x126c4>
  414fb4:	sxtw	x2, w4
  414fb8:	add	x0, x8, #0x4
  414fbc:	mov	x1, x3
  414fc0:	bl	402220 <memcpy@plt>
  414fc4:	mov	w0, wzr
  414fc8:	str	w20, [x19]
  414fcc:	ldp	x20, x19, [sp, #16]
  414fd0:	ldp	x29, x30, [sp], #32
  414fd4:	ret
  414fd8:	adrp	x9, 42b000 <ferror@plt+0x28700>
  414fdc:	ldr	x9, [x9, #3984]
  414fe0:	mov	w8, w1
  414fe4:	adrp	x1, 41a000 <ferror@plt+0x17700>
  414fe8:	add	x1, x1, #0x79e
  414fec:	ldr	x0, [x9]
  414ff0:	mov	w2, w8
  414ff4:	bl	4028c0 <fprintf@plt>
  414ff8:	mov	w0, #0xffffffff            	// #-1
  414ffc:	b	414fcc <ferror@plt+0x126cc>
  415000:	stp	x29, x30, [sp, #-16]!
  415004:	ldr	w9, [x0]
  415008:	mov	x29, sp
  41500c:	add	w9, w9, #0x3
  415010:	and	x10, x9, #0xfffffffc
  415014:	add	w9, w10, #0x8
  415018:	cmp	w9, w1
  41501c:	b.hi	415048 <ferror@plt+0x12748>  // b.pmore
  415020:	mov	w8, wzr
  415024:	add	x10, x0, x10
  415028:	mov	w11, #0x5                   	// #5
  41502c:	strh	w2, [x10, #2]
  415030:	strh	w11, [x10]
  415034:	strb	w3, [x10, #4]
  415038:	str	w9, [x0]
  41503c:	mov	w0, w8
  415040:	ldp	x29, x30, [sp], #16
  415044:	ret
  415048:	adrp	x9, 42b000 <ferror@plt+0x28700>
  41504c:	ldr	x9, [x9, #3984]
  415050:	mov	w8, w1
  415054:	adrp	x1, 41a000 <ferror@plt+0x17700>
  415058:	add	x1, x1, #0x79e
  41505c:	ldr	x0, [x9]
  415060:	mov	w2, w8
  415064:	bl	4028c0 <fprintf@plt>
  415068:	mov	w8, #0xffffffff            	// #-1
  41506c:	b	41503c <ferror@plt+0x1273c>
  415070:	stp	x29, x30, [sp, #-16]!
  415074:	ldr	w9, [x0]
  415078:	mov	x29, sp
  41507c:	add	w9, w9, #0x3
  415080:	and	x10, x9, #0xfffffffc
  415084:	add	w9, w10, #0x8
  415088:	cmp	w9, w1
  41508c:	b.hi	4150b8 <ferror@plt+0x127b8>  // b.pmore
  415090:	mov	w8, wzr
  415094:	add	x10, x0, x10
  415098:	mov	w11, #0x6                   	// #6
  41509c:	strh	w2, [x10, #2]
  4150a0:	strh	w11, [x10]
  4150a4:	strh	w3, [x10, #4]
  4150a8:	str	w9, [x0]
  4150ac:	mov	w0, w8
  4150b0:	ldp	x29, x30, [sp], #16
  4150b4:	ret
  4150b8:	adrp	x9, 42b000 <ferror@plt+0x28700>
  4150bc:	ldr	x9, [x9, #3984]
  4150c0:	mov	w8, w1
  4150c4:	adrp	x1, 41a000 <ferror@plt+0x17700>
  4150c8:	add	x1, x1, #0x79e
  4150cc:	ldr	x0, [x9]
  4150d0:	mov	w2, w8
  4150d4:	bl	4028c0 <fprintf@plt>
  4150d8:	mov	w8, #0xffffffff            	// #-1
  4150dc:	b	4150ac <ferror@plt+0x127ac>
  4150e0:	stp	x29, x30, [sp, #-16]!
  4150e4:	ldr	w9, [x0]
  4150e8:	mov	x29, sp
  4150ec:	add	w9, w9, #0x3
  4150f0:	and	x10, x9, #0xfffffffc
  4150f4:	add	w9, w10, #0x8
  4150f8:	cmp	w9, w1
  4150fc:	b.hi	415128 <ferror@plt+0x12828>  // b.pmore
  415100:	mov	w8, wzr
  415104:	add	x10, x0, x10
  415108:	mov	w11, #0x8                   	// #8
  41510c:	strh	w2, [x10, #2]
  415110:	strh	w11, [x10]
  415114:	str	w3, [x10, #4]
  415118:	str	w9, [x0]
  41511c:	mov	w0, w8
  415120:	ldp	x29, x30, [sp], #16
  415124:	ret
  415128:	adrp	x9, 42b000 <ferror@plt+0x28700>
  41512c:	ldr	x9, [x9, #3984]
  415130:	mov	w8, w1
  415134:	adrp	x1, 41a000 <ferror@plt+0x17700>
  415138:	add	x1, x1, #0x79e
  41513c:	ldr	x0, [x9]
  415140:	mov	w2, w8
  415144:	bl	4028c0 <fprintf@plt>
  415148:	mov	w8, #0xffffffff            	// #-1
  41514c:	b	41511c <ferror@plt+0x1281c>
  415150:	stp	x29, x30, [sp, #-16]!
  415154:	ldr	w9, [x0]
  415158:	mov	x29, sp
  41515c:	add	w9, w9, #0x3
  415160:	and	x10, x9, #0xfffffffc
  415164:	add	w9, w10, #0xc
  415168:	cmp	w9, w1
  41516c:	b.hi	415198 <ferror@plt+0x12898>  // b.pmore
  415170:	mov	w8, wzr
  415174:	add	x10, x0, x10
  415178:	mov	w11, #0xc                   	// #12
  41517c:	strh	w2, [x10, #2]
  415180:	strh	w11, [x10]
  415184:	stur	x3, [x10, #4]
  415188:	str	w9, [x0]
  41518c:	mov	w0, w8
  415190:	ldp	x29, x30, [sp], #16
  415194:	ret
  415198:	adrp	x9, 42b000 <ferror@plt+0x28700>
  41519c:	ldr	x9, [x9, #3984]
  4151a0:	mov	w8, w1
  4151a4:	adrp	x1, 41a000 <ferror@plt+0x17700>
  4151a8:	add	x1, x1, #0x79e
  4151ac:	ldr	x0, [x9]
  4151b0:	mov	w2, w8
  4151b4:	bl	4028c0 <fprintf@plt>
  4151b8:	mov	w8, #0xffffffff            	// #-1
  4151bc:	b	41518c <ferror@plt+0x1288c>
  4151c0:	stp	x29, x30, [sp, #-64]!
  4151c4:	stp	x20, x19, [sp, #48]
  4151c8:	mov	x19, x0
  4151cc:	mov	x0, x3
  4151d0:	str	x23, [sp, #16]
  4151d4:	stp	x22, x21, [sp, #32]
  4151d8:	mov	x29, sp
  4151dc:	mov	x20, x3
  4151e0:	mov	w21, w2
  4151e4:	mov	w22, w1
  4151e8:	bl	402250 <strlen@plt>
  4151ec:	ldr	w8, [x19]
  4151f0:	add	w9, w0, #0x8
  4151f4:	and	w9, w9, #0xfffffffc
  4151f8:	add	w8, w8, #0x3
  4151fc:	and	x8, x8, #0xfffffffc
  415200:	add	w23, w8, w9
  415204:	cmp	w23, w22
  415208:	b.hi	415250 <ferror@plt+0x12950>  // b.pmore
  41520c:	add	w9, w0, #0x1
  415210:	sxtw	x2, w9
  415214:	add	x8, x19, x8
  415218:	add	w9, w2, #0x4
  41521c:	strh	w21, [x8, #2]
  415220:	strh	w9, [x8]
  415224:	cbz	w2, 415234 <ferror@plt+0x12934>
  415228:	add	x0, x8, #0x4
  41522c:	mov	x1, x20
  415230:	bl	402220 <memcpy@plt>
  415234:	mov	w0, wzr
  415238:	str	w23, [x19]
  41523c:	ldp	x20, x19, [sp, #48]
  415240:	ldp	x22, x21, [sp, #32]
  415244:	ldr	x23, [sp, #16]
  415248:	ldp	x29, x30, [sp], #64
  41524c:	ret
  415250:	adrp	x8, 42b000 <ferror@plt+0x28700>
  415254:	ldr	x8, [x8, #3984]
  415258:	adrp	x1, 41a000 <ferror@plt+0x17700>
  41525c:	add	x1, x1, #0x79e
  415260:	mov	w2, w22
  415264:	ldr	x0, [x8]
  415268:	bl	4028c0 <fprintf@plt>
  41526c:	mov	w0, #0xffffffff            	// #-1
  415270:	b	41523c <ferror@plt+0x1293c>
  415274:	stp	x29, x30, [sp, #-48]!
  415278:	stp	x22, x21, [sp, #16]
  41527c:	stp	x20, x19, [sp, #32]
  415280:	ldr	w9, [x0]
  415284:	add	w10, w3, #0x3
  415288:	and	w22, w10, #0xfffffffc
  41528c:	mov	x29, sp
  415290:	add	w9, w9, #0x3
  415294:	and	w9, w9, #0xfffffffc
  415298:	add	w10, w9, w22
  41529c:	cmp	w10, w1
  4152a0:	b.hi	415308 <ferror@plt+0x12a08>  // b.pmore
  4152a4:	mov	w20, w3
  4152a8:	sxtw	x21, w20
  4152ac:	mov	x19, x0
  4152b0:	add	x0, x0, w9, uxtw
  4152b4:	mov	x1, x2
  4152b8:	mov	x2, x21
  4152bc:	bl	402220 <memcpy@plt>
  4152c0:	ldr	w8, [x19]
  4152c4:	sub	w2, w22, w20
  4152c8:	mov	w1, wzr
  4152cc:	add	w8, w8, #0x3
  4152d0:	and	w8, w8, #0xfffffffc
  4152d4:	add	x8, x19, x8
  4152d8:	add	x0, x8, x21
  4152dc:	bl	402480 <memset@plt>
  4152e0:	ldr	w8, [x19]
  4152e4:	mov	w0, wzr
  4152e8:	add	w8, w8, #0x3
  4152ec:	and	w8, w8, #0xfffffffc
  4152f0:	add	w8, w8, w22
  4152f4:	str	w8, [x19]
  4152f8:	ldp	x20, x19, [sp, #32]
  4152fc:	ldp	x22, x21, [sp, #16]
  415300:	ldp	x29, x30, [sp], #48
  415304:	ret
  415308:	adrp	x9, 42b000 <ferror@plt+0x28700>
  41530c:	ldr	x9, [x9, #3984]
  415310:	mov	w8, w1
  415314:	adrp	x1, 41a000 <ferror@plt+0x17700>
  415318:	add	x1, x1, #0x7cd
  41531c:	ldr	x0, [x9]
  415320:	mov	w2, w8
  415324:	bl	4028c0 <fprintf@plt>
  415328:	mov	w0, #0xffffffff            	// #-1
  41532c:	b	4152f8 <ferror@plt+0x129f8>
  415330:	stp	x29, x30, [sp, #-32]!
  415334:	ldr	w9, [x0]
  415338:	str	x19, [sp, #16]
  41533c:	mov	x29, sp
  415340:	add	w9, w9, #0x3
  415344:	and	w10, w9, #0xfffffffc
  415348:	add	w9, w10, #0x4
  41534c:	cmp	w9, w1
  415350:	add	x19, x0, x10
  415354:	b.hi	415378 <ferror@plt+0x12a78>  // b.pmore
  415358:	mov	w8, #0x4                   	// #4
  41535c:	strh	w2, [x19, #2]
  415360:	strh	w8, [x19]
  415364:	str	w9, [x0]
  415368:	mov	x0, x19
  41536c:	ldr	x19, [sp, #16]
  415370:	ldp	x29, x30, [sp], #32
  415374:	ret
  415378:	adrp	x9, 42b000 <ferror@plt+0x28700>
  41537c:	ldr	x9, [x9, #3984]
  415380:	mov	w8, w1
  415384:	adrp	x1, 41a000 <ferror@plt+0x17700>
  415388:	add	x1, x1, #0x79e
  41538c:	ldr	x0, [x9]
  415390:	mov	w2, w8
  415394:	bl	4028c0 <fprintf@plt>
  415398:	b	415368 <ferror@plt+0x12a68>
  41539c:	ldr	w8, [x0]
  4153a0:	add	w9, w8, #0x3
  4153a4:	and	w9, w9, #0xfffc
  4153a8:	add	w9, w0, w9
  4153ac:	sub	w9, w9, w1
  4153b0:	mov	w0, w8
  4153b4:	strh	w9, [x1]
  4153b8:	ret
  4153bc:	stp	x29, x30, [sp, #-64]!
  4153c0:	stp	x22, x21, [sp, #32]
  4153c4:	stp	x20, x19, [sp, #48]
  4153c8:	ldr	w8, [x0]
  4153cc:	add	w9, w4, #0x7
  4153d0:	and	w9, w9, #0xfffffffc
  4153d4:	str	x23, [sp, #16]
  4153d8:	add	w8, w8, #0x3
  4153dc:	and	w8, w8, #0xfffffffc
  4153e0:	add	w23, w8, w9
  4153e4:	mov	w20, w2
  4153e8:	mov	w22, w1
  4153ec:	mov	x21, x0
  4153f0:	cmp	w23, w1
  4153f4:	add	x19, x0, x8
  4153f8:	mov	x29, sp
  4153fc:	b.hi	415464 <ferror@plt+0x12b64>  // b.pmore
  415400:	add	w8, w4, #0x4
  415404:	strh	w20, [x19, #2]
  415408:	strh	w8, [x19]
  41540c:	cbz	w4, 415420 <ferror@plt+0x12b20>
  415410:	sxtw	x2, w4
  415414:	add	x0, x19, #0x4
  415418:	mov	x1, x3
  41541c:	bl	402220 <memcpy@plt>
  415420:	str	w23, [x21]
  415424:	add	w8, w23, #0x3
  415428:	and	w9, w8, #0xfffffffc
  41542c:	add	w8, w9, #0x4
  415430:	cmp	w8, w22
  415434:	b.hi	415488 <ferror@plt+0x12b88>  // b.pmore
  415438:	add	x9, x21, x9
  41543c:	mov	w10, #0x4                   	// #4
  415440:	strh	w20, [x9, #2]
  415444:	strh	w10, [x9]
  415448:	str	w8, [x21]
  41544c:	mov	x0, x19
  415450:	ldp	x20, x19, [sp, #48]
  415454:	ldp	x22, x21, [sp, #32]
  415458:	ldr	x23, [sp, #16]
  41545c:	ldp	x29, x30, [sp], #64
  415460:	ret
  415464:	adrp	x8, 42b000 <ferror@plt+0x28700>
  415468:	ldr	x8, [x8, #3984]
  41546c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  415470:	add	x1, x1, #0x79e
  415474:	mov	w2, w22
  415478:	ldr	x0, [x8]
  41547c:	bl	4028c0 <fprintf@plt>
  415480:	ldr	w23, [x21]
  415484:	b	415424 <ferror@plt+0x12b24>
  415488:	adrp	x8, 42b000 <ferror@plt+0x28700>
  41548c:	ldr	x8, [x8, #3984]
  415490:	adrp	x1, 41a000 <ferror@plt+0x17700>
  415494:	add	x1, x1, #0x79e
  415498:	mov	w2, w22
  41549c:	ldr	x0, [x8]
  4154a0:	bl	4028c0 <fprintf@plt>
  4154a4:	b	41544c <ferror@plt+0x12b4c>
  4154a8:	ldrh	w9, [x1]
  4154ac:	ldr	w8, [x0]
  4154b0:	add	w9, w9, #0x3
  4154b4:	add	w10, w8, #0x3
  4154b8:	and	x9, x9, #0x1fffc
  4154bc:	and	w10, w10, #0xfffffffc
  4154c0:	add	x9, x1, x9
  4154c4:	add	w10, w0, w10
  4154c8:	sub	w11, w10, w1
  4154cc:	sub	w10, w10, w9
  4154d0:	mov	w0, w8
  4154d4:	strh	w11, [x1]
  4154d8:	strh	w10, [x9]
  4154dc:	ret
  4154e0:	stp	x29, x30, [sp, #-16]!
  4154e4:	ldrh	w9, [x0]
  4154e8:	mov	x29, sp
  4154ec:	add	w9, w9, #0x3
  4154f0:	and	x9, x9, #0x1fffc
  4154f4:	add	w10, w9, #0x8
  4154f8:	cmp	w10, w1
  4154fc:	b.hi	415534 <ferror@plt+0x12c34>  // b.pmore
  415500:	add	x9, x0, x9
  415504:	mov	w10, #0x8                   	// #8
  415508:	strh	w2, [x9, #2]
  41550c:	strh	w10, [x9]
  415510:	str	w3, [x9, #4]
  415514:	ldrh	w9, [x0]
  415518:	mov	w8, wzr
  41551c:	add	w9, w9, #0xb
  415520:	and	w9, w9, #0xfffc
  415524:	strh	w9, [x0]
  415528:	mov	w0, w8
  41552c:	ldp	x29, x30, [sp], #16
  415530:	ret
  415534:	adrp	x9, 42b000 <ferror@plt+0x28700>
  415538:	ldr	x9, [x9, #3984]
  41553c:	mov	w8, w1
  415540:	adrp	x1, 41a000 <ferror@plt+0x17700>
  415544:	add	x1, x1, #0x7fb
  415548:	ldr	x0, [x9]
  41554c:	mov	w2, w8
  415550:	bl	4028c0 <fprintf@plt>
  415554:	mov	w8, #0xffffffff            	// #-1
  415558:	b	415528 <ferror@plt+0x12c28>
  41555c:	stp	x29, x30, [sp, #-32]!
  415560:	stp	x20, x19, [sp, #16]
  415564:	ldrh	w9, [x0]
  415568:	add	w10, w4, #0x7
  41556c:	and	w20, w10, #0xfffffffc
  415570:	mov	x29, sp
  415574:	add	w9, w9, #0x3
  415578:	and	x9, x9, #0x1fffc
  41557c:	add	w10, w9, w20
  415580:	cmp	w10, w1
  415584:	b.hi	4155d4 <ferror@plt+0x12cd4>  // b.pmore
  415588:	mov	x19, x0
  41558c:	add	x8, x0, x9
  415590:	add	w9, w4, #0x4
  415594:	strh	w2, [x8, #2]
  415598:	strh	w9, [x8]
  41559c:	cbz	w4, 4155b0 <ferror@plt+0x12cb0>
  4155a0:	sxtw	x2, w4
  4155a4:	add	x0, x8, #0x4
  4155a8:	mov	x1, x3
  4155ac:	bl	402220 <memcpy@plt>
  4155b0:	ldrh	w8, [x19]
  4155b4:	mov	w0, wzr
  4155b8:	add	w8, w8, #0x3
  4155bc:	and	w8, w8, #0xfffc
  4155c0:	add	w8, w8, w20
  4155c4:	strh	w8, [x19]
  4155c8:	ldp	x20, x19, [sp, #16]
  4155cc:	ldp	x29, x30, [sp], #32
  4155d0:	ret
  4155d4:	adrp	x9, 42b000 <ferror@plt+0x28700>
  4155d8:	ldr	x9, [x9, #3984]
  4155dc:	mov	w8, w1
  4155e0:	adrp	x1, 41a000 <ferror@plt+0x17700>
  4155e4:	add	x1, x1, #0x830
  4155e8:	ldr	x0, [x9]
  4155ec:	mov	w2, w8
  4155f0:	bl	4028c0 <fprintf@plt>
  4155f4:	mov	w0, #0xffffffff            	// #-1
  4155f8:	b	4155c8 <ferror@plt+0x12cc8>
  4155fc:	stp	x29, x30, [sp, #-16]!
  415600:	ldrh	w9, [x0]
  415604:	mov	x29, sp
  415608:	add	w9, w9, #0x3
  41560c:	and	x9, x9, #0x1fffc
  415610:	add	w10, w9, #0x8
  415614:	cmp	w10, w1
  415618:	b.hi	415650 <ferror@plt+0x12d50>  // b.pmore
  41561c:	add	x9, x0, x9
  415620:	mov	w10, #0x5                   	// #5
  415624:	strh	w2, [x9, #2]
  415628:	strh	w10, [x9]
  41562c:	strb	w3, [x9, #4]
  415630:	ldrh	w9, [x0]
  415634:	mov	w8, wzr
  415638:	add	w9, w9, #0xb
  41563c:	and	w9, w9, #0xfffc
  415640:	strh	w9, [x0]
  415644:	mov	w0, w8
  415648:	ldp	x29, x30, [sp], #16
  41564c:	ret
  415650:	adrp	x9, 42b000 <ferror@plt+0x28700>
  415654:	ldr	x9, [x9, #3984]
  415658:	mov	w8, w1
  41565c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  415660:	add	x1, x1, #0x830
  415664:	ldr	x0, [x9]
  415668:	mov	w2, w8
  41566c:	bl	4028c0 <fprintf@plt>
  415670:	mov	w8, #0xffffffff            	// #-1
  415674:	b	415644 <ferror@plt+0x12d44>
  415678:	stp	x29, x30, [sp, #-16]!
  41567c:	ldrh	w9, [x0]
  415680:	mov	x29, sp
  415684:	add	w9, w9, #0x3
  415688:	and	x9, x9, #0x1fffc
  41568c:	add	w10, w9, #0x8
  415690:	cmp	w10, w1
  415694:	b.hi	4156cc <ferror@plt+0x12dcc>  // b.pmore
  415698:	add	x9, x0, x9
  41569c:	mov	w10, #0x6                   	// #6
  4156a0:	strh	w2, [x9, #2]
  4156a4:	strh	w10, [x9]
  4156a8:	strh	w3, [x9, #4]
  4156ac:	ldrh	w9, [x0]
  4156b0:	mov	w8, wzr
  4156b4:	add	w9, w9, #0xb
  4156b8:	and	w9, w9, #0xfffc
  4156bc:	strh	w9, [x0]
  4156c0:	mov	w0, w8
  4156c4:	ldp	x29, x30, [sp], #16
  4156c8:	ret
  4156cc:	adrp	x9, 42b000 <ferror@plt+0x28700>
  4156d0:	ldr	x9, [x9, #3984]
  4156d4:	mov	w8, w1
  4156d8:	adrp	x1, 41a000 <ferror@plt+0x17700>
  4156dc:	add	x1, x1, #0x830
  4156e0:	ldr	x0, [x9]
  4156e4:	mov	w2, w8
  4156e8:	bl	4028c0 <fprintf@plt>
  4156ec:	mov	w8, #0xffffffff            	// #-1
  4156f0:	b	4156c0 <ferror@plt+0x12dc0>
  4156f4:	stp	x29, x30, [sp, #-16]!
  4156f8:	ldrh	w9, [x0]
  4156fc:	mov	x29, sp
  415700:	add	w9, w9, #0x3
  415704:	and	x9, x9, #0x1fffc
  415708:	add	w10, w9, #0xc
  41570c:	cmp	w10, w1
  415710:	b.hi	415748 <ferror@plt+0x12e48>  // b.pmore
  415714:	add	x9, x0, x9
  415718:	mov	w10, #0xc                   	// #12
  41571c:	strh	w2, [x9, #2]
  415720:	strh	w10, [x9]
  415724:	stur	x3, [x9, #4]
  415728:	ldrh	w9, [x0]
  41572c:	mov	w8, wzr
  415730:	add	w9, w9, #0xf
  415734:	and	w9, w9, #0xfffc
  415738:	strh	w9, [x0]
  41573c:	mov	w0, w8
  415740:	ldp	x29, x30, [sp], #16
  415744:	ret
  415748:	adrp	x9, 42b000 <ferror@plt+0x28700>
  41574c:	ldr	x9, [x9, #3984]
  415750:	mov	w8, w1
  415754:	adrp	x1, 41a000 <ferror@plt+0x17700>
  415758:	add	x1, x1, #0x830
  41575c:	ldr	x0, [x9]
  415760:	mov	w2, w8
  415764:	bl	4028c0 <fprintf@plt>
  415768:	mov	w8, #0xffffffff            	// #-1
  41576c:	b	41573c <ferror@plt+0x12e3c>
  415770:	stp	x29, x30, [sp, #-32]!
  415774:	ldrh	w9, [x0]
  415778:	str	x19, [sp, #16]
  41577c:	mov	x29, sp
  415780:	add	w9, w9, #0x3
  415784:	and	x9, x9, #0x1fffc
  415788:	add	w10, w9, #0x4
  41578c:	cmp	w10, w1
  415790:	add	x19, x0, x9
  415794:	b.hi	4157d0 <ferror@plt+0x12ed0>  // b.pmore
  415798:	mov	w8, #0x4                   	// #4
  41579c:	strh	w2, [x19, #2]
  4157a0:	strh	w8, [x19]
  4157a4:	ldrh	w8, [x0]
  4157a8:	add	w8, w8, #0x7
  4157ac:	and	w8, w8, #0xfffc
  4157b0:	strh	w8, [x0]
  4157b4:	ldrh	w8, [x19, #2]
  4157b8:	mov	x0, x19
  4157bc:	orr	w8, w8, #0x8000
  4157c0:	strh	w8, [x19, #2]
  4157c4:	ldr	x19, [sp, #16]
  4157c8:	ldp	x29, x30, [sp], #32
  4157cc:	ret
  4157d0:	adrp	x9, 42b000 <ferror@plt+0x28700>
  4157d4:	ldr	x9, [x9, #3984]
  4157d8:	mov	w8, w1
  4157dc:	adrp	x1, 41a000 <ferror@plt+0x17700>
  4157e0:	add	x1, x1, #0x830
  4157e4:	ldr	x0, [x9]
  4157e8:	mov	w2, w8
  4157ec:	bl	4028c0 <fprintf@plt>
  4157f0:	b	4157b4 <ferror@plt+0x12eb4>
  4157f4:	ldrh	w8, [x0]
  4157f8:	add	w8, w8, #0x3
  4157fc:	and	w8, w8, #0xfffc
  415800:	add	w8, w0, w8
  415804:	sub	w8, w8, w1
  415808:	strh	w8, [x1]
  41580c:	ldrh	w0, [x0]
  415810:	ret
  415814:	stp	x29, x30, [sp, #-48]!
  415818:	add	w8, w1, #0x1
  41581c:	stp	x22, x21, [sp, #16]
  415820:	stp	x20, x19, [sp, #32]
  415824:	mov	x20, x2
  415828:	mov	w21, w1
  41582c:	sbfiz	x2, x8, #3, #32
  415830:	mov	w1, wzr
  415834:	mov	x29, sp
  415838:	mov	w19, w3
  41583c:	mov	x22, x0
  415840:	bl	402480 <memset@plt>
  415844:	cmp	w19, #0x4
  415848:	b.ge	41589c <ferror@plt+0x12f9c>  // b.tcont
  41584c:	cbz	w19, 415870 <ferror@plt+0x12f70>
  415850:	ldrh	w3, [x20]
  415854:	adrp	x8, 42b000 <ferror@plt+0x28700>
  415858:	ldr	x8, [x8, #3984]
  41585c:	adrp	x1, 41a000 <ferror@plt+0x17700>
  415860:	add	x1, x1, #0x865
  415864:	mov	w2, w19
  415868:	ldr	x0, [x8]
  41586c:	bl	4028c0 <fprintf@plt>
  415870:	ldp	x20, x19, [sp, #32]
  415874:	ldp	x22, x21, [sp, #16]
  415878:	mov	w0, wzr
  41587c:	ldp	x29, x30, [sp], #48
  415880:	ret
  415884:	add	w8, w3, #0x3
  415888:	and	x8, x8, #0x1fffc
  41588c:	sub	w19, w19, w8
  415890:	cmp	w19, #0x3
  415894:	add	x20, x20, x8
  415898:	b.le	41584c <ferror@plt+0x12f4c>
  41589c:	ldrh	w3, [x20]
  4158a0:	cmp	x3, #0x4
  4158a4:	b.cc	415854 <ferror@plt+0x12f54>  // b.lo, b.ul, b.last
  4158a8:	cmp	w19, w3
  4158ac:	b.lt	415854 <ferror@plt+0x12f54>  // b.tstop
  4158b0:	ldrh	w8, [x20, #2]
  4158b4:	cmp	w8, w21
  4158b8:	b.gt	415884 <ferror@plt+0x12f84>
  4158bc:	ldr	x9, [x22, x8, lsl #3]
  4158c0:	cbnz	x9, 415884 <ferror@plt+0x12f84>
  4158c4:	str	x20, [x22, x8, lsl #3]
  4158c8:	b	415884 <ferror@plt+0x12f84>
  4158cc:	stp	x29, x30, [sp, #-64]!
  4158d0:	add	w8, w1, #0x1
  4158d4:	stp	x22, x21, [sp, #32]
  4158d8:	stp	x20, x19, [sp, #48]
  4158dc:	mov	x20, x2
  4158e0:	mov	w21, w1
  4158e4:	sbfiz	x2, x8, #3, #32
  4158e8:	mov	w1, wzr
  4158ec:	str	x23, [sp, #16]
  4158f0:	mov	x29, sp
  4158f4:	mov	w23, w4
  4158f8:	mov	w19, w3
  4158fc:	mov	x22, x0
  415900:	bl	402480 <memset@plt>
  415904:	cmp	w19, #0x4
  415908:	b.lt	415964 <ferror@plt+0x13064>  // b.tstop
  41590c:	mvn	w8, w23
  415910:	b	41592c <ferror@plt+0x1302c>
  415914:	add	w9, w3, #0x3
  415918:	and	x9, x9, #0x1fffc
  41591c:	sub	w19, w19, w9
  415920:	cmp	w19, #0x3
  415924:	add	x20, x20, x9
  415928:	b.le	415964 <ferror@plt+0x13064>
  41592c:	ldrh	w3, [x20]
  415930:	cmp	x3, #0x4
  415934:	b.cc	41596c <ferror@plt+0x1306c>  // b.lo, b.ul, b.last
  415938:	cmp	w19, w3
  41593c:	b.lt	41596c <ferror@plt+0x1306c>  // b.tstop
  415940:	ldrh	w9, [x20, #2]
  415944:	and	w9, w9, w8
  415948:	cmp	w21, w9, uxth
  41594c:	b.lt	415914 <ferror@plt+0x13014>  // b.tstop
  415950:	and	x9, x9, #0xffff
  415954:	ldr	x10, [x22, x9, lsl #3]
  415958:	cbnz	x10, 415914 <ferror@plt+0x13014>
  41595c:	str	x20, [x22, x9, lsl #3]
  415960:	b	415914 <ferror@plt+0x13014>
  415964:	cbz	w19, 415988 <ferror@plt+0x13088>
  415968:	ldrh	w3, [x20]
  41596c:	adrp	x8, 42b000 <ferror@plt+0x28700>
  415970:	ldr	x8, [x8, #3984]
  415974:	adrp	x1, 41a000 <ferror@plt+0x17700>
  415978:	add	x1, x1, #0x865
  41597c:	mov	w2, w19
  415980:	ldr	x0, [x8]
  415984:	bl	4028c0 <fprintf@plt>
  415988:	ldp	x20, x19, [sp, #48]
  41598c:	ldp	x22, x21, [sp, #32]
  415990:	ldr	x23, [sp, #16]
  415994:	mov	w0, wzr
  415998:	ldp	x29, x30, [sp], #64
  41599c:	ret
  4159a0:	stp	x29, x30, [sp, #-16]!
  4159a4:	cmp	w2, #0x4
  4159a8:	mov	x29, sp
  4159ac:	b.lt	4159e8 <ferror@plt+0x130e8>  // b.tstop
  4159b0:	ldrh	w3, [x1]
  4159b4:	cmp	x3, #0x4
  4159b8:	b.cc	4159f0 <ferror@plt+0x130f0>  // b.lo, b.ul, b.last
  4159bc:	cmp	w2, w3
  4159c0:	b.lt	4159f0 <ferror@plt+0x130f0>  // b.tstop
  4159c4:	ldrh	w8, [x1, #2]
  4159c8:	cmp	w8, w0
  4159cc:	b.eq	415a0c <ferror@plt+0x1310c>  // b.none
  4159d0:	add	w8, w3, #0x3
  4159d4:	and	x8, x8, #0x1fffc
  4159d8:	sub	w2, w2, w8
  4159dc:	cmp	w2, #0x3
  4159e0:	add	x1, x1, x8
  4159e4:	b.gt	4159b0 <ferror@plt+0x130b0>
  4159e8:	cbz	w2, 415a08 <ferror@plt+0x13108>
  4159ec:	ldrh	w3, [x1]
  4159f0:	adrp	x8, 42b000 <ferror@plt+0x28700>
  4159f4:	ldr	x8, [x8, #3984]
  4159f8:	adrp	x1, 41a000 <ferror@plt+0x17700>
  4159fc:	add	x1, x1, #0x865
  415a00:	ldr	x0, [x8]
  415a04:	bl	4028c0 <fprintf@plt>
  415a08:	mov	x1, xzr
  415a0c:	mov	x0, x1
  415a10:	ldp	x29, x30, [sp], #16
  415a14:	ret
  415a18:	stp	x29, x30, [sp, #-64]!
  415a1c:	stp	x22, x21, [sp, #32]
  415a20:	stp	x20, x19, [sp, #48]
  415a24:	ldrh	w8, [x2]
  415a28:	str	x23, [sp, #16]
  415a2c:	mov	x29, sp
  415a30:	sub	x8, x8, #0x4
  415a34:	cmp	x8, w3, sxtw
  415a38:	b.cs	415a44 <ferror@plt+0x13144>  // b.hs, b.nlast
  415a3c:	mov	w0, #0xffffffff            	// #-1
  415a40:	b	415acc <ferror@plt+0x131cc>
  415a44:	add	w9, w3, #0x3
  415a48:	and	x9, x9, #0xfffffffc
  415a4c:	add	x10, x9, #0x4
  415a50:	mov	w20, w1
  415a54:	mov	x21, x0
  415a58:	cmp	x8, x10
  415a5c:	b.cs	415a78 <ferror@plt+0x13178>  // b.hs, b.nlast
  415a60:	add	w8, w20, #0x1
  415a64:	sbfiz	x2, x8, #3, #32
  415a68:	mov	x0, x21
  415a6c:	mov	w1, wzr
  415a70:	bl	402480 <memset@plt>
  415a74:	b	415ac8 <ferror@plt+0x131c8>
  415a78:	add	x8, x2, x9
  415a7c:	ldrh	w23, [x8, #4]
  415a80:	add	w9, w20, #0x1
  415a84:	sbfiz	x2, x9, #3, #32
  415a88:	mov	x0, x21
  415a8c:	mov	w1, wzr
  415a90:	add	x22, x8, #0x8
  415a94:	sub	w19, w23, #0x4
  415a98:	bl	402480 <memset@plt>
  415a9c:	cmp	w23, #0x8
  415aa0:	b.cs	415af8 <ferror@plt+0x131f8>  // b.hs, b.nlast
  415aa4:	cbz	w19, 415ac8 <ferror@plt+0x131c8>
  415aa8:	ldrh	w3, [x22]
  415aac:	adrp	x8, 42b000 <ferror@plt+0x28700>
  415ab0:	ldr	x8, [x8, #3984]
  415ab4:	adrp	x1, 41a000 <ferror@plt+0x17700>
  415ab8:	add	x1, x1, #0x865
  415abc:	mov	w2, w19
  415ac0:	ldr	x0, [x8]
  415ac4:	bl	4028c0 <fprintf@plt>
  415ac8:	mov	w0, wzr
  415acc:	ldp	x20, x19, [sp, #48]
  415ad0:	ldp	x22, x21, [sp, #32]
  415ad4:	ldr	x23, [sp, #16]
  415ad8:	ldp	x29, x30, [sp], #64
  415adc:	ret
  415ae0:	add	w8, w3, #0x3
  415ae4:	and	x8, x8, #0x1fffc
  415ae8:	sub	w19, w19, w8
  415aec:	cmp	w19, #0x3
  415af0:	add	x22, x22, x8
  415af4:	b.le	415aa4 <ferror@plt+0x131a4>
  415af8:	ldrh	w3, [x22]
  415afc:	cmp	x3, #0x4
  415b00:	b.cc	415aac <ferror@plt+0x131ac>  // b.lo, b.ul, b.last
  415b04:	cmp	w19, w3
  415b08:	b.lt	415aac <ferror@plt+0x131ac>  // b.tstop
  415b0c:	ldrh	w8, [x22, #2]
  415b10:	cmp	w8, w20
  415b14:	b.gt	415ae0 <ferror@plt+0x131e0>
  415b18:	ldr	x9, [x21, x8, lsl #3]
  415b1c:	cbnz	x9, 415ae0 <ferror@plt+0x131e0>
  415b20:	str	x22, [x21, x8, lsl #3]
  415b24:	b	415ae0 <ferror@plt+0x131e0>
  415b28:	stp	x29, x30, [sp, #-64]!
  415b2c:	stp	x24, x23, [sp, #16]
  415b30:	stp	x22, x21, [sp, #32]
  415b34:	stp	x20, x19, [sp, #48]
  415b38:	ldr	x24, [x1, #16]
  415b3c:	mov	x19, x2
  415b40:	mov	w2, #0x22                  	// #34
  415b44:	mov	x29, sp
  415b48:	mov	x21, x1
  415b4c:	mov	w22, w0
  415b50:	stp	xzr, xzr, [x24]
  415b54:	bl	415bec <ferror@plt+0x132ec>
  415b58:	mov	w20, w0
  415b5c:	tbnz	w0, #31, 415bac <ferror@plt+0x132ac>
  415b60:	cmp	w20, #0x8, lsl #12
  415b64:	mov	w8, #0x8000                	// #32768
  415b68:	csel	w20, w20, w8, gt
  415b6c:	mov	x0, x20
  415b70:	bl	402400 <malloc@plt>
  415b74:	cbz	x0, 415bc4 <ferror@plt+0x132c4>
  415b78:	mov	x23, x0
  415b7c:	stp	x0, x20, [x24]
  415b80:	mov	w0, w22
  415b84:	mov	x1, x21
  415b88:	mov	w2, wzr
  415b8c:	bl	415bec <ferror@plt+0x132ec>
  415b90:	mov	w20, w0
  415b94:	tbnz	w0, #31, 415ba4 <ferror@plt+0x132a4>
  415b98:	cbz	x19, 415ba4 <ferror@plt+0x132a4>
  415b9c:	str	x23, [x19]
  415ba0:	b	415bac <ferror@plt+0x132ac>
  415ba4:	mov	x0, x23
  415ba8:	bl	402650 <free@plt>
  415bac:	mov	w0, w20
  415bb0:	ldp	x20, x19, [sp, #48]
  415bb4:	ldp	x22, x21, [sp, #32]
  415bb8:	ldp	x24, x23, [sp, #16]
  415bbc:	ldp	x29, x30, [sp], #64
  415bc0:	ret
  415bc4:	adrp	x8, 42b000 <ferror@plt+0x28700>
  415bc8:	ldr	x8, [x8, #3984]
  415bcc:	adrp	x0, 41a000 <ferror@plt+0x17700>
  415bd0:	add	x0, x0, #0x8af
  415bd4:	mov	w1, #0x20                  	// #32
  415bd8:	ldr	x3, [x8]
  415bdc:	mov	w2, #0x1                   	// #1
  415be0:	bl	4026c0 <fwrite@plt>
  415be4:	mov	w20, #0xfffffff4            	// #-12
  415be8:	b	415bac <ferror@plt+0x132ac>
  415bec:	stp	x29, x30, [sp, #-48]!
  415bf0:	stp	x22, x21, [sp, #16]
  415bf4:	stp	x20, x19, [sp, #32]
  415bf8:	mov	x29, sp
  415bfc:	mov	w20, w2
  415c00:	mov	x21, x1
  415c04:	mov	w22, w0
  415c08:	bl	402230 <recvmsg@plt>
  415c0c:	tbnz	w0, #31, 415c3c <ferror@plt+0x1333c>
  415c10:	cbnz	w0, 415ca0 <ferror@plt+0x133a0>
  415c14:	adrp	x8, 42b000 <ferror@plt+0x28700>
  415c18:	ldr	x8, [x8, #3984]
  415c1c:	adrp	x0, 41a000 <ferror@plt+0x17700>
  415c20:	add	x0, x0, #0x6ba
  415c24:	mov	w1, #0xf                   	// #15
  415c28:	ldr	x3, [x8]
  415c2c:	mov	w2, #0x1                   	// #1
  415c30:	bl	4026c0 <fwrite@plt>
  415c34:	mov	w0, #0xffffffc3            	// #-61
  415c38:	b	415ca0 <ferror@plt+0x133a0>
  415c3c:	bl	402860 <__errno_location@plt>
  415c40:	mov	x19, x0
  415c44:	b	415c5c <ferror@plt+0x1335c>
  415c48:	mov	w0, w22
  415c4c:	mov	x1, x21
  415c50:	mov	w2, w20
  415c54:	bl	402230 <recvmsg@plt>
  415c58:	tbz	w0, #31, 415c10 <ferror@plt+0x13310>
  415c5c:	ldr	w0, [x19]
  415c60:	cmp	w0, #0xb
  415c64:	b.eq	415c48 <ferror@plt+0x13348>  // b.none
  415c68:	cmp	w0, #0x4
  415c6c:	b.eq	415c48 <ferror@plt+0x13348>  // b.none
  415c70:	adrp	x8, 42b000 <ferror@plt+0x28700>
  415c74:	ldr	x8, [x8, #3984]
  415c78:	ldr	x20, [x8]
  415c7c:	bl	402530 <strerror@plt>
  415c80:	ldr	w3, [x19]
  415c84:	adrp	x1, 41a000 <ferror@plt+0x17700>
  415c88:	mov	x2, x0
  415c8c:	add	x1, x1, #0x69b
  415c90:	mov	x0, x20
  415c94:	bl	4028c0 <fprintf@plt>
  415c98:	ldr	w8, [x19]
  415c9c:	neg	w0, w8
  415ca0:	ldp	x20, x19, [sp, #32]
  415ca4:	ldp	x22, x21, [sp, #16]
  415ca8:	ldp	x29, x30, [sp], #48
  415cac:	ret
  415cb0:	stp	x29, x30, [sp, #-64]!
  415cb4:	mov	x29, sp
  415cb8:	stp	x19, x20, [sp, #16]
  415cbc:	adrp	x20, 42b000 <ferror@plt+0x28700>
  415cc0:	add	x20, x20, #0x9d0
  415cc4:	stp	x21, x22, [sp, #32]
  415cc8:	adrp	x21, 42b000 <ferror@plt+0x28700>
  415ccc:	add	x21, x21, #0x9c8
  415cd0:	sub	x20, x20, x21
  415cd4:	mov	w22, w0
  415cd8:	stp	x23, x24, [sp, #48]
  415cdc:	mov	x23, x1
  415ce0:	mov	x24, x2
  415ce4:	bl	4021e8 <memcpy@plt-0x38>
  415ce8:	cmp	xzr, x20, asr #3
  415cec:	b.eq	415d18 <ferror@plt+0x13418>  // b.none
  415cf0:	asr	x20, x20, #3
  415cf4:	mov	x19, #0x0                   	// #0
  415cf8:	ldr	x3, [x21, x19, lsl #3]
  415cfc:	mov	x2, x24
  415d00:	add	x19, x19, #0x1
  415d04:	mov	x1, x23
  415d08:	mov	w0, w22
  415d0c:	blr	x3
  415d10:	cmp	x20, x19
  415d14:	b.ne	415cf8 <ferror@plt+0x133f8>  // b.any
  415d18:	ldp	x19, x20, [sp, #16]
  415d1c:	ldp	x21, x22, [sp, #32]
  415d20:	ldp	x23, x24, [sp, #48]
  415d24:	ldp	x29, x30, [sp], #64
  415d28:	ret
  415d2c:	nop
  415d30:	ret

Disassembly of section .fini:

0000000000415d34 <.fini>:
  415d34:	stp	x29, x30, [sp, #-16]!
  415d38:	mov	x29, sp
  415d3c:	ldp	x29, x30, [sp], #16
  415d40:	ret
