/* Generated by Yosys 0.33 (git sha1 2584903a060) */

module rra(clk, rst, req3, req2, req1, req0, gnt3, gnt2, gnt1, gnt0);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  input clk;
  wire clk;
  output gnt0;
  wire gnt0;
  output gnt1;
  wire gnt1;
  output gnt2;
  wire gnt2;
  output gnt3;
  wire gnt3;
  reg lgnt0;
  reg lgnt1;
  reg lgnt2;
  reg lgnt3;
  wire lmask0;
  wire lmask1;
  wire mask_enable;
  input req0;
  wire req0;
  input req1;
  wire req1;
  input req2;
  wire req2;
  input req3;
  wire req3;
  input rst;
  wire rst;
  assign _00_ = ~(lgnt3 & req3);
  assign _01_ = lgnt2 & req2;
  assign _02_ = _00_ & ~(_01_);
  assign _03_ = lgnt1 & req1;
  assign _04_ = _02_ & ~(_03_);
  assign _05_ = lgnt0 & req0;
  assign _06_ = _04_ & ~(_05_);
  assign _07_ = req3 | ~(_06_);
  assign _08_ = _07_ | req2;
  assign _09_ = _08_ | req1;
  assign _10_ = req0 & ~(_09_);
  assign _11_ = lgnt0 & ~(_06_);
  assign _20_ = _11_ | _10_;
  assign _21_ = _06_ ? req1 : lgnt1;
  assign _12_ = ~req1;
  assign _13_ = ~(_06_ & req2);
  assign _14_ = _12_ & ~(_13_);
  assign _15_ = lgnt2 & ~(_06_);
  assign _22_ = _15_ | _14_;
  assign _16_ = ~(_06_ & req3);
  assign _17_ = _16_ | req2;
  assign _18_ = _12_ & ~(_17_);
  assign _19_ = lgnt3 & ~(_06_);
  assign _23_ = _19_ | _18_;
  always @(posedge clk)
    if (rst) lgnt1 <= 1'h0;
    else lgnt1 <= _21_;
  always @(posedge clk)
    if (rst) lgnt2 <= 1'h0;
    else lgnt2 <= _22_;
  always @(posedge clk)
    if (rst) lgnt3 <= 1'h0;
    else lgnt3 <= _23_;
  always @(posedge clk)
    if (rst) lgnt0 <= 1'h0;
    else lgnt0 <= _20_;
  assign gnt0 = lgnt0;
  assign gnt1 = lgnt1;
  assign gnt2 = lgnt2;
  assign gnt3 = lgnt3;
  assign lmask0 = 1'h0;
  assign lmask1 = 1'h0;
  assign mask_enable = 1'hx;
endmodule
