SeedMemory {
    WordLength              : 64    (bits)
    Addressibility          : 64    (bits)
    AddressLength           : 16    (bits)
    ChannelWidth            : 4     (addresses)
    LatencyMin              : 40    (CPU Cycles)
    LatencyMax              : 100   (CPU Cycles)
}
OccMemory {
    WordLength              : 64    (bits)
    Addressibility          : 64    (bits)
    AddressLength           : 16    (bits)
    ChannelWidth            : 4     (addresses)
    LatencyMin              : 40    (CPU Cycles)
    LatencyMax              : 100   (CPU Cycles)
}
SAIMemory {
    WordLength              : 64    (bits)
    Addressibility          : 64    (bits)
    AddressLength           : 16    (bits)
    ChannelWidth            : 4     (addresses)
    LatencyMin              : 40    (CPU Cycles)
    LatencyMax              : 100   (CPU Cycles)
}
Core {
    FetchUnit {
        SeedReservationStation {
            EntryCount          : 32
            EntryBaseLength     : 64    (bits)
        }
        BufferSize          : 4
    }
    DispatchBuffer {
        EntryCount          : 1
    }
    StoreBuffer {
        EntryCount          : 32
    }
    OccMemBuffer {
        LoadEntryCount      : 4
        PrefetchEntryCount  : 4
    }
    ComputeBuffer {
        EntryCount          : 4
    }
    Prefetcher {
        SuffixDepth         : 5     (base chars)
    }
    Cache {
        Asssociativity      : 4     (ways)
        Tag                 : 40    (bits)
        Index               : 20    (bits)
        Offset              : 4     (bits)
    }
}