/*
 * Copyright (C) 2013-2014 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;

#include "imx6dl.dtsi"


/ {
	model = "PeterSime iHMI board";
	compatible = "fsl,imx6dl-sabresd", "fsl,imx6dl";
};

/ {
	aliases {
		mxcfb0 = &mxcfb1;
	};

	memory {
		reg = <0x10000000 0x40000000>;
	};
	
	leds {
		compatible = "gpio-leds";
        status = "okay";

		dev-led-1 {
            label = "Heartbeat";
			gpios = <&gpio2 0 0>;
            linux,default-trigger = "heartbeat";
            default-state = "on";
		};
        
        dev-led-2 {
            label = "dev-led";
			gpios = <&gpio2 5 0>;
            default-state = "keep";
		};
        
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_usb_vbus: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "usb_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			enable-active-high;
		};
        
        reg_usb_otg_vbus: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 22 0>;
			enable-active-high;
		};

	};


	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB24";
		mode_str ="LDB-XGA";
		default_bpp = <32>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};	

	backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm2 0 50000>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <5>;
	};

};


&cpu0 {
	arm-supply = <&sw1a_reg>;
	soc-supply = <&sw1c_reg>;
};



&ecspi3 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio4 24 0>;
	status = "okay";

	flash: s25fl064 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "spansion,s25sl064p";
		spi-max-frequency = <20000000>;
		reg = <0>;
        
        uboot@400 {
            label = "U-boot";
            reg = <0x400 0x1FFC00>;        
        };
        
        image@200000 {
            label = "Error Image";
            reg = <0x200000 0x400000>;        
        };
        
        ubootenv@0x7F0000 {
            label = "U-boot environment";
            reg = <0x7F0000 0x10000>;        
        };
        
	};
};


&ecspi2 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio5 12 0>;
	pinctrl-names = "default";
	status = "disabled";
};

&ecspi1 {
	fsl,spi-num-chipselects = <3>;
	cs-gpios = <&gpio4 9 0>, 
               <&gpio4 10 0>,
               <&gpio4 11 0>;
	pinctrl-names = "default";
	status = "okay";    
};


&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet_mii_1>;
	phy-mode = "rmii";
	status = "okay";
    
    pinctrl_enet_mii_1: enet-mii-1 {
        fsl,pins = <
            MX6QDL_PAD_ENET_MDIO__ENET_MDIO      0x80000000
            MX6QDL_PAD_ENET_MDC__ENET_MDC        0x80000000
            MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0  0x80000000
            MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1  0x80000000
            MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN    0x80000000
            MX6QDL_PAD_ENET_RX_ER__ENET_RX_ER    0x80000000
            MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0  0x80000000
            MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1  0x80000000
            MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN   0x80000000
            MX6QDL_PAD_GPIO_19__ENET_TX_ER       0x80000000
            MX6QDL_PAD_GPIO_16__ENET_REF_CLK     0x80000000
            MX6QDL_PAD_NANDF_CS0__GPIO6_IO11     0x80000000
        >;
    };
};

#if 0
&gpu {
	pu-supply = <&pu_dummy>; /* ldo-bypass:use pu_dummy if VDDSOC share with VDDPU */
};
#endif

&pwm2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm2_1>;
	status = "okay";
    
    pinctrl_pwm2_1: pwm2grp-1 {
        fsl,pins = <
            MX6QDL_PAD_DISP0_DAT9__PWM2_OUT 0x80000000
            MX6QDL_PAD_DISP0_DAT10__GPIO4_IO31 0x80000000
        >;
    };
};

&uart1 {
	status = "okay";
};


&uart2 {
	status = "okay";
};

&uart3 {
	status = "okay";
};

&ldb {
	status = "okay";
    
            
    lvds-channel@0 {
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0>;
        fsl,data-mapping = "spwg";
        fsl,data-width = <24>;
		crtc = "ipu1-di0";
        primary = <1>;
        status = "okay";

        display-timings {
            native-mode = <&timing0>;
            timing0: XGA {
                clock-frequency = <65000000>;
                hactive = <1024>;
                vactive = <768>;
                hfront-porch = <100>;
                hback-porch = <220>;
                hsync-len = <60>;
                vback-porch = <21>;
                vfront-porch = <17>;
                vsync-len = <10>;
            };                        
        };

         port@0 {                         
            reg = <0>;
         };
    };
};


&dcic2 {
	dcic_id = <1>;
	dcic_mux = "dcic-lvds1";
	status = "okay";
};

&usbh1 {
	vbus-supply = <&reg_usb_vbus>;
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg_1>;
	disable-over-current;
	status = "okay";
    
    pinctrl_usbotg_1: usbotggrp-1 {
        fsl,pins = <
            MX6QDL_PAD_GPIO_1__USB_OTG_ID 0x17059
        >;
    };
};

&usdhc3 {
	status = "okay";
};

&clks {
	fsl,ldb-di0-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
	fsl,ldb-di1-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
};


&gpc {
	fsl,ldo-bypass = <1>;
};

&pxp {
	status = "okay";
};


&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1_2>;
	status = "okay";

    rtc: m41t00@68 {
        compatible = "stm,m41t00"; /* dallas,ds1340*/
        reg = <0x68>;
    };
    
    eeprom: cat24c02@50 {
        compatible = "cat,24c02";
        reg = <0x50>;
        pagesize = <16>;
    };
    
    pinctrl_i2c1_2: i2c1grp-2 {
        fsl,pins = <
            MX6QDL_PAD_CSI0_DAT8__I2C1_SDA 0x4001b851
            MX6QDL_PAD_CSI0_DAT9__I2C1_SCL 0x4001b851
        >;
    };
};


&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2_2>;
	status = "okay";    
    
	pmic: pfuze100@08 {
		compatible = "fsl,pfuze100";
		reg = <0x08>;
        interrupt-parent = <&gpio7>; /* interrupt on GPIO 3
        interrupts = <13 1>; /* 1 = low-to-high edge triggered */
        pinctrl-names = "default";
        pinctrl-0 = <&pmic_interrupt>;
        
        pmic_interrupt: pmic_interrupt0 {
            fsl,pins = <
                MX6QDL_PAD_GPIO_18__GPIO7_IO13 0x130b1
            >;
        };
		
        regulators {
            // VCORE
			sw1a_reg: sw1ab {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

            // VSOC
			sw1c_reg: sw1c {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

            // 3V3
			sw2_reg: sw2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

            // DDR_1V5
			sw3a_reg: sw3a {
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1975000>;
				regulator-boot-on;
				regulator-always-on;
			};

            // unused
			sw3b_reg: sw3b {
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1975000>;
				regulator-boot-on;
				regulator-always-on;
			};

            // 3V15
			sw4_reg: sw4 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

            // BST_5V
			swbst_reg: swbst {
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5150000>;
				regulator-boot-on;
				regulator-always-on;
			};

            // NC
			snvs_reg: vsnvs {
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <3000000>;
			};

            // NC
			vref_reg: vrefddr {
				regulator-boot-on;
				regulator-always-on;
			};

            // RGMII -> unused
			vgen1_reg: vgen1 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
			};

			
            // PCI-E -> unused
			vgen2_reg: vgen2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
			};

            // NC
			vgen3_reg: vgen3 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
			};

            // NC
			vgen4_reg: vgen4 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

            // on for now, to be confirmed
			vgen5_reg: vgen5 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vgen6_reg: vgen6 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};
		};
	};
    
    pinctrl_i2c2_2: i2c2grp-2 {
        fsl,pins = <
            MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b851
            MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b851
        >;
    };
};

#if 0
&i2c3 {
    clock-frequency = <100000>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_i2c3_1>;
    status = "okay";
        
    captouch: ilitek@41 {
        compatible = "ilitek_i2c";
        reg = <0x41>;
    };
    
    pinctrl_i2c3_1: i2c3grp-1 {
        fsl,pins = <
            MX6QDL_PAD_EIM_D17__I2C3_SCL 0x4001b8b1
            MX6QDL_PAD_EIM_D18__I2C3_SDA 0x4001b8b1
        >;
    };
};
#endif


&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1>;

	hog {
		pinctrl_hog_1: hoggrp-1 {
			fsl,pins = <
            // LEDS
                MX6QDL_PAD_NANDF_D0__GPIO2_IO00 0x80000000
                MX6QDL_PAD_NANDF_D5__GPIO2_IO05 0x80000000
            // SPI            
            MX6QDL_PAD_DISP0_DAT17__ECSPI2_MISO 0x10051
            MX6QDL_PAD_DISP0_DAT16__ECSPI2_MOSI 0x10051
            MX6QDL_PAD_DISP0_DAT19__ECSPI2_SCLK 0x10051
            MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12 0x1b051
                        
            MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24 0x80000000
            
            // Touch Control reset
            MX6QDL_PAD_NANDF_RB0__GPIO6_IO10 0x1f0b0
            
            
			>;
		};
	};      
};

    

    
    

    

   
