Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\Emanuel-notebook\Desktop\FPGA proyecto final\2019-02-11\prototipo1\pll_cyclone4e.qsys" --block-symbol-file --output-directory="C:\Users\Emanuel-notebook\Desktop\FPGA proyecto final\2019-02-11\prototipo1\pll_cyclone4e" --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading prototipo1/pll_cyclone4e.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 15.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: pll_cyclone4e.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: pll_cyclone4e.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: pll_cyclone4e.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: pll_cyclone4e.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\Emanuel-notebook\Desktop\FPGA proyecto final\2019-02-11\prototipo1\pll_cyclone4e.qsys" --synthesis=VHDL --output-directory="C:\Users\Emanuel-notebook\Desktop\FPGA proyecto final\2019-02-11\prototipo1\pll_cyclone4e\synthesis" --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading prototipo1/pll_cyclone4e.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 15.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: pll_cyclone4e.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: pll_cyclone4e.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: pll_cyclone4e.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: pll_cyclone4e.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: pll_cyclone4e: Generating pll_cyclone4e "pll_cyclone4e" for QUARTUS_SYNTH
Info: altpll_0: "pll_cyclone4e" instantiated altpll "altpll_0"
Info: rst_controller: "pll_cyclone4e" instantiated altera_reset_controller "rst_controller"
Info: pll_cyclone4e: Done "pll_cyclone4e" with 3 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
