Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Feb 12 16:36:20 2025
| Host         : 102-039 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file stopwatch_3_state_timing_summary_routed.rpt -pb stopwatch_3_state_timing_summary_routed.pb -rpx stopwatch_3_state_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch_3_state
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     99          
LUTAR-1    Warning           LUT drives async reset alert    64          
TIMING-20  Warning           Non-clocked latch               32          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (231)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (258)
5. checking no_input_delay (7)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (231)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: din[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_sig_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_sig_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_sig_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: clk_1hz1/sig_out_i_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_2hz1/sig_out_i_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clk_4hz1/sig_out_i_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (258)
--------------------------------------------------
 There are 258 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.019        0.000                      0                  195        0.258        0.000                      0                  195        4.500        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.019        0.000                      0                  195        0.258        0.000                      0                  195        4.500        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 clk_1hz1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1hz1/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.704ns (15.670%)  route 3.789ns (84.330%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.653     5.415    clk_1hz1/CLK
    SLICE_X53Y43         FDRE                                         r  clk_1hz1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  clk_1hz1/counter_reg[0]/Q
                         net (fo=3, routed)           1.773     7.644    clk_1hz1/counter_reg_n_0_[0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.768 r  clk_1hz1/counter[31]_i_2__0/O
                         net (fo=1, routed)           0.807     8.576    clk_1hz1/counter[31]_i_2__0_n_0
    SLICE_X53Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.700 r  clk_1hz1/counter[31]_i_1__1/O
                         net (fo=33, routed)          1.208     9.908    clk_1hz1/sig_out_i
    SLICE_X52Y48         FDRE                                         r  clk_1hz1/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.480    14.963    clk_1hz1/CLK
    SLICE_X52Y48         FDRE                                         r  clk_1hz1/counter_reg[29]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X52Y48         FDRE (Setup_fdre_C_R)       -0.429    14.927    clk_1hz1/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                          -9.908    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 clk_1hz1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1hz1/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.704ns (15.670%)  route 3.789ns (84.330%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.653     5.415    clk_1hz1/CLK
    SLICE_X53Y43         FDRE                                         r  clk_1hz1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  clk_1hz1/counter_reg[0]/Q
                         net (fo=3, routed)           1.773     7.644    clk_1hz1/counter_reg_n_0_[0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.768 r  clk_1hz1/counter[31]_i_2__0/O
                         net (fo=1, routed)           0.807     8.576    clk_1hz1/counter[31]_i_2__0_n_0
    SLICE_X53Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.700 r  clk_1hz1/counter[31]_i_1__1/O
                         net (fo=33, routed)          1.208     9.908    clk_1hz1/sig_out_i
    SLICE_X52Y48         FDRE                                         r  clk_1hz1/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.480    14.963    clk_1hz1/CLK
    SLICE_X52Y48         FDRE                                         r  clk_1hz1/counter_reg[30]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X52Y48         FDRE (Setup_fdre_C_R)       -0.429    14.927    clk_1hz1/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                          -9.908    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 clk_1hz1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1hz1/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.704ns (15.670%)  route 3.789ns (84.330%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.653     5.415    clk_1hz1/CLK
    SLICE_X53Y43         FDRE                                         r  clk_1hz1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  clk_1hz1/counter_reg[0]/Q
                         net (fo=3, routed)           1.773     7.644    clk_1hz1/counter_reg_n_0_[0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.768 r  clk_1hz1/counter[31]_i_2__0/O
                         net (fo=1, routed)           0.807     8.576    clk_1hz1/counter[31]_i_2__0_n_0
    SLICE_X53Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.700 r  clk_1hz1/counter[31]_i_1__1/O
                         net (fo=33, routed)          1.208     9.908    clk_1hz1/sig_out_i
    SLICE_X52Y48         FDRE                                         r  clk_1hz1/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.480    14.963    clk_1hz1/CLK
    SLICE_X52Y48         FDRE                                         r  clk_1hz1/counter_reg[31]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X52Y48         FDRE (Setup_fdre_C_R)       -0.429    14.927    clk_1hz1/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                          -9.908    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 clk_2hz1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_2hz1/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.994ns (22.422%)  route 3.439ns (77.578%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.665     5.427    clk_2hz1/CLK
    SLICE_X46Y43         FDRE                                         r  clk_2hz1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.518     5.945 r  clk_2hz1/counter_reg[0]/Q
                         net (fo=3, routed)           2.180     8.125    clk_2hz1/counter_reg_n_0_[0]
    SLICE_X46Y43         LUT2 (Prop_lut2_I0_O)        0.148     8.273 r  clk_2hz1/counter[31]_i_2/O
                         net (fo=1, routed)           0.165     8.438    clk_2hz1/counter[31]_i_2_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I0_O)        0.328     8.766 r  clk_2hz1/counter[31]_i_1/O
                         net (fo=33, routed)          1.094     9.860    clk_2hz1/sig_out_i
    SLICE_X47Y46         FDRE                                         r  clk_2hz1/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.491    14.974    clk_2hz1/CLK
    SLICE_X47Y46         FDRE                                         r  clk_2hz1/counter_reg[21]/C
                         clock pessimism              0.428    15.402    
                         clock uncertainty           -0.035    15.367    
    SLICE_X47Y46         FDRE (Setup_fdre_C_R)       -0.429    14.938    clk_2hz1/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.860    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 clk_2hz1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_2hz1/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.994ns (22.422%)  route 3.439ns (77.578%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.665     5.427    clk_2hz1/CLK
    SLICE_X46Y43         FDRE                                         r  clk_2hz1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.518     5.945 r  clk_2hz1/counter_reg[0]/Q
                         net (fo=3, routed)           2.180     8.125    clk_2hz1/counter_reg_n_0_[0]
    SLICE_X46Y43         LUT2 (Prop_lut2_I0_O)        0.148     8.273 r  clk_2hz1/counter[31]_i_2/O
                         net (fo=1, routed)           0.165     8.438    clk_2hz1/counter[31]_i_2_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I0_O)        0.328     8.766 r  clk_2hz1/counter[31]_i_1/O
                         net (fo=33, routed)          1.094     9.860    clk_2hz1/sig_out_i
    SLICE_X47Y46         FDRE                                         r  clk_2hz1/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.491    14.974    clk_2hz1/CLK
    SLICE_X47Y46         FDRE                                         r  clk_2hz1/counter_reg[22]/C
                         clock pessimism              0.428    15.402    
                         clock uncertainty           -0.035    15.367    
    SLICE_X47Y46         FDRE (Setup_fdre_C_R)       -0.429    14.938    clk_2hz1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.860    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 clk_2hz1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_2hz1/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.994ns (22.422%)  route 3.439ns (77.578%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.665     5.427    clk_2hz1/CLK
    SLICE_X46Y43         FDRE                                         r  clk_2hz1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.518     5.945 r  clk_2hz1/counter_reg[0]/Q
                         net (fo=3, routed)           2.180     8.125    clk_2hz1/counter_reg_n_0_[0]
    SLICE_X46Y43         LUT2 (Prop_lut2_I0_O)        0.148     8.273 r  clk_2hz1/counter[31]_i_2/O
                         net (fo=1, routed)           0.165     8.438    clk_2hz1/counter[31]_i_2_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I0_O)        0.328     8.766 r  clk_2hz1/counter[31]_i_1/O
                         net (fo=33, routed)          1.094     9.860    clk_2hz1/sig_out_i
    SLICE_X47Y46         FDRE                                         r  clk_2hz1/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.491    14.974    clk_2hz1/CLK
    SLICE_X47Y46         FDRE                                         r  clk_2hz1/counter_reg[23]/C
                         clock pessimism              0.428    15.402    
                         clock uncertainty           -0.035    15.367    
    SLICE_X47Y46         FDRE (Setup_fdre_C_R)       -0.429    14.938    clk_2hz1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.860    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 clk_2hz1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_2hz1/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.994ns (22.422%)  route 3.439ns (77.578%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.665     5.427    clk_2hz1/CLK
    SLICE_X46Y43         FDRE                                         r  clk_2hz1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.518     5.945 r  clk_2hz1/counter_reg[0]/Q
                         net (fo=3, routed)           2.180     8.125    clk_2hz1/counter_reg_n_0_[0]
    SLICE_X46Y43         LUT2 (Prop_lut2_I0_O)        0.148     8.273 r  clk_2hz1/counter[31]_i_2/O
                         net (fo=1, routed)           0.165     8.438    clk_2hz1/counter[31]_i_2_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I0_O)        0.328     8.766 r  clk_2hz1/counter[31]_i_1/O
                         net (fo=33, routed)          1.094     9.860    clk_2hz1/sig_out_i
    SLICE_X47Y46         FDRE                                         r  clk_2hz1/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.491    14.974    clk_2hz1/CLK
    SLICE_X47Y46         FDRE                                         r  clk_2hz1/counter_reg[24]/C
                         clock pessimism              0.428    15.402    
                         clock uncertainty           -0.035    15.367    
    SLICE_X47Y46         FDRE (Setup_fdre_C_R)       -0.429    14.938    clk_2hz1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.860    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 clk_4hz1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_4hz1/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.932ns (21.957%)  route 3.313ns (78.043%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns = ( 15.164 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.866     5.628    clk_4hz1/CLK
    SLICE_X113Y60        FDRE                                         r  clk_4hz1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.456     6.084 r  clk_4hz1/counter_reg[0]/Q
                         net (fo=3, routed)           1.013     7.097    clk_4hz1/counter_reg_n_0_[0]
    SLICE_X113Y60        LUT2 (Prop_lut2_I0_O)        0.150     7.247 r  clk_4hz1/counter[31]_i_2__1/O
                         net (fo=1, routed)           1.121     8.368    clk_4hz1/counter[31]_i_2__1_n_0
    SLICE_X113Y61        LUT6 (Prop_lut6_I0_O)        0.326     8.694 r  clk_4hz1/counter[31]_i_1__2/O
                         net (fo=33, routed)          1.179     9.873    clk_4hz1/sig_out_i
    SLICE_X112Y66        FDRE                                         r  clk_4hz1/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.682    15.164    clk_4hz1/CLK
    SLICE_X112Y66        FDRE                                         r  clk_4hz1/counter_reg[29]/C
                         clock pessimism              0.434    15.598    
                         clock uncertainty           -0.035    15.563    
    SLICE_X112Y66        FDRE (Setup_fdre_C_R)       -0.524    15.039    clk_4hz1/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 clk_4hz1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_4hz1/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.932ns (21.957%)  route 3.313ns (78.043%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns = ( 15.164 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.866     5.628    clk_4hz1/CLK
    SLICE_X113Y60        FDRE                                         r  clk_4hz1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.456     6.084 r  clk_4hz1/counter_reg[0]/Q
                         net (fo=3, routed)           1.013     7.097    clk_4hz1/counter_reg_n_0_[0]
    SLICE_X113Y60        LUT2 (Prop_lut2_I0_O)        0.150     7.247 r  clk_4hz1/counter[31]_i_2__1/O
                         net (fo=1, routed)           1.121     8.368    clk_4hz1/counter[31]_i_2__1_n_0
    SLICE_X113Y61        LUT6 (Prop_lut6_I0_O)        0.326     8.694 r  clk_4hz1/counter[31]_i_1__2/O
                         net (fo=33, routed)          1.179     9.873    clk_4hz1/sig_out_i
    SLICE_X112Y66        FDRE                                         r  clk_4hz1/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.682    15.164    clk_4hz1/CLK
    SLICE_X112Y66        FDRE                                         r  clk_4hz1/counter_reg[30]/C
                         clock pessimism              0.434    15.598    
                         clock uncertainty           -0.035    15.563    
    SLICE_X112Y66        FDRE (Setup_fdre_C_R)       -0.524    15.039    clk_4hz1/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 clk_4hz1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_4hz1/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.932ns (21.957%)  route 3.313ns (78.043%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns = ( 15.164 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.866     5.628    clk_4hz1/CLK
    SLICE_X113Y60        FDRE                                         r  clk_4hz1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.456     6.084 r  clk_4hz1/counter_reg[0]/Q
                         net (fo=3, routed)           1.013     7.097    clk_4hz1/counter_reg_n_0_[0]
    SLICE_X113Y60        LUT2 (Prop_lut2_I0_O)        0.150     7.247 r  clk_4hz1/counter[31]_i_2__1/O
                         net (fo=1, routed)           1.121     8.368    clk_4hz1/counter[31]_i_2__1_n_0
    SLICE_X113Y61        LUT6 (Prop_lut6_I0_O)        0.326     8.694 r  clk_4hz1/counter[31]_i_1__2/O
                         net (fo=33, routed)          1.179     9.873    clk_4hz1/sig_out_i
    SLICE_X112Y66        FDRE                                         r  clk_4hz1/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.682    15.164    clk_4hz1/CLK
    SLICE_X112Y66        FDRE                                         r  clk_4hz1/counter_reg[31]/C
                         clock pessimism              0.434    15.598    
                         clock uncertainty           -0.035    15.563    
    SLICE_X112Y66        FDRE (Setup_fdre_C_R)       -0.524    15.039    clk_4hz1/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  5.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 clk_4hz1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_4hz1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.299ns (73.104%)  route 0.110ns (26.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.636     1.583    clk_4hz1/CLK
    SLICE_X113Y60        FDRE                                         r  clk_4hz1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.141     1.724 r  clk_4hz1/counter_reg[0]/Q
                         net (fo=3, routed)           0.110     1.834    clk_4hz1/counter_reg_n_0_[0]
    SLICE_X112Y59        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.992 r  clk_4hz1/counter0_carry/O[0]
                         net (fo=1, routed)           0.000     1.992    clk_4hz1/counter0_carry_n_7
    SLICE_X112Y59        FDRE                                         r  clk_4hz1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.909     2.103    clk_4hz1/CLK
    SLICE_X112Y59        FDRE                                         r  clk_4hz1/counter_reg[1]/C
                         clock pessimism             -0.503     1.600    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.134     1.734    clk_4hz1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_2hz1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_2hz1/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.560     1.507    clk_2hz1/CLK
    SLICE_X47Y44         FDRE                                         r  clk_2hz1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  clk_2hz1/counter_reg[16]/Q
                         net (fo=2, routed)           0.117     1.765    clk_2hz1/counter_reg_n_0_[16]
    SLICE_X47Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  clk_2hz1/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.873    clk_2hz1/counter0_carry__2_n_4
    SLICE_X47Y44         FDRE                                         r  clk_2hz1/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.827     2.021    clk_2hz1/CLK
    SLICE_X47Y44         FDRE                                         r  clk_2hz1/counter_reg[16]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X47Y44         FDRE (Hold_fdre_C_D)         0.105     1.612    clk_2hz1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_2hz1/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_2hz1/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.560     1.507    clk_2hz1/CLK
    SLICE_X47Y46         FDRE                                         r  clk_2hz1/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  clk_2hz1/counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.765    clk_2hz1/counter_reg_n_0_[24]
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  clk_2hz1/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.873    clk_2hz1/counter0_carry__4_n_4
    SLICE_X47Y46         FDRE                                         r  clk_2hz1/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.827     2.021    clk_2hz1/CLK
    SLICE_X47Y46         FDRE                                         r  clk_2hz1/counter_reg[24]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X47Y46         FDRE (Hold_fdre_C_D)         0.105     1.612    clk_2hz1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_2hz1/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_2hz1/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.561     1.508    clk_2hz1/CLK
    SLICE_X47Y47         FDRE                                         r  clk_2hz1/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  clk_2hz1/counter_reg[28]/Q
                         net (fo=2, routed)           0.117     1.766    clk_2hz1/counter_reg_n_0_[28]
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  clk_2hz1/counter0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.874    clk_2hz1/counter0_carry__5_n_4
    SLICE_X47Y47         FDRE                                         r  clk_2hz1/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.828     2.022    clk_2hz1/CLK
    SLICE_X47Y47         FDRE                                         r  clk_2hz1/counter_reg[28]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X47Y47         FDRE (Hold_fdre_C_D)         0.105     1.613    clk_2hz1/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_2hz1/sig_out_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_2hz1/sig_out_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.559     1.506    clk_2hz1/CLK
    SLICE_X49Y46         FDRE                                         r  clk_2hz1/sig_out_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  clk_2hz1/sig_out_i_reg/Q
                         net (fo=2, routed)           0.168     1.815    clk_2hz1/clk_2hz
    SLICE_X49Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.860 r  clk_2hz1/sig_out_i_i_1/O
                         net (fo=1, routed)           0.000     1.860    clk_2hz1/sig_out_i_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  clk_2hz1/sig_out_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.827     2.021    clk_2hz1/CLK
    SLICE_X49Y46         FDRE                                         r  clk_2hz1/sig_out_i_reg/C
                         clock pessimism             -0.515     1.506    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)         0.091     1.597    clk_2hz1/sig_out_i_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_2hz1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_2hz1/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.560     1.507    clk_2hz1/CLK
    SLICE_X47Y43         FDRE                                         r  clk_2hz1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  clk_2hz1/counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.767    clk_2hz1/counter_reg_n_0_[12]
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  clk_2hz1/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.875    clk_2hz1/counter0_carry__1_n_4
    SLICE_X47Y43         FDRE                                         r  clk_2hz1/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.827     2.021    clk_2hz1/CLK
    SLICE_X47Y43         FDRE                                         r  clk_2hz1/counter_reg[12]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X47Y43         FDRE (Hold_fdre_C_D)         0.105     1.612    clk_2hz1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_4hz1/sig_out_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_4hz1/sig_out_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.638     1.585    clk_4hz1/CLK
    SLICE_X112Y55        FDRE                                         r  clk_4hz1/sig_out_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y55        FDRE (Prop_fdre_C_Q)         0.164     1.749 r  clk_4hz1/sig_out_i_reg/Q
                         net (fo=4, routed)           0.175     1.924    clk_4hz1/clk_4hz
    SLICE_X112Y55        LUT2 (Prop_lut2_I1_O)        0.045     1.969 r  clk_4hz1/sig_out_i_i_1__1/O
                         net (fo=1, routed)           0.000     1.969    clk_4hz1/sig_out_i_i_1__1_n_0
    SLICE_X112Y55        FDRE                                         r  clk_4hz1/sig_out_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.910     2.104    clk_4hz1/CLK
    SLICE_X112Y55        FDRE                                         r  clk_4hz1/sig_out_i_reg/C
                         clock pessimism             -0.519     1.585    
    SLICE_X112Y55        FDRE (Hold_fdre_C_D)         0.120     1.705    clk_4hz1/sig_out_i_reg
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_1hz1/sig_out_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1hz1/sig_out_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.556     1.503    clk_1hz1/CLK
    SLICE_X50Y46         FDRE                                         r  clk_1hz1/sig_out_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  clk_1hz1/sig_out_i_reg/Q
                         net (fo=2, routed)           0.175     1.842    clk_1hz1/clk_1hz
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.887 r  clk_1hz1/sig_out_i_i_1__0/O
                         net (fo=1, routed)           0.000     1.887    clk_1hz1/sig_out_i_i_1__0_n_0
    SLICE_X50Y46         FDRE                                         r  clk_1hz1/sig_out_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.823     2.017    clk_1hz1/CLK
    SLICE_X50Y46         FDRE                                         r  clk_1hz1/sig_out_i_reg/C
                         clock pessimism             -0.514     1.503    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.120     1.623    clk_1hz1/sig_out_i_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_2hz1/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_2hz1/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.560     1.507    clk_2hz1/CLK
    SLICE_X47Y45         FDRE                                         r  clk_2hz1/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  clk_2hz1/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.768    clk_2hz1/counter_reg_n_0_[20]
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  clk_2hz1/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.876    clk_2hz1/counter0_carry__3_n_4
    SLICE_X47Y45         FDRE                                         r  clk_2hz1/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.827     2.021    clk_2hz1/CLK
    SLICE_X47Y45         FDRE                                         r  clk_2hz1/counter_reg[20]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X47Y45         FDRE (Hold_fdre_C_D)         0.105     1.612    clk_2hz1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_2hz1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_2hz1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.559     1.506    clk_2hz1/CLK
    SLICE_X47Y41         FDRE                                         r  clk_2hz1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  clk_2hz1/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.767    clk_2hz1/counter_reg_n_0_[4]
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  clk_2hz1/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.875    clk_2hz1/counter0_carry_n_4
    SLICE_X47Y41         FDRE                                         r  clk_2hz1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.826     2.020    clk_2hz1/CLK
    SLICE_X47Y41         FDRE                                         r  clk_2hz1/counter_reg[4]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X47Y41         FDRE (Hold_fdre_C_D)         0.105     1.611    clk_2hz1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y43   clk_1hz1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y43   clk_1hz1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y43   clk_1hz1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y43   clk_1hz1/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y44   clk_1hz1/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y44   clk_1hz1/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y44   clk_1hz1/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y44   clk_1hz1/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y45   clk_1hz1/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y43   clk_1hz1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y43   clk_1hz1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y43   clk_1hz1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y43   clk_1hz1/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y43   clk_1hz1/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y43   clk_1hz1/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y43   clk_1hz1/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y43   clk_1hz1/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y44   clk_1hz1/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y44   clk_1hz1/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y43   clk_1hz1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y43   clk_1hz1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y43   clk_1hz1/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y43   clk_1hz1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y43   clk_1hz1/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y43   clk_1hz1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y43   clk_1hz1/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y43   clk_1hz1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y44   clk_1hz1/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y44   clk_1hz1/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           265 Endpoints
Min Delay           265 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.550ns  (logic 6.348ns (50.581%)  route 6.202ns (49.419%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 f  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
    H22                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  din_IBUF[2]_inst/O
                         net (fo=2, routed)           2.343     3.799    din_IBUF[2]
    SLICE_X109Y62        LUT5 (Prop_lut5_I4_O)        0.124     3.923 r  counter_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.623     4.547    counter_reg[2]_LDC_i_2_n_0
    SLICE_X109Y62        LDCE (SetClr_ldce_CLR_Q)     0.885     5.432 f  counter_reg[2]_LDC/Q
                         net (fo=9, routed)           0.814     6.245    counter_reg[2]_LDC_n_0
    SLICE_X107Y62        LUT3 (Prop_lut3_I1_O)        0.150     6.395 r  output[2]_INST_0_i_1/O
                         net (fo=1, routed)           2.422     8.817    output_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.733    12.550 r  output[2]_INST_0/O
                         net (fo=0)                   0.000    12.550    output[2]
    U22                                                               r  output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.447ns  (logic 6.370ns (51.177%)  route 6.077ns (48.823%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 f  din_IBUF[0]_inst/O
                         net (fo=2, routed)           2.248     3.735    din_IBUF[0]
    SLICE_X110Y64        LUT5 (Prop_lut5_I4_O)        0.150     3.885 r  counter_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.600     4.485    counter_reg[0]_LDC_i_2_n_0
    SLICE_X110Y64        LDCE (SetClr_ldce_CLR_Q)     1.087     5.572 f  counter_reg[0]_LDC/Q
                         net (fo=8, routed)           0.735     6.307    counter_reg[0]_LDC_n_0
    SLICE_X109Y62        LUT3 (Prop_lut3_I1_O)        0.124     6.431 r  output[0]_INST_0_i_1/O
                         net (fo=3, routed)           2.494     8.925    output_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522    12.447 r  output[0]_INST_0/O
                         net (fo=0)                   0.000    12.447    output[0]
    T22                                                               r  output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[3]
                            (input port)
  Destination:            output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.309ns  (logic 6.363ns (51.692%)  route 5.946ns (48.308%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 f  din[3] (IN)
                         net (fo=0)                   0.000     0.000    din[3]
    F21                  IBUF (Prop_ibuf_I_O)         1.504     1.504 f  din_IBUF[3]_inst/O
                         net (fo=2, routed)           2.016     3.520    din_IBUF[3]
    SLICE_X111Y63        LUT5 (Prop_lut5_I4_O)        0.124     3.644 r  counter_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           1.075     4.720    counter_reg[3]_LDC_i_2_n_0
    SLICE_X113Y63        LDCE (SetClr_ldce_CLR_Q)     0.885     5.605 f  counter_reg[3]_LDC/Q
                         net (fo=9, routed)           0.582     6.187    counter_reg[3]_LDC_n_0
    SLICE_X108Y62        LUT3 (Prop_lut3_I1_O)        0.116     6.303 r  output[3]_INST_0_i_1/O
                         net (fo=1, routed)           2.273     8.576    output_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.734    12.309 r  output[3]_INST_0/O
                         net (fo=0)                   0.000    12.309    output[3]
    U21                                                               r  output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.067ns  (logic 6.116ns (50.683%)  route 5.951ns (49.317%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 f  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din[1]
    G22                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  din_IBUF[1]_inst/O
                         net (fo=2, routed)           2.598     4.068    din_IBUF[1]
    SLICE_X109Y62        LUT5 (Prop_lut5_I4_O)        0.124     4.192 r  counter_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.813     5.005    counter_reg[1]_LDC_i_2_n_0
    SLICE_X107Y61        LDCE (SetClr_ldce_CLR_Q)     0.885     5.890 f  counter_reg[1]_LDC/Q
                         net (fo=9, routed)           0.428     6.318    counter_reg[1]_LDC_n_0
    SLICE_X107Y62        LUT3 (Prop_lut3_I1_O)        0.124     6.442 r  output[1]_INST_0_i_1/O
                         net (fo=1, routed)           2.112     8.554    output_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514    12.067 r  output[1]_INST_0/O
                         net (fo=0)                   0.000    12.067    output[1]
    T21                                                               r  output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[3]
                            (input port)
  Destination:            counter_reg[9]_C/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.694ns  (logic 3.486ns (29.812%)  route 8.208ns (70.188%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 f  din[3] (IN)
                         net (fo=0)                   0.000     0.000    din[3]
    F21                  IBUF (Prop_ibuf_I_O)         1.504     1.504 f  din_IBUF[3]_inst/O
                         net (fo=2, routed)           2.016     3.520    din_IBUF[3]
    SLICE_X111Y63        LUT5 (Prop_lut5_I4_O)        0.124     3.644 r  counter_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           1.075     4.720    counter_reg[3]_LDC_i_2_n_0
    SLICE_X113Y63        LDCE (SetClr_ldce_CLR_Q)     0.885     5.605 f  counter_reg[3]_LDC/Q
                         net (fo=9, routed)           1.529     7.134    counter_reg[3]_LDC_n_0
    SLICE_X105Y63        LUT6 (Prop_lut6_I4_O)        0.124     7.258 r  counter[31]_C_i_22/O
                         net (fo=1, routed)           0.819     8.077    counter[31]_C_i_22_n_0
    SLICE_X105Y64        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.584 r  counter_reg[31]_C_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.584    counter_reg[31]_C_i_17_n_0
    SLICE_X105Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.698 r  counter_reg[31]_C_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.698    counter_reg[31]_C_i_12_n_0
    SLICE_X105Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  counter_reg[31]_C_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.812    counter_reg[31]_C_i_3_n_0
    SLICE_X105Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  counter_reg[31]_C_i_1/CO[3]
                         net (fo=64, routed)          2.768    11.694    counter_reg[31]_C_i_1_n_0
    SLICE_X103Y64        FDCE                                         r  counter_reg[9]_C/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[3]
                            (input port)
  Destination:            counter_reg[1]_C/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.552ns  (logic 3.486ns (30.178%)  route 8.066ns (69.822%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 f  din[3] (IN)
                         net (fo=0)                   0.000     0.000    din[3]
    F21                  IBUF (Prop_ibuf_I_O)         1.504     1.504 f  din_IBUF[3]_inst/O
                         net (fo=2, routed)           2.016     3.520    din_IBUF[3]
    SLICE_X111Y63        LUT5 (Prop_lut5_I4_O)        0.124     3.644 r  counter_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           1.075     4.720    counter_reg[3]_LDC_i_2_n_0
    SLICE_X113Y63        LDCE (SetClr_ldce_CLR_Q)     0.885     5.605 f  counter_reg[3]_LDC/Q
                         net (fo=9, routed)           1.529     7.134    counter_reg[3]_LDC_n_0
    SLICE_X105Y63        LUT6 (Prop_lut6_I4_O)        0.124     7.258 r  counter[31]_C_i_22/O
                         net (fo=1, routed)           0.819     8.077    counter[31]_C_i_22_n_0
    SLICE_X105Y64        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.584 r  counter_reg[31]_C_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.584    counter_reg[31]_C_i_17_n_0
    SLICE_X105Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.698 r  counter_reg[31]_C_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.698    counter_reg[31]_C_i_12_n_0
    SLICE_X105Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  counter_reg[31]_C_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.812    counter_reg[31]_C_i_3_n_0
    SLICE_X105Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  counter_reg[31]_C_i_1/CO[3]
                         net (fo=64, routed)          2.626    11.552    counter_reg[31]_C_i_1_n_0
    SLICE_X103Y62        FDCE                                         r  counter_reg[1]_C/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[3]
                            (input port)
  Destination:            counter_reg[9]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.505ns  (logic 3.486ns (30.302%)  route 8.019ns (69.698%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 f  din[3] (IN)
                         net (fo=0)                   0.000     0.000    din[3]
    F21                  IBUF (Prop_ibuf_I_O)         1.504     1.504 f  din_IBUF[3]_inst/O
                         net (fo=2, routed)           2.016     3.520    din_IBUF[3]
    SLICE_X111Y63        LUT5 (Prop_lut5_I4_O)        0.124     3.644 r  counter_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           1.075     4.720    counter_reg[3]_LDC_i_2_n_0
    SLICE_X113Y63        LDCE (SetClr_ldce_CLR_Q)     0.885     5.605 f  counter_reg[3]_LDC/Q
                         net (fo=9, routed)           1.529     7.134    counter_reg[3]_LDC_n_0
    SLICE_X105Y63        LUT6 (Prop_lut6_I4_O)        0.124     7.258 r  counter[31]_C_i_22/O
                         net (fo=1, routed)           0.819     8.077    counter[31]_C_i_22_n_0
    SLICE_X105Y64        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.584 r  counter_reg[31]_C_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.584    counter_reg[31]_C_i_17_n_0
    SLICE_X105Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.698 r  counter_reg[31]_C_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.698    counter_reg[31]_C_i_12_n_0
    SLICE_X105Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  counter_reg[31]_C_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.812    counter_reg[31]_C_i_3_n_0
    SLICE_X105Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  counter_reg[31]_C_i_1/CO[3]
                         net (fo=64, routed)          2.579    11.505    counter_reg[31]_C_i_1_n_0
    SLICE_X102Y64        FDPE                                         r  counter_reg[9]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[3]
                            (input port)
  Destination:            counter_reg[18]_C/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.396ns  (logic 3.486ns (30.591%)  route 7.910ns (69.409%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 f  din[3] (IN)
                         net (fo=0)                   0.000     0.000    din[3]
    F21                  IBUF (Prop_ibuf_I_O)         1.504     1.504 f  din_IBUF[3]_inst/O
                         net (fo=2, routed)           2.016     3.520    din_IBUF[3]
    SLICE_X111Y63        LUT5 (Prop_lut5_I4_O)        0.124     3.644 r  counter_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           1.075     4.720    counter_reg[3]_LDC_i_2_n_0
    SLICE_X113Y63        LDCE (SetClr_ldce_CLR_Q)     0.885     5.605 f  counter_reg[3]_LDC/Q
                         net (fo=9, routed)           1.529     7.134    counter_reg[3]_LDC_n_0
    SLICE_X105Y63        LUT6 (Prop_lut6_I4_O)        0.124     7.258 r  counter[31]_C_i_22/O
                         net (fo=1, routed)           0.819     8.077    counter[31]_C_i_22_n_0
    SLICE_X105Y64        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.584 r  counter_reg[31]_C_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.584    counter_reg[31]_C_i_17_n_0
    SLICE_X105Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.698 r  counter_reg[31]_C_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.698    counter_reg[31]_C_i_12_n_0
    SLICE_X105Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  counter_reg[31]_C_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.812    counter_reg[31]_C_i_3_n_0
    SLICE_X105Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  counter_reg[31]_C_i_1/CO[3]
                         net (fo=64, routed)          2.471    11.396    counter_reg[31]_C_i_1_n_0
    SLICE_X103Y59        FDCE                                         r  counter_reg[18]_C/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[3]
                            (input port)
  Destination:            counter_reg[15]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.369ns  (logic 3.486ns (30.664%)  route 7.883ns (69.336%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 f  din[3] (IN)
                         net (fo=0)                   0.000     0.000    din[3]
    F21                  IBUF (Prop_ibuf_I_O)         1.504     1.504 f  din_IBUF[3]_inst/O
                         net (fo=2, routed)           2.016     3.520    din_IBUF[3]
    SLICE_X111Y63        LUT5 (Prop_lut5_I4_O)        0.124     3.644 r  counter_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           1.075     4.720    counter_reg[3]_LDC_i_2_n_0
    SLICE_X113Y63        LDCE (SetClr_ldce_CLR_Q)     0.885     5.605 f  counter_reg[3]_LDC/Q
                         net (fo=9, routed)           1.529     7.134    counter_reg[3]_LDC_n_0
    SLICE_X105Y63        LUT6 (Prop_lut6_I4_O)        0.124     7.258 r  counter[31]_C_i_22/O
                         net (fo=1, routed)           0.819     8.077    counter[31]_C_i_22_n_0
    SLICE_X105Y64        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.584 r  counter_reg[31]_C_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.584    counter_reg[31]_C_i_17_n_0
    SLICE_X105Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.698 r  counter_reg[31]_C_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.698    counter_reg[31]_C_i_12_n_0
    SLICE_X105Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  counter_reg[31]_C_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.812    counter_reg[31]_C_i_3_n_0
    SLICE_X105Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  counter_reg[31]_C_i_1/CO[3]
                         net (fo=64, routed)          2.443    11.369    counter_reg[31]_C_i_1_n_0
    SLICE_X105Y63        FDPE                                         r  counter_reg[15]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[3]
                            (input port)
  Destination:            counter_reg[14]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.363ns  (logic 3.486ns (30.681%)  route 7.877ns (69.319%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 f  din[3] (IN)
                         net (fo=0)                   0.000     0.000    din[3]
    F21                  IBUF (Prop_ibuf_I_O)         1.504     1.504 f  din_IBUF[3]_inst/O
                         net (fo=2, routed)           2.016     3.520    din_IBUF[3]
    SLICE_X111Y63        LUT5 (Prop_lut5_I4_O)        0.124     3.644 r  counter_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           1.075     4.720    counter_reg[3]_LDC_i_2_n_0
    SLICE_X113Y63        LDCE (SetClr_ldce_CLR_Q)     0.885     5.605 f  counter_reg[3]_LDC/Q
                         net (fo=9, routed)           1.529     7.134    counter_reg[3]_LDC_n_0
    SLICE_X105Y63        LUT6 (Prop_lut6_I4_O)        0.124     7.258 r  counter[31]_C_i_22/O
                         net (fo=1, routed)           0.819     8.077    counter[31]_C_i_22_n_0
    SLICE_X105Y64        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.584 r  counter_reg[31]_C_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.584    counter_reg[31]_C_i_17_n_0
    SLICE_X105Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.698 r  counter_reg[31]_C_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.698    counter_reg[31]_C_i_12_n_0
    SLICE_X105Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.812 r  counter_reg[31]_C_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.812    counter_reg[31]_C_i_3_n_0
    SLICE_X105Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.926 r  counter_reg[31]_C_i_1/CO[3]
                         net (fo=64, routed)          2.437    11.363    counter_reg[31]_C_i_1_n_0
    SLICE_X102Y62        FDPE                                         r  counter_reg[14]_P/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[8]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y62        FDPE                         0.000     0.000 r  counter_reg[8]_P/C
    SLICE_X105Y62        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  counter_reg[8]_P/Q
                         net (fo=7, routed)           0.103     0.244    counter_reg[8]_P_n_0
    SLICE_X104Y62        LUT5 (Prop_lut5_I1_O)        0.045     0.289 r  counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.289    counter[8]_i_1_n_0
    SLICE_X104Y62        FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[5]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.102%)  route 0.123ns (39.898%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y63        FDPE                         0.000     0.000 r  counter_reg[5]_P/C
    SLICE_X107Y63        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  counter_reg[5]_P/Q
                         net (fo=7, routed)           0.123     0.264    counter_reg[5]_P_n_0
    SLICE_X108Y63        LUT5 (Prop_lut5_I1_O)        0.045     0.309 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.309    counter[5]_i_1_n_0
    SLICE_X108Y63        FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[27]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.192%)  route 0.139ns (42.808%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y69        FDPE                         0.000     0.000 r  counter_reg[27]_P/C
    SLICE_X105Y69        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  counter_reg[27]_P/Q
                         net (fo=7, routed)           0.139     0.280    counter_reg[27]_P_n_0
    SLICE_X104Y68        LUT5 (Prop_lut5_I1_O)        0.045     0.325 r  counter[27]_i_1/O
                         net (fo=1, routed)           0.000     0.325    counter[27]_i_1_n_0
    SLICE_X104Y68        FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[25]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.052%)  route 0.158ns (45.948%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y68        FDCE                         0.000     0.000 r  counter_reg[25]_C/C
    SLICE_X103Y68        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[25]_C/Q
                         net (fo=7, routed)           0.158     0.299    counter_reg[25]_C_n_0
    SLICE_X104Y68        LUT5 (Prop_lut5_I3_O)        0.045     0.344 r  counter[25]_i_1/O
                         net (fo=1, routed)           0.000     0.344    counter[25]_i_1_n_0
    SLICE_X104Y68        FDRE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[29]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.740%)  route 0.160ns (46.260%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDCE                         0.000     0.000 r  counter_reg[29]_C/C
    SLICE_X103Y69        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[29]_C/Q
                         net (fo=7, routed)           0.160     0.301    counter_reg[29]_C_n_0
    SLICE_X104Y69        LUT5 (Prop_lut5_I3_O)        0.045     0.346 r  counter[29]_i_1/O
                         net (fo=1, routed)           0.000     0.346    counter[29]_i_1_n_0
    SLICE_X104Y69        FDRE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.186ns (51.977%)  route 0.172ns (48.023%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y60        FDPE                         0.000     0.000 r  counter_reg[6]_P/C
    SLICE_X105Y60        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  counter_reg[6]_P/Q
                         net (fo=7, routed)           0.172     0.313    counter_reg[6]_P_n_0
    SLICE_X104Y62        LUT5 (Prop_lut5_I1_O)        0.045     0.358 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.358    counter[6]_i_1_n_0
    SLICE_X104Y62        FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[4]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.186ns (51.959%)  route 0.172ns (48.041%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDPE                         0.000     0.000 r  counter_reg[4]_P/C
    SLICE_X109Y61        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  counter_reg[4]_P/Q
                         net (fo=7, routed)           0.172     0.313    counter_reg[4]_P_n_0
    SLICE_X108Y62        LUT5 (Prop_lut5_I1_O)        0.045     0.358 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.358    counter[4]_i_1_n_0
    SLICE_X108Y62        FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[10]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.209ns (57.423%)  route 0.155ns (42.577%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y65        FDPE                         0.000     0.000 r  counter_reg[10]_P/C
    SLICE_X108Y65        FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  counter_reg[10]_P/Q
                         net (fo=7, routed)           0.155     0.319    counter_reg[10]_P_n_0
    SLICE_X107Y64        LUT5 (Prop_lut5_I1_O)        0.045     0.364 r  counter[10]_i_1/O
                         net (fo=1, routed)           0.000     0.364    counter[10]_i_1_n_0
    SLICE_X107Y64        FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y64        FDCE                         0.000     0.000 r  counter_reg[0]_C/C
    SLICE_X109Y64        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[0]_C/Q
                         net (fo=8, routed)           0.180     0.321    counter_reg[0]_C_n_0
    SLICE_X109Y64        LUT4 (Prop_lut4_I3_O)        0.045     0.366 r  counter[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.366    counter[0]_C_i_1_n_0
    SLICE_X109Y64        FDCE                                         r  counter_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            counter_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDPE                         0.000     0.000 r  counter_reg[0]_P/C
    SLICE_X110Y62        FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  counter_reg[0]_P/Q
                         net (fo=8, routed)           0.185     0.326    counter_reg[0]_P_n_0
    SLICE_X110Y62        LUT3 (Prop_lut3_I2_O)        0.045     0.371 r  counter[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.371    p_2_in[0]
    SLICE_X110Y62        FDPE                                         r  counter_reg[0]_P/D
  -------------------------------------------------------------------    -------------------





