#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jul 31 08:47:32 2020
# Process ID: 23820
# Current directory: C:/Users/AREA184/Desktop/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4856 C:\Users\AREA184\Desktop\project_2\project_2.xpr
# Log file: C:/Users/AREA184/Desktop/project_2/vivado.log
# Journal file: C:/Users/AREA184/Desktop/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/AREA184/Desktop/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/AREA184/Desktop/RGB2DVI_IP'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/AREA184/Desktop/RGB2DVI_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'rgb2dvi_0' is locked:
* IP definition 'rgb2dvi (1.2)' for IP 'rgb2dvi_0' (customized with software release 2018.2) was not found in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 800.695 ; gain = 122.051
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Jul 31 08:51:14 2020] Launched synth_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Jul 31 08:52:18 2020] Launched impl_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jul 31 08:54:16 2020] Launched impl_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Jul 31 09:09:13 2020] Launched synth_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Jul 31 09:15:13 2020] Launched impl_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jul 31 09:20:00 2020] Launched impl_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Jul 31 09:26:50 2020] Launched synth_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Jul 31 09:27:47 2020] Launched impl_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AREA184/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AREA184/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_game' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AREA184/Desktop/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AREA184/Desktop/project_2/project_2.sim/sim_1/behav/xsim/car1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AREA184/Desktop/project_2/project_2.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AREA184/Desktop/project_2/project_2.sim/sim_1/behav/xsim/luzhang1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AREA184/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_game_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AREA184/Desktop/project_2/project_2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2dvi_0
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_ClockGen
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_OutputSERDES
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_OutputSERDES_0
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_OutputSERDES_2
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_OutputSERDES_4
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_ResetBridge
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_ResetBridge_5
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_SyncAsync
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_SyncAsync_6
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_SyncAsync__parameterized1
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_TMDS_Encoder
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_TMDS_Encoder_1
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_TMDS_Encoder_3
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_rgb2dvi
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AREA184/Desktop/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AREA184/Desktop/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AREA184/Desktop/project_2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AREA184/Desktop/project_2/project_2.srcs/sources_1/new/Driver_HDMI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_HDMI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AREA184/Desktop/project_2/project_2.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AREA184/Desktop/project_2/project_2.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AREA184/Desktop/project_2/project_2.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AREA184/Desktop/project_2/project_2.srcs/sources_1/new/top_game.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_game
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AREA184/Desktop/project_2/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2845] overwriting previous definition of module glbl [C:/Users/AREA184/Desktop/project_2/project_2.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AREA184/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f89d96183584b8f9bcae113639fe3f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_game_behav xil_defaultlib.top_game xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst_n [C:/Users/AREA184/Desktop/project_2/project_2.srcs/sources_1/new/vga_out.v:205]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [C:/Users/AREA184/Desktop/project_2/project_2.srcs/sources_1/new/vga_out.v:303]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [C:/Users/AREA184/Desktop/project_2/project_2.srcs/sources_1/new/vga_out.v:310]
WARNING: [VRFC 10-278] actual bit length 15 differs from formal bit length 13 for port addra [C:/Users/AREA184/Desktop/project_2/project_2.srcs/sources_1/new/vga_out.v:311]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Rst [C:/Users/AREA184/Desktop/project_2/project_2.srcs/sources_1/new/top_game.v:76]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Video_Mode [C:/Users/AREA184/Desktop/project_2/project_2.srcs/sources_1/new/top_game.v:77]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port aRst [C:/Users/AREA184/Desktop/project_2/project_2.srcs/sources_1/new/top_game.v:91]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.5,C...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.div
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1...
Compiling module xil_defaultlib.blk_mem_gen_1_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.Driver_HDMI_default
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=6.0,CLK...
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.rgb2dvi_0_SyncAsync_6
Compiling module xil_defaultlib.rgb2dvi_0_ResetBridge_5
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.rgb2dvi_0_SyncAsync__parameteriz...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.rgb2dvi_0_ClockGen
Compiling module unisims_ver.OBUFDS
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module xil_defaultlib.rgb2dvi_0_OutputSERDES
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.rgb2dvi_0_TMDS_Encoder
Compiling module xil_defaultlib.rgb2dvi_0_OutputSERDES_0
Compiling module xil_defaultlib.rgb2dvi_0_TMDS_Encoder_1
Compiling module xil_defaultlib.rgb2dvi_0_OutputSERDES_2
Compiling module xil_defaultlib.rgb2dvi_0_TMDS_Encoder_3
Compiling module xil_defaultlib.rgb2dvi_0_OutputSERDES_4
Compiling module xil_defaultlib.rgb2dvi_0_SyncAsync
Compiling module xil_defaultlib.rgb2dvi_0_ResetBridge
Compiling module xil_defaultlib.rgb2dvi_0_rgb2dvi
Compiling module xil_defaultlib.rgb2dvi_0
Compiling module xil_defaultlib.clk_div_default
Compiling module xil_defaultlib.top_game
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_game_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/AREA184/Desktop/project_2/project_2.sim/sim_1/behav/xsim/xsim.dir/top_game_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 31 09:30:58 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 845.629 ; gain = 0.102
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AREA184/Desktop/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_game_behav -key {Behavioral:sim_1:Functional:top_game} -tclbatch {top_game.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_game.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_game_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 869.117 ; gain = 25.238
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1

launch_runs synth_1 -jobs 2
[Fri Jul 31 09:31:14 2020] Launched synth_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Jul 31 09:32:24 2020] Launched impl_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1

launch_runs synth_1 -jobs 2
[Fri Jul 31 09:36:11 2020] Launched synth_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Jul 31 09:37:06 2020] Launched impl_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1

launch_runs synth_1 -jobs 2
[Fri Jul 31 09:40:44 2020] Launched synth_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Jul 31 09:41:42 2020] Launched impl_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jul 31 09:43:14 2020] Launched impl_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1

launch_runs synth_1 -jobs 2
[Fri Jul 31 09:57:11 2020] Launched synth_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Jul 31 09:58:27 2020] Launched impl_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1

launch_runs synth_1 -jobs 2
[Fri Jul 31 10:01:37 2020] Launched synth_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1

launch_runs synth_1 -jobs 2
[Fri Jul 31 10:06:38 2020] Launched synth_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Jul 31 10:07:34 2020] Launched impl_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1

launch_runs synth_1 -jobs 2
[Fri Jul 31 10:09:06 2020] Launched synth_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Jul 31 10:10:00 2020] Launched impl_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jul 31 10:11:32 2020] Launched impl_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1

launch_runs synth_1 -jobs 2
[Fri Jul 31 10:30:09 2020] Launched synth_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Jul 31 10:31:05 2020] Launched impl_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jul 31 10:32:36 2020] Launched impl_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1

launch_runs synth_1 -jobs 2
[Fri Jul 31 10:44:36 2020] Launched synth_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Jul 31 10:45:32 2020] Launched impl_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jul 31 10:47:09 2020] Launched impl_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1

launch_runs synth_1 -jobs 2
[Fri Jul 31 11:20:04 2020] Launched synth_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1

launch_runs synth_1 -jobs 2
[Fri Jul 31 11:20:56 2020] Launched synth_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1

launch_runs synth_1 -jobs 2
[Fri Jul 31 11:29:11 2020] Launched synth_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Jul 31 11:30:37 2020] Launched impl_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jul 31 11:32:09 2020] Launched impl_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1

launch_runs synth_1 -jobs 2
[Fri Jul 31 11:39:31 2020] Launched synth_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Jul 31 11:40:24 2020] Launched impl_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jul 31 11:42:04 2020] Launched impl_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/impl_1/runme.log
close [ open C:/Users/AREA184/Desktop/project_2/project_2.srcs/sources_1/new/div2.v w ]
add_files C:/Users/AREA184/Desktop/project_2/project_2.srcs/sources_1/new/div2.v
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1

launch_runs synth_1 -jobs 2
[Fri Jul 31 14:51:21 2020] Launched synth_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Jul 31 14:52:50 2020] Launched impl_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jul 31 14:54:52 2020] Launched impl_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1

launch_runs synth_1 -jobs 2
[Fri Jul 31 15:07:31 2020] Launched synth_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Jul 31 15:08:37 2020] Launched impl_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jul 31 15:10:28 2020] Launched impl_1...
Run output will be captured here: C:/Users/AREA184/Desktop/project_2/project_2.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 911.055 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 15:34:11 2020...
