{
  "Top": "standalone_mmult",
  "RtlTop": "standalone_mmult",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Directives": ["pipeline mmult_hw\/L2 {{II 1}} {}"]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "16537",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "standalone_mmult",
    "Version": "1.0",
    "DisplayName": "Standalone_mmult",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/mmult_accel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/mmult_hw_float_32_s.vhd",
      "impl\/vhdl\/standalone_mmult_bkb.vhd",
      "impl\/vhdl\/standalone_mmult_cud.vhd",
      "impl\/vhdl\/standalone_mmult.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/mmult_hw_float_32_s.v",
      "impl\/verilog\/standalone_mmult_bkb.v",
      "impl\/verilog\/standalone_mmult_cud.v",
      "impl\/verilog\/standalone_mmult.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/standalone_mmult_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/standalone_mmult_ap_fmul_2_max_dsp_32_ip.tcl"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "standalone_mmult_ap_fadd_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name standalone_mmult_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "standalone_mmult_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name standalone_mmult_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "A_address0": {
      "type": "data",
      "dir": "out",
      "width": "10",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "10"
        }}
    },
    "A_address1": {
      "type": "data",
      "dir": "out",
      "width": "10",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "10"
        }}
    },
    "A_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "A_q1": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "B_address0": {
      "type": "data",
      "dir": "out",
      "width": "10",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "10"
        }}
    },
    "B_address1": {
      "type": "data",
      "dir": "out",
      "width": "10",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "10"
        }}
    },
    "B_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "B_q1": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "C_address0": {
      "type": "data",
      "dir": "out",
      "width": "10",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "10"
        }}
    },
    "C_d0": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "A_address0": {
      "dir": "out",
      "width": "10"
    },
    "A_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_q0": {
      "dir": "in",
      "width": "32"
    },
    "A_address1": {
      "dir": "out",
      "width": "10"
    },
    "A_ce1": {
      "dir": "out",
      "width": "1"
    },
    "A_q1": {
      "dir": "in",
      "width": "32"
    },
    "B_address0": {
      "dir": "out",
      "width": "10"
    },
    "B_ce0": {
      "dir": "out",
      "width": "1"
    },
    "B_q0": {
      "dir": "in",
      "width": "32"
    },
    "B_address1": {
      "dir": "out",
      "width": "10"
    },
    "B_ce1": {
      "dir": "out",
      "width": "1"
    },
    "B_q1": {
      "dir": "in",
      "width": "32"
    },
    "C_address0": {
      "dir": "out",
      "width": "10"
    },
    "C_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "A_q0": {
      "interfaceRef": "A_q0",
      "dir": "in",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "1024",
      "handshakeRef": "ap_none"
    },
    "A_q1": {
      "interfaceRef": "A_q1",
      "dir": "in",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "1024",
      "handshakeRef": "ap_none"
    },
    "B_q0": {
      "interfaceRef": "B_q0",
      "dir": "in",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "1024",
      "handshakeRef": "ap_none"
    },
    "B_q1": {
      "interfaceRef": "B_q1",
      "dir": "in",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "1024",
      "handshakeRef": "ap_none"
    },
    "C_d0": {
      "interfaceRef": "C_d0",
      "dir": "out",
      "dataWidth": "32",
      "busTypeRef": "ap_memory",
      "arraySize": "1024",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "standalone_mmult",
      "Instances": [{
          "ModuleName": "mmult_hw_float_32_s",
          "InstanceName": "grp_mmult_hw_float_32_s_fu_14"
        }]
    },
    "Metrics": {
      "mmult_hw_float_32_s": {
        "Latency": {
          "LatencyBest": "16536",
          "LatencyAvg": "16536",
          "LatencyWorst": "16536",
          "PipelineII": "16536",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.32"
        },
        "Loops": [{
            "Name": "L1_L2",
            "TripCount": "1024",
            "Latency": "16534",
            "PipelineII": "16",
            "PipelineDepth": "167"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "10",
          "FF": "4552",
          "LUT": "4018"
        }
      },
      "standalone_mmult": {
        "Latency": {
          "LatencyBest": "16537",
          "LatencyAvg": "16537",
          "LatencyWorst": "16537",
          "PipelineII": "16538",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.32"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "10",
          "FF": "4555",
          "LUT": "4033"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-02-22 16:21:44 -0500",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4"
  }
}
