#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jan 20 21:38:32 2019
# Process ID: 7832
# Current directory: C:/Users/Fran/Desktop/Trabajo-VHDL--Fran/Proyecto_Maquinas_Estado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10060 C:\Users\Fran\Desktop\Trabajo-VHDL--Fran\Proyecto_Maquinas_Estado\Proyecto_Maquinas_Estado.xpr
# Log file: C:/Users/Fran/Desktop/Trabajo-VHDL--Fran/Proyecto_Maquinas_Estado/vivado.log
# Journal file: C:/Users/Fran/Desktop/Trabajo-VHDL--Fran/Proyecto_Maquinas_Estado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Fran/Desktop/Trabajo-VHDL--Fran/Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'D:/../../Proyecto_Maquinas_Estado/Proyecto_Maquinas_Estado.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 861.742 ; gain = 140.711
update_compile_order -fileset sources_1
create_project sync C:/Users/Fran/Desktop/sync/sync -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
file mkdir C:/Users/Fran/Desktop/sync/sync/sync.srcs/sources_1/new
close [ open C:/Users/Fran/Desktop/sync/sync/sync.srcs/sources_1/new/sync.vhd w ]
add_files C:/Users/Fran/Desktop/sync/sync/sync.srcs/sources_1/new/sync.vhd
update_compile_order -fileset sources_1
file mkdir C:/Users/Fran/Desktop/sync/sync/sync.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Fran/Desktop/sync/sync/sync.srcs/sim_1/new/sync_tb.vhd w ]
add_files -fileset sim_1 C:/Users/Fran/Desktop/sync/sync/sync.srcs/sim_1/new/sync_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
config_webtalk -user on
set_property simulator_language VHDL [current_project]
update_ip_catalog
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Fran/Desktop/sync/sync/sync.srcs/sources_1/new/sync.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Fran/Desktop/sync/sync/sync.srcs/sim_1/new/sync_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fran/Desktop/sync/sync/sync.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sync_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fran/Desktop/sync/sync/sync.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sync_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fran/Desktop/sync/sync/sync.srcs/sources_1/new/sync.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fran/Desktop/sync/sync/sync.srcs/sim_1/new/sync_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fran/Desktop/sync/sync/sync.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 52618a4ff4e944e3a508f0f1486e5661 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sync_tb_behav xil_defaultlib.sync_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sync [sync_default]
Compiling architecture behavioral of entity xil_defaultlib.sync_tb
Built simulation snapshot sync_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Fran/Desktop/sync/sync/sync.sim/sim_1/behav/xsim/xsim.dir/sync_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Fran/Desktop/sync/sync/sync.sim/sim_1/behav/xsim/xsim.dir/sync_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Jan 20 22:25:42 2019. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 20 22:25:42 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1061.598 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Fran/Desktop/sync/sync/sync.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sync_tb_behav -key {Behavioral:sim_1:Functional:sync_tb} -tclbatch {sync_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sync_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sync_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1077.488 ; gain = 16.082
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1079.379 ; gain = 0.020
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 20 22:37:15 2019...
