#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16b11e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x167c320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x16836b0 .functor NOT 1, L_0x16df2a0, C4<0>, C4<0>, C4<0>;
L_0x16df080 .functor XOR 2, L_0x16def40, L_0x16defe0, C4<00>, C4<00>;
L_0x16df190 .functor XOR 2, L_0x16df080, L_0x16df0f0, C4<00>, C4<00>;
v0x16dac50_0 .net *"_ivl_10", 1 0, L_0x16df0f0;  1 drivers
v0x16dad50_0 .net *"_ivl_12", 1 0, L_0x16df190;  1 drivers
v0x16dae30_0 .net *"_ivl_2", 1 0, L_0x16deea0;  1 drivers
v0x16daef0_0 .net *"_ivl_4", 1 0, L_0x16def40;  1 drivers
v0x16dafd0_0 .net *"_ivl_6", 1 0, L_0x16defe0;  1 drivers
v0x16db100_0 .net *"_ivl_8", 1 0, L_0x16df080;  1 drivers
v0x16db1e0_0 .net "a", 0 0, v0x16d7a40_0;  1 drivers
v0x16db280_0 .net "b", 0 0, v0x16d7ae0_0;  1 drivers
v0x16db320_0 .net "c", 0 0, v0x16d7b80_0;  1 drivers
v0x16db3c0_0 .var "clk", 0 0;
v0x16db460_0 .net "d", 0 0, v0x16d7cc0_0;  1 drivers
v0x16db500_0 .net "out_pos_dut", 0 0, L_0x16ded90;  1 drivers
v0x16db5a0_0 .net "out_pos_ref", 0 0, L_0x16dcad0;  1 drivers
v0x16db640_0 .net "out_sop_dut", 0 0, L_0x16debb0;  1 drivers
v0x16db6e0_0 .net "out_sop_ref", 0 0, L_0x16b26f0;  1 drivers
v0x16db780_0 .var/2u "stats1", 223 0;
v0x16db820_0 .var/2u "strobe", 0 0;
v0x16db8c0_0 .net "tb_match", 0 0, L_0x16df2a0;  1 drivers
v0x16db990_0 .net "tb_mismatch", 0 0, L_0x16836b0;  1 drivers
v0x16dba30_0 .net "wavedrom_enable", 0 0, v0x16d7f90_0;  1 drivers
v0x16dbb00_0 .net "wavedrom_title", 511 0, v0x16d8030_0;  1 drivers
L_0x16deea0 .concat [ 1 1 0 0], L_0x16dcad0, L_0x16b26f0;
L_0x16def40 .concat [ 1 1 0 0], L_0x16dcad0, L_0x16b26f0;
L_0x16defe0 .concat [ 1 1 0 0], L_0x16ded90, L_0x16debb0;
L_0x16df0f0 .concat [ 1 1 0 0], L_0x16dcad0, L_0x16b26f0;
L_0x16df2a0 .cmp/eeq 2, L_0x16deea0, L_0x16df190;
S_0x16803e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x167c320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1683a90 .functor AND 1, v0x16d7b80_0, v0x16d7cc0_0, C4<1>, C4<1>;
L_0x1683e70 .functor NOT 1, v0x16d7a40_0, C4<0>, C4<0>, C4<0>;
L_0x1684250 .functor NOT 1, v0x16d7ae0_0, C4<0>, C4<0>, C4<0>;
L_0x16844d0 .functor AND 1, L_0x1683e70, L_0x1684250, C4<1>, C4<1>;
L_0x169b4e0 .functor AND 1, L_0x16844d0, v0x16d7b80_0, C4<1>, C4<1>;
L_0x16b26f0 .functor OR 1, L_0x1683a90, L_0x169b4e0, C4<0>, C4<0>;
L_0x16dbf50 .functor NOT 1, v0x16d7ae0_0, C4<0>, C4<0>, C4<0>;
L_0x16dbfc0 .functor OR 1, L_0x16dbf50, v0x16d7cc0_0, C4<0>, C4<0>;
L_0x16dc0d0 .functor AND 1, v0x16d7b80_0, L_0x16dbfc0, C4<1>, C4<1>;
L_0x16dc190 .functor NOT 1, v0x16d7a40_0, C4<0>, C4<0>, C4<0>;
L_0x16dc260 .functor OR 1, L_0x16dc190, v0x16d7ae0_0, C4<0>, C4<0>;
L_0x16dc2d0 .functor AND 1, L_0x16dc0d0, L_0x16dc260, C4<1>, C4<1>;
L_0x16dc450 .functor NOT 1, v0x16d7ae0_0, C4<0>, C4<0>, C4<0>;
L_0x16dc4c0 .functor OR 1, L_0x16dc450, v0x16d7cc0_0, C4<0>, C4<0>;
L_0x16dc3e0 .functor AND 1, v0x16d7b80_0, L_0x16dc4c0, C4<1>, C4<1>;
L_0x16dc650 .functor NOT 1, v0x16d7a40_0, C4<0>, C4<0>, C4<0>;
L_0x16dc750 .functor OR 1, L_0x16dc650, v0x16d7cc0_0, C4<0>, C4<0>;
L_0x16dc810 .functor AND 1, L_0x16dc3e0, L_0x16dc750, C4<1>, C4<1>;
L_0x16dc9c0 .functor XNOR 1, L_0x16dc2d0, L_0x16dc810, C4<0>, C4<0>;
v0x1682fe0_0 .net *"_ivl_0", 0 0, L_0x1683a90;  1 drivers
v0x16833e0_0 .net *"_ivl_12", 0 0, L_0x16dbf50;  1 drivers
v0x16837c0_0 .net *"_ivl_14", 0 0, L_0x16dbfc0;  1 drivers
v0x1683ba0_0 .net *"_ivl_16", 0 0, L_0x16dc0d0;  1 drivers
v0x1683f80_0 .net *"_ivl_18", 0 0, L_0x16dc190;  1 drivers
v0x1684360_0 .net *"_ivl_2", 0 0, L_0x1683e70;  1 drivers
v0x16845e0_0 .net *"_ivl_20", 0 0, L_0x16dc260;  1 drivers
v0x16d5fb0_0 .net *"_ivl_24", 0 0, L_0x16dc450;  1 drivers
v0x16d6090_0 .net *"_ivl_26", 0 0, L_0x16dc4c0;  1 drivers
v0x16d6170_0 .net *"_ivl_28", 0 0, L_0x16dc3e0;  1 drivers
v0x16d6250_0 .net *"_ivl_30", 0 0, L_0x16dc650;  1 drivers
v0x16d6330_0 .net *"_ivl_32", 0 0, L_0x16dc750;  1 drivers
v0x16d6410_0 .net *"_ivl_36", 0 0, L_0x16dc9c0;  1 drivers
L_0x7f7a0f937018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x16d64d0_0 .net *"_ivl_38", 0 0, L_0x7f7a0f937018;  1 drivers
v0x16d65b0_0 .net *"_ivl_4", 0 0, L_0x1684250;  1 drivers
v0x16d6690_0 .net *"_ivl_6", 0 0, L_0x16844d0;  1 drivers
v0x16d6770_0 .net *"_ivl_8", 0 0, L_0x169b4e0;  1 drivers
v0x16d6850_0 .net "a", 0 0, v0x16d7a40_0;  alias, 1 drivers
v0x16d6910_0 .net "b", 0 0, v0x16d7ae0_0;  alias, 1 drivers
v0x16d69d0_0 .net "c", 0 0, v0x16d7b80_0;  alias, 1 drivers
v0x16d6a90_0 .net "d", 0 0, v0x16d7cc0_0;  alias, 1 drivers
v0x16d6b50_0 .net "out_pos", 0 0, L_0x16dcad0;  alias, 1 drivers
v0x16d6c10_0 .net "out_sop", 0 0, L_0x16b26f0;  alias, 1 drivers
v0x16d6cd0_0 .net "pos0", 0 0, L_0x16dc2d0;  1 drivers
v0x16d6d90_0 .net "pos1", 0 0, L_0x16dc810;  1 drivers
L_0x16dcad0 .functor MUXZ 1, L_0x7f7a0f937018, L_0x16dc2d0, L_0x16dc9c0, C4<>;
S_0x16d6f10 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x167c320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x16d7a40_0 .var "a", 0 0;
v0x16d7ae0_0 .var "b", 0 0;
v0x16d7b80_0 .var "c", 0 0;
v0x16d7c20_0 .net "clk", 0 0, v0x16db3c0_0;  1 drivers
v0x16d7cc0_0 .var "d", 0 0;
v0x16d7db0_0 .var/2u "fail", 0 0;
v0x16d7e50_0 .var/2u "fail1", 0 0;
v0x16d7ef0_0 .net "tb_match", 0 0, L_0x16df2a0;  alias, 1 drivers
v0x16d7f90_0 .var "wavedrom_enable", 0 0;
v0x16d8030_0 .var "wavedrom_title", 511 0;
E_0x168f060/0 .event negedge, v0x16d7c20_0;
E_0x168f060/1 .event posedge, v0x16d7c20_0;
E_0x168f060 .event/or E_0x168f060/0, E_0x168f060/1;
S_0x16d7240 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x16d6f10;
 .timescale -12 -12;
v0x16d7480_0 .var/2s "i", 31 0;
E_0x168ef00 .event posedge, v0x16d7c20_0;
S_0x16d7580 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x16d6f10;
 .timescale -12 -12;
v0x16d7780_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x16d7860 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x16d6f10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x16d8210 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x167c320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16dcc80 .functor NOT 1, v0x16d7ae0_0, C4<0>, C4<0>, C4<0>;
L_0x16dce20 .functor AND 1, v0x16d7a40_0, L_0x16dcc80, C4<1>, C4<1>;
L_0x16dcf00 .functor AND 1, L_0x16dce20, v0x16d7b80_0, C4<1>, C4<1>;
L_0x16dd0d0 .functor AND 1, L_0x16dcf00, v0x16d7cc0_0, C4<1>, C4<1>;
L_0x16dd2d0 .functor NOT 1, v0x16d7a40_0, C4<0>, C4<0>, C4<0>;
L_0x16dd450 .functor AND 1, L_0x16dd2d0, v0x16d7ae0_0, C4<1>, C4<1>;
L_0x16dd550 .functor NOT 1, v0x16d7b80_0, C4<0>, C4<0>, C4<0>;
L_0x16dd5c0 .functor AND 1, L_0x16dd450, L_0x16dd550, C4<1>, C4<1>;
L_0x16dd720 .functor AND 1, L_0x16dd5c0, v0x16d7cc0_0, C4<1>, C4<1>;
L_0x16dd7e0 .functor OR 1, L_0x16dd0d0, L_0x16dd720, C4<0>, C4<0>;
L_0x16dd950 .functor NOT 1, v0x16d7a40_0, C4<0>, C4<0>, C4<0>;
L_0x16dd9c0 .functor NOT 1, v0x16d7ae0_0, C4<0>, C4<0>, C4<0>;
L_0x16ddaa0 .functor AND 1, L_0x16dd950, L_0x16dd9c0, C4<1>, C4<1>;
L_0x16ddb60 .functor NOT 1, v0x16d7b80_0, C4<0>, C4<0>, C4<0>;
L_0x16dda30 .functor AND 1, L_0x16ddaa0, L_0x16ddb60, C4<1>, C4<1>;
L_0x16ddcf0 .functor NOT 1, v0x16d7cc0_0, C4<0>, C4<0>, C4<0>;
L_0x16dddf0 .functor AND 1, L_0x16dda30, L_0x16ddcf0, C4<1>, C4<1>;
L_0x16ddf00 .functor OR 1, L_0x16dd7e0, L_0x16dddf0, C4<0>, C4<0>;
L_0x16de290 .functor OR 4, L_0x16de0b0, L_0x16de1a0, C4<0000>, C4<0000>;
L_0x16de490 .functor OR 4, L_0x16de290, L_0x16de3a0, C4<0000>, C4<0000>;
L_0x16de720 .functor OR 4, L_0x16de490, L_0x16de010, C4<0000>, C4<0000>;
L_0x16de830 .functor NOT 4, L_0x16de720, C4<0000>, C4<0000>, C4<0000>;
L_0x7f7a0f937180 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x16de9b0 .functor AND 4, L_0x16de830, L_0x7f7a0f937180, C4<1111>, C4<1111>;
L_0x16debb0 .functor BUFZ 1, L_0x16ddf00, C4<0>, C4<0>, C4<0>;
L_0x16ded90 .functor BUFZ 1, L_0x16deac0, C4<0>, C4<0>, C4<0>;
v0x16d83d0_0 .net *"_ivl_0", 0 0, L_0x16dcc80;  1 drivers
v0x16d84b0_0 .net *"_ivl_10", 0 0, L_0x16dd450;  1 drivers
v0x16d8590_0 .net *"_ivl_12", 0 0, L_0x16dd550;  1 drivers
v0x16d8680_0 .net *"_ivl_14", 0 0, L_0x16dd5c0;  1 drivers
v0x16d8760_0 .net *"_ivl_16", 0 0, L_0x16dd720;  1 drivers
v0x16d8890_0 .net *"_ivl_18", 0 0, L_0x16dd7e0;  1 drivers
v0x16d8970_0 .net *"_ivl_2", 0 0, L_0x16dce20;  1 drivers
v0x16d8a50_0 .net *"_ivl_20", 0 0, L_0x16dd950;  1 drivers
v0x16d8b30_0 .net *"_ivl_22", 0 0, L_0x16dd9c0;  1 drivers
v0x16d8ca0_0 .net *"_ivl_24", 0 0, L_0x16ddaa0;  1 drivers
v0x16d8d80_0 .net *"_ivl_26", 0 0, L_0x16ddb60;  1 drivers
v0x16d8e60_0 .net *"_ivl_28", 0 0, L_0x16dda30;  1 drivers
v0x16d8f40_0 .net *"_ivl_30", 0 0, L_0x16ddcf0;  1 drivers
v0x16d9020_0 .net *"_ivl_32", 0 0, L_0x16dddf0;  1 drivers
v0x16d9100_0 .net *"_ivl_36", 3 0, L_0x16de0b0;  1 drivers
L_0x7f7a0f937060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x16d91e0_0 .net *"_ivl_39", 2 0, L_0x7f7a0f937060;  1 drivers
v0x16d92c0_0 .net *"_ivl_4", 0 0, L_0x16dcf00;  1 drivers
v0x16d94b0_0 .net *"_ivl_40", 3 0, L_0x16de1a0;  1 drivers
L_0x7f7a0f9370a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x16d9590_0 .net *"_ivl_43", 2 0, L_0x7f7a0f9370a8;  1 drivers
v0x16d9670_0 .net *"_ivl_44", 3 0, L_0x16de290;  1 drivers
v0x16d9750_0 .net *"_ivl_46", 3 0, L_0x16de3a0;  1 drivers
L_0x7f7a0f9370f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x16d9830_0 .net *"_ivl_49", 2 0, L_0x7f7a0f9370f0;  1 drivers
v0x16d9910_0 .net *"_ivl_50", 3 0, L_0x16de490;  1 drivers
v0x16d99f0_0 .net *"_ivl_52", 3 0, L_0x16de010;  1 drivers
L_0x7f7a0f937138 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x16d9ad0_0 .net *"_ivl_55", 2 0, L_0x7f7a0f937138;  1 drivers
v0x16d9bb0_0 .net *"_ivl_56", 3 0, L_0x16de720;  1 drivers
v0x16d9c90_0 .net *"_ivl_58", 3 0, L_0x16de830;  1 drivers
v0x16d9d70_0 .net *"_ivl_6", 0 0, L_0x16dd0d0;  1 drivers
v0x16d9e50_0 .net/2u *"_ivl_60", 3 0, L_0x7f7a0f937180;  1 drivers
v0x16d9f30_0 .net *"_ivl_62", 3 0, L_0x16de9b0;  1 drivers
v0x16da010_0 .net *"_ivl_8", 0 0, L_0x16dd2d0;  1 drivers
v0x16da0f0_0 .net "a", 0 0, v0x16d7a40_0;  alias, 1 drivers
v0x16da190_0 .net "b", 0 0, v0x16d7ae0_0;  alias, 1 drivers
v0x16da490_0 .net "c", 0 0, v0x16d7b80_0;  alias, 1 drivers
v0x16da580_0 .net "d", 0 0, v0x16d7cc0_0;  alias, 1 drivers
v0x16da670_0 .net "out1", 0 0, L_0x16ddf00;  1 drivers
v0x16da730_0 .net "out2", 0 0, L_0x16deac0;  1 drivers
v0x16da7f0_0 .net "out_pos", 0 0, L_0x16ded90;  alias, 1 drivers
v0x16da8b0_0 .net "out_sop", 0 0, L_0x16debb0;  alias, 1 drivers
L_0x16de0b0 .concat [ 1 3 0 0], v0x16d7a40_0, L_0x7f7a0f937060;
L_0x16de1a0 .concat [ 1 3 0 0], v0x16d7ae0_0, L_0x7f7a0f9370a8;
L_0x16de3a0 .concat [ 1 3 0 0], v0x16d7b80_0, L_0x7f7a0f9370f0;
L_0x16de010 .concat [ 1 3 0 0], v0x16d7cc0_0, L_0x7f7a0f937138;
L_0x16deac0 .part L_0x16de9b0, 0, 1;
S_0x16daa30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x167c320;
 .timescale -12 -12;
E_0x16789f0 .event anyedge, v0x16db820_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x16db820_0;
    %nor/r;
    %assign/vec4 v0x16db820_0, 0;
    %wait E_0x16789f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x16d6f10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16d7db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16d7e50_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x16d6f10;
T_4 ;
    %wait E_0x168f060;
    %load/vec4 v0x16d7ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16d7db0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x16d6f10;
T_5 ;
    %wait E_0x168ef00;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16d7cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d7b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d7ae0_0, 0;
    %assign/vec4 v0x16d7a40_0, 0;
    %wait E_0x168ef00;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16d7cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d7b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d7ae0_0, 0;
    %assign/vec4 v0x16d7a40_0, 0;
    %wait E_0x168ef00;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16d7cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d7b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d7ae0_0, 0;
    %assign/vec4 v0x16d7a40_0, 0;
    %wait E_0x168ef00;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16d7cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d7b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d7ae0_0, 0;
    %assign/vec4 v0x16d7a40_0, 0;
    %wait E_0x168ef00;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16d7cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d7b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d7ae0_0, 0;
    %assign/vec4 v0x16d7a40_0, 0;
    %wait E_0x168ef00;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16d7cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d7b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d7ae0_0, 0;
    %assign/vec4 v0x16d7a40_0, 0;
    %wait E_0x168ef00;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16d7cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d7b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d7ae0_0, 0;
    %assign/vec4 v0x16d7a40_0, 0;
    %wait E_0x168ef00;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16d7cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d7b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d7ae0_0, 0;
    %assign/vec4 v0x16d7a40_0, 0;
    %wait E_0x168ef00;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16d7cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d7b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d7ae0_0, 0;
    %assign/vec4 v0x16d7a40_0, 0;
    %wait E_0x168ef00;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16d7cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d7b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d7ae0_0, 0;
    %assign/vec4 v0x16d7a40_0, 0;
    %wait E_0x168ef00;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16d7cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d7b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d7ae0_0, 0;
    %assign/vec4 v0x16d7a40_0, 0;
    %wait E_0x168ef00;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16d7cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d7b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d7ae0_0, 0;
    %assign/vec4 v0x16d7a40_0, 0;
    %wait E_0x168ef00;
    %load/vec4 v0x16d7db0_0;
    %store/vec4 v0x16d7e50_0, 0, 1;
    %fork t_1, S_0x16d7240;
    %jmp t_0;
    .scope S_0x16d7240;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16d7480_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x16d7480_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x168ef00;
    %load/vec4 v0x16d7480_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x16d7cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d7b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d7ae0_0, 0;
    %assign/vec4 v0x16d7a40_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16d7480_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x16d7480_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x16d6f10;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x168f060;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x16d7cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d7b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d7ae0_0, 0;
    %assign/vec4 v0x16d7a40_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x16d7db0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x16d7e50_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x167c320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16db3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16db820_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x167c320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x16db3c0_0;
    %inv;
    %store/vec4 v0x16db3c0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x167c320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x16d7c20_0, v0x16db990_0, v0x16db1e0_0, v0x16db280_0, v0x16db320_0, v0x16db460_0, v0x16db6e0_0, v0x16db640_0, v0x16db5a0_0, v0x16db500_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x167c320;
T_9 ;
    %load/vec4 v0x16db780_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x16db780_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16db780_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x16db780_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x16db780_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x16db780_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x16db780_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16db780_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x16db780_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16db780_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x167c320;
T_10 ;
    %wait E_0x168f060;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16db780_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16db780_0, 4, 32;
    %load/vec4 v0x16db8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x16db780_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16db780_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16db780_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16db780_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x16db6e0_0;
    %load/vec4 v0x16db6e0_0;
    %load/vec4 v0x16db640_0;
    %xor;
    %load/vec4 v0x16db6e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x16db780_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16db780_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x16db780_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16db780_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x16db5a0_0;
    %load/vec4 v0x16db5a0_0;
    %load/vec4 v0x16db500_0;
    %xor;
    %load/vec4 v0x16db5a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x16db780_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16db780_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x16db780_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16db780_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2013_q2/iter0/response28/top_module.sv";
