ARM GAS  /tmp/ccuRC8e3.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hash_md5.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HASH_MD5,"ax",%progbits
  18              		.align	1
  19              		.global	HASH_MD5
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HASH_MD5:
  27              	.LVL0:
  28              	.LFB123:
  29              		.file 1 "FWLIB/src/stm32f4xx_hash_md5.c"
   1:FWLIB/src/stm32f4xx_hash_md5.c **** /**
   2:FWLIB/src/stm32f4xx_hash_md5.c ****   ******************************************************************************
   3:FWLIB/src/stm32f4xx_hash_md5.c ****   * @file    stm32f4xx_hash_md5.c
   4:FWLIB/src/stm32f4xx_hash_md5.c ****   * @author  MCD Application Team
   5:FWLIB/src/stm32f4xx_hash_md5.c ****   * @version V1.8.0
   6:FWLIB/src/stm32f4xx_hash_md5.c ****   * @date    04-November-2016
   7:FWLIB/src/stm32f4xx_hash_md5.c ****   * @brief   This file provides high level functions to compute the HASH MD5 and
   8:FWLIB/src/stm32f4xx_hash_md5.c ****   *          HMAC MD5 Digest of an input message.
   9:FWLIB/src/stm32f4xx_hash_md5.c ****   *          It uses the stm32f4xx_hash.c/.h drivers to access the STM32F4xx HASH
  10:FWLIB/src/stm32f4xx_hash_md5.c ****   *          peripheral.
  11:FWLIB/src/stm32f4xx_hash_md5.c ****   *
  12:FWLIB/src/stm32f4xx_hash_md5.c **** @verbatim
  13:FWLIB/src/stm32f4xx_hash_md5.c ****  ===================================================================
  14:FWLIB/src/stm32f4xx_hash_md5.c ****                   ##### How to use this driver #####
  15:FWLIB/src/stm32f4xx_hash_md5.c ****  ===================================================================
  16:FWLIB/src/stm32f4xx_hash_md5.c ****  [..]
  17:FWLIB/src/stm32f4xx_hash_md5.c ****    (#) Enable The HASH controller clock using 
  18:FWLIB/src/stm32f4xx_hash_md5.c ****        RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_HASH, ENABLE); function.
  19:FWLIB/src/stm32f4xx_hash_md5.c ****   
  20:FWLIB/src/stm32f4xx_hash_md5.c ****    (#) Calculate the HASH MD5 Digest using HASH_MD5() function.
  21:FWLIB/src/stm32f4xx_hash_md5.c ****   
  22:FWLIB/src/stm32f4xx_hash_md5.c ****    (#) Calculate the HMAC MD5 Digest using HMAC_MD5() function.
  23:FWLIB/src/stm32f4xx_hash_md5.c ****   
  24:FWLIB/src/stm32f4xx_hash_md5.c **** @endverbatim
  25:FWLIB/src/stm32f4xx_hash_md5.c ****   *
  26:FWLIB/src/stm32f4xx_hash_md5.c ****   ******************************************************************************
  27:FWLIB/src/stm32f4xx_hash_md5.c ****   * @attention
  28:FWLIB/src/stm32f4xx_hash_md5.c ****   *
  29:FWLIB/src/stm32f4xx_hash_md5.c ****   * <h2><center>&copy; COPYRIGHT 2016 STMicroelectronics</center></h2>
ARM GAS  /tmp/ccuRC8e3.s 			page 2


  30:FWLIB/src/stm32f4xx_hash_md5.c ****   *
  31:FWLIB/src/stm32f4xx_hash_md5.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  32:FWLIB/src/stm32f4xx_hash_md5.c ****   * You may not use this file except in compliance with the License.
  33:FWLIB/src/stm32f4xx_hash_md5.c ****   * You may obtain a copy of the License at:
  34:FWLIB/src/stm32f4xx_hash_md5.c ****   *
  35:FWLIB/src/stm32f4xx_hash_md5.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  36:FWLIB/src/stm32f4xx_hash_md5.c ****   *
  37:FWLIB/src/stm32f4xx_hash_md5.c ****   * Unless required by applicable law or agreed to in writing, software 
  38:FWLIB/src/stm32f4xx_hash_md5.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  39:FWLIB/src/stm32f4xx_hash_md5.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  40:FWLIB/src/stm32f4xx_hash_md5.c ****   * See the License for the specific language governing permissions and
  41:FWLIB/src/stm32f4xx_hash_md5.c ****   * limitations under the License.
  42:FWLIB/src/stm32f4xx_hash_md5.c ****   *
  43:FWLIB/src/stm32f4xx_hash_md5.c ****   ******************************************************************************
  44:FWLIB/src/stm32f4xx_hash_md5.c ****   */
  45:FWLIB/src/stm32f4xx_hash_md5.c **** 
  46:FWLIB/src/stm32f4xx_hash_md5.c **** /* Includes ------------------------------------------------------------------*/
  47:FWLIB/src/stm32f4xx_hash_md5.c **** #include "stm32f4xx_hash.h"
  48:FWLIB/src/stm32f4xx_hash_md5.c **** 
  49:FWLIB/src/stm32f4xx_hash_md5.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  50:FWLIB/src/stm32f4xx_hash_md5.c ****   * @{
  51:FWLIB/src/stm32f4xx_hash_md5.c ****   */
  52:FWLIB/src/stm32f4xx_hash_md5.c **** 
  53:FWLIB/src/stm32f4xx_hash_md5.c **** /** @defgroup HASH 
  54:FWLIB/src/stm32f4xx_hash_md5.c ****   * @brief HASH driver modules
  55:FWLIB/src/stm32f4xx_hash_md5.c ****   * @{
  56:FWLIB/src/stm32f4xx_hash_md5.c ****   */
  57:FWLIB/src/stm32f4xx_hash_md5.c **** 
  58:FWLIB/src/stm32f4xx_hash_md5.c **** /* Private typedef -----------------------------------------------------------*/
  59:FWLIB/src/stm32f4xx_hash_md5.c **** /* Private define ------------------------------------------------------------*/
  60:FWLIB/src/stm32f4xx_hash_md5.c **** #define MD5BUSY_TIMEOUT    ((uint32_t) 0x00010000)
  61:FWLIB/src/stm32f4xx_hash_md5.c **** 
  62:FWLIB/src/stm32f4xx_hash_md5.c **** /* Private macro -------------------------------------------------------------*/
  63:FWLIB/src/stm32f4xx_hash_md5.c **** /* Private variables ---------------------------------------------------------*/
  64:FWLIB/src/stm32f4xx_hash_md5.c **** /* Private function prototypes -----------------------------------------------*/
  65:FWLIB/src/stm32f4xx_hash_md5.c **** /* Private functions ---------------------------------------------------------*/
  66:FWLIB/src/stm32f4xx_hash_md5.c **** 
  67:FWLIB/src/stm32f4xx_hash_md5.c **** /** @defgroup HASH_Private_Functions
  68:FWLIB/src/stm32f4xx_hash_md5.c ****   * @{
  69:FWLIB/src/stm32f4xx_hash_md5.c ****   */ 
  70:FWLIB/src/stm32f4xx_hash_md5.c **** 
  71:FWLIB/src/stm32f4xx_hash_md5.c **** /** @defgroup HASH_Group7 High Level MD5 functions
  72:FWLIB/src/stm32f4xx_hash_md5.c ****  *  @brief   High Level MD5 Hash and HMAC functions 
  73:FWLIB/src/stm32f4xx_hash_md5.c ****  *
  74:FWLIB/src/stm32f4xx_hash_md5.c **** @verbatim   
  75:FWLIB/src/stm32f4xx_hash_md5.c ****  ===============================================================================
  76:FWLIB/src/stm32f4xx_hash_md5.c ****               ##### High Level MD5 Hash and HMAC functions #####
  77:FWLIB/src/stm32f4xx_hash_md5.c ****  ===============================================================================
  78:FWLIB/src/stm32f4xx_hash_md5.c **** 
  79:FWLIB/src/stm32f4xx_hash_md5.c **** 
  80:FWLIB/src/stm32f4xx_hash_md5.c **** @endverbatim
  81:FWLIB/src/stm32f4xx_hash_md5.c ****   * @{
  82:FWLIB/src/stm32f4xx_hash_md5.c ****   */
  83:FWLIB/src/stm32f4xx_hash_md5.c **** 
  84:FWLIB/src/stm32f4xx_hash_md5.c **** /**
  85:FWLIB/src/stm32f4xx_hash_md5.c ****   * @brief  Compute the HASH MD5 digest.
  86:FWLIB/src/stm32f4xx_hash_md5.c ****   * @param  Input: pointer to the Input buffer to be treated.
ARM GAS  /tmp/ccuRC8e3.s 			page 3


  87:FWLIB/src/stm32f4xx_hash_md5.c ****   * @param  Ilen: length of the Input buffer.
  88:FWLIB/src/stm32f4xx_hash_md5.c ****   * @param  Output: the returned digest
  89:FWLIB/src/stm32f4xx_hash_md5.c ****   * @retval An ErrorStatus enumeration value:
  90:FWLIB/src/stm32f4xx_hash_md5.c ****   *          - SUCCESS: digest computation done
  91:FWLIB/src/stm32f4xx_hash_md5.c ****   *          - ERROR: digest computation failed
  92:FWLIB/src/stm32f4xx_hash_md5.c ****   */
  93:FWLIB/src/stm32f4xx_hash_md5.c **** ErrorStatus HASH_MD5(uint8_t *Input, uint32_t Ilen, uint8_t Output[16])
  94:FWLIB/src/stm32f4xx_hash_md5.c **** {
  30              		.loc 1 94 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 56
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 94 1 is_stmt 0 view .LVU1
  35 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 20
  38              		.cfi_offset 4, -20
  39              		.cfi_offset 5, -16
  40              		.cfi_offset 6, -12
  41              		.cfi_offset 7, -8
  42              		.cfi_offset 14, -4
  43 0002 8FB0     		sub	sp, sp, #60
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 80
  46 0004 0F46     		mov	r7, r1
  47 0006 1646     		mov	r6, r2
  95:FWLIB/src/stm32f4xx_hash_md5.c ****   HASH_InitTypeDef MD5_HASH_InitStructure;
  48              		.loc 1 95 3 is_stmt 1 view .LVU2
  96:FWLIB/src/stm32f4xx_hash_md5.c ****   HASH_MsgDigest MD5_MessageDigest;
  49              		.loc 1 96 3 view .LVU3
  97:FWLIB/src/stm32f4xx_hash_md5.c ****   __IO uint16_t nbvalidbitsdata = 0;
  50              		.loc 1 97 3 view .LVU4
  51              		.loc 1 97 17 is_stmt 0 view .LVU5
  52 0008 0024     		movs	r4, #0
  53 000a ADF80640 		strh	r4, [sp, #6]	@ movhi
  98:FWLIB/src/stm32f4xx_hash_md5.c ****   uint32_t i = 0;
  54              		.loc 1 98 3 is_stmt 1 view .LVU6
  55              	.LVL1:
  99:FWLIB/src/stm32f4xx_hash_md5.c ****   __IO uint32_t counter = 0;
  56              		.loc 1 99 3 view .LVU7
  57              		.loc 1 99 17 is_stmt 0 view .LVU8
  58 000e 0094     		str	r4, [sp]
 100:FWLIB/src/stm32f4xx_hash_md5.c ****   uint32_t busystatus = 0;
  59              		.loc 1 100 3 is_stmt 1 view .LVU9
  60              	.LVL2:
 101:FWLIB/src/stm32f4xx_hash_md5.c ****   ErrorStatus status = SUCCESS;
  61              		.loc 1 101 3 view .LVU10
 102:FWLIB/src/stm32f4xx_hash_md5.c ****   uint32_t inputaddr  = (uint32_t)Input;
  62              		.loc 1 102 3 view .LVU11
  63              		.loc 1 102 12 is_stmt 0 view .LVU12
  64 0010 0546     		mov	r5, r0
  65              	.LVL3:
 103:FWLIB/src/stm32f4xx_hash_md5.c ****   uint32_t outputaddr = (uint32_t)Output;
  66              		.loc 1 103 3 is_stmt 1 view .LVU13
 104:FWLIB/src/stm32f4xx_hash_md5.c **** 
 105:FWLIB/src/stm32f4xx_hash_md5.c **** 
 106:FWLIB/src/stm32f4xx_hash_md5.c ****   /* Number of valid bits in last word of the Input data */
ARM GAS  /tmp/ccuRC8e3.s 			page 4


 107:FWLIB/src/stm32f4xx_hash_md5.c ****   nbvalidbitsdata = 8 * (Ilen % 4);
  67              		.loc 1 107 3 view .LVU14
  68              		.loc 1 107 19 is_stmt 0 view .LVU15
  69 0012 01F00303 		and	r3, r1, #3
  70 0016 DB00     		lsls	r3, r3, #3
  71 0018 ADF80630 		strh	r3, [sp, #6]	@ movhi
 108:FWLIB/src/stm32f4xx_hash_md5.c **** 
 109:FWLIB/src/stm32f4xx_hash_md5.c ****   /* HASH peripheral initialization */
 110:FWLIB/src/stm32f4xx_hash_md5.c ****   HASH_DeInit();
  72              		.loc 1 110 3 is_stmt 1 view .LVU16
  73 001c FFF7FEFF 		bl	HASH_DeInit
  74              	.LVL4:
 111:FWLIB/src/stm32f4xx_hash_md5.c **** 
 112:FWLIB/src/stm32f4xx_hash_md5.c ****   /* HASH Configuration */
 113:FWLIB/src/stm32f4xx_hash_md5.c ****   MD5_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_MD5;
  75              		.loc 1 113 3 view .LVU17
  76              		.loc 1 113 45 is_stmt 0 view .LVU18
  77 0020 8023     		movs	r3, #128
  78 0022 0A93     		str	r3, [sp, #40]
 114:FWLIB/src/stm32f4xx_hash_md5.c ****   MD5_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HASH;
  79              		.loc 1 114 3 is_stmt 1 view .LVU19
  80              		.loc 1 114 40 is_stmt 0 view .LVU20
  81 0024 0B94     		str	r4, [sp, #44]
 115:FWLIB/src/stm32f4xx_hash_md5.c ****   MD5_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
  82              		.loc 1 115 3 is_stmt 1 view .LVU21
  83              		.loc 1 115 40 is_stmt 0 view .LVU22
  84 0026 2023     		movs	r3, #32
  85 0028 0C93     		str	r3, [sp, #48]
 116:FWLIB/src/stm32f4xx_hash_md5.c ****   HASH_Init(&MD5_HASH_InitStructure);
  86              		.loc 1 116 3 is_stmt 1 view .LVU23
  87 002a 0AA8     		add	r0, sp, #40
  88 002c FFF7FEFF 		bl	HASH_Init
  89              	.LVL5:
 117:FWLIB/src/stm32f4xx_hash_md5.c **** 
 118:FWLIB/src/stm32f4xx_hash_md5.c ****   /* Configure the number of valid bits in last word of the data */
 119:FWLIB/src/stm32f4xx_hash_md5.c ****   HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
  90              		.loc 1 119 3 view .LVU24
  91 0030 BDF80600 		ldrh	r0, [sp, #6]
  92 0034 FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
  93              	.LVL6:
 120:FWLIB/src/stm32f4xx_hash_md5.c **** 
 121:FWLIB/src/stm32f4xx_hash_md5.c ****   /* Write the Input block in the IN FIFO */
 122:FWLIB/src/stm32f4xx_hash_md5.c ****   for(i=0; i<Ilen; i+=4)
  94              		.loc 1 122 3 view .LVU25
  95              	.L2:
  96              		.loc 1 122 3 is_stmt 0 discriminator 1 view .LVU26
  97 0038 BC42     		cmp	r4, r7
  98 003a 05D2     		bcs	.L9
 123:FWLIB/src/stm32f4xx_hash_md5.c ****   {
 124:FWLIB/src/stm32f4xx_hash_md5.c ****     HASH_DataIn(*(uint32_t*)inputaddr);
  99              		.loc 1 124 5 is_stmt 1 discriminator 3 view .LVU27
 100 003c 55F8040B 		ldr	r0, [r5], #4
 101              	.LVL7:
 102              		.loc 1 124 5 is_stmt 0 discriminator 3 view .LVU28
 103 0040 FFF7FEFF 		bl	HASH_DataIn
 104              	.LVL8:
 125:FWLIB/src/stm32f4xx_hash_md5.c ****     inputaddr+=4;
ARM GAS  /tmp/ccuRC8e3.s 			page 5


 105              		.loc 1 125 5 is_stmt 1 discriminator 3 view .LVU29
 122:FWLIB/src/stm32f4xx_hash_md5.c ****   {
 106              		.loc 1 122 21 is_stmt 0 discriminator 3 view .LVU30
 107 0044 0434     		adds	r4, r4, #4
 108              	.LVL9:
 122:FWLIB/src/stm32f4xx_hash_md5.c ****   {
 109              		.loc 1 122 21 discriminator 3 view .LVU31
 110 0046 F7E7     		b	.L2
 111              	.L9:
 126:FWLIB/src/stm32f4xx_hash_md5.c ****   }
 127:FWLIB/src/stm32f4xx_hash_md5.c **** 
 128:FWLIB/src/stm32f4xx_hash_md5.c ****   /* Start the HASH processor */
 129:FWLIB/src/stm32f4xx_hash_md5.c ****   HASH_StartDigest();
 112              		.loc 1 129 3 is_stmt 1 view .LVU32
 113 0048 FFF7FEFF 		bl	HASH_StartDigest
 114              	.LVL10:
 115              	.L5:
 130:FWLIB/src/stm32f4xx_hash_md5.c **** 
 131:FWLIB/src/stm32f4xx_hash_md5.c ****   /* wait until the Busy flag is RESET */
 132:FWLIB/src/stm32f4xx_hash_md5.c ****   do
 116              		.loc 1 132 3 discriminator 2 view .LVU33
 133:FWLIB/src/stm32f4xx_hash_md5.c ****   {
 134:FWLIB/src/stm32f4xx_hash_md5.c ****     busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 117              		.loc 1 134 5 discriminator 2 view .LVU34
 118              		.loc 1 134 18 is_stmt 0 discriminator 2 view .LVU35
 119 004c 0820     		movs	r0, #8
 120 004e FFF7FEFF 		bl	HASH_GetFlagStatus
 121              	.LVL11:
 122              		.loc 1 134 16 discriminator 2 view .LVU36
 123 0052 0246     		mov	r2, r0
 124              	.LVL12:
 135:FWLIB/src/stm32f4xx_hash_md5.c ****     counter++;
 125              		.loc 1 135 5 is_stmt 1 discriminator 2 view .LVU37
 126              		.loc 1 135 12 is_stmt 0 discriminator 2 view .LVU38
 127 0054 009B     		ldr	r3, [sp]
 128 0056 0133     		adds	r3, r3, #1
 129 0058 0093     		str	r3, [sp]
 136:FWLIB/src/stm32f4xx_hash_md5.c ****   }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 130              		.loc 1 136 20 discriminator 2 view .LVU39
 131 005a 009B     		ldr	r3, [sp]
 132              		.loc 1 136 3 discriminator 2 view .LVU40
 133 005c B3F5803F 		cmp	r3, #65536
 134 0060 01D0     		beq	.L4
 135              		.loc 1 136 40 discriminator 1 view .LVU41
 136 0062 0028     		cmp	r0, #0
 137 0064 F2D1     		bne	.L5
 138              	.L4:
 137:FWLIB/src/stm32f4xx_hash_md5.c **** 
 138:FWLIB/src/stm32f4xx_hash_md5.c ****   if (busystatus != RESET)
 139              		.loc 1 138 3 is_stmt 1 view .LVU42
 140              		.loc 1 138 6 is_stmt 0 view .LVU43
 141 0066 12B1     		cbz	r2, .L10
 139:FWLIB/src/stm32f4xx_hash_md5.c ****   {
 140:FWLIB/src/stm32f4xx_hash_md5.c ****      status = ERROR;
 142              		.loc 1 140 13 view .LVU44
 143 0068 0020     		movs	r0, #0
 144              	.LVL13:
ARM GAS  /tmp/ccuRC8e3.s 			page 6


 145              	.L6:
 141:FWLIB/src/stm32f4xx_hash_md5.c ****   }
 142:FWLIB/src/stm32f4xx_hash_md5.c ****   else
 143:FWLIB/src/stm32f4xx_hash_md5.c ****   {
 144:FWLIB/src/stm32f4xx_hash_md5.c ****     /* Read the message digest */
 145:FWLIB/src/stm32f4xx_hash_md5.c ****     HASH_GetDigest(&MD5_MessageDigest);
 146:FWLIB/src/stm32f4xx_hash_md5.c ****     *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[0]);
 147:FWLIB/src/stm32f4xx_hash_md5.c ****     outputaddr+=4;
 148:FWLIB/src/stm32f4xx_hash_md5.c ****     *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[1]);
 149:FWLIB/src/stm32f4xx_hash_md5.c ****     outputaddr+=4;
 150:FWLIB/src/stm32f4xx_hash_md5.c ****     *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[2]);
 151:FWLIB/src/stm32f4xx_hash_md5.c ****     outputaddr+=4;
 152:FWLIB/src/stm32f4xx_hash_md5.c ****     *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[3]);
 153:FWLIB/src/stm32f4xx_hash_md5.c ****   }
 154:FWLIB/src/stm32f4xx_hash_md5.c ****   return status; 
 146              		.loc 1 154 3 is_stmt 1 view .LVU45
 155:FWLIB/src/stm32f4xx_hash_md5.c **** }
 147              		.loc 1 155 1 is_stmt 0 view .LVU46
 148 006a 0FB0     		add	sp, sp, #60
 149              	.LCFI2:
 150              		.cfi_remember_state
 151              		.cfi_def_cfa_offset 20
 152              		@ sp needed
 153 006c F0BD     		pop	{r4, r5, r6, r7, pc}
 154              	.LVL14:
 155              	.L10:
 156              	.LCFI3:
 157              		.cfi_restore_state
 145:FWLIB/src/stm32f4xx_hash_md5.c ****     *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[0]);
 158              		.loc 1 145 5 is_stmt 1 view .LVU47
 159 006e 02A8     		add	r0, sp, #8
 160              	.LVL15:
 145:FWLIB/src/stm32f4xx_hash_md5.c ****     *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[0]);
 161              		.loc 1 145 5 is_stmt 0 view .LVU48
 162 0070 FFF7FEFF 		bl	HASH_GetDigest
 163              	.LVL16:
 146:FWLIB/src/stm32f4xx_hash_md5.c ****     outputaddr+=4;
 164              		.loc 1 146 5 is_stmt 1 view .LVU49
 146:FWLIB/src/stm32f4xx_hash_md5.c ****     outputaddr+=4;
 165              		.loc 1 146 33 is_stmt 0 view .LVU50
 166 0074 029B     		ldr	r3, [sp, #8]
 167              	.LVL17:
 168              	.LBB18:
 169              	.LBI18:
 170              		.file 2 "F4_CORE/core_cmInstr.h"
   1:F4_CORE/core_cmInstr.h **** /**************************************************************************//**
   2:F4_CORE/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:F4_CORE/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:F4_CORE/core_cmInstr.h ****  * @version  V4.10
   5:F4_CORE/core_cmInstr.h ****  * @date     18. March 2015
   6:F4_CORE/core_cmInstr.h ****  *
   7:F4_CORE/core_cmInstr.h ****  * @note
   8:F4_CORE/core_cmInstr.h ****  *
   9:F4_CORE/core_cmInstr.h ****  ******************************************************************************/
  10:F4_CORE/core_cmInstr.h **** /* Copyright (c) 2009 - 2014 ARM LIMITED
  11:F4_CORE/core_cmInstr.h **** 
  12:F4_CORE/core_cmInstr.h ****    All rights reserved.
ARM GAS  /tmp/ccuRC8e3.s 			page 7


  13:F4_CORE/core_cmInstr.h ****    Redistribution and use in source and binary forms, with or without
  14:F4_CORE/core_cmInstr.h ****    modification, are permitted provided that the following conditions are met:
  15:F4_CORE/core_cmInstr.h ****    - Redistributions of source code must retain the above copyright
  16:F4_CORE/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer.
  17:F4_CORE/core_cmInstr.h ****    - Redistributions in binary form must reproduce the above copyright
  18:F4_CORE/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer in the
  19:F4_CORE/core_cmInstr.h ****      documentation and/or other materials provided with the distribution.
  20:F4_CORE/core_cmInstr.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:F4_CORE/core_cmInstr.h ****      to endorse or promote products derived from this software without
  22:F4_CORE/core_cmInstr.h ****      specific prior written permission.
  23:F4_CORE/core_cmInstr.h ****    *
  24:F4_CORE/core_cmInstr.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:F4_CORE/core_cmInstr.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:F4_CORE/core_cmInstr.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:F4_CORE/core_cmInstr.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:F4_CORE/core_cmInstr.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:F4_CORE/core_cmInstr.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:F4_CORE/core_cmInstr.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:F4_CORE/core_cmInstr.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:F4_CORE/core_cmInstr.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:F4_CORE/core_cmInstr.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:F4_CORE/core_cmInstr.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:F4_CORE/core_cmInstr.h ****    ---------------------------------------------------------------------------*/
  36:F4_CORE/core_cmInstr.h **** 
  37:F4_CORE/core_cmInstr.h **** 
  38:F4_CORE/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  39:F4_CORE/core_cmInstr.h **** #define __CORE_CMINSTR_H
  40:F4_CORE/core_cmInstr.h **** 
  41:F4_CORE/core_cmInstr.h **** 
  42:F4_CORE/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  43:F4_CORE/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  44:F4_CORE/core_cmInstr.h ****   Access to dedicated instructions
  45:F4_CORE/core_cmInstr.h ****   @{
  46:F4_CORE/core_cmInstr.h **** */
  47:F4_CORE/core_cmInstr.h **** 
  48:F4_CORE/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  49:F4_CORE/core_cmInstr.h **** /* ARM armcc specific functions */
  50:F4_CORE/core_cmInstr.h **** 
  51:F4_CORE/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  52:F4_CORE/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  53:F4_CORE/core_cmInstr.h **** #endif
  54:F4_CORE/core_cmInstr.h **** 
  55:F4_CORE/core_cmInstr.h **** 
  56:F4_CORE/core_cmInstr.h **** /** \brief  No Operation
  57:F4_CORE/core_cmInstr.h **** 
  58:F4_CORE/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  59:F4_CORE/core_cmInstr.h ****  */
  60:F4_CORE/core_cmInstr.h **** #define __NOP                             __nop
  61:F4_CORE/core_cmInstr.h **** 
  62:F4_CORE/core_cmInstr.h **** 
  63:F4_CORE/core_cmInstr.h **** /** \brief  Wait For Interrupt
  64:F4_CORE/core_cmInstr.h **** 
  65:F4_CORE/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  66:F4_CORE/core_cmInstr.h ****     until one of a number of events occurs.
  67:F4_CORE/core_cmInstr.h ****  */
  68:F4_CORE/core_cmInstr.h **** #define __WFI                             __wfi
  69:F4_CORE/core_cmInstr.h **** 
ARM GAS  /tmp/ccuRC8e3.s 			page 8


  70:F4_CORE/core_cmInstr.h **** 
  71:F4_CORE/core_cmInstr.h **** /** \brief  Wait For Event
  72:F4_CORE/core_cmInstr.h **** 
  73:F4_CORE/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  74:F4_CORE/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  75:F4_CORE/core_cmInstr.h ****  */
  76:F4_CORE/core_cmInstr.h **** #define __WFE                             __wfe
  77:F4_CORE/core_cmInstr.h **** 
  78:F4_CORE/core_cmInstr.h **** 
  79:F4_CORE/core_cmInstr.h **** /** \brief  Send Event
  80:F4_CORE/core_cmInstr.h **** 
  81:F4_CORE/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  82:F4_CORE/core_cmInstr.h ****  */
  83:F4_CORE/core_cmInstr.h **** #define __SEV                             __sev
  84:F4_CORE/core_cmInstr.h **** 
  85:F4_CORE/core_cmInstr.h **** 
  86:F4_CORE/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  87:F4_CORE/core_cmInstr.h **** 
  88:F4_CORE/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  89:F4_CORE/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  90:F4_CORE/core_cmInstr.h ****     memory, after the instruction has been completed.
  91:F4_CORE/core_cmInstr.h ****  */
  92:F4_CORE/core_cmInstr.h **** #define __ISB() do {\
  93:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
  94:F4_CORE/core_cmInstr.h ****                    __isb(0xF);\
  95:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
  96:F4_CORE/core_cmInstr.h ****                 } while (0)
  97:F4_CORE/core_cmInstr.h **** 
  98:F4_CORE/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  99:F4_CORE/core_cmInstr.h **** 
 100:F4_CORE/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 101:F4_CORE/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 102:F4_CORE/core_cmInstr.h ****  */
 103:F4_CORE/core_cmInstr.h **** #define __DSB() do {\
 104:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
 105:F4_CORE/core_cmInstr.h ****                    __dsb(0xF);\
 106:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
 107:F4_CORE/core_cmInstr.h ****                 } while (0)
 108:F4_CORE/core_cmInstr.h **** 
 109:F4_CORE/core_cmInstr.h **** /** \brief  Data Memory Barrier
 110:F4_CORE/core_cmInstr.h **** 
 111:F4_CORE/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 112:F4_CORE/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 113:F4_CORE/core_cmInstr.h ****  */
 114:F4_CORE/core_cmInstr.h **** #define __DMB() do {\
 115:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
 116:F4_CORE/core_cmInstr.h ****                    __dmb(0xF);\
 117:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
 118:F4_CORE/core_cmInstr.h ****                 } while (0)
 119:F4_CORE/core_cmInstr.h **** 
 120:F4_CORE/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 121:F4_CORE/core_cmInstr.h **** 
 122:F4_CORE/core_cmInstr.h ****     This function reverses the byte order in integer value.
 123:F4_CORE/core_cmInstr.h **** 
 124:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 125:F4_CORE/core_cmInstr.h ****     \return               Reversed value
 126:F4_CORE/core_cmInstr.h ****  */
ARM GAS  /tmp/ccuRC8e3.s 			page 9


 127:F4_CORE/core_cmInstr.h **** #define __REV                             __rev
 128:F4_CORE/core_cmInstr.h **** 
 129:F4_CORE/core_cmInstr.h **** 
 130:F4_CORE/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 131:F4_CORE/core_cmInstr.h **** 
 132:F4_CORE/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 133:F4_CORE/core_cmInstr.h **** 
 134:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 135:F4_CORE/core_cmInstr.h ****     \return               Reversed value
 136:F4_CORE/core_cmInstr.h ****  */
 137:F4_CORE/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 138:F4_CORE/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 139:F4_CORE/core_cmInstr.h **** {
 140:F4_CORE/core_cmInstr.h ****   rev16 r0, r0
 141:F4_CORE/core_cmInstr.h ****   bx lr
 142:F4_CORE/core_cmInstr.h **** }
 143:F4_CORE/core_cmInstr.h **** #endif
 144:F4_CORE/core_cmInstr.h **** 
 145:F4_CORE/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 146:F4_CORE/core_cmInstr.h **** 
 147:F4_CORE/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 148:F4_CORE/core_cmInstr.h **** 
 149:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 150:F4_CORE/core_cmInstr.h ****     \return               Reversed value
 151:F4_CORE/core_cmInstr.h ****  */
 152:F4_CORE/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 153:F4_CORE/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 154:F4_CORE/core_cmInstr.h **** {
 155:F4_CORE/core_cmInstr.h ****   revsh r0, r0
 156:F4_CORE/core_cmInstr.h ****   bx lr
 157:F4_CORE/core_cmInstr.h **** }
 158:F4_CORE/core_cmInstr.h **** #endif
 159:F4_CORE/core_cmInstr.h **** 
 160:F4_CORE/core_cmInstr.h **** 
 161:F4_CORE/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 162:F4_CORE/core_cmInstr.h **** 
 163:F4_CORE/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 164:F4_CORE/core_cmInstr.h **** 
 165:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to rotate
 166:F4_CORE/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 167:F4_CORE/core_cmInstr.h ****     \return               Rotated value
 168:F4_CORE/core_cmInstr.h ****  */
 169:F4_CORE/core_cmInstr.h **** #define __ROR                             __ror
 170:F4_CORE/core_cmInstr.h **** 
 171:F4_CORE/core_cmInstr.h **** 
 172:F4_CORE/core_cmInstr.h **** /** \brief  Breakpoint
 173:F4_CORE/core_cmInstr.h **** 
 174:F4_CORE/core_cmInstr.h ****     This function causes the processor to enter Debug state.
 175:F4_CORE/core_cmInstr.h ****     Debug tools can use this to investigate system state when the instruction at a particular addre
 176:F4_CORE/core_cmInstr.h **** 
 177:F4_CORE/core_cmInstr.h ****     \param [in]    value  is ignored by the processor.
 178:F4_CORE/core_cmInstr.h ****                    If required, a debugger can use it to store additional information about the bre
 179:F4_CORE/core_cmInstr.h ****  */
 180:F4_CORE/core_cmInstr.h **** #define __BKPT(value)                       __breakpoint(value)
 181:F4_CORE/core_cmInstr.h **** 
 182:F4_CORE/core_cmInstr.h **** 
 183:F4_CORE/core_cmInstr.h **** /** \brief  Reverse bit order of value
ARM GAS  /tmp/ccuRC8e3.s 			page 10


 184:F4_CORE/core_cmInstr.h **** 
 185:F4_CORE/core_cmInstr.h ****     This function reverses the bit order of the given value.
 186:F4_CORE/core_cmInstr.h **** 
 187:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 188:F4_CORE/core_cmInstr.h ****     \return               Reversed value
 189:F4_CORE/core_cmInstr.h ****  */
 190:F4_CORE/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 191:F4_CORE/core_cmInstr.h ****   #define __RBIT                          __rbit
 192:F4_CORE/core_cmInstr.h **** #else
 193:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 194:F4_CORE/core_cmInstr.h **** {
 195:F4_CORE/core_cmInstr.h ****   uint32_t result;
 196:F4_CORE/core_cmInstr.h ****   int32_t s = 4 /*sizeof(v)*/ * 8 - 1; // extra shift needed at end
 197:F4_CORE/core_cmInstr.h **** 
 198:F4_CORE/core_cmInstr.h ****   result = value;                      // r will be reversed bits of v; first get LSB of v
 199:F4_CORE/core_cmInstr.h ****   for (value >>= 1; value; value >>= 1)
 200:F4_CORE/core_cmInstr.h ****   {
 201:F4_CORE/core_cmInstr.h ****     result <<= 1;
 202:F4_CORE/core_cmInstr.h ****     result |= value & 1;
 203:F4_CORE/core_cmInstr.h ****     s--;
 204:F4_CORE/core_cmInstr.h ****   }
 205:F4_CORE/core_cmInstr.h ****   result <<= s;                       // shift when v's highest bits are zero
 206:F4_CORE/core_cmInstr.h ****   return(result);
 207:F4_CORE/core_cmInstr.h **** }
 208:F4_CORE/core_cmInstr.h **** #endif
 209:F4_CORE/core_cmInstr.h **** 
 210:F4_CORE/core_cmInstr.h **** 
 211:F4_CORE/core_cmInstr.h **** /** \brief  Count leading zeros
 212:F4_CORE/core_cmInstr.h **** 
 213:F4_CORE/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 214:F4_CORE/core_cmInstr.h **** 
 215:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 216:F4_CORE/core_cmInstr.h ****     \return             number of leading zeros in value
 217:F4_CORE/core_cmInstr.h ****  */
 218:F4_CORE/core_cmInstr.h **** #define __CLZ                             __clz
 219:F4_CORE/core_cmInstr.h **** 
 220:F4_CORE/core_cmInstr.h **** 
 221:F4_CORE/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 222:F4_CORE/core_cmInstr.h **** 
 223:F4_CORE/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 224:F4_CORE/core_cmInstr.h **** 
 225:F4_CORE/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 8 bit value.
 226:F4_CORE/core_cmInstr.h **** 
 227:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 228:F4_CORE/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 229:F4_CORE/core_cmInstr.h ****  */
 230:F4_CORE/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 231:F4_CORE/core_cmInstr.h **** 
 232:F4_CORE/core_cmInstr.h **** 
 233:F4_CORE/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 234:F4_CORE/core_cmInstr.h **** 
 235:F4_CORE/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 16 bit values.
 236:F4_CORE/core_cmInstr.h **** 
 237:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 238:F4_CORE/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 239:F4_CORE/core_cmInstr.h ****  */
 240:F4_CORE/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
ARM GAS  /tmp/ccuRC8e3.s 			page 11


 241:F4_CORE/core_cmInstr.h **** 
 242:F4_CORE/core_cmInstr.h **** 
 243:F4_CORE/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 244:F4_CORE/core_cmInstr.h **** 
 245:F4_CORE/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 32 bit values.
 246:F4_CORE/core_cmInstr.h **** 
 247:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 248:F4_CORE/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 249:F4_CORE/core_cmInstr.h ****  */
 250:F4_CORE/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 251:F4_CORE/core_cmInstr.h **** 
 252:F4_CORE/core_cmInstr.h **** 
 253:F4_CORE/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 254:F4_CORE/core_cmInstr.h **** 
 255:F4_CORE/core_cmInstr.h ****     This function executes a exclusive STR instruction for 8 bit values.
 256:F4_CORE/core_cmInstr.h **** 
 257:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 258:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 259:F4_CORE/core_cmInstr.h ****     \return          0  Function succeeded
 260:F4_CORE/core_cmInstr.h ****     \return          1  Function failed
 261:F4_CORE/core_cmInstr.h ****  */
 262:F4_CORE/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 263:F4_CORE/core_cmInstr.h **** 
 264:F4_CORE/core_cmInstr.h **** 
 265:F4_CORE/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 266:F4_CORE/core_cmInstr.h **** 
 267:F4_CORE/core_cmInstr.h ****     This function executes a exclusive STR instruction for 16 bit values.
 268:F4_CORE/core_cmInstr.h **** 
 269:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 270:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 271:F4_CORE/core_cmInstr.h ****     \return          0  Function succeeded
 272:F4_CORE/core_cmInstr.h ****     \return          1  Function failed
 273:F4_CORE/core_cmInstr.h ****  */
 274:F4_CORE/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 275:F4_CORE/core_cmInstr.h **** 
 276:F4_CORE/core_cmInstr.h **** 
 277:F4_CORE/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 278:F4_CORE/core_cmInstr.h **** 
 279:F4_CORE/core_cmInstr.h ****     This function executes a exclusive STR instruction for 32 bit values.
 280:F4_CORE/core_cmInstr.h **** 
 281:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 282:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 283:F4_CORE/core_cmInstr.h ****     \return          0  Function succeeded
 284:F4_CORE/core_cmInstr.h ****     \return          1  Function failed
 285:F4_CORE/core_cmInstr.h ****  */
 286:F4_CORE/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 287:F4_CORE/core_cmInstr.h **** 
 288:F4_CORE/core_cmInstr.h **** 
 289:F4_CORE/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 290:F4_CORE/core_cmInstr.h **** 
 291:F4_CORE/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 292:F4_CORE/core_cmInstr.h **** 
 293:F4_CORE/core_cmInstr.h ****  */
 294:F4_CORE/core_cmInstr.h **** #define __CLREX                           __clrex
 295:F4_CORE/core_cmInstr.h **** 
 296:F4_CORE/core_cmInstr.h **** 
 297:F4_CORE/core_cmInstr.h **** /** \brief  Signed Saturate
ARM GAS  /tmp/ccuRC8e3.s 			page 12


 298:F4_CORE/core_cmInstr.h **** 
 299:F4_CORE/core_cmInstr.h ****     This function saturates a signed value.
 300:F4_CORE/core_cmInstr.h **** 
 301:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 302:F4_CORE/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 303:F4_CORE/core_cmInstr.h ****     \return             Saturated value
 304:F4_CORE/core_cmInstr.h ****  */
 305:F4_CORE/core_cmInstr.h **** #define __SSAT                            __ssat
 306:F4_CORE/core_cmInstr.h **** 
 307:F4_CORE/core_cmInstr.h **** 
 308:F4_CORE/core_cmInstr.h **** /** \brief  Unsigned Saturate
 309:F4_CORE/core_cmInstr.h **** 
 310:F4_CORE/core_cmInstr.h ****     This function saturates an unsigned value.
 311:F4_CORE/core_cmInstr.h **** 
 312:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 313:F4_CORE/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 314:F4_CORE/core_cmInstr.h ****     \return             Saturated value
 315:F4_CORE/core_cmInstr.h ****  */
 316:F4_CORE/core_cmInstr.h **** #define __USAT                            __usat
 317:F4_CORE/core_cmInstr.h **** 
 318:F4_CORE/core_cmInstr.h **** 
 319:F4_CORE/core_cmInstr.h **** /** \brief  Rotate Right with Extend (32 bit)
 320:F4_CORE/core_cmInstr.h **** 
 321:F4_CORE/core_cmInstr.h ****     This function moves each bit of a bitstring right by one bit.
 322:F4_CORE/core_cmInstr.h ****     The carry input is shifted in at the left end of the bitstring.
 323:F4_CORE/core_cmInstr.h **** 
 324:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to rotate
 325:F4_CORE/core_cmInstr.h ****     \return               Rotated value
 326:F4_CORE/core_cmInstr.h ****  */
 327:F4_CORE/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 328:F4_CORE/core_cmInstr.h **** __attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value)
 329:F4_CORE/core_cmInstr.h **** {
 330:F4_CORE/core_cmInstr.h ****   rrx r0, r0
 331:F4_CORE/core_cmInstr.h ****   bx lr
 332:F4_CORE/core_cmInstr.h **** }
 333:F4_CORE/core_cmInstr.h **** #endif
 334:F4_CORE/core_cmInstr.h **** 
 335:F4_CORE/core_cmInstr.h **** 
 336:F4_CORE/core_cmInstr.h **** /** \brief  LDRT Unprivileged (8 bit)
 337:F4_CORE/core_cmInstr.h **** 
 338:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 8 bit value.
 339:F4_CORE/core_cmInstr.h **** 
 340:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 341:F4_CORE/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 342:F4_CORE/core_cmInstr.h ****  */
 343:F4_CORE/core_cmInstr.h **** #define __LDRBT(ptr)                      ((uint8_t )  __ldrt(ptr))
 344:F4_CORE/core_cmInstr.h **** 
 345:F4_CORE/core_cmInstr.h **** 
 346:F4_CORE/core_cmInstr.h **** /** \brief  LDRT Unprivileged (16 bit)
 347:F4_CORE/core_cmInstr.h **** 
 348:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 16 bit values.
 349:F4_CORE/core_cmInstr.h **** 
 350:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 351:F4_CORE/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 352:F4_CORE/core_cmInstr.h ****  */
 353:F4_CORE/core_cmInstr.h **** #define __LDRHT(ptr)                      ((uint16_t)  __ldrt(ptr))
 354:F4_CORE/core_cmInstr.h **** 
ARM GAS  /tmp/ccuRC8e3.s 			page 13


 355:F4_CORE/core_cmInstr.h **** 
 356:F4_CORE/core_cmInstr.h **** /** \brief  LDRT Unprivileged (32 bit)
 357:F4_CORE/core_cmInstr.h **** 
 358:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 32 bit values.
 359:F4_CORE/core_cmInstr.h **** 
 360:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 361:F4_CORE/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 362:F4_CORE/core_cmInstr.h ****  */
 363:F4_CORE/core_cmInstr.h **** #define __LDRT(ptr)                       ((uint32_t ) __ldrt(ptr))
 364:F4_CORE/core_cmInstr.h **** 
 365:F4_CORE/core_cmInstr.h **** 
 366:F4_CORE/core_cmInstr.h **** /** \brief  STRT Unprivileged (8 bit)
 367:F4_CORE/core_cmInstr.h **** 
 368:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 8 bit values.
 369:F4_CORE/core_cmInstr.h **** 
 370:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 371:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 372:F4_CORE/core_cmInstr.h ****  */
 373:F4_CORE/core_cmInstr.h **** #define __STRBT(value, ptr)               __strt(value, ptr)
 374:F4_CORE/core_cmInstr.h **** 
 375:F4_CORE/core_cmInstr.h **** 
 376:F4_CORE/core_cmInstr.h **** /** \brief  STRT Unprivileged (16 bit)
 377:F4_CORE/core_cmInstr.h **** 
 378:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 16 bit values.
 379:F4_CORE/core_cmInstr.h **** 
 380:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 381:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 382:F4_CORE/core_cmInstr.h ****  */
 383:F4_CORE/core_cmInstr.h **** #define __STRHT(value, ptr)               __strt(value, ptr)
 384:F4_CORE/core_cmInstr.h **** 
 385:F4_CORE/core_cmInstr.h **** 
 386:F4_CORE/core_cmInstr.h **** /** \brief  STRT Unprivileged (32 bit)
 387:F4_CORE/core_cmInstr.h **** 
 388:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 32 bit values.
 389:F4_CORE/core_cmInstr.h **** 
 390:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 391:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 392:F4_CORE/core_cmInstr.h ****  */
 393:F4_CORE/core_cmInstr.h **** #define __STRT(value, ptr)                __strt(value, ptr)
 394:F4_CORE/core_cmInstr.h **** 
 395:F4_CORE/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300) */
 396:F4_CORE/core_cmInstr.h **** 
 397:F4_CORE/core_cmInstr.h **** 
 398:F4_CORE/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 399:F4_CORE/core_cmInstr.h **** /* GNU gcc specific functions */
 400:F4_CORE/core_cmInstr.h **** 
 401:F4_CORE/core_cmInstr.h **** /* Define macros for porting to both thumb1 and thumb2.
 402:F4_CORE/core_cmInstr.h ****  * For thumb1, use low register (r0-r7), specified by constrant "l"
 403:F4_CORE/core_cmInstr.h ****  * Otherwise, use general registers, specified by constrant "r" */
 404:F4_CORE/core_cmInstr.h **** #if defined (__thumb__) && !defined (__thumb2__)
 405:F4_CORE/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 406:F4_CORE/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 407:F4_CORE/core_cmInstr.h **** #else
 408:F4_CORE/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 409:F4_CORE/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 410:F4_CORE/core_cmInstr.h **** #endif
 411:F4_CORE/core_cmInstr.h **** 
ARM GAS  /tmp/ccuRC8e3.s 			page 14


 412:F4_CORE/core_cmInstr.h **** /** \brief  No Operation
 413:F4_CORE/core_cmInstr.h **** 
 414:F4_CORE/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 415:F4_CORE/core_cmInstr.h ****  */
 416:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 417:F4_CORE/core_cmInstr.h **** {
 418:F4_CORE/core_cmInstr.h ****   __ASM volatile ("nop");
 419:F4_CORE/core_cmInstr.h **** }
 420:F4_CORE/core_cmInstr.h **** 
 421:F4_CORE/core_cmInstr.h **** 
 422:F4_CORE/core_cmInstr.h **** /** \brief  Wait For Interrupt
 423:F4_CORE/core_cmInstr.h **** 
 424:F4_CORE/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 425:F4_CORE/core_cmInstr.h ****     until one of a number of events occurs.
 426:F4_CORE/core_cmInstr.h ****  */
 427:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 428:F4_CORE/core_cmInstr.h **** {
 429:F4_CORE/core_cmInstr.h ****   __ASM volatile ("wfi");
 430:F4_CORE/core_cmInstr.h **** }
 431:F4_CORE/core_cmInstr.h **** 
 432:F4_CORE/core_cmInstr.h **** 
 433:F4_CORE/core_cmInstr.h **** /** \brief  Wait For Event
 434:F4_CORE/core_cmInstr.h **** 
 435:F4_CORE/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 436:F4_CORE/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 437:F4_CORE/core_cmInstr.h ****  */
 438:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 439:F4_CORE/core_cmInstr.h **** {
 440:F4_CORE/core_cmInstr.h ****   __ASM volatile ("wfe");
 441:F4_CORE/core_cmInstr.h **** }
 442:F4_CORE/core_cmInstr.h **** 
 443:F4_CORE/core_cmInstr.h **** 
 444:F4_CORE/core_cmInstr.h **** /** \brief  Send Event
 445:F4_CORE/core_cmInstr.h **** 
 446:F4_CORE/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 447:F4_CORE/core_cmInstr.h ****  */
 448:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 449:F4_CORE/core_cmInstr.h **** {
 450:F4_CORE/core_cmInstr.h ****   __ASM volatile ("sev");
 451:F4_CORE/core_cmInstr.h **** }
 452:F4_CORE/core_cmInstr.h **** 
 453:F4_CORE/core_cmInstr.h **** 
 454:F4_CORE/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
 455:F4_CORE/core_cmInstr.h **** 
 456:F4_CORE/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
 457:F4_CORE/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
 458:F4_CORE/core_cmInstr.h ****     memory, after the instruction has been completed.
 459:F4_CORE/core_cmInstr.h ****  */
 460:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 461:F4_CORE/core_cmInstr.h **** {
 462:F4_CORE/core_cmInstr.h ****   __ASM volatile ("isb 0xF":::"memory");
 463:F4_CORE/core_cmInstr.h **** }
 464:F4_CORE/core_cmInstr.h **** 
 465:F4_CORE/core_cmInstr.h **** 
 466:F4_CORE/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
 467:F4_CORE/core_cmInstr.h **** 
 468:F4_CORE/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
ARM GAS  /tmp/ccuRC8e3.s 			page 15


 469:F4_CORE/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 470:F4_CORE/core_cmInstr.h ****  */
 471:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 472:F4_CORE/core_cmInstr.h **** {
 473:F4_CORE/core_cmInstr.h ****   __ASM volatile ("dsb 0xF":::"memory");
 474:F4_CORE/core_cmInstr.h **** }
 475:F4_CORE/core_cmInstr.h **** 
 476:F4_CORE/core_cmInstr.h **** 
 477:F4_CORE/core_cmInstr.h **** /** \brief  Data Memory Barrier
 478:F4_CORE/core_cmInstr.h **** 
 479:F4_CORE/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 480:F4_CORE/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 481:F4_CORE/core_cmInstr.h ****  */
 482:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 483:F4_CORE/core_cmInstr.h **** {
 484:F4_CORE/core_cmInstr.h ****   __ASM volatile ("dmb 0xF":::"memory");
 485:F4_CORE/core_cmInstr.h **** }
 486:F4_CORE/core_cmInstr.h **** 
 487:F4_CORE/core_cmInstr.h **** 
 488:F4_CORE/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 489:F4_CORE/core_cmInstr.h **** 
 490:F4_CORE/core_cmInstr.h ****     This function reverses the byte order in integer value.
 491:F4_CORE/core_cmInstr.h **** 
 492:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 493:F4_CORE/core_cmInstr.h ****     \return               Reversed value
 494:F4_CORE/core_cmInstr.h ****  */
 495:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 171              		.loc 2 495 57 is_stmt 1 view .LVU51
 172              	.LBB19:
 496:F4_CORE/core_cmInstr.h **** {
 497:F4_CORE/core_cmInstr.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 498:F4_CORE/core_cmInstr.h ****   return __builtin_bswap32(value);
 173              		.loc 2 498 3 view .LVU52
 174              		.loc 2 498 10 is_stmt 0 view .LVU53
 175 0076 1BBA     		rev	r3, r3
 176              	.LVL18:
 177              		.loc 2 498 10 view .LVU54
 178              	.LBE19:
 179              	.LBE18:
 146:FWLIB/src/stm32f4xx_hash_md5.c ****     outputaddr+=4;
 180              		.loc 1 146 31 view .LVU55
 181 0078 3360     		str	r3, [r6]
 147:FWLIB/src/stm32f4xx_hash_md5.c ****     *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[1]);
 182              		.loc 1 147 5 is_stmt 1 view .LVU56
 183              	.LVL19:
 148:FWLIB/src/stm32f4xx_hash_md5.c ****     outputaddr+=4;
 184              		.loc 1 148 5 view .LVU57
 148:FWLIB/src/stm32f4xx_hash_md5.c ****     outputaddr+=4;
 185              		.loc 1 148 33 is_stmt 0 view .LVU58
 186 007a 039B     		ldr	r3, [sp, #12]
 187              	.LVL20:
 188              	.LBB20:
 189              	.LBI20:
 495:F4_CORE/core_cmInstr.h **** {
 190              		.loc 2 495 57 is_stmt 1 view .LVU59
 191              	.LBB21:
 192              		.loc 2 498 3 view .LVU60
ARM GAS  /tmp/ccuRC8e3.s 			page 16


 193              		.loc 2 498 10 is_stmt 0 view .LVU61
 194 007c 1BBA     		rev	r3, r3
 195              	.LVL21:
 196              		.loc 2 498 10 view .LVU62
 197              	.LBE21:
 198              	.LBE20:
 148:FWLIB/src/stm32f4xx_hash_md5.c ****     outputaddr+=4;
 199              		.loc 1 148 31 view .LVU63
 200 007e 7360     		str	r3, [r6, #4]
 149:FWLIB/src/stm32f4xx_hash_md5.c ****     *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[2]);
 201              		.loc 1 149 5 is_stmt 1 view .LVU64
 202              	.LVL22:
 150:FWLIB/src/stm32f4xx_hash_md5.c ****     outputaddr+=4;
 203              		.loc 1 150 5 view .LVU65
 150:FWLIB/src/stm32f4xx_hash_md5.c ****     outputaddr+=4;
 204              		.loc 1 150 33 is_stmt 0 view .LVU66
 205 0080 049B     		ldr	r3, [sp, #16]
 206              	.LVL23:
 207              	.LBB22:
 208              	.LBI22:
 495:F4_CORE/core_cmInstr.h **** {
 209              		.loc 2 495 57 is_stmt 1 view .LVU67
 210              	.LBB23:
 211              		.loc 2 498 3 view .LVU68
 212              		.loc 2 498 10 is_stmt 0 view .LVU69
 213 0082 1BBA     		rev	r3, r3
 214              	.LVL24:
 215              		.loc 2 498 10 view .LVU70
 216              	.LBE23:
 217              	.LBE22:
 150:FWLIB/src/stm32f4xx_hash_md5.c ****     outputaddr+=4;
 218              		.loc 1 150 31 view .LVU71
 219 0084 B360     		str	r3, [r6, #8]
 151:FWLIB/src/stm32f4xx_hash_md5.c ****     *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[3]);
 220              		.loc 1 151 5 is_stmt 1 view .LVU72
 221              	.LVL25:
 152:FWLIB/src/stm32f4xx_hash_md5.c ****   }
 222              		.loc 1 152 5 view .LVU73
 152:FWLIB/src/stm32f4xx_hash_md5.c ****   }
 223              		.loc 1 152 33 is_stmt 0 view .LVU74
 224 0086 059B     		ldr	r3, [sp, #20]
 225              	.LVL26:
 226              	.LBB24:
 227              	.LBI24:
 495:F4_CORE/core_cmInstr.h **** {
 228              		.loc 2 495 57 is_stmt 1 view .LVU75
 229              	.LBB25:
 230              		.loc 2 498 3 view .LVU76
 231              		.loc 2 498 10 is_stmt 0 view .LVU77
 232 0088 1BBA     		rev	r3, r3
 233              	.LVL27:
 234              		.loc 2 498 10 view .LVU78
 235              	.LBE25:
 236              	.LBE24:
 152:FWLIB/src/stm32f4xx_hash_md5.c ****   }
 237              		.loc 1 152 31 view .LVU79
 238 008a F360     		str	r3, [r6, #12]
ARM GAS  /tmp/ccuRC8e3.s 			page 17


 101:FWLIB/src/stm32f4xx_hash_md5.c ****   uint32_t inputaddr  = (uint32_t)Input;
 239              		.loc 1 101 15 view .LVU80
 240 008c 0120     		movs	r0, #1
 241 008e ECE7     		b	.L6
 242              		.cfi_endproc
 243              	.LFE123:
 245              		.section	.text.HMAC_MD5,"ax",%progbits
 246              		.align	1
 247              		.global	HMAC_MD5
 248              		.syntax unified
 249              		.thumb
 250              		.thumb_func
 251              		.fpu fpv4-sp-d16
 253              	HMAC_MD5:
 254              	.LVL28:
 255              	.LFB124:
 156:FWLIB/src/stm32f4xx_hash_md5.c **** 
 157:FWLIB/src/stm32f4xx_hash_md5.c **** /**
 158:FWLIB/src/stm32f4xx_hash_md5.c ****   * @brief  Compute the HMAC MD5 digest.
 159:FWLIB/src/stm32f4xx_hash_md5.c ****   * @param  Key: pointer to the Key used for HMAC.
 160:FWLIB/src/stm32f4xx_hash_md5.c ****   * @param  Keylen: length of the Key used for HMAC.
 161:FWLIB/src/stm32f4xx_hash_md5.c ****   * @param  Input: pointer to the Input buffer to be treated.
 162:FWLIB/src/stm32f4xx_hash_md5.c ****   * @param  Ilen: length of the Input buffer.
 163:FWLIB/src/stm32f4xx_hash_md5.c ****   * @param  Output: the returned digest  
 164:FWLIB/src/stm32f4xx_hash_md5.c ****   * @retval An ErrorStatus enumeration value:
 165:FWLIB/src/stm32f4xx_hash_md5.c ****   *          - SUCCESS: digest computation done
 166:FWLIB/src/stm32f4xx_hash_md5.c ****   *          - ERROR: digest computation failed
 167:FWLIB/src/stm32f4xx_hash_md5.c ****   */
 168:FWLIB/src/stm32f4xx_hash_md5.c **** ErrorStatus HMAC_MD5(uint8_t *Key, uint32_t Keylen, uint8_t *Input, 
 169:FWLIB/src/stm32f4xx_hash_md5.c ****                      uint32_t Ilen, uint8_t Output[16])
 170:FWLIB/src/stm32f4xx_hash_md5.c **** {
 256              		.loc 1 170 1 is_stmt 1 view -0
 257              		.cfi_startproc
 258              		@ args = 4, pretend = 0, frame = 56
 259              		@ frame_needed = 0, uses_anonymous_args = 0
 260              		.loc 1 170 1 is_stmt 0 view .LVU82
 261 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 262              	.LCFI4:
 263              		.cfi_def_cfa_offset 28
 264              		.cfi_offset 4, -28
 265              		.cfi_offset 5, -24
 266              		.cfi_offset 6, -20
 267              		.cfi_offset 7, -16
 268              		.cfi_offset 8, -12
 269              		.cfi_offset 9, -8
 270              		.cfi_offset 14, -4
 271 0004 8FB0     		sub	sp, sp, #60
 272              	.LCFI5:
 273              		.cfi_def_cfa_offset 88
 274 0006 8146     		mov	r9, r0
 275 0008 0D46     		mov	r5, r1
 276 000a 1F46     		mov	r7, r3
 171:FWLIB/src/stm32f4xx_hash_md5.c ****   HASH_InitTypeDef MD5_HASH_InitStructure;
 277              		.loc 1 171 3 is_stmt 1 view .LVU83
 172:FWLIB/src/stm32f4xx_hash_md5.c ****   HASH_MsgDigest MD5_MessageDigest;
 278              		.loc 1 172 3 view .LVU84
 173:FWLIB/src/stm32f4xx_hash_md5.c ****   __IO uint16_t nbvalidbitsdata = 0;
ARM GAS  /tmp/ccuRC8e3.s 			page 18


 279              		.loc 1 173 3 view .LVU85
 280              		.loc 1 173 17 is_stmt 0 view .LVU86
 281 000c 0023     		movs	r3, #0
 282              	.LVL29:
 283              		.loc 1 173 17 view .LVU87
 284 000e ADF80630 		strh	r3, [sp, #6]	@ movhi
 174:FWLIB/src/stm32f4xx_hash_md5.c ****   __IO uint16_t nbvalidbitskey = 0;
 285              		.loc 1 174 3 is_stmt 1 view .LVU88
 286              		.loc 1 174 17 is_stmt 0 view .LVU89
 287 0012 ADF80430 		strh	r3, [sp, #4]	@ movhi
 175:FWLIB/src/stm32f4xx_hash_md5.c ****   uint32_t i = 0;
 288              		.loc 1 175 3 is_stmt 1 view .LVU90
 289              	.LVL30:
 176:FWLIB/src/stm32f4xx_hash_md5.c ****   __IO uint32_t counter = 0;
 290              		.loc 1 176 3 view .LVU91
 291              		.loc 1 176 17 is_stmt 0 view .LVU92
 292 0016 0093     		str	r3, [sp]
 177:FWLIB/src/stm32f4xx_hash_md5.c ****   uint32_t busystatus = 0;
 293              		.loc 1 177 3 is_stmt 1 view .LVU93
 294              	.LVL31:
 178:FWLIB/src/stm32f4xx_hash_md5.c ****   ErrorStatus status = SUCCESS;
 295              		.loc 1 178 3 view .LVU94
 179:FWLIB/src/stm32f4xx_hash_md5.c ****   uint32_t keyaddr    = (uint32_t)Key;
 296              		.loc 1 179 3 view .LVU95
 297              		.loc 1 179 12 is_stmt 0 view .LVU96
 298 0018 8046     		mov	r8, r0
 299              	.LVL32:
 180:FWLIB/src/stm32f4xx_hash_md5.c ****   uint32_t inputaddr  = (uint32_t)Input;
 300              		.loc 1 180 3 is_stmt 1 view .LVU97
 301              		.loc 1 180 12 is_stmt 0 view .LVU98
 302 001a 1646     		mov	r6, r2
 303              	.LVL33:
 181:FWLIB/src/stm32f4xx_hash_md5.c ****   uint32_t outputaddr = (uint32_t)Output;
 304              		.loc 1 181 3 is_stmt 1 view .LVU99
 182:FWLIB/src/stm32f4xx_hash_md5.c **** 
 183:FWLIB/src/stm32f4xx_hash_md5.c ****   /* Number of valid bits in last word of the Input data */
 184:FWLIB/src/stm32f4xx_hash_md5.c ****   nbvalidbitsdata = 8 * (Ilen % 4);
 305              		.loc 1 184 3 view .LVU100
 306              		.loc 1 184 19 is_stmt 0 view .LVU101
 307 001c 07F00303 		and	r3, r7, #3
 308 0020 DB00     		lsls	r3, r3, #3
 309 0022 ADF80630 		strh	r3, [sp, #6]	@ movhi
 185:FWLIB/src/stm32f4xx_hash_md5.c **** 
 186:FWLIB/src/stm32f4xx_hash_md5.c ****   /* Number of valid bits in last word of the Key */
 187:FWLIB/src/stm32f4xx_hash_md5.c ****   nbvalidbitskey = 8 * (Keylen % 4);
 310              		.loc 1 187 3 is_stmt 1 view .LVU102
 311              		.loc 1 187 18 is_stmt 0 view .LVU103
 312 0026 01F00303 		and	r3, r1, #3
 313 002a DB00     		lsls	r3, r3, #3
 314 002c ADF80430 		strh	r3, [sp, #4]	@ movhi
 188:FWLIB/src/stm32f4xx_hash_md5.c ****    
 189:FWLIB/src/stm32f4xx_hash_md5.c ****   /* HASH peripheral initialization */
 190:FWLIB/src/stm32f4xx_hash_md5.c ****   HASH_DeInit();
 315              		.loc 1 190 3 is_stmt 1 view .LVU104
 316 0030 FFF7FEFF 		bl	HASH_DeInit
 317              	.LVL34:
 191:FWLIB/src/stm32f4xx_hash_md5.c **** 
ARM GAS  /tmp/ccuRC8e3.s 			page 19


 192:FWLIB/src/stm32f4xx_hash_md5.c ****   /* HASH Configuration */
 193:FWLIB/src/stm32f4xx_hash_md5.c ****   MD5_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_MD5;
 318              		.loc 1 193 3 view .LVU105
 319              		.loc 1 193 45 is_stmt 0 view .LVU106
 320 0034 8023     		movs	r3, #128
 321 0036 0A93     		str	r3, [sp, #40]
 194:FWLIB/src/stm32f4xx_hash_md5.c ****   MD5_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
 322              		.loc 1 194 3 is_stmt 1 view .LVU107
 323              		.loc 1 194 40 is_stmt 0 view .LVU108
 324 0038 4023     		movs	r3, #64
 325 003a 0B93     		str	r3, [sp, #44]
 195:FWLIB/src/stm32f4xx_hash_md5.c ****   MD5_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 326              		.loc 1 195 3 is_stmt 1 view .LVU109
 327              		.loc 1 195 40 is_stmt 0 view .LVU110
 328 003c 2023     		movs	r3, #32
 329 003e 0C93     		str	r3, [sp, #48]
 196:FWLIB/src/stm32f4xx_hash_md5.c ****   if(Keylen > 64)
 330              		.loc 1 196 3 is_stmt 1 view .LVU111
 331              		.loc 1 196 5 is_stmt 0 view .LVU112
 332 0040 402D     		cmp	r5, #64
 333 0042 12D9     		bls	.L12
 197:FWLIB/src/stm32f4xx_hash_md5.c ****   {
 198:FWLIB/src/stm32f4xx_hash_md5.c ****     /* HMAC long Key */
 199:FWLIB/src/stm32f4xx_hash_md5.c ****     MD5_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_LongKey;
 334              		.loc 1 199 5 is_stmt 1 view .LVU113
 335              		.loc 1 199 45 is_stmt 0 view .LVU114
 336 0044 4FF48033 		mov	r3, #65536
 337 0048 0D93     		str	r3, [sp, #52]
 338              	.L13:
 200:FWLIB/src/stm32f4xx_hash_md5.c ****   }
 201:FWLIB/src/stm32f4xx_hash_md5.c ****   else
 202:FWLIB/src/stm32f4xx_hash_md5.c ****   {
 203:FWLIB/src/stm32f4xx_hash_md5.c ****     /* HMAC short Key */
 204:FWLIB/src/stm32f4xx_hash_md5.c ****     MD5_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_ShortKey;
 205:FWLIB/src/stm32f4xx_hash_md5.c ****   }
 206:FWLIB/src/stm32f4xx_hash_md5.c ****   HASH_Init(&MD5_HASH_InitStructure);
 339              		.loc 1 206 3 is_stmt 1 view .LVU115
 340 004a 0AA8     		add	r0, sp, #40
 341 004c FFF7FEFF 		bl	HASH_Init
 342              	.LVL35:
 207:FWLIB/src/stm32f4xx_hash_md5.c **** 
 208:FWLIB/src/stm32f4xx_hash_md5.c ****   /* Configure the number of valid bits in last word of the Key */
 209:FWLIB/src/stm32f4xx_hash_md5.c ****   HASH_SetLastWordValidBitsNbr(nbvalidbitskey);
 343              		.loc 1 209 3 view .LVU116
 344 0050 BDF80400 		ldrh	r0, [sp, #4]
 345 0054 FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
 346              	.LVL36:
 210:FWLIB/src/stm32f4xx_hash_md5.c **** 
 211:FWLIB/src/stm32f4xx_hash_md5.c ****   /* Write the Key */
 212:FWLIB/src/stm32f4xx_hash_md5.c ****   for(i=0; i<Keylen; i+=4)
 347              		.loc 1 212 3 view .LVU117
 348              		.loc 1 212 8 is_stmt 0 view .LVU118
 349 0058 0024     		movs	r4, #0
 350              	.LVL37:
 351              	.L14:
 352              		.loc 1 212 3 discriminator 1 view .LVU119
 353 005a AC42     		cmp	r4, r5
ARM GAS  /tmp/ccuRC8e3.s 			page 20


 354 005c 08D2     		bcs	.L31
 213:FWLIB/src/stm32f4xx_hash_md5.c ****   {
 214:FWLIB/src/stm32f4xx_hash_md5.c ****     HASH_DataIn(*(uint32_t*)keyaddr);
 355              		.loc 1 214 5 is_stmt 1 discriminator 3 view .LVU120
 356 005e 59F8040B 		ldr	r0, [r9], #4
 357              	.LVL38:
 358              		.loc 1 214 5 is_stmt 0 discriminator 3 view .LVU121
 359 0062 FFF7FEFF 		bl	HASH_DataIn
 360              	.LVL39:
 215:FWLIB/src/stm32f4xx_hash_md5.c ****     keyaddr+=4;
 361              		.loc 1 215 5 is_stmt 1 discriminator 3 view .LVU122
 212:FWLIB/src/stm32f4xx_hash_md5.c ****   {
 362              		.loc 1 212 23 is_stmt 0 discriminator 3 view .LVU123
 363 0066 0434     		adds	r4, r4, #4
 364              	.LVL40:
 212:FWLIB/src/stm32f4xx_hash_md5.c ****   {
 365              		.loc 1 212 23 discriminator 3 view .LVU124
 366 0068 F7E7     		b	.L14
 367              	.LVL41:
 368              	.L12:
 204:FWLIB/src/stm32f4xx_hash_md5.c ****   }
 369              		.loc 1 204 5 is_stmt 1 view .LVU125
 204:FWLIB/src/stm32f4xx_hash_md5.c ****   }
 370              		.loc 1 204 45 is_stmt 0 view .LVU126
 371 006a 0023     		movs	r3, #0
 372 006c 0D93     		str	r3, [sp, #52]
 373 006e ECE7     		b	.L13
 374              	.LVL42:
 375              	.L31:
 216:FWLIB/src/stm32f4xx_hash_md5.c ****   }
 217:FWLIB/src/stm32f4xx_hash_md5.c ****   
 218:FWLIB/src/stm32f4xx_hash_md5.c ****   /* Start the HASH processor */
 219:FWLIB/src/stm32f4xx_hash_md5.c ****   HASH_StartDigest();
 376              		.loc 1 219 3 is_stmt 1 view .LVU127
 377 0070 FFF7FEFF 		bl	HASH_StartDigest
 378              	.LVL43:
 379              	.L17:
 220:FWLIB/src/stm32f4xx_hash_md5.c **** 
 221:FWLIB/src/stm32f4xx_hash_md5.c ****   /* wait until the Busy flag is RESET */
 222:FWLIB/src/stm32f4xx_hash_md5.c ****   do
 380              		.loc 1 222 3 discriminator 2 view .LVU128
 223:FWLIB/src/stm32f4xx_hash_md5.c ****   {
 224:FWLIB/src/stm32f4xx_hash_md5.c ****     busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 381              		.loc 1 224 5 discriminator 2 view .LVU129
 382              		.loc 1 224 18 is_stmt 0 discriminator 2 view .LVU130
 383 0074 0820     		movs	r0, #8
 384 0076 FFF7FEFF 		bl	HASH_GetFlagStatus
 385              	.LVL44:
 386              		.loc 1 224 16 discriminator 2 view .LVU131
 387 007a 0446     		mov	r4, r0
 388              	.LVL45:
 225:FWLIB/src/stm32f4xx_hash_md5.c ****     counter++;
 389              		.loc 1 225 5 is_stmt 1 discriminator 2 view .LVU132
 390              		.loc 1 225 12 is_stmt 0 discriminator 2 view .LVU133
 391 007c 009B     		ldr	r3, [sp]
 392 007e 0133     		adds	r3, r3, #1
 393 0080 0093     		str	r3, [sp]
ARM GAS  /tmp/ccuRC8e3.s 			page 21


 226:FWLIB/src/stm32f4xx_hash_md5.c ****   }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 394              		.loc 1 226 20 discriminator 2 view .LVU134
 395 0082 009B     		ldr	r3, [sp]
 396              		.loc 1 226 3 discriminator 2 view .LVU135
 397 0084 B3F5803F 		cmp	r3, #65536
 398 0088 01D0     		beq	.L16
 399              		.loc 1 226 40 discriminator 1 view .LVU136
 400 008a 0028     		cmp	r0, #0
 401 008c F2D1     		bne	.L17
 402              	.L16:
 227:FWLIB/src/stm32f4xx_hash_md5.c **** 
 228:FWLIB/src/stm32f4xx_hash_md5.c ****   if (busystatus != RESET)
 403              		.loc 1 228 3 is_stmt 1 view .LVU137
 404              		.loc 1 228 6 is_stmt 0 view .LVU138
 405 008e 1CB1     		cbz	r4, .L32
 229:FWLIB/src/stm32f4xx_hash_md5.c ****   {
 230:FWLIB/src/stm32f4xx_hash_md5.c ****      status = ERROR;
 406              		.loc 1 230 13 view .LVU139
 407 0090 0020     		movs	r0, #0
 408              	.LVL46:
 409              	.L18:
 231:FWLIB/src/stm32f4xx_hash_md5.c ****   }
 232:FWLIB/src/stm32f4xx_hash_md5.c ****   else
 233:FWLIB/src/stm32f4xx_hash_md5.c ****   {
 234:FWLIB/src/stm32f4xx_hash_md5.c ****     /* Configure the number of valid bits in last word of the Input data */
 235:FWLIB/src/stm32f4xx_hash_md5.c ****     HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
 236:FWLIB/src/stm32f4xx_hash_md5.c **** 
 237:FWLIB/src/stm32f4xx_hash_md5.c ****     /* Write the Input block in the IN FIFO */
 238:FWLIB/src/stm32f4xx_hash_md5.c ****     for(i=0; i<Ilen; i+=4)
 239:FWLIB/src/stm32f4xx_hash_md5.c ****     {
 240:FWLIB/src/stm32f4xx_hash_md5.c ****       HASH_DataIn(*(uint32_t*)inputaddr);
 241:FWLIB/src/stm32f4xx_hash_md5.c ****       inputaddr+=4;
 242:FWLIB/src/stm32f4xx_hash_md5.c ****     }
 243:FWLIB/src/stm32f4xx_hash_md5.c **** 
 244:FWLIB/src/stm32f4xx_hash_md5.c ****     /* Start the HASH processor */
 245:FWLIB/src/stm32f4xx_hash_md5.c ****     HASH_StartDigest();
 246:FWLIB/src/stm32f4xx_hash_md5.c **** 
 247:FWLIB/src/stm32f4xx_hash_md5.c ****     /* wait until the Busy flag is RESET */
 248:FWLIB/src/stm32f4xx_hash_md5.c ****     counter =0;
 249:FWLIB/src/stm32f4xx_hash_md5.c ****     do
 250:FWLIB/src/stm32f4xx_hash_md5.c ****     {
 251:FWLIB/src/stm32f4xx_hash_md5.c ****        busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 252:FWLIB/src/stm32f4xx_hash_md5.c ****        counter++;
 253:FWLIB/src/stm32f4xx_hash_md5.c ****     }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 254:FWLIB/src/stm32f4xx_hash_md5.c **** 
 255:FWLIB/src/stm32f4xx_hash_md5.c ****     if (busystatus != RESET)
 256:FWLIB/src/stm32f4xx_hash_md5.c ****     {
 257:FWLIB/src/stm32f4xx_hash_md5.c ****       status = ERROR;
 258:FWLIB/src/stm32f4xx_hash_md5.c ****     }
 259:FWLIB/src/stm32f4xx_hash_md5.c ****     else
 260:FWLIB/src/stm32f4xx_hash_md5.c ****     {  
 261:FWLIB/src/stm32f4xx_hash_md5.c ****       /* Configure the number of valid bits in last word of the Key */
 262:FWLIB/src/stm32f4xx_hash_md5.c ****       HASH_SetLastWordValidBitsNbr(nbvalidbitskey);
 263:FWLIB/src/stm32f4xx_hash_md5.c **** 
 264:FWLIB/src/stm32f4xx_hash_md5.c ****       /* Write the Key */
 265:FWLIB/src/stm32f4xx_hash_md5.c ****       keyaddr = (uint32_t)Key;
 266:FWLIB/src/stm32f4xx_hash_md5.c ****       for(i=0; i<Keylen; i+=4)
ARM GAS  /tmp/ccuRC8e3.s 			page 22


 267:FWLIB/src/stm32f4xx_hash_md5.c ****       {
 268:FWLIB/src/stm32f4xx_hash_md5.c ****         HASH_DataIn(*(uint32_t*)keyaddr);
 269:FWLIB/src/stm32f4xx_hash_md5.c ****         keyaddr+=4;
 270:FWLIB/src/stm32f4xx_hash_md5.c ****       }
 271:FWLIB/src/stm32f4xx_hash_md5.c ****   
 272:FWLIB/src/stm32f4xx_hash_md5.c ****        /* Start the HASH processor */
 273:FWLIB/src/stm32f4xx_hash_md5.c ****        HASH_StartDigest();
 274:FWLIB/src/stm32f4xx_hash_md5.c **** 
 275:FWLIB/src/stm32f4xx_hash_md5.c ****        /* wait until the Busy flag is RESET */
 276:FWLIB/src/stm32f4xx_hash_md5.c ****        counter =0;
 277:FWLIB/src/stm32f4xx_hash_md5.c ****        do
 278:FWLIB/src/stm32f4xx_hash_md5.c ****        {
 279:FWLIB/src/stm32f4xx_hash_md5.c ****           busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 280:FWLIB/src/stm32f4xx_hash_md5.c ****           counter++;
 281:FWLIB/src/stm32f4xx_hash_md5.c ****       }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 282:FWLIB/src/stm32f4xx_hash_md5.c **** 
 283:FWLIB/src/stm32f4xx_hash_md5.c ****       if (busystatus != RESET)
 284:FWLIB/src/stm32f4xx_hash_md5.c ****       {
 285:FWLIB/src/stm32f4xx_hash_md5.c ****          status = ERROR;
 286:FWLIB/src/stm32f4xx_hash_md5.c ****       }
 287:FWLIB/src/stm32f4xx_hash_md5.c ****       else
 288:FWLIB/src/stm32f4xx_hash_md5.c ****       {
 289:FWLIB/src/stm32f4xx_hash_md5.c ****          /* Read the message digest */
 290:FWLIB/src/stm32f4xx_hash_md5.c ****          HASH_GetDigest(&MD5_MessageDigest);
 291:FWLIB/src/stm32f4xx_hash_md5.c ****          *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[0]);
 292:FWLIB/src/stm32f4xx_hash_md5.c ****          outputaddr+=4;
 293:FWLIB/src/stm32f4xx_hash_md5.c ****          *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[1]);
 294:FWLIB/src/stm32f4xx_hash_md5.c ****          outputaddr+=4;
 295:FWLIB/src/stm32f4xx_hash_md5.c ****          *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[2]);
 296:FWLIB/src/stm32f4xx_hash_md5.c ****          outputaddr+=4;
 297:FWLIB/src/stm32f4xx_hash_md5.c ****          *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[3]);
 298:FWLIB/src/stm32f4xx_hash_md5.c ****       }
 299:FWLIB/src/stm32f4xx_hash_md5.c ****     }
 300:FWLIB/src/stm32f4xx_hash_md5.c ****   }
 301:FWLIB/src/stm32f4xx_hash_md5.c ****   return status;  
 410              		.loc 1 301 3 is_stmt 1 view .LVU140
 302:FWLIB/src/stm32f4xx_hash_md5.c **** }
 411              		.loc 1 302 1 is_stmt 0 view .LVU141
 412 0092 0FB0     		add	sp, sp, #60
 413              	.LCFI6:
 414              		.cfi_remember_state
 415              		.cfi_def_cfa_offset 28
 416              		@ sp needed
 417 0094 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 418              	.LVL47:
 419              	.L32:
 420              	.LCFI7:
 421              		.cfi_restore_state
 235:FWLIB/src/stm32f4xx_hash_md5.c **** 
 422              		.loc 1 235 5 is_stmt 1 view .LVU142
 423 0098 BDF80600 		ldrh	r0, [sp, #6]
 424              	.LVL48:
 235:FWLIB/src/stm32f4xx_hash_md5.c **** 
 425              		.loc 1 235 5 is_stmt 0 view .LVU143
 426 009c FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
 427              	.LVL49:
 238:FWLIB/src/stm32f4xx_hash_md5.c ****     {
ARM GAS  /tmp/ccuRC8e3.s 			page 23


 428              		.loc 1 238 5 is_stmt 1 view .LVU144
 429              	.L19:
 238:FWLIB/src/stm32f4xx_hash_md5.c ****     {
 430              		.loc 1 238 5 is_stmt 0 discriminator 1 view .LVU145
 431 00a0 BC42     		cmp	r4, r7
 432 00a2 05D2     		bcs	.L33
 240:FWLIB/src/stm32f4xx_hash_md5.c ****       inputaddr+=4;
 433              		.loc 1 240 7 is_stmt 1 discriminator 3 view .LVU146
 434 00a4 56F8040B 		ldr	r0, [r6], #4
 435              	.LVL50:
 240:FWLIB/src/stm32f4xx_hash_md5.c ****       inputaddr+=4;
 436              		.loc 1 240 7 is_stmt 0 discriminator 3 view .LVU147
 437 00a8 FFF7FEFF 		bl	HASH_DataIn
 438              	.LVL51:
 241:FWLIB/src/stm32f4xx_hash_md5.c ****     }
 439              		.loc 1 241 7 is_stmt 1 discriminator 3 view .LVU148
 238:FWLIB/src/stm32f4xx_hash_md5.c ****     {
 440              		.loc 1 238 23 is_stmt 0 discriminator 3 view .LVU149
 441 00ac 0434     		adds	r4, r4, #4
 442              	.LVL52:
 238:FWLIB/src/stm32f4xx_hash_md5.c ****     {
 443              		.loc 1 238 23 discriminator 3 view .LVU150
 444 00ae F7E7     		b	.L19
 445              	.L33:
 245:FWLIB/src/stm32f4xx_hash_md5.c **** 
 446              		.loc 1 245 5 is_stmt 1 view .LVU151
 447 00b0 FFF7FEFF 		bl	HASH_StartDigest
 448              	.LVL53:
 248:FWLIB/src/stm32f4xx_hash_md5.c ****     do
 449              		.loc 1 248 5 view .LVU152
 248:FWLIB/src/stm32f4xx_hash_md5.c ****     do
 450              		.loc 1 248 13 is_stmt 0 view .LVU153
 451 00b4 0023     		movs	r3, #0
 452 00b6 0093     		str	r3, [sp]
 453              	.LVL54:
 454              	.L22:
 249:FWLIB/src/stm32f4xx_hash_md5.c ****     {
 455              		.loc 1 249 5 is_stmt 1 discriminator 2 view .LVU154
 251:FWLIB/src/stm32f4xx_hash_md5.c ****        counter++;
 456              		.loc 1 251 8 discriminator 2 view .LVU155
 251:FWLIB/src/stm32f4xx_hash_md5.c ****        counter++;
 457              		.loc 1 251 21 is_stmt 0 discriminator 2 view .LVU156
 458 00b8 0820     		movs	r0, #8
 459 00ba FFF7FEFF 		bl	HASH_GetFlagStatus
 460              	.LVL55:
 251:FWLIB/src/stm32f4xx_hash_md5.c ****        counter++;
 461              		.loc 1 251 19 discriminator 2 view .LVU157
 462 00be 0446     		mov	r4, r0
 463              	.LVL56:
 252:FWLIB/src/stm32f4xx_hash_md5.c ****     }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 464              		.loc 1 252 8 is_stmt 1 discriminator 2 view .LVU158
 252:FWLIB/src/stm32f4xx_hash_md5.c ****     }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 465              		.loc 1 252 15 is_stmt 0 discriminator 2 view .LVU159
 466 00c0 009B     		ldr	r3, [sp]
 467 00c2 0133     		adds	r3, r3, #1
 468 00c4 0093     		str	r3, [sp]
 253:FWLIB/src/stm32f4xx_hash_md5.c **** 
ARM GAS  /tmp/ccuRC8e3.s 			page 24


 469              		.loc 1 253 22 discriminator 2 view .LVU160
 470 00c6 009B     		ldr	r3, [sp]
 253:FWLIB/src/stm32f4xx_hash_md5.c **** 
 471              		.loc 1 253 5 discriminator 2 view .LVU161
 472 00c8 B3F5803F 		cmp	r3, #65536
 473 00cc 01D0     		beq	.L21
 253:FWLIB/src/stm32f4xx_hash_md5.c **** 
 474              		.loc 1 253 42 discriminator 1 view .LVU162
 475 00ce 0028     		cmp	r0, #0
 476 00d0 F2D1     		bne	.L22
 477              	.L21:
 255:FWLIB/src/stm32f4xx_hash_md5.c ****     {
 478              		.loc 1 255 5 is_stmt 1 view .LVU163
 255:FWLIB/src/stm32f4xx_hash_md5.c ****     {
 479              		.loc 1 255 8 is_stmt 0 view .LVU164
 480 00d2 0CB1     		cbz	r4, .L34
 257:FWLIB/src/stm32f4xx_hash_md5.c ****     }
 481              		.loc 1 257 14 view .LVU165
 482 00d4 0020     		movs	r0, #0
 483              	.LVL57:
 257:FWLIB/src/stm32f4xx_hash_md5.c ****     }
 484              		.loc 1 257 14 view .LVU166
 485 00d6 DCE7     		b	.L18
 486              	.LVL58:
 487              	.L34:
 262:FWLIB/src/stm32f4xx_hash_md5.c **** 
 488              		.loc 1 262 7 is_stmt 1 view .LVU167
 489 00d8 BDF80400 		ldrh	r0, [sp, #4]
 490              	.LVL59:
 262:FWLIB/src/stm32f4xx_hash_md5.c **** 
 491              		.loc 1 262 7 is_stmt 0 view .LVU168
 492 00dc FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
 493              	.LVL60:
 265:FWLIB/src/stm32f4xx_hash_md5.c ****       for(i=0; i<Keylen; i+=4)
 494              		.loc 1 265 7 is_stmt 1 view .LVU169
 266:FWLIB/src/stm32f4xx_hash_md5.c ****       {
 495              		.loc 1 266 7 view .LVU170
 266:FWLIB/src/stm32f4xx_hash_md5.c ****       {
 496              		.loc 1 266 7 is_stmt 0 view .LVU171
 497 00e0 04E0     		b	.L23
 498              	.LVL61:
 499              	.L24:
 268:FWLIB/src/stm32f4xx_hash_md5.c ****         keyaddr+=4;
 500              		.loc 1 268 9 is_stmt 1 discriminator 3 view .LVU172
 501 00e2 58F8040B 		ldr	r0, [r8], #4
 502              	.LVL62:
 268:FWLIB/src/stm32f4xx_hash_md5.c ****         keyaddr+=4;
 503              		.loc 1 268 9 is_stmt 0 discriminator 3 view .LVU173
 504 00e6 FFF7FEFF 		bl	HASH_DataIn
 505              	.LVL63:
 269:FWLIB/src/stm32f4xx_hash_md5.c ****       }
 506              		.loc 1 269 9 is_stmt 1 discriminator 3 view .LVU174
 266:FWLIB/src/stm32f4xx_hash_md5.c ****       {
 507              		.loc 1 266 27 is_stmt 0 discriminator 3 view .LVU175
 508 00ea 0434     		adds	r4, r4, #4
 509              	.LVL64:
 510              	.L23:
ARM GAS  /tmp/ccuRC8e3.s 			page 25


 266:FWLIB/src/stm32f4xx_hash_md5.c ****       {
 511              		.loc 1 266 7 discriminator 1 view .LVU176
 512 00ec AC42     		cmp	r4, r5
 513 00ee F8D3     		bcc	.L24
 273:FWLIB/src/stm32f4xx_hash_md5.c **** 
 514              		.loc 1 273 8 is_stmt 1 view .LVU177
 515 00f0 FFF7FEFF 		bl	HASH_StartDigest
 516              	.LVL65:
 276:FWLIB/src/stm32f4xx_hash_md5.c ****        do
 517              		.loc 1 276 8 view .LVU178
 276:FWLIB/src/stm32f4xx_hash_md5.c ****        do
 518              		.loc 1 276 16 is_stmt 0 view .LVU179
 519 00f4 0023     		movs	r3, #0
 520 00f6 0093     		str	r3, [sp]
 521              	.L26:
 277:FWLIB/src/stm32f4xx_hash_md5.c ****        {
 522              		.loc 1 277 8 is_stmt 1 discriminator 2 view .LVU180
 279:FWLIB/src/stm32f4xx_hash_md5.c ****           counter++;
 523              		.loc 1 279 11 discriminator 2 view .LVU181
 279:FWLIB/src/stm32f4xx_hash_md5.c ****           counter++;
 524              		.loc 1 279 24 is_stmt 0 discriminator 2 view .LVU182
 525 00f8 0820     		movs	r0, #8
 526 00fa FFF7FEFF 		bl	HASH_GetFlagStatus
 527              	.LVL66:
 279:FWLIB/src/stm32f4xx_hash_md5.c ****           counter++;
 528              		.loc 1 279 22 discriminator 2 view .LVU183
 529 00fe 0246     		mov	r2, r0
 530              	.LVL67:
 280:FWLIB/src/stm32f4xx_hash_md5.c ****       }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 531              		.loc 1 280 11 is_stmt 1 discriminator 2 view .LVU184
 280:FWLIB/src/stm32f4xx_hash_md5.c ****       }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 532              		.loc 1 280 18 is_stmt 0 discriminator 2 view .LVU185
 533 0100 009B     		ldr	r3, [sp]
 534 0102 0133     		adds	r3, r3, #1
 535 0104 0093     		str	r3, [sp]
 281:FWLIB/src/stm32f4xx_hash_md5.c **** 
 536              		.loc 1 281 24 discriminator 2 view .LVU186
 537 0106 009B     		ldr	r3, [sp]
 281:FWLIB/src/stm32f4xx_hash_md5.c **** 
 538              		.loc 1 281 7 discriminator 2 view .LVU187
 539 0108 B3F5803F 		cmp	r3, #65536
 540 010c 01D0     		beq	.L25
 281:FWLIB/src/stm32f4xx_hash_md5.c **** 
 541              		.loc 1 281 44 discriminator 1 view .LVU188
 542 010e 0028     		cmp	r0, #0
 543 0110 F2D1     		bne	.L26
 544              	.L25:
 283:FWLIB/src/stm32f4xx_hash_md5.c ****       {
 545              		.loc 1 283 7 is_stmt 1 view .LVU189
 283:FWLIB/src/stm32f4xx_hash_md5.c ****       {
 546              		.loc 1 283 10 is_stmt 0 view .LVU190
 547 0112 0AB1     		cbz	r2, .L35
 285:FWLIB/src/stm32f4xx_hash_md5.c ****       }
 548              		.loc 1 285 17 view .LVU191
 549 0114 0020     		movs	r0, #0
 550              	.LVL68:
 285:FWLIB/src/stm32f4xx_hash_md5.c ****       }
ARM GAS  /tmp/ccuRC8e3.s 			page 26


 551              		.loc 1 285 17 view .LVU192
 552 0116 BCE7     		b	.L18
 553              	.LVL69:
 554              	.L35:
 290:FWLIB/src/stm32f4xx_hash_md5.c ****          *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[0]);
 555              		.loc 1 290 10 is_stmt 1 view .LVU193
 556 0118 02A8     		add	r0, sp, #8
 557              	.LVL70:
 290:FWLIB/src/stm32f4xx_hash_md5.c ****          *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[0]);
 558              		.loc 1 290 10 is_stmt 0 view .LVU194
 559 011a FFF7FEFF 		bl	HASH_GetDigest
 560              	.LVL71:
 291:FWLIB/src/stm32f4xx_hash_md5.c ****          outputaddr+=4;
 561              		.loc 1 291 10 is_stmt 1 view .LVU195
 291:FWLIB/src/stm32f4xx_hash_md5.c ****          outputaddr+=4;
 562              		.loc 1 291 38 is_stmt 0 view .LVU196
 563 011e 029B     		ldr	r3, [sp, #8]
 564              	.LVL72:
 565              	.LBB26:
 566              	.LBI26:
 495:F4_CORE/core_cmInstr.h **** {
 567              		.loc 2 495 57 is_stmt 1 view .LVU197
 568              	.LBB27:
 569              		.loc 2 498 3 view .LVU198
 570              		.loc 2 498 10 is_stmt 0 view .LVU199
 571 0120 1BBA     		rev	r3, r3
 572              	.LVL73:
 573              		.loc 2 498 10 view .LVU200
 574              	.LBE27:
 575              	.LBE26:
 291:FWLIB/src/stm32f4xx_hash_md5.c ****          outputaddr+=4;
 576              		.loc 1 291 36 view .LVU201
 577 0122 169A     		ldr	r2, [sp, #88]
 578 0124 1360     		str	r3, [r2]
 292:FWLIB/src/stm32f4xx_hash_md5.c ****          *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[1]);
 579              		.loc 1 292 10 is_stmt 1 view .LVU202
 580              	.LVL74:
 293:FWLIB/src/stm32f4xx_hash_md5.c ****          outputaddr+=4;
 581              		.loc 1 293 10 view .LVU203
 293:FWLIB/src/stm32f4xx_hash_md5.c ****          outputaddr+=4;
 582              		.loc 1 293 38 is_stmt 0 view .LVU204
 583 0126 039B     		ldr	r3, [sp, #12]
 584              	.LVL75:
 585              	.LBB28:
 586              	.LBI28:
 495:F4_CORE/core_cmInstr.h **** {
 587              		.loc 2 495 57 is_stmt 1 view .LVU205
 588              	.LBB29:
 589              		.loc 2 498 3 view .LVU206
 590              		.loc 2 498 10 is_stmt 0 view .LVU207
 591 0128 1BBA     		rev	r3, r3
 592              	.LVL76:
 593              		.loc 2 498 10 view .LVU208
 594              	.LBE29:
 595              	.LBE28:
 293:FWLIB/src/stm32f4xx_hash_md5.c ****          outputaddr+=4;
 596              		.loc 1 293 36 view .LVU209
ARM GAS  /tmp/ccuRC8e3.s 			page 27


 597 012a 5360     		str	r3, [r2, #4]
 294:FWLIB/src/stm32f4xx_hash_md5.c ****          *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[2]);
 598              		.loc 1 294 10 is_stmt 1 view .LVU210
 599              	.LVL77:
 295:FWLIB/src/stm32f4xx_hash_md5.c ****          outputaddr+=4;
 600              		.loc 1 295 10 view .LVU211
 295:FWLIB/src/stm32f4xx_hash_md5.c ****          outputaddr+=4;
 601              		.loc 1 295 38 is_stmt 0 view .LVU212
 602 012c 049B     		ldr	r3, [sp, #16]
 603              	.LVL78:
 604              	.LBB30:
 605              	.LBI30:
 495:F4_CORE/core_cmInstr.h **** {
 606              		.loc 2 495 57 is_stmt 1 view .LVU213
 607              	.LBB31:
 608              		.loc 2 498 3 view .LVU214
 609              		.loc 2 498 10 is_stmt 0 view .LVU215
 610 012e 1BBA     		rev	r3, r3
 611              	.LVL79:
 612              		.loc 2 498 10 view .LVU216
 613              	.LBE31:
 614              	.LBE30:
 295:FWLIB/src/stm32f4xx_hash_md5.c ****          outputaddr+=4;
 615              		.loc 1 295 36 view .LVU217
 616 0130 9360     		str	r3, [r2, #8]
 296:FWLIB/src/stm32f4xx_hash_md5.c ****          *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[3]);
 617              		.loc 1 296 10 is_stmt 1 view .LVU218
 618              	.LVL80:
 297:FWLIB/src/stm32f4xx_hash_md5.c ****       }
 619              		.loc 1 297 10 view .LVU219
 297:FWLIB/src/stm32f4xx_hash_md5.c ****       }
 620              		.loc 1 297 38 is_stmt 0 view .LVU220
 621 0132 059B     		ldr	r3, [sp, #20]
 622              	.LVL81:
 623              	.LBB32:
 624              	.LBI32:
 495:F4_CORE/core_cmInstr.h **** {
 625              		.loc 2 495 57 is_stmt 1 view .LVU221
 626              	.LBB33:
 627              		.loc 2 498 3 view .LVU222
 628              		.loc 2 498 10 is_stmt 0 view .LVU223
 629 0134 1BBA     		rev	r3, r3
 630              	.LVL82:
 631              		.loc 2 498 10 view .LVU224
 632              	.LBE33:
 633              	.LBE32:
 297:FWLIB/src/stm32f4xx_hash_md5.c ****       }
 634              		.loc 1 297 36 view .LVU225
 635 0136 D360     		str	r3, [r2, #12]
 178:FWLIB/src/stm32f4xx_hash_md5.c ****   uint32_t keyaddr    = (uint32_t)Key;
 636              		.loc 1 178 15 view .LVU226
 637 0138 0120     		movs	r0, #1
 638 013a AAE7     		b	.L18
 639              		.cfi_endproc
 640              	.LFE124:
 642              		.text
 643              	.Letext0:
ARM GAS  /tmp/ccuRC8e3.s 			page 28


 644              		.file 3 "/home/bt0/stm32/compile-tool/gcc-arm-none-eabi-8-2018-q4-major-linux/gcc-arm-none-eabi-8-
 645              		.file 4 "/home/bt0/stm32/compile-tool/gcc-arm-none-eabi-8-2018-q4-major-linux/gcc-arm-none-eabi-8-
 646              		.file 5 "F4_CORE/core_cm4.h"
 647              		.file 6 "USER/system_stm32f4xx.h"
 648              		.file 7 "USER/stm32f4xx.h"
 649              		.file 8 "FWLIB/inc/stm32f4xx_hash.h"
ARM GAS  /tmp/ccuRC8e3.s 			page 29


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hash_md5.c
     /tmp/ccuRC8e3.s:18     .text.HASH_MD5:0000000000000000 $t
     /tmp/ccuRC8e3.s:26     .text.HASH_MD5:0000000000000000 HASH_MD5
     /tmp/ccuRC8e3.s:246    .text.HMAC_MD5:0000000000000000 $t
     /tmp/ccuRC8e3.s:253    .text.HMAC_MD5:0000000000000000 HMAC_MD5

UNDEFINED SYMBOLS
HASH_DeInit
HASH_Init
HASH_SetLastWordValidBitsNbr
HASH_DataIn
HASH_StartDigest
HASH_GetFlagStatus
HASH_GetDigest
