// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        srcYUV_dout,
        srcYUV_num_data_valid,
        srcYUV_fifo_cap,
        srcYUV_empty_n,
        srcYUV_read,
        bckgndYUV_din,
        bckgndYUV_num_data_valid,
        bckgndYUV_fifo_cap,
        bckgndYUV_full_n,
        bckgndYUV_write,
        rampVal_3_flag_0,
        hdata_flag_0,
        rampVal_2_flag_0,
        outpix_val_V_8,
        outpix_val_V_7,
        outpix_val_V_6,
        loopWidth,
        pix_val_V_17,
        pix_val_V_16,
        outpix_val_V_3,
        select_ln507,
        sext_ln507,
        outpix_val_V_18,
        select_ln507_1_cast_cast,
        outpix_val_V_2,
        outpix_val_V,
        rampStart_1,
        cmp8,
        bckgndId_load,
        Zplate_Hor_Control_Start,
        cmp2_i381,
        zext_ln1032,
        y,
        colorFormatLocal,
        cmp141_i,
        icmp_ln1217,
        barWidth_cast,
        barWidth,
        shl_ln,
        Zplate_Hor_Control_Delta,
        Zplate_Ver_Control_Start,
        cmp12_i,
        Zplate_Ver_Control_Delta,
        sub_i_i_i,
        barWidthMinSamples,
        icmp_ln1404_1,
        icmp_ln1404,
        sub40_i,
        add_ln1488,
        cmp35_i586,
        or_ln1592,
        or_ln1592_1,
        or_ln1592_2,
        cmp59_i,
        cmp126_i,
        passthruStartX_load,
        passthruEndX_load,
        icmp_ln691,
        cmp68_not,
        rampVal_3_flag_1_out,
        rampVal_3_flag_1_out_ap_vld,
        rampVal_3_new_1_out,
        rampVal_3_new_1_out_ap_vld,
        rampVal_3_loc_1_out_i,
        rampVal_3_loc_1_out_o,
        rampVal_3_loc_1_out_o_ap_vld,
        rampVal_loc_1_out_i,
        rampVal_loc_1_out_o,
        rampVal_loc_1_out_o_ap_vld,
        hBarSel_4_loc_1_out_i,
        hBarSel_4_loc_1_out_o,
        hBarSel_4_loc_1_out_o_ap_vld,
        zonePlateVAddr_loc_1_out_i,
        zonePlateVAddr_loc_1_out_o,
        zonePlateVAddr_loc_1_out_o_ap_vld,
        vBarSel_loc_1_out_i,
        vBarSel_loc_1_out_o,
        vBarSel_loc_1_out_o_ap_vld,
        hBarSel_loc_1_out_i,
        hBarSel_loc_1_out_o,
        hBarSel_loc_1_out_o_ap_vld,
        hdata_flag_1_out,
        hdata_flag_1_out_ap_vld,
        hdata_new_1_out,
        hdata_new_1_out_ap_vld,
        hdata_loc_1_out_i,
        hdata_loc_1_out_o,
        hdata_loc_1_out_o_ap_vld,
        vBarSel_2_loc_1_out_i,
        vBarSel_2_loc_1_out_o,
        vBarSel_2_loc_1_out_o_ap_vld,
        hBarSel_3_loc_1_out_i,
        hBarSel_3_loc_1_out_o,
        hBarSel_3_loc_1_out_o_ap_vld,
        rampVal_2_flag_1_out,
        rampVal_2_flag_1_out_ap_vld,
        rampVal_2_new_1_out,
        rampVal_2_new_1_out_ap_vld,
        rampVal_2_loc_1_out_i,
        rampVal_2_loc_1_out_o,
        rampVal_2_loc_1_out_o_ap_vld,
        vBarSel_3_loc_1_out_i,
        vBarSel_3_loc_1_out_o,
        vBarSel_3_loc_1_out_o_ap_vld,
        hBarSel_5_loc_1_out_i,
        hBarSel_5_loc_1_out_o,
        hBarSel_5_loc_1_out_o_ap_vld,
        outpix_val_V_11_out,
        outpix_val_V_11_out_ap_vld,
        outpix_val_V_10_out,
        outpix_val_V_10_out_ap_vld,
        outpix_val_V_9_out,
        outpix_val_V_9_out_ap_vld,
        p_0_2_0_0_0133363_out_i,
        p_0_2_0_0_0133363_out_o,
        p_0_2_0_0_0133363_out_o_ap_vld,
        p_0_1_0_0_0131361_out_i,
        p_0_1_0_0_0131361_out_o,
        p_0_1_0_0_0131361_out_o_ap_vld,
        p_0_0_0_0_0129359_out_i,
        p_0_0_0_0_0129359_out_o,
        p_0_0_0_0_0129359_out_o_ap_vld,
        rampVal,
        rampVal_ap_vld,
        hBarSel_2,
        hBarSel_2_ap_vld,
        s,
        zonePlateVAddr,
        zonePlateVAddr_ap_vld,
        hBarSel,
        hBarSel_ap_vld,
        vBarSel,
        vBarSel_ap_vld,
        hBarSel_3,
        hBarSel_3_ap_vld,
        vBarSel_2,
        vBarSel_2_ap_vld,
        hBarSel_1,
        hBarSel_1_ap_vld,
        vBarSel_1,
        vBarSel_1_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] srcYUV_dout;
input  [5:0] srcYUV_num_data_valid;
input  [4:0] srcYUV_fifo_cap;
input   srcYUV_empty_n;
output   srcYUV_read;
output  [23:0] bckgndYUV_din;
input  [4:0] bckgndYUV_num_data_valid;
input  [4:0] bckgndYUV_fifo_cap;
input   bckgndYUV_full_n;
output   bckgndYUV_write;
input  [0:0] rampVal_3_flag_0;
input  [0:0] hdata_flag_0;
input  [0:0] rampVal_2_flag_0;
input  [7:0] outpix_val_V_8;
input  [7:0] outpix_val_V_7;
input  [7:0] outpix_val_V_6;
input  [15:0] loopWidth;
input  [7:0] pix_val_V_17;
input  [7:0] pix_val_V_16;
input  [7:0] outpix_val_V_3;
input  [4:0] select_ln507;
input  [0:0] sext_ln507;
input  [7:0] outpix_val_V_18;
input  [2:0] select_ln507_1_cast_cast;
input  [7:0] outpix_val_V_2;
input  [7:0] outpix_val_V;
input  [7:0] rampStart_1;
input  [0:0] cmp8;
input  [7:0] bckgndId_load;
input  [15:0] Zplate_Hor_Control_Start;
input  [0:0] cmp2_i381;
input  [7:0] zext_ln1032;
input  [15:0] y;
input  [7:0] colorFormatLocal;
input  [0:0] cmp141_i;
input  [0:0] icmp_ln1217;
input  [10:0] barWidth_cast;
input  [10:0] barWidth;
input  [15:0] shl_ln;
input  [15:0] Zplate_Hor_Control_Delta;
input  [15:0] Zplate_Ver_Control_Start;
input  [0:0] cmp12_i;
input  [15:0] Zplate_Ver_Control_Delta;
input  [10:0] sub_i_i_i;
input  [9:0] barWidthMinSamples;
input  [0:0] icmp_ln1404_1;
input  [0:0] icmp_ln1404;
input  [16:0] sub40_i;
input  [7:0] add_ln1488;
input  [0:0] cmp35_i586;
input  [0:0] or_ln1592;
input  [0:0] or_ln1592_1;
input  [0:0] or_ln1592_2;
input  [0:0] cmp59_i;
input  [0:0] cmp126_i;
input  [15:0] passthruStartX_load;
input  [15:0] passthruEndX_load;
input  [0:0] icmp_ln691;
input  [0:0] cmp68_not;
output  [0:0] rampVal_3_flag_1_out;
output   rampVal_3_flag_1_out_ap_vld;
output  [15:0] rampVal_3_new_1_out;
output   rampVal_3_new_1_out_ap_vld;
input  [15:0] rampVal_3_loc_1_out_i;
output  [15:0] rampVal_3_loc_1_out_o;
output   rampVal_3_loc_1_out_o_ap_vld;
input  [15:0] rampVal_loc_1_out_i;
output  [15:0] rampVal_loc_1_out_o;
output   rampVal_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_4_loc_1_out_i;
output  [7:0] hBarSel_4_loc_1_out_o;
output   hBarSel_4_loc_1_out_o_ap_vld;
input  [15:0] zonePlateVAddr_loc_1_out_i;
output  [15:0] zonePlateVAddr_loc_1_out_o;
output   zonePlateVAddr_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_loc_1_out_i;
output  [7:0] vBarSel_loc_1_out_o;
output   vBarSel_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_loc_1_out_i;
output  [7:0] hBarSel_loc_1_out_o;
output   hBarSel_loc_1_out_o_ap_vld;
output  [0:0] hdata_flag_1_out;
output   hdata_flag_1_out_ap_vld;
output  [15:0] hdata_new_1_out;
output   hdata_new_1_out_ap_vld;
input  [15:0] hdata_loc_1_out_i;
output  [15:0] hdata_loc_1_out_o;
output   hdata_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_2_loc_1_out_i;
output  [7:0] vBarSel_2_loc_1_out_o;
output   vBarSel_2_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_3_loc_1_out_i;
output  [7:0] hBarSel_3_loc_1_out_o;
output   hBarSel_3_loc_1_out_o_ap_vld;
output  [0:0] rampVal_2_flag_1_out;
output   rampVal_2_flag_1_out_ap_vld;
output  [15:0] rampVal_2_new_1_out;
output   rampVal_2_new_1_out_ap_vld;
input  [15:0] rampVal_2_loc_1_out_i;
output  [15:0] rampVal_2_loc_1_out_o;
output   rampVal_2_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_3_loc_1_out_i;
output  [7:0] vBarSel_3_loc_1_out_o;
output   vBarSel_3_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_5_loc_1_out_i;
output  [7:0] hBarSel_5_loc_1_out_o;
output   hBarSel_5_loc_1_out_o_ap_vld;
output  [7:0] outpix_val_V_11_out;
output   outpix_val_V_11_out_ap_vld;
output  [7:0] outpix_val_V_10_out;
output   outpix_val_V_10_out_ap_vld;
output  [7:0] outpix_val_V_9_out;
output   outpix_val_V_9_out_ap_vld;
input  [7:0] p_0_2_0_0_0133363_out_i;
output  [7:0] p_0_2_0_0_0133363_out_o;
output   p_0_2_0_0_0133363_out_o_ap_vld;
input  [7:0] p_0_1_0_0_0131361_out_i;
output  [7:0] p_0_1_0_0_0131361_out_o;
output   p_0_1_0_0_0131361_out_o_ap_vld;
input  [7:0] p_0_0_0_0_0129359_out_i;
output  [7:0] p_0_0_0_0_0129359_out_o;
output   p_0_0_0_0_0129359_out_o_ap_vld;
output  [7:0] rampVal;
output   rampVal_ap_vld;
output  [7:0] hBarSel_2;
output   hBarSel_2_ap_vld;
input  [31:0] s;
output  [15:0] zonePlateVAddr;
output   zonePlateVAddr_ap_vld;
output  [2:0] hBarSel;
output   hBarSel_ap_vld;
output  [2:0] vBarSel;
output   vBarSel_ap_vld;
output  [2:0] hBarSel_3;
output   hBarSel_3_ap_vld;
output  [7:0] vBarSel_2;
output   vBarSel_2_ap_vld;
output  [2:0] hBarSel_1;
output   hBarSel_1_ap_vld;
output  [0:0] vBarSel_1;
output   vBarSel_1_ap_vld;

reg ap_idle;
reg srcYUV_read;
reg bckgndYUV_write;
reg rampVal_3_flag_1_out_ap_vld;
reg rampVal_3_new_1_out_ap_vld;
reg[15:0] rampVal_3_loc_1_out_o;
reg rampVal_3_loc_1_out_o_ap_vld;
reg[15:0] rampVal_loc_1_out_o;
reg rampVal_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_4_loc_1_out_o;
reg hBarSel_4_loc_1_out_o_ap_vld;
reg[15:0] zonePlateVAddr_loc_1_out_o;
reg zonePlateVAddr_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_loc_1_out_o;
reg vBarSel_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_loc_1_out_o;
reg hBarSel_loc_1_out_o_ap_vld;
reg hdata_flag_1_out_ap_vld;
reg hdata_new_1_out_ap_vld;
reg[15:0] hdata_loc_1_out_o;
reg hdata_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_2_loc_1_out_o;
reg vBarSel_2_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_3_loc_1_out_o;
reg hBarSel_3_loc_1_out_o_ap_vld;
reg rampVal_2_flag_1_out_ap_vld;
reg rampVal_2_new_1_out_ap_vld;
reg[15:0] rampVal_2_loc_1_out_o;
reg rampVal_2_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_3_loc_1_out_o;
reg vBarSel_3_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_5_loc_1_out_o;
reg hBarSel_5_loc_1_out_o_ap_vld;
reg outpix_val_V_11_out_ap_vld;
reg outpix_val_V_10_out_ap_vld;
reg outpix_val_V_9_out_ap_vld;
reg[7:0] p_0_2_0_0_0133363_out_o;
reg p_0_2_0_0_0133363_out_o_ap_vld;
reg[7:0] p_0_1_0_0_0131361_out_o;
reg p_0_1_0_0_0131361_out_o_ap_vld;
reg[7:0] p_0_0_0_0_0129359_out_o;
reg p_0_0_0_0_0129359_out_o_ap_vld;
reg[7:0] rampVal;
reg rampVal_ap_vld;
reg[7:0] hBarSel_2;
reg hBarSel_2_ap_vld;
reg[15:0] zonePlateVAddr;
reg zonePlateVAddr_ap_vld;
reg[2:0] hBarSel;
reg hBarSel_ap_vld;
reg[2:0] vBarSel;
reg vBarSel_ap_vld;
reg[2:0] hBarSel_3;
reg hBarSel_3_ap_vld;
reg[7:0] vBarSel_2;
reg vBarSel_2_ap_vld;
reg[2:0] hBarSel_1;
reg hBarSel_1_ap_vld;
reg[0:0] vBarSel_1;
reg vBarSel_1_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
reg   [0:0] icmp_ln520_reg_5028;
reg   [0:0] icmp_ln520_reg_5028_pp0_iter15_reg;
reg   [0:0] cmp8_read_reg_4925;
reg    ap_predicate_op584_read_state17;
reg    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
reg   [0:0] icmp_ln520_reg_5028_pp0_iter17_reg;
reg    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln520_fu_2051_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [1:0] redYuv_address0;
reg    redYuv_ce0;
wire   [7:0] redYuv_q0;
wire   [1:0] grnYuv_address0;
reg    grnYuv_ce0;
wire   [7:0] grnYuv_q0;
wire   [1:0] bluYuv_address0;
reg    bluYuv_ce0;
wire   [7:0] bluYuv_q0;
wire   [1:0] blkYuv_address0;
reg    blkYuv_ce0;
wire   [7:0] blkYuv_q0;
wire   [1:0] whiYuv_address0;
reg    whiYuv_ce0;
wire   [7:0] whiYuv_q0;
reg   [2:0] tpgBarSelRgb_r_address0;
reg    tpgBarSelRgb_r_ce0;
wire   [1:0] tpgBarSelRgb_r_q0;
reg   [2:0] tpgBarSelYuv_y_address0;
reg    tpgBarSelYuv_y_ce0;
wire   [7:0] tpgBarSelYuv_y_q0;
reg   [2:0] tpgBarSelRgb_g_address0;
reg    tpgBarSelRgb_g_ce0;
wire   [1:0] tpgBarSelRgb_g_q0;
reg   [2:0] tpgBarSelYuv_u_address0;
reg    tpgBarSelYuv_u_ce0;
wire   [7:0] tpgBarSelYuv_u_q0;
reg   [2:0] tpgBarSelYuv_v_address0;
reg    tpgBarSelYuv_v_ce0;
wire   [7:0] tpgBarSelYuv_v_q0;
reg   [10:0] xBar_V;
reg   [2:0] tpgBarSelRgb_b_address0;
reg    tpgBarSelRgb_b_ce0;
wire   [1:0] tpgBarSelRgb_b_q0;
wire   [10:0] tpgSinTableArray_address0;
reg    tpgSinTableArray_ce0;
wire  signed [19:0] tpgSinTableArray_q0;
reg   [15:0] zonePlateVDelta;
wire   [5:0] tpgTartanBarArray_address0;
reg    tpgTartanBarArray_ce0;
wire   [2:0] tpgTartanBarArray_q0;
reg   [9:0] xCount_V;
reg   [9:0] yCount_V;
reg   [9:0] xCount_V_2;
reg   [0:0] vHatch;
reg   [9:0] yCount_V_2;
wire   [1:0] whiYuv_1_address0;
reg    whiYuv_1_ce0;
wire   [7:0] whiYuv_1_q0;
wire   [1:0] blkYuv_1_address0;
reg    blkYuv_1_ce0;
wire   [7:0] blkYuv_1_q0;
wire   [8:0] tpgSinTableArray_9bit_0_address0;
reg    tpgSinTableArray_9bit_0_ce0;
wire   [7:0] tpgSinTableArray_9bit_0_q0;
wire   [8:0] tpgSinTableArray_9bit_0_address1;
reg    tpgSinTableArray_9bit_0_ce1;
wire   [7:0] tpgSinTableArray_9bit_0_q1;
wire   [8:0] tpgSinTableArray_9bit_0_address2;
reg    tpgSinTableArray_9bit_0_ce2;
wire   [7:0] tpgSinTableArray_9bit_0_q2;
wire   [8:0] tpgSinTableArray_9bit_1_address0;
reg    tpgSinTableArray_9bit_1_ce0;
wire   [7:0] tpgSinTableArray_9bit_1_q0;
wire   [8:0] tpgSinTableArray_9bit_1_address1;
reg    tpgSinTableArray_9bit_1_ce1;
wire   [7:0] tpgSinTableArray_9bit_1_q1;
wire   [8:0] tpgSinTableArray_9bit_1_address2;
reg    tpgSinTableArray_9bit_1_ce2;
wire   [7:0] tpgSinTableArray_9bit_1_q2;
wire   [8:0] tpgSinTableArray_9bit_2_address0;
reg    tpgSinTableArray_9bit_2_ce0;
wire   [8:0] tpgSinTableArray_9bit_2_q0;
wire   [8:0] tpgSinTableArray_9bit_2_address1;
reg    tpgSinTableArray_9bit_2_ce1;
wire   [8:0] tpgSinTableArray_9bit_2_q1;
wire   [8:0] tpgSinTableArray_9bit_2_address2;
reg    tpgSinTableArray_9bit_2_ce2;
wire   [8:0] tpgSinTableArray_9bit_2_q2;
wire   [8:0] tpgSinTableArray_9bit_3_address0;
reg    tpgSinTableArray_9bit_3_ce0;
wire   [7:0] tpgSinTableArray_9bit_3_q0;
wire   [8:0] tpgSinTableArray_9bit_3_address1;
reg    tpgSinTableArray_9bit_3_ce1;
wire   [7:0] tpgSinTableArray_9bit_3_q1;
wire   [8:0] tpgSinTableArray_9bit_3_address2;
reg    tpgSinTableArray_9bit_3_ce2;
wire   [7:0] tpgSinTableArray_9bit_3_q2;
wire   [8:0] tpgSinTableArray_9bit_4_address0;
reg    tpgSinTableArray_9bit_4_ce0;
wire   [7:0] tpgSinTableArray_9bit_4_q0;
wire   [8:0] tpgSinTableArray_9bit_4_address1;
reg    tpgSinTableArray_9bit_4_ce1;
wire   [7:0] tpgSinTableArray_9bit_4_q1;
wire   [8:0] tpgSinTableArray_9bit_4_address2;
reg    tpgSinTableArray_9bit_4_ce2;
wire   [7:0] tpgSinTableArray_9bit_4_q2;
wire   [4:0] tpgCheckerBoardArray_address0;
reg    tpgCheckerBoardArray_ce0;
wire   [1:0] tpgCheckerBoardArray_q0;
reg   [9:0] xCount_V_3;
reg   [9:0] yCount_V_3;
reg   [27:0] rSerie_V;
reg   [27:0] gSerie_V;
reg   [27:0] bSerie_V;
wire   [2:0] DPtpgBarSelRgb_VESA_r_address0;
reg    DPtpgBarSelRgb_VESA_r_ce0;
wire   [1:0] DPtpgBarSelRgb_VESA_r_q0;
wire   [2:0] DPtpgBarSelRgb_VESA_g_address0;
reg    DPtpgBarSelRgb_VESA_g_ce0;
wire   [1:0] DPtpgBarSelRgb_VESA_g_q0;
wire   [2:0] DPtpgBarSelRgb_VESA_b_address0;
reg    DPtpgBarSelRgb_VESA_b_ce0;
wire   [1:0] DPtpgBarSelRgb_VESA_b_q0;
wire   [3:0] DPtpgBarArray_address0;
reg    DPtpgBarArray_ce0;
wire   [2:0] DPtpgBarArray_q0;
reg   [9:0] xCount_V_1;
reg   [5:0] yCount_V_1;
wire   [2:0] DPtpgBarSelRgb_CEA_r_address0;
reg    DPtpgBarSelRgb_CEA_r_ce0;
wire   [5:0] DPtpgBarSelRgb_CEA_r_q0;
wire   [2:0] DPtpgBarSelRgb_CEA_g_address0;
reg    DPtpgBarSelRgb_CEA_g_ce0;
wire   [5:0] DPtpgBarSelRgb_CEA_g_q0;
wire   [2:0] DPtpgBarSelRgb_CEA_b_address0;
reg    DPtpgBarSelRgb_CEA_b_ce0;
wire   [5:0] DPtpgBarSelRgb_CEA_b_q0;
wire   [2:0] DPtpgBarSelYuv_601_y_address0;
reg    DPtpgBarSelYuv_601_y_ce0;
wire   [7:0] DPtpgBarSelYuv_601_y_q0;
wire   [2:0] DPtpgBarSelYuv_601_v_address0;
reg    DPtpgBarSelYuv_601_v_ce0;
wire   [7:0] DPtpgBarSelYuv_601_v_q0;
wire   [2:0] DPtpgBarSelYuv_601_u_address0;
reg    DPtpgBarSelYuv_601_u_ce0;
wire   [7:0] DPtpgBarSelYuv_601_u_q0;
wire   [2:0] DPtpgBarSelYuv_709_y_address0;
reg    DPtpgBarSelYuv_709_y_ce0;
wire   [7:0] DPtpgBarSelYuv_709_y_q0;
wire   [2:0] DPtpgBarSelYuv_709_v_address0;
reg    DPtpgBarSelYuv_709_v_ce0;
wire   [7:0] DPtpgBarSelYuv_709_v_q0;
wire   [2:0] DPtpgBarSelYuv_709_u_address0;
reg    DPtpgBarSelYuv_709_u_ce0;
wire   [7:0] DPtpgBarSelYuv_709_u_q0;
wire    bckgndYUV_blk_n;
wire    ap_block_pp0_stage0;
wire    srcYUV_blk_n;
wire   [1:0] grp_fu_1939_p3;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln520_reg_5028_pp0_iter14_reg;
reg   [7:0] bckgndId_load_read_reg_4921;
reg   [7:0] colorFormatLocal_read_reg_4895;
reg   [0:0] or_ln1449_reg_5137;
reg   [0:0] or_ln1449_reg_5137_pp0_iter14_reg;
reg   [0:0] icmp_ln520_reg_5028_pp0_iter16_reg;
reg   [0:0] cmp126_i_read_reg_4805;
reg   [0:0] cmp59_i_read_reg_4809;
reg   [0:0] cmp35_i586_read_reg_4828;
reg   [9:0] barWidthMinSamples_read_reg_4843;
reg   [10:0] sub_i_i_i_read_reg_4852;
reg   [15:0] Zplate_Ver_Control_Delta_read_reg_4859;
reg  signed [15:0] Zplate_Hor_Control_Delta_read_reg_4864;
reg   [10:0] barWidth_read_reg_4875;
reg   [0:0] icmp_ln1217_read_reg_4880;
reg   [0:0] cmp141_i_read_reg_4887;
wire   [7:0] colorFormatLocal_read_read_fu_706_p2;
reg   [0:0] cmp2_i381_read_reg_4899;
reg   [15:0] Zplate_Hor_Control_Start_read_reg_4916;
wire   [7:0] bckgndId_load_read_read_fu_736_p2;
wire   [0:0] cmp8_read_read_fu_742_p2;
reg   [7:0] outpix_val_V_read_reg_4936;
reg   [7:0] outpix_val_V_2_read_reg_4942;
reg   [7:0] outpix_val_V_3_read_reg_4954;
reg   [7:0] pix_val_V_16_read_reg_4960;
reg   [7:0] pix_val_V_17_read_reg_4968;
wire   [11:0] barWidth_cast_cast_fu_1964_p1;
reg   [11:0] barWidth_cast_cast_reg_4976;
wire   [15:0] zext_ln1032_cast_fu_1968_p1;
reg   [15:0] zext_ln1032_cast_reg_4981;
wire   [7:0] select_ln507_1_cast_cast_cast_cast_fu_1976_p1;
reg   [7:0] select_ln507_1_cast_cast_cast_cast_reg_4986;
wire   [7:0] sext_ln507_cast_fu_1980_p3;
reg   [7:0] sext_ln507_cast_reg_4992;
wire   [7:0] select_ln507_cast_fu_1988_p1;
reg   [7:0] select_ln507_cast_reg_4998;
wire   [16:0] zext_ln1302_fu_2035_p1;
wire   [0:0] outpix_val_V_51_fu_2039_p1;
reg   [0:0] outpix_val_V_51_reg_5009;
reg   [0:0] outpix_val_V_51_reg_5009_pp0_iter1_reg;
reg   [0:0] outpix_val_V_51_reg_5009_pp0_iter2_reg;
reg   [0:0] outpix_val_V_51_reg_5009_pp0_iter3_reg;
reg   [0:0] outpix_val_V_51_reg_5009_pp0_iter4_reg;
reg   [0:0] outpix_val_V_51_reg_5009_pp0_iter5_reg;
reg   [0:0] outpix_val_V_51_reg_5009_pp0_iter6_reg;
reg   [0:0] outpix_val_V_51_reg_5009_pp0_iter7_reg;
reg   [0:0] outpix_val_V_51_reg_5009_pp0_iter8_reg;
reg   [0:0] outpix_val_V_51_reg_5009_pp0_iter9_reg;
reg   [0:0] outpix_val_V_51_reg_5009_pp0_iter10_reg;
reg   [0:0] outpix_val_V_51_reg_5009_pp0_iter11_reg;
reg   [0:0] outpix_val_V_51_reg_5009_pp0_iter12_reg;
reg   [0:0] outpix_val_V_51_reg_5009_pp0_iter13_reg;
reg   [0:0] outpix_val_V_51_reg_5009_pp0_iter14_reg;
reg   [0:0] outpix_val_V_51_reg_5009_pp0_iter15_reg;
reg   [0:0] outpix_val_V_51_reg_5009_pp0_iter16_reg;
reg   [0:0] outpix_val_V_51_reg_5009_pp0_iter17_reg;
wire   [10:0] trunc_ln520_2_fu_2047_p1;
reg   [10:0] trunc_ln520_2_reg_5021;
reg   [10:0] trunc_ln520_2_reg_5021_pp0_iter1_reg;
reg   [10:0] trunc_ln520_2_reg_5021_pp0_iter2_reg;
reg   [10:0] trunc_ln520_2_reg_5021_pp0_iter3_reg;
reg   [10:0] trunc_ln520_2_reg_5021_pp0_iter4_reg;
reg   [10:0] trunc_ln520_2_reg_5021_pp0_iter5_reg;
reg   [10:0] trunc_ln520_2_reg_5021_pp0_iter6_reg;
reg   [10:0] trunc_ln520_2_reg_5021_pp0_iter7_reg;
reg   [10:0] trunc_ln520_2_reg_5021_pp0_iter8_reg;
reg   [10:0] trunc_ln520_2_reg_5021_pp0_iter9_reg;
reg   [0:0] icmp_ln520_reg_5028_pp0_iter1_reg;
reg   [0:0] icmp_ln520_reg_5028_pp0_iter2_reg;
reg   [0:0] icmp_ln520_reg_5028_pp0_iter3_reg;
reg   [0:0] icmp_ln520_reg_5028_pp0_iter4_reg;
reg   [0:0] icmp_ln520_reg_5028_pp0_iter5_reg;
reg   [0:0] icmp_ln520_reg_5028_pp0_iter6_reg;
reg   [0:0] icmp_ln520_reg_5028_pp0_iter7_reg;
reg   [0:0] icmp_ln520_reg_5028_pp0_iter8_reg;
reg   [0:0] icmp_ln520_reg_5028_pp0_iter9_reg;
reg   [0:0] icmp_ln520_reg_5028_pp0_iter10_reg;
reg   [0:0] icmp_ln520_reg_5028_pp0_iter11_reg;
reg   [0:0] icmp_ln520_reg_5028_pp0_iter12_reg;
reg   [0:0] icmp_ln520_reg_5028_pp0_iter13_reg;
wire   [0:0] icmp_ln1027_fu_2057_p2;
reg   [0:0] icmp_ln1027_reg_5032;
reg   [0:0] icmp_ln1027_reg_5032_pp0_iter1_reg;
reg   [0:0] icmp_ln1027_reg_5032_pp0_iter2_reg;
reg   [0:0] icmp_ln1027_reg_5032_pp0_iter3_reg;
reg   [0:0] icmp_ln1027_reg_5032_pp0_iter4_reg;
reg   [0:0] icmp_ln1027_reg_5032_pp0_iter5_reg;
reg   [0:0] icmp_ln1027_reg_5032_pp0_iter6_reg;
reg   [0:0] icmp_ln1027_reg_5032_pp0_iter7_reg;
reg   [0:0] icmp_ln1027_reg_5032_pp0_iter8_reg;
reg   [0:0] icmp_ln1027_reg_5032_pp0_iter9_reg;
reg   [0:0] icmp_ln1027_reg_5032_pp0_iter10_reg;
reg   [0:0] icmp_ln1027_reg_5032_pp0_iter11_reg;
reg   [0:0] icmp_ln1027_reg_5032_pp0_iter12_reg;
reg   [0:0] icmp_ln1027_reg_5032_pp0_iter13_reg;
reg   [0:0] icmp_ln1027_reg_5032_pp0_iter14_reg;
reg   [0:0] icmp_ln1027_reg_5032_pp0_iter15_reg;
reg   [0:0] icmp_ln1027_reg_5032_pp0_iter16_reg;
wire   [0:0] icmp_ln1701_fu_2075_p2;
reg   [0:0] icmp_ln1701_reg_5042;
reg   [0:0] icmp_ln1701_reg_5042_pp0_iter1_reg;
reg   [0:0] icmp_ln1701_reg_5042_pp0_iter2_reg;
reg   [0:0] icmp_ln1701_reg_5042_pp0_iter3_reg;
reg   [0:0] icmp_ln1701_reg_5042_pp0_iter4_reg;
reg   [0:0] icmp_ln1701_reg_5042_pp0_iter5_reg;
reg   [0:0] icmp_ln1701_reg_5042_pp0_iter6_reg;
reg   [0:0] icmp_ln1701_reg_5042_pp0_iter7_reg;
reg   [0:0] icmp_ln1701_reg_5042_pp0_iter8_reg;
reg   [0:0] icmp_ln1701_reg_5042_pp0_iter9_reg;
reg   [0:0] icmp_ln1701_reg_5042_pp0_iter10_reg;
reg   [0:0] icmp_ln1701_reg_5042_pp0_iter11_reg;
reg   [0:0] icmp_ln1701_reg_5042_pp0_iter12_reg;
reg   [0:0] icmp_ln1701_reg_5042_pp0_iter13_reg;
wire   [0:0] icmp_ln1584_fu_2093_p2;
reg   [0:0] icmp_ln1584_reg_5046;
reg   [0:0] icmp_ln1584_reg_5046_pp0_iter1_reg;
reg   [0:0] icmp_ln1584_reg_5046_pp0_iter2_reg;
reg   [0:0] icmp_ln1584_reg_5046_pp0_iter3_reg;
reg   [0:0] icmp_ln1584_reg_5046_pp0_iter4_reg;
reg   [0:0] icmp_ln1584_reg_5046_pp0_iter5_reg;
reg   [0:0] icmp_ln1584_reg_5046_pp0_iter6_reg;
reg   [0:0] icmp_ln1584_reg_5046_pp0_iter7_reg;
reg   [0:0] icmp_ln1584_reg_5046_pp0_iter8_reg;
reg   [0:0] icmp_ln1584_reg_5046_pp0_iter9_reg;
reg   [0:0] icmp_ln1584_reg_5046_pp0_iter10_reg;
reg   [0:0] icmp_ln1584_reg_5046_pp0_iter11_reg;
reg   [0:0] icmp_ln1584_reg_5046_pp0_iter12_reg;
reg   [0:0] icmp_ln1584_reg_5046_pp0_iter13_reg;
reg   [0:0] icmp_ln1584_reg_5046_pp0_iter14_reg;
reg   [0:0] icmp_ln1584_reg_5046_pp0_iter15_reg;
reg   [0:0] icmp_ln1584_reg_5046_pp0_iter16_reg;
wire   [0:0] icmp_ln1518_fu_2105_p2;
reg   [0:0] icmp_ln1518_reg_5051;
reg   [0:0] icmp_ln1518_reg_5051_pp0_iter1_reg;
reg   [0:0] icmp_ln1518_reg_5051_pp0_iter2_reg;
reg   [0:0] icmp_ln1518_reg_5051_pp0_iter3_reg;
reg   [0:0] icmp_ln1518_reg_5051_pp0_iter4_reg;
reg   [0:0] icmp_ln1518_reg_5051_pp0_iter5_reg;
reg   [0:0] icmp_ln1518_reg_5051_pp0_iter6_reg;
reg   [0:0] icmp_ln1518_reg_5051_pp0_iter7_reg;
reg   [0:0] icmp_ln1518_reg_5051_pp0_iter8_reg;
reg   [0:0] icmp_ln1518_reg_5051_pp0_iter9_reg;
reg   [0:0] icmp_ln1518_reg_5051_pp0_iter10_reg;
reg   [0:0] icmp_ln1518_reg_5051_pp0_iter11_reg;
reg   [0:0] icmp_ln1518_reg_5051_pp0_iter12_reg;
reg   [0:0] icmp_ln1518_reg_5051_pp0_iter13_reg;
wire   [10:0] add_ln1240_fu_2129_p2;
reg   [10:0] add_ln1240_reg_5055;
reg   [10:0] add_ln1240_reg_5055_pp0_iter1_reg;
reg   [10:0] add_ln1240_reg_5055_pp0_iter2_reg;
reg   [10:0] add_ln1240_reg_5055_pp0_iter3_reg;
reg   [10:0] add_ln1240_reg_5055_pp0_iter4_reg;
reg   [10:0] add_ln1240_reg_5055_pp0_iter5_reg;
reg   [10:0] add_ln1240_reg_5055_pp0_iter6_reg;
reg   [10:0] add_ln1240_reg_5055_pp0_iter7_reg;
reg   [10:0] add_ln1240_reg_5055_pp0_iter8_reg;
reg   [10:0] add_ln1240_reg_5055_pp0_iter9_reg;
wire   [0:0] and_ln1404_fu_2147_p2;
reg   [0:0] and_ln1404_reg_5061;
wire   [0:0] icmp_ln1428_fu_2159_p2;
reg   [0:0] icmp_ln1428_reg_5065;
wire   [0:0] icmp_ln1336_fu_2183_p2;
reg   [0:0] icmp_ln1336_reg_5069;
reg   [0:0] icmp_ln1336_reg_5069_pp0_iter1_reg;
reg   [0:0] icmp_ln1336_reg_5069_pp0_iter2_reg;
reg   [0:0] icmp_ln1336_reg_5069_pp0_iter3_reg;
reg   [0:0] icmp_ln1336_reg_5069_pp0_iter4_reg;
reg   [0:0] icmp_ln1336_reg_5069_pp0_iter5_reg;
reg   [0:0] icmp_ln1336_reg_5069_pp0_iter6_reg;
reg   [0:0] icmp_ln1336_reg_5069_pp0_iter7_reg;
reg   [0:0] icmp_ln1336_reg_5069_pp0_iter8_reg;
reg   [0:0] icmp_ln1336_reg_5069_pp0_iter9_reg;
reg   [0:0] icmp_ln1336_reg_5069_pp0_iter10_reg;
reg   [0:0] icmp_ln1336_reg_5069_pp0_iter11_reg;
reg   [0:0] icmp_ln1336_reg_5069_pp0_iter12_reg;
reg   [0:0] icmp_ln1336_reg_5069_pp0_iter13_reg;
wire   [0:0] icmp_ln1285_fu_2207_p2;
reg   [0:0] icmp_ln1285_reg_5073;
reg   [0:0] icmp_ln1285_reg_5073_pp0_iter1_reg;
reg   [0:0] icmp_ln1285_reg_5073_pp0_iter2_reg;
reg   [0:0] icmp_ln1285_reg_5073_pp0_iter3_reg;
reg   [0:0] icmp_ln1285_reg_5073_pp0_iter4_reg;
wire   [0:0] and_ln1292_fu_2213_p2;
reg   [0:0] and_ln1292_reg_5077;
reg   [0:0] and_ln1292_reg_5077_pp0_iter1_reg;
reg   [0:0] and_ln1292_reg_5077_pp0_iter2_reg;
reg   [0:0] and_ln1292_reg_5077_pp0_iter3_reg;
reg   [0:0] and_ln1292_reg_5077_pp0_iter4_reg;
wire   [0:0] icmp_ln1050_fu_2237_p2;
reg   [0:0] icmp_ln1050_reg_5081;
reg   [0:0] icmp_ln1050_reg_5081_pp0_iter1_reg;
reg   [0:0] icmp_ln1050_reg_5081_pp0_iter2_reg;
reg   [0:0] icmp_ln1050_reg_5081_pp0_iter3_reg;
reg   [0:0] icmp_ln1050_reg_5081_pp0_iter4_reg;
reg   [0:0] icmp_ln1050_reg_5081_pp0_iter5_reg;
reg   [0:0] icmp_ln1050_reg_5081_pp0_iter6_reg;
reg   [0:0] icmp_ln1050_reg_5081_pp0_iter7_reg;
reg   [0:0] icmp_ln1050_reg_5081_pp0_iter8_reg;
reg   [0:0] icmp_ln1050_reg_5081_pp0_iter9_reg;
reg   [0:0] icmp_ln1050_reg_5081_pp0_iter10_reg;
reg   [0:0] icmp_ln1050_reg_5081_pp0_iter11_reg;
reg   [0:0] icmp_ln1050_reg_5081_pp0_iter12_reg;
reg   [0:0] icmp_ln1050_reg_5081_pp0_iter13_reg;
reg   [0:0] icmp_ln1050_reg_5081_pp0_iter14_reg;
reg   [0:0] icmp_ln1050_reg_5081_pp0_iter15_reg;
wire   [0:0] or_ln691_fu_2279_p2;
reg   [0:0] or_ln691_reg_5085;
reg   [0:0] or_ln691_reg_5085_pp0_iter1_reg;
reg   [0:0] or_ln691_reg_5085_pp0_iter2_reg;
reg   [0:0] or_ln691_reg_5085_pp0_iter3_reg;
reg   [0:0] or_ln691_reg_5085_pp0_iter4_reg;
reg   [0:0] or_ln691_reg_5085_pp0_iter5_reg;
reg   [0:0] or_ln691_reg_5085_pp0_iter6_reg;
reg   [0:0] or_ln691_reg_5085_pp0_iter7_reg;
reg   [0:0] or_ln691_reg_5085_pp0_iter8_reg;
reg   [0:0] or_ln691_reg_5085_pp0_iter9_reg;
reg   [0:0] or_ln691_reg_5085_pp0_iter10_reg;
reg   [0:0] or_ln691_reg_5085_pp0_iter11_reg;
reg   [0:0] or_ln691_reg_5085_pp0_iter12_reg;
reg   [0:0] or_ln691_reg_5085_pp0_iter13_reg;
reg   [0:0] or_ln691_reg_5085_pp0_iter14_reg;
reg   [0:0] or_ln691_reg_5085_pp0_iter15_reg;
reg   [0:0] or_ln691_reg_5085_pp0_iter16_reg;
reg   [0:0] or_ln691_reg_5085_pp0_iter17_reg;
wire   [0:0] and_ln1706_fu_2300_p2;
reg   [0:0] and_ln1706_reg_5092;
reg   [0:0] and_ln1706_reg_5092_pp0_iter2_reg;
reg   [0:0] and_ln1706_reg_5092_pp0_iter3_reg;
reg   [0:0] and_ln1706_reg_5092_pp0_iter4_reg;
reg   [0:0] and_ln1706_reg_5092_pp0_iter5_reg;
reg   [0:0] and_ln1706_reg_5092_pp0_iter6_reg;
reg   [0:0] and_ln1706_reg_5092_pp0_iter7_reg;
reg   [0:0] and_ln1706_reg_5092_pp0_iter8_reg;
reg   [0:0] and_ln1706_reg_5092_pp0_iter9_reg;
reg   [0:0] and_ln1706_reg_5092_pp0_iter10_reg;
reg   [0:0] and_ln1706_reg_5092_pp0_iter11_reg;
reg   [0:0] and_ln1706_reg_5092_pp0_iter12_reg;
reg   [0:0] and_ln1706_reg_5092_pp0_iter13_reg;
wire   [0:0] icmp_ln1027_7_fu_2331_p2;
reg   [0:0] icmp_ln1027_7_reg_5096;
reg   [0:0] icmp_ln1027_7_reg_5096_pp0_iter2_reg;
reg   [0:0] icmp_ln1027_7_reg_5096_pp0_iter3_reg;
reg   [0:0] icmp_ln1027_7_reg_5096_pp0_iter4_reg;
reg   [0:0] icmp_ln1027_7_reg_5096_pp0_iter5_reg;
reg   [0:0] icmp_ln1027_7_reg_5096_pp0_iter6_reg;
reg   [0:0] icmp_ln1027_7_reg_5096_pp0_iter7_reg;
reg   [0:0] icmp_ln1027_7_reg_5096_pp0_iter8_reg;
reg   [0:0] icmp_ln1027_7_reg_5096_pp0_iter9_reg;
reg   [0:0] icmp_ln1027_7_reg_5096_pp0_iter10_reg;
reg   [0:0] icmp_ln1027_7_reg_5096_pp0_iter11_reg;
reg   [0:0] icmp_ln1027_7_reg_5096_pp0_iter12_reg;
reg   [0:0] icmp_ln1027_7_reg_5096_pp0_iter13_reg;
wire   [0:0] and_ln1523_fu_2378_p2;
reg   [0:0] and_ln1523_reg_5100;
reg   [0:0] and_ln1523_reg_5100_pp0_iter2_reg;
reg   [0:0] and_ln1523_reg_5100_pp0_iter3_reg;
reg   [0:0] and_ln1523_reg_5100_pp0_iter4_reg;
reg   [0:0] and_ln1523_reg_5100_pp0_iter5_reg;
reg   [0:0] and_ln1523_reg_5100_pp0_iter6_reg;
reg   [0:0] and_ln1523_reg_5100_pp0_iter7_reg;
reg   [0:0] and_ln1523_reg_5100_pp0_iter8_reg;
reg   [0:0] and_ln1523_reg_5100_pp0_iter9_reg;
reg   [0:0] and_ln1523_reg_5100_pp0_iter10_reg;
reg   [0:0] and_ln1523_reg_5100_pp0_iter11_reg;
reg   [0:0] and_ln1523_reg_5100_pp0_iter12_reg;
reg   [0:0] and_ln1523_reg_5100_pp0_iter13_reg;
wire   [0:0] icmp_ln1027_6_fu_2405_p2;
reg   [0:0] icmp_ln1027_6_reg_5104;
reg   [0:0] icmp_ln1027_6_reg_5104_pp0_iter2_reg;
reg   [0:0] icmp_ln1027_6_reg_5104_pp0_iter3_reg;
reg   [0:0] icmp_ln1027_6_reg_5104_pp0_iter4_reg;
reg   [0:0] icmp_ln1027_6_reg_5104_pp0_iter5_reg;
reg   [0:0] icmp_ln1027_6_reg_5104_pp0_iter6_reg;
reg   [0:0] icmp_ln1027_6_reg_5104_pp0_iter7_reg;
reg   [0:0] icmp_ln1027_6_reg_5104_pp0_iter8_reg;
reg   [0:0] icmp_ln1027_6_reg_5104_pp0_iter9_reg;
reg   [0:0] icmp_ln1027_6_reg_5104_pp0_iter10_reg;
reg   [0:0] icmp_ln1027_6_reg_5104_pp0_iter11_reg;
reg   [0:0] icmp_ln1027_6_reg_5104_pp0_iter12_reg;
reg   [0:0] icmp_ln1027_6_reg_5104_pp0_iter13_reg;
wire   [10:0] add_ln1244_fu_2433_p2;
reg   [10:0] add_ln1244_reg_5108;
reg   [10:0] add_ln1244_reg_5108_pp0_iter2_reg;
reg   [10:0] add_ln1244_reg_5108_pp0_iter3_reg;
reg   [10:0] add_ln1244_reg_5108_pp0_iter4_reg;
reg   [10:0] add_ln1244_reg_5108_pp0_iter5_reg;
reg   [10:0] add_ln1244_reg_5108_pp0_iter6_reg;
reg   [10:0] add_ln1244_reg_5108_pp0_iter7_reg;
reg   [10:0] add_ln1244_reg_5108_pp0_iter8_reg;
reg   [10:0] add_ln1244_reg_5108_pp0_iter9_reg;
reg   [10:0] add_ln1244_reg_5108_pp0_iter10_reg;
wire   [0:0] icmp_ln1027_8_fu_2502_p2;
wire   [0:0] icmp_ln1019_1_fu_2508_p2;
wire   [0:0] and_ln1341_fu_2557_p2;
reg   [0:0] and_ln1341_reg_5125;
reg   [0:0] and_ln1341_reg_5125_pp0_iter2_reg;
reg   [0:0] and_ln1341_reg_5125_pp0_iter3_reg;
reg   [0:0] and_ln1341_reg_5125_pp0_iter4_reg;
reg   [0:0] and_ln1341_reg_5125_pp0_iter5_reg;
reg   [0:0] and_ln1341_reg_5125_pp0_iter6_reg;
reg   [0:0] and_ln1341_reg_5125_pp0_iter7_reg;
reg   [0:0] and_ln1341_reg_5125_pp0_iter8_reg;
reg   [0:0] and_ln1341_reg_5125_pp0_iter9_reg;
reg   [0:0] and_ln1341_reg_5125_pp0_iter10_reg;
reg   [0:0] and_ln1341_reg_5125_pp0_iter11_reg;
reg   [0:0] and_ln1341_reg_5125_pp0_iter12_reg;
reg   [0:0] and_ln1341_reg_5125_pp0_iter13_reg;
wire   [0:0] icmp_ln1027_5_fu_2584_p2;
reg   [0:0] icmp_ln1027_5_reg_5129;
reg   [0:0] icmp_ln1027_5_reg_5129_pp0_iter2_reg;
reg   [0:0] icmp_ln1027_5_reg_5129_pp0_iter3_reg;
reg   [0:0] icmp_ln1027_5_reg_5129_pp0_iter4_reg;
reg   [0:0] icmp_ln1027_5_reg_5129_pp0_iter5_reg;
reg   [0:0] icmp_ln1027_5_reg_5129_pp0_iter6_reg;
reg   [0:0] icmp_ln1027_5_reg_5129_pp0_iter7_reg;
reg   [0:0] icmp_ln1027_5_reg_5129_pp0_iter8_reg;
reg   [0:0] icmp_ln1027_5_reg_5129_pp0_iter9_reg;
reg   [0:0] icmp_ln1027_5_reg_5129_pp0_iter10_reg;
reg   [0:0] icmp_ln1027_5_reg_5129_pp0_iter11_reg;
reg   [0:0] icmp_ln1027_5_reg_5129_pp0_iter12_reg;
reg   [0:0] icmp_ln1027_5_reg_5129_pp0_iter13_reg;
wire   [0:0] icmp_ln1027_1_fu_2626_p2;
reg   [0:0] icmp_ln1027_1_reg_5133;
reg   [0:0] icmp_ln1027_1_reg_5133_pp0_iter2_reg;
reg   [0:0] icmp_ln1027_1_reg_5133_pp0_iter3_reg;
reg   [0:0] icmp_ln1027_1_reg_5133_pp0_iter4_reg;
reg   [0:0] icmp_ln1027_1_reg_5133_pp0_iter5_reg;
reg   [0:0] icmp_ln1027_1_reg_5133_pp0_iter6_reg;
reg   [0:0] icmp_ln1027_1_reg_5133_pp0_iter7_reg;
reg   [0:0] icmp_ln1027_1_reg_5133_pp0_iter8_reg;
reg   [0:0] icmp_ln1027_1_reg_5133_pp0_iter9_reg;
reg   [0:0] icmp_ln1027_1_reg_5133_pp0_iter10_reg;
reg   [0:0] icmp_ln1027_1_reg_5133_pp0_iter11_reg;
reg   [0:0] icmp_ln1027_1_reg_5133_pp0_iter12_reg;
reg   [0:0] icmp_ln1027_1_reg_5133_pp0_iter13_reg;
reg   [0:0] icmp_ln1027_1_reg_5133_pp0_iter14_reg;
wire   [0:0] or_ln1449_fu_2658_p2;
reg   [0:0] or_ln1449_reg_5137_pp0_iter3_reg;
reg   [0:0] or_ln1449_reg_5137_pp0_iter4_reg;
reg   [0:0] or_ln1449_reg_5137_pp0_iter5_reg;
reg   [0:0] or_ln1449_reg_5137_pp0_iter6_reg;
reg   [0:0] or_ln1449_reg_5137_pp0_iter7_reg;
reg   [0:0] or_ln1449_reg_5137_pp0_iter8_reg;
reg   [0:0] or_ln1449_reg_5137_pp0_iter9_reg;
reg   [0:0] or_ln1449_reg_5137_pp0_iter10_reg;
reg   [0:0] or_ln1449_reg_5137_pp0_iter11_reg;
reg   [0:0] or_ln1449_reg_5137_pp0_iter12_reg;
reg   [0:0] or_ln1449_reg_5137_pp0_iter13_reg;
reg   [0:0] or_ln1449_reg_5137_pp0_iter15_reg;
reg   [0:0] or_ln1449_reg_5137_pp0_iter16_reg;
wire  signed [15:0] grp_reg_int_s_fu_2673_ap_return;
reg   [10:0] lshr_ln1_reg_5151;
reg   [10:0] lshr_ln1_reg_5151_pp0_iter8_reg;
reg   [10:0] lshr_ln1_reg_5151_pp0_iter9_reg;
reg   [10:0] lshr_ln1_reg_5151_pp0_iter10_reg;
reg   [10:0] lshr_ln1_reg_5151_pp0_iter11_reg;
reg   [10:0] lshr_ln1_reg_5151_pp0_iter12_reg;
reg   [10:0] lshr_ln1_reg_5151_pp0_iter13_reg;
wire   [15:0] r_fu_3050_p3;
reg   [15:0] r_reg_5221;
reg   [15:0] r_reg_5221_pp0_iter15_reg;
reg   [15:0] r_reg_5221_pp0_iter16_reg;
reg   [15:0] r_reg_5221_pp0_iter17_reg;
wire   [15:0] g_fu_3130_p3;
reg   [15:0] g_reg_5227;
reg   [15:0] g_reg_5227_pp0_iter15_reg;
reg   [15:0] g_reg_5227_pp0_iter16_reg;
reg   [15:0] g_reg_5227_pp0_iter17_reg;
wire   [22:0] zext_ln1257_fu_3156_p1;
wire   [23:0] zext_ln1257_1_fu_3160_p1;
reg   [23:0] zext_ln1257_1_reg_5263;
wire   [15:0] b_fu_3382_p3;
reg   [15:0] b_reg_5285;
reg   [15:0] b_reg_5285_pp0_iter16_reg;
reg   [15:0] b_reg_5285_pp0_iter17_reg;
wire   [0:0] and_ln1756_fu_3545_p2;
reg   [0:0] and_ln1756_reg_5311;
reg   [7:0] outpix_val_V_14_reg_5500;
reg   [7:0] outpix_val_V_13_reg_5506;
reg   [7:0] outpix_val_V_12_reg_5512;
wire  signed [7:0] pix_val_V_9_cast_fu_3674_p1;
wire  signed [7:0] pix_val_V_10_cast_fu_3678_p1;
wire  signed [7:0] pix_val_V_11_cast_fu_3682_p1;
wire  signed [7:0] sext_ln213_fu_3686_p1;
wire  signed [7:0] sext_ln213_1_fu_3690_p1;
wire  signed [7:0] sext_ln213_2_fu_3694_p1;
wire   [7:0] select_ln507_1_fu_3698_p3;
wire   [7:0] tmp_val_5_fu_3720_p3;
wire   [7:0] tmp_val_4_fu_3734_p3;
wire   [7:0] outpix_val_V_49_fu_3753_p5;
wire   [7:0] outpix_val_V_27_fu_3936_p3;
wire   [7:0] outpix_val_V_47_fu_3958_p3;
wire   [7:0] outpix_val_V_46_fu_3984_p3;
wire   [7:0] outpix_val_V_35_fu_3996_p3;
wire   [7:0] outpix_val_V_58_fu_4023_p3;
wire  signed [7:0] tpgBarSelRgb_b_load_2_cast_fu_4031_p1;
wire   [7:0] outpix_val_V_25_fu_4043_p3;
wire   [7:0] outpix_val_V_26_fu_4049_p3;
wire  signed [23:0] grp_fu_4699_p2;
wire   [7:0] outpix_val_V_33_fu_4093_p3;
wire   [7:0] outpix_val_V_57_fu_4120_p3;
wire  signed [7:0] tpgBarSelRgb_b_load_1_cast_fu_4128_p1;
wire   [7:0] outpix_val_V_31_fu_4136_p3;
wire   [7:0] outpix_val_V_56_fu_4163_p3;
wire  signed [7:0] tpgBarSelRgb_b_load_cast_fu_4171_p1;
wire   [7:0] outpix_val_V_52_fu_4179_p1;
wire   [7:0] outpix_val_V_53_fu_4183_p3;
wire   [7:0] outpix_val_V_15_fu_4198_p3;
wire   [7:0] outpix_val_V_16_fu_4204_p3;
wire   [9:0] grp_reg_ap_uint_10_s_fu_2141_ap_return;
reg    ap_predicate_op121_call_state1;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call0;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call0;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call0;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call0;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call0;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call0;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call0;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call0;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call0;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call0;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call0;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call0;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call0;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call0;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call0;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call0;
reg    ap_block_state17_pp0_stage0_iter16_ignore_call0;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call0;
reg    ap_block_state19_pp0_stage0_iter18_ignore_call0;
wire    ap_block_pp0_stage0_11001_ignoreCallOp121;
wire   [15:0] grp_reg_int_s_fu_2673_d;
reg    ap_predicate_op282_call_state4;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call5;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call5;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call5;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call5;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call5;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call5;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call5;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call5;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call5;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call5;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call5;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call5;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call5;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call5;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call5;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call5;
reg    ap_block_state17_pp0_stage0_iter16_ignore_call5;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call5;
reg    ap_block_state19_pp0_stage0_iter18_ignore_call5;
wire    ap_block_pp0_stage0_11001_ignoreCallOp282;
wire   [0:0] ap_phi_reg_pp0_iter0_hHatch_reg_1542;
reg   [0:0] ap_phi_reg_pp0_iter1_hHatch_reg_1542;
reg   [0:0] ap_phi_reg_pp0_iter2_hHatch_reg_1542;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1474_reg_1564;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1474_reg_1564;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1474_reg_1564;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1474_reg_1564;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1474_reg_1564;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1474_reg_1564;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1474_reg_1564;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1474_reg_1564;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1474_reg_1564;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1474_reg_1564;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1474_reg_1564;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1474_reg_1564;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1474_reg_1564;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1474_reg_1564;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1474_reg_1564;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1474_reg_1564;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1474_reg_1564;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1459_reg_1575;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1459_reg_1575;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1459_reg_1575;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1459_reg_1575;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1459_reg_1575;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1459_reg_1575;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1459_reg_1575;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1459_reg_1575;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1459_reg_1575;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1459_reg_1575;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1459_reg_1575;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1459_reg_1575;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1459_reg_1575;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1459_reg_1575;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1459_reg_1575;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1459_reg_1575;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1459_reg_1575;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1183_reg_1586;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1183_reg_1586;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1183_reg_1586;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1183_reg_1586;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1183_reg_1586;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1183_reg_1586;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1183_reg_1586;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1183_reg_1586;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1183_reg_1586;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1183_reg_1586;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1183_reg_1586;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1183_reg_1586;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1183_reg_1586;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1183_reg_1586;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1183_reg_1586;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1183_reg_1586;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1183_reg_1586;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1162_reg_1597;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1162_reg_1597;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1162_reg_1597;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1162_reg_1597;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1162_reg_1597;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1162_reg_1597;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1162_reg_1597;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1162_reg_1597;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1162_reg_1597;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1162_reg_1597;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1162_reg_1597;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1162_reg_1597;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1162_reg_1597;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1162_reg_1597;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1162_reg_1597;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1162_reg_1597;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1162_reg_1597;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1141_reg_1608;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1141_reg_1608;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1141_reg_1608;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1141_reg_1608;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1141_reg_1608;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1141_reg_1608;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1141_reg_1608;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1141_reg_1608;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1141_reg_1608;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1141_reg_1608;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1141_reg_1608;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1141_reg_1608;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1141_reg_1608;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1141_reg_1608;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1141_reg_1608;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1141_reg_1608;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1141_reg_1608;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1120_reg_1619;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1120_reg_1619;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1120_reg_1619;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1120_reg_1619;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1120_reg_1619;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1120_reg_1619;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1120_reg_1619;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1120_reg_1619;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1120_reg_1619;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1120_reg_1619;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1120_reg_1619;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1120_reg_1619;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1120_reg_1619;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1120_reg_1619;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1120_reg_1619;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1120_reg_1619;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1120_reg_1619;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1099_reg_1630;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1099_reg_1630;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1099_reg_1630;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1099_reg_1630;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1099_reg_1630;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1099_reg_1630;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1099_reg_1630;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1099_reg_1630;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1099_reg_1630;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1099_reg_1630;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1099_reg_1630;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1099_reg_1630;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1099_reg_1630;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1099_reg_1630;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1099_reg_1630;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1099_reg_1630;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1099_reg_1630;
reg   [7:0] ap_phi_mux_outpix_val_V_39_phi_fu_1644_p78;
reg   [7:0] ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1641;
wire   [7:0] ap_phi_reg_pp0_iter0_outpix_val_V_39_reg_1641;
reg   [7:0] ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1641;
reg   [7:0] ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1641;
reg   [7:0] ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1641;
reg   [7:0] ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1641;
reg   [7:0] ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1641;
reg   [7:0] ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1641;
reg   [7:0] ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1641;
reg   [7:0] ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1641;
reg   [7:0] ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1641;
reg   [7:0] ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1641;
reg   [7:0] ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1641;
reg   [7:0] ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1641;
reg   [7:0] ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1641;
reg   [7:0] ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1641;
reg   [7:0] ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1641;
reg   [7:0] ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1641;
reg   [7:0] ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1641;
wire   [7:0] outpix_val_V_62_fu_4490_p3;
wire   [7:0] outpix_val_V_55_fu_4557_p3;
reg   [7:0] ap_phi_mux_outpix_val_V_38_phi_fu_1729_p78;
reg   [7:0] ap_phi_reg_pp0_iter18_outpix_val_V_38_reg_1724;
wire   [7:0] ap_phi_reg_pp0_iter0_outpix_val_V_38_reg_1724;
reg   [7:0] ap_phi_reg_pp0_iter1_outpix_val_V_38_reg_1724;
reg   [7:0] ap_phi_reg_pp0_iter2_outpix_val_V_38_reg_1724;
reg   [7:0] ap_phi_reg_pp0_iter3_outpix_val_V_38_reg_1724;
reg   [7:0] ap_phi_reg_pp0_iter4_outpix_val_V_38_reg_1724;
reg   [7:0] ap_phi_reg_pp0_iter5_outpix_val_V_38_reg_1724;
reg   [7:0] ap_phi_reg_pp0_iter6_outpix_val_V_38_reg_1724;
reg   [7:0] ap_phi_reg_pp0_iter7_outpix_val_V_38_reg_1724;
reg   [7:0] ap_phi_reg_pp0_iter8_outpix_val_V_38_reg_1724;
reg   [7:0] ap_phi_reg_pp0_iter9_outpix_val_V_38_reg_1724;
reg   [7:0] ap_phi_reg_pp0_iter10_outpix_val_V_38_reg_1724;
reg   [7:0] ap_phi_reg_pp0_iter11_outpix_val_V_38_reg_1724;
reg   [7:0] ap_phi_reg_pp0_iter12_outpix_val_V_38_reg_1724;
reg   [7:0] ap_phi_reg_pp0_iter13_outpix_val_V_38_reg_1724;
reg   [7:0] ap_phi_reg_pp0_iter14_outpix_val_V_38_reg_1724;
reg   [7:0] ap_phi_reg_pp0_iter15_outpix_val_V_38_reg_1724;
reg   [7:0] ap_phi_reg_pp0_iter16_outpix_val_V_38_reg_1724;
reg   [7:0] ap_phi_reg_pp0_iter17_outpix_val_V_38_reg_1724;
wire   [7:0] g_2_fu_4481_p3;
reg   [7:0] ap_phi_mux_outpix_val_V_37_phi_fu_1821_p78;
reg   [7:0] ap_phi_reg_pp0_iter18_outpix_val_V_37_reg_1816;
wire   [7:0] ap_phi_reg_pp0_iter0_outpix_val_V_37_reg_1816;
reg   [7:0] ap_phi_reg_pp0_iter1_outpix_val_V_37_reg_1816;
reg   [7:0] ap_phi_reg_pp0_iter2_outpix_val_V_37_reg_1816;
reg   [7:0] ap_phi_reg_pp0_iter3_outpix_val_V_37_reg_1816;
reg   [7:0] ap_phi_reg_pp0_iter4_outpix_val_V_37_reg_1816;
reg   [7:0] ap_phi_reg_pp0_iter5_outpix_val_V_37_reg_1816;
reg   [7:0] ap_phi_reg_pp0_iter6_outpix_val_V_37_reg_1816;
reg   [7:0] ap_phi_reg_pp0_iter7_outpix_val_V_37_reg_1816;
reg   [7:0] ap_phi_reg_pp0_iter8_outpix_val_V_37_reg_1816;
reg   [7:0] ap_phi_reg_pp0_iter9_outpix_val_V_37_reg_1816;
reg   [7:0] ap_phi_reg_pp0_iter10_outpix_val_V_37_reg_1816;
reg   [7:0] ap_phi_reg_pp0_iter11_outpix_val_V_37_reg_1816;
reg   [7:0] ap_phi_reg_pp0_iter12_outpix_val_V_37_reg_1816;
reg   [7:0] ap_phi_reg_pp0_iter13_outpix_val_V_37_reg_1816;
reg   [7:0] ap_phi_reg_pp0_iter14_outpix_val_V_37_reg_1816;
reg   [7:0] ap_phi_reg_pp0_iter15_outpix_val_V_37_reg_1816;
reg   [7:0] ap_phi_reg_pp0_iter16_outpix_val_V_37_reg_1816;
reg   [7:0] ap_phi_reg_pp0_iter17_outpix_val_V_37_reg_1816;
wire   [7:0] outpix_val_V_63_fu_4471_p3;
wire   [7:0] outpix_val_V_54_fu_4550_p2;
reg   [7:0] ap_phi_mux_outpix_val_V_45_phi_fu_1912_p4;
wire   [7:0] outpix_val_V_61_fu_4566_p3;
wire   [7:0] ap_phi_reg_pp0_iter18_outpix_val_V_45_reg_1909;
reg   [7:0] ap_phi_mux_outpix_val_V_44_phi_fu_1922_p4;
wire   [7:0] outpix_val_V_60_fu_4573_p3;
wire   [7:0] ap_phi_reg_pp0_iter18_outpix_val_V_44_reg_1919;
reg   [7:0] ap_phi_mux_outpix_val_V_43_phi_fu_1932_p4;
wire   [7:0] outpix_val_V_59_fu_4580_p3;
wire   [7:0] ap_phi_reg_pp0_iter18_outpix_val_V_43_reg_1929;
wire   [63:0] zext_ln1236_fu_2803_p1;
wire   [63:0] zext_ln1240_fu_2821_p1;
wire   [63:0] zext_ln1244_fu_3147_p1;
wire   [63:0] zext_ln1310_fu_3236_p1;
wire   [63:0] zext_ln1739_fu_3270_p1;
wire   [63:0] zext_ln1555_fu_3305_p1;
wire   [63:0] zext_ln1374_fu_3428_p1;
wire   [63:0] zext_ln1739_1_fu_3529_p1;
wire   [63:0] zext_ln1555_1_fu_3553_p1;
wire   [63:0] zext_ln1474_fu_3563_p1;
wire   [63:0] zext_ln1459_fu_3568_p1;
wire   [63:0] zext_ln1374_1_fu_3573_p1;
wire   [63:0] zext_ln1215_fu_3587_p1;
wire   [63:0] zext_ln1183_fu_3597_p1;
wire   [63:0] zext_ln1162_fu_3602_p1;
wire   [63:0] zext_ln1141_fu_3607_p1;
wire   [63:0] zext_ln1120_fu_3612_p1;
wire   [63:0] zext_ln1099_fu_3617_p1;
wire   [15:0] zext_ln507_fu_4217_p1;
wire   [15:0] zext_ln1056_fu_3636_p1;
wire   [7:0] zext_ln1212_fu_3459_p1;
wire   [7:0] empty_fu_3441_p1;
wire   [15:0] add_ln1296_fu_2692_p2;
wire   [7:0] zext_ln1348_fu_3178_p1;
wire   [7:0] zext_ln1367_fu_3214_p1;
wire   [15:0] zext_ln507_1_fu_4062_p1;
wire   [7:0] add_ln1530_fu_2918_p2;
wire   [7:0] zext_ln1548_fu_2956_p1;
wire   [15:0] add_ln1619_fu_3765_p2;
wire   [7:0] zext_ln1713_fu_2856_p1;
wire   [7:0] zext_ln1730_fu_2892_p1;
wire   [7:0] trunc_ln526_fu_3487_p1;
wire   [7:0] add_ln1056_fu_3630_p2;
wire   [10:0] sub_ln186_fu_2637_p2;
wire   [10:0] add_ln186_fu_2631_p2;
wire   [15:0] add_ln1298_fu_2704_p2;
wire   [2:0] add_ln1367_fu_3208_p2;
wire   [9:0] sub_ln841_fu_2589_p2;
wire   [9:0] add_ln840_4_fu_2600_p2;
wire   [9:0] add_ln840_fu_2568_p2;
wire   [2:0] add_ln1348_fu_3172_p2;
wire   [9:0] sub_ln841_2_fu_2514_p2;
wire   [9:0] add_ln840_7_fu_2532_p2;
wire   [0:0] and_ln1409_fu_2457_p2;
wire   [9:0] add_ln840_3_fu_2462_p2;
wire   [2:0] add_ln1548_fu_2950_p2;
wire   [9:0] sub_ln841_1_fu_2410_p2;
wire   [9:0] add_ln840_5_fu_2421_p2;
wire   [9:0] add_ln840_1_fu_2389_p2;
wire   [27:0] ret_V_4_fu_3820_p3;
wire   [27:0] ret_V_5_fu_3866_p3;
wire   [27:0] ret_V_6_fu_3912_p3;
wire   [2:0] add_ln1730_fu_2886_p2;
wire   [9:0] add_ln841_fu_2337_p2;
wire   [9:0] zext_ln840_fu_2355_p1;
wire   [5:0] add_ln840_2_fu_2311_p2;
wire   [0:0] xor_ln1713_fu_2850_p2;
reg   [15:0] phi_mul_fu_524;
wire   [15:0] add_ln525_fu_2729_p2;
wire    ap_loop_init;
reg   [15:0] x_fu_528;
wire   [15:0] add_ln520_fu_2063_p2;
reg   [15:0] ap_sig_allocacmp_x_4;
reg   [0:0] rampVal_2_flag_1_fu_532;
reg   [0:0] hdata_flag_1_fu_536;
reg   [0:0] rampVal_3_flag_1_fu_540;
reg   [7:0] outpix_val_V_1_fu_544;
reg   [7:0] outpix_val_V_4_fu_548;
reg   [7:0] outpix_val_V_5_fu_552;
wire    ap_block_pp0_stage0_01001;
wire  signed [4:0] select_ln507_1_cast_cast_cast_fu_1972_p1;
wire   [15:0] or_ln1701_fu_2069_p2;
wire   [7:0] trunc_ln520_1_fu_2043_p1;
wire   [15:0] or_ln1518_fu_2099_p2;
wire   [3:0] grp_fu_2123_p1;
wire   [10:0] grp_fu_2135_p0;
wire   [3:0] grp_fu_2135_p1;
wire   [15:0] or_ln1336_fu_2177_p2;
wire   [15:0] or_ln1285_fu_2201_p2;
wire   [15:0] or_ln1050_fu_2231_p2;
wire   [0:0] icmp_ln691_1_fu_2243_p2;
wire   [0:0] xor_ln691_1_fu_2249_p2;
wire   [0:0] icmp_ln691_2_fu_2255_p2;
wire   [0:0] and_ln691_fu_2261_p2;
wire   [0:0] and_ln691_1_fu_2267_p2;
wire   [0:0] xor_ln691_fu_2273_p2;
wire   [0:0] icmp_ln1027_4_fu_2294_p2;
wire   [5:0] trunc_ln1027_fu_2327_p1;
wire   [5:0] add_ln840_6_fu_2349_p2;
wire   [10:0] zext_ln1027_1_fu_2369_p1;
wire   [0:0] icmp_ln1027_3_fu_2373_p2;
wire   [10:0] grp_fu_2438_p0;
wire   [3:0] grp_fu_2438_p1;
wire   [10:0] zext_ln1019_fu_2448_p1;
wire   [0:0] icmp_ln1019_fu_2452_p2;
wire   [10:0] zext_ln1027_fu_2548_p1;
wire   [0:0] icmp_ln1027_2_fu_2552_p2;
wire   [11:0] zext_ln1495_fu_2616_p1;
wire   [11:0] ret_V_fu_2620_p2;
wire  signed [16:0] grp_fu_4643_p3;
wire  signed [15:0] lshr_ln1_fu_2752_p1;
wire   [15:0] grp_fu_4652_p3;
wire   [22:0] tmp_fu_2794_p1;
wire  signed [22:0] grp_fu_4660_p2;
wire   [8:0] tmp_fu_2794_p4;
wire   [22:0] tmp_12_fu_2812_p1;
wire  signed [22:0] grp_fu_4667_p2;
wire   [8:0] tmp_12_fu_2812_p4;
wire   [0:0] trunc_ln520_7_fu_2846_p1;
wire   [2:0] trunc_ln520_10_fu_2882_p1;
wire   [2:0] trunc_ln520_9_fu_2946_p1;
wire   [2:0] grp_fu_2123_p2;
wire  signed [31:0] tmp_4_fu_3002_p1;
wire  signed [31:0] tmp_4_fu_3002_p2;
wire  signed [31:0] tmp_4_fu_3002_p3;
wire  signed [31:0] tmp_4_fu_3002_p4;
wire  signed [31:0] tmp_4_fu_3002_p5;
wire   [2:0] tmp_4_fu_3002_p6;
wire   [31:0] tmp_4_fu_3002_p7;
wire   [31:0] add_ln1236_fu_3022_p2;
wire   [23:0] tmp_11_fu_3028_p4;
wire   [15:0] trunc_ln1236_1_fu_3018_p1;
wire   [0:0] icmp_ln1236_fu_3038_p2;
wire   [15:0] add_ln1236_1_fu_3044_p2;
wire   [2:0] grp_fu_2135_p2;
wire  signed [31:0] tmp_5_fu_3082_p1;
wire  signed [31:0] tmp_5_fu_3082_p2;
wire  signed [31:0] tmp_5_fu_3082_p3;
wire  signed [31:0] tmp_5_fu_3082_p4;
wire  signed [31:0] tmp_5_fu_3082_p5;
wire   [2:0] tmp_5_fu_3082_p6;
wire   [31:0] tmp_5_fu_3082_p7;
wire   [31:0] add_ln1240_1_fu_3102_p2;
wire   [23:0] tmp_13_fu_3108_p4;
wire   [15:0] trunc_ln1240_1_fu_3098_p1;
wire   [0:0] icmp_ln1240_fu_3118_p2;
wire   [15:0] add_ln1240_2_fu_3124_p2;
wire   [22:0] tmp_14_fu_3138_p1;
wire  signed [22:0] grp_fu_4674_p2;
wire   [8:0] tmp_14_fu_3138_p4;
wire   [2:0] trunc_ln520_6_fu_3168_p1;
wire   [2:0] trunc_ln520_8_fu_3204_p1;
wire   [0:0] trunc_ln1733_fu_3244_p1;
wire   [3:0] shl_ln5_fu_3248_p3;
wire   [3:0] trunc_ln1733_1_fu_3260_p1;
wire   [3:0] or_ln1733_fu_3264_p2;
wire   [0:0] trunc_ln1551_fu_3279_p1;
wire   [4:0] trunc_ln1551_1_fu_3295_p1;
wire   [4:0] shl_ln4_fu_3283_p3;
wire   [4:0] tBarSel_fu_3299_p2;
wire   [2:0] grp_fu_2438_p2;
wire  signed [31:0] tmp_6_fu_3334_p1;
wire  signed [31:0] tmp_6_fu_3334_p2;
wire  signed [31:0] tmp_6_fu_3334_p3;
wire  signed [31:0] tmp_6_fu_3334_p4;
wire  signed [31:0] tmp_6_fu_3334_p5;
wire   [2:0] tmp_6_fu_3334_p6;
wire   [31:0] tmp_6_fu_3334_p7;
wire   [31:0] add_ln1244_1_fu_3354_p2;
wire   [23:0] tmp_15_fu_3360_p4;
wire   [15:0] trunc_ln1244_1_fu_3350_p1;
wire   [0:0] icmp_ln1244_fu_3370_p2;
wire   [15:0] add_ln1244_2_fu_3376_p2;
wire   [2:0] trunc_ln1370_fu_3402_p1;
wire   [5:0] shl_ln3_fu_3406_p3;
wire   [5:0] trunc_ln1370_1_fu_3418_p1;
wire   [5:0] or_ln1370_fu_3422_p2;
wire   [2:0] trunc_ln520_5_fu_3449_p1;
wire   [2:0] add_ln1212_fu_3453_p2;
wire  signed [2:0] sext_ln1555_fu_3549_p1;
wire   [7:0] trunc_ln520_fu_3626_p1;
wire   [15:0] select_ln1584_fu_3709_p3;
wire   [7:0] tmp_val_fu_3716_p1;
wire   [0:0] and_ln1616_fu_3741_p2;
wire   [7:0] outpix_val_V_49_fu_3753_p2;
wire   [7:0] outpix_val_V_49_fu_3753_p3;
wire   [1:0] outpix_val_V_49_fu_3753_p4;
wire   [0:0] tmp_19_fu_3796_p3;
wire   [0:0] trunc_ln1499_fu_3792_p1;
wire   [0:0] xor_ln1498_fu_3814_p2;
wire   [26:0] lshr_ln_fu_3804_p4;
wire   [0:0] tmp_20_fu_3842_p3;
wire   [0:0] trunc_ln1499_1_fu_3838_p1;
wire   [0:0] xor_ln1498_1_fu_3860_p2;
wire   [26:0] lshr_ln1498_1_fu_3850_p4;
wire   [0:0] tmp_21_fu_3888_p3;
wire   [0:0] trunc_ln1499_2_fu_3884_p1;
wire   [0:0] xor_ln1498_2_fu_3906_p2;
wire   [26:0] lshr_ln1498_2_fu_3896_p4;
wire   [6:0] tmp_2_fu_3926_p4;
wire   [6:0] tmp_3_fu_3948_p4;
wire   [6:0] tmp_9_fu_3966_p4;
wire   [0:0] and_ln1817_fu_3944_p2;
wire   [7:0] tmp_s_fu_3976_p3;
wire  signed [7:0] tpgBarSelRgb_r_load_2_cast_fu_3992_p1;
wire  signed [7:0] tpgBarSelRgb_g_load_2_cast_fu_4003_p1;
wire   [0:0] and_ln520_4_fu_4014_p2;
wire   [0:0] and_ln520_5_fu_4018_p2;
wire   [7:0] select_ln1558_fu_4007_p3;
wire   [7:0] trunc_ln520_4_fu_4039_p1;
wire   [7:0] add_ln1500_fu_4056_p2;
wire   [22:0] grp_fu_4681_p3;
wire  signed [22:0] grp_fu_4690_p3;
wire  signed [7:0] tpgBarSelRgb_r_load_1_cast_fu_4089_p1;
wire  signed [7:0] tpgBarSelRgb_g_load_1_cast_fu_4100_p1;
wire   [0:0] and_ln520_2_fu_4111_p2;
wire   [0:0] and_ln520_3_fu_4115_p2;
wire   [7:0] select_ln1377_fu_4104_p3;
wire  signed [7:0] tpgBarSelRgb_r_load_cast_fu_4132_p1;
wire  signed [7:0] tpgBarSelRgb_g_load_cast_fu_4143_p1;
wire   [0:0] and_ln520_fu_4154_p2;
wire   [0:0] and_ln520_1_fu_4158_p2;
wire   [7:0] select_ln1217_fu_4147_p3;
wire   [7:0] trunc_ln520_3_fu_4194_p1;
wire   [7:0] add_ln1039_fu_4211_p2;
wire   [20:0] grp_fu_4714_p2;
wire   [23:0] grp_fu_4705_p3;
wire   [24:0] zext_ln1257_6_fu_4262_p1;
wire   [24:0] zext_ln1257_4_fu_4259_p1;
wire   [15:0] trunc_ln1257_1_fu_4268_p1;
wire   [15:0] trunc_ln1257_fu_4265_p1;
wire   [22:0] shl_ln1_fu_4283_p3;
wire  signed [23:0] grp_fu_4722_p3;
wire  signed [24:0] sext_ln1258_1_fu_4294_p1;
wire   [24:0] zext_ln1258_fu_4290_p1;
wire   [24:0] add_ln1258_2_fu_4297_p2;
wire   [22:0] shl_ln2_fu_4313_p3;
wire   [23:0] zext_ln1259_fu_4320_p1;
wire   [23:0] add_ln1259_fu_4324_p2;
wire  signed [23:0] grp_fu_4730_p3;
wire  signed [24:0] sext_ln1259_1_fu_4334_p1;
wire   [24:0] zext_ln1259_1_fu_4330_p1;
wire   [24:0] add_ln1259_2_fu_4337_p2;
wire   [24:0] add_ln1257_2_fu_4271_p2;
wire   [8:0] tmp_16_fu_4353_p4;
wire   [15:0] add_ln1257_3_fu_4277_p2;
wire   [0:0] icmp_ln1260_fu_4363_p2;
wire   [7:0] trunc_ln9_fu_4369_p4;
wire   [8:0] tmp_17_fu_4387_p4;
wire   [0:0] icmp_ln1261_fu_4397_p2;
wire   [16:0] u_fu_4303_p4;
wire   [16:0] select_ln1261_fu_4403_p3;
wire   [0:0] icmp_ln1261_1_fu_4411_p2;
wire   [7:0] trunc_ln1261_fu_4417_p1;
wire   [8:0] tmp_18_fu_4429_p4;
wire   [0:0] icmp_ln1262_fu_4439_p2;
wire   [16:0] v_fu_4343_p4;
wire   [16:0] select_ln1262_fu_4445_p3;
wire   [0:0] icmp_ln1262_1_fu_4453_p2;
wire   [7:0] trunc_ln1262_fu_4459_p1;
wire   [7:0] trunc_ln1235_fu_4250_p1;
wire   [7:0] r_1_fu_4379_p3;
wire   [7:0] trunc_ln1239_fu_4253_p1;
wire   [7:0] g_1_fu_4421_p3;
wire   [7:0] trunc_ln1243_fu_4256_p1;
wire   [7:0] b_1_fu_4463_p3;
wire  signed [27:0] grp_fu_4739_p2;
wire   [26:0] trunc_ln1311_fu_4501_p1;
wire   [26:0] sub_ln1311_fu_4511_p2;
wire   [7:0] trunc_ln1311_1_fu_4517_p4;
wire   [0:0] tmp_22_fu_4504_p3;
wire   [7:0] sub_ln1311_1_fu_4527_p2;
wire   [7:0] trunc_ln1311_2_fu_4533_p4;
wire   [7:0] select_ln1311_fu_4542_p3;
wire   [15:0] grp_fu_4643_p0;
wire  signed [0:0] grp_fu_4643_p1;
wire   [15:0] grp_fu_4643_p2;
wire   [15:0] grp_fu_4652_p2;
wire   [10:0] grp_fu_4660_p0;
wire   [11:0] grp_fu_4660_p1;
wire   [10:0] grp_fu_4667_p0;
wire   [11:0] grp_fu_4667_p1;
wire   [10:0] grp_fu_4674_p0;
wire   [11:0] grp_fu_4674_p1;
wire   [15:0] grp_fu_4681_p0;
wire   [6:0] grp_fu_4681_p1;
wire   [12:0] grp_fu_4681_p2;
wire   [15:0] grp_fu_4690_p0;
wire  signed [6:0] grp_fu_4690_p1;
wire   [15:0] grp_fu_4690_p2;
wire   [15:0] grp_fu_4699_p0;
wire  signed [7:0] grp_fu_4699_p1;
wire   [15:0] grp_fu_4705_p0;
wire   [7:0] grp_fu_4705_p1;
wire   [22:0] grp_fu_4705_p2;
wire   [15:0] grp_fu_4714_p0;
wire   [4:0] grp_fu_4714_p1;
wire   [15:0] grp_fu_4722_p0;
wire  signed [7:0] grp_fu_4722_p1;
wire   [15:0] grp_fu_4730_p0;
wire  signed [5:0] grp_fu_4730_p1;
wire   [7:0] grp_fu_4739_p1;
wire    ap_continue_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_done_int_frp;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [18:0] frp_pipeline_valid_U_valid_out;
wire   [5:0] frp_pipeline_valid_U_num_valid_datasets;
wire   [23:0] pf_bckgndYUV_U_data_out;
wire    pf_bckgndYUV_U_data_out_vld;
wire    pf_bckgndYUV_U_pf_ready;
wire    pf_bckgndYUV_U_pf_done;
reg   [0:0] ap_frp_data_next_issued_srcYUV;
reg    ap_frp_data_issued_nxt_srcYUV_op584;
reg   [4:0] ap_frp_data_req_srcYUV;
reg   [0:0] ap_frp_data_req_srcYUV_op584;
reg    ap_condition_frp_roi_pvb_no_fwd_prs;
reg    ap_condition_frp_pvb_no_bkwd_prs;
reg    ap_condition_frp_pvb_pf_start;
reg    ap_frp_vld_in;
reg    pf_bckgndYUV_U_data_in_vld;
wire   [23:0] pf_bckgndYUV_U_frpsig_data_in;
reg    pf_all_done;
reg    ap_condition_3054;
reg    ap_condition_3037;
reg    ap_condition_3042;
reg    ap_condition_3059;
wire   [22:0] grp_fu_4660_p00;
wire   [22:0] grp_fu_4667_p00;
wire   [22:0] grp_fu_4674_p00;
wire   [23:0] grp_fu_4699_p00;
wire   [23:0] grp_fu_4705_p20;
wire   [20:0] grp_fu_4714_p00;
wire   [21:0] grp_fu_4730_p00;
reg    ap_condition_670;
reg    ap_condition_663;
reg    ap_condition_656;
reg    ap_condition_649;
reg    ap_condition_642;
reg    ap_condition_635;
reg    ap_condition_632;
reg    ap_condition_5043;
reg    ap_condition_5044;
reg    ap_condition_5045;
reg    ap_condition_5046;
reg    ap_condition_5047;
reg    ap_condition_5048;
reg    ap_condition_5042;
reg    ap_condition_5040;
reg    ap_condition_5038;
reg    ap_condition_5036;
reg    ap_condition_5034;
reg    ap_condition_2548;
reg    ap_condition_2550;
reg    ap_condition_2355;
reg    ap_condition_2334;
reg    ap_condition_5287;
reg    ap_condition_5291;
reg    ap_condition_5296;
reg    ap_condition_5300;
reg    ap_condition_5306;
reg    ap_condition_5310;
reg    ap_condition_5315;
reg    ap_condition_5320;
reg    ap_condition_5325;
reg    ap_condition_5332;
reg    ap_condition_5336;
reg    ap_condition_5339;
reg    ap_condition_5342;
reg    ap_condition_5345;
reg    ap_condition_5331;
reg    ap_condition_5353;
reg    ap_condition_5357;
reg    ap_condition_5363;
reg    ap_condition_5367;
reg    ap_condition_5373;
reg    ap_condition_5377;
reg    ap_condition_5381;
reg    ap_condition_5385;
reg    ap_condition_5389;
reg    ap_condition_5395;
reg    ap_condition_5399;
reg    ap_condition_5403;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 xBar_V = 11'd0;
#0 zonePlateVDelta = 16'd0;
#0 xCount_V = 10'd0;
#0 yCount_V = 10'd0;
#0 xCount_V_2 = 10'd0;
#0 vHatch = 1'd0;
#0 yCount_V_2 = 10'd0;
#0 xCount_V_3 = 10'd0;
#0 yCount_V_3 = 10'd0;
#0 rSerie_V = 28'd94741925;
#0 gSerie_V = 28'd178608805;
#0 bSerie_V = 28'd1044495;
#0 xCount_V_1 = 10'd0;
#0 yCount_V_1 = 6'd0;
#0 ap_frp_data_req_srcYUV = 5'd0;
#0 pf_all_done = 1'b0;
end

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
redYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(redYuv_address0),
    .ce0(redYuv_ce0),
    .q0(redYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
grnYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grnYuv_address0),
    .ce0(grnYuv_ce0),
    .q0(grnYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
bluYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bluYuv_address0),
    .ce0(bluYuv_ce0),
    .q0(bluYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
blkYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blkYuv_address0),
    .ce0(blkYuv_ce0),
    .q0(blkYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
whiYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(whiYuv_address0),
    .ce0(whiYuv_ce0),
    .q0(whiYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_r_address0),
    .ce0(tpgBarSelRgb_r_ce0),
    .q0(tpgBarSelRgb_r_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_y_address0),
    .ce0(tpgBarSelYuv_y_ce0),
    .q0(tpgBarSelYuv_y_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_g_address0),
    .ce0(tpgBarSelRgb_g_ce0),
    .q0(tpgBarSelRgb_g_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_u_address0),
    .ce0(tpgBarSelYuv_u_ce0),
    .q0(tpgBarSelYuv_u_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_v_address0),
    .ce0(tpgBarSelYuv_v_ce0),
    .q0(tpgBarSelYuv_v_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_b_address0),
    .ce0(tpgBarSelRgb_b_ce0),
    .q0(tpgBarSelRgb_b_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R #(
    .DataWidth( 20 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
tpgSinTableArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_address0),
    .ce0(tpgSinTableArray_ce0),
    .q0(tpgSinTableArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R #(
    .DataWidth( 3 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
tpgTartanBarArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgTartanBarArray_address0),
    .ce0(tpgTartanBarArray_ce0),
    .q0(tpgTartanBarArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
whiYuv_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(whiYuv_1_address0),
    .ce0(whiYuv_1_ce0),
    .q0(whiYuv_1_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
blkYuv_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blkYuv_1_address0),
    .ce0(blkYuv_1_ce0),
    .q0(blkYuv_1_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_0_address0),
    .ce0(tpgSinTableArray_9bit_0_ce0),
    .q0(tpgSinTableArray_9bit_0_q0),
    .address1(tpgSinTableArray_9bit_0_address1),
    .ce1(tpgSinTableArray_9bit_0_ce1),
    .q1(tpgSinTableArray_9bit_0_q1),
    .address2(tpgSinTableArray_9bit_0_address2),
    .ce2(tpgSinTableArray_9bit_0_ce2),
    .q2(tpgSinTableArray_9bit_0_q2)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_1_address0),
    .ce0(tpgSinTableArray_9bit_1_ce0),
    .q0(tpgSinTableArray_9bit_1_q0),
    .address1(tpgSinTableArray_9bit_1_address1),
    .ce1(tpgSinTableArray_9bit_1_ce1),
    .q1(tpgSinTableArray_9bit_1_q1),
    .address2(tpgSinTableArray_9bit_1_address2),
    .ce2(tpgSinTableArray_9bit_1_ce2),
    .q2(tpgSinTableArray_9bit_1_q2)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_2_address0),
    .ce0(tpgSinTableArray_9bit_2_ce0),
    .q0(tpgSinTableArray_9bit_2_q0),
    .address1(tpgSinTableArray_9bit_2_address1),
    .ce1(tpgSinTableArray_9bit_2_ce1),
    .q1(tpgSinTableArray_9bit_2_q1),
    .address2(tpgSinTableArray_9bit_2_address2),
    .ce2(tpgSinTableArray_9bit_2_ce2),
    .q2(tpgSinTableArray_9bit_2_q2)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_3_address0),
    .ce0(tpgSinTableArray_9bit_3_ce0),
    .q0(tpgSinTableArray_9bit_3_q0),
    .address1(tpgSinTableArray_9bit_3_address1),
    .ce1(tpgSinTableArray_9bit_3_ce1),
    .q1(tpgSinTableArray_9bit_3_q1),
    .address2(tpgSinTableArray_9bit_3_address2),
    .ce2(tpgSinTableArray_9bit_3_ce2),
    .q2(tpgSinTableArray_9bit_3_q2)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 410 ),
    .AddressWidth( 9 ))
tpgSinTableArray_9bit_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_4_address0),
    .ce0(tpgSinTableArray_9bit_4_ce0),
    .q0(tpgSinTableArray_9bit_4_q0),
    .address1(tpgSinTableArray_9bit_4_address1),
    .ce1(tpgSinTableArray_9bit_4_ce1),
    .q1(tpgSinTableArray_9bit_4_q1),
    .address2(tpgSinTableArray_9bit_4_address2),
    .ce2(tpgSinTableArray_9bit_4_ce2),
    .q2(tpgSinTableArray_9bit_4_q2)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
tpgCheckerBoardArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgCheckerBoardArray_address0),
    .ce0(tpgCheckerBoardArray_ce0),
    .q0(tpgCheckerBoardArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_r_address0),
    .ce0(DPtpgBarSelRgb_VESA_r_ce0),
    .q0(DPtpgBarSelRgb_VESA_r_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_g_address0),
    .ce0(DPtpgBarSelRgb_VESA_g_ce0),
    .q0(DPtpgBarSelRgb_VESA_g_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_b_address0),
    .ce0(DPtpgBarSelRgb_VESA_b_ce0),
    .q0(DPtpgBarSelRgb_VESA_b_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R #(
    .DataWidth( 3 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
DPtpgBarArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarArray_address0),
    .ce0(DPtpgBarArray_ce0),
    .q0(DPtpgBarArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_r_address0),
    .ce0(DPtpgBarSelRgb_CEA_r_ce0),
    .q0(DPtpgBarSelRgb_CEA_r_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_g_address0),
    .ce0(DPtpgBarSelRgb_CEA_g_ce0),
    .q0(DPtpgBarSelRgb_CEA_g_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_b_address0),
    .ce0(DPtpgBarSelRgb_CEA_b_ce0),
    .q0(DPtpgBarSelRgb_CEA_b_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_y_address0),
    .ce0(DPtpgBarSelYuv_601_y_ce0),
    .q0(DPtpgBarSelYuv_601_y_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_v_address0),
    .ce0(DPtpgBarSelYuv_601_v_ce0),
    .q0(DPtpgBarSelYuv_601_v_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_u_address0),
    .ce0(DPtpgBarSelYuv_601_u_ce0),
    .q0(DPtpgBarSelYuv_601_u_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_y_address0),
    .ce0(DPtpgBarSelYuv_709_y_ce0),
    .q0(DPtpgBarSelYuv_709_y_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_v_address0),
    .ce0(DPtpgBarSelYuv_709_v_ce0),
    .q0(DPtpgBarSelYuv_709_v_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_u_address0),
    .ce0(DPtpgBarSelYuv_709_u_ce0),
    .q0(DPtpgBarSelYuv_709_u_q0)
);

design_1_v_tpg_0_0_reg_ap_uint_10_s grp_reg_ap_uint_10_s_fu_2141(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d(barWidthMinSamples),
    .ap_return(grp_reg_ap_uint_10_s_fu_2141_ap_return),
    .ap_ce(1'b1)
);

design_1_v_tpg_0_0_reg_int_s grp_reg_int_s_fu_2673(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d(grp_reg_int_s_fu_2673_d),
    .ap_return(grp_reg_int_s_fu_2673_ap_return),
    .ap_ce(1'b1)
);

design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_11ns_4ns_3_15_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln520_2_fu_2047_p1),
    .din1(grp_fu_2123_p1),
    .ce(1'b1),
    .dout(grp_fu_2123_p2)
);

design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_11ns_4ns_3_15_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2135_p0),
    .din1(grp_fu_2135_p1),
    .ce(1'b1),
    .dout(grp_fu_2135_p2)
);

design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_11ns_4ns_3_15_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2438_p0),
    .din1(grp_fu_2438_p1),
    .ce(1'b1),
    .dout(grp_fu_2438_p2)
);

design_1_v_tpg_0_0_mux_53_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_53_32_1_1_U55(
    .din0(tmp_4_fu_3002_p1),
    .din1(tmp_4_fu_3002_p2),
    .din2(tmp_4_fu_3002_p3),
    .din3(tmp_4_fu_3002_p4),
    .din4(tmp_4_fu_3002_p5),
    .din5(tmp_4_fu_3002_p6),
    .dout(tmp_4_fu_3002_p7)
);

design_1_v_tpg_0_0_mux_53_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_53_32_1_1_U56(
    .din0(tmp_5_fu_3082_p1),
    .din1(tmp_5_fu_3082_p2),
    .din2(tmp_5_fu_3082_p3),
    .din3(tmp_5_fu_3082_p4),
    .din4(tmp_5_fu_3082_p5),
    .din5(tmp_5_fu_3082_p6),
    .dout(tmp_5_fu_3082_p7)
);

design_1_v_tpg_0_0_mux_53_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_53_32_1_1_U57(
    .din0(tmp_6_fu_3334_p1),
    .din1(tmp_6_fu_3334_p2),
    .din2(tmp_6_fu_3334_p3),
    .din3(tmp_6_fu_3334_p4),
    .din4(tmp_6_fu_3334_p5),
    .din5(tmp_6_fu_3334_p6),
    .dout(tmp_6_fu_3334_p7)
);

design_1_v_tpg_0_0_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U58(
    .din0(8'd0),
    .din1(outpix_val_V_49_fu_3753_p2),
    .din2(outpix_val_V_49_fu_3753_p3),
    .din3(outpix_val_V_49_fu_3753_p4),
    .dout(outpix_val_V_49_fu_3753_p5)
);

design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
am_addmul_16ns_1s_16ns_17_4_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4643_p0),
    .din1(grp_fu_4643_p1),
    .din2(grp_fu_4643_p2),
    .ce(1'b1),
    .dout(grp_fu_4643_p3)
);

design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Zplate_Hor_Control_Delta_read_reg_4864),
    .din1(grp_reg_int_s_fu_2673_ap_return),
    .din2(grp_fu_4652_p2),
    .ce(1'b1),
    .dout(grp_fu_4652_p3)
);

design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 23 ))
mul_mul_11ns_12ns_23_4_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4660_p0),
    .din1(grp_fu_4660_p1),
    .ce(1'b1),
    .dout(grp_fu_4660_p2)
);

design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 23 ))
mul_mul_11ns_12ns_23_4_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4667_p0),
    .din1(grp_fu_4667_p1),
    .ce(1'b1),
    .dout(grp_fu_4667_p2)
);

design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 23 ))
mul_mul_11ns_12ns_23_4_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4674_p0),
    .din1(grp_fu_4674_p1),
    .ce(1'b1),
    .dout(grp_fu_4674_p2)
);

design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mac_muladd_16ns_7ns_13ns_23_4_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4681_p0),
    .din1(grp_fu_4681_p1),
    .din2(grp_fu_4681_p2),
    .ce(1'b1),
    .dout(grp_fu_4681_p3)
);

design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 23 ))
mac_muladd_16ns_7s_16ns_23_4_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4690_p0),
    .din1(grp_fu_4690_p1),
    .din2(grp_fu_4690_p2),
    .ce(1'b1),
    .dout(grp_fu_4690_p3)
);

design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_mul_16ns_8s_24_4_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4699_p0),
    .din1(grp_fu_4699_p1),
    .ce(1'b1),
    .dout(grp_fu_4699_p2)
);

design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 24 ))
mac_muladd_16ns_8ns_23ns_24_4_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4705_p0),
    .din1(grp_fu_4705_p1),
    .din2(grp_fu_4705_p2),
    .ce(1'b1),
    .dout(grp_fu_4705_p3)
);

design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 21 ))
mul_mul_16ns_5ns_21_4_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4714_p0),
    .din1(grp_fu_4714_p1),
    .ce(1'b1),
    .dout(grp_fu_4714_p2)
);

design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 24 ))
mac_muladd_16ns_8s_23s_24_4_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4722_p0),
    .din1(grp_fu_4722_p1),
    .din2(grp_fu_4690_p3),
    .ce(1'b1),
    .dout(grp_fu_4722_p3)
);

design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16ns_6s_24s_24_4_1_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4730_p0),
    .din1(grp_fu_4730_p1),
    .din2(grp_fu_4699_p2),
    .ce(1'b1),
    .dout(grp_fu_4730_p3)
);

design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
mul_mul_20s_8ns_28_4_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tpgSinTableArray_q0),
    .din1(grp_fu_4739_p1),
    .ce(1'b1),
    .dout(grp_fu_4739_p2)
);

design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(pf_all_done),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(pf_all_done)
);

design_1_v_tpg_0_0_frp_pipeline_valid #(
    .PipelineLatency( 19 ),
    .PipelineII( 1 ),
    .CeilLog2Stages( 5 ),
    .ExitLatency( -1 ))
frp_pipeline_valid_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .valid_in(ap_frp_vld_in),
    .exitcond(1'b0),
    .valid_out(frp_pipeline_valid_U_valid_out),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

design_1_v_tpg_0_0_frp_fifoout #(
    .BlockingType( 1 ),
    .PipeLatency( 19 ),
    .PipelineII( 1 ),
    .DataWidth( 24 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 5 ),
    .CeilLog2FDepth( 5 ),
    .PfAllDoneEnable( 2 ))
pf_bckgndYUV_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_bckgndYUV_U_frpsig_data_in),
    .data_out(pf_bckgndYUV_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(pf_bckgndYUV_U_data_in_vld),
    .data_out_vld(pf_bckgndYUV_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(1'b1),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_bckgndYUV_U_pf_ready),
    .pf_done(pf_bckgndYUV_U_pf_done),
    .data_out_read(bckgndYUV_full_n),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_frp_data_req_srcYUV <= 5'd0;
    end else begin
        if ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b0)) begin
            ap_frp_data_req_srcYUV <= (ap_frp_data_req_srcYUV - ap_frp_data_next_issued_srcYUV);
        end else begin
            ap_frp_data_req_srcYUV <= ((ap_frp_data_req_srcYUV + ap_frp_data_req_srcYUV_op584) - ap_frp_data_next_issued_srcYUV);
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        pf_all_done <= 1'b0;
    end else begin
        pf_all_done <= pf_bckgndYUV_U_pf_done;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_exit_ready_pp0_iter17_reg == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_loop_exit_ready_pp0_iter18_reg <= 1'b0;
    end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_670)) begin
            ap_phi_reg_pp0_iter16_phi_ln1099_reg_1630 <= grp_fu_1939_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter16_phi_ln1099_reg_1630 <= ap_phi_reg_pp0_iter15_phi_ln1099_reg_1630;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_663)) begin
            ap_phi_reg_pp0_iter16_phi_ln1120_reg_1619 <= grp_fu_1939_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter16_phi_ln1120_reg_1619 <= ap_phi_reg_pp0_iter15_phi_ln1120_reg_1619;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_656)) begin
            ap_phi_reg_pp0_iter16_phi_ln1141_reg_1608 <= grp_fu_1939_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter16_phi_ln1141_reg_1608 <= ap_phi_reg_pp0_iter15_phi_ln1141_reg_1608;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_649)) begin
            ap_phi_reg_pp0_iter16_phi_ln1162_reg_1597 <= grp_fu_1939_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter16_phi_ln1162_reg_1597 <= ap_phi_reg_pp0_iter15_phi_ln1162_reg_1597;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_642)) begin
            ap_phi_reg_pp0_iter16_phi_ln1183_reg_1586 <= grp_fu_1939_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter16_phi_ln1183_reg_1586 <= ap_phi_reg_pp0_iter15_phi_ln1183_reg_1586;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_635)) begin
            ap_phi_reg_pp0_iter16_phi_ln1459_reg_1575 <= grp_fu_1939_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter16_phi_ln1459_reg_1575 <= ap_phi_reg_pp0_iter15_phi_ln1459_reg_1575;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_632)) begin
            ap_phi_reg_pp0_iter16_phi_ln1474_reg_1564 <= grp_fu_1939_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter16_phi_ln1474_reg_1564 <= ap_phi_reg_pp0_iter15_phi_ln1474_reg_1564;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((cmp126_i_read_reg_4805 == 1'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln1756_reg_5311) & (cmp2_i381_read_reg_4899 == 1'd0)) | ((cmp126_i_read_reg_4805 == 1'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln1756_reg_5311) & (cmp2_i381_read_reg_4899 == 1'd0)))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_37_reg_1816 <= DPtpgBarSelYuv_709_y_q0;
    end else if ((((cmp126_i_read_reg_4805 == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln1756_reg_5311) & (cmp2_i381_read_reg_4899 == 1'd0)) | ((cmp126_i_read_reg_4805 == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln1756_reg_5311) & (cmp2_i381_read_reg_4899 == 1'd0)))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_37_reg_1816 <= DPtpgBarSelYuv_601_y_q0;
    end else if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_4899 == 1'd1)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_4899 == 1'd0)))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_37_reg_1816 <= outpix_val_V_35_fu_3996_p3;
    end else if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_4899 == 1'd1)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_4899 == 1'd0)))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_37_reg_1816 <= outpix_val_V_33_fu_4093_p3;
    end else if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_4899 == 1'd1)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_4899 == 1'd0)))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_37_reg_1816 <= outpix_val_V_31_fu_4136_p3;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_37_reg_1816 <= outpix_val_V_52_fu_4179_p1;
    end else if ((~(colorFormatLocal_read_reg_4895 == 8'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_37_reg_1816 <= outpix_val_V_read_reg_4936;
    end else if ((~(colorFormatLocal_read_reg_4895 == 8'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd5) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_37_reg_1816 <= outpix_val_V_2_read_reg_4942;
    end else if ((~(colorFormatLocal_read_reg_4895 == 8'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd6) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_37_reg_1816 <= select_ln507_1_cast_cast_cast_cast_reg_4986;
    end else if (((~(colorFormatLocal_read_reg_4895 == 8'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4895 == 8'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd12) & (or_ln1449_reg_5137_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_37_reg_1816 <= 8'd0;
    end else if (((~(colorFormatLocal_read_reg_4895 == 8'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4895 == 8'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd12) & (or_ln1449_reg_5137_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_37_reg_1816 <= 8'd255;
    end else if (((cmp59_i_read_reg_4809 == 1'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_4899 == 1'd1))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_37_reg_1816 <= pix_val_V_9_cast_fu_3674_p1;
    end else if (((cmp59_i_read_reg_4809 == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_4899 == 1'd1))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_37_reg_1816 <= sext_ln213_fu_3686_p1;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_37_reg_1816 <= p_0_0_0_0_0129359_out_i;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_37_reg_1816 <= outpix_val_V_15_fu_4198_p3;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_37_reg_1816 <= outpix_val_V_25_fu_4043_p3;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_37_reg_1816 <= outpix_val_V_27_fu_3936_p3;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_37_reg_1816 <= tmp_val_5_fu_3720_p3;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd18) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_37_reg_1816 <= select_ln507_1_fu_3698_p3;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_37_reg_1816 <= ap_phi_reg_pp0_iter17_outpix_val_V_37_reg_1816;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp126_i_read_reg_4805 == 1'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln1756_reg_5311) & (cmp2_i381_read_reg_4899 == 1'd0))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_38_reg_1724 <= DPtpgBarSelYuv_709_v_q0;
    end else if (((cmp126_i_read_reg_4805 == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln1756_reg_5311) & (cmp2_i381_read_reg_4899 == 1'd0))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_38_reg_1724 <= DPtpgBarSelYuv_601_v_q0;
    end else if (((cmp126_i_read_reg_4805 == 1'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln1756_reg_5311) & (cmp2_i381_read_reg_4899 == 1'd0))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_38_reg_1724 <= DPtpgBarSelYuv_709_u_q0;
    end else if (((cmp126_i_read_reg_4805 == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln1756_reg_5311) & (cmp2_i381_read_reg_4899 == 1'd0))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_38_reg_1724 <= DPtpgBarSelYuv_601_u_q0;
    end else if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_4899 == 1'd1)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_4899 == 1'd0)))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_38_reg_1724 <= outpix_val_V_58_fu_4023_p3;
    end else if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_4899 == 1'd1)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_4899 == 1'd0)))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_38_reg_1724 <= outpix_val_V_57_fu_4120_p3;
    end else if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_4899 == 1'd1)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_4899 == 1'd0)))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_38_reg_1724 <= outpix_val_V_56_fu_4163_p3;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_38_reg_1724 <= outpix_val_V_53_fu_4183_p3;
    end else if ((~(colorFormatLocal_read_reg_4895 == 8'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_38_reg_1724 <= redYuv_q0;
    end else if ((~(colorFormatLocal_read_reg_4895 == 8'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd5) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_38_reg_1724 <= grnYuv_q0;
    end else if ((~(colorFormatLocal_read_reg_4895 == 8'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd6) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_38_reg_1724 <= bluYuv_q0;
    end else if ((~(colorFormatLocal_read_reg_4895 == 8'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_38_reg_1724 <= blkYuv_q0;
    end else if ((~(colorFormatLocal_read_reg_4895 == 8'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_38_reg_1724 <= whiYuv_q0;
    end else if ((~(colorFormatLocal_read_reg_4895 == 8'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd12) & (or_ln1449_reg_5137_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_38_reg_1724 <= blkYuv_1_q0;
    end else if ((~(colorFormatLocal_read_reg_4895 == 8'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd12) & (or_ln1449_reg_5137_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_38_reg_1724 <= whiYuv_1_q0;
    end else if (((cmp59_i_read_reg_4809 == 1'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_4899 == 1'd1))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_38_reg_1724 <= pix_val_V_10_cast_fu_3678_p1;
    end else if (((cmp59_i_read_reg_4809 == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_4899 == 1'd1))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_38_reg_1724 <= sext_ln213_1_fu_3690_p1;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_38_reg_1724 <= p_0_1_0_0_0131361_out_i;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_38_reg_1724 <= outpix_val_V_16_fu_4204_p3;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_38_reg_1724 <= outpix_val_V_26_fu_4049_p3;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_38_reg_1724 <= outpix_val_V_46_fu_3984_p3;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_38_reg_1724 <= outpix_val_V_49_fu_3753_p5;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd18) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_38_reg_1724 <= select_ln507_1_fu_3698_p3;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_38_reg_1724 <= ap_phi_reg_pp0_iter17_outpix_val_V_38_reg_1724;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_4899 == 1'd0)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_4899 == 1'd0)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_4899 == 1'd0)))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1641 <= tpgBarSelYuv_v_q0;
    end else if ((((cmp126_i_read_reg_4805 == 1'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln1756_reg_5311) & (cmp2_i381_read_reg_4899 == 1'd0)) | ((cmp126_i_read_reg_4805 == 1'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln1756_reg_5311) & (cmp2_i381_read_reg_4899 == 1'd0)))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1641 <= DPtpgBarSelYuv_709_v_q0;
    end else if ((((cmp126_i_read_reg_4805 == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln1756_reg_5311) & (cmp2_i381_read_reg_4899 == 1'd0)) | ((cmp126_i_read_reg_4805 == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln1756_reg_5311) & (cmp2_i381_read_reg_4899 == 1'd0)))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1641 <= DPtpgBarSelYuv_601_v_q0;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_4899 == 1'd1))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1641 <= tpgBarSelRgb_b_load_2_cast_fu_4031_p1;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_4899 == 1'd1))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1641 <= tpgBarSelRgb_b_load_1_cast_fu_4128_p1;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_4899 == 1'd1))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1641 <= tpgBarSelRgb_b_load_cast_fu_4171_p1;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1641 <= outpix_val_V_53_fu_4183_p3;
    end else if ((~(colorFormatLocal_read_reg_4895 == 8'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1641 <= sext_ln507_cast_reg_4992;
    end else if ((~(colorFormatLocal_read_reg_4895 == 8'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd5) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1641 <= select_ln507_cast_reg_4998;
    end else if ((~(colorFormatLocal_read_reg_4895 == 8'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd6) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1641 <= outpix_val_V_3_read_reg_4954;
    end else if (((~(colorFormatLocal_read_reg_4895 == 8'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4895 == 8'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd12) & (or_ln1449_reg_5137_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1641 <= pix_val_V_16_read_reg_4960;
    end else if (((~(colorFormatLocal_read_reg_4895 == 8'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(colorFormatLocal_read_reg_4895 == 8'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd12) & (or_ln1449_reg_5137_pp0_iter16_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1641 <= pix_val_V_17_read_reg_4968;
    end else if (((cmp59_i_read_reg_4809 == 1'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_4899 == 1'd1))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1641 <= pix_val_V_11_cast_fu_3682_p1;
    end else if (((cmp59_i_read_reg_4809 == 1'd1) & (ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp2_i381_read_reg_4899 == 1'd1))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1641 <= sext_ln213_2_fu_3694_p1;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1641 <= p_0_2_0_0_0133363_out_i;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1641 <= outpix_val_V_16_fu_4204_p3;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1641 <= outpix_val_V_26_fu_4049_p3;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1641 <= outpix_val_V_47_fu_3958_p3;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1641 <= tmp_val_4_fu_3734_p3;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd18) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1641 <= select_ln507_1_fu_3698_p3;
    end else if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1641 <= ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1641;
    end
end

always @ (posedge ap_clk) begin
    if ((((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln1428_fu_2159_p2 == 1'd1) & (icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_2057_p2 == 1'd0) & (bckgndId_load == 8'd12))) | ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_2057_p2 == 1'd1) & (bckgndId_load == 8'd12))))) begin
        ap_phi_reg_pp0_iter1_hHatch_reg_1542 <= 1'd1;
    end else if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_hHatch_reg_1542 <= ap_phi_reg_pp0_iter0_hHatch_reg_1542;
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1)) begin
        if ((1'b1 == ap_condition_5048)) begin
            ap_phi_reg_pp0_iter1_outpix_val_V_37_reg_1816 <= 8'd255;
        end else if ((1'b1 == ap_condition_5047)) begin
            ap_phi_reg_pp0_iter1_outpix_val_V_37_reg_1816 <= 8'd0;
        end else if ((1'b1 == ap_condition_5046)) begin
            ap_phi_reg_pp0_iter1_outpix_val_V_37_reg_1816 <= select_ln507_1_cast_cast_cast_cast_fu_1976_p1;
        end else if ((1'b1 == ap_condition_5045)) begin
            ap_phi_reg_pp0_iter1_outpix_val_V_37_reg_1816 <= outpix_val_V_2;
        end else if ((1'b1 == ap_condition_5044)) begin
            ap_phi_reg_pp0_iter1_outpix_val_V_37_reg_1816 <= outpix_val_V;
        end else if ((1'b1 == ap_condition_5043)) begin
            ap_phi_reg_pp0_iter1_outpix_val_V_37_reg_1816 <= rampStart_1;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_outpix_val_V_37_reg_1816 <= ap_phi_reg_pp0_iter0_outpix_val_V_37_reg_1816;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_736_p2 == 8'd5) & (colorFormatLocal_read_read_fu_706_p2 == 8'd0))) | ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_736_p2 == 8'd8) & (colorFormatLocal_read_read_fu_706_p2 == 8'd0))))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_38_reg_1724 <= 8'd255;
    end else if ((((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_736_p2 == 8'd4) & (colorFormatLocal_read_read_fu_706_p2 == 8'd0))) | ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_736_p2 == 8'd6) & (colorFormatLocal_read_read_fu_706_p2 == 8'd0))) | ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_736_p2 == 8'd7) & (colorFormatLocal_read_read_fu_706_p2 == 8'd0))))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_38_reg_1724 <= 8'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_736_p2 == 8'd3)))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_38_reg_1724 <= outpix_val_V_18;
    end else if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_outpix_val_V_38_reg_1724 <= ap_phi_reg_pp0_iter0_outpix_val_V_38_reg_1724;
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1)) begin
        if ((1'b1 == ap_condition_5048)) begin
            ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1641 <= pix_val_V_17;
        end else if ((1'b1 == ap_condition_5047)) begin
            ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1641 <= pix_val_V_16;
        end else if ((1'b1 == ap_condition_5046)) begin
            ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1641 <= outpix_val_V_3;
        end else if ((1'b1 == ap_condition_5045)) begin
            ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1641 <= select_ln507_cast_fu_1988_p1;
        end else if ((1'b1 == ap_condition_5044)) begin
            ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1641 <= sext_ln507_cast_fu_1980_p3;
        end else if ((1'b1 == ap_condition_5043)) begin
            ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1641 <= outpix_val_V_18;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1641 <= ap_phi_reg_pp0_iter0_outpix_val_V_39_reg_1641;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1)) begin
        if ((1'b1 == ap_condition_5042)) begin
            ap_phi_reg_pp0_iter1_phi_ln1099_reg_1630 <= 2'd1;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_phi_ln1099_reg_1630 <= ap_phi_reg_pp0_iter0_phi_ln1099_reg_1630;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1)) begin
        if ((1'b1 == ap_condition_5040)) begin
            ap_phi_reg_pp0_iter1_phi_ln1120_reg_1619 <= 2'd1;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_phi_ln1120_reg_1619 <= ap_phi_reg_pp0_iter0_phi_ln1120_reg_1619;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1)) begin
        if ((1'b1 == ap_condition_5038)) begin
            ap_phi_reg_pp0_iter1_phi_ln1141_reg_1608 <= 2'd1;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_phi_ln1141_reg_1608 <= ap_phi_reg_pp0_iter0_phi_ln1141_reg_1608;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1)) begin
        if ((1'b1 == ap_condition_5036)) begin
            ap_phi_reg_pp0_iter1_phi_ln1162_reg_1597 <= 2'd1;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_phi_ln1162_reg_1597 <= ap_phi_reg_pp0_iter0_phi_ln1162_reg_1597;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1)) begin
        if ((1'b1 == ap_condition_5034)) begin
            ap_phi_reg_pp0_iter1_phi_ln1183_reg_1586 <= 2'd1;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_phi_ln1183_reg_1586 <= ap_phi_reg_pp0_iter0_phi_ln1183_reg_1586;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_4921 == 8'd12) & (icmp_ln1019_1_fu_2508_p2 == 1'd1) & (icmp_ln1027_8_fu_2502_p2 == 1'd0) & (icmp_ln1428_reg_5065 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5032 == 1'd0) & (icmp_ln520_reg_5028 == 1'd0)))) begin
        ap_phi_reg_pp0_iter2_hHatch_reg_1542 <= 1'd1;
    end else if ((((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_4921 == 8'd12) & (icmp_ln1019_1_fu_2508_p2 == 1'd0) & (icmp_ln1027_8_fu_2502_p2 == 1'd0) & (icmp_ln1428_reg_5065 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5032 == 1'd0) & (icmp_ln520_reg_5028 == 1'd0))) | ((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_4921 == 8'd12) & (icmp_ln1027_8_fu_2502_p2 == 1'd1) & (icmp_ln1428_reg_5065 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5032 == 1'd0) & (icmp_ln520_reg_5028 == 1'd0))))) begin
        ap_phi_reg_pp0_iter2_hHatch_reg_1542 <= 1'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_hHatch_reg_1542 <= ap_phi_reg_pp0_iter1_hHatch_reg_1542;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2550)) begin
            ap_phi_reg_pp0_iter3_outpix_val_V_37_reg_1816 <= 8'd0;
        end else if ((1'b1 == ap_condition_2548)) begin
            ap_phi_reg_pp0_iter3_outpix_val_V_37_reg_1816 <= 8'd255;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_outpix_val_V_37_reg_1816 <= ap_phi_reg_pp0_iter2_outpix_val_V_37_reg_1816;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2550)) begin
            ap_phi_reg_pp0_iter3_outpix_val_V_38_reg_1724 <= 8'd0;
        end else if ((1'b1 == ap_condition_2548)) begin
            ap_phi_reg_pp0_iter3_outpix_val_V_38_reg_1724 <= 8'd255;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_outpix_val_V_38_reg_1724 <= ap_phi_reg_pp0_iter2_outpix_val_V_38_reg_1724;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2550)) begin
            ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1641 <= pix_val_V_16_read_reg_4960;
        end else if ((1'b1 == ap_condition_2548)) begin
            ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1641 <= pix_val_V_17_read_reg_4968;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1641 <= ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1641;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2355)) begin
            ap_phi_reg_pp0_iter3_phi_ln1459_reg_1575 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_phi_ln1459_reg_1575 <= ap_phi_reg_pp0_iter2_phi_ln1459_reg_1575;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2334)) begin
            ap_phi_reg_pp0_iter3_phi_ln1474_reg_1564 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_phi_ln1474_reg_1564 <= ap_phi_reg_pp0_iter2_phi_ln1474_reg_1564;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            hdata_flag_1_fu_536 <= hdata_flag_0;
        end else if ((1'b1 == ap_condition_5325)) begin
            hdata_flag_1_fu_536 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            outpix_val_V_1_fu_544 <= outpix_val_V_6;
        end else if (((ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter17_reg == 1'd0))) begin
            outpix_val_V_1_fu_544 <= ap_phi_mux_outpix_val_V_43_phi_fu_1932_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            outpix_val_V_4_fu_548 <= outpix_val_V_7;
        end else if (((ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter17_reg == 1'd0))) begin
            outpix_val_V_4_fu_548 <= ap_phi_mux_outpix_val_V_44_phi_fu_1922_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            outpix_val_V_5_fu_552 <= outpix_val_V_8;
        end else if (((ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter17_reg == 1'd0))) begin
            outpix_val_V_5_fu_552 <= ap_phi_mux_outpix_val_V_45_phi_fu_1912_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            phi_mul_fu_524 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter5_reg == 1'd0))) begin
            phi_mul_fu_524 <= add_ln525_fu_2729_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rampVal_2_flag_1_fu_532 <= rampVal_2_flag_0;
        end else if ((1'b1 == ap_condition_5336)) begin
            rampVal_2_flag_1_fu_532 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rampVal_3_flag_1_fu_540 <= rampVal_3_flag_0;
        end else if ((1'b1 == ap_condition_5339)) begin
            rampVal_3_flag_1_fu_540 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((1'b1 == ap_condition_3042) & (1'b0 == ap_block_pp0_stage0_11001))) | ((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((1'b1 == ap_condition_3037) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        vHatch <= 1'd1;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((icmp_ln1404 == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5032 == 1'd1) & (1'd0 == and_ln1409_fu_2457_p2) & (1'd0 == and_ln1404_reg_5061) & (icmp_ln520_reg_5028 == 1'd0)))) begin
        vHatch <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_2057_p2 == 1'd1) & (bckgndId_load_read_read_fu_736_p2 == 8'd9)))) begin
        xBar_V <= 11'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_4921 == 8'd9) & (icmp_ln1027_1_fu_2626_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5032 == 1'd0) & (icmp_ln520_reg_5028 == 1'd0)))) begin
        xBar_V <= add_ln186_fu_2631_p2;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_4921 == 8'd9) & (icmp_ln1027_1_fu_2626_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5032 == 1'd0) & (icmp_ln520_reg_5028 == 1'd0)))) begin
        xBar_V <= sub_ln186_fu_2637_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_2057_p2 == 1'd1) & (bckgndId_load_read_read_fu_736_p2 == 8'd11)))) begin
        xCount_V <= 10'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_4921 == 8'd11) & (icmp_ln1027_5_fu_2584_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5032 == 1'd0) & (icmp_ln520_reg_5028 == 1'd0)))) begin
        xCount_V <= add_ln840_4_fu_2600_p2;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_4921 == 8'd11) & (icmp_ln1027_5_fu_2584_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5032 == 1'd0) & (icmp_ln520_reg_5028 == 1'd0)))) begin
        xCount_V <= sub_ln841_fu_2589_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_2057_p2 == 1'd1) & (bckgndId_load_read_read_fu_736_p2 == 8'd19)))) begin
        xCount_V_1 <= 10'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_4921 == 8'd19) & (icmp_ln1027_7_fu_2331_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5032 == 1'd0) & (icmp_ln520_reg_5028 == 1'd0)))) begin
        xCount_V_1 <= zext_ln840_fu_2355_p1;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_4921 == 8'd19) & (icmp_ln1027_7_fu_2331_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5032 == 1'd0) & (icmp_ln520_reg_5028 == 1'd0)))) begin
        xCount_V_1 <= add_ln841_fu_2337_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_2057_p2 == 1'd1) & (bckgndId_load == 8'd12)))) begin
        xCount_V_2 <= 10'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln1428_fu_2159_p2 == 1'd1) & (icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_2057_p2 == 1'd0) & (bckgndId_load == 8'd12)))) begin
        xCount_V_2 <= 10'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_4921 == 8'd12) & (icmp_ln1027_8_fu_2502_p2 == 1'd1) & (icmp_ln1428_reg_5065 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5032 == 1'd0) & (icmp_ln520_reg_5028 == 1'd0)))) begin
        xCount_V_2 <= add_ln840_7_fu_2532_p2;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_4921 == 8'd12) & (icmp_ln1019_1_fu_2508_p2 == 1'd1) & (icmp_ln1027_8_fu_2502_p2 == 1'd0) & (icmp_ln1428_reg_5065 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5032 == 1'd0) & (icmp_ln520_reg_5028 == 1'd0)))) begin
        xCount_V_2 <= 10'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_4921 == 8'd12) & (icmp_ln1019_1_fu_2508_p2 == 1'd0) & (icmp_ln1027_8_fu_2502_p2 == 1'd0) & (icmp_ln1428_reg_5065 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5032 == 1'd0) & (icmp_ln520_reg_5028 == 1'd0)))) begin
        xCount_V_2 <= sub_ln841_2_fu_2514_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_2057_p2 == 1'd1) & (bckgndId_load_read_read_fu_736_p2 == 8'd15)))) begin
        xCount_V_3 <= 10'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_4921 == 8'd15) & (icmp_ln1027_6_fu_2405_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5032 == 1'd0) & (icmp_ln520_reg_5028 == 1'd0)))) begin
        xCount_V_3 <= add_ln840_5_fu_2421_p2;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_4921 == 8'd15) & (icmp_ln1027_6_fu_2405_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5032 == 1'd0) & (icmp_ln520_reg_5028 == 1'd0)))) begin
        xCount_V_3 <= sub_ln841_1_fu_2410_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        x_fu_528 <= add_ln520_fu_2063_p2;
    end else if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_fu_528 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln1336_fu_2183_p2 == 1'd1) & (icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_736_p2 == 8'd11)))) begin
        yCount_V <= 10'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_4921 == 8'd11) & (icmp_ln1336_reg_5069 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln1341_fu_2557_p2) & (icmp_ln520_reg_5028 == 1'd0)))) begin
        yCount_V <= add_ln840_fu_2568_p2;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_4921 == 8'd11) & (icmp_ln1336_reg_5069 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5032 == 1'd1) & (1'd0 == and_ln1341_fu_2557_p2) & (icmp_ln520_reg_5028 == 1'd0)))) begin
        yCount_V <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln520_fu_2051_p2 == 1'd0) & (icmp_ln1701_fu_2075_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_736_p2 == 8'd19)))) begin
        yCount_V_1 <= 6'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_4921 == 8'd19) & (icmp_ln1701_reg_5042 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln1706_fu_2300_p2) & (icmp_ln520_reg_5028 == 1'd0)))) begin
        yCount_V_1 <= add_ln840_2_fu_2311_p2;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_4921 == 8'd19) & (icmp_ln1701_reg_5042 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5032 == 1'd1) & (1'd0 == and_ln1706_fu_2300_p2) & (icmp_ln520_reg_5028 == 1'd0)))) begin
        yCount_V_1 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((1'b1 == ap_condition_3037) & (1'b0 == ap_block_pp0_stage0_11001))) | ((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((1'b1 == ap_condition_3054) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        yCount_V_2 <= 10'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((icmp_ln1404 == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5032 == 1'd1) & (1'd0 == and_ln1409_fu_2457_p2) & (1'd0 == and_ln1404_reg_5061) & (icmp_ln520_reg_5028 == 1'd0)))) begin
        yCount_V_2 <= add_ln840_3_fu_2462_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln1518_fu_2105_p2 == 1'd1) & (icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_736_p2 == 8'd15)))) begin
        yCount_V_3 <= 10'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_4921 == 8'd15) & (icmp_ln1518_reg_5051 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln1523_fu_2378_p2) & (icmp_ln520_reg_5028 == 1'd0)))) begin
        yCount_V_3 <= add_ln840_1_fu_2389_p2;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((bckgndId_load_read_reg_4921 == 8'd15) & (icmp_ln1518_reg_5051 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5032 == 1'd1) & (1'd0 == and_ln1523_fu_2378_p2) & (icmp_ln520_reg_5028 == 1'd0)))) begin
        yCount_V_3 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln1285_fu_2207_p2 == 1'd1) & (icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd10)))) begin
        zonePlateVDelta <= Zplate_Ver_Control_Start;
    end else if (((bckgndId_load_read_reg_4921 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1285_reg_5073_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter4_reg == 1'd0) & (1'd1 == and_ln1292_reg_5077_pp0_iter4_reg))) begin
        zonePlateVDelta <= add_ln1298_fu_2704_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Zplate_Hor_Control_Delta_read_reg_4864 <= Zplate_Hor_Control_Delta;
        Zplate_Hor_Control_Start_read_reg_4916 <= Zplate_Hor_Control_Start;
        Zplate_Ver_Control_Delta_read_reg_4859 <= Zplate_Ver_Control_Delta;
        add_ln1240_reg_5055_pp0_iter1_reg <= add_ln1240_reg_5055;
        and_ln1292_reg_5077_pp0_iter1_reg <= and_ln1292_reg_5077;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        barWidthMinSamples_read_reg_4843 <= barWidthMinSamples;
        barWidth_cast_cast_reg_4976[10 : 0] <= barWidth_cast_cast_fu_1964_p1[10 : 0];
        barWidth_read_reg_4875 <= barWidth;
        bckgndId_load_read_reg_4921 <= bckgndId_load;
        cmp126_i_read_reg_4805 <= cmp126_i;
        cmp141_i_read_reg_4887 <= cmp141_i;
        cmp2_i381_read_reg_4899 <= cmp2_i381;
        cmp35_i586_read_reg_4828 <= cmp35_i586;
        cmp59_i_read_reg_4809 <= cmp59_i;
        cmp8_read_reg_4925 <= cmp8;
        colorFormatLocal_read_reg_4895 <= colorFormatLocal;
        icmp_ln1027_reg_5032 <= icmp_ln1027_fu_2057_p2;
        icmp_ln1027_reg_5032_pp0_iter1_reg <= icmp_ln1027_reg_5032;
        icmp_ln1050_reg_5081_pp0_iter1_reg <= icmp_ln1050_reg_5081;
        icmp_ln1217_read_reg_4880 <= icmp_ln1217;
        icmp_ln1285_reg_5073_pp0_iter1_reg <= icmp_ln1285_reg_5073;
        icmp_ln1336_reg_5069_pp0_iter1_reg <= icmp_ln1336_reg_5069;
        icmp_ln1518_reg_5051_pp0_iter1_reg <= icmp_ln1518_reg_5051;
        icmp_ln1584_reg_5046_pp0_iter1_reg <= icmp_ln1584_reg_5046;
        icmp_ln1701_reg_5042_pp0_iter1_reg <= icmp_ln1701_reg_5042;
        icmp_ln520_reg_5028 <= icmp_ln520_fu_2051_p2;
        icmp_ln520_reg_5028_pp0_iter1_reg <= icmp_ln520_reg_5028;
        or_ln691_reg_5085_pp0_iter1_reg <= or_ln691_reg_5085;
        outpix_val_V_2_read_reg_4942 <= outpix_val_V_2;
        outpix_val_V_3_read_reg_4954 <= outpix_val_V_3;
        outpix_val_V_51_reg_5009 <= outpix_val_V_51_fu_2039_p1;
        outpix_val_V_51_reg_5009_pp0_iter1_reg <= outpix_val_V_51_reg_5009;
        outpix_val_V_read_reg_4936 <= outpix_val_V;
        pix_val_V_16_read_reg_4960 <= pix_val_V_16;
        pix_val_V_17_read_reg_4968 <= pix_val_V_17;
        select_ln507_1_cast_cast_cast_cast_reg_4986[4 : 0] <= select_ln507_1_cast_cast_cast_cast_fu_1976_p1[4 : 0];
        select_ln507_cast_reg_4998[4 : 0] <= select_ln507_cast_fu_1988_p1[4 : 0];
        sext_ln507_cast_reg_4992 <= sext_ln507_cast_fu_1980_p3;
        sub_i_i_i_read_reg_4852 <= sub_i_i_i;
        trunc_ln520_2_reg_5021 <= trunc_ln520_2_fu_2047_p1;
        trunc_ln520_2_reg_5021_pp0_iter1_reg <= trunc_ln520_2_reg_5021;
        zext_ln1032_cast_reg_4981[7 : 0] <= zext_ln1032_cast_fu_1968_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd13))) begin
        add_ln1240_reg_5055 <= add_ln1240_fu_2129_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1240_reg_5055_pp0_iter2_reg <= add_ln1240_reg_5055_pp0_iter1_reg;
        add_ln1240_reg_5055_pp0_iter3_reg <= add_ln1240_reg_5055_pp0_iter2_reg;
        add_ln1240_reg_5055_pp0_iter4_reg <= add_ln1240_reg_5055_pp0_iter3_reg;
        add_ln1240_reg_5055_pp0_iter5_reg <= add_ln1240_reg_5055_pp0_iter4_reg;
        add_ln1240_reg_5055_pp0_iter6_reg <= add_ln1240_reg_5055_pp0_iter5_reg;
        add_ln1240_reg_5055_pp0_iter7_reg <= add_ln1240_reg_5055_pp0_iter6_reg;
        add_ln1240_reg_5055_pp0_iter8_reg <= add_ln1240_reg_5055_pp0_iter7_reg;
        add_ln1240_reg_5055_pp0_iter9_reg <= add_ln1240_reg_5055_pp0_iter8_reg;
        add_ln1244_reg_5108_pp0_iter10_reg <= add_ln1244_reg_5108_pp0_iter9_reg;
        add_ln1244_reg_5108_pp0_iter2_reg <= add_ln1244_reg_5108;
        add_ln1244_reg_5108_pp0_iter3_reg <= add_ln1244_reg_5108_pp0_iter2_reg;
        add_ln1244_reg_5108_pp0_iter4_reg <= add_ln1244_reg_5108_pp0_iter3_reg;
        add_ln1244_reg_5108_pp0_iter5_reg <= add_ln1244_reg_5108_pp0_iter4_reg;
        add_ln1244_reg_5108_pp0_iter6_reg <= add_ln1244_reg_5108_pp0_iter5_reg;
        add_ln1244_reg_5108_pp0_iter7_reg <= add_ln1244_reg_5108_pp0_iter6_reg;
        add_ln1244_reg_5108_pp0_iter8_reg <= add_ln1244_reg_5108_pp0_iter7_reg;
        add_ln1244_reg_5108_pp0_iter9_reg <= add_ln1244_reg_5108_pp0_iter8_reg;
        and_ln1292_reg_5077_pp0_iter2_reg <= and_ln1292_reg_5077_pp0_iter1_reg;
        and_ln1292_reg_5077_pp0_iter3_reg <= and_ln1292_reg_5077_pp0_iter2_reg;
        and_ln1292_reg_5077_pp0_iter4_reg <= and_ln1292_reg_5077_pp0_iter3_reg;
        and_ln1341_reg_5125_pp0_iter10_reg <= and_ln1341_reg_5125_pp0_iter9_reg;
        and_ln1341_reg_5125_pp0_iter11_reg <= and_ln1341_reg_5125_pp0_iter10_reg;
        and_ln1341_reg_5125_pp0_iter12_reg <= and_ln1341_reg_5125_pp0_iter11_reg;
        and_ln1341_reg_5125_pp0_iter13_reg <= and_ln1341_reg_5125_pp0_iter12_reg;
        and_ln1341_reg_5125_pp0_iter2_reg <= and_ln1341_reg_5125;
        and_ln1341_reg_5125_pp0_iter3_reg <= and_ln1341_reg_5125_pp0_iter2_reg;
        and_ln1341_reg_5125_pp0_iter4_reg <= and_ln1341_reg_5125_pp0_iter3_reg;
        and_ln1341_reg_5125_pp0_iter5_reg <= and_ln1341_reg_5125_pp0_iter4_reg;
        and_ln1341_reg_5125_pp0_iter6_reg <= and_ln1341_reg_5125_pp0_iter5_reg;
        and_ln1341_reg_5125_pp0_iter7_reg <= and_ln1341_reg_5125_pp0_iter6_reg;
        and_ln1341_reg_5125_pp0_iter8_reg <= and_ln1341_reg_5125_pp0_iter7_reg;
        and_ln1341_reg_5125_pp0_iter9_reg <= and_ln1341_reg_5125_pp0_iter8_reg;
        and_ln1523_reg_5100_pp0_iter10_reg <= and_ln1523_reg_5100_pp0_iter9_reg;
        and_ln1523_reg_5100_pp0_iter11_reg <= and_ln1523_reg_5100_pp0_iter10_reg;
        and_ln1523_reg_5100_pp0_iter12_reg <= and_ln1523_reg_5100_pp0_iter11_reg;
        and_ln1523_reg_5100_pp0_iter13_reg <= and_ln1523_reg_5100_pp0_iter12_reg;
        and_ln1523_reg_5100_pp0_iter2_reg <= and_ln1523_reg_5100;
        and_ln1523_reg_5100_pp0_iter3_reg <= and_ln1523_reg_5100_pp0_iter2_reg;
        and_ln1523_reg_5100_pp0_iter4_reg <= and_ln1523_reg_5100_pp0_iter3_reg;
        and_ln1523_reg_5100_pp0_iter5_reg <= and_ln1523_reg_5100_pp0_iter4_reg;
        and_ln1523_reg_5100_pp0_iter6_reg <= and_ln1523_reg_5100_pp0_iter5_reg;
        and_ln1523_reg_5100_pp0_iter7_reg <= and_ln1523_reg_5100_pp0_iter6_reg;
        and_ln1523_reg_5100_pp0_iter8_reg <= and_ln1523_reg_5100_pp0_iter7_reg;
        and_ln1523_reg_5100_pp0_iter9_reg <= and_ln1523_reg_5100_pp0_iter8_reg;
        and_ln1706_reg_5092_pp0_iter10_reg <= and_ln1706_reg_5092_pp0_iter9_reg;
        and_ln1706_reg_5092_pp0_iter11_reg <= and_ln1706_reg_5092_pp0_iter10_reg;
        and_ln1706_reg_5092_pp0_iter12_reg <= and_ln1706_reg_5092_pp0_iter11_reg;
        and_ln1706_reg_5092_pp0_iter13_reg <= and_ln1706_reg_5092_pp0_iter12_reg;
        and_ln1706_reg_5092_pp0_iter2_reg <= and_ln1706_reg_5092;
        and_ln1706_reg_5092_pp0_iter3_reg <= and_ln1706_reg_5092_pp0_iter2_reg;
        and_ln1706_reg_5092_pp0_iter4_reg <= and_ln1706_reg_5092_pp0_iter3_reg;
        and_ln1706_reg_5092_pp0_iter5_reg <= and_ln1706_reg_5092_pp0_iter4_reg;
        and_ln1706_reg_5092_pp0_iter6_reg <= and_ln1706_reg_5092_pp0_iter5_reg;
        and_ln1706_reg_5092_pp0_iter7_reg <= and_ln1706_reg_5092_pp0_iter6_reg;
        and_ln1706_reg_5092_pp0_iter8_reg <= and_ln1706_reg_5092_pp0_iter7_reg;
        and_ln1706_reg_5092_pp0_iter9_reg <= and_ln1706_reg_5092_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        b_reg_5285_pp0_iter16_reg <= b_reg_5285;
        b_reg_5285_pp0_iter17_reg <= b_reg_5285_pp0_iter16_reg;
        g_reg_5227_pp0_iter15_reg <= g_reg_5227;
        g_reg_5227_pp0_iter16_reg <= g_reg_5227_pp0_iter15_reg;
        g_reg_5227_pp0_iter17_reg <= g_reg_5227_pp0_iter16_reg;
        icmp_ln1027_1_reg_5133_pp0_iter10_reg <= icmp_ln1027_1_reg_5133_pp0_iter9_reg;
        icmp_ln1027_1_reg_5133_pp0_iter11_reg <= icmp_ln1027_1_reg_5133_pp0_iter10_reg;
        icmp_ln1027_1_reg_5133_pp0_iter12_reg <= icmp_ln1027_1_reg_5133_pp0_iter11_reg;
        icmp_ln1027_1_reg_5133_pp0_iter13_reg <= icmp_ln1027_1_reg_5133_pp0_iter12_reg;
        icmp_ln1027_1_reg_5133_pp0_iter14_reg <= icmp_ln1027_1_reg_5133_pp0_iter13_reg;
        icmp_ln1027_1_reg_5133_pp0_iter2_reg <= icmp_ln1027_1_reg_5133;
        icmp_ln1027_1_reg_5133_pp0_iter3_reg <= icmp_ln1027_1_reg_5133_pp0_iter2_reg;
        icmp_ln1027_1_reg_5133_pp0_iter4_reg <= icmp_ln1027_1_reg_5133_pp0_iter3_reg;
        icmp_ln1027_1_reg_5133_pp0_iter5_reg <= icmp_ln1027_1_reg_5133_pp0_iter4_reg;
        icmp_ln1027_1_reg_5133_pp0_iter6_reg <= icmp_ln1027_1_reg_5133_pp0_iter5_reg;
        icmp_ln1027_1_reg_5133_pp0_iter7_reg <= icmp_ln1027_1_reg_5133_pp0_iter6_reg;
        icmp_ln1027_1_reg_5133_pp0_iter8_reg <= icmp_ln1027_1_reg_5133_pp0_iter7_reg;
        icmp_ln1027_1_reg_5133_pp0_iter9_reg <= icmp_ln1027_1_reg_5133_pp0_iter8_reg;
        icmp_ln1027_5_reg_5129_pp0_iter10_reg <= icmp_ln1027_5_reg_5129_pp0_iter9_reg;
        icmp_ln1027_5_reg_5129_pp0_iter11_reg <= icmp_ln1027_5_reg_5129_pp0_iter10_reg;
        icmp_ln1027_5_reg_5129_pp0_iter12_reg <= icmp_ln1027_5_reg_5129_pp0_iter11_reg;
        icmp_ln1027_5_reg_5129_pp0_iter13_reg <= icmp_ln1027_5_reg_5129_pp0_iter12_reg;
        icmp_ln1027_5_reg_5129_pp0_iter2_reg <= icmp_ln1027_5_reg_5129;
        icmp_ln1027_5_reg_5129_pp0_iter3_reg <= icmp_ln1027_5_reg_5129_pp0_iter2_reg;
        icmp_ln1027_5_reg_5129_pp0_iter4_reg <= icmp_ln1027_5_reg_5129_pp0_iter3_reg;
        icmp_ln1027_5_reg_5129_pp0_iter5_reg <= icmp_ln1027_5_reg_5129_pp0_iter4_reg;
        icmp_ln1027_5_reg_5129_pp0_iter6_reg <= icmp_ln1027_5_reg_5129_pp0_iter5_reg;
        icmp_ln1027_5_reg_5129_pp0_iter7_reg <= icmp_ln1027_5_reg_5129_pp0_iter6_reg;
        icmp_ln1027_5_reg_5129_pp0_iter8_reg <= icmp_ln1027_5_reg_5129_pp0_iter7_reg;
        icmp_ln1027_5_reg_5129_pp0_iter9_reg <= icmp_ln1027_5_reg_5129_pp0_iter8_reg;
        icmp_ln1027_6_reg_5104_pp0_iter10_reg <= icmp_ln1027_6_reg_5104_pp0_iter9_reg;
        icmp_ln1027_6_reg_5104_pp0_iter11_reg <= icmp_ln1027_6_reg_5104_pp0_iter10_reg;
        icmp_ln1027_6_reg_5104_pp0_iter12_reg <= icmp_ln1027_6_reg_5104_pp0_iter11_reg;
        icmp_ln1027_6_reg_5104_pp0_iter13_reg <= icmp_ln1027_6_reg_5104_pp0_iter12_reg;
        icmp_ln1027_6_reg_5104_pp0_iter2_reg <= icmp_ln1027_6_reg_5104;
        icmp_ln1027_6_reg_5104_pp0_iter3_reg <= icmp_ln1027_6_reg_5104_pp0_iter2_reg;
        icmp_ln1027_6_reg_5104_pp0_iter4_reg <= icmp_ln1027_6_reg_5104_pp0_iter3_reg;
        icmp_ln1027_6_reg_5104_pp0_iter5_reg <= icmp_ln1027_6_reg_5104_pp0_iter4_reg;
        icmp_ln1027_6_reg_5104_pp0_iter6_reg <= icmp_ln1027_6_reg_5104_pp0_iter5_reg;
        icmp_ln1027_6_reg_5104_pp0_iter7_reg <= icmp_ln1027_6_reg_5104_pp0_iter6_reg;
        icmp_ln1027_6_reg_5104_pp0_iter8_reg <= icmp_ln1027_6_reg_5104_pp0_iter7_reg;
        icmp_ln1027_6_reg_5104_pp0_iter9_reg <= icmp_ln1027_6_reg_5104_pp0_iter8_reg;
        icmp_ln1027_7_reg_5096_pp0_iter10_reg <= icmp_ln1027_7_reg_5096_pp0_iter9_reg;
        icmp_ln1027_7_reg_5096_pp0_iter11_reg <= icmp_ln1027_7_reg_5096_pp0_iter10_reg;
        icmp_ln1027_7_reg_5096_pp0_iter12_reg <= icmp_ln1027_7_reg_5096_pp0_iter11_reg;
        icmp_ln1027_7_reg_5096_pp0_iter13_reg <= icmp_ln1027_7_reg_5096_pp0_iter12_reg;
        icmp_ln1027_7_reg_5096_pp0_iter2_reg <= icmp_ln1027_7_reg_5096;
        icmp_ln1027_7_reg_5096_pp0_iter3_reg <= icmp_ln1027_7_reg_5096_pp0_iter2_reg;
        icmp_ln1027_7_reg_5096_pp0_iter4_reg <= icmp_ln1027_7_reg_5096_pp0_iter3_reg;
        icmp_ln1027_7_reg_5096_pp0_iter5_reg <= icmp_ln1027_7_reg_5096_pp0_iter4_reg;
        icmp_ln1027_7_reg_5096_pp0_iter6_reg <= icmp_ln1027_7_reg_5096_pp0_iter5_reg;
        icmp_ln1027_7_reg_5096_pp0_iter7_reg <= icmp_ln1027_7_reg_5096_pp0_iter6_reg;
        icmp_ln1027_7_reg_5096_pp0_iter8_reg <= icmp_ln1027_7_reg_5096_pp0_iter7_reg;
        icmp_ln1027_7_reg_5096_pp0_iter9_reg <= icmp_ln1027_7_reg_5096_pp0_iter8_reg;
        icmp_ln1027_reg_5032_pp0_iter10_reg <= icmp_ln1027_reg_5032_pp0_iter9_reg;
        icmp_ln1027_reg_5032_pp0_iter11_reg <= icmp_ln1027_reg_5032_pp0_iter10_reg;
        icmp_ln1027_reg_5032_pp0_iter12_reg <= icmp_ln1027_reg_5032_pp0_iter11_reg;
        icmp_ln1027_reg_5032_pp0_iter13_reg <= icmp_ln1027_reg_5032_pp0_iter12_reg;
        icmp_ln1027_reg_5032_pp0_iter14_reg <= icmp_ln1027_reg_5032_pp0_iter13_reg;
        icmp_ln1027_reg_5032_pp0_iter15_reg <= icmp_ln1027_reg_5032_pp0_iter14_reg;
        icmp_ln1027_reg_5032_pp0_iter16_reg <= icmp_ln1027_reg_5032_pp0_iter15_reg;
        icmp_ln1027_reg_5032_pp0_iter2_reg <= icmp_ln1027_reg_5032_pp0_iter1_reg;
        icmp_ln1027_reg_5032_pp0_iter3_reg <= icmp_ln1027_reg_5032_pp0_iter2_reg;
        icmp_ln1027_reg_5032_pp0_iter4_reg <= icmp_ln1027_reg_5032_pp0_iter3_reg;
        icmp_ln1027_reg_5032_pp0_iter5_reg <= icmp_ln1027_reg_5032_pp0_iter4_reg;
        icmp_ln1027_reg_5032_pp0_iter6_reg <= icmp_ln1027_reg_5032_pp0_iter5_reg;
        icmp_ln1027_reg_5032_pp0_iter7_reg <= icmp_ln1027_reg_5032_pp0_iter6_reg;
        icmp_ln1027_reg_5032_pp0_iter8_reg <= icmp_ln1027_reg_5032_pp0_iter7_reg;
        icmp_ln1027_reg_5032_pp0_iter9_reg <= icmp_ln1027_reg_5032_pp0_iter8_reg;
        icmp_ln1050_reg_5081_pp0_iter10_reg <= icmp_ln1050_reg_5081_pp0_iter9_reg;
        icmp_ln1050_reg_5081_pp0_iter11_reg <= icmp_ln1050_reg_5081_pp0_iter10_reg;
        icmp_ln1050_reg_5081_pp0_iter12_reg <= icmp_ln1050_reg_5081_pp0_iter11_reg;
        icmp_ln1050_reg_5081_pp0_iter13_reg <= icmp_ln1050_reg_5081_pp0_iter12_reg;
        icmp_ln1050_reg_5081_pp0_iter14_reg <= icmp_ln1050_reg_5081_pp0_iter13_reg;
        icmp_ln1050_reg_5081_pp0_iter15_reg <= icmp_ln1050_reg_5081_pp0_iter14_reg;
        icmp_ln1050_reg_5081_pp0_iter2_reg <= icmp_ln1050_reg_5081_pp0_iter1_reg;
        icmp_ln1050_reg_5081_pp0_iter3_reg <= icmp_ln1050_reg_5081_pp0_iter2_reg;
        icmp_ln1050_reg_5081_pp0_iter4_reg <= icmp_ln1050_reg_5081_pp0_iter3_reg;
        icmp_ln1050_reg_5081_pp0_iter5_reg <= icmp_ln1050_reg_5081_pp0_iter4_reg;
        icmp_ln1050_reg_5081_pp0_iter6_reg <= icmp_ln1050_reg_5081_pp0_iter5_reg;
        icmp_ln1050_reg_5081_pp0_iter7_reg <= icmp_ln1050_reg_5081_pp0_iter6_reg;
        icmp_ln1050_reg_5081_pp0_iter8_reg <= icmp_ln1050_reg_5081_pp0_iter7_reg;
        icmp_ln1050_reg_5081_pp0_iter9_reg <= icmp_ln1050_reg_5081_pp0_iter8_reg;
        icmp_ln1285_reg_5073_pp0_iter2_reg <= icmp_ln1285_reg_5073_pp0_iter1_reg;
        icmp_ln1285_reg_5073_pp0_iter3_reg <= icmp_ln1285_reg_5073_pp0_iter2_reg;
        icmp_ln1285_reg_5073_pp0_iter4_reg <= icmp_ln1285_reg_5073_pp0_iter3_reg;
        icmp_ln1336_reg_5069_pp0_iter10_reg <= icmp_ln1336_reg_5069_pp0_iter9_reg;
        icmp_ln1336_reg_5069_pp0_iter11_reg <= icmp_ln1336_reg_5069_pp0_iter10_reg;
        icmp_ln1336_reg_5069_pp0_iter12_reg <= icmp_ln1336_reg_5069_pp0_iter11_reg;
        icmp_ln1336_reg_5069_pp0_iter13_reg <= icmp_ln1336_reg_5069_pp0_iter12_reg;
        icmp_ln1336_reg_5069_pp0_iter2_reg <= icmp_ln1336_reg_5069_pp0_iter1_reg;
        icmp_ln1336_reg_5069_pp0_iter3_reg <= icmp_ln1336_reg_5069_pp0_iter2_reg;
        icmp_ln1336_reg_5069_pp0_iter4_reg <= icmp_ln1336_reg_5069_pp0_iter3_reg;
        icmp_ln1336_reg_5069_pp0_iter5_reg <= icmp_ln1336_reg_5069_pp0_iter4_reg;
        icmp_ln1336_reg_5069_pp0_iter6_reg <= icmp_ln1336_reg_5069_pp0_iter5_reg;
        icmp_ln1336_reg_5069_pp0_iter7_reg <= icmp_ln1336_reg_5069_pp0_iter6_reg;
        icmp_ln1336_reg_5069_pp0_iter8_reg <= icmp_ln1336_reg_5069_pp0_iter7_reg;
        icmp_ln1336_reg_5069_pp0_iter9_reg <= icmp_ln1336_reg_5069_pp0_iter8_reg;
        icmp_ln1518_reg_5051_pp0_iter10_reg <= icmp_ln1518_reg_5051_pp0_iter9_reg;
        icmp_ln1518_reg_5051_pp0_iter11_reg <= icmp_ln1518_reg_5051_pp0_iter10_reg;
        icmp_ln1518_reg_5051_pp0_iter12_reg <= icmp_ln1518_reg_5051_pp0_iter11_reg;
        icmp_ln1518_reg_5051_pp0_iter13_reg <= icmp_ln1518_reg_5051_pp0_iter12_reg;
        icmp_ln1518_reg_5051_pp0_iter2_reg <= icmp_ln1518_reg_5051_pp0_iter1_reg;
        icmp_ln1518_reg_5051_pp0_iter3_reg <= icmp_ln1518_reg_5051_pp0_iter2_reg;
        icmp_ln1518_reg_5051_pp0_iter4_reg <= icmp_ln1518_reg_5051_pp0_iter3_reg;
        icmp_ln1518_reg_5051_pp0_iter5_reg <= icmp_ln1518_reg_5051_pp0_iter4_reg;
        icmp_ln1518_reg_5051_pp0_iter6_reg <= icmp_ln1518_reg_5051_pp0_iter5_reg;
        icmp_ln1518_reg_5051_pp0_iter7_reg <= icmp_ln1518_reg_5051_pp0_iter6_reg;
        icmp_ln1518_reg_5051_pp0_iter8_reg <= icmp_ln1518_reg_5051_pp0_iter7_reg;
        icmp_ln1518_reg_5051_pp0_iter9_reg <= icmp_ln1518_reg_5051_pp0_iter8_reg;
        icmp_ln1584_reg_5046_pp0_iter10_reg <= icmp_ln1584_reg_5046_pp0_iter9_reg;
        icmp_ln1584_reg_5046_pp0_iter11_reg <= icmp_ln1584_reg_5046_pp0_iter10_reg;
        icmp_ln1584_reg_5046_pp0_iter12_reg <= icmp_ln1584_reg_5046_pp0_iter11_reg;
        icmp_ln1584_reg_5046_pp0_iter13_reg <= icmp_ln1584_reg_5046_pp0_iter12_reg;
        icmp_ln1584_reg_5046_pp0_iter14_reg <= icmp_ln1584_reg_5046_pp0_iter13_reg;
        icmp_ln1584_reg_5046_pp0_iter15_reg <= icmp_ln1584_reg_5046_pp0_iter14_reg;
        icmp_ln1584_reg_5046_pp0_iter16_reg <= icmp_ln1584_reg_5046_pp0_iter15_reg;
        icmp_ln1584_reg_5046_pp0_iter2_reg <= icmp_ln1584_reg_5046_pp0_iter1_reg;
        icmp_ln1584_reg_5046_pp0_iter3_reg <= icmp_ln1584_reg_5046_pp0_iter2_reg;
        icmp_ln1584_reg_5046_pp0_iter4_reg <= icmp_ln1584_reg_5046_pp0_iter3_reg;
        icmp_ln1584_reg_5046_pp0_iter5_reg <= icmp_ln1584_reg_5046_pp0_iter4_reg;
        icmp_ln1584_reg_5046_pp0_iter6_reg <= icmp_ln1584_reg_5046_pp0_iter5_reg;
        icmp_ln1584_reg_5046_pp0_iter7_reg <= icmp_ln1584_reg_5046_pp0_iter6_reg;
        icmp_ln1584_reg_5046_pp0_iter8_reg <= icmp_ln1584_reg_5046_pp0_iter7_reg;
        icmp_ln1584_reg_5046_pp0_iter9_reg <= icmp_ln1584_reg_5046_pp0_iter8_reg;
        icmp_ln1701_reg_5042_pp0_iter10_reg <= icmp_ln1701_reg_5042_pp0_iter9_reg;
        icmp_ln1701_reg_5042_pp0_iter11_reg <= icmp_ln1701_reg_5042_pp0_iter10_reg;
        icmp_ln1701_reg_5042_pp0_iter12_reg <= icmp_ln1701_reg_5042_pp0_iter11_reg;
        icmp_ln1701_reg_5042_pp0_iter13_reg <= icmp_ln1701_reg_5042_pp0_iter12_reg;
        icmp_ln1701_reg_5042_pp0_iter2_reg <= icmp_ln1701_reg_5042_pp0_iter1_reg;
        icmp_ln1701_reg_5042_pp0_iter3_reg <= icmp_ln1701_reg_5042_pp0_iter2_reg;
        icmp_ln1701_reg_5042_pp0_iter4_reg <= icmp_ln1701_reg_5042_pp0_iter3_reg;
        icmp_ln1701_reg_5042_pp0_iter5_reg <= icmp_ln1701_reg_5042_pp0_iter4_reg;
        icmp_ln1701_reg_5042_pp0_iter6_reg <= icmp_ln1701_reg_5042_pp0_iter5_reg;
        icmp_ln1701_reg_5042_pp0_iter7_reg <= icmp_ln1701_reg_5042_pp0_iter6_reg;
        icmp_ln1701_reg_5042_pp0_iter8_reg <= icmp_ln1701_reg_5042_pp0_iter7_reg;
        icmp_ln1701_reg_5042_pp0_iter9_reg <= icmp_ln1701_reg_5042_pp0_iter8_reg;
        icmp_ln520_reg_5028_pp0_iter10_reg <= icmp_ln520_reg_5028_pp0_iter9_reg;
        icmp_ln520_reg_5028_pp0_iter11_reg <= icmp_ln520_reg_5028_pp0_iter10_reg;
        icmp_ln520_reg_5028_pp0_iter12_reg <= icmp_ln520_reg_5028_pp0_iter11_reg;
        icmp_ln520_reg_5028_pp0_iter13_reg <= icmp_ln520_reg_5028_pp0_iter12_reg;
        icmp_ln520_reg_5028_pp0_iter14_reg <= icmp_ln520_reg_5028_pp0_iter13_reg;
        icmp_ln520_reg_5028_pp0_iter15_reg <= icmp_ln520_reg_5028_pp0_iter14_reg;
        icmp_ln520_reg_5028_pp0_iter16_reg <= icmp_ln520_reg_5028_pp0_iter15_reg;
        icmp_ln520_reg_5028_pp0_iter17_reg <= icmp_ln520_reg_5028_pp0_iter16_reg;
        icmp_ln520_reg_5028_pp0_iter2_reg <= icmp_ln520_reg_5028_pp0_iter1_reg;
        icmp_ln520_reg_5028_pp0_iter3_reg <= icmp_ln520_reg_5028_pp0_iter2_reg;
        icmp_ln520_reg_5028_pp0_iter4_reg <= icmp_ln520_reg_5028_pp0_iter3_reg;
        icmp_ln520_reg_5028_pp0_iter5_reg <= icmp_ln520_reg_5028_pp0_iter4_reg;
        icmp_ln520_reg_5028_pp0_iter6_reg <= icmp_ln520_reg_5028_pp0_iter5_reg;
        icmp_ln520_reg_5028_pp0_iter7_reg <= icmp_ln520_reg_5028_pp0_iter6_reg;
        icmp_ln520_reg_5028_pp0_iter8_reg <= icmp_ln520_reg_5028_pp0_iter7_reg;
        icmp_ln520_reg_5028_pp0_iter9_reg <= icmp_ln520_reg_5028_pp0_iter8_reg;
        lshr_ln1_reg_5151_pp0_iter10_reg <= lshr_ln1_reg_5151_pp0_iter9_reg;
        lshr_ln1_reg_5151_pp0_iter11_reg <= lshr_ln1_reg_5151_pp0_iter10_reg;
        lshr_ln1_reg_5151_pp0_iter12_reg <= lshr_ln1_reg_5151_pp0_iter11_reg;
        lshr_ln1_reg_5151_pp0_iter13_reg <= lshr_ln1_reg_5151_pp0_iter12_reg;
        lshr_ln1_reg_5151_pp0_iter8_reg <= lshr_ln1_reg_5151;
        lshr_ln1_reg_5151_pp0_iter9_reg <= lshr_ln1_reg_5151_pp0_iter8_reg;
        or_ln1449_reg_5137_pp0_iter10_reg <= or_ln1449_reg_5137_pp0_iter9_reg;
        or_ln1449_reg_5137_pp0_iter11_reg <= or_ln1449_reg_5137_pp0_iter10_reg;
        or_ln1449_reg_5137_pp0_iter12_reg <= or_ln1449_reg_5137_pp0_iter11_reg;
        or_ln1449_reg_5137_pp0_iter13_reg <= or_ln1449_reg_5137_pp0_iter12_reg;
        or_ln1449_reg_5137_pp0_iter14_reg <= or_ln1449_reg_5137_pp0_iter13_reg;
        or_ln1449_reg_5137_pp0_iter15_reg <= or_ln1449_reg_5137_pp0_iter14_reg;
        or_ln1449_reg_5137_pp0_iter16_reg <= or_ln1449_reg_5137_pp0_iter15_reg;
        or_ln1449_reg_5137_pp0_iter3_reg <= or_ln1449_reg_5137;
        or_ln1449_reg_5137_pp0_iter4_reg <= or_ln1449_reg_5137_pp0_iter3_reg;
        or_ln1449_reg_5137_pp0_iter5_reg <= or_ln1449_reg_5137_pp0_iter4_reg;
        or_ln1449_reg_5137_pp0_iter6_reg <= or_ln1449_reg_5137_pp0_iter5_reg;
        or_ln1449_reg_5137_pp0_iter7_reg <= or_ln1449_reg_5137_pp0_iter6_reg;
        or_ln1449_reg_5137_pp0_iter8_reg <= or_ln1449_reg_5137_pp0_iter7_reg;
        or_ln1449_reg_5137_pp0_iter9_reg <= or_ln1449_reg_5137_pp0_iter8_reg;
        or_ln691_reg_5085_pp0_iter10_reg <= or_ln691_reg_5085_pp0_iter9_reg;
        or_ln691_reg_5085_pp0_iter11_reg <= or_ln691_reg_5085_pp0_iter10_reg;
        or_ln691_reg_5085_pp0_iter12_reg <= or_ln691_reg_5085_pp0_iter11_reg;
        or_ln691_reg_5085_pp0_iter13_reg <= or_ln691_reg_5085_pp0_iter12_reg;
        or_ln691_reg_5085_pp0_iter14_reg <= or_ln691_reg_5085_pp0_iter13_reg;
        or_ln691_reg_5085_pp0_iter15_reg <= or_ln691_reg_5085_pp0_iter14_reg;
        or_ln691_reg_5085_pp0_iter16_reg <= or_ln691_reg_5085_pp0_iter15_reg;
        or_ln691_reg_5085_pp0_iter17_reg <= or_ln691_reg_5085_pp0_iter16_reg;
        or_ln691_reg_5085_pp0_iter2_reg <= or_ln691_reg_5085_pp0_iter1_reg;
        or_ln691_reg_5085_pp0_iter3_reg <= or_ln691_reg_5085_pp0_iter2_reg;
        or_ln691_reg_5085_pp0_iter4_reg <= or_ln691_reg_5085_pp0_iter3_reg;
        or_ln691_reg_5085_pp0_iter5_reg <= or_ln691_reg_5085_pp0_iter4_reg;
        or_ln691_reg_5085_pp0_iter6_reg <= or_ln691_reg_5085_pp0_iter5_reg;
        or_ln691_reg_5085_pp0_iter7_reg <= or_ln691_reg_5085_pp0_iter6_reg;
        or_ln691_reg_5085_pp0_iter8_reg <= or_ln691_reg_5085_pp0_iter7_reg;
        or_ln691_reg_5085_pp0_iter9_reg <= or_ln691_reg_5085_pp0_iter8_reg;
        outpix_val_V_51_reg_5009_pp0_iter10_reg <= outpix_val_V_51_reg_5009_pp0_iter9_reg;
        outpix_val_V_51_reg_5009_pp0_iter11_reg <= outpix_val_V_51_reg_5009_pp0_iter10_reg;
        outpix_val_V_51_reg_5009_pp0_iter12_reg <= outpix_val_V_51_reg_5009_pp0_iter11_reg;
        outpix_val_V_51_reg_5009_pp0_iter13_reg <= outpix_val_V_51_reg_5009_pp0_iter12_reg;
        outpix_val_V_51_reg_5009_pp0_iter14_reg <= outpix_val_V_51_reg_5009_pp0_iter13_reg;
        outpix_val_V_51_reg_5009_pp0_iter15_reg <= outpix_val_V_51_reg_5009_pp0_iter14_reg;
        outpix_val_V_51_reg_5009_pp0_iter16_reg <= outpix_val_V_51_reg_5009_pp0_iter15_reg;
        outpix_val_V_51_reg_5009_pp0_iter17_reg <= outpix_val_V_51_reg_5009_pp0_iter16_reg;
        outpix_val_V_51_reg_5009_pp0_iter2_reg <= outpix_val_V_51_reg_5009_pp0_iter1_reg;
        outpix_val_V_51_reg_5009_pp0_iter3_reg <= outpix_val_V_51_reg_5009_pp0_iter2_reg;
        outpix_val_V_51_reg_5009_pp0_iter4_reg <= outpix_val_V_51_reg_5009_pp0_iter3_reg;
        outpix_val_V_51_reg_5009_pp0_iter5_reg <= outpix_val_V_51_reg_5009_pp0_iter4_reg;
        outpix_val_V_51_reg_5009_pp0_iter6_reg <= outpix_val_V_51_reg_5009_pp0_iter5_reg;
        outpix_val_V_51_reg_5009_pp0_iter7_reg <= outpix_val_V_51_reg_5009_pp0_iter6_reg;
        outpix_val_V_51_reg_5009_pp0_iter8_reg <= outpix_val_V_51_reg_5009_pp0_iter7_reg;
        outpix_val_V_51_reg_5009_pp0_iter9_reg <= outpix_val_V_51_reg_5009_pp0_iter8_reg;
        r_reg_5221_pp0_iter15_reg <= r_reg_5221;
        r_reg_5221_pp0_iter16_reg <= r_reg_5221_pp0_iter15_reg;
        r_reg_5221_pp0_iter17_reg <= r_reg_5221_pp0_iter16_reg;
        trunc_ln520_2_reg_5021_pp0_iter2_reg <= trunc_ln520_2_reg_5021_pp0_iter1_reg;
        trunc_ln520_2_reg_5021_pp0_iter3_reg <= trunc_ln520_2_reg_5021_pp0_iter2_reg;
        trunc_ln520_2_reg_5021_pp0_iter4_reg <= trunc_ln520_2_reg_5021_pp0_iter3_reg;
        trunc_ln520_2_reg_5021_pp0_iter5_reg <= trunc_ln520_2_reg_5021_pp0_iter4_reg;
        trunc_ln520_2_reg_5021_pp0_iter6_reg <= trunc_ln520_2_reg_5021_pp0_iter5_reg;
        trunc_ln520_2_reg_5021_pp0_iter7_reg <= trunc_ln520_2_reg_5021_pp0_iter6_reg;
        trunc_ln520_2_reg_5021_pp0_iter8_reg <= trunc_ln520_2_reg_5021_pp0_iter7_reg;
        trunc_ln520_2_reg_5021_pp0_iter9_reg <= trunc_ln520_2_reg_5021_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4921 == 8'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028 == 1'd0))) begin
        add_ln1244_reg_5108 <= add_ln1244_fu_2433_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1285_fu_2207_p2 == 1'd0) & (icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd10))) begin
        and_ln1292_reg_5077 <= and_ln1292_fu_2213_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4921 == 8'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1336_reg_5069 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028 == 1'd0))) begin
        and_ln1341_reg_5125 <= and_ln1341_fu_2557_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd12))) begin
        and_ln1404_reg_5061 <= and_ln1404_fu_2147_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4921 == 8'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1518_reg_5051 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028 == 1'd0))) begin
        and_ln1523_reg_5100 <= and_ln1523_fu_2378_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4921 == 8'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1701_reg_5042 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028 == 1'd0))) begin
        and_ln1706_reg_5092 <= and_ln1706_fu_2300_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4921 == 8'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0) & (cmp2_i381_read_reg_4899 == 1'd0))) begin
        and_ln1756_reg_5311 <= and_ln1756_fu_3545_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_outpix_val_V_37_reg_1816 <= ap_phi_reg_pp0_iter9_outpix_val_V_37_reg_1816;
        ap_phi_reg_pp0_iter10_outpix_val_V_38_reg_1724 <= ap_phi_reg_pp0_iter9_outpix_val_V_38_reg_1724;
        ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1641 <= ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1641;
        ap_phi_reg_pp0_iter10_phi_ln1099_reg_1630 <= ap_phi_reg_pp0_iter9_phi_ln1099_reg_1630;
        ap_phi_reg_pp0_iter10_phi_ln1120_reg_1619 <= ap_phi_reg_pp0_iter9_phi_ln1120_reg_1619;
        ap_phi_reg_pp0_iter10_phi_ln1141_reg_1608 <= ap_phi_reg_pp0_iter9_phi_ln1141_reg_1608;
        ap_phi_reg_pp0_iter10_phi_ln1162_reg_1597 <= ap_phi_reg_pp0_iter9_phi_ln1162_reg_1597;
        ap_phi_reg_pp0_iter10_phi_ln1183_reg_1586 <= ap_phi_reg_pp0_iter9_phi_ln1183_reg_1586;
        ap_phi_reg_pp0_iter10_phi_ln1459_reg_1575 <= ap_phi_reg_pp0_iter9_phi_ln1459_reg_1575;
        ap_phi_reg_pp0_iter10_phi_ln1474_reg_1564 <= ap_phi_reg_pp0_iter9_phi_ln1474_reg_1564;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_outpix_val_V_37_reg_1816 <= ap_phi_reg_pp0_iter10_outpix_val_V_37_reg_1816;
        ap_phi_reg_pp0_iter11_outpix_val_V_38_reg_1724 <= ap_phi_reg_pp0_iter10_outpix_val_V_38_reg_1724;
        ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1641 <= ap_phi_reg_pp0_iter10_outpix_val_V_39_reg_1641;
        ap_phi_reg_pp0_iter11_phi_ln1099_reg_1630 <= ap_phi_reg_pp0_iter10_phi_ln1099_reg_1630;
        ap_phi_reg_pp0_iter11_phi_ln1120_reg_1619 <= ap_phi_reg_pp0_iter10_phi_ln1120_reg_1619;
        ap_phi_reg_pp0_iter11_phi_ln1141_reg_1608 <= ap_phi_reg_pp0_iter10_phi_ln1141_reg_1608;
        ap_phi_reg_pp0_iter11_phi_ln1162_reg_1597 <= ap_phi_reg_pp0_iter10_phi_ln1162_reg_1597;
        ap_phi_reg_pp0_iter11_phi_ln1183_reg_1586 <= ap_phi_reg_pp0_iter10_phi_ln1183_reg_1586;
        ap_phi_reg_pp0_iter11_phi_ln1459_reg_1575 <= ap_phi_reg_pp0_iter10_phi_ln1459_reg_1575;
        ap_phi_reg_pp0_iter11_phi_ln1474_reg_1564 <= ap_phi_reg_pp0_iter10_phi_ln1474_reg_1564;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_outpix_val_V_37_reg_1816 <= ap_phi_reg_pp0_iter11_outpix_val_V_37_reg_1816;
        ap_phi_reg_pp0_iter12_outpix_val_V_38_reg_1724 <= ap_phi_reg_pp0_iter11_outpix_val_V_38_reg_1724;
        ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1641 <= ap_phi_reg_pp0_iter11_outpix_val_V_39_reg_1641;
        ap_phi_reg_pp0_iter12_phi_ln1099_reg_1630 <= ap_phi_reg_pp0_iter11_phi_ln1099_reg_1630;
        ap_phi_reg_pp0_iter12_phi_ln1120_reg_1619 <= ap_phi_reg_pp0_iter11_phi_ln1120_reg_1619;
        ap_phi_reg_pp0_iter12_phi_ln1141_reg_1608 <= ap_phi_reg_pp0_iter11_phi_ln1141_reg_1608;
        ap_phi_reg_pp0_iter12_phi_ln1162_reg_1597 <= ap_phi_reg_pp0_iter11_phi_ln1162_reg_1597;
        ap_phi_reg_pp0_iter12_phi_ln1183_reg_1586 <= ap_phi_reg_pp0_iter11_phi_ln1183_reg_1586;
        ap_phi_reg_pp0_iter12_phi_ln1459_reg_1575 <= ap_phi_reg_pp0_iter11_phi_ln1459_reg_1575;
        ap_phi_reg_pp0_iter12_phi_ln1474_reg_1564 <= ap_phi_reg_pp0_iter11_phi_ln1474_reg_1564;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_outpix_val_V_37_reg_1816 <= ap_phi_reg_pp0_iter12_outpix_val_V_37_reg_1816;
        ap_phi_reg_pp0_iter13_outpix_val_V_38_reg_1724 <= ap_phi_reg_pp0_iter12_outpix_val_V_38_reg_1724;
        ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1641 <= ap_phi_reg_pp0_iter12_outpix_val_V_39_reg_1641;
        ap_phi_reg_pp0_iter13_phi_ln1099_reg_1630 <= ap_phi_reg_pp0_iter12_phi_ln1099_reg_1630;
        ap_phi_reg_pp0_iter13_phi_ln1120_reg_1619 <= ap_phi_reg_pp0_iter12_phi_ln1120_reg_1619;
        ap_phi_reg_pp0_iter13_phi_ln1141_reg_1608 <= ap_phi_reg_pp0_iter12_phi_ln1141_reg_1608;
        ap_phi_reg_pp0_iter13_phi_ln1162_reg_1597 <= ap_phi_reg_pp0_iter12_phi_ln1162_reg_1597;
        ap_phi_reg_pp0_iter13_phi_ln1183_reg_1586 <= ap_phi_reg_pp0_iter12_phi_ln1183_reg_1586;
        ap_phi_reg_pp0_iter13_phi_ln1459_reg_1575 <= ap_phi_reg_pp0_iter12_phi_ln1459_reg_1575;
        ap_phi_reg_pp0_iter13_phi_ln1474_reg_1564 <= ap_phi_reg_pp0_iter12_phi_ln1474_reg_1564;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_outpix_val_V_37_reg_1816 <= ap_phi_reg_pp0_iter13_outpix_val_V_37_reg_1816;
        ap_phi_reg_pp0_iter14_outpix_val_V_38_reg_1724 <= ap_phi_reg_pp0_iter13_outpix_val_V_38_reg_1724;
        ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1641 <= ap_phi_reg_pp0_iter13_outpix_val_V_39_reg_1641;
        ap_phi_reg_pp0_iter14_phi_ln1099_reg_1630 <= ap_phi_reg_pp0_iter13_phi_ln1099_reg_1630;
        ap_phi_reg_pp0_iter14_phi_ln1120_reg_1619 <= ap_phi_reg_pp0_iter13_phi_ln1120_reg_1619;
        ap_phi_reg_pp0_iter14_phi_ln1141_reg_1608 <= ap_phi_reg_pp0_iter13_phi_ln1141_reg_1608;
        ap_phi_reg_pp0_iter14_phi_ln1162_reg_1597 <= ap_phi_reg_pp0_iter13_phi_ln1162_reg_1597;
        ap_phi_reg_pp0_iter14_phi_ln1183_reg_1586 <= ap_phi_reg_pp0_iter13_phi_ln1183_reg_1586;
        ap_phi_reg_pp0_iter14_phi_ln1459_reg_1575 <= ap_phi_reg_pp0_iter13_phi_ln1459_reg_1575;
        ap_phi_reg_pp0_iter14_phi_ln1474_reg_1564 <= ap_phi_reg_pp0_iter13_phi_ln1474_reg_1564;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_outpix_val_V_37_reg_1816 <= ap_phi_reg_pp0_iter14_outpix_val_V_37_reg_1816;
        ap_phi_reg_pp0_iter15_outpix_val_V_38_reg_1724 <= ap_phi_reg_pp0_iter14_outpix_val_V_38_reg_1724;
        ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1641 <= ap_phi_reg_pp0_iter14_outpix_val_V_39_reg_1641;
        ap_phi_reg_pp0_iter15_phi_ln1099_reg_1630 <= ap_phi_reg_pp0_iter14_phi_ln1099_reg_1630;
        ap_phi_reg_pp0_iter15_phi_ln1120_reg_1619 <= ap_phi_reg_pp0_iter14_phi_ln1120_reg_1619;
        ap_phi_reg_pp0_iter15_phi_ln1141_reg_1608 <= ap_phi_reg_pp0_iter14_phi_ln1141_reg_1608;
        ap_phi_reg_pp0_iter15_phi_ln1162_reg_1597 <= ap_phi_reg_pp0_iter14_phi_ln1162_reg_1597;
        ap_phi_reg_pp0_iter15_phi_ln1183_reg_1586 <= ap_phi_reg_pp0_iter14_phi_ln1183_reg_1586;
        ap_phi_reg_pp0_iter15_phi_ln1459_reg_1575 <= ap_phi_reg_pp0_iter14_phi_ln1459_reg_1575;
        ap_phi_reg_pp0_iter15_phi_ln1474_reg_1564 <= ap_phi_reg_pp0_iter14_phi_ln1474_reg_1564;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_outpix_val_V_37_reg_1816 <= ap_phi_reg_pp0_iter15_outpix_val_V_37_reg_1816;
        ap_phi_reg_pp0_iter16_outpix_val_V_38_reg_1724 <= ap_phi_reg_pp0_iter15_outpix_val_V_38_reg_1724;
        ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1641 <= ap_phi_reg_pp0_iter15_outpix_val_V_39_reg_1641;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_outpix_val_V_37_reg_1816 <= ap_phi_reg_pp0_iter16_outpix_val_V_37_reg_1816;
        ap_phi_reg_pp0_iter17_outpix_val_V_38_reg_1724 <= ap_phi_reg_pp0_iter16_outpix_val_V_38_reg_1724;
        ap_phi_reg_pp0_iter17_outpix_val_V_39_reg_1641 <= ap_phi_reg_pp0_iter16_outpix_val_V_39_reg_1641;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_phi_ln1459_reg_1575 <= ap_phi_reg_pp0_iter0_phi_ln1459_reg_1575;
        ap_phi_reg_pp0_iter1_phi_ln1474_reg_1564 <= ap_phi_reg_pp0_iter0_phi_ln1474_reg_1564;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_outpix_val_V_37_reg_1816 <= ap_phi_reg_pp0_iter1_outpix_val_V_37_reg_1816;
        ap_phi_reg_pp0_iter2_outpix_val_V_38_reg_1724 <= ap_phi_reg_pp0_iter1_outpix_val_V_38_reg_1724;
        ap_phi_reg_pp0_iter2_outpix_val_V_39_reg_1641 <= ap_phi_reg_pp0_iter1_outpix_val_V_39_reg_1641;
        ap_phi_reg_pp0_iter2_phi_ln1099_reg_1630 <= ap_phi_reg_pp0_iter1_phi_ln1099_reg_1630;
        ap_phi_reg_pp0_iter2_phi_ln1120_reg_1619 <= ap_phi_reg_pp0_iter1_phi_ln1120_reg_1619;
        ap_phi_reg_pp0_iter2_phi_ln1141_reg_1608 <= ap_phi_reg_pp0_iter1_phi_ln1141_reg_1608;
        ap_phi_reg_pp0_iter2_phi_ln1162_reg_1597 <= ap_phi_reg_pp0_iter1_phi_ln1162_reg_1597;
        ap_phi_reg_pp0_iter2_phi_ln1183_reg_1586 <= ap_phi_reg_pp0_iter1_phi_ln1183_reg_1586;
        ap_phi_reg_pp0_iter2_phi_ln1459_reg_1575 <= ap_phi_reg_pp0_iter1_phi_ln1459_reg_1575;
        ap_phi_reg_pp0_iter2_phi_ln1474_reg_1564 <= ap_phi_reg_pp0_iter1_phi_ln1474_reg_1564;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_phi_ln1099_reg_1630 <= ap_phi_reg_pp0_iter2_phi_ln1099_reg_1630;
        ap_phi_reg_pp0_iter3_phi_ln1120_reg_1619 <= ap_phi_reg_pp0_iter2_phi_ln1120_reg_1619;
        ap_phi_reg_pp0_iter3_phi_ln1141_reg_1608 <= ap_phi_reg_pp0_iter2_phi_ln1141_reg_1608;
        ap_phi_reg_pp0_iter3_phi_ln1162_reg_1597 <= ap_phi_reg_pp0_iter2_phi_ln1162_reg_1597;
        ap_phi_reg_pp0_iter3_phi_ln1183_reg_1586 <= ap_phi_reg_pp0_iter2_phi_ln1183_reg_1586;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_outpix_val_V_37_reg_1816 <= ap_phi_reg_pp0_iter3_outpix_val_V_37_reg_1816;
        ap_phi_reg_pp0_iter4_outpix_val_V_38_reg_1724 <= ap_phi_reg_pp0_iter3_outpix_val_V_38_reg_1724;
        ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1641 <= ap_phi_reg_pp0_iter3_outpix_val_V_39_reg_1641;
        ap_phi_reg_pp0_iter4_phi_ln1099_reg_1630 <= ap_phi_reg_pp0_iter3_phi_ln1099_reg_1630;
        ap_phi_reg_pp0_iter4_phi_ln1120_reg_1619 <= ap_phi_reg_pp0_iter3_phi_ln1120_reg_1619;
        ap_phi_reg_pp0_iter4_phi_ln1141_reg_1608 <= ap_phi_reg_pp0_iter3_phi_ln1141_reg_1608;
        ap_phi_reg_pp0_iter4_phi_ln1162_reg_1597 <= ap_phi_reg_pp0_iter3_phi_ln1162_reg_1597;
        ap_phi_reg_pp0_iter4_phi_ln1183_reg_1586 <= ap_phi_reg_pp0_iter3_phi_ln1183_reg_1586;
        ap_phi_reg_pp0_iter4_phi_ln1459_reg_1575 <= ap_phi_reg_pp0_iter3_phi_ln1459_reg_1575;
        ap_phi_reg_pp0_iter4_phi_ln1474_reg_1564 <= ap_phi_reg_pp0_iter3_phi_ln1474_reg_1564;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_outpix_val_V_37_reg_1816 <= ap_phi_reg_pp0_iter4_outpix_val_V_37_reg_1816;
        ap_phi_reg_pp0_iter5_outpix_val_V_38_reg_1724 <= ap_phi_reg_pp0_iter4_outpix_val_V_38_reg_1724;
        ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1641 <= ap_phi_reg_pp0_iter4_outpix_val_V_39_reg_1641;
        ap_phi_reg_pp0_iter5_phi_ln1099_reg_1630 <= ap_phi_reg_pp0_iter4_phi_ln1099_reg_1630;
        ap_phi_reg_pp0_iter5_phi_ln1120_reg_1619 <= ap_phi_reg_pp0_iter4_phi_ln1120_reg_1619;
        ap_phi_reg_pp0_iter5_phi_ln1141_reg_1608 <= ap_phi_reg_pp0_iter4_phi_ln1141_reg_1608;
        ap_phi_reg_pp0_iter5_phi_ln1162_reg_1597 <= ap_phi_reg_pp0_iter4_phi_ln1162_reg_1597;
        ap_phi_reg_pp0_iter5_phi_ln1183_reg_1586 <= ap_phi_reg_pp0_iter4_phi_ln1183_reg_1586;
        ap_phi_reg_pp0_iter5_phi_ln1459_reg_1575 <= ap_phi_reg_pp0_iter4_phi_ln1459_reg_1575;
        ap_phi_reg_pp0_iter5_phi_ln1474_reg_1564 <= ap_phi_reg_pp0_iter4_phi_ln1474_reg_1564;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_outpix_val_V_37_reg_1816 <= ap_phi_reg_pp0_iter5_outpix_val_V_37_reg_1816;
        ap_phi_reg_pp0_iter6_outpix_val_V_38_reg_1724 <= ap_phi_reg_pp0_iter5_outpix_val_V_38_reg_1724;
        ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1641 <= ap_phi_reg_pp0_iter5_outpix_val_V_39_reg_1641;
        ap_phi_reg_pp0_iter6_phi_ln1099_reg_1630 <= ap_phi_reg_pp0_iter5_phi_ln1099_reg_1630;
        ap_phi_reg_pp0_iter6_phi_ln1120_reg_1619 <= ap_phi_reg_pp0_iter5_phi_ln1120_reg_1619;
        ap_phi_reg_pp0_iter6_phi_ln1141_reg_1608 <= ap_phi_reg_pp0_iter5_phi_ln1141_reg_1608;
        ap_phi_reg_pp0_iter6_phi_ln1162_reg_1597 <= ap_phi_reg_pp0_iter5_phi_ln1162_reg_1597;
        ap_phi_reg_pp0_iter6_phi_ln1183_reg_1586 <= ap_phi_reg_pp0_iter5_phi_ln1183_reg_1586;
        ap_phi_reg_pp0_iter6_phi_ln1459_reg_1575 <= ap_phi_reg_pp0_iter5_phi_ln1459_reg_1575;
        ap_phi_reg_pp0_iter6_phi_ln1474_reg_1564 <= ap_phi_reg_pp0_iter5_phi_ln1474_reg_1564;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_outpix_val_V_37_reg_1816 <= ap_phi_reg_pp0_iter6_outpix_val_V_37_reg_1816;
        ap_phi_reg_pp0_iter7_outpix_val_V_38_reg_1724 <= ap_phi_reg_pp0_iter6_outpix_val_V_38_reg_1724;
        ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1641 <= ap_phi_reg_pp0_iter6_outpix_val_V_39_reg_1641;
        ap_phi_reg_pp0_iter7_phi_ln1099_reg_1630 <= ap_phi_reg_pp0_iter6_phi_ln1099_reg_1630;
        ap_phi_reg_pp0_iter7_phi_ln1120_reg_1619 <= ap_phi_reg_pp0_iter6_phi_ln1120_reg_1619;
        ap_phi_reg_pp0_iter7_phi_ln1141_reg_1608 <= ap_phi_reg_pp0_iter6_phi_ln1141_reg_1608;
        ap_phi_reg_pp0_iter7_phi_ln1162_reg_1597 <= ap_phi_reg_pp0_iter6_phi_ln1162_reg_1597;
        ap_phi_reg_pp0_iter7_phi_ln1183_reg_1586 <= ap_phi_reg_pp0_iter6_phi_ln1183_reg_1586;
        ap_phi_reg_pp0_iter7_phi_ln1459_reg_1575 <= ap_phi_reg_pp0_iter6_phi_ln1459_reg_1575;
        ap_phi_reg_pp0_iter7_phi_ln1474_reg_1564 <= ap_phi_reg_pp0_iter6_phi_ln1474_reg_1564;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_outpix_val_V_37_reg_1816 <= ap_phi_reg_pp0_iter7_outpix_val_V_37_reg_1816;
        ap_phi_reg_pp0_iter8_outpix_val_V_38_reg_1724 <= ap_phi_reg_pp0_iter7_outpix_val_V_38_reg_1724;
        ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1641 <= ap_phi_reg_pp0_iter7_outpix_val_V_39_reg_1641;
        ap_phi_reg_pp0_iter8_phi_ln1099_reg_1630 <= ap_phi_reg_pp0_iter7_phi_ln1099_reg_1630;
        ap_phi_reg_pp0_iter8_phi_ln1120_reg_1619 <= ap_phi_reg_pp0_iter7_phi_ln1120_reg_1619;
        ap_phi_reg_pp0_iter8_phi_ln1141_reg_1608 <= ap_phi_reg_pp0_iter7_phi_ln1141_reg_1608;
        ap_phi_reg_pp0_iter8_phi_ln1162_reg_1597 <= ap_phi_reg_pp0_iter7_phi_ln1162_reg_1597;
        ap_phi_reg_pp0_iter8_phi_ln1183_reg_1586 <= ap_phi_reg_pp0_iter7_phi_ln1183_reg_1586;
        ap_phi_reg_pp0_iter8_phi_ln1459_reg_1575 <= ap_phi_reg_pp0_iter7_phi_ln1459_reg_1575;
        ap_phi_reg_pp0_iter8_phi_ln1474_reg_1564 <= ap_phi_reg_pp0_iter7_phi_ln1474_reg_1564;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_outpix_val_V_37_reg_1816 <= ap_phi_reg_pp0_iter8_outpix_val_V_37_reg_1816;
        ap_phi_reg_pp0_iter9_outpix_val_V_38_reg_1724 <= ap_phi_reg_pp0_iter8_outpix_val_V_38_reg_1724;
        ap_phi_reg_pp0_iter9_outpix_val_V_39_reg_1641 <= ap_phi_reg_pp0_iter8_outpix_val_V_39_reg_1641;
        ap_phi_reg_pp0_iter9_phi_ln1099_reg_1630 <= ap_phi_reg_pp0_iter8_phi_ln1099_reg_1630;
        ap_phi_reg_pp0_iter9_phi_ln1120_reg_1619 <= ap_phi_reg_pp0_iter8_phi_ln1120_reg_1619;
        ap_phi_reg_pp0_iter9_phi_ln1141_reg_1608 <= ap_phi_reg_pp0_iter8_phi_ln1141_reg_1608;
        ap_phi_reg_pp0_iter9_phi_ln1162_reg_1597 <= ap_phi_reg_pp0_iter8_phi_ln1162_reg_1597;
        ap_phi_reg_pp0_iter9_phi_ln1183_reg_1586 <= ap_phi_reg_pp0_iter8_phi_ln1183_reg_1586;
        ap_phi_reg_pp0_iter9_phi_ln1459_reg_1575 <= ap_phi_reg_pp0_iter8_phi_ln1459_reg_1575;
        ap_phi_reg_pp0_iter9_phi_ln1474_reg_1564 <= ap_phi_reg_pp0_iter8_phi_ln1474_reg_1564;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bSerie_V <= ret_V_6_fu_3912_p3;
        gSerie_V <= ret_V_5_fu_3866_p3;
        rSerie_V <= ret_V_4_fu_3820_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4921 == 8'd13) & (icmp_ln520_reg_5028_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_reg_5285 <= b_fu_3382_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4921 == 8'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter13_reg == 1'd0))) begin
        g_reg_5227 <= g_fu_3130_p3;
        r_reg_5221 <= r_fu_3050_p3;
        zext_ln1257_1_reg_5263[15 : 0] <= zext_ln1257_1_fu_3160_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4921 == 8'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5032 == 1'd0) & (icmp_ln520_reg_5028 == 1'd0))) begin
        icmp_ln1027_1_reg_5133 <= icmp_ln1027_1_fu_2626_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4921 == 8'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5032 == 1'd0) & (icmp_ln520_reg_5028 == 1'd0))) begin
        icmp_ln1027_5_reg_5129 <= icmp_ln1027_5_fu_2584_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4921 == 8'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5032 == 1'd0) & (icmp_ln520_reg_5028 == 1'd0))) begin
        icmp_ln1027_6_reg_5104 <= icmp_ln1027_6_fu_2405_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4921 == 8'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_5032 == 1'd0) & (icmp_ln520_reg_5028 == 1'd0))) begin
        icmp_ln1027_7_reg_5096 <= icmp_ln1027_7_fu_2331_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_736_p2 == 8'd2))) begin
        icmp_ln1050_reg_5081 <= icmp_ln1050_fu_2237_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load == 8'd10))) begin
        icmp_ln1285_reg_5073 <= icmp_ln1285_fu_2207_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_736_p2 == 8'd11))) begin
        icmp_ln1336_reg_5069 <= icmp_ln1336_fu_2183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_fu_2057_p2 == 1'd0) & (bckgndId_load == 8'd12))) begin
        icmp_ln1428_reg_5065 <= icmp_ln1428_fu_2159_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_736_p2 == 8'd15))) begin
        icmp_ln1518_reg_5051 <= icmp_ln1518_fu_2105_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_736_p2 == 8'd17))) begin
        icmp_ln1584_reg_5046 <= icmp_ln1584_fu_2093_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_736_p2 == 8'd19))) begin
        icmp_ln1701_reg_5042 <= icmp_ln1701_fu_2075_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4921 == 8'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter6_reg == 1'd0))) begin
        lshr_ln1_reg_5151 <= {{lshr_ln1_fu_2752_p1[15:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((bckgndId_load_read_reg_4921 == 8'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter1_reg == 1'd0))) begin
        or_ln1449_reg_5137 <= or_ln1449_fu_2658_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp8_read_read_fu_742_p2 == 1'd1))) begin
        or_ln691_reg_5085 <= or_ln691_fu_2279_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_val_V_12_reg_5512 <= p_0_2_0_0_0133363_out_i;
        outpix_val_V_13_reg_5506 <= p_0_1_0_0_0131361_out_i;
        outpix_val_V_14_reg_5500 <= p_0_0_0_0_0129359_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarArray_ce0 = 1'b1;
    end else begin
        DPtpgBarArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_CEA_b_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_CEA_g_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_CEA_r_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_VESA_b_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_VESA_g_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_VESA_r_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_u_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_v_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_y_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_u_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_v_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_y_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & ((icmp_ln520_fu_2051_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter18_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int_frp = 1'b1;
    end else begin
        ap_done_int_frp = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1)) begin
        ap_enable_reg_pp0_iter1 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd10] == 1'b1)) begin
        ap_enable_reg_pp0_iter10 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter10 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd11] == 1'b1)) begin
        ap_enable_reg_pp0_iter11 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter11 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd12] == 1'b1)) begin
        ap_enable_reg_pp0_iter12 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter12 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd13] == 1'b1)) begin
        ap_enable_reg_pp0_iter13 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter13 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd14] == 1'b1)) begin
        ap_enable_reg_pp0_iter14 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter14 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd15] == 1'b1)) begin
        ap_enable_reg_pp0_iter15 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter15 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd16] == 1'b1)) begin
        ap_enable_reg_pp0_iter16 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter16 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd17] == 1'b1)) begin
        ap_enable_reg_pp0_iter17 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter17 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd18] == 1'b1)) begin
        ap_enable_reg_pp0_iter18 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter18 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd2] == 1'b1)) begin
        ap_enable_reg_pp0_iter2 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter2 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd3] == 1'b1)) begin
        ap_enable_reg_pp0_iter3 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter3 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd4] == 1'b1)) begin
        ap_enable_reg_pp0_iter4 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter4 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd5] == 1'b1)) begin
        ap_enable_reg_pp0_iter5 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter5 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd6] == 1'b1)) begin
        ap_enable_reg_pp0_iter6 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter6 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd7] == 1'b1)) begin
        ap_enable_reg_pp0_iter7 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter7 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd8] == 1'b1)) begin
        ap_enable_reg_pp0_iter8 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter8 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd9] == 1'b1)) begin
        ap_enable_reg_pp0_iter9 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter9 = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd16] == 1'b1) & (ap_predicate_op584_read_state17 == 1'b1))) begin
        ap_frp_data_issued_nxt_srcYUV_op584 = 1'b1;
    end else begin
        ap_frp_data_issued_nxt_srcYUV_op584 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_frp_data_issued_nxt_srcYUV_op584 == 1'b1)) begin
        ap_frp_data_next_issued_srcYUV = 1'd1;
    end else begin
        ap_frp_data_next_issued_srcYUV = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln520_fu_2051_p2 == 1'd0) & (cmp8_read_read_fu_742_p2 == 1'd1))) begin
        ap_frp_data_req_srcYUV_op584 = 1'd1;
    end else begin
        ap_frp_data_req_srcYUV_op584 = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_frp_pvb_pf_start) & (1'b1 == ap_condition_frp_pvb_no_bkwd_prs) & (1'b1 == ap_condition_frp_roi_pvb_no_fwd_prs))) begin
        ap_frp_vld_in = 1'b1;
    end else begin
        ap_frp_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_4921 == 8'd10) & (icmp_ln520_reg_5028_pp0_iter17_reg == 1'd0))) begin
        ap_phi_mux_outpix_val_V_37_phi_fu_1821_p78 = outpix_val_V_54_fu_4550_p2;
    end else if (((~(colorFormatLocal_read_reg_4895 == 8'd1) & ~(colorFormatLocal_read_reg_4895 == 8'd0) & (bckgndId_load_read_reg_4921 == 8'd13) & (outpix_val_V_51_reg_5009_pp0_iter17_reg == 1'd1) & (icmp_ln520_reg_5028_pp0_iter17_reg == 1'd0)) | (~(colorFormatLocal_read_reg_4895 == 8'd0) & (colorFormatLocal_read_reg_4895 == 8'd1) & (bckgndId_load_read_reg_4921 == 8'd13) & (icmp_ln520_reg_5028_pp0_iter17_reg == 1'd0)) | (~(colorFormatLocal_read_reg_4895 == 8'd0) & (bckgndId_load_read_reg_4921 == 8'd13) & (outpix_val_V_51_reg_5009_pp0_iter17_reg == 1'd0) & (icmp_ln520_reg_5028_pp0_iter17_reg == 1'd0)) | ((colorFormatLocal_read_reg_4895 == 8'd0) & (bckgndId_load_read_reg_4921 == 8'd13) & (icmp_ln520_reg_5028_pp0_iter17_reg == 1'd0)))) begin
        ap_phi_mux_outpix_val_V_37_phi_fu_1821_p78 = outpix_val_V_63_fu_4471_p3;
    end else if ((~(bckgndId_load_read_reg_4921 == 8'd9) & ~(bckgndId_load_read_reg_4921 == 8'd11) & ~(bckgndId_load_read_reg_4921 == 8'd15) & ~(bckgndId_load_read_reg_4921 == 8'd4) & ~(bckgndId_load_read_reg_4921 == 8'd5) & ~(bckgndId_load_read_reg_4921 == 8'd6) & ~(bckgndId_load_read_reg_4921 == 8'd7) & ~(bckgndId_load_read_reg_4921 == 8'd8) & ~(bckgndId_load_read_reg_4921 == 8'd12) & ~(bckgndId_load_read_reg_4921 == 8'd3) & ~(bckgndId_load_read_reg_4921 == 8'd0) & ~(bckgndId_load_read_reg_4921 == 8'd1) & ~(bckgndId_load_read_reg_4921 == 8'd2) & ~(bckgndId_load_read_reg_4921 == 8'd14) & ~(bckgndId_load_read_reg_4921 == 8'd16) & ~(bckgndId_load_read_reg_4921 == 8'd17) & ~(bckgndId_load_read_reg_4921 == 8'd18) & ~(bckgndId_load_read_reg_4921 == 8'd10) & ~(bckgndId_load_read_reg_4921 == 8'd13) & ~(bckgndId_load_read_reg_4921 == 8'd19) & (icmp_ln520_reg_5028_pp0_iter17_reg == 1'd0))) begin
        ap_phi_mux_outpix_val_V_37_phi_fu_1821_p78 = outpix_val_V_1_fu_544;
    end else begin
        ap_phi_mux_outpix_val_V_37_phi_fu_1821_p78 = ap_phi_reg_pp0_iter18_outpix_val_V_37_reg_1816;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_4921 == 8'd10) & (icmp_ln520_reg_5028_pp0_iter17_reg == 1'd0))) begin
        ap_phi_mux_outpix_val_V_38_phi_fu_1729_p78 = outpix_val_V_55_fu_4557_p3;
    end else if (((~(colorFormatLocal_read_reg_4895 == 8'd0) & (colorFormatLocal_read_reg_4895 == 8'd1) & (bckgndId_load_read_reg_4921 == 8'd13) & (icmp_ln520_reg_5028_pp0_iter17_reg == 1'd0)) | (~(colorFormatLocal_read_reg_4895 == 8'd0) & (bckgndId_load_read_reg_4921 == 8'd13) & (outpix_val_V_51_reg_5009_pp0_iter17_reg == 1'd0) & (icmp_ln520_reg_5028_pp0_iter17_reg == 1'd0)) | ((colorFormatLocal_read_reg_4895 == 8'd0) & (bckgndId_load_read_reg_4921 == 8'd13) & (icmp_ln520_reg_5028_pp0_iter17_reg == 1'd0)))) begin
        ap_phi_mux_outpix_val_V_38_phi_fu_1729_p78 = g_2_fu_4481_p3;
    end else if ((~(colorFormatLocal_read_reg_4895 == 8'd1) & ~(colorFormatLocal_read_reg_4895 == 8'd0) & (bckgndId_load_read_reg_4921 == 8'd13) & (outpix_val_V_51_reg_5009_pp0_iter17_reg == 1'd1) & (icmp_ln520_reg_5028_pp0_iter17_reg == 1'd0))) begin
        ap_phi_mux_outpix_val_V_38_phi_fu_1729_p78 = outpix_val_V_62_fu_4490_p3;
    end else if ((~(bckgndId_load_read_reg_4921 == 8'd9) & ~(bckgndId_load_read_reg_4921 == 8'd11) & ~(bckgndId_load_read_reg_4921 == 8'd15) & ~(bckgndId_load_read_reg_4921 == 8'd4) & ~(bckgndId_load_read_reg_4921 == 8'd5) & ~(bckgndId_load_read_reg_4921 == 8'd6) & ~(bckgndId_load_read_reg_4921 == 8'd7) & ~(bckgndId_load_read_reg_4921 == 8'd8) & ~(bckgndId_load_read_reg_4921 == 8'd12) & ~(bckgndId_load_read_reg_4921 == 8'd3) & ~(bckgndId_load_read_reg_4921 == 8'd0) & ~(bckgndId_load_read_reg_4921 == 8'd1) & ~(bckgndId_load_read_reg_4921 == 8'd2) & ~(bckgndId_load_read_reg_4921 == 8'd14) & ~(bckgndId_load_read_reg_4921 == 8'd16) & ~(bckgndId_load_read_reg_4921 == 8'd17) & ~(bckgndId_load_read_reg_4921 == 8'd18) & ~(bckgndId_load_read_reg_4921 == 8'd10) & ~(bckgndId_load_read_reg_4921 == 8'd13) & ~(bckgndId_load_read_reg_4921 == 8'd19) & (icmp_ln520_reg_5028_pp0_iter17_reg == 1'd0))) begin
        ap_phi_mux_outpix_val_V_38_phi_fu_1729_p78 = outpix_val_V_4_fu_548;
    end else begin
        ap_phi_mux_outpix_val_V_38_phi_fu_1729_p78 = ap_phi_reg_pp0_iter18_outpix_val_V_38_reg_1724;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_4921 == 8'd10) & (icmp_ln520_reg_5028_pp0_iter17_reg == 1'd0))) begin
        ap_phi_mux_outpix_val_V_39_phi_fu_1644_p78 = outpix_val_V_55_fu_4557_p3;
    end else if (((~(colorFormatLocal_read_reg_4895 == 8'd1) & ~(colorFormatLocal_read_reg_4895 == 8'd0) & (bckgndId_load_read_reg_4921 == 8'd13) & (outpix_val_V_51_reg_5009_pp0_iter17_reg == 1'd1) & (icmp_ln520_reg_5028_pp0_iter17_reg == 1'd0)) | (~(colorFormatLocal_read_reg_4895 == 8'd0) & (colorFormatLocal_read_reg_4895 == 8'd1) & (bckgndId_load_read_reg_4921 == 8'd13) & (icmp_ln520_reg_5028_pp0_iter17_reg == 1'd0)) | (~(colorFormatLocal_read_reg_4895 == 8'd0) & (bckgndId_load_read_reg_4921 == 8'd13) & (outpix_val_V_51_reg_5009_pp0_iter17_reg == 1'd0) & (icmp_ln520_reg_5028_pp0_iter17_reg == 1'd0)) | ((colorFormatLocal_read_reg_4895 == 8'd0) & (bckgndId_load_read_reg_4921 == 8'd13) & (icmp_ln520_reg_5028_pp0_iter17_reg == 1'd0)))) begin
        ap_phi_mux_outpix_val_V_39_phi_fu_1644_p78 = outpix_val_V_62_fu_4490_p3;
    end else if ((~(bckgndId_load_read_reg_4921 == 8'd9) & ~(bckgndId_load_read_reg_4921 == 8'd11) & ~(bckgndId_load_read_reg_4921 == 8'd15) & ~(bckgndId_load_read_reg_4921 == 8'd4) & ~(bckgndId_load_read_reg_4921 == 8'd5) & ~(bckgndId_load_read_reg_4921 == 8'd6) & ~(bckgndId_load_read_reg_4921 == 8'd7) & ~(bckgndId_load_read_reg_4921 == 8'd8) & ~(bckgndId_load_read_reg_4921 == 8'd12) & ~(bckgndId_load_read_reg_4921 == 8'd3) & ~(bckgndId_load_read_reg_4921 == 8'd0) & ~(bckgndId_load_read_reg_4921 == 8'd1) & ~(bckgndId_load_read_reg_4921 == 8'd2) & ~(bckgndId_load_read_reg_4921 == 8'd14) & ~(bckgndId_load_read_reg_4921 == 8'd16) & ~(bckgndId_load_read_reg_4921 == 8'd17) & ~(bckgndId_load_read_reg_4921 == 8'd18) & ~(bckgndId_load_read_reg_4921 == 8'd10) & ~(bckgndId_load_read_reg_4921 == 8'd13) & ~(bckgndId_load_read_reg_4921 == 8'd19) & (icmp_ln520_reg_5028_pp0_iter17_reg == 1'd0))) begin
        ap_phi_mux_outpix_val_V_39_phi_fu_1644_p78 = outpix_val_V_5_fu_552;
    end else begin
        ap_phi_mux_outpix_val_V_39_phi_fu_1644_p78 = ap_phi_reg_pp0_iter18_outpix_val_V_39_reg_1641;
    end
end

always @ (*) begin
    if ((icmp_ln520_reg_5028_pp0_iter17_reg == 1'd0)) begin
        if ((cmp8_read_reg_4925 == 1'd0)) begin
            ap_phi_mux_outpix_val_V_43_phi_fu_1932_p4 = ap_phi_mux_outpix_val_V_37_phi_fu_1821_p78;
        end else if ((cmp8_read_reg_4925 == 1'd1)) begin
            ap_phi_mux_outpix_val_V_43_phi_fu_1932_p4 = outpix_val_V_59_fu_4580_p3;
        end else begin
            ap_phi_mux_outpix_val_V_43_phi_fu_1932_p4 = ap_phi_reg_pp0_iter18_outpix_val_V_43_reg_1929;
        end
    end else begin
        ap_phi_mux_outpix_val_V_43_phi_fu_1932_p4 = ap_phi_reg_pp0_iter18_outpix_val_V_43_reg_1929;
    end
end

always @ (*) begin
    if ((icmp_ln520_reg_5028_pp0_iter17_reg == 1'd0)) begin
        if ((cmp8_read_reg_4925 == 1'd0)) begin
            ap_phi_mux_outpix_val_V_44_phi_fu_1922_p4 = ap_phi_mux_outpix_val_V_38_phi_fu_1729_p78;
        end else if ((cmp8_read_reg_4925 == 1'd1)) begin
            ap_phi_mux_outpix_val_V_44_phi_fu_1922_p4 = outpix_val_V_60_fu_4573_p3;
        end else begin
            ap_phi_mux_outpix_val_V_44_phi_fu_1922_p4 = ap_phi_reg_pp0_iter18_outpix_val_V_44_reg_1919;
        end
    end else begin
        ap_phi_mux_outpix_val_V_44_phi_fu_1922_p4 = ap_phi_reg_pp0_iter18_outpix_val_V_44_reg_1919;
    end
end

always @ (*) begin
    if ((icmp_ln520_reg_5028_pp0_iter17_reg == 1'd0)) begin
        if ((cmp8_read_reg_4925 == 1'd0)) begin
            ap_phi_mux_outpix_val_V_45_phi_fu_1912_p4 = ap_phi_mux_outpix_val_V_39_phi_fu_1644_p78;
        end else if ((cmp8_read_reg_4925 == 1'd1)) begin
            ap_phi_mux_outpix_val_V_45_phi_fu_1912_p4 = outpix_val_V_61_fu_4566_p3;
        end else begin
            ap_phi_mux_outpix_val_V_45_phi_fu_1912_p4 = ap_phi_reg_pp0_iter18_outpix_val_V_45_reg_1909;
        end
    end else begin
        ap_phi_mux_outpix_val_V_45_phi_fu_1912_p4 = ap_phi_reg_pp0_iter18_outpix_val_V_45_reg_1909;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_x_4 = 16'd0;
    end else begin
        ap_sig_allocacmp_x_4 = x_fu_528;
    end
end

always @ (*) begin
    if ((pf_bckgndYUV_U_data_out_vld == 1'b1)) begin
        bckgndYUV_write = 1'b1;
    end else begin
        bckgndYUV_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        blkYuv_1_ce0 = 1'b1;
    end else begin
        blkYuv_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        blkYuv_ce0 = 1'b1;
    end else begin
        blkYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bluYuv_ce0 = 1'b1;
    end else begin
        bluYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grnYuv_ce0 = 1'b1;
    end else begin
        grnYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_4921 == 8'd11) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((1'b1 == ap_condition_5291)) begin
            hBarSel = 3'd0;
        end else if ((1'b1 == ap_condition_5287)) begin
            hBarSel = add_ln1367_fu_3208_p2;
        end else begin
            hBarSel = 'bx;
        end
    end else begin
        hBarSel = 'bx;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_4921 == 8'd19) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((1'b1 == ap_condition_5291)) begin
            hBarSel_1 = 3'd0;
        end else if ((1'b1 == ap_condition_5296)) begin
            hBarSel_1 = add_ln1730_fu_2886_p2;
        end else begin
            hBarSel_1 = 'bx;
        end
    end else begin
        hBarSel_1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter14 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd19) & (icmp_ln1027_7_reg_5096_pp0_iter13_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter13_reg == 1'd0)) | ((bckgndId_load_read_reg_4921 == 8'd19) & (ap_enable_reg_pp0_iter13 == 1'b1) & (icmp_ln1027_reg_5032_pp0_iter12_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter12_reg == 1'd0)))) begin
        hBarSel_1_ap_vld = 1'b1;
    end else begin
        hBarSel_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5300)) begin
        if ((icmp_ln1027_reg_5032_pp0_iter14_reg == 1'd1)) begin
            hBarSel_2 = empty_fu_3441_p1;
        end else if (((icmp_ln1027_1_reg_5133_pp0_iter14_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter14_reg == 1'd0))) begin
            hBarSel_2 = zext_ln1212_fu_3459_p1;
        end else begin
            hBarSel_2 = 'bx;
        end
    end else begin
        hBarSel_2 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter15 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd9) & (icmp_ln520_reg_5028_pp0_iter14_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter14_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd9) & (icmp_ln520_reg_5028_pp0_iter14_reg == 1'd0) & (icmp_ln1027_1_reg_5133_pp0_iter14_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_2_ap_vld = 1'b1;
    end else begin
        hBarSel_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_4921 == 8'd15) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((1'b1 == ap_condition_5291)) begin
            hBarSel_3 = 3'd0;
        end else if ((1'b1 == ap_condition_5306)) begin
            hBarSel_3 = add_ln1548_fu_2950_p2;
        end else begin
            hBarSel_3 = 'bx;
        end
    end else begin
        hBarSel_3 = 'bx;
    end
end

always @ (*) begin
    if ((((bckgndId_load_read_reg_4921 == 8'd15) & (ap_enable_reg_pp0_iter13 == 1'b1) & (icmp_ln1027_reg_5032_pp0_iter12_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter12_reg == 1'd0)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd15) & (icmp_ln1027_6_reg_5104_pp0_iter13_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter13_reg == 1'd0)))) begin
        hBarSel_3_ap_vld = 1'b1;
    end else begin
        hBarSel_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5310)) begin
        if ((icmp_ln1027_reg_5032_pp0_iter13_reg == 1'd1)) begin
            hBarSel_3_loc_1_out_o = 8'd0;
        end else if (((icmp_ln1027_6_reg_5104_pp0_iter13_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter13_reg == 1'd0))) begin
            hBarSel_3_loc_1_out_o = zext_ln1548_fu_2956_p1;
        end else begin
            hBarSel_3_loc_1_out_o = hBarSel_3_loc_1_out_i;
        end
    end else begin
        hBarSel_3_loc_1_out_o = hBarSel_3_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter14 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd15) & (icmp_ln1027_6_reg_5104_pp0_iter13_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter13_reg == 1'd0)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd15) & (icmp_ln1027_reg_5032_pp0_iter13_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter13_reg == 1'd0)))) begin
        hBarSel_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5300)) begin
        if ((icmp_ln1027_reg_5032_pp0_iter14_reg == 1'd1)) begin
            hBarSel_4_loc_1_out_o = empty_fu_3441_p1;
        end else if (((icmp_ln1027_1_reg_5133_pp0_iter14_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter14_reg == 1'd0))) begin
            hBarSel_4_loc_1_out_o = zext_ln1212_fu_3459_p1;
        end else begin
            hBarSel_4_loc_1_out_o = hBarSel_4_loc_1_out_i;
        end
    end else begin
        hBarSel_4_loc_1_out_o = hBarSel_4_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter15 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd9) & (icmp_ln520_reg_5028_pp0_iter14_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter14_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd9) & (icmp_ln520_reg_5028_pp0_iter14_reg == 1'd0) & (icmp_ln1027_1_reg_5133_pp0_iter14_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_4_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_4_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5315)) begin
        if ((icmp_ln1027_reg_5032_pp0_iter13_reg == 1'd1)) begin
            hBarSel_5_loc_1_out_o = 8'd0;
        end else if (((icmp_ln1027_7_reg_5096_pp0_iter13_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter13_reg == 1'd0))) begin
            hBarSel_5_loc_1_out_o = zext_ln1730_fu_2892_p1;
        end else begin
            hBarSel_5_loc_1_out_o = hBarSel_5_loc_1_out_i;
        end
    end else begin
        hBarSel_5_loc_1_out_o = hBarSel_5_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter14 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd19) & (icmp_ln1027_7_reg_5096_pp0_iter13_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter13_reg == 1'd0)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd19) & (icmp_ln1027_reg_5032_pp0_iter13_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter13_reg == 1'd0)))) begin
        hBarSel_5_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_5_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((bckgndId_load_read_reg_4921 == 8'd11) & (ap_enable_reg_pp0_iter13 == 1'b1) & (icmp_ln1027_reg_5032_pp0_iter12_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter12_reg == 1'd0)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd11) & (icmp_ln1027_5_reg_5129_pp0_iter13_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter13_reg == 1'd0)))) begin
        hBarSel_ap_vld = 1'b1;
    end else begin
        hBarSel_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5320)) begin
        if ((icmp_ln1027_reg_5032_pp0_iter13_reg == 1'd1)) begin
            hBarSel_loc_1_out_o = 8'd0;
        end else if (((icmp_ln1027_5_reg_5129_pp0_iter13_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter13_reg == 1'd0))) begin
            hBarSel_loc_1_out_o = zext_ln1367_fu_3214_p1;
        end else begin
            hBarSel_loc_1_out_o = hBarSel_loc_1_out_i;
        end
    end else begin
        hBarSel_loc_1_out_o = hBarSel_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter14 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd11) & (icmp_ln1027_5_reg_5129_pp0_iter13_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter13_reg == 1'd0)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd11) & (icmp_ln1027_reg_5032_pp0_iter13_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter13_reg == 1'd0)))) begin
        hBarSel_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter17_reg == 1'd1))) begin
        hdata_flag_1_out_ap_vld = 1'b1;
    end else begin
        hdata_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd14) & (1'b0 == ap_block_pp0_stage0))) begin
        hdata_loc_1_out_o = zext_ln507_1_fu_4062_p1;
    end else begin
        hdata_loc_1_out_o = hdata_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hdata_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_new_1_out_ap_vld = 1'b1;
    end else begin
        hdata_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter17_reg == 1'd1))) begin
        outpix_val_V_10_out_ap_vld = 1'b1;
    end else begin
        outpix_val_V_10_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter17_reg == 1'd1))) begin
        outpix_val_V_11_out_ap_vld = 1'b1;
    end else begin
        outpix_val_V_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter17_reg == 1'd1))) begin
        outpix_val_V_9_out_ap_vld = 1'b1;
    end else begin
        outpix_val_V_9_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (cmp8_read_reg_4925 == 1'd1) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0))) begin
        p_0_0_0_0_0129359_out_o = trunc_ln526_fu_3487_p1;
    end else begin
        p_0_0_0_0_0129359_out_o = p_0_0_0_0_0129359_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp8_read_reg_4925 == 1'd1) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0))) begin
        p_0_0_0_0_0129359_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_0129359_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (cmp8_read_reg_4925 == 1'd1) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0))) begin
        p_0_1_0_0_0131361_out_o = {{srcYUV_dout[15:8]}};
    end else begin
        p_0_1_0_0_0131361_out_o = p_0_1_0_0_0131361_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp8_read_reg_4925 == 1'd1) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0))) begin
        p_0_1_0_0_0131361_out_o_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_0131361_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (cmp8_read_reg_4925 == 1'd1) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0))) begin
        p_0_2_0_0_0133363_out_o = {{srcYUV_dout[23:16]}};
    end else begin
        p_0_2_0_0_0133363_out_o = p_0_2_0_0_0133363_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp8_read_reg_4925 == 1'd1) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0))) begin
        p_0_2_0_0_0133363_out_o_ap_vld = 1'b1;
    end else begin
        p_0_2_0_0_0133363_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter17_reg == 1'd0))) begin
        pf_bckgndYUV_U_data_in_vld = 1'b1;
    end else begin
        pf_bckgndYUV_U_data_in_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5332)) begin
        if ((icmp_ln1050_reg_5081_pp0_iter15_reg == 1'd1)) begin
            rampVal = rampStart_1;
        end else if (((icmp_ln1050_reg_5081_pp0_iter15_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter15_reg == 1'd1))) begin
            rampVal = add_ln1056_fu_3630_p2;
        end else begin
            rampVal = 'bx;
        end
    end else begin
        rampVal = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter17_reg == 1'd1))) begin
        rampVal_2_flag_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_2_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd17) & (1'b0 == ap_block_pp0_stage0))) begin
        rampVal_2_loc_1_out_o = add_ln1619_fu_3765_p2;
    end else begin
        rampVal_2_loc_1_out_o = rampVal_2_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_2_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_new_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_2_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter17_reg == 1'd1))) begin
        rampVal_3_flag_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        rampVal_3_loc_1_out_o = zext_ln507_fu_4217_p1;
    end else begin
        rampVal_3_loc_1_out_o = rampVal_3_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_new_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd2) & (icmp_ln1050_reg_5081_pp0_iter15_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd2) & (icmp_ln1050_reg_5081_pp0_iter15_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter15_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0)))) begin
        rampVal_ap_vld = 1'b1;
    end else begin
        rampVal_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5332)) begin
        if ((icmp_ln1050_reg_5081_pp0_iter15_reg == 1'd1)) begin
            rampVal_loc_1_out_o = zext_ln1032_cast_reg_4981;
        end else if (((icmp_ln1050_reg_5081_pp0_iter15_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter15_reg == 1'd1))) begin
            rampVal_loc_1_out_o = zext_ln1056_fu_3636_p1;
        end else begin
            rampVal_loc_1_out_o = rampVal_loc_1_out_i;
        end
    end else begin
        rampVal_loc_1_out_o = rampVal_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd2) & (icmp_ln1050_reg_5081_pp0_iter15_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd2) & (icmp_ln1050_reg_5081_pp0_iter15_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter15_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0)))) begin
        rampVal_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        redYuv_ce0 = 1'b1;
    end else begin
        redYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op584_read_state17 == 1'b1))) begin
        srcYUV_read = 1'b1;
    end else begin
        srcYUV_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5342)) begin
        if ((bckgndId_load_read_reg_4921 == 8'd9)) begin
            tpgBarSelRgb_b_address0 = zext_ln1215_fu_3587_p1;
        end else if ((bckgndId_load_read_reg_4921 == 8'd11)) begin
            tpgBarSelRgb_b_address0 = zext_ln1374_1_fu_3573_p1;
        end else if ((bckgndId_load_read_reg_4921 == 8'd15)) begin
            tpgBarSelRgb_b_address0 = zext_ln1555_1_fu_3553_p1;
        end else begin
            tpgBarSelRgb_b_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_b_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0) & (cmp2_i381_read_reg_4899 == 1'd1)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0) & (cmp2_i381_read_reg_4899 == 1'd1)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0) & (cmp2_i381_read_reg_4899 == 1'd1)))) begin
        tpgBarSelRgb_b_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5342)) begin
        if ((bckgndId_load_read_reg_4921 == 8'd9)) begin
            tpgBarSelRgb_g_address0 = zext_ln1215_fu_3587_p1;
        end else if ((bckgndId_load_read_reg_4921 == 8'd11)) begin
            tpgBarSelRgb_g_address0 = zext_ln1374_1_fu_3573_p1;
        end else if ((bckgndId_load_read_reg_4921 == 8'd15)) begin
            tpgBarSelRgb_g_address0 = zext_ln1555_1_fu_3553_p1;
        end else begin
            tpgBarSelRgb_g_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_g_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0) & (cmp2_i381_read_reg_4899 == 1'd1)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0) & (cmp2_i381_read_reg_4899 == 1'd1)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0) & (cmp2_i381_read_reg_4899 == 1'd1)))) begin
        tpgBarSelRgb_g_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5342)) begin
        if ((bckgndId_load_read_reg_4921 == 8'd9)) begin
            tpgBarSelRgb_r_address0 = zext_ln1215_fu_3587_p1;
        end else if ((bckgndId_load_read_reg_4921 == 8'd11)) begin
            tpgBarSelRgb_r_address0 = zext_ln1374_1_fu_3573_p1;
        end else if ((bckgndId_load_read_reg_4921 == 8'd15)) begin
            tpgBarSelRgb_r_address0 = zext_ln1555_1_fu_3553_p1;
        end else begin
            tpgBarSelRgb_r_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0) & (cmp2_i381_read_reg_4899 == 1'd1)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0) & (cmp2_i381_read_reg_4899 == 1'd1)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0) & (cmp2_i381_read_reg_4899 == 1'd1)))) begin
        tpgBarSelRgb_r_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5345)) begin
        if ((bckgndId_load_read_reg_4921 == 8'd9)) begin
            tpgBarSelYuv_u_address0 = zext_ln1215_fu_3587_p1;
        end else if ((bckgndId_load_read_reg_4921 == 8'd11)) begin
            tpgBarSelYuv_u_address0 = zext_ln1374_1_fu_3573_p1;
        end else if ((bckgndId_load_read_reg_4921 == 8'd15)) begin
            tpgBarSelYuv_u_address0 = zext_ln1555_1_fu_3553_p1;
        end else begin
            tpgBarSelYuv_u_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_u_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0) & (cmp2_i381_read_reg_4899 == 1'd0)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0) & (cmp2_i381_read_reg_4899 == 1'd0)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0) & (cmp2_i381_read_reg_4899 == 1'd0)))) begin
        tpgBarSelYuv_u_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5331)) begin
        if ((bckgndId_load_read_reg_4921 == 8'd9)) begin
            tpgBarSelYuv_v_address0 = zext_ln1215_fu_3587_p1;
        end else if ((bckgndId_load_read_reg_4921 == 8'd11)) begin
            tpgBarSelYuv_v_address0 = zext_ln1374_1_fu_3573_p1;
        end else if ((bckgndId_load_read_reg_4921 == 8'd15)) begin
            tpgBarSelYuv_v_address0 = zext_ln1555_1_fu_3553_p1;
        end else begin
            tpgBarSelYuv_v_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_v_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0)))) begin
        tpgBarSelYuv_v_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5345)) begin
        if ((bckgndId_load_read_reg_4921 == 8'd9)) begin
            tpgBarSelYuv_y_address0 = zext_ln1215_fu_3587_p1;
        end else if ((bckgndId_load_read_reg_4921 == 8'd11)) begin
            tpgBarSelYuv_y_address0 = zext_ln1374_1_fu_3573_p1;
        end else if ((bckgndId_load_read_reg_4921 == 8'd15)) begin
            tpgBarSelYuv_y_address0 = zext_ln1555_1_fu_3553_p1;
        end else begin
            tpgBarSelYuv_y_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_y_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0) & (cmp2_i381_read_reg_4899 == 1'd0)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0) & (cmp2_i381_read_reg_4899 == 1'd0)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0) & (cmp2_i381_read_reg_4899 == 1'd0)))) begin
        tpgBarSelYuv_y_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgCheckerBoardArray_ce0 = 1'b1;
    end else begin
        tpgCheckerBoardArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_3_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_3_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_3_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_3_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_4_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_4_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_4_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_4_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgTartanBarArray_ce0 = 1'b1;
    end else begin
        tpgTartanBarArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_4921 == 8'd11) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((1'b1 == ap_condition_5357)) begin
            vBarSel = 3'd0;
        end else if ((1'b1 == ap_condition_5353)) begin
            vBarSel = add_ln1348_fu_3172_p2;
        end else begin
            vBarSel = 'bx;
        end
    end else begin
        vBarSel = 'bx;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_4921 == 8'd19) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((1'b1 == ap_condition_5367)) begin
            vBarSel_1 = 1'd0;
        end else if ((1'b1 == ap_condition_5363)) begin
            vBarSel_1 = xor_ln1713_fu_2850_p2;
        end else begin
            vBarSel_1 = 'bx;
        end
    end else begin
        vBarSel_1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter14 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd19) & (icmp_ln1701_reg_5042_pp0_iter13_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter13_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter13_reg == 1'd0) & (1'd0 == and_ln1706_reg_5092_pp0_iter13_reg)) | ((bckgndId_load_read_reg_4921 == 8'd19) & (ap_enable_reg_pp0_iter13 == 1'b1) & (icmp_ln1701_reg_5042_pp0_iter12_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter12_reg == 1'd0)))) begin
        vBarSel_1_ap_vld = 1'b1;
    end else begin
        vBarSel_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_4921 == 8'd15) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((1'b1 == ap_condition_5377)) begin
            vBarSel_2 = 8'd0;
        end else if ((1'b1 == ap_condition_5373)) begin
            vBarSel_2 = add_ln1530_fu_2918_p2;
        end else begin
            vBarSel_2 = 'bx;
        end
    end else begin
        vBarSel_2 = 'bx;
    end
end

always @ (*) begin
    if ((((bckgndId_load_read_reg_4921 == 8'd15) & (ap_enable_reg_pp0_iter13 == 1'b1) & (icmp_ln1518_reg_5051_pp0_iter12_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter12_reg == 1'd0)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd15) & (icmp_ln1518_reg_5051_pp0_iter13_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter13_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter13_reg == 1'd0) & (1'd0 == and_ln1523_reg_5100_pp0_iter13_reg)))) begin
        vBarSel_2_ap_vld = 1'b1;
    end else begin
        vBarSel_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5310)) begin
        if ((icmp_ln1518_reg_5051_pp0_iter13_reg == 1'd1)) begin
            vBarSel_2_loc_1_out_o = 8'd0;
        end else if ((1'b1 == ap_condition_5381)) begin
            vBarSel_2_loc_1_out_o = add_ln1530_fu_2918_p2;
        end else begin
            vBarSel_2_loc_1_out_o = vBarSel_2_loc_1_out_i;
        end
    end else begin
        vBarSel_2_loc_1_out_o = vBarSel_2_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter14 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd15) & (icmp_ln1518_reg_5051_pp0_iter13_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter13_reg == 1'd0)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd15) & (icmp_ln1518_reg_5051_pp0_iter13_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter13_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter13_reg == 1'd0) & (1'd0 == and_ln1523_reg_5100_pp0_iter13_reg)))) begin
        vBarSel_2_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_2_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5315)) begin
        if ((icmp_ln1701_reg_5042_pp0_iter13_reg == 1'd1)) begin
            vBarSel_3_loc_1_out_o = 8'd0;
        end else if ((1'b1 == ap_condition_5385)) begin
            vBarSel_3_loc_1_out_o = zext_ln1713_fu_2856_p1;
        end else begin
            vBarSel_3_loc_1_out_o = vBarSel_3_loc_1_out_i;
        end
    end else begin
        vBarSel_3_loc_1_out_o = vBarSel_3_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter14 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd19) & (icmp_ln1701_reg_5042_pp0_iter13_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter13_reg == 1'd0)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd19) & (icmp_ln1701_reg_5042_pp0_iter13_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter13_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter13_reg == 1'd0) & (1'd0 == and_ln1706_reg_5092_pp0_iter13_reg)))) begin
        vBarSel_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((bckgndId_load_read_reg_4921 == 8'd11) & (ap_enable_reg_pp0_iter13 == 1'b1) & (icmp_ln1336_reg_5069_pp0_iter12_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter12_reg == 1'd0)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd11) & (icmp_ln1336_reg_5069_pp0_iter13_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter13_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter13_reg == 1'd0) & (1'd0 == and_ln1341_reg_5125_pp0_iter13_reg)))) begin
        vBarSel_ap_vld = 1'b1;
    end else begin
        vBarSel_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5320)) begin
        if ((icmp_ln1336_reg_5069_pp0_iter13_reg == 1'd1)) begin
            vBarSel_loc_1_out_o = 8'd0;
        end else if ((1'b1 == ap_condition_5389)) begin
            vBarSel_loc_1_out_o = zext_ln1348_fu_3178_p1;
        end else begin
            vBarSel_loc_1_out_o = vBarSel_loc_1_out_i;
        end
    end else begin
        vBarSel_loc_1_out_o = vBarSel_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter14 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd11) & (icmp_ln1336_reg_5069_pp0_iter13_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter13_reg == 1'd0)) | ((ap_enable_reg_pp0_iter14 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd11) & (icmp_ln1336_reg_5069_pp0_iter13_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter13_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter13_reg == 1'd0) & (1'd0 == and_ln1341_reg_5125_pp0_iter13_reg)))) begin
        vBarSel_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        whiYuv_1_ce0 = 1'b1;
    end else begin
        whiYuv_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        whiYuv_ce0 = 1'b1;
    end else begin
        whiYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((bckgndId_load_read_reg_4921 == 8'd10) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((1'b1 == ap_condition_5399)) begin
            zonePlateVAddr = shl_ln;
        end else if ((1'b1 == ap_condition_5395)) begin
            zonePlateVAddr = add_ln1296_fu_2692_p2;
        end else begin
            zonePlateVAddr = 'bx;
        end
    end else begin
        zonePlateVAddr = 'bx;
    end
end

always @ (*) begin
    if ((((bckgndId_load_read_reg_4921 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1285_reg_5073_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter4_reg == 1'd0) & (1'd1 == and_ln1292_reg_5077_pp0_iter4_reg)) | ((bckgndId_load_read_reg_4921 == 8'd10) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1285_reg_5073_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter3_reg == 1'd0)))) begin
        zonePlateVAddr_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_5403)) begin
        if ((icmp_ln1285_reg_5073_pp0_iter4_reg == 1'd1)) begin
            zonePlateVAddr_loc_1_out_o = shl_ln;
        end else if (((icmp_ln1285_reg_5073_pp0_iter4_reg == 1'd0) & (1'd1 == and_ln1292_reg_5077_pp0_iter4_reg))) begin
            zonePlateVAddr_loc_1_out_o = add_ln1296_fu_2692_p2;
        end else begin
            zonePlateVAddr_loc_1_out_o = zonePlateVAddr_loc_1_out_i;
        end
    end else begin
        zonePlateVAddr_loc_1_out_o = zonePlateVAddr_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((bckgndId_load_read_reg_4921 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1285_reg_5073_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter4_reg == 1'd0)) | ((bckgndId_load_read_reg_4921 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1285_reg_5073_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln520_reg_5028_pp0_iter4_reg == 1'd0) & (1'd1 == and_ln1292_reg_5077_pp0_iter4_reg)))) begin
        zonePlateVAddr_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DPtpgBarArray_address0 = zext_ln1739_fu_3270_p1;

assign DPtpgBarSelRgb_CEA_b_address0 = zext_ln1739_1_fu_3529_p1;

assign DPtpgBarSelRgb_CEA_g_address0 = zext_ln1739_1_fu_3529_p1;

assign DPtpgBarSelRgb_CEA_r_address0 = zext_ln1739_1_fu_3529_p1;

assign DPtpgBarSelRgb_VESA_b_address0 = zext_ln1739_1_fu_3529_p1;

assign DPtpgBarSelRgb_VESA_g_address0 = zext_ln1739_1_fu_3529_p1;

assign DPtpgBarSelRgb_VESA_r_address0 = zext_ln1739_1_fu_3529_p1;

assign DPtpgBarSelYuv_601_u_address0 = zext_ln1739_1_fu_3529_p1;

assign DPtpgBarSelYuv_601_v_address0 = zext_ln1739_1_fu_3529_p1;

assign DPtpgBarSelYuv_601_y_address0 = zext_ln1739_1_fu_3529_p1;

assign DPtpgBarSelYuv_709_u_address0 = zext_ln1739_1_fu_3529_p1;

assign DPtpgBarSelYuv_709_v_address0 = zext_ln1739_1_fu_3529_p1;

assign DPtpgBarSelYuv_709_y_address0 = zext_ln1739_1_fu_3529_p1;

assign add_ln1039_fu_4211_p2 = (outpix_val_V_15_fu_4198_p3 + 8'd1);

assign add_ln1056_fu_3630_p2 = (trunc_ln520_fu_3626_p1 + 8'd1);

assign add_ln1212_fu_3453_p2 = (trunc_ln520_5_fu_3449_p1 + 3'd1);

assign add_ln1236_1_fu_3044_p2 = (trunc_ln1236_1_fu_3018_p1 + 16'd128);

assign add_ln1236_fu_3022_p2 = (tmp_4_fu_3002_p7 + 32'd128);

assign add_ln1240_1_fu_3102_p2 = (tmp_5_fu_3082_p7 + 32'd128);

assign add_ln1240_2_fu_3124_p2 = (trunc_ln1240_1_fu_3098_p1 + 16'd128);

assign add_ln1240_fu_2129_p2 = (trunc_ln520_2_fu_2047_p1 + 11'd682);

assign add_ln1244_1_fu_3354_p2 = (tmp_6_fu_3334_p7 + 32'd128);

assign add_ln1244_2_fu_3376_p2 = (trunc_ln1244_1_fu_3350_p1 + 16'd128);

assign add_ln1244_fu_2433_p2 = ($signed(trunc_ln520_2_reg_5021) + $signed(11'd1364));

assign add_ln1257_2_fu_4271_p2 = (zext_ln1257_6_fu_4262_p1 + zext_ln1257_4_fu_4259_p1);

assign add_ln1257_3_fu_4277_p2 = (trunc_ln1257_1_fu_4268_p1 + trunc_ln1257_fu_4265_p1);

assign add_ln1258_2_fu_4297_p2 = ($signed(sext_ln1258_1_fu_4294_p1) + $signed(zext_ln1258_fu_4290_p1));

assign add_ln1259_2_fu_4337_p2 = ($signed(sext_ln1259_1_fu_4334_p1) + $signed(zext_ln1259_1_fu_4330_p1));

assign add_ln1259_fu_4324_p2 = (zext_ln1259_fu_4320_p1 + 24'd32896);

assign add_ln1296_fu_2692_p2 = (zonePlateVDelta + zonePlateVAddr_loc_1_out_i);

assign add_ln1298_fu_2704_p2 = (zonePlateVDelta + Zplate_Ver_Control_Delta_read_reg_4859);

assign add_ln1348_fu_3172_p2 = (trunc_ln520_6_fu_3168_p1 + 3'd1);

assign add_ln1367_fu_3208_p2 = (trunc_ln520_8_fu_3204_p1 + 3'd1);

assign add_ln1500_fu_4056_p2 = (outpix_val_V_25_fu_4043_p3 + 8'd1);

assign add_ln1530_fu_2918_p2 = (vBarSel_2_loc_1_out_i + 8'd1);

assign add_ln1548_fu_2950_p2 = (trunc_ln520_9_fu_2946_p1 + 3'd1);

assign add_ln1619_fu_3765_p2 = (select_ln1584_fu_3709_p3 + 16'd1);

assign add_ln1730_fu_2886_p2 = (trunc_ln520_10_fu_2882_p1 + 3'd1);

assign add_ln186_fu_2631_p2 = (xBar_V + 11'd1);

assign add_ln520_fu_2063_p2 = (ap_sig_allocacmp_x_4 + 16'd1);

assign add_ln525_fu_2729_p2 = (phi_mul_fu_524 + Zplate_Hor_Control_Start_read_reg_4916);

assign add_ln840_1_fu_2389_p2 = (yCount_V_3 + 10'd1);

assign add_ln840_2_fu_2311_p2 = (yCount_V_1 + 6'd1);

assign add_ln840_3_fu_2462_p2 = (yCount_V_2 + 10'd1);

assign add_ln840_4_fu_2600_p2 = (xCount_V + 10'd1);

assign add_ln840_5_fu_2421_p2 = (xCount_V_3 + 10'd1);

assign add_ln840_6_fu_2349_p2 = (trunc_ln1027_fu_2327_p1 + 6'd1);

assign add_ln840_7_fu_2532_p2 = (xCount_V_2 + 10'd1);

assign add_ln840_fu_2568_p2 = (yCount_V + 10'd1);

assign add_ln841_fu_2337_p2 = ($signed(xCount_V_1) + $signed(10'd961));

assign and_ln1292_fu_2213_p2 = (icmp_ln1027_fu_2057_p2 & cmp12_i);

assign and_ln1341_fu_2557_p2 = (icmp_ln1027_reg_5032 & icmp_ln1027_2_fu_2552_p2);

assign and_ln1404_fu_2147_p2 = (icmp_ln1404_1 & icmp_ln1027_fu_2057_p2);

assign and_ln1409_fu_2457_p2 = (icmp_ln1027_reg_5032 & icmp_ln1019_fu_2452_p2);

assign and_ln1523_fu_2378_p2 = (icmp_ln1027_reg_5032 & icmp_ln1027_3_fu_2373_p2);

assign and_ln1616_fu_3741_p2 = (outpix_val_V_51_reg_5009_pp0_iter16_reg & cmp35_i586_read_reg_4828);

assign and_ln1706_fu_2300_p2 = (icmp_ln1027_reg_5032 & icmp_ln1027_4_fu_2294_p2);

assign and_ln1756_fu_3545_p2 = (outpix_val_V_51_reg_5009_pp0_iter15_reg & cmp141_i_read_reg_4887);

assign and_ln1817_fu_3944_p2 = (outpix_val_V_51_reg_5009_pp0_iter16_reg & cmp35_i586_read_reg_4828);

assign and_ln520_1_fu_4158_p2 = (icmp_ln1217_read_reg_4880 & and_ln520_fu_4154_p2);

assign and_ln520_2_fu_4111_p2 = (outpix_val_V_51_reg_5009_pp0_iter16_reg & cmp141_i_read_reg_4887);

assign and_ln520_3_fu_4115_p2 = (icmp_ln1217_read_reg_4880 & and_ln520_2_fu_4111_p2);

assign and_ln520_4_fu_4014_p2 = (outpix_val_V_51_reg_5009_pp0_iter16_reg & cmp141_i_read_reg_4887);

assign and_ln520_5_fu_4018_p2 = (icmp_ln1217_read_reg_4880 & and_ln520_4_fu_4014_p2);

assign and_ln520_fu_4154_p2 = (outpix_val_V_51_reg_5009_pp0_iter16_reg & cmp141_i_read_reg_4887);

assign and_ln691_1_fu_2267_p2 = (icmp_ln691 & and_ln691_fu_2261_p2);

assign and_ln691_fu_2261_p2 = (xor_ln691_1_fu_2249_p2 & icmp_ln691_2_fu_2255_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = 1'b0;

assign ap_block_pp0_stage0_01001 = 1'b0;

assign ap_block_pp0_stage0_11001 = 1'b0;

assign ap_block_pp0_stage0_11001_ignoreCallOp121 = 1'b0;

assign ap_block_pp0_stage0_11001_ignoreCallOp282 = 1'b0;

assign ap_block_pp0_stage0_subdone = 1'b0;

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state17_pp0_stage0_iter16 = ((1'b1 == 1'b0) & (ap_predicate_op584_read_state17 == 1'b1));
end

always @ (*) begin
    ap_block_state17_pp0_stage0_iter16_ignore_call0 = ((1'b1 == 1'b0) & (ap_predicate_op584_read_state17 == 1'b1));
end

always @ (*) begin
    ap_block_state17_pp0_stage0_iter16_ignore_call5 = ((1'b1 == 1'b0) & (ap_predicate_op584_read_state17 == 1'b1));
end

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state19_pp0_stage0_iter18 = ((1'b1 == 1'b0) & (icmp_ln520_reg_5028_pp0_iter17_reg == 1'd0));
end

always @ (*) begin
    ap_block_state19_pp0_stage0_iter18_ignore_call0 = ((1'b1 == 1'b0) & (icmp_ln520_reg_5028_pp0_iter17_reg == 1'd0));
end

always @ (*) begin
    ap_block_state19_pp0_stage0_iter18_ignore_call5 = ((1'b1 == 1'b0) & (icmp_ln520_reg_5028_pp0_iter17_reg == 1'd0));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2334 = ((colorFormatLocal_read_reg_4895 == 8'd1) & (bckgndId_load_read_reg_4921 == 8'd12) & (or_ln1449_fu_2658_p2 == 1'd0) & (icmp_ln520_reg_5028_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2355 = ((colorFormatLocal_read_reg_4895 == 8'd1) & (bckgndId_load_read_reg_4921 == 8'd12) & (or_ln1449_fu_2658_p2 == 1'd1) & (icmp_ln520_reg_5028_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2548 = ((colorFormatLocal_read_reg_4895 == 8'd0) & (bckgndId_load_read_reg_4921 == 8'd12) & (or_ln1449_fu_2658_p2 == 1'd1) & (icmp_ln520_reg_5028_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2550 = ((colorFormatLocal_read_reg_4895 == 8'd0) & (bckgndId_load_read_reg_4921 == 8'd12) & (or_ln1449_fu_2658_p2 == 1'd0) & (icmp_ln520_reg_5028_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3037 = (((icmp_ln1404 == 1'd1) & (bckgndId_load_read_reg_4921 == 8'd12) & (icmp_ln1027_reg_5032 == 1'd0) & (1'd1 == and_ln1409_fu_2457_p2) & (icmp_ln520_reg_5028 == 1'd0)) | ((icmp_ln1404 == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd12) & (1'd1 == and_ln1409_fu_2457_p2) & (1'd0 == and_ln1404_reg_5061) & (icmp_ln520_reg_5028 == 1'd0)));
end

always @ (*) begin
    ap_condition_3042 = (((icmp_ln1404 == 1'd1) & (bckgndId_load_read_reg_4921 == 8'd12) & (icmp_ln1027_reg_5032 == 1'd1) & (icmp_ln520_reg_5028 == 1'd0)) | ((icmp_ln1404 == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd12) & (1'd1 == and_ln1404_reg_5061) & (icmp_ln520_reg_5028 == 1'd0)));
end

always @ (*) begin
    ap_condition_3054 = (((icmp_ln1404 == 1'd1) & (icmp_ln520_fu_2051_p2 == 1'd0) & (icmp_ln1027_fu_2057_p2 == 1'd1) & (bckgndId_load == 8'd12)) | ((icmp_ln1404 == 1'd0) & (icmp_ln520_fu_2051_p2 == 1'd0) & (1'd1 == and_ln1404_fu_2147_p2) & (bckgndId_load == 8'd12)));
end

always @ (*) begin
    ap_condition_3059 = (((icmp_ln1404 == 1'd1) & (bckgndId_load_read_reg_4921 == 8'd12) & (icmp_ln1027_reg_5032 == 1'd0) & (icmp_ln520_reg_5028 == 1'd0)) | ((icmp_ln1404 == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd12) & (1'd0 == and_ln1404_reg_5061) & (icmp_ln520_reg_5028 == 1'd0)));
end

always @ (*) begin
    ap_condition_5034 = ((icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_736_p2 == 8'd8) & (colorFormatLocal_read_read_fu_706_p2 == 8'd1));
end

always @ (*) begin
    ap_condition_5036 = ((icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_736_p2 == 8'd7) & (colorFormatLocal_read_read_fu_706_p2 == 8'd1));
end

always @ (*) begin
    ap_condition_5038 = ((icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_736_p2 == 8'd6) & (colorFormatLocal_read_read_fu_706_p2 == 8'd1));
end

always @ (*) begin
    ap_condition_5040 = ((icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_736_p2 == 8'd5) & (colorFormatLocal_read_read_fu_706_p2 == 8'd1));
end

always @ (*) begin
    ap_condition_5042 = ((icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_736_p2 == 8'd4) & (colorFormatLocal_read_read_fu_706_p2 == 8'd1));
end

always @ (*) begin
    ap_condition_5043 = ((icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_736_p2 == 8'd3));
end

always @ (*) begin
    ap_condition_5044 = ((icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_736_p2 == 8'd4) & (colorFormatLocal_read_read_fu_706_p2 == 8'd0));
end

always @ (*) begin
    ap_condition_5045 = ((icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_736_p2 == 8'd5) & (colorFormatLocal_read_read_fu_706_p2 == 8'd0));
end

always @ (*) begin
    ap_condition_5046 = ((icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_736_p2 == 8'd6) & (colorFormatLocal_read_read_fu_706_p2 == 8'd0));
end

always @ (*) begin
    ap_condition_5047 = ((icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_736_p2 == 8'd7) & (colorFormatLocal_read_read_fu_706_p2 == 8'd0));
end

always @ (*) begin
    ap_condition_5048 = ((icmp_ln520_fu_2051_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (bckgndId_load_read_read_fu_736_p2 == 8'd8) & (colorFormatLocal_read_read_fu_706_p2 == 8'd0));
end

always @ (*) begin
    ap_condition_5287 = ((ap_enable_reg_pp0_iter14 == 1'b1) & (icmp_ln1027_5_reg_5129_pp0_iter13_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter13_reg == 1'd0) & (icmp_ln520_reg_5028_pp0_iter13_reg == 1'd0));
end

always @ (*) begin
    ap_condition_5291 = ((ap_enable_reg_pp0_iter13 == 1'b1) & (icmp_ln1027_reg_5032_pp0_iter12_reg == 1'd1) & (icmp_ln520_reg_5028_pp0_iter12_reg == 1'd0));
end

always @ (*) begin
    ap_condition_5296 = ((ap_enable_reg_pp0_iter14 == 1'b1) & (icmp_ln1027_7_reg_5096_pp0_iter13_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter13_reg == 1'd0) & (icmp_ln520_reg_5028_pp0_iter13_reg == 1'd0));
end

always @ (*) begin
    ap_condition_5300 = ((ap_enable_reg_pp0_iter15 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd9) & (icmp_ln520_reg_5028_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_5306 = ((ap_enable_reg_pp0_iter14 == 1'b1) & (icmp_ln1027_6_reg_5104_pp0_iter13_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter13_reg == 1'd0) & (icmp_ln520_reg_5028_pp0_iter13_reg == 1'd0));
end

always @ (*) begin
    ap_condition_5310 = ((ap_enable_reg_pp0_iter14 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd15) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln520_reg_5028_pp0_iter13_reg == 1'd0));
end

always @ (*) begin
    ap_condition_5315 = ((ap_enable_reg_pp0_iter14 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd19) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln520_reg_5028_pp0_iter13_reg == 1'd0));
end

always @ (*) begin
    ap_condition_5320 = ((ap_enable_reg_pp0_iter14 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd11) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln520_reg_5028_pp0_iter13_reg == 1'd0));
end

always @ (*) begin
    ap_condition_5325 = ((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd14));
end

always @ (*) begin
    ap_condition_5331 = ((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0));
end

always @ (*) begin
    ap_condition_5332 = ((ap_enable_reg_pp0_iter16 == 1'b1) & (bckgndId_load_read_reg_4921 == 8'd2) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0));
end

always @ (*) begin
    ap_condition_5336 = ((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd17));
end

always @ (*) begin
    ap_condition_5339 = ((ap_enable_reg_pp0_iter17 == 1'b1) & (icmp_ln520_reg_5028_pp0_iter16_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd1));
end

always @ (*) begin
    ap_condition_5342 = ((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0) & (cmp2_i381_read_reg_4899 == 1'd1));
end

always @ (*) begin
    ap_condition_5345 = ((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0) & (cmp2_i381_read_reg_4899 == 1'd0));
end

always @ (*) begin
    ap_condition_5353 = ((ap_enable_reg_pp0_iter14 == 1'b1) & (icmp_ln1336_reg_5069_pp0_iter13_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter13_reg == 1'd1) & (icmp_ln520_reg_5028_pp0_iter13_reg == 1'd0) & (1'd0 == and_ln1341_reg_5125_pp0_iter13_reg));
end

always @ (*) begin
    ap_condition_5357 = ((ap_enable_reg_pp0_iter13 == 1'b1) & (icmp_ln1336_reg_5069_pp0_iter12_reg == 1'd1) & (icmp_ln520_reg_5028_pp0_iter12_reg == 1'd0));
end

always @ (*) begin
    ap_condition_5363 = ((ap_enable_reg_pp0_iter14 == 1'b1) & (icmp_ln1701_reg_5042_pp0_iter13_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter13_reg == 1'd1) & (icmp_ln520_reg_5028_pp0_iter13_reg == 1'd0) & (1'd0 == and_ln1706_reg_5092_pp0_iter13_reg));
end

always @ (*) begin
    ap_condition_5367 = ((ap_enable_reg_pp0_iter13 == 1'b1) & (icmp_ln1701_reg_5042_pp0_iter12_reg == 1'd1) & (icmp_ln520_reg_5028_pp0_iter12_reg == 1'd0));
end

always @ (*) begin
    ap_condition_5373 = ((ap_enable_reg_pp0_iter14 == 1'b1) & (icmp_ln1518_reg_5051_pp0_iter13_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter13_reg == 1'd1) & (icmp_ln520_reg_5028_pp0_iter13_reg == 1'd0) & (1'd0 == and_ln1523_reg_5100_pp0_iter13_reg));
end

always @ (*) begin
    ap_condition_5377 = ((ap_enable_reg_pp0_iter13 == 1'b1) & (icmp_ln1518_reg_5051_pp0_iter12_reg == 1'd1) & (icmp_ln520_reg_5028_pp0_iter12_reg == 1'd0));
end

always @ (*) begin
    ap_condition_5381 = ((icmp_ln1518_reg_5051_pp0_iter13_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter13_reg == 1'd1) & (1'd0 == and_ln1523_reg_5100_pp0_iter13_reg));
end

always @ (*) begin
    ap_condition_5385 = ((icmp_ln1701_reg_5042_pp0_iter13_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter13_reg == 1'd1) & (1'd0 == and_ln1706_reg_5092_pp0_iter13_reg));
end

always @ (*) begin
    ap_condition_5389 = ((icmp_ln1336_reg_5069_pp0_iter13_reg == 1'd0) & (icmp_ln1027_reg_5032_pp0_iter13_reg == 1'd1) & (1'd0 == and_ln1341_reg_5125_pp0_iter13_reg));
end

always @ (*) begin
    ap_condition_5395 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1285_reg_5073_pp0_iter4_reg == 1'd0) & (icmp_ln520_reg_5028_pp0_iter4_reg == 1'd0) & (1'd1 == and_ln1292_reg_5077_pp0_iter4_reg));
end

always @ (*) begin
    ap_condition_5399 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1285_reg_5073_pp0_iter3_reg == 1'd1) & (icmp_ln520_reg_5028_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_condition_5403 = ((bckgndId_load_read_reg_4921 == 8'd10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln520_reg_5028_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_condition_632 = (~(colorFormatLocal_read_reg_4895 == 8'd1) & ~(colorFormatLocal_read_reg_4895 == 8'd0) & (or_ln1449_reg_5137_pp0_iter14_reg == 1'd0) & (bckgndId_load_read_reg_4921 == 8'd12) & (icmp_ln520_reg_5028_pp0_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_condition_635 = (~(colorFormatLocal_read_reg_4895 == 8'd1) & ~(colorFormatLocal_read_reg_4895 == 8'd0) & (or_ln1449_reg_5137_pp0_iter14_reg == 1'd1) & (bckgndId_load_read_reg_4921 == 8'd12) & (icmp_ln520_reg_5028_pp0_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_condition_642 = (~(colorFormatLocal_read_reg_4895 == 8'd1) & ~(colorFormatLocal_read_reg_4895 == 8'd0) & (bckgndId_load_read_reg_4921 == 8'd8) & (icmp_ln520_reg_5028_pp0_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_condition_649 = (~(colorFormatLocal_read_reg_4895 == 8'd1) & ~(colorFormatLocal_read_reg_4895 == 8'd0) & (bckgndId_load_read_reg_4921 == 8'd7) & (icmp_ln520_reg_5028_pp0_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_condition_656 = (~(colorFormatLocal_read_reg_4895 == 8'd1) & ~(colorFormatLocal_read_reg_4895 == 8'd0) & (bckgndId_load_read_reg_4921 == 8'd6) & (icmp_ln520_reg_5028_pp0_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_condition_663 = (~(colorFormatLocal_read_reg_4895 == 8'd1) & ~(colorFormatLocal_read_reg_4895 == 8'd0) & (bckgndId_load_read_reg_4921 == 8'd5) & (icmp_ln520_reg_5028_pp0_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_condition_670 = (~(colorFormatLocal_read_reg_4895 == 8'd1) & ~(colorFormatLocal_read_reg_4895 == 8'd0) & (bckgndId_load_read_reg_4921 == 8'd4) & (icmp_ln520_reg_5028_pp0_iter14_reg == 1'd0));
end

always @ (*) begin
    ap_condition_frp_pvb_no_bkwd_prs = (pf_bckgndYUV_U_pf_ready == 1'b1);
end

always @ (*) begin
    ap_condition_frp_pvb_pf_start = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_frp_roi_pvb_no_fwd_prs = ~(srcYUV_num_data_valid < (ap_frp_data_req_srcYUV + ap_frp_data_req_srcYUV_op584));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_hHatch_reg_1542 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_val_V_37_reg_1816 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_val_V_38_reg_1724 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_val_V_39_reg_1641 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1099_reg_1630 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1120_reg_1619 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1141_reg_1608 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1162_reg_1597 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1183_reg_1586 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1459_reg_1575 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1474_reg_1564 = 'bx;

assign ap_phi_reg_pp0_iter18_outpix_val_V_43_reg_1929 = 'bx;

assign ap_phi_reg_pp0_iter18_outpix_val_V_44_reg_1919 = 'bx;

assign ap_phi_reg_pp0_iter18_outpix_val_V_45_reg_1909 = 'bx;

always @ (*) begin
    ap_predicate_op121_call_state1 = ((icmp_ln520_fu_2051_p2 == 1'd0) & (bckgndId_load == 8'd12));
end

always @ (*) begin
    ap_predicate_op282_call_state4 = ((bckgndId_load_read_reg_4921 == 8'd10) & (icmp_ln520_reg_5028_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op584_read_state17 = ((cmp8_read_reg_4925 == 1'd1) & (icmp_ln520_reg_5028_pp0_iter15_reg == 1'd0));
end

assign b_1_fu_4463_p3 = ((icmp_ln1262_1_fu_4453_p2[0:0] == 1'b1) ? trunc_ln1262_fu_4459_p1 : 8'd0);

assign b_fu_3382_p3 = ((icmp_ln1244_fu_3370_p2[0:0] == 1'b1) ? 16'd255 : add_ln1244_2_fu_3376_p2);

assign barWidth_cast_cast_fu_1964_p1 = barWidth_cast;

assign bckgndId_load_read_read_fu_736_p2 = bckgndId_load;

assign bckgndYUV_blk_n = 1'b1;

assign bckgndYUV_din = pf_bckgndYUV_U_data_out;

assign blkYuv_1_address0 = zext_ln1474_fu_3563_p1;

assign blkYuv_address0 = zext_ln1162_fu_3602_p1;

assign bluYuv_address0 = zext_ln1141_fu_3607_p1;

assign cmp8_read_read_fu_742_p2 = cmp8;

assign colorFormatLocal_read_read_fu_706_p2 = colorFormatLocal;

assign empty_fu_3441_p1 = s[7:0];

assign g_1_fu_4421_p3 = ((icmp_ln1261_1_fu_4411_p2[0:0] == 1'b1) ? trunc_ln1261_fu_4417_p1 : 8'd0);

assign g_2_fu_4481_p3 = ((cmp2_i381_read_reg_4899[0:0] == 1'b1) ? trunc_ln1239_fu_4253_p1 : g_1_fu_4421_p3);

assign g_fu_3130_p3 = ((icmp_ln1240_fu_3118_p2[0:0] == 1'b1) ? 16'd255 : add_ln1240_2_fu_3124_p2);

assign grnYuv_address0 = zext_ln1120_fu_3612_p1;

assign grp_fu_1939_p3 = ((outpix_val_V_51_reg_5009_pp0_iter14_reg[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign grp_fu_2123_p1 = 11'd5;

assign grp_fu_2135_p0 = (trunc_ln520_2_fu_2047_p1 + 11'd682);

assign grp_fu_2135_p1 = 11'd5;

assign grp_fu_2438_p0 = ($signed(trunc_ln520_2_reg_5021) + $signed(11'd1364));

assign grp_fu_2438_p1 = 11'd5;

assign grp_fu_4643_p0 = zext_ln1302_fu_2035_p1;

assign grp_fu_4643_p1 = 17'd131071;

assign grp_fu_4643_p2 = zext_ln1302_fu_2035_p1;

assign grp_fu_4652_p2 = (phi_mul_fu_524 + zonePlateVAddr_loc_1_out_i);

assign grp_fu_4660_p0 = grp_fu_4660_p00;

assign grp_fu_4660_p00 = trunc_ln520_2_reg_5021_pp0_iter9_reg;

assign grp_fu_4660_p1 = 23'd3277;

assign grp_fu_4667_p0 = grp_fu_4667_p00;

assign grp_fu_4667_p00 = add_ln1240_reg_5055_pp0_iter9_reg;

assign grp_fu_4667_p1 = 23'd3277;

assign grp_fu_4674_p0 = grp_fu_4674_p00;

assign grp_fu_4674_p00 = add_ln1244_reg_5108_pp0_iter10_reg;

assign grp_fu_4674_p1 = 23'd3277;

assign grp_fu_4681_p0 = zext_ln1257_fu_3156_p1;

assign grp_fu_4681_p1 = 23'd77;

assign grp_fu_4681_p2 = 23'd4224;

assign grp_fu_4690_p0 = zext_ln1257_fu_3156_p1;

assign grp_fu_4690_p1 = 23'd8388565;

assign grp_fu_4690_p2 = 23'd32896;

assign grp_fu_4699_p0 = grp_fu_4699_p00;

assign grp_fu_4699_p00 = g_fu_3130_p3;

assign grp_fu_4699_p1 = 24'd16777109;

assign grp_fu_4705_p0 = zext_ln1257_1_reg_5263;

assign grp_fu_4705_p1 = 24'd150;

assign grp_fu_4705_p2 = grp_fu_4705_p20;

assign grp_fu_4705_p20 = grp_fu_4681_p3;

assign grp_fu_4714_p0 = grp_fu_4714_p00;

assign grp_fu_4714_p00 = b_fu_3382_p3;

assign grp_fu_4714_p1 = 21'd29;

assign grp_fu_4722_p0 = zext_ln1257_1_reg_5263;

assign grp_fu_4722_p1 = 24'd16777131;

assign grp_fu_4730_p0 = grp_fu_4730_p00;

assign grp_fu_4730_p00 = b_fu_3382_p3;

assign grp_fu_4730_p1 = 22'd4194283;

assign grp_fu_4739_p1 = 28'd221;

assign grp_reg_int_s_fu_2673_d = {{grp_fu_4643_p3[16:1]}};

assign hdata_flag_1_out = hdata_flag_1_fu_536;

assign hdata_new_1_out = add_ln1500_fu_4056_p2;

assign icmp_ln1019_1_fu_2508_p2 = ((xCount_V_2 == grp_reg_ap_uint_10_s_fu_2141_ap_return) ? 1'b1 : 1'b0);

assign icmp_ln1019_fu_2452_p2 = ((sub_i_i_i_read_reg_4852 == zext_ln1019_fu_2448_p1) ? 1'b1 : 1'b0);

assign icmp_ln1027_1_fu_2626_p2 = ((ret_V_fu_2620_p2 < barWidth_cast_cast_reg_4976) ? 1'b1 : 1'b0);

assign icmp_ln1027_2_fu_2552_p2 = (($signed(sub_i_i_i_read_reg_4852) > $signed(zext_ln1027_fu_2548_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1027_3_fu_2373_p2 = (($signed(sub_i_i_i_read_reg_4852) > $signed(zext_ln1027_1_fu_2369_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1027_4_fu_2294_p2 = ((yCount_V_1 != 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln1027_5_fu_2584_p2 = ((xCount_V < barWidthMinSamples_read_reg_4843) ? 1'b1 : 1'b0);

assign icmp_ln1027_6_fu_2405_p2 = ((xCount_V_3 < barWidthMinSamples_read_reg_4843) ? 1'b1 : 1'b0);

assign icmp_ln1027_7_fu_2331_p2 = ((xCount_V_1 < 10'd63) ? 1'b1 : 1'b0);

assign icmp_ln1027_8_fu_2502_p2 = ((grp_reg_ap_uint_10_s_fu_2141_ap_return > xCount_V_2) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_2057_p2 = ((ap_sig_allocacmp_x_4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1050_fu_2237_p2 = ((or_ln1050_fu_2231_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1236_fu_3038_p2 = (($signed(tmp_11_fu_3028_p4) > $signed(24'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1240_fu_3118_p2 = (($signed(tmp_13_fu_3108_p4) > $signed(24'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1244_fu_3370_p2 = (($signed(tmp_15_fu_3360_p4) > $signed(24'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1260_fu_4363_p2 = ((tmp_16_fu_4353_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln1261_1_fu_4411_p2 = (($signed(select_ln1261_fu_4403_p3) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1261_fu_4397_p2 = (($signed(tmp_17_fu_4387_p4) > $signed(9'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1262_1_fu_4453_p2 = (($signed(select_ln1262_fu_4445_p3) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1262_fu_4439_p2 = (($signed(tmp_18_fu_4429_p4) > $signed(9'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1285_fu_2207_p2 = ((or_ln1285_fu_2201_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1336_fu_2183_p2 = ((or_ln1336_fu_2177_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1428_fu_2159_p2 = ((sub40_i == zext_ln1302_fu_2035_p1) ? 1'b1 : 1'b0);

assign icmp_ln1518_fu_2105_p2 = ((or_ln1518_fu_2099_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1584_fu_2093_p2 = ((trunc_ln520_1_fu_2043_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1701_fu_2075_p2 = ((or_ln1701_fu_2069_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln520_fu_2051_p2 = ((ap_sig_allocacmp_x_4 == loopWidth) ? 1'b1 : 1'b0);

assign icmp_ln691_1_fu_2243_p2 = ((ap_sig_allocacmp_x_4 < passthruStartX_load) ? 1'b1 : 1'b0);

assign icmp_ln691_2_fu_2255_p2 = ((ap_sig_allocacmp_x_4 < passthruEndX_load) ? 1'b1 : 1'b0);

assign lshr_ln1498_1_fu_3850_p4 = {{gSerie_V[27:1]}};

assign lshr_ln1498_2_fu_3896_p4 = {{bSerie_V[27:1]}};

assign lshr_ln1_fu_2752_p1 = grp_fu_4652_p3;

assign lshr_ln_fu_3804_p4 = {{rSerie_V[27:1]}};

assign or_ln1050_fu_2231_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1285_fu_2201_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1336_fu_2177_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1370_fu_3422_p2 = (trunc_ln1370_1_fu_3418_p1 | shl_ln3_fu_3406_p3);

assign or_ln1449_fu_2658_p2 = (vHatch | ap_phi_reg_pp0_iter2_hHatch_reg_1542);

assign or_ln1518_fu_2099_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1701_fu_2069_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1733_fu_3264_p2 = (trunc_ln1733_1_fu_3260_p1 | shl_ln5_fu_3248_p3);

assign or_ln691_fu_2279_p2 = (xor_ln691_fu_2273_p2 | cmp68_not);

assign outpix_val_V_10_out = outpix_val_V_4_fu_548;

assign outpix_val_V_11_out = outpix_val_V_5_fu_552;

assign outpix_val_V_15_fu_4198_p3 = ((icmp_ln1027_reg_5032_pp0_iter16_reg[0:0] == 1'b1) ? rampStart_1 : trunc_ln520_3_fu_4194_p1);

assign outpix_val_V_16_fu_4204_p3 = ((cmp2_i381_read_reg_4899[0:0] == 1'b1) ? outpix_val_V_15_fu_4198_p3 : 8'd128);

assign outpix_val_V_25_fu_4043_p3 = ((icmp_ln1027_reg_5032_pp0_iter16_reg[0:0] == 1'b1) ? add_ln1488 : trunc_ln520_4_fu_4039_p1);

assign outpix_val_V_26_fu_4049_p3 = ((cmp2_i381_read_reg_4899[0:0] == 1'b1) ? outpix_val_V_25_fu_4043_p3 : 8'd128);

assign outpix_val_V_27_fu_3936_p3 = {{xor_ln1498_fu_3814_p2}, {tmp_2_fu_3926_p4}};

assign outpix_val_V_31_fu_4136_p3 = ((cmp2_i381_read_reg_4899[0:0] == 1'b1) ? tpgBarSelRgb_r_load_cast_fu_4132_p1 : tpgBarSelYuv_y_q0);

assign outpix_val_V_33_fu_4093_p3 = ((cmp2_i381_read_reg_4899[0:0] == 1'b1) ? tpgBarSelRgb_r_load_1_cast_fu_4089_p1 : tpgBarSelYuv_y_q0);

assign outpix_val_V_35_fu_3996_p3 = ((cmp2_i381_read_reg_4899[0:0] == 1'b1) ? tpgBarSelRgb_r_load_2_cast_fu_3992_p1 : tpgBarSelYuv_y_q0);

assign outpix_val_V_46_fu_3984_p3 = ((and_ln1817_fu_3944_p2[0:0] == 1'b1) ? outpix_val_V_47_fu_3958_p3 : tmp_s_fu_3976_p3);

assign outpix_val_V_47_fu_3958_p3 = {{xor_ln1498_2_fu_3906_p2}, {tmp_3_fu_3948_p4}};

assign outpix_val_V_49_fu_3753_p2 = ((or_ln1592_1[0:0] == 1'b1) ? 8'd0 : tmp_val_fu_3716_p1);

assign outpix_val_V_49_fu_3753_p3 = ((or_ln1592_2[0:0] == 1'b1) ? 8'd0 : tmp_val_fu_3716_p1);

assign outpix_val_V_49_fu_3753_p4 = ((and_ln1616_fu_3741_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign outpix_val_V_51_fu_2039_p1 = ap_sig_allocacmp_x_4[0:0];

assign outpix_val_V_52_fu_4179_p1 = rampVal_loc_1_out_i[7:0];

assign outpix_val_V_53_fu_4183_p3 = ((cmp2_i381_read_reg_4899[0:0] == 1'b1) ? outpix_val_V_52_fu_4179_p1 : 8'd128);

assign outpix_val_V_54_fu_4550_p2 = ($signed(select_ln1311_fu_4542_p3) + $signed(8'd144));

assign outpix_val_V_55_fu_4557_p3 = ((cmp2_i381_read_reg_4899[0:0] == 1'b1) ? outpix_val_V_54_fu_4550_p2 : 8'd128);

assign outpix_val_V_56_fu_4163_p3 = ((and_ln520_1_fu_4158_p2[0:0] == 1'b1) ? tpgBarSelYuv_v_q0 : select_ln1217_fu_4147_p3);

assign outpix_val_V_57_fu_4120_p3 = ((and_ln520_3_fu_4115_p2[0:0] == 1'b1) ? tpgBarSelYuv_v_q0 : select_ln1377_fu_4104_p3);

assign outpix_val_V_58_fu_4023_p3 = ((and_ln520_5_fu_4018_p2[0:0] == 1'b1) ? tpgBarSelYuv_v_q0 : select_ln1558_fu_4007_p3);

assign outpix_val_V_59_fu_4580_p3 = ((or_ln691_reg_5085_pp0_iter17_reg[0:0] == 1'b1) ? ap_phi_mux_outpix_val_V_37_phi_fu_1821_p78 : outpix_val_V_14_reg_5500);

assign outpix_val_V_60_fu_4573_p3 = ((or_ln691_reg_5085_pp0_iter17_reg[0:0] == 1'b1) ? ap_phi_mux_outpix_val_V_38_phi_fu_1729_p78 : outpix_val_V_13_reg_5506);

assign outpix_val_V_61_fu_4566_p3 = ((or_ln691_reg_5085_pp0_iter17_reg[0:0] == 1'b1) ? ap_phi_mux_outpix_val_V_39_phi_fu_1644_p78 : outpix_val_V_12_reg_5512);

assign outpix_val_V_62_fu_4490_p3 = ((cmp2_i381_read_reg_4899[0:0] == 1'b1) ? trunc_ln1243_fu_4256_p1 : b_1_fu_4463_p3);

assign outpix_val_V_63_fu_4471_p3 = ((cmp2_i381_read_reg_4899[0:0] == 1'b1) ? trunc_ln1235_fu_4250_p1 : r_1_fu_4379_p3);

assign outpix_val_V_9_out = outpix_val_V_1_fu_544;

assign pf_bckgndYUV_U_frpsig_data_in = {{{ap_phi_mux_outpix_val_V_45_phi_fu_1912_p4}, {ap_phi_mux_outpix_val_V_44_phi_fu_1922_p4}}, {ap_phi_mux_outpix_val_V_43_phi_fu_1932_p4}};

assign pix_val_V_10_cast_fu_3678_p1 = $signed(DPtpgBarSelRgb_CEA_g_q0);

assign pix_val_V_11_cast_fu_3682_p1 = $signed(DPtpgBarSelRgb_CEA_b_q0);

assign pix_val_V_9_cast_fu_3674_p1 = $signed(DPtpgBarSelRgb_CEA_r_q0);

assign r_1_fu_4379_p3 = ((icmp_ln1260_fu_4363_p2[0:0] == 1'b1) ? 8'd255 : trunc_ln9_fu_4369_p4);

assign r_fu_3050_p3 = ((icmp_ln1236_fu_3038_p2[0:0] == 1'b1) ? 16'd255 : add_ln1236_1_fu_3044_p2);

assign rampVal_2_flag_1_out = rampVal_2_flag_1_fu_532;

assign rampVal_2_new_1_out = (select_ln1584_fu_3709_p3 + 16'd1);

assign rampVal_3_flag_1_out = rampVal_3_flag_1_fu_540;

assign rampVal_3_new_1_out = add_ln1039_fu_4211_p2;

assign redYuv_address0 = zext_ln1099_fu_3617_p1;

assign ret_V_4_fu_3820_p3 = {{xor_ln1498_fu_3814_p2}, {lshr_ln_fu_3804_p4}};

assign ret_V_5_fu_3866_p3 = {{xor_ln1498_1_fu_3860_p2}, {lshr_ln1498_1_fu_3850_p4}};

assign ret_V_6_fu_3912_p3 = {{xor_ln1498_2_fu_3906_p2}, {lshr_ln1498_2_fu_3896_p4}};

assign ret_V_fu_2620_p2 = (zext_ln1495_fu_2616_p1 + 12'd1);

assign select_ln1217_fu_4147_p3 = ((cmp2_i381_read_reg_4899[0:0] == 1'b1) ? tpgBarSelRgb_g_load_cast_fu_4143_p1 : tpgBarSelYuv_u_q0);

assign select_ln1261_fu_4403_p3 = ((icmp_ln1261_fu_4397_p2[0:0] == 1'b1) ? 17'd255 : u_fu_4303_p4);

assign select_ln1262_fu_4445_p3 = ((icmp_ln1262_fu_4439_p2[0:0] == 1'b1) ? 17'd255 : v_fu_4343_p4);

assign select_ln1311_fu_4542_p3 = ((tmp_22_fu_4504_p3[0:0] == 1'b1) ? sub_ln1311_1_fu_4527_p2 : trunc_ln1311_2_fu_4533_p4);

assign select_ln1377_fu_4104_p3 = ((cmp2_i381_read_reg_4899[0:0] == 1'b1) ? tpgBarSelRgb_g_load_1_cast_fu_4100_p1 : tpgBarSelYuv_u_q0);

assign select_ln1558_fu_4007_p3 = ((cmp2_i381_read_reg_4899[0:0] == 1'b1) ? tpgBarSelRgb_g_load_2_cast_fu_4003_p1 : tpgBarSelYuv_u_q0);

assign select_ln1584_fu_3709_p3 = ((icmp_ln1584_reg_5046_pp0_iter16_reg[0:0] == 1'b1) ? 16'd0 : rampVal_2_loc_1_out_i);

assign select_ln507_1_cast_cast_cast_cast_fu_1976_p1 = $unsigned(select_ln507_1_cast_cast_cast_fu_1972_p1);

assign select_ln507_1_cast_cast_cast_fu_1972_p1 = $signed(select_ln507_1_cast_cast);

assign select_ln507_1_fu_3698_p3 = ((outpix_val_V_51_reg_5009_pp0_iter16_reg[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln507_cast_fu_1988_p1 = select_ln507;

assign sext_ln1258_1_fu_4294_p1 = grp_fu_4722_p3;

assign sext_ln1259_1_fu_4334_p1 = grp_fu_4730_p3;

assign sext_ln1555_fu_3549_p1 = $signed(tpgCheckerBoardArray_q0);

assign sext_ln213_1_fu_3690_p1 = $signed(DPtpgBarSelRgb_VESA_g_q0);

assign sext_ln213_2_fu_3694_p1 = $signed(DPtpgBarSelRgb_VESA_b_q0);

assign sext_ln213_fu_3686_p1 = $signed(DPtpgBarSelRgb_VESA_r_q0);

assign sext_ln507_cast_fu_1980_p3 = ((sext_ln507[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign shl_ln1_fu_4283_p3 = {{b_reg_5285_pp0_iter17_reg}, {7'd0}};

assign shl_ln2_fu_4313_p3 = {{r_reg_5221_pp0_iter17_reg}, {7'd0}};

assign shl_ln3_fu_3406_p3 = {{trunc_ln1370_fu_3402_p1}, {3'd0}};

assign shl_ln4_fu_3283_p3 = {{trunc_ln1551_fu_3279_p1}, {4'd0}};

assign shl_ln5_fu_3248_p3 = {{trunc_ln1733_fu_3244_p1}, {3'd0}};

assign srcYUV_blk_n = 1'b1;

assign sub_ln1311_1_fu_4527_p2 = (8'd0 - trunc_ln1311_1_fu_4517_p4);

assign sub_ln1311_fu_4511_p2 = (27'd0 - trunc_ln1311_fu_4501_p1);

assign sub_ln186_fu_2637_p2 = (add_ln186_fu_2631_p2 - barWidth_read_reg_4875);

assign sub_ln841_1_fu_2410_p2 = (xCount_V_3 - barWidthMinSamples_read_reg_4843);

assign sub_ln841_2_fu_2514_p2 = (xCount_V_2 - grp_reg_ap_uint_10_s_fu_2141_ap_return);

assign sub_ln841_fu_2589_p2 = (xCount_V - barWidthMinSamples_read_reg_4843);

assign tBarSel_fu_3299_p2 = (trunc_ln1551_1_fu_3295_p1 | shl_ln4_fu_3283_p3);

assign tmp_11_fu_3028_p4 = {{add_ln1236_fu_3022_p2[31:8]}};

assign tmp_12_fu_2812_p1 = grp_fu_4667_p2;

assign tmp_12_fu_2812_p4 = {{tmp_12_fu_2812_p1[22:14]}};

assign tmp_13_fu_3108_p4 = {{add_ln1240_1_fu_3102_p2[31:8]}};

assign tmp_14_fu_3138_p1 = grp_fu_4674_p2;

assign tmp_14_fu_3138_p4 = {{tmp_14_fu_3138_p1[22:14]}};

assign tmp_15_fu_3360_p4 = {{add_ln1244_1_fu_3354_p2[31:8]}};

assign tmp_16_fu_4353_p4 = {{add_ln1257_2_fu_4271_p2[24:16]}};

assign tmp_17_fu_4387_p4 = {{add_ln1258_2_fu_4297_p2[24:16]}};

assign tmp_18_fu_4429_p4 = {{add_ln1259_2_fu_4337_p2[24:16]}};

assign tmp_19_fu_3796_p3 = rSerie_V[32'd3];

assign tmp_20_fu_3842_p3 = gSerie_V[32'd3];

assign tmp_21_fu_3888_p3 = bSerie_V[32'd3];

assign tmp_22_fu_4504_p3 = grp_fu_4739_p2[32'd27];

assign tmp_2_fu_3926_p4 = {{rSerie_V[27:21]}};

assign tmp_3_fu_3948_p4 = {{bSerie_V[27:21]}};

assign tmp_4_fu_3002_p1 = $signed(tpgSinTableArray_9bit_0_q2);

assign tmp_4_fu_3002_p2 = $signed(tpgSinTableArray_9bit_1_q2);

assign tmp_4_fu_3002_p3 = $signed(tpgSinTableArray_9bit_2_q2);

assign tmp_4_fu_3002_p4 = $signed(tpgSinTableArray_9bit_3_q2);

assign tmp_4_fu_3002_p5 = $signed(tpgSinTableArray_9bit_4_q2);

assign tmp_4_fu_3002_p6 = grp_fu_2123_p2[2:0];

assign tmp_5_fu_3082_p1 = $signed(tpgSinTableArray_9bit_0_q1);

assign tmp_5_fu_3082_p2 = $signed(tpgSinTableArray_9bit_1_q1);

assign tmp_5_fu_3082_p3 = $signed(tpgSinTableArray_9bit_2_q1);

assign tmp_5_fu_3082_p4 = $signed(tpgSinTableArray_9bit_3_q1);

assign tmp_5_fu_3082_p5 = $signed(tpgSinTableArray_9bit_4_q1);

assign tmp_5_fu_3082_p6 = grp_fu_2135_p2[2:0];

assign tmp_6_fu_3334_p1 = $signed(tpgSinTableArray_9bit_0_q0);

assign tmp_6_fu_3334_p2 = $signed(tpgSinTableArray_9bit_1_q0);

assign tmp_6_fu_3334_p3 = $signed(tpgSinTableArray_9bit_2_q0);

assign tmp_6_fu_3334_p4 = $signed(tpgSinTableArray_9bit_3_q0);

assign tmp_6_fu_3334_p5 = $signed(tpgSinTableArray_9bit_4_q0);

assign tmp_6_fu_3334_p6 = grp_fu_2438_p2[2:0];

assign tmp_9_fu_3966_p4 = {{gSerie_V[27:21]}};

assign tmp_fu_2794_p1 = grp_fu_4660_p2;

assign tmp_fu_2794_p4 = {{tmp_fu_2794_p1[22:14]}};

assign tmp_s_fu_3976_p3 = {{xor_ln1498_1_fu_3860_p2}, {tmp_9_fu_3966_p4}};

assign tmp_val_4_fu_3734_p3 = ((or_ln1592_2[0:0] == 1'b1) ? 8'd0 : tmp_val_fu_3716_p1);

assign tmp_val_5_fu_3720_p3 = ((or_ln1592[0:0] == 1'b1) ? 8'd0 : tmp_val_fu_3716_p1);

assign tmp_val_fu_3716_p1 = select_ln1584_fu_3709_p3[7:0];

assign tpgBarSelRgb_b_load_1_cast_fu_4128_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_b_load_2_cast_fu_4031_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_b_load_cast_fu_4171_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_g_load_1_cast_fu_4100_p1 = $signed(tpgBarSelRgb_g_q0);

assign tpgBarSelRgb_g_load_2_cast_fu_4003_p1 = $signed(tpgBarSelRgb_g_q0);

assign tpgBarSelRgb_g_load_cast_fu_4143_p1 = $signed(tpgBarSelRgb_g_q0);

assign tpgBarSelRgb_r_load_1_cast_fu_4089_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelRgb_r_load_2_cast_fu_3992_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelRgb_r_load_cast_fu_4132_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgCheckerBoardArray_address0 = zext_ln1555_fu_3305_p1;

assign tpgSinTableArray_9bit_0_address0 = zext_ln1244_fu_3147_p1;

assign tpgSinTableArray_9bit_0_address1 = zext_ln1240_fu_2821_p1;

assign tpgSinTableArray_9bit_0_address2 = zext_ln1236_fu_2803_p1;

assign tpgSinTableArray_9bit_1_address0 = zext_ln1244_fu_3147_p1;

assign tpgSinTableArray_9bit_1_address1 = zext_ln1240_fu_2821_p1;

assign tpgSinTableArray_9bit_1_address2 = zext_ln1236_fu_2803_p1;

assign tpgSinTableArray_9bit_2_address0 = zext_ln1244_fu_3147_p1;

assign tpgSinTableArray_9bit_2_address1 = zext_ln1240_fu_2821_p1;

assign tpgSinTableArray_9bit_2_address2 = zext_ln1236_fu_2803_p1;

assign tpgSinTableArray_9bit_3_address0 = zext_ln1244_fu_3147_p1;

assign tpgSinTableArray_9bit_3_address1 = zext_ln1240_fu_2821_p1;

assign tpgSinTableArray_9bit_3_address2 = zext_ln1236_fu_2803_p1;

assign tpgSinTableArray_9bit_4_address0 = zext_ln1244_fu_3147_p1;

assign tpgSinTableArray_9bit_4_address1 = zext_ln1240_fu_2821_p1;

assign tpgSinTableArray_9bit_4_address2 = zext_ln1236_fu_2803_p1;

assign tpgSinTableArray_address0 = zext_ln1310_fu_3236_p1;

assign tpgTartanBarArray_address0 = zext_ln1374_fu_3428_p1;

assign trunc_ln1027_fu_2327_p1 = xCount_V_1[5:0];

assign trunc_ln1235_fu_4250_p1 = r_reg_5221_pp0_iter17_reg[7:0];

assign trunc_ln1236_1_fu_3018_p1 = tmp_4_fu_3002_p7[15:0];

assign trunc_ln1239_fu_4253_p1 = g_reg_5227_pp0_iter17_reg[7:0];

assign trunc_ln1240_1_fu_3098_p1 = tmp_5_fu_3082_p7[15:0];

assign trunc_ln1243_fu_4256_p1 = b_reg_5285_pp0_iter17_reg[7:0];

assign trunc_ln1244_1_fu_3350_p1 = tmp_6_fu_3334_p7[15:0];

assign trunc_ln1257_1_fu_4268_p1 = grp_fu_4705_p3[15:0];

assign trunc_ln1257_fu_4265_p1 = grp_fu_4714_p2[15:0];

assign trunc_ln1261_fu_4417_p1 = select_ln1261_fu_4403_p3[7:0];

assign trunc_ln1262_fu_4459_p1 = select_ln1262_fu_4445_p3[7:0];

assign trunc_ln1311_1_fu_4517_p4 = {{sub_ln1311_fu_4511_p2[26:19]}};

assign trunc_ln1311_2_fu_4533_p4 = {{grp_fu_4739_p2[26:19]}};

assign trunc_ln1311_fu_4501_p1 = grp_fu_4739_p2[26:0];

assign trunc_ln1370_1_fu_3418_p1 = hBarSel_loc_1_out_i[5:0];

assign trunc_ln1370_fu_3402_p1 = vBarSel_loc_1_out_i[2:0];

assign trunc_ln1499_1_fu_3838_p1 = gSerie_V[0:0];

assign trunc_ln1499_2_fu_3884_p1 = bSerie_V[0:0];

assign trunc_ln1499_fu_3792_p1 = rSerie_V[0:0];

assign trunc_ln1551_1_fu_3295_p1 = hBarSel_3_loc_1_out_i[4:0];

assign trunc_ln1551_fu_3279_p1 = vBarSel_2_loc_1_out_i[0:0];

assign trunc_ln1733_1_fu_3260_p1 = hBarSel_5_loc_1_out_i[3:0];

assign trunc_ln1733_fu_3244_p1 = vBarSel_3_loc_1_out_i[0:0];

assign trunc_ln520_10_fu_2882_p1 = hBarSel_5_loc_1_out_i[2:0];

assign trunc_ln520_1_fu_2043_p1 = ap_sig_allocacmp_x_4[7:0];

assign trunc_ln520_2_fu_2047_p1 = ap_sig_allocacmp_x_4[10:0];

assign trunc_ln520_3_fu_4194_p1 = rampVal_3_loc_1_out_i[7:0];

assign trunc_ln520_4_fu_4039_p1 = hdata_loc_1_out_i[7:0];

assign trunc_ln520_5_fu_3449_p1 = hBarSel_4_loc_1_out_i[2:0];

assign trunc_ln520_6_fu_3168_p1 = vBarSel_loc_1_out_i[2:0];

assign trunc_ln520_7_fu_2846_p1 = vBarSel_3_loc_1_out_i[0:0];

assign trunc_ln520_8_fu_3204_p1 = hBarSel_loc_1_out_i[2:0];

assign trunc_ln520_9_fu_2946_p1 = hBarSel_3_loc_1_out_i[2:0];

assign trunc_ln520_fu_3626_p1 = rampVal_loc_1_out_i[7:0];

assign trunc_ln526_fu_3487_p1 = srcYUV_dout[7:0];

assign trunc_ln9_fu_4369_p4 = {{add_ln1257_3_fu_4277_p2[15:8]}};

assign u_fu_4303_p4 = {{add_ln1258_2_fu_4297_p2[24:8]}};

assign v_fu_4343_p4 = {{add_ln1259_2_fu_4337_p2[24:8]}};

assign whiYuv_1_address0 = zext_ln1459_fu_3568_p1;

assign whiYuv_address0 = zext_ln1183_fu_3597_p1;

assign xor_ln1498_1_fu_3860_p2 = (trunc_ln1499_1_fu_3838_p1 ^ tmp_20_fu_3842_p3);

assign xor_ln1498_2_fu_3906_p2 = (trunc_ln1499_2_fu_3884_p1 ^ tmp_21_fu_3888_p3);

assign xor_ln1498_fu_3814_p2 = (trunc_ln1499_fu_3792_p1 ^ tmp_19_fu_3796_p3);

assign xor_ln1713_fu_2850_p2 = (trunc_ln520_7_fu_2846_p1 ^ 1'd1);

assign xor_ln691_1_fu_2249_p2 = (icmp_ln691_1_fu_2243_p2 ^ 1'd1);

assign xor_ln691_fu_2273_p2 = (1'd1 ^ and_ln691_1_fu_2267_p2);

assign zext_ln1019_fu_2448_p1 = yCount_V_2;

assign zext_ln1027_1_fu_2369_p1 = yCount_V_3;

assign zext_ln1027_fu_2548_p1 = yCount_V;

assign zext_ln1032_cast_fu_1968_p1 = zext_ln1032;

assign zext_ln1056_fu_3636_p1 = add_ln1056_fu_3630_p2;

assign zext_ln1099_fu_3617_p1 = ap_phi_reg_pp0_iter16_phi_ln1099_reg_1630;

assign zext_ln1120_fu_3612_p1 = ap_phi_reg_pp0_iter16_phi_ln1120_reg_1619;

assign zext_ln1141_fu_3607_p1 = ap_phi_reg_pp0_iter16_phi_ln1141_reg_1608;

assign zext_ln1162_fu_3602_p1 = ap_phi_reg_pp0_iter16_phi_ln1162_reg_1597;

assign zext_ln1183_fu_3597_p1 = ap_phi_reg_pp0_iter16_phi_ln1183_reg_1586;

assign zext_ln1212_fu_3459_p1 = add_ln1212_fu_3453_p2;

assign zext_ln1215_fu_3587_p1 = hBarSel_4_loc_1_out_i;

assign zext_ln1236_fu_2803_p1 = tmp_fu_2794_p4;

assign zext_ln1240_fu_2821_p1 = tmp_12_fu_2812_p4;

assign zext_ln1244_fu_3147_p1 = tmp_14_fu_3138_p4;

assign zext_ln1257_1_fu_3160_p1 = g_fu_3130_p3;

assign zext_ln1257_4_fu_4259_p1 = grp_fu_4714_p2;

assign zext_ln1257_6_fu_4262_p1 = grp_fu_4705_p3;

assign zext_ln1257_fu_3156_p1 = r_fu_3050_p3;

assign zext_ln1258_fu_4290_p1 = shl_ln1_fu_4283_p3;

assign zext_ln1259_1_fu_4330_p1 = add_ln1259_fu_4324_p2;

assign zext_ln1259_fu_4320_p1 = shl_ln2_fu_4313_p3;

assign zext_ln1302_fu_2035_p1 = ap_sig_allocacmp_x_4;

assign zext_ln1310_fu_3236_p1 = lshr_ln1_reg_5151_pp0_iter13_reg;

assign zext_ln1348_fu_3178_p1 = add_ln1348_fu_3172_p2;

assign zext_ln1367_fu_3214_p1 = add_ln1367_fu_3208_p2;

assign zext_ln1374_1_fu_3573_p1 = tpgTartanBarArray_q0;

assign zext_ln1374_fu_3428_p1 = or_ln1370_fu_3422_p2;

assign zext_ln1459_fu_3568_p1 = ap_phi_reg_pp0_iter16_phi_ln1459_reg_1575;

assign zext_ln1474_fu_3563_p1 = ap_phi_reg_pp0_iter16_phi_ln1474_reg_1564;

assign zext_ln1495_fu_2616_p1 = xBar_V;

assign zext_ln1548_fu_2956_p1 = add_ln1548_fu_2950_p2;

assign zext_ln1555_1_fu_3553_p1 = $unsigned(sext_ln1555_fu_3549_p1);

assign zext_ln1555_fu_3305_p1 = tBarSel_fu_3299_p2;

assign zext_ln1713_fu_2856_p1 = xor_ln1713_fu_2850_p2;

assign zext_ln1730_fu_2892_p1 = add_ln1730_fu_2886_p2;

assign zext_ln1739_1_fu_3529_p1 = DPtpgBarArray_q0;

assign zext_ln1739_fu_3270_p1 = or_ln1733_fu_3264_p2;

assign zext_ln507_1_fu_4062_p1 = add_ln1500_fu_4056_p2;

assign zext_ln507_fu_4217_p1 = add_ln1039_fu_4211_p2;

assign zext_ln840_fu_2355_p1 = add_ln840_6_fu_2349_p2;

always @ (posedge ap_clk) begin
    barWidth_cast_cast_reg_4976[11] <= 1'b0;
    zext_ln1032_cast_reg_4981[15:8] <= 8'b00000000;
    select_ln507_1_cast_cast_cast_cast_reg_4986[7:5] <= 3'b000;
    select_ln507_cast_reg_4998[7:5] <= 3'b000;
    zext_ln1257_1_reg_5263[23:16] <= 8'b00000000;
end

endmodule //design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2
