<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3464" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3464{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3464{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3464{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_3464{left:69px;bottom:1088px;letter-spacing:-0.13px;}
#t5_3464{left:234px;bottom:1088px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t6_3464{left:69px;bottom:1069px;letter-spacing:-0.14px;}
#t7_3464{left:237px;bottom:1069px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t8_3464{left:69px;bottom:1051px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t9_3464{left:69px;bottom:1020px;letter-spacing:-0.13px;}
#ta_3464{left:234px;bottom:1020px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tb_3464{left:69px;bottom:1002px;letter-spacing:-0.14px;}
#tc_3464{left:237px;bottom:1002px;letter-spacing:-0.14px;word-spacing:0.01px;}
#td_3464{left:69px;bottom:984px;letter-spacing:-0.12px;}
#te_3464{left:69px;bottom:953px;letter-spacing:-0.13px;}
#tf_3464{left:234px;bottom:953px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tg_3464{left:69px;bottom:935px;letter-spacing:-0.14px;}
#th_3464{left:237px;bottom:935px;letter-spacing:-0.14px;word-spacing:0.01px;}
#ti_3464{left:69px;bottom:917px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tj_3464{left:69px;bottom:886px;letter-spacing:-0.13px;}
#tk_3464{left:234px;bottom:886px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tl_3464{left:69px;bottom:868px;letter-spacing:-0.14px;}
#tm_3464{left:237px;bottom:868px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tn_3464{left:69px;bottom:849px;letter-spacing:-0.13px;word-spacing:0.01px;}
#to_3464{left:69px;bottom:819px;letter-spacing:-0.13px;}
#tp_3464{left:234px;bottom:819px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tq_3464{left:69px;bottom:800px;letter-spacing:-0.14px;}
#tr_3464{left:237px;bottom:800px;letter-spacing:-0.14px;word-spacing:0.01px;}
#ts_3464{left:69px;bottom:782px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tt_3464{left:69px;bottom:724px;letter-spacing:0.14px;}
#tu_3464{left:151px;bottom:724px;letter-spacing:0.16px;word-spacing:0.01px;}
#tv_3464{left:69px;bottom:700px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tw_3464{left:69px;bottom:683px;letter-spacing:-0.13px;}
#tx_3464{left:69px;bottom:658px;letter-spacing:-0.15px;}
#ty_3464{left:95px;bottom:658px;letter-spacing:-0.16px;word-spacing:2.53px;}
#tz_3464{left:95px;bottom:642px;letter-spacing:-0.3px;}
#t10_3464{left:69px;bottom:617px;letter-spacing:-0.14px;}
#t11_3464{left:95px;bottom:617px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t12_3464{left:546px;bottom:624px;}
#t13_3464{left:558px;bottom:617px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t14_3464{left:95px;bottom:600px;}
#t15_3464{left:104px;bottom:607px;}
#t16_3464{left:115px;bottom:600px;letter-spacing:-0.25px;word-spacing:-0.51px;}
#t17_3464{left:234px;bottom:600px;}
#t18_3464{left:247px;bottom:600px;letter-spacing:-0.15px;word-spacing:-0.54px;}
#t19_3464{left:95px;bottom:584px;letter-spacing:-0.15px;word-spacing:-1.19px;}
#t1a_3464{left:95px;bottom:567px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#t1b_3464{left:69px;bottom:517px;letter-spacing:-0.1px;}
#t1c_3464{left:154px;bottom:517px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1d_3464{left:69px;bottom:493px;letter-spacing:-0.15px;word-spacing:-0.64px;}
#t1e_3464{left:69px;bottom:476px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1f_3464{left:69px;bottom:459px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1g_3464{left:69px;bottom:435px;letter-spacing:-0.14px;}
#t1h_3464{left:95px;bottom:435px;letter-spacing:-0.15px;word-spacing:1.36px;}
#t1i_3464{left:95px;bottom:418px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1j_3464{left:69px;bottom:393px;letter-spacing:-0.13px;}
#t1k_3464{left:95px;bottom:393px;letter-spacing:-0.15px;word-spacing:-1.25px;}
#t1l_3464{left:95px;bottom:377px;letter-spacing:-0.17px;}
#t1m_3464{left:95px;bottom:352px;}
#t1n_3464{left:121px;bottom:352px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1o_3464{left:121px;bottom:335px;letter-spacing:-0.18px;}
#t1p_3464{left:283px;bottom:335px;}
#t1q_3464{left:296px;bottom:335px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1r_3464{left:95px;bottom:311px;}
#t1s_3464{left:121px;bottom:311px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#t1t_3464{left:121px;bottom:294px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t1u_3464{left:95px;bottom:270px;}
#t1v_3464{left:121px;bottom:270px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1w_3464{left:121px;bottom:253px;letter-spacing:-0.16px;}
#t1x_3464{left:95px;bottom:228px;}
#t1y_3464{left:121px;bottom:228px;letter-spacing:-0.15px;word-spacing:-1.17px;}
#t1z_3464{left:121px;bottom:212px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t20_3464{left:95px;bottom:187px;}
#t21_3464{left:121px;bottom:187px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t22_3464{left:69px;bottom:163px;letter-spacing:-0.18px;}
#t23_3464{left:95px;bottom:163px;letter-spacing:-0.15px;word-spacing:-0.46px;}

.s1_3464{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3464{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3464{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_3464{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3464{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_3464{font-size:11px;font-family:Verdana-Italic_b5x;color:#000;}
.s7_3464{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s8_3464{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3464" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3464Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3464" style="-webkit-user-select: none;"><object width="935" height="1210" data="3464/3464.svg" type="image/svg+xml" id="pdf3464" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3464" class="t s1_3464">12-28 </span><span id="t2_3464" class="t s1_3464">Vol. 3A </span>
<span id="t3_3464" class="t s2_3464">MEMORY CACHE CONTROL </span>
<span id="t4_3464" class="t s3_3464">IA32_MTRR_PHYSBASE1 = </span><span id="t5_3464" class="t s3_3464">0000 0000 0400 0006H </span>
<span id="t6_3464" class="t s3_3464">IA32_MTRR_PHYSMASK1 = </span><span id="t7_3464" class="t s3_3464">0000 00FF FE00 0800H </span>
<span id="t8_3464" class="t s3_3464">Caches 64-96 MByte as WB cache type. </span>
<span id="t9_3464" class="t s3_3464">IA32_MTRR_PHYSBASE2 = </span><span id="ta_3464" class="t s3_3464">0000 0000 0600 0006H </span>
<span id="tb_3464" class="t s3_3464">IA32_MTRR_PHYSMASK2 = </span><span id="tc_3464" class="t s3_3464">0000 00FF FFC0 0800H </span>
<span id="td_3464" class="t s3_3464">Caches 96-100 MByte as WB cache type. </span>
<span id="te_3464" class="t s3_3464">IA32_MTRR_PHYSBASE3 = </span><span id="tf_3464" class="t s3_3464">0000 0000 0400 0000H </span>
<span id="tg_3464" class="t s3_3464">IA32_MTRR_PHYSMASK3 = </span><span id="th_3464" class="t s3_3464">0000 00FF FFC0 0800H </span>
<span id="ti_3464" class="t s3_3464">Caches 64-68 MByte as UC cache type. </span>
<span id="tj_3464" class="t s3_3464">IA32_MTRR_PHYSBASE4 = </span><span id="tk_3464" class="t s3_3464">0000 0000 00F0 0000H </span>
<span id="tl_3464" class="t s3_3464">IA32_MTRR_PHYSMASK4 = </span><span id="tm_3464" class="t s3_3464">0000 00FF FFF0 0800H </span>
<span id="tn_3464" class="t s3_3464">Caches 15-16 MByte as UC cache type. </span>
<span id="to_3464" class="t s3_3464">IA32_MTRR_PHYSBASE5 = </span><span id="tp_3464" class="t s3_3464">0000 0000 A000 0001H </span>
<span id="tq_3464" class="t s3_3464">IA32_MTRR_PHYSMASK5 = </span><span id="tr_3464" class="t s3_3464">0000 00FF FF80 0800H </span>
<span id="ts_3464" class="t s3_3464">Caches A0000000-A0800000 as WC type. </span>
<span id="tt_3464" class="t s4_3464">12.11.4 </span><span id="tu_3464" class="t s4_3464">Range Size and Alignment Requirement </span>
<span id="tv_3464" class="t s5_3464">A range that is to be mapped to a variable-range MTRR must meet the following “power of 2” size and alignment </span>
<span id="tw_3464" class="t s5_3464">rules: </span>
<span id="tx_3464" class="t s5_3464">1. </span><span id="ty_3464" class="t s5_3464">The minimum range size is 4 KBytes and the base address of the range must be on at least a 4-KByte </span>
<span id="tz_3464" class="t s5_3464">boundary. </span>
<span id="t10_3464" class="t s5_3464">2. </span><span id="t11_3464" class="t s5_3464">For ranges greater than 4 KBytes, each range must be of length 2 </span>
<span id="t12_3464" class="t s6_3464">n </span>
<span id="t13_3464" class="t s5_3464">and its base address must be aligned on a </span>
<span id="t14_3464" class="t s5_3464">2 </span>
<span id="t15_3464" class="t s6_3464">n </span>
<span id="t16_3464" class="t s5_3464">boundary, where </span><span id="t17_3464" class="t s7_3464">n </span><span id="t18_3464" class="t s5_3464">is a value equal to or greater than 12. The base-address alignment value cannot be less </span>
<span id="t19_3464" class="t s5_3464">than its length. For example, an 8-KByte range cannot be aligned on a 4-KByte boundary. It must be aligned on </span>
<span id="t1a_3464" class="t s5_3464">at least an 8-KByte boundary. </span>
<span id="t1b_3464" class="t s8_3464">12.11.4.1 </span><span id="t1c_3464" class="t s8_3464">MTRR Precedences </span>
<span id="t1d_3464" class="t s5_3464">If the MTRRs are not enabled (by setting the E flag in the IA32_MTRR_DEF_TYPE MSR), then all memory accesses </span>
<span id="t1e_3464" class="t s5_3464">are of the UC memory type. If the MTRRs are enabled, then the memory type used for a memory access is deter- </span>
<span id="t1f_3464" class="t s5_3464">mined as follows: </span>
<span id="t1g_3464" class="t s5_3464">1. </span><span id="t1h_3464" class="t s5_3464">If the physical address falls within the first 1 MByte of physical memory and fixed MTRRs are enabled, the </span>
<span id="t1i_3464" class="t s5_3464">processor uses the memory type stored for the appropriate fixed-range MTRR. </span>
<span id="t1j_3464" class="t s5_3464">2. </span><span id="t1k_3464" class="t s5_3464">Otherwise, the processor attempts to match the physical address with a memory type set by the variable-range </span>
<span id="t1l_3464" class="t s5_3464">MTRRs: </span>
<span id="t1m_3464" class="t s5_3464">— </span><span id="t1n_3464" class="t s5_3464">If one variable memory range matches, the processor uses the memory type stored in the </span>
<span id="t1o_3464" class="t s5_3464">IA32_MTRR_PHYSBASE</span><span id="t1p_3464" class="t s7_3464">n </span><span id="t1q_3464" class="t s5_3464">register for that range. </span>
<span id="t1r_3464" class="t s5_3464">— </span><span id="t1s_3464" class="t s5_3464">If two or more variable memory ranges match and the memory types are identical, then that memory type </span>
<span id="t1t_3464" class="t s5_3464">is used. </span>
<span id="t1u_3464" class="t s5_3464">— </span><span id="t1v_3464" class="t s5_3464">If two or more variable memory ranges match and one of the memory types is UC, the UC memory type </span>
<span id="t1w_3464" class="t s5_3464">used. </span>
<span id="t1x_3464" class="t s5_3464">— </span><span id="t1y_3464" class="t s5_3464">If two or more variable memory ranges match and the memory types are WT and WB, the WT memory type </span>
<span id="t1z_3464" class="t s5_3464">is used. </span>
<span id="t20_3464" class="t s5_3464">— </span><span id="t21_3464" class="t s5_3464">For overlaps not defined by the above rules, processor behavior is undefined. </span>
<span id="t22_3464" class="t s5_3464">3. </span><span id="t23_3464" class="t s5_3464">If no fixed or variable memory range matches, the processor uses the default memory type. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
