This folder contains the Verilog implementation of a digital alarm clock, including the main module, its testbench and the obtained GTKWave output.

The design features timekeeping, alarm setting, and alarm control logic.
