//: version "1.8.7"

module FA(Cin, B, A);
//: interface  /sz:(100, 90) /bd:[ Ti0>A(31/100) Ti1>B(74/100) Li0>Cin(43/90) Ri0>S(30/90) Ri1>Cout(69/90) ]
input B;    //: /sn:0 {0}(157,65)(157,75){1}
input A;    //: /sn:0 {0}(132,65)(132,75){1}
input Cin;    //: /sn:0 {0}(184,65)(184,75){1}
wire w4;    //: /sn:0 {0}(309,109)(319,109){1}
wire w3;    //: /sn:0 {0}(309,104)(319,104){1}
wire w0;    //: /sn:0 {0}(208,108)(218,108){1}
wire w1;    //: /sn:0 {0}(208,103)(218,103){1}
wire w2;    //: /sn:0 {0}(239,105)(249,105){1}
wire w5;    //: /sn:0 {0}(340,107)(350,107){1}
//: enddecls

  xor g4 (.I0(w3), .I1(w4), .Z(w5));   //: @(330,107) /sn:0 /w:[ 1 1 0 ]
  xor g3 (.I0(w0), .I1(w1), .Z(w2));   //: @(229,105) /sn:0 /w:[ 1 1 0 ]
  //: input g2 (Cin) @(184,63) /sn:0 /R:3 /w:[ 0 ]
  //: input g1 (B) @(157,63) /sn:0 /R:3 /w:[ 0 ]
  //: input g0 (A) @(132,63) /sn:0 /R:3 /w:[ 0 ]

endmodule

module main;    //: root_module
wire w6;    //: /sn:0 {0}(296,73)(296,131){1}
wire w4;    //: /sn:0 {0}(323,162)(405,162){1}
wire w3;    //: /sn:0 {0}(323,201)(405,201){1}
wire w0;    //: /sn:0 {0}(175,175)(221,175){1}
wire w5;    //: /sn:0 {0}(253,73)(253,133){1}
//: enddecls

  led g4 (.I(w4));   //: @(412,162) /sn:0 /R:3 /w:[ 1 ] /type:2
  //: switch g3 (w0) @(158,175) /sn:0 /w:[ 0 ] /st:1
  //: switch g2 (w6) @(296,60) /sn:0 /R:3 /w:[ 0 ] /st:1
  //: switch g1 (w5) @(253,60) /sn:0 /R:3 /w:[ 0 ] /st:1
  FA g6 (.B(w6), .A(w5), .Cin(w0), .Cout(w3), .S(w4));   //: @(222, 132) /sz:(100, 90) /sn:0 /p:[ Ti0>1 Ti1>1 Li0>1 Ri0>0 Ri1>0 ]
  led g5 (.I(w3));   //: @(412,201) /sn:0 /R:3 /w:[ 1 ] /type:2

endmodule
