[
  {
    "id": "2fddde80-1e2b-43f2-8072-8e56e9138efe",
    "human_readable_id": 0,
    "title": "apb",
    "type": "MODULE",
    "description": "Verilog module apb is defined in line 2",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v:2:2.",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "ca794c9f-f0ea-4a84-9c84-bd26805dbc53",
    "human_readable_id": 1,
    "title": "PCLK",
    "type": "PORT",
    "description": "Verilog port 'PCLK' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 3 to line 3. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'. It is also a sensitive signal within an always block in module 'apb'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#3:3"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "017f6c2d-6f55-40da-867e-6c067cea8ec2",
    "human_readable_id": 3,
    "title": "PRESETn",
    "type": "PORT",
    "description": "Verilog port 'PRESETn' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 4 to line 4. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#4:4"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "45542319-526d-4ea4-bb4c-142714ec40bf",
    "human_readable_id": 5,
    "title": "PSELx",
    "type": "PORT",
    "description": "Verilog port 'PSELx' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 5 to line 5. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#5:5"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "ee6b1d02-efaa-4c1a-b8ec-51dcd9230841",
    "human_readable_id": 7,
    "title": "PWRITE",
    "type": "PORT",
    "description": "Verilog port 'PWRITE' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 6 to line 6. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#6:6"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "c67756e5-2b6f-49bd-98cb-5c36c0e4389a",
    "human_readable_id": 9,
    "title": "PENABLE",
    "type": "PORT",
    "description": "Verilog port 'PENABLE' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 7 to line 7. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#7:7"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "017d2419-1fc2-4fed-95bd-d4cb2a66c044",
    "human_readable_id": 11,
    "title": "PADDR",
    "type": "PORT",
    "description": "Verilog port 'PADDR' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 8 to line 8. Its direction is 'input'. Its bit-width is from MSB 31 to LSB 0. Its AST node type is 'Input'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#8:8"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "e236204b-6a76-431b-8043-fec32f885c8d",
    "human_readable_id": 13,
    "title": "PWDATA",
    "type": "PORT",
    "description": "Verilog port 'PWDATA' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 9 to line 9. Its direction is 'input'. Its bit-width is from MSB 31 to LSB 0. Its AST node type is 'Input'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#9:9"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "684be1ae-b5e7-432f-b451-77af92770abf",
    "human_readable_id": 15,
    "title": "READ_DATA_ON_RX",
    "type": "PORT",
    "description": "Verilog port 'READ_DATA_ON_RX' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 10 to line 10. Its direction is 'input'. Its bit-width is from MSB 31 to LSB 0. Its AST node type is 'Input'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#10:10"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "8959f325-1a65-49ea-97cf-d65ef99b39ce",
    "human_readable_id": 17,
    "title": "ERROR",
    "type": "PORT",
    "description": "Verilog port 'ERROR' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 11 to line 11. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'. It is also right hand side in assignment 'Assign: PSLVERR = ERROR' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 30 to line 30.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#11:11"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "ff1285f6-93e2-4c07-960c-4c3923f72e93",
    "human_readable_id": 19,
    "title": "TX_EMPTY",
    "type": "PORT",
    "description": "Verilog port 'TX_EMPTY' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 12 to line 12. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'. It is also right hand side in assignment 'Assign: INT_TX = TX_EMPTY' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 31 to line 31.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#12:12"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "31fa0ddb-7c16-4ea8-9634-66ac4f6ed7a7",
    "human_readable_id": 21,
    "title": "RX_EMPTY",
    "type": "PORT",
    "description": "Verilog port 'RX_EMPTY' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 13 to line 13. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'. It is also right hand side in assignment 'Assign: INT_RX = RX_EMPTY' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 32 to line 32.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#13:13"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "7bf8cedf-c654-4aa3-8d5e-b3d7b45a9b2f",
    "human_readable_id": 23,
    "title": "PRDATA",
    "type": "PORT",
    "description": "Verilog port 'PRDATA' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 14 to line 14. Its direction is 'output'. Its bit-width is from MSB 31 to LSB 0. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: PRDATA = ((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 29 to line 29.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#14:14"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "16c41c4d-a091-4f79-a78d-cd719e8d9038",
    "human_readable_id": 25,
    "title": "INTERNAL_I2C_REGISTER_CONFIG",
    "type": "PORT",
    "description": "Verilog port 'INTERNAL_I2C_REGISTER_CONFIG' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 15 to line 15. Its direction is 'output'. Its bit-width is from MSB 13 to LSB 0. Its AST node type is 'Output'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#15:15"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "6cae2ff9-9ea0-49ad-bf30-3eee7e4d3d12",
    "human_readable_id": 27,
    "title": "INTERNAL_I2C_REGISTER_TIMEOUT",
    "type": "PORT",
    "description": "Verilog port 'INTERNAL_I2C_REGISTER_TIMEOUT' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 16 to line 16. Its direction is 'output'. Its bit-width is from MSB 13 to LSB 0. Its AST node type is 'Output'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#16:16"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "5078d885-8459-4a37-98c5-3dc09cfc9cbb",
    "human_readable_id": 29,
    "title": "WRITE_DATA_ON_TX",
    "type": "PORT",
    "description": "Verilog port 'WRITE_DATA_ON_TX' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 17 to line 17. Its direction is 'output'. Its bit-width is from MSB 31 to LSB 0. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: WRITE_DATA_ON_TX = ((PADDR == 32'd0))? PWDATA:PWDATA' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 28 to line 28.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#17:17"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "ed6b1a7b-ceb3-4918-aed7-74aadf04849b",
    "human_readable_id": 31,
    "title": "WR_ENA",
    "type": "PORT",
    "description": "Verilog port 'WR_ENA' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 18 to line 18. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: WR_ENA = (((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 25 to line 25.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#18:18"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "9c8e48a7-e85d-4460-8d34-b9df47057196",
    "human_readable_id": 33,
    "title": "RD_ENA",
    "type": "PORT",
    "description": "Verilog port 'RD_ENA' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 19 to line 19. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: RD_ENA = (((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 26 to line 26.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#19:19"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "232ac3f7-fc32-40b3-897b-65ce6bf901ec",
    "human_readable_id": 35,
    "title": "PREADY",
    "type": "PORT",
    "description": "Verilog port 'PREADY' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 20 to line 20. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: PREADY = ((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 27 to line 27.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#20:20"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "973d6854-d759-450e-bd06-7540867c032a",
    "human_readable_id": 37,
    "title": "PSLVERR",
    "type": "PORT",
    "description": "Verilog port 'PSLVERR' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 21 to line 21. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: PSLVERR = ERROR' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 30 to line 30.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#21:21"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "bf1490b6-812d-408e-b107-f9f1e5498524",
    "human_readable_id": 39,
    "title": "INT_RX",
    "type": "PORT",
    "description": "Verilog port 'INT_RX' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 22 to line 22. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: INT_RX = RX_EMPTY' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 32 to line 32.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#22:22"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "61591e12-f09f-45aa-ac24-4f68d9057168",
    "human_readable_id": 41,
    "title": "INT_TX",
    "type": "PORT",
    "description": "Verilog port 'INT_TX' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 23 to line 23. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: INT_TX = TX_EMPTY' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 31 to line 31.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#23:23"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "093fdd2b-3c6f-4da3-9f81-50b15663419e",
    "human_readable_id": 43,
    "title": "INTERNAL_I2C_REGISTER_CONFIG",
    "type": "REGISTER",
    "description": "Verilog **register** 'INTERNAL_I2C_REGISTER_CONFIG' is defined within module 'apb'  in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 15 to line 15. Its **bit-width** is from MSB 13 to LSB 0. It is an **unsigned** register. Its **AST node type** is 'Reg'. It is also driven as the left-hand side within an always block in module 'apb'. It is also  as the left-hand side within an always block at line 52 in module 'apb'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#15:15"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "28438ae1-c873-492a-8e62-9c0a07f743be",
    "human_readable_id": 45,
    "title": "INTERNAL_I2C_REGISTER_TIMEOUT",
    "type": "REGISTER",
    "description": "Verilog **register** 'INTERNAL_I2C_REGISTER_TIMEOUT' is defined within module 'apb'  in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 16 to line 16. Its **bit-width** is from MSB 13 to LSB 0. It is an **unsigned** register. Its **AST node type** is 'Reg'. It is also driven as the left-hand side within an always block in module 'apb'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#16:16"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "272cfc55-cac0-4e34-ab30-b52b6c5343a4",
    "human_readable_id": 47,
    "title": "Assign: WR_ENA = (((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 25 to line 25. The **left-hand side (LHS)** is 'WR_ENA' and the **right-hand side (RHS)** is '(((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#25:25"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "e3ef68fe-717f-4179-b96d-12388776ff1a",
    "human_readable_id": 48,
    "title": "(((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0",
    "type": "RHS_ASSIGN",
    "description": "An signal '(((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0' in module 'apb'. It is right hand side in assignment Assign: WR_ENA = (((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0 in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 25 to line 25.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#25:25#RHS"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "d1f391cb-75a1-4884-a146-98f42c8a120e",
    "human_readable_id": 53,
    "title": "Assign: RD_ENA = (((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 26 to line 26. The **left-hand side (LHS)** is 'RD_ENA' and the **right-hand side (RHS)** is '(((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#26:26"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "67cb9838-7eb1-4b66-82d4-dace51577ad2",
    "human_readable_id": 54,
    "title": "(((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0",
    "type": "RHS_ASSIGN",
    "description": "An signal '(((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0' in module 'apb'. It is right hand side in assignment Assign: RD_ENA = (((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0 in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 26 to line 26.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#26:26#RHS"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "743e1eee-1522-4e54-9b5c-85ccfa872c11",
    "human_readable_id": 59,
    "title": "Assign: PREADY = ((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 27 to line 27. The **left-hand side (LHS)** is 'PREADY' and the **right-hand side (RHS)** is '((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#27:27"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "aa23697a-5fe3-4088-8a7c-868011154825",
    "human_readable_id": 60,
    "title": "((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0",
    "type": "RHS_ASSIGN",
    "description": "An signal '((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0' in module 'apb'. It is right hand side in assignment Assign: PREADY = ((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0 in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 27 to line 27.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#27:27#RHS"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "4cdcb3d7-83b0-4e1d-b399-8a5715567dd8",
    "human_readable_id": 65,
    "title": "Assign: WRITE_DATA_ON_TX = ((PADDR == 32'd0))? PWDATA:PWDATA",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 28 to line 28. The **left-hand side (LHS)** is 'WRITE_DATA_ON_TX' and the **right-hand side (RHS)** is '((PADDR == 32'd0))? PWDATA:PWDATA'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#28:28"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "38dcf202-aabc-41a5-baa9-51dfc959c950",
    "human_readable_id": 66,
    "title": "((PADDR == 32'd0))? PWDATA:PWDATA",
    "type": "RHS_ASSIGN",
    "description": "An signal '((PADDR == 32'd0))? PWDATA:PWDATA' in module 'apb'. It is right hand side in assignment Assign: WRITE_DATA_ON_TX = ((PADDR == 32'd0))? PWDATA:PWDATA in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 28 to line 28.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#28:28#RHS"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "1bcd3283-f589-4a33-9481-bb3ae96fb00e",
    "human_readable_id": 71,
    "title": "Assign: PRDATA = ((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 29 to line 29. The **left-hand side (LHS)** is 'PRDATA' and the **right-hand side (RHS)** is '((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#29:29"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "2351d70a-7fba-406a-8f13-a8426e348f0e",
    "human_readable_id": 72,
    "title": "((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX",
    "type": "RHS_ASSIGN",
    "description": "An signal '((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX' in module 'apb'. It is right hand side in assignment Assign: PRDATA = ((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 29 to line 29.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#29:29#RHS"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "d429b31d-3763-41f1-a9b5-b3286fdb8b04",
    "human_readable_id": 77,
    "title": "Assign: PSLVERR = ERROR",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 30 to line 30. The **left-hand side (LHS)** is 'PSLVERR' and the **right-hand side (RHS)** is 'ERROR'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#30:30"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "2e0c7ed9-186d-4568-941e-7c286ffb6058",
    "human_readable_id": 82,
    "title": "Assign: INT_TX = TX_EMPTY",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 31 to line 31. The **left-hand side (LHS)** is 'INT_TX' and the **right-hand side (RHS)** is 'TX_EMPTY'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#31:31"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "b7dfc1e0-45ee-4171-a361-461cbd7fc4b3",
    "human_readable_id": 87,
    "title": "Assign: INT_RX = RX_EMPTY",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 32 to line 32. The **left-hand side (LHS)** is 'INT_RX' and the **right-hand side (RHS)** is 'RX_EMPTY'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#32:32"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "cc583471-356e-4b57-b444-cd769d63a112",
    "human_readable_id": 92,
    "title": "Always Block (sequential) @ (posedge PCLK)",
    "type": "ALWAYS_BLOCK",
    "description": "An **always block** (sequential logic) in module 'apb' from file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' lines 33-52. It is sensitive to: posedge PCLK. Its AST node type is 'Always'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#33:52"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "1f008ea8-2c37-4b71-b6b3-613d5475d3c2",
    "human_readable_id": 96,
    "title": "14'd0",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 37 in apb in C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 33 to line 52 It is also  as the left-hand side within an always block at line 38 in module 'apb'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#RHS_ALWAYS_INTERNAL_I2C_REGISTER_CONFIG"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "51da0c79-e6dc-43e9-9bdf-04b9dd0823c1",
    "human_readable_id": 98,
    "title": "PWDATA[13:0]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 44 in apb in C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 33 to line 52 It is also  as the left-hand side within an always block at line 48 in module 'apb'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#RHS_ALWAYS_INTERNAL_I2C_REGISTER_CONFIG"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  }
]