# RTL-Design-of-a-FIR-Filter-on-FPGA-using-Verilog
Designed a FIR Filter with coefficients calculated in Python and implemented fixed-point arithmetic for FPGA processing.
