Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: Procesador.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Procesador.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Procesador"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Procesador
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\utp\Desktop\tallerProcesador3\tallerProcesador3\unidadControl.vhd" into library work
Parsing entity <unidadControl>.
Parsing architecture <arqUC> of entity <unidadcontrol>.
Parsing VHDL file "C:\Users\utp\Desktop\tallerProcesador3\tallerProcesador3\signExtensionUnit.vhd" into library work
Parsing entity <signExtensionUnit>.
Parsing architecture <arqSEU> of entity <signextensionunit>.
Parsing VHDL file "C:\Users\utp\Desktop\tallerProcesador3\tallerProcesador3\registerfile.vhd" into library work
Parsing entity <registerfile>.
Parsing architecture <arqRF> of entity <registerfile>.
Parsing VHDL file "C:\Users\utp\Desktop\tallerProcesador3\tallerProcesador3\PSRModifier.vhd" into library work
Parsing entity <PSRModifier>.
Parsing architecture <arqPSRModifier> of entity <psrmodifier>.
Parsing VHDL file "C:\Users\utp\Desktop\tallerProcesador3\tallerProcesador3\PSR.vhd" into library work
Parsing entity <PSR>.
Parsing architecture <arqPSR> of entity <psr>.
Parsing VHDL file "C:\Users\utp\Desktop\tallerProcesador3\tallerProcesador3\PC.vhd" into library work
Parsing entity <PC>.
Parsing architecture <arqPC> of entity <pc>.
Parsing VHDL file "C:\Users\utp\Desktop\tallerProcesador3\tallerProcesador3\nPC.vhd" into library work
Parsing entity <nPC>.
Parsing architecture <arqNPC> of entity <npc>.
Parsing VHDL file "C:\Users\utp\Desktop\tallerProcesador3\tallerProcesador3\muxALU.vhd" into library work
Parsing entity <muxALU>.
Parsing architecture <arqMuxALU> of entity <muxalu>.
Parsing VHDL file "C:\Users\utp\Desktop\tallerProcesador3\tallerProcesador3\instructionMemory.vhd" into library work
Parsing entity <instructionMemory>.
Parsing architecture <arqIM> of entity <instructionmemory>.
Parsing VHDL file "C:\Users\utp\Desktop\tallerProcesador3\tallerProcesador3\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <arqALU> of entity <alu>.
Parsing VHDL file "C:\Users\utp\Desktop\tallerProcesador3\tallerProcesador3\adder.vhd" into library work
Parsing entity <adder>.
Parsing architecture <arqAdder> of entity <adder>.
Parsing VHDL file "C:\Users\utp\Desktop\tallerProcesador3\tallerProcesador3\Procesador3.vhd" into library work
Parsing entity <Procesador>.
Parsing architecture <Behavioral> of entity <procesador>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Procesador> (architecture <Behavioral>) from library <work>.

Elaborating entity <adder> (architecture <arqAdder>) from library <work>.

Elaborating entity <nPC> (architecture <arqNPC>) from library <work>.

Elaborating entity <PC> (architecture <arqPC>) from library <work>.

Elaborating entity <instructionMemory> (architecture <arqIM>) from library <work>.

Elaborating entity <registerfile> (architecture <arqRF>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\utp\Desktop\tallerProcesador3\tallerProcesador3\registerfile.vhd" Line 66: registers should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\utp\Desktop\tallerProcesador3\tallerProcesador3\registerfile.vhd" Line 67: registers should be on the sensitivity list of the process

Elaborating entity <unidadControl> (architecture <arqUC>) from library <work>.

Elaborating entity <ALU> (architecture <arqALU>) from library <work>.

Elaborating entity <muxALU> (architecture <arqMuxALU>) from library <work>.

Elaborating entity <signExtensionUnit> (architecture <arqSEU>) from library <work>.

Elaborating entity <PSR> (architecture <arqPSR>) from library <work>.

Elaborating entity <PSRModifier> (architecture <arqPSRModifier>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Procesador>.
    Related source file is "C:\Users\utp\Desktop\tallerProcesador3\tallerProcesador3\Procesador3.vhd".
    Summary:
	no macro.
Unit <Procesador> synthesized.

Synthesizing Unit <adder>.
    Related source file is "C:\Users\utp\Desktop\tallerProcesador3\tallerProcesador3\adder.vhd".
    Found 32-bit adder for signal <resultado> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder> synthesized.

Synthesizing Unit <nPC>.
    Related source file is "C:\Users\utp\Desktop\tallerProcesador3\tallerProcesador3\nPC.vhd".
    Found 32-bit register for signal <nextInstruction>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <nPC> synthesized.

Synthesizing Unit <PC>.
    Related source file is "C:\Users\utp\Desktop\tallerProcesador3\tallerProcesador3\PC.vhd".
    Found 32-bit register for signal <nextInstruction>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PC> synthesized.

Synthesizing Unit <instructionMemory>.
    Related source file is "C:\Users\utp\Desktop\tallerProcesador3\tallerProcesador3\instructionMemory.vhd".
WARNING:Xst:647 - Input <address<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'instructions', unconnected in block 'instructionMemory', is tied to its initial value.
    Found 64x32-bit single-port Read Only RAM <Mram_instructions> for signal <instructions>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <instructionMemory> synthesized.

Synthesizing Unit <registerfile>.
    Related source file is "C:\Users\utp\Desktop\tallerProcesador3\tallerProcesador3\registerfile.vhd".
    Found 32-bit 32-to-1 multiplexer for signal <registerSource1[4]_registers[31][31]_wide_mux_0_OUT> created at line 66.
    Found 32-bit 32-to-1 multiplexer for signal <registerSource2[4]_registers[31][31]_wide_mux_1_OUT> created at line 67.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<2><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<3><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<4><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<5><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<6><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<7><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<8><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<9><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<10><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<11><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<12><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<13><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<14><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<15><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<17><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<18><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<19><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<20><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<21><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<22><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<23><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<24><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<25><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<26><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<27><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<28><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<29><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<30><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<31><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<1><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <registers<16><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred 992 Latch(s).
	inferred   7 Multiplexer(s).
Unit <registerfile> synthesized.

Synthesizing Unit <unidadControl>.
    Related source file is "C:\Users\utp\Desktop\tallerProcesador3\tallerProcesador3\unidadControl.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <unidadControl> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\utp\Desktop\tallerProcesador3\tallerProcesador3\ALU.vhd".
WARNING:Xst:647 - Input <carry> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit adder for signal <operando1[31]_operando2[31]_add_0_OUT> created at line 47.
    Found 32-bit subtractor for signal <GND_1037_o_GND_1037_o_sub_3_OUT<31:0>> created at line 51.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <muxALU>.
    Related source file is "C:\Users\utp\Desktop\tallerProcesador3\tallerProcesador3\muxALU.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <muxALU> synthesized.

Synthesizing Unit <signExtensionUnit>.
    Related source file is "C:\Users\utp\Desktop\tallerProcesador3\tallerProcesador3\signExtensionUnit.vhd".
    Summary:
	no macro.
Unit <signExtensionUnit> synthesized.

Synthesizing Unit <PSR>.
    Related source file is "C:\Users\utp\Desktop\tallerProcesador3\tallerProcesador3\PSR.vhd".
    Found 1-bit register for signal <PSRegister<20>>.
    Found 1-bit register for signal <carry>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <PSR> synthesized.

Synthesizing Unit <PSRModifier>.
    Related source file is "C:\Users\utp\Desktop\tallerProcesador3\tallerProcesador3\PSRModifier.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   4 Latch(s).
	inferred   4 Multiplexer(s).
Unit <PSRModifier> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x32-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 4
 1-bit register                                        : 2
 32-bit register                                       : 2
# Latches                                              : 996
 1-bit latch                                           : 996
# Multiplexers                                         : 27
 1-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 20
 32-bit 32-to-1 multiplexer                            : 2
 6-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <my_PSR> is unconnected in block <Procesador>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <my_PSRModifier> is unconnected in block <Procesador>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <nextInstruction_6> of sequential type is unconnected in block <my_PC>.
WARNING:Xst:2677 - Node <nextInstruction_7> of sequential type is unconnected in block <my_PC>.
WARNING:Xst:2677 - Node <nextInstruction_8> of sequential type is unconnected in block <my_PC>.
WARNING:Xst:2677 - Node <nextInstruction_9> of sequential type is unconnected in block <my_PC>.
WARNING:Xst:2677 - Node <nextInstruction_10> of sequential type is unconnected in block <my_PC>.
WARNING:Xst:2677 - Node <nextInstruction_11> of sequential type is unconnected in block <my_PC>.
WARNING:Xst:2677 - Node <nextInstruction_12> of sequential type is unconnected in block <my_PC>.
WARNING:Xst:2677 - Node <nextInstruction_13> of sequential type is unconnected in block <my_PC>.
WARNING:Xst:2677 - Node <nextInstruction_14> of sequential type is unconnected in block <my_PC>.
WARNING:Xst:2677 - Node <nextInstruction_15> of sequential type is unconnected in block <my_PC>.
WARNING:Xst:2677 - Node <nextInstruction_16> of sequential type is unconnected in block <my_PC>.
WARNING:Xst:2677 - Node <nextInstruction_17> of sequential type is unconnected in block <my_PC>.
WARNING:Xst:2677 - Node <nextInstruction_18> of sequential type is unconnected in block <my_PC>.
WARNING:Xst:2677 - Node <nextInstruction_19> of sequential type is unconnected in block <my_PC>.
WARNING:Xst:2677 - Node <nextInstruction_20> of sequential type is unconnected in block <my_PC>.
WARNING:Xst:2677 - Node <nextInstruction_21> of sequential type is unconnected in block <my_PC>.
WARNING:Xst:2677 - Node <nextInstruction_22> of sequential type is unconnected in block <my_PC>.
WARNING:Xst:2677 - Node <nextInstruction_23> of sequential type is unconnected in block <my_PC>.
WARNING:Xst:2677 - Node <nextInstruction_24> of sequential type is unconnected in block <my_PC>.
WARNING:Xst:2677 - Node <nextInstruction_25> of sequential type is unconnected in block <my_PC>.
WARNING:Xst:2677 - Node <nextInstruction_26> of sequential type is unconnected in block <my_PC>.
WARNING:Xst:2677 - Node <nextInstruction_27> of sequential type is unconnected in block <my_PC>.
WARNING:Xst:2677 - Node <nextInstruction_28> of sequential type is unconnected in block <my_PC>.
WARNING:Xst:2677 - Node <nextInstruction_29> of sequential type is unconnected in block <my_PC>.
WARNING:Xst:2677 - Node <nextInstruction_30> of sequential type is unconnected in block <my_PC>.
WARNING:Xst:2677 - Node <nextInstruction_31> of sequential type is unconnected in block <my_PC>.

Synthesizing (advanced) Unit <Procesador>.
The following registers are absorbed into counter <my_nPC/nextInstruction>: 1 register on signal <my_nPC/nextInstruction>.
Unit <Procesador> synthesized (advanced).

Synthesizing (advanced) Unit <instructionMemory>.
INFO:Xst:3231 - The small RAM <Mram_instructions> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <instructionMemory> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x32-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 34
 Flip-Flops                                            : 34
# Multiplexers                                         : 89
 1-bit 2-to-1 multiplexer                              : 4
 1-bit 32-to-1 multiplexer                             : 64
 32-bit 2-to-1 multiplexer                             : 20
 6-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <PC> ...

Optimizing unit <Procesador> ...

Optimizing unit <registerfile> ...

Optimizing unit <ALU> ...

Optimizing unit <PSRModifier> ...
WARNING:Xst:1293 - FF/Latch <my_registerfile/registers<6>_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<6>_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<6>_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<6>_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<6>_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<6>_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<6>_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<6>_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<6>_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<6>_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<6>_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<18>_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<18>_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<18>_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<18>_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<18>_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<18>_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<18>_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<18>_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<18>_16> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<18>_17> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<18>_18> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<18>_19> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<18>_20> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<18>_21> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<18>_22> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<18>_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<18>_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<18>_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<18>_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<18>_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<18>_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<18>_29> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<18>_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<18>_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<6>_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_30> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<18>_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<18>_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<18>_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<18>_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<18>_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<6>_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_25> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_23> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<6>_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_24> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<6>_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_28> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<6>_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_26> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_27> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<6>_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<6>_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_4> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<6>_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<6>_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_5> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_6> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<6>_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<6>_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_31> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_0> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<6>_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_3> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<6>_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_1> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_2> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<6>_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<6>_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_12> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<6>_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_15> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<6>_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_13> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_14> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<6>_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<6>_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_7> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_8> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<6>_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_11> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<19>_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<15>_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<14>_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<13>_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<12>_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<11>_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<10>_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<9>_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<8>_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<7>_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<6>_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<3>_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<2>_9> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<31>_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<30>_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<28>_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<27>_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<29>_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<26>_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<25>_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<24>_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<23>_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_registerfile/registers<22>_10> has a constant value of 0 in block <Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <my_PSR/carry> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_PSR/PSRegister_20> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_nPC/nextInstruction_6> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_nPC/nextInstruction_7> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_nPC/nextInstruction_8> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_nPC/nextInstruction_9> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_nPC/nextInstruction_10> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_nPC/nextInstruction_11> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_nPC/nextInstruction_12> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_nPC/nextInstruction_13> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_nPC/nextInstruction_14> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_nPC/nextInstruction_15> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_nPC/nextInstruction_16> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_nPC/nextInstruction_17> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_nPC/nextInstruction_18> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_nPC/nextInstruction_19> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_nPC/nextInstruction_20> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_nPC/nextInstruction_21> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_nPC/nextInstruction_22> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_nPC/nextInstruction_23> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_nPC/nextInstruction_24> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_nPC/nextInstruction_25> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_nPC/nextInstruction_26> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_nPC/nextInstruction_27> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_nPC/nextInstruction_28> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_nPC/nextInstruction_29> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_nPC/nextInstruction_30> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_nPC/nextInstruction_31> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_PC/nextInstruction_31> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_PC/nextInstruction_30> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_PC/nextInstruction_29> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_PC/nextInstruction_28> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_PC/nextInstruction_27> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_PC/nextInstruction_26> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_PC/nextInstruction_25> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_PC/nextInstruction_24> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_PC/nextInstruction_23> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_PC/nextInstruction_22> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_PC/nextInstruction_21> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_PC/nextInstruction_20> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_PC/nextInstruction_19> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_PC/nextInstruction_18> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_PC/nextInstruction_17> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_PC/nextInstruction_16> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_PC/nextInstruction_15> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_PC/nextInstruction_14> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_PC/nextInstruction_13> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_PC/nextInstruction_12> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_PC/nextInstruction_11> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_PC/nextInstruction_10> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_PC/nextInstruction_9> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_PC/nextInstruction_8> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_PC/nextInstruction_7> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_PC/nextInstruction_6> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_PSRModifier/nzvc_0> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_PSRModifier/nzvc_1> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_PSRModifier/nzvc_2> of sequential type is unconnected in block <Procesador>.
WARNING:Xst:2677 - Node <my_PSRModifier/nzvc_3> of sequential type is unconnected in block <Procesador>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Procesador, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 12
 Flip-Flops                                            : 12

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Procesador.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 484
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 5
#      LUT2                        : 7
#      LUT3                        : 4
#      LUT4                        : 19
#      LUT5                        : 199
#      LUT6                        : 168
#      MUXCY                       : 36
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 38
# FlipFlops/Latches                : 239
#      FDC                         : 6
#      FDR                         : 6
#      LD                          : 160
#      LDCE_1                      : 34
#      LDPE_1                      : 33
# Clock Buffers                    : 7
#      BUFG                        : 6
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             239  out of  126800     0%  
 Number of Slice LUTs:                  403  out of  63400     0%  
    Number used as Logic:               403  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    599
   Number with an unused Flip Flop:     360  out of    599    60%  
   Number with an unused LUT:           196  out of    599    32%  
   Number of fully used LUT-FF pairs:    43  out of    599     7%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    210    16%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                7  out of     32    21%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------+
Clock Signal                                                                                                          | Clock buffer(FF name)                    | Load  |
----------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------+
clk                                                                                                                   | BUFGP                                    | 12    |
my_registerfile/reset_GND_42_o_AND_68_o(my_registerfile/reset_GND_42_o_AND_68_o1:O)                                   | BUFG(*)(my_registerfile/registers<1>_31) | 32    |
my_registerfile/reset_GND_42_o_AND_1250_o(my_registerfile/reset_GND_42_o_AND_1250_o1:O)                               | BUFG(*)(my_registerfile/registers<21>_31)| 32    |
my_registerfile/reset_GND_42_o_AND_1186_o(my_registerfile/reset_GND_42_o_AND_1186_o1:O)                               | BUFG(*)(my_registerfile/registers<20>_31)| 32    |
my_registerfile/reset_GND_42_o_AND_322_o(my_registerfile/reset_GND_42_o_AND_322_o1:O)                                 | BUFG(*)(my_registerfile/registers<5>_31) | 32    |
my_registerfile/reset_GND_42_o_AND_258_o(my_registerfile/reset_GND_42_o_AND_258_o1:O)                                 | BUFG(*)(my_registerfile/registers<4>_31) | 32    |
my_registerfile/registerDestination[4]_Decoder_3_OUT<0>(my_registerfile/registerDestination[4]_Decoder_3_OUT<0><4>1:O)| BUFG(*)(my_registerfile/registers<16>_31)| 67    |
----------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.186ns (Maximum Frequency: 238.869MHz)
   Minimum input arrival time before clock: 5.862ns
   Maximum output required time after clock: 7.461ns
   Maximum combinational path delay: 6.173ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.581ns (frequency: 632.711MHz)
  Total number of paths / destination ports: 27 / 12
-------------------------------------------------------------------------
Delay:               1.581ns (Levels of Logic = 7)
  Source:            my_nPC/nextInstruction_0 (FF)
  Destination:       my_nPC/nextInstruction_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: my_nPC/nextInstruction_0 to my_nPC/nextInstruction_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.284  my_nPC/nextInstruction_0 (my_nPC/nextInstruction_0)
     INV:I->O              1   0.113   0.000  my_nPC/Mcount_nextInstruction_lut<0>_INV_0 (my_nPC/Mcount_nextInstruction_lut<0>)
     MUXCY:S->O            1   0.353   0.000  my_nPC/Mcount_nextInstruction_cy<0> (my_nPC/Mcount_nextInstruction_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  my_nPC/Mcount_nextInstruction_cy<1> (my_nPC/Mcount_nextInstruction_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  my_nPC/Mcount_nextInstruction_cy<2> (my_nPC/Mcount_nextInstruction_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  my_nPC/Mcount_nextInstruction_cy<3> (my_nPC/Mcount_nextInstruction_cy<3>)
     MUXCY:CI->O           0   0.023   0.000  my_nPC/Mcount_nextInstruction_cy<4> (my_nPC/Mcount_nextInstruction_cy<4>)
     XORCY:CI->O           1   0.370   0.000  my_nPC/Mcount_nextInstruction_xor<5> (Result<5>)
     FDC:D                     0.008          my_nPC/nextInstruction_5
    ----------------------------------------
    Total                      1.581ns (1.297ns logic, 0.284ns route)
                                       (82.1% logic, 17.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_registerfile/reset_GND_42_o_AND_68_o'
  Clock period: 3.965ns (frequency: 252.181MHz)
  Total number of paths / destination ports: 2666 / 32
-------------------------------------------------------------------------
Delay:               3.965ns (Levels of Logic = 37)
  Source:            my_registerfile/registers<1>_0 (LATCH)
  Destination:       my_registerfile/registers<1>_31 (LATCH)
  Source Clock:      my_registerfile/reset_GND_42_o_AND_68_o falling
  Destination Clock: my_registerfile/reset_GND_42_o_AND_68_o falling

  Data Path: my_registerfile/registers<1>_0 to my_registerfile/registers<1>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.299  my_registerfile/registers<1>_0 (my_registerfile/registers<1>_0)
     LUT4:I3->O            1   0.097   0.000  my_registerfile/mux_821 (my_registerfile/mux_4)
     MUXF7:I0->O           4   0.277   0.309  my_registerfile/mux_2_f7 (my_registerfile/registerSource1[4]_registers[31][31]_wide_mux_0_OUT<0>)
     LUT5:I4->O            1   0.097   0.511  my_ALU/Mmux__n0059_A501_SW1 (N100)
     LUT5:I2->O            1   0.097   0.000  my_ALU/Mmux__n0059_rs_lut<0> (my_ALU/Mmux__n0059_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  my_ALU/Mmux__n0059_rs_cy<0> (my_ALU/Mmux__n0059_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<1> (my_ALU/Mmux__n0059_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<2> (my_ALU/Mmux__n0059_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<3> (my_ALU/Mmux__n0059_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<4> (my_ALU/Mmux__n0059_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<5> (my_ALU/Mmux__n0059_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<6> (my_ALU/Mmux__n0059_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<7> (my_ALU/Mmux__n0059_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<8> (my_ALU/Mmux__n0059_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<9> (my_ALU/Mmux__n0059_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<10> (my_ALU/Mmux__n0059_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<11> (my_ALU/Mmux__n0059_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<12> (my_ALU/Mmux__n0059_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<13> (my_ALU/Mmux__n0059_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<14> (my_ALU/Mmux__n0059_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<15> (my_ALU/Mmux__n0059_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<16> (my_ALU/Mmux__n0059_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<17> (my_ALU/Mmux__n0059_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<18> (my_ALU/Mmux__n0059_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<19> (my_ALU/Mmux__n0059_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<20> (my_ALU/Mmux__n0059_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<21> (my_ALU/Mmux__n0059_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<22> (my_ALU/Mmux__n0059_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<23> (my_ALU/Mmux__n0059_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<24> (my_ALU/Mmux__n0059_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<25> (my_ALU/Mmux__n0059_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<26> (my_ALU/Mmux__n0059_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<27> (my_ALU/Mmux__n0059_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<28> (my_ALU/Mmux__n0059_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<29> (my_ALU/Mmux__n0059_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<30> (my_ALU/Mmux__n0059_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  my_ALU/Mmux__n0059_rs_xor<31> (my_ALU/_n0059<1>)
     LUT5:I4->O            8   0.097   0.000  my_ALU/Mmux_AluResult251 (procesorResult_31_OBUF)
     LD:D                     -0.028          my_registerfile/registers<1>_31
    ----------------------------------------
    Total                      3.965ns (2.550ns logic, 1.415ns route)
                                       (64.3% logic, 35.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_registerfile/reset_GND_42_o_AND_1250_o'
  Clock period: 4.024ns (frequency: 248.490MHz)
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Delay:               4.024ns (Levels of Logic = 37)
  Source:            my_registerfile/registers<21>_0 (LATCH)
  Destination:       my_registerfile/registers<21>_31 (LATCH)
  Source Clock:      my_registerfile/reset_GND_42_o_AND_1250_o falling
  Destination Clock: my_registerfile/reset_GND_42_o_AND_1250_o falling

  Data Path: my_registerfile/registers<21>_0 to my_registerfile/registers<21>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.379  my_registerfile/registers<21>_0 (my_registerfile/registers<21>_0)
     LUT5:I3->O            1   0.097   0.379  my_registerfile/mux32_81 (my_registerfile/mux32_8)
     LUT5:I3->O            1   0.097   0.295  my_registerfile/mux32_31 (my_registerfile/mux32_3)
     LUT6:I5->O            3   0.097   0.305  my_muxALU/Mmux_OperandoALU11 (auxMuxAlu<0>)
     LUT5:I4->O            1   0.097   0.000  my_ALU/Mmux__n0059_rs_lut<0> (my_ALU/Mmux__n0059_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  my_ALU/Mmux__n0059_rs_cy<0> (my_ALU/Mmux__n0059_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<1> (my_ALU/Mmux__n0059_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<2> (my_ALU/Mmux__n0059_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<3> (my_ALU/Mmux__n0059_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<4> (my_ALU/Mmux__n0059_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<5> (my_ALU/Mmux__n0059_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<6> (my_ALU/Mmux__n0059_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<7> (my_ALU/Mmux__n0059_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<8> (my_ALU/Mmux__n0059_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<9> (my_ALU/Mmux__n0059_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<10> (my_ALU/Mmux__n0059_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<11> (my_ALU/Mmux__n0059_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<12> (my_ALU/Mmux__n0059_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<13> (my_ALU/Mmux__n0059_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<14> (my_ALU/Mmux__n0059_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<15> (my_ALU/Mmux__n0059_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<16> (my_ALU/Mmux__n0059_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<17> (my_ALU/Mmux__n0059_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<18> (my_ALU/Mmux__n0059_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<19> (my_ALU/Mmux__n0059_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<20> (my_ALU/Mmux__n0059_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<21> (my_ALU/Mmux__n0059_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<22> (my_ALU/Mmux__n0059_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<23> (my_ALU/Mmux__n0059_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<24> (my_ALU/Mmux__n0059_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<25> (my_ALU/Mmux__n0059_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<26> (my_ALU/Mmux__n0059_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<27> (my_ALU/Mmux__n0059_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<28> (my_ALU/Mmux__n0059_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<29> (my_ALU/Mmux__n0059_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<30> (my_ALU/Mmux__n0059_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  my_ALU/Mmux__n0059_rs_xor<31> (my_ALU/_n0059<1>)
     LUT5:I4->O            8   0.097   0.000  my_ALU/Mmux_AluResult251 (procesorResult_31_OBUF)
     LD:D                     -0.028          my_registerfile/registers<21>_31
    ----------------------------------------
    Total                      4.024ns (2.370ns logic, 1.654ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_registerfile/reset_GND_42_o_AND_1186_o'
  Clock period: 3.940ns (frequency: 253.788MHz)
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Delay:               3.940ns (Levels of Logic = 37)
  Source:            my_registerfile/registers<20>_0 (LATCH)
  Destination:       my_registerfile/registers<20>_31 (LATCH)
  Source Clock:      my_registerfile/reset_GND_42_o_AND_1186_o falling
  Destination Clock: my_registerfile/reset_GND_42_o_AND_1186_o falling

  Data Path: my_registerfile/registers<20>_0 to my_registerfile/registers<20>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.295  my_registerfile/registers<20>_0 (my_registerfile/registers<20>_0)
     LUT5:I4->O            1   0.097   0.379  my_registerfile/mux32_81 (my_registerfile/mux32_8)
     LUT5:I3->O            1   0.097   0.295  my_registerfile/mux32_31 (my_registerfile/mux32_3)
     LUT6:I5->O            3   0.097   0.305  my_muxALU/Mmux_OperandoALU11 (auxMuxAlu<0>)
     LUT5:I4->O            1   0.097   0.000  my_ALU/Mmux__n0059_rs_lut<0> (my_ALU/Mmux__n0059_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  my_ALU/Mmux__n0059_rs_cy<0> (my_ALU/Mmux__n0059_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<1> (my_ALU/Mmux__n0059_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<2> (my_ALU/Mmux__n0059_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<3> (my_ALU/Mmux__n0059_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<4> (my_ALU/Mmux__n0059_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<5> (my_ALU/Mmux__n0059_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<6> (my_ALU/Mmux__n0059_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<7> (my_ALU/Mmux__n0059_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<8> (my_ALU/Mmux__n0059_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<9> (my_ALU/Mmux__n0059_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<10> (my_ALU/Mmux__n0059_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<11> (my_ALU/Mmux__n0059_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<12> (my_ALU/Mmux__n0059_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<13> (my_ALU/Mmux__n0059_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<14> (my_ALU/Mmux__n0059_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<15> (my_ALU/Mmux__n0059_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<16> (my_ALU/Mmux__n0059_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<17> (my_ALU/Mmux__n0059_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<18> (my_ALU/Mmux__n0059_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<19> (my_ALU/Mmux__n0059_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<20> (my_ALU/Mmux__n0059_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<21> (my_ALU/Mmux__n0059_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<22> (my_ALU/Mmux__n0059_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<23> (my_ALU/Mmux__n0059_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<24> (my_ALU/Mmux__n0059_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<25> (my_ALU/Mmux__n0059_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<26> (my_ALU/Mmux__n0059_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<27> (my_ALU/Mmux__n0059_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<28> (my_ALU/Mmux__n0059_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<29> (my_ALU/Mmux__n0059_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<30> (my_ALU/Mmux__n0059_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  my_ALU/Mmux__n0059_rs_xor<31> (my_ALU/_n0059<1>)
     LUT5:I4->O            8   0.097   0.000  my_ALU/Mmux_AluResult251 (procesorResult_31_OBUF)
     LD:D                     -0.028          my_registerfile/registers<20>_31
    ----------------------------------------
    Total                      3.940ns (2.370ns logic, 1.570ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_registerfile/reset_GND_42_o_AND_322_o'
  Clock period: 3.779ns (frequency: 264.620MHz)
  Total number of paths / destination ports: 1083 / 32
-------------------------------------------------------------------------
Delay:               3.779ns (Levels of Logic = 35)
  Source:            my_registerfile/registers<5>_2 (LATCH)
  Destination:       my_registerfile/registers<5>_31 (LATCH)
  Source Clock:      my_registerfile/reset_GND_42_o_AND_322_o falling
  Destination Clock: my_registerfile/reset_GND_42_o_AND_322_o falling

  Data Path: my_registerfile/registers<5>_2 to my_registerfile/registers<5>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.379  my_registerfile/registers<5>_2 (my_registerfile/registers<5>_2)
     LUT6:I4->O            1   0.097   0.295  my_registerfile/mux54_41 (my_registerfile/mux54_4)
     LUT4:I3->O            1   0.097   0.000  my_muxALU/Mmux_OperandoALU231_F (N203)
     MUXF7:I0->O           3   0.277   0.305  my_muxALU/Mmux_OperandoALU231 (auxMuxAlu<2>)
     LUT5:I4->O            1   0.097   0.000  my_ALU/Mmux__n0059_rs_lut<2> (my_ALU/Mmux__n0059_rs_lut<2>)
     MUXCY:S->O            1   0.353   0.000  my_ALU/Mmux__n0059_rs_cy<2> (my_ALU/Mmux__n0059_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<3> (my_ALU/Mmux__n0059_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<4> (my_ALU/Mmux__n0059_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<5> (my_ALU/Mmux__n0059_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<6> (my_ALU/Mmux__n0059_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<7> (my_ALU/Mmux__n0059_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<8> (my_ALU/Mmux__n0059_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<9> (my_ALU/Mmux__n0059_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<10> (my_ALU/Mmux__n0059_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<11> (my_ALU/Mmux__n0059_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<12> (my_ALU/Mmux__n0059_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<13> (my_ALU/Mmux__n0059_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<14> (my_ALU/Mmux__n0059_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<15> (my_ALU/Mmux__n0059_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<16> (my_ALU/Mmux__n0059_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<17> (my_ALU/Mmux__n0059_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<18> (my_ALU/Mmux__n0059_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<19> (my_ALU/Mmux__n0059_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<20> (my_ALU/Mmux__n0059_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<21> (my_ALU/Mmux__n0059_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<22> (my_ALU/Mmux__n0059_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<23> (my_ALU/Mmux__n0059_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<24> (my_ALU/Mmux__n0059_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<25> (my_ALU/Mmux__n0059_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<26> (my_ALU/Mmux__n0059_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<27> (my_ALU/Mmux__n0059_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<28> (my_ALU/Mmux__n0059_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<29> (my_ALU/Mmux__n0059_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<30> (my_ALU/Mmux__n0059_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  my_ALU/Mmux__n0059_rs_xor<31> (my_ALU/_n0059<1>)
     LUT5:I4->O            8   0.097   0.000  my_ALU/Mmux_AluResult251 (procesorResult_31_OBUF)
     LD:D                     -0.028          my_registerfile/registers<5>_31
    ----------------------------------------
    Total                      3.779ns (2.504ns logic, 1.275ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_registerfile/reset_GND_42_o_AND_258_o'
  Clock period: 3.911ns (frequency: 255.689MHz)
  Total number of paths / destination ports: 1083 / 32
-------------------------------------------------------------------------
Delay:               3.911ns (Levels of Logic = 35)
  Source:            my_registerfile/registers<4>_2 (LATCH)
  Destination:       my_registerfile/registers<4>_31 (LATCH)
  Source Clock:      my_registerfile/reset_GND_42_o_AND_258_o falling
  Destination Clock: my_registerfile/reset_GND_42_o_AND_258_o falling

  Data Path: my_registerfile/registers<4>_2 to my_registerfile/registers<4>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.511  my_registerfile/registers<4>_2 (my_registerfile/registers<4>_2)
     LUT6:I3->O            1   0.097   0.295  my_registerfile/mux54_41 (my_registerfile/mux54_4)
     LUT4:I3->O            1   0.097   0.000  my_muxALU/Mmux_OperandoALU231_F (N203)
     MUXF7:I0->O           3   0.277   0.305  my_muxALU/Mmux_OperandoALU231 (auxMuxAlu<2>)
     LUT5:I4->O            1   0.097   0.000  my_ALU/Mmux__n0059_rs_lut<2> (my_ALU/Mmux__n0059_rs_lut<2>)
     MUXCY:S->O            1   0.353   0.000  my_ALU/Mmux__n0059_rs_cy<2> (my_ALU/Mmux__n0059_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<3> (my_ALU/Mmux__n0059_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<4> (my_ALU/Mmux__n0059_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<5> (my_ALU/Mmux__n0059_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<6> (my_ALU/Mmux__n0059_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<7> (my_ALU/Mmux__n0059_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<8> (my_ALU/Mmux__n0059_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<9> (my_ALU/Mmux__n0059_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<10> (my_ALU/Mmux__n0059_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<11> (my_ALU/Mmux__n0059_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<12> (my_ALU/Mmux__n0059_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<13> (my_ALU/Mmux__n0059_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<14> (my_ALU/Mmux__n0059_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<15> (my_ALU/Mmux__n0059_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<16> (my_ALU/Mmux__n0059_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<17> (my_ALU/Mmux__n0059_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<18> (my_ALU/Mmux__n0059_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<19> (my_ALU/Mmux__n0059_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<20> (my_ALU/Mmux__n0059_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<21> (my_ALU/Mmux__n0059_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<22> (my_ALU/Mmux__n0059_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<23> (my_ALU/Mmux__n0059_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<24> (my_ALU/Mmux__n0059_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<25> (my_ALU/Mmux__n0059_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<26> (my_ALU/Mmux__n0059_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<27> (my_ALU/Mmux__n0059_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<28> (my_ALU/Mmux__n0059_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<29> (my_ALU/Mmux__n0059_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<30> (my_ALU/Mmux__n0059_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  my_ALU/Mmux__n0059_rs_xor<31> (my_ALU/_n0059<1>)
     LUT5:I4->O            8   0.097   0.000  my_ALU/Mmux_AluResult251 (procesorResult_31_OBUF)
     LD:D                     -0.028          my_registerfile/registers<4>_31
    ----------------------------------------
    Total                      3.911ns (2.504ns logic, 1.407ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_registerfile/registerDestination[4]_Decoder_3_OUT<0>'
  Clock period: 4.186ns (frequency: 238.869MHz)
  Total number of paths / destination ports: 11580 / 67
-------------------------------------------------------------------------
Delay:               4.186ns (Levels of Logic = 37)
  Source:            my_registerfile/registers<18>_0 (LATCH)
  Destination:       my_registerfile/registers<16>_31 (LATCH)
  Source Clock:      my_registerfile/registerDestination[4]_Decoder_3_OUT<0> rising
  Destination Clock: my_registerfile/registerDestination[4]_Decoder_3_OUT<0> rising

  Data Path: my_registerfile/registers<18>_0 to my_registerfile/registers<16>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDPE_1:G->Q           2   0.475   0.516  my_registerfile/registers<18>_0 (my_registerfile/registers<18>_0)
     LUT6:I3->O            1   0.097   0.000  my_registerfile/mux_7 (my_registerfile/mux_3)
     MUXF7:I1->O           4   0.279   0.309  my_registerfile/mux_2_f7 (my_registerfile/registerSource1[4]_registers[31][31]_wide_mux_0_OUT<0>)
     LUT5:I4->O            1   0.097   0.511  my_ALU/Mmux__n0059_A501_SW1 (N100)
     LUT5:I2->O            1   0.097   0.000  my_ALU/Mmux__n0059_rs_lut<0> (my_ALU/Mmux__n0059_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  my_ALU/Mmux__n0059_rs_cy<0> (my_ALU/Mmux__n0059_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<1> (my_ALU/Mmux__n0059_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<2> (my_ALU/Mmux__n0059_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<3> (my_ALU/Mmux__n0059_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<4> (my_ALU/Mmux__n0059_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<5> (my_ALU/Mmux__n0059_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<6> (my_ALU/Mmux__n0059_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<7> (my_ALU/Mmux__n0059_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<8> (my_ALU/Mmux__n0059_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<9> (my_ALU/Mmux__n0059_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<10> (my_ALU/Mmux__n0059_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<11> (my_ALU/Mmux__n0059_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<12> (my_ALU/Mmux__n0059_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<13> (my_ALU/Mmux__n0059_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<14> (my_ALU/Mmux__n0059_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<15> (my_ALU/Mmux__n0059_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<16> (my_ALU/Mmux__n0059_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<17> (my_ALU/Mmux__n0059_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<18> (my_ALU/Mmux__n0059_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<19> (my_ALU/Mmux__n0059_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<20> (my_ALU/Mmux__n0059_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<21> (my_ALU/Mmux__n0059_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<22> (my_ALU/Mmux__n0059_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<23> (my_ALU/Mmux__n0059_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<24> (my_ALU/Mmux__n0059_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<25> (my_ALU/Mmux__n0059_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<26> (my_ALU/Mmux__n0059_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<27> (my_ALU/Mmux__n0059_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<28> (my_ALU/Mmux__n0059_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<29> (my_ALU/Mmux__n0059_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<30> (my_ALU/Mmux__n0059_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  my_ALU/Mmux__n0059_rs_xor<31> (my_ALU/_n0059<1>)
     LUT5:I4->O            8   0.097   0.000  my_ALU/Mmux_AluResult251 (procesorResult_31_OBUF)
     LDCE_1:D                 -0.028          my_registerfile/registers<17>_31
    ----------------------------------------
    Total                      4.186ns (2.555ns logic, 1.631ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              0.786ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       my_nPC/nextInstruction_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to my_nPC/nextInstruction_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           358   0.001   0.436  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.349          my_nPC/nextInstruction_0
    ----------------------------------------
    Total                      0.786ns (0.350ns logic, 0.436ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'my_registerfile/reset_GND_42_o_AND_68_o'
  Total number of paths / destination ports: 32976 / 32
-------------------------------------------------------------------------
Offset:              5.862ns (Levels of Logic = 36)
  Source:            rst (PAD)
  Destination:       my_registerfile/registers<1>_31 (LATCH)
  Destination Clock: my_registerfile/reset_GND_42_o_AND_68_o falling

  Data Path: rst to my_registerfile/registers<1>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           358   0.001   0.452  rst_IBUF (rst_IBUF)
     LUT4:I3->O            3   0.097   0.521  my_unidadControl/_n0033<5>11 (my_unidadControl/_n0033<5>1)
     LUT5:I2->O           45   0.097   0.620  my_unidadControl/Mmux_ALUOP41 (auxAlu<3>)
     LUT3:I0->O           90   0.097   0.809  my_ALU/Mmux__n0059_B1101 (my_ALU/Mmux__n0059_B110)
     LUT6:I0->O           32   0.097   0.800  my_ALU/_n0058<5>1 (my_ALU/_n0058)
     LUT6:I0->O            1   0.097   0.379  my_muxALU/Mmux_OperandoALU271_SW0 (N186)
     LUT5:I3->O            0   0.097   0.000  my_ALU/Mmux__n0059_A401 (my_ALU/Mmux__n0059_rs_A<28>)
     MUXCY:DI->O           1   0.337   0.000  my_ALU/Mmux__n0059_rs_cy<4> (my_ALU/Mmux__n0059_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<5> (my_ALU/Mmux__n0059_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<6> (my_ALU/Mmux__n0059_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<7> (my_ALU/Mmux__n0059_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<8> (my_ALU/Mmux__n0059_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<9> (my_ALU/Mmux__n0059_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<10> (my_ALU/Mmux__n0059_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<11> (my_ALU/Mmux__n0059_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<12> (my_ALU/Mmux__n0059_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<13> (my_ALU/Mmux__n0059_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<14> (my_ALU/Mmux__n0059_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<15> (my_ALU/Mmux__n0059_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<16> (my_ALU/Mmux__n0059_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<17> (my_ALU/Mmux__n0059_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<18> (my_ALU/Mmux__n0059_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<19> (my_ALU/Mmux__n0059_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<20> (my_ALU/Mmux__n0059_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<21> (my_ALU/Mmux__n0059_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<22> (my_ALU/Mmux__n0059_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<23> (my_ALU/Mmux__n0059_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<24> (my_ALU/Mmux__n0059_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<25> (my_ALU/Mmux__n0059_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<26> (my_ALU/Mmux__n0059_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<27> (my_ALU/Mmux__n0059_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<28> (my_ALU/Mmux__n0059_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<29> (my_ALU/Mmux__n0059_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<30> (my_ALU/Mmux__n0059_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  my_ALU/Mmux__n0059_rs_xor<31> (my_ALU/_n0059<1>)
     LUT5:I4->O            8   0.097   0.000  my_ALU/Mmux_AluResult251 (procesorResult_31_OBUF)
     LD:D                     -0.028          my_registerfile/registers<1>_31
    ----------------------------------------
    Total                      5.862ns (1.985ns logic, 3.877ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'my_registerfile/reset_GND_42_o_AND_1250_o'
  Total number of paths / destination ports: 32976 / 32
-------------------------------------------------------------------------
Offset:              5.862ns (Levels of Logic = 36)
  Source:            rst (PAD)
  Destination:       my_registerfile/registers<21>_31 (LATCH)
  Destination Clock: my_registerfile/reset_GND_42_o_AND_1250_o falling

  Data Path: rst to my_registerfile/registers<21>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           358   0.001   0.452  rst_IBUF (rst_IBUF)
     LUT4:I3->O            3   0.097   0.521  my_unidadControl/_n0033<5>11 (my_unidadControl/_n0033<5>1)
     LUT5:I2->O           45   0.097   0.620  my_unidadControl/Mmux_ALUOP41 (auxAlu<3>)
     LUT3:I0->O           90   0.097   0.809  my_ALU/Mmux__n0059_B1101 (my_ALU/Mmux__n0059_B110)
     LUT6:I0->O           32   0.097   0.800  my_ALU/_n0058<5>1 (my_ALU/_n0058)
     LUT6:I0->O            1   0.097   0.379  my_muxALU/Mmux_OperandoALU271_SW0 (N186)
     LUT5:I3->O            0   0.097   0.000  my_ALU/Mmux__n0059_A401 (my_ALU/Mmux__n0059_rs_A<28>)
     MUXCY:DI->O           1   0.337   0.000  my_ALU/Mmux__n0059_rs_cy<4> (my_ALU/Mmux__n0059_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<5> (my_ALU/Mmux__n0059_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<6> (my_ALU/Mmux__n0059_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<7> (my_ALU/Mmux__n0059_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<8> (my_ALU/Mmux__n0059_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<9> (my_ALU/Mmux__n0059_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<10> (my_ALU/Mmux__n0059_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<11> (my_ALU/Mmux__n0059_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<12> (my_ALU/Mmux__n0059_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<13> (my_ALU/Mmux__n0059_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<14> (my_ALU/Mmux__n0059_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<15> (my_ALU/Mmux__n0059_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<16> (my_ALU/Mmux__n0059_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<17> (my_ALU/Mmux__n0059_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<18> (my_ALU/Mmux__n0059_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<19> (my_ALU/Mmux__n0059_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<20> (my_ALU/Mmux__n0059_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<21> (my_ALU/Mmux__n0059_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<22> (my_ALU/Mmux__n0059_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<23> (my_ALU/Mmux__n0059_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<24> (my_ALU/Mmux__n0059_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<25> (my_ALU/Mmux__n0059_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<26> (my_ALU/Mmux__n0059_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<27> (my_ALU/Mmux__n0059_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<28> (my_ALU/Mmux__n0059_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<29> (my_ALU/Mmux__n0059_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<30> (my_ALU/Mmux__n0059_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  my_ALU/Mmux__n0059_rs_xor<31> (my_ALU/_n0059<1>)
     LUT5:I4->O            8   0.097   0.000  my_ALU/Mmux_AluResult251 (procesorResult_31_OBUF)
     LD:D                     -0.028          my_registerfile/registers<21>_31
    ----------------------------------------
    Total                      5.862ns (1.985ns logic, 3.877ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'my_registerfile/reset_GND_42_o_AND_1186_o'
  Total number of paths / destination ports: 32976 / 32
-------------------------------------------------------------------------
Offset:              5.862ns (Levels of Logic = 36)
  Source:            rst (PAD)
  Destination:       my_registerfile/registers<20>_31 (LATCH)
  Destination Clock: my_registerfile/reset_GND_42_o_AND_1186_o falling

  Data Path: rst to my_registerfile/registers<20>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           358   0.001   0.452  rst_IBUF (rst_IBUF)
     LUT4:I3->O            3   0.097   0.521  my_unidadControl/_n0033<5>11 (my_unidadControl/_n0033<5>1)
     LUT5:I2->O           45   0.097   0.620  my_unidadControl/Mmux_ALUOP41 (auxAlu<3>)
     LUT3:I0->O           90   0.097   0.809  my_ALU/Mmux__n0059_B1101 (my_ALU/Mmux__n0059_B110)
     LUT6:I0->O           32   0.097   0.800  my_ALU/_n0058<5>1 (my_ALU/_n0058)
     LUT6:I0->O            1   0.097   0.379  my_muxALU/Mmux_OperandoALU271_SW0 (N186)
     LUT5:I3->O            0   0.097   0.000  my_ALU/Mmux__n0059_A401 (my_ALU/Mmux__n0059_rs_A<28>)
     MUXCY:DI->O           1   0.337   0.000  my_ALU/Mmux__n0059_rs_cy<4> (my_ALU/Mmux__n0059_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<5> (my_ALU/Mmux__n0059_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<6> (my_ALU/Mmux__n0059_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<7> (my_ALU/Mmux__n0059_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<8> (my_ALU/Mmux__n0059_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<9> (my_ALU/Mmux__n0059_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<10> (my_ALU/Mmux__n0059_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<11> (my_ALU/Mmux__n0059_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<12> (my_ALU/Mmux__n0059_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<13> (my_ALU/Mmux__n0059_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<14> (my_ALU/Mmux__n0059_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<15> (my_ALU/Mmux__n0059_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<16> (my_ALU/Mmux__n0059_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<17> (my_ALU/Mmux__n0059_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<18> (my_ALU/Mmux__n0059_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<19> (my_ALU/Mmux__n0059_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<20> (my_ALU/Mmux__n0059_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<21> (my_ALU/Mmux__n0059_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<22> (my_ALU/Mmux__n0059_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<23> (my_ALU/Mmux__n0059_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<24> (my_ALU/Mmux__n0059_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<25> (my_ALU/Mmux__n0059_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<26> (my_ALU/Mmux__n0059_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<27> (my_ALU/Mmux__n0059_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<28> (my_ALU/Mmux__n0059_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<29> (my_ALU/Mmux__n0059_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<30> (my_ALU/Mmux__n0059_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  my_ALU/Mmux__n0059_rs_xor<31> (my_ALU/_n0059<1>)
     LUT5:I4->O            8   0.097   0.000  my_ALU/Mmux_AluResult251 (procesorResult_31_OBUF)
     LD:D                     -0.028          my_registerfile/registers<20>_31
    ----------------------------------------
    Total                      5.862ns (1.985ns logic, 3.877ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'my_registerfile/reset_GND_42_o_AND_322_o'
  Total number of paths / destination ports: 32976 / 32
-------------------------------------------------------------------------
Offset:              5.862ns (Levels of Logic = 36)
  Source:            rst (PAD)
  Destination:       my_registerfile/registers<5>_31 (LATCH)
  Destination Clock: my_registerfile/reset_GND_42_o_AND_322_o falling

  Data Path: rst to my_registerfile/registers<5>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           358   0.001   0.452  rst_IBUF (rst_IBUF)
     LUT4:I3->O            3   0.097   0.521  my_unidadControl/_n0033<5>11 (my_unidadControl/_n0033<5>1)
     LUT5:I2->O           45   0.097   0.620  my_unidadControl/Mmux_ALUOP41 (auxAlu<3>)
     LUT3:I0->O           90   0.097   0.809  my_ALU/Mmux__n0059_B1101 (my_ALU/Mmux__n0059_B110)
     LUT6:I0->O           32   0.097   0.800  my_ALU/_n0058<5>1 (my_ALU/_n0058)
     LUT6:I0->O            1   0.097   0.379  my_muxALU/Mmux_OperandoALU271_SW0 (N186)
     LUT5:I3->O            0   0.097   0.000  my_ALU/Mmux__n0059_A401 (my_ALU/Mmux__n0059_rs_A<28>)
     MUXCY:DI->O           1   0.337   0.000  my_ALU/Mmux__n0059_rs_cy<4> (my_ALU/Mmux__n0059_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<5> (my_ALU/Mmux__n0059_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<6> (my_ALU/Mmux__n0059_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<7> (my_ALU/Mmux__n0059_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<8> (my_ALU/Mmux__n0059_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<9> (my_ALU/Mmux__n0059_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<10> (my_ALU/Mmux__n0059_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<11> (my_ALU/Mmux__n0059_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<12> (my_ALU/Mmux__n0059_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<13> (my_ALU/Mmux__n0059_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<14> (my_ALU/Mmux__n0059_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<15> (my_ALU/Mmux__n0059_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<16> (my_ALU/Mmux__n0059_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<17> (my_ALU/Mmux__n0059_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<18> (my_ALU/Mmux__n0059_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<19> (my_ALU/Mmux__n0059_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<20> (my_ALU/Mmux__n0059_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<21> (my_ALU/Mmux__n0059_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<22> (my_ALU/Mmux__n0059_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<23> (my_ALU/Mmux__n0059_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<24> (my_ALU/Mmux__n0059_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<25> (my_ALU/Mmux__n0059_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<26> (my_ALU/Mmux__n0059_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<27> (my_ALU/Mmux__n0059_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<28> (my_ALU/Mmux__n0059_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<29> (my_ALU/Mmux__n0059_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<30> (my_ALU/Mmux__n0059_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  my_ALU/Mmux__n0059_rs_xor<31> (my_ALU/_n0059<1>)
     LUT5:I4->O            8   0.097   0.000  my_ALU/Mmux_AluResult251 (procesorResult_31_OBUF)
     LD:D                     -0.028          my_registerfile/registers<5>_31
    ----------------------------------------
    Total                      5.862ns (1.985ns logic, 3.877ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'my_registerfile/reset_GND_42_o_AND_258_o'
  Total number of paths / destination ports: 32976 / 32
-------------------------------------------------------------------------
Offset:              5.862ns (Levels of Logic = 36)
  Source:            rst (PAD)
  Destination:       my_registerfile/registers<4>_31 (LATCH)
  Destination Clock: my_registerfile/reset_GND_42_o_AND_258_o falling

  Data Path: rst to my_registerfile/registers<4>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           358   0.001   0.452  rst_IBUF (rst_IBUF)
     LUT4:I3->O            3   0.097   0.521  my_unidadControl/_n0033<5>11 (my_unidadControl/_n0033<5>1)
     LUT5:I2->O           45   0.097   0.620  my_unidadControl/Mmux_ALUOP41 (auxAlu<3>)
     LUT3:I0->O           90   0.097   0.809  my_ALU/Mmux__n0059_B1101 (my_ALU/Mmux__n0059_B110)
     LUT6:I0->O           32   0.097   0.800  my_ALU/_n0058<5>1 (my_ALU/_n0058)
     LUT6:I0->O            1   0.097   0.379  my_muxALU/Mmux_OperandoALU271_SW0 (N186)
     LUT5:I3->O            0   0.097   0.000  my_ALU/Mmux__n0059_A401 (my_ALU/Mmux__n0059_rs_A<28>)
     MUXCY:DI->O           1   0.337   0.000  my_ALU/Mmux__n0059_rs_cy<4> (my_ALU/Mmux__n0059_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<5> (my_ALU/Mmux__n0059_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<6> (my_ALU/Mmux__n0059_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<7> (my_ALU/Mmux__n0059_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<8> (my_ALU/Mmux__n0059_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<9> (my_ALU/Mmux__n0059_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<10> (my_ALU/Mmux__n0059_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<11> (my_ALU/Mmux__n0059_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<12> (my_ALU/Mmux__n0059_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<13> (my_ALU/Mmux__n0059_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<14> (my_ALU/Mmux__n0059_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<15> (my_ALU/Mmux__n0059_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<16> (my_ALU/Mmux__n0059_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<17> (my_ALU/Mmux__n0059_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<18> (my_ALU/Mmux__n0059_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<19> (my_ALU/Mmux__n0059_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<20> (my_ALU/Mmux__n0059_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<21> (my_ALU/Mmux__n0059_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<22> (my_ALU/Mmux__n0059_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<23> (my_ALU/Mmux__n0059_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<24> (my_ALU/Mmux__n0059_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<25> (my_ALU/Mmux__n0059_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<26> (my_ALU/Mmux__n0059_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<27> (my_ALU/Mmux__n0059_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<28> (my_ALU/Mmux__n0059_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<29> (my_ALU/Mmux__n0059_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<30> (my_ALU/Mmux__n0059_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  my_ALU/Mmux__n0059_rs_xor<31> (my_ALU/_n0059<1>)
     LUT5:I4->O            8   0.097   0.000  my_ALU/Mmux_AluResult251 (procesorResult_31_OBUF)
     LD:D                     -0.028          my_registerfile/registers<4>_31
    ----------------------------------------
    Total                      5.862ns (1.985ns logic, 3.877ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'my_registerfile/registerDestination[4]_Decoder_3_OUT<0>'
  Total number of paths / destination ports: 66419 / 198
-------------------------------------------------------------------------
Offset:              5.862ns (Levels of Logic = 36)
  Source:            rst (PAD)
  Destination:       my_registerfile/registers<16>_31 (LATCH)
  Destination Clock: my_registerfile/registerDestination[4]_Decoder_3_OUT<0> rising

  Data Path: rst to my_registerfile/registers<16>_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           358   0.001   0.452  rst_IBUF (rst_IBUF)
     LUT4:I3->O            3   0.097   0.521  my_unidadControl/_n0033<5>11 (my_unidadControl/_n0033<5>1)
     LUT5:I2->O           45   0.097   0.620  my_unidadControl/Mmux_ALUOP41 (auxAlu<3>)
     LUT3:I0->O           90   0.097   0.809  my_ALU/Mmux__n0059_B1101 (my_ALU/Mmux__n0059_B110)
     LUT6:I0->O           32   0.097   0.800  my_ALU/_n0058<5>1 (my_ALU/_n0058)
     LUT6:I0->O            1   0.097   0.379  my_muxALU/Mmux_OperandoALU271_SW0 (N186)
     LUT5:I3->O            0   0.097   0.000  my_ALU/Mmux__n0059_A401 (my_ALU/Mmux__n0059_rs_A<28>)
     MUXCY:DI->O           1   0.337   0.000  my_ALU/Mmux__n0059_rs_cy<4> (my_ALU/Mmux__n0059_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<5> (my_ALU/Mmux__n0059_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<6> (my_ALU/Mmux__n0059_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<7> (my_ALU/Mmux__n0059_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<8> (my_ALU/Mmux__n0059_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<9> (my_ALU/Mmux__n0059_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<10> (my_ALU/Mmux__n0059_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<11> (my_ALU/Mmux__n0059_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<12> (my_ALU/Mmux__n0059_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<13> (my_ALU/Mmux__n0059_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<14> (my_ALU/Mmux__n0059_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<15> (my_ALU/Mmux__n0059_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<16> (my_ALU/Mmux__n0059_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<17> (my_ALU/Mmux__n0059_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<18> (my_ALU/Mmux__n0059_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<19> (my_ALU/Mmux__n0059_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<20> (my_ALU/Mmux__n0059_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<21> (my_ALU/Mmux__n0059_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<22> (my_ALU/Mmux__n0059_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<23> (my_ALU/Mmux__n0059_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<24> (my_ALU/Mmux__n0059_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<25> (my_ALU/Mmux__n0059_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<26> (my_ALU/Mmux__n0059_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<27> (my_ALU/Mmux__n0059_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<28> (my_ALU/Mmux__n0059_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<29> (my_ALU/Mmux__n0059_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<30> (my_ALU/Mmux__n0059_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  my_ALU/Mmux__n0059_rs_xor<31> (my_ALU/_n0059<1>)
     LUT5:I4->O            8   0.097   0.000  my_ALU/Mmux_AluResult251 (procesorResult_31_OBUF)
     LDCE_1:D                 -0.028          my_registerfile/registers<17>_31
    ----------------------------------------
    Total                      5.862ns (1.985ns logic, 3.877ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 484884 / 32
-------------------------------------------------------------------------
Offset:              7.461ns (Levels of Logic = 37)
  Source:            my_PC/nextInstruction_2 (FF)
  Destination:       procesorResult<31> (PAD)
  Source Clock:      clk rising

  Data Path: my_PC/nextInstruction_2 to procesorResult<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             16   0.361   0.762  my_PC/nextInstruction_2 (my_PC/nextInstruction_2)
     LUT6:I0->O            3   0.097   0.521  my_instructionMemory/Mram_instructions211 (my_instructionMemory/_n0005<21>)
     LUT4:I1->O            3   0.097   0.521  my_unidadControl/_n0033<5>11 (my_unidadControl/_n0033<5>1)
     LUT5:I2->O           45   0.097   0.620  my_unidadControl/Mmux_ALUOP41 (auxAlu<3>)
     LUT3:I0->O           90   0.097   0.809  my_ALU/Mmux__n0059_B1101 (my_ALU/Mmux__n0059_B110)
     LUT6:I0->O           32   0.097   0.800  my_ALU/_n0058<5>1 (my_ALU/_n0058)
     LUT6:I0->O            1   0.097   0.379  my_muxALU/Mmux_OperandoALU271_SW0 (N186)
     LUT5:I3->O            0   0.097   0.000  my_ALU/Mmux__n0059_A401 (my_ALU/Mmux__n0059_rs_A<28>)
     MUXCY:DI->O           1   0.337   0.000  my_ALU/Mmux__n0059_rs_cy<4> (my_ALU/Mmux__n0059_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<5> (my_ALU/Mmux__n0059_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<6> (my_ALU/Mmux__n0059_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<7> (my_ALU/Mmux__n0059_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<8> (my_ALU/Mmux__n0059_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<9> (my_ALU/Mmux__n0059_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<10> (my_ALU/Mmux__n0059_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<11> (my_ALU/Mmux__n0059_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<12> (my_ALU/Mmux__n0059_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<13> (my_ALU/Mmux__n0059_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<14> (my_ALU/Mmux__n0059_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<15> (my_ALU/Mmux__n0059_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<16> (my_ALU/Mmux__n0059_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<17> (my_ALU/Mmux__n0059_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<18> (my_ALU/Mmux__n0059_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<19> (my_ALU/Mmux__n0059_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<20> (my_ALU/Mmux__n0059_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<21> (my_ALU/Mmux__n0059_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<22> (my_ALU/Mmux__n0059_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<23> (my_ALU/Mmux__n0059_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<24> (my_ALU/Mmux__n0059_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<25> (my_ALU/Mmux__n0059_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<26> (my_ALU/Mmux__n0059_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<27> (my_ALU/Mmux__n0059_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<28> (my_ALU/Mmux__n0059_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<29> (my_ALU/Mmux__n0059_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<30> (my_ALU/Mmux__n0059_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  my_ALU/Mmux__n0059_rs_xor<31> (my_ALU/_n0059<1>)
     LUT5:I4->O            8   0.097   0.311  my_ALU/Mmux_AluResult251 (procesorResult_31_OBUF)
     OBUF:I->O                 0.000          procesorResult_31_OBUF (procesorResult<31>)
    ----------------------------------------
    Total                      7.461ns (2.442ns logic, 5.019ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'my_registerfile/reset_GND_42_o_AND_322_o'
  Total number of paths / destination ports: 1083 / 32
-------------------------------------------------------------------------
Offset:              4.090ns (Levels of Logic = 36)
  Source:            my_registerfile/registers<5>_2 (LATCH)
  Destination:       procesorResult<31> (PAD)
  Source Clock:      my_registerfile/reset_GND_42_o_AND_322_o falling

  Data Path: my_registerfile/registers<5>_2 to procesorResult<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.379  my_registerfile/registers<5>_2 (my_registerfile/registers<5>_2)
     LUT6:I4->O            1   0.097   0.295  my_registerfile/mux54_41 (my_registerfile/mux54_4)
     LUT4:I3->O            1   0.097   0.000  my_muxALU/Mmux_OperandoALU231_F (N203)
     MUXF7:I0->O           3   0.277   0.305  my_muxALU/Mmux_OperandoALU231 (auxMuxAlu<2>)
     LUT5:I4->O            1   0.097   0.000  my_ALU/Mmux__n0059_rs_lut<2> (my_ALU/Mmux__n0059_rs_lut<2>)
     MUXCY:S->O            1   0.353   0.000  my_ALU/Mmux__n0059_rs_cy<2> (my_ALU/Mmux__n0059_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<3> (my_ALU/Mmux__n0059_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<4> (my_ALU/Mmux__n0059_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<5> (my_ALU/Mmux__n0059_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<6> (my_ALU/Mmux__n0059_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<7> (my_ALU/Mmux__n0059_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<8> (my_ALU/Mmux__n0059_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<9> (my_ALU/Mmux__n0059_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<10> (my_ALU/Mmux__n0059_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<11> (my_ALU/Mmux__n0059_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<12> (my_ALU/Mmux__n0059_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<13> (my_ALU/Mmux__n0059_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<14> (my_ALU/Mmux__n0059_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<15> (my_ALU/Mmux__n0059_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<16> (my_ALU/Mmux__n0059_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<17> (my_ALU/Mmux__n0059_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<18> (my_ALU/Mmux__n0059_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<19> (my_ALU/Mmux__n0059_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<20> (my_ALU/Mmux__n0059_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<21> (my_ALU/Mmux__n0059_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<22> (my_ALU/Mmux__n0059_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<23> (my_ALU/Mmux__n0059_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<24> (my_ALU/Mmux__n0059_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<25> (my_ALU/Mmux__n0059_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<26> (my_ALU/Mmux__n0059_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<27> (my_ALU/Mmux__n0059_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<28> (my_ALU/Mmux__n0059_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<29> (my_ALU/Mmux__n0059_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<30> (my_ALU/Mmux__n0059_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  my_ALU/Mmux__n0059_rs_xor<31> (my_ALU/_n0059<1>)
     LUT5:I4->O            8   0.097   0.311  my_ALU/Mmux_AluResult251 (procesorResult_31_OBUF)
     OBUF:I->O                 0.000          procesorResult_31_OBUF (procesorResult<31>)
    ----------------------------------------
    Total                      4.090ns (2.504ns logic, 1.586ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'my_registerfile/reset_GND_42_o_AND_258_o'
  Total number of paths / destination ports: 1083 / 32
-------------------------------------------------------------------------
Offset:              4.222ns (Levels of Logic = 36)
  Source:            my_registerfile/registers<4>_2 (LATCH)
  Destination:       procesorResult<31> (PAD)
  Source Clock:      my_registerfile/reset_GND_42_o_AND_258_o falling

  Data Path: my_registerfile/registers<4>_2 to procesorResult<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.511  my_registerfile/registers<4>_2 (my_registerfile/registers<4>_2)
     LUT6:I3->O            1   0.097   0.295  my_registerfile/mux54_41 (my_registerfile/mux54_4)
     LUT4:I3->O            1   0.097   0.000  my_muxALU/Mmux_OperandoALU231_F (N203)
     MUXF7:I0->O           3   0.277   0.305  my_muxALU/Mmux_OperandoALU231 (auxMuxAlu<2>)
     LUT5:I4->O            1   0.097   0.000  my_ALU/Mmux__n0059_rs_lut<2> (my_ALU/Mmux__n0059_rs_lut<2>)
     MUXCY:S->O            1   0.353   0.000  my_ALU/Mmux__n0059_rs_cy<2> (my_ALU/Mmux__n0059_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<3> (my_ALU/Mmux__n0059_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<4> (my_ALU/Mmux__n0059_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<5> (my_ALU/Mmux__n0059_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<6> (my_ALU/Mmux__n0059_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<7> (my_ALU/Mmux__n0059_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<8> (my_ALU/Mmux__n0059_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<9> (my_ALU/Mmux__n0059_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<10> (my_ALU/Mmux__n0059_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<11> (my_ALU/Mmux__n0059_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<12> (my_ALU/Mmux__n0059_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<13> (my_ALU/Mmux__n0059_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<14> (my_ALU/Mmux__n0059_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<15> (my_ALU/Mmux__n0059_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<16> (my_ALU/Mmux__n0059_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<17> (my_ALU/Mmux__n0059_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<18> (my_ALU/Mmux__n0059_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<19> (my_ALU/Mmux__n0059_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<20> (my_ALU/Mmux__n0059_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<21> (my_ALU/Mmux__n0059_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<22> (my_ALU/Mmux__n0059_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<23> (my_ALU/Mmux__n0059_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<24> (my_ALU/Mmux__n0059_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<25> (my_ALU/Mmux__n0059_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<26> (my_ALU/Mmux__n0059_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<27> (my_ALU/Mmux__n0059_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<28> (my_ALU/Mmux__n0059_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<29> (my_ALU/Mmux__n0059_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<30> (my_ALU/Mmux__n0059_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  my_ALU/Mmux__n0059_rs_xor<31> (my_ALU/_n0059<1>)
     LUT5:I4->O            8   0.097   0.311  my_ALU/Mmux_AluResult251 (procesorResult_31_OBUF)
     OBUF:I->O                 0.000          procesorResult_31_OBUF (procesorResult<31>)
    ----------------------------------------
    Total                      4.222ns (2.504ns logic, 1.719ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'my_registerfile/reset_GND_42_o_AND_68_o'
  Total number of paths / destination ports: 2666 / 32
-------------------------------------------------------------------------
Offset:              4.277ns (Levels of Logic = 38)
  Source:            my_registerfile/registers<1>_0 (LATCH)
  Destination:       procesorResult<31> (PAD)
  Source Clock:      my_registerfile/reset_GND_42_o_AND_68_o falling

  Data Path: my_registerfile/registers<1>_0 to procesorResult<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.299  my_registerfile/registers<1>_0 (my_registerfile/registers<1>_0)
     LUT4:I3->O            1   0.097   0.000  my_registerfile/mux_821 (my_registerfile/mux_4)
     MUXF7:I0->O           4   0.277   0.309  my_registerfile/mux_2_f7 (my_registerfile/registerSource1[4]_registers[31][31]_wide_mux_0_OUT<0>)
     LUT5:I4->O            1   0.097   0.511  my_ALU/Mmux__n0059_A501_SW1 (N100)
     LUT5:I2->O            1   0.097   0.000  my_ALU/Mmux__n0059_rs_lut<0> (my_ALU/Mmux__n0059_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  my_ALU/Mmux__n0059_rs_cy<0> (my_ALU/Mmux__n0059_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<1> (my_ALU/Mmux__n0059_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<2> (my_ALU/Mmux__n0059_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<3> (my_ALU/Mmux__n0059_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<4> (my_ALU/Mmux__n0059_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<5> (my_ALU/Mmux__n0059_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<6> (my_ALU/Mmux__n0059_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<7> (my_ALU/Mmux__n0059_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<8> (my_ALU/Mmux__n0059_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<9> (my_ALU/Mmux__n0059_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<10> (my_ALU/Mmux__n0059_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<11> (my_ALU/Mmux__n0059_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<12> (my_ALU/Mmux__n0059_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<13> (my_ALU/Mmux__n0059_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<14> (my_ALU/Mmux__n0059_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<15> (my_ALU/Mmux__n0059_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<16> (my_ALU/Mmux__n0059_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<17> (my_ALU/Mmux__n0059_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<18> (my_ALU/Mmux__n0059_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<19> (my_ALU/Mmux__n0059_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<20> (my_ALU/Mmux__n0059_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<21> (my_ALU/Mmux__n0059_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<22> (my_ALU/Mmux__n0059_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<23> (my_ALU/Mmux__n0059_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<24> (my_ALU/Mmux__n0059_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<25> (my_ALU/Mmux__n0059_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<26> (my_ALU/Mmux__n0059_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<27> (my_ALU/Mmux__n0059_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<28> (my_ALU/Mmux__n0059_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<29> (my_ALU/Mmux__n0059_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<30> (my_ALU/Mmux__n0059_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  my_ALU/Mmux__n0059_rs_xor<31> (my_ALU/_n0059<1>)
     LUT5:I4->O            8   0.097   0.311  my_ALU/Mmux_AluResult251 (procesorResult_31_OBUF)
     OBUF:I->O                 0.000          procesorResult_31_OBUF (procesorResult<31>)
    ----------------------------------------
    Total                      4.277ns (2.550ns logic, 1.727ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'my_registerfile/registerDestination[4]_Decoder_3_OUT<0>'
  Total number of paths / destination ports: 5745 / 32
-------------------------------------------------------------------------
Offset:              4.498ns (Levels of Logic = 38)
  Source:            my_registerfile/registers<18>_0 (LATCH)
  Destination:       procesorResult<31> (PAD)
  Source Clock:      my_registerfile/registerDestination[4]_Decoder_3_OUT<0> rising

  Data Path: my_registerfile/registers<18>_0 to procesorResult<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDPE_1:G->Q           2   0.475   0.516  my_registerfile/registers<18>_0 (my_registerfile/registers<18>_0)
     LUT6:I3->O            1   0.097   0.000  my_registerfile/mux_7 (my_registerfile/mux_3)
     MUXF7:I1->O           4   0.279   0.309  my_registerfile/mux_2_f7 (my_registerfile/registerSource1[4]_registers[31][31]_wide_mux_0_OUT<0>)
     LUT5:I4->O            1   0.097   0.511  my_ALU/Mmux__n0059_A501_SW1 (N100)
     LUT5:I2->O            1   0.097   0.000  my_ALU/Mmux__n0059_rs_lut<0> (my_ALU/Mmux__n0059_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  my_ALU/Mmux__n0059_rs_cy<0> (my_ALU/Mmux__n0059_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<1> (my_ALU/Mmux__n0059_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<2> (my_ALU/Mmux__n0059_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<3> (my_ALU/Mmux__n0059_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<4> (my_ALU/Mmux__n0059_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<5> (my_ALU/Mmux__n0059_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<6> (my_ALU/Mmux__n0059_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<7> (my_ALU/Mmux__n0059_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<8> (my_ALU/Mmux__n0059_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<9> (my_ALU/Mmux__n0059_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<10> (my_ALU/Mmux__n0059_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<11> (my_ALU/Mmux__n0059_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<12> (my_ALU/Mmux__n0059_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<13> (my_ALU/Mmux__n0059_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<14> (my_ALU/Mmux__n0059_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<15> (my_ALU/Mmux__n0059_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<16> (my_ALU/Mmux__n0059_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<17> (my_ALU/Mmux__n0059_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<18> (my_ALU/Mmux__n0059_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<19> (my_ALU/Mmux__n0059_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<20> (my_ALU/Mmux__n0059_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<21> (my_ALU/Mmux__n0059_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<22> (my_ALU/Mmux__n0059_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<23> (my_ALU/Mmux__n0059_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<24> (my_ALU/Mmux__n0059_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<25> (my_ALU/Mmux__n0059_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<26> (my_ALU/Mmux__n0059_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<27> (my_ALU/Mmux__n0059_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<28> (my_ALU/Mmux__n0059_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<29> (my_ALU/Mmux__n0059_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<30> (my_ALU/Mmux__n0059_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  my_ALU/Mmux__n0059_rs_xor<31> (my_ALU/_n0059<1>)
     LUT5:I4->O            8   0.097   0.311  my_ALU/Mmux_AluResult251 (procesorResult_31_OBUF)
     OBUF:I->O                 0.000          procesorResult_31_OBUF (procesorResult<31>)
    ----------------------------------------
    Total                      4.498ns (2.555ns logic, 1.943ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'my_registerfile/reset_GND_42_o_AND_1250_o'
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Offset:              4.336ns (Levels of Logic = 38)
  Source:            my_registerfile/registers<21>_0 (LATCH)
  Destination:       procesorResult<31> (PAD)
  Source Clock:      my_registerfile/reset_GND_42_o_AND_1250_o falling

  Data Path: my_registerfile/registers<21>_0 to procesorResult<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.379  my_registerfile/registers<21>_0 (my_registerfile/registers<21>_0)
     LUT5:I3->O            1   0.097   0.379  my_registerfile/mux32_81 (my_registerfile/mux32_8)
     LUT5:I3->O            1   0.097   0.295  my_registerfile/mux32_31 (my_registerfile/mux32_3)
     LUT6:I5->O            3   0.097   0.305  my_muxALU/Mmux_OperandoALU11 (auxMuxAlu<0>)
     LUT5:I4->O            1   0.097   0.000  my_ALU/Mmux__n0059_rs_lut<0> (my_ALU/Mmux__n0059_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  my_ALU/Mmux__n0059_rs_cy<0> (my_ALU/Mmux__n0059_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<1> (my_ALU/Mmux__n0059_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<2> (my_ALU/Mmux__n0059_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<3> (my_ALU/Mmux__n0059_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<4> (my_ALU/Mmux__n0059_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<5> (my_ALU/Mmux__n0059_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<6> (my_ALU/Mmux__n0059_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<7> (my_ALU/Mmux__n0059_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<8> (my_ALU/Mmux__n0059_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<9> (my_ALU/Mmux__n0059_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<10> (my_ALU/Mmux__n0059_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<11> (my_ALU/Mmux__n0059_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<12> (my_ALU/Mmux__n0059_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<13> (my_ALU/Mmux__n0059_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<14> (my_ALU/Mmux__n0059_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<15> (my_ALU/Mmux__n0059_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<16> (my_ALU/Mmux__n0059_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<17> (my_ALU/Mmux__n0059_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<18> (my_ALU/Mmux__n0059_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<19> (my_ALU/Mmux__n0059_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<20> (my_ALU/Mmux__n0059_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<21> (my_ALU/Mmux__n0059_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<22> (my_ALU/Mmux__n0059_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<23> (my_ALU/Mmux__n0059_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<24> (my_ALU/Mmux__n0059_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<25> (my_ALU/Mmux__n0059_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<26> (my_ALU/Mmux__n0059_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<27> (my_ALU/Mmux__n0059_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<28> (my_ALU/Mmux__n0059_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<29> (my_ALU/Mmux__n0059_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<30> (my_ALU/Mmux__n0059_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  my_ALU/Mmux__n0059_rs_xor<31> (my_ALU/_n0059<1>)
     LUT5:I4->O            8   0.097   0.311  my_ALU/Mmux_AluResult251 (procesorResult_31_OBUF)
     OBUF:I->O                 0.000          procesorResult_31_OBUF (procesorResult<31>)
    ----------------------------------------
    Total                      4.336ns (2.370ns logic, 1.966ns route)
                                       (54.7% logic, 45.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'my_registerfile/reset_GND_42_o_AND_1186_o'
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Offset:              4.252ns (Levels of Logic = 38)
  Source:            my_registerfile/registers<20>_0 (LATCH)
  Destination:       procesorResult<31> (PAD)
  Source Clock:      my_registerfile/reset_GND_42_o_AND_1186_o falling

  Data Path: my_registerfile/registers<20>_0 to procesorResult<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.295  my_registerfile/registers<20>_0 (my_registerfile/registers<20>_0)
     LUT5:I4->O            1   0.097   0.379  my_registerfile/mux32_81 (my_registerfile/mux32_8)
     LUT5:I3->O            1   0.097   0.295  my_registerfile/mux32_31 (my_registerfile/mux32_3)
     LUT6:I5->O            3   0.097   0.305  my_muxALU/Mmux_OperandoALU11 (auxMuxAlu<0>)
     LUT5:I4->O            1   0.097   0.000  my_ALU/Mmux__n0059_rs_lut<0> (my_ALU/Mmux__n0059_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  my_ALU/Mmux__n0059_rs_cy<0> (my_ALU/Mmux__n0059_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<1> (my_ALU/Mmux__n0059_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<2> (my_ALU/Mmux__n0059_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<3> (my_ALU/Mmux__n0059_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<4> (my_ALU/Mmux__n0059_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<5> (my_ALU/Mmux__n0059_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<6> (my_ALU/Mmux__n0059_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<7> (my_ALU/Mmux__n0059_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<8> (my_ALU/Mmux__n0059_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<9> (my_ALU/Mmux__n0059_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<10> (my_ALU/Mmux__n0059_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<11> (my_ALU/Mmux__n0059_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<12> (my_ALU/Mmux__n0059_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<13> (my_ALU/Mmux__n0059_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<14> (my_ALU/Mmux__n0059_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<15> (my_ALU/Mmux__n0059_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<16> (my_ALU/Mmux__n0059_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<17> (my_ALU/Mmux__n0059_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<18> (my_ALU/Mmux__n0059_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<19> (my_ALU/Mmux__n0059_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<20> (my_ALU/Mmux__n0059_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<21> (my_ALU/Mmux__n0059_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<22> (my_ALU/Mmux__n0059_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<23> (my_ALU/Mmux__n0059_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<24> (my_ALU/Mmux__n0059_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<25> (my_ALU/Mmux__n0059_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<26> (my_ALU/Mmux__n0059_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<27> (my_ALU/Mmux__n0059_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<28> (my_ALU/Mmux__n0059_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<29> (my_ALU/Mmux__n0059_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<30> (my_ALU/Mmux__n0059_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  my_ALU/Mmux__n0059_rs_xor<31> (my_ALU/_n0059<1>)
     LUT5:I4->O            8   0.097   0.311  my_ALU/Mmux_AluResult251 (procesorResult_31_OBUF)
     OBUF:I->O                 0.000          procesorResult_31_OBUF (procesorResult<31>)
    ----------------------------------------
    Total                      4.252ns (2.370ns logic, 1.882ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 32976 / 32
-------------------------------------------------------------------------
Delay:               6.173ns (Levels of Logic = 37)
  Source:            rst (PAD)
  Destination:       procesorResult<31> (PAD)

  Data Path: rst to procesorResult<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           358   0.001   0.452  rst_IBUF (rst_IBUF)
     LUT4:I3->O            3   0.097   0.521  my_unidadControl/_n0033<5>11 (my_unidadControl/_n0033<5>1)
     LUT5:I2->O           45   0.097   0.620  my_unidadControl/Mmux_ALUOP41 (auxAlu<3>)
     LUT3:I0->O           90   0.097   0.809  my_ALU/Mmux__n0059_B1101 (my_ALU/Mmux__n0059_B110)
     LUT6:I0->O           32   0.097   0.800  my_ALU/_n0058<5>1 (my_ALU/_n0058)
     LUT6:I0->O            1   0.097   0.379  my_muxALU/Mmux_OperandoALU271_SW0 (N186)
     LUT5:I3->O            0   0.097   0.000  my_ALU/Mmux__n0059_A401 (my_ALU/Mmux__n0059_rs_A<28>)
     MUXCY:DI->O           1   0.337   0.000  my_ALU/Mmux__n0059_rs_cy<4> (my_ALU/Mmux__n0059_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<5> (my_ALU/Mmux__n0059_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<6> (my_ALU/Mmux__n0059_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<7> (my_ALU/Mmux__n0059_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<8> (my_ALU/Mmux__n0059_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<9> (my_ALU/Mmux__n0059_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<10> (my_ALU/Mmux__n0059_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<11> (my_ALU/Mmux__n0059_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<12> (my_ALU/Mmux__n0059_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<13> (my_ALU/Mmux__n0059_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<14> (my_ALU/Mmux__n0059_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<15> (my_ALU/Mmux__n0059_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<16> (my_ALU/Mmux__n0059_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<17> (my_ALU/Mmux__n0059_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<18> (my_ALU/Mmux__n0059_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<19> (my_ALU/Mmux__n0059_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<20> (my_ALU/Mmux__n0059_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<21> (my_ALU/Mmux__n0059_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<22> (my_ALU/Mmux__n0059_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<23> (my_ALU/Mmux__n0059_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<24> (my_ALU/Mmux__n0059_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<25> (my_ALU/Mmux__n0059_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<26> (my_ALU/Mmux__n0059_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<27> (my_ALU/Mmux__n0059_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<28> (my_ALU/Mmux__n0059_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<29> (my_ALU/Mmux__n0059_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  my_ALU/Mmux__n0059_rs_cy<30> (my_ALU/Mmux__n0059_rs_cy<30>)
     XORCY:CI->O           1   0.370   0.295  my_ALU/Mmux__n0059_rs_xor<31> (my_ALU/_n0059<1>)
     LUT5:I4->O            8   0.097   0.311  my_ALU/Mmux_AluResult251 (procesorResult_31_OBUF)
     OBUF:I->O                 0.000          procesorResult_31_OBUF (procesorResult<31>)
    ----------------------------------------
    Total                      6.173ns (1.985ns logic, 4.188ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.581|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_registerfile/registerDestination[4]_Decoder_3_OUT<0>
-------------------------------------------------------+---------+---------+---------+---------+
                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------+---------+---------+---------+---------+
clk                                                    |    7.150|         |         |         |
my_registerfile/registerDestination[4]_Decoder_3_OUT<0>|    4.186|         |         |         |
my_registerfile/reset_GND_42_o_AND_1186_o              |         |    3.940|         |         |
my_registerfile/reset_GND_42_o_AND_1250_o              |         |    4.024|         |         |
my_registerfile/reset_GND_42_o_AND_258_o               |         |    3.911|         |         |
my_registerfile/reset_GND_42_o_AND_322_o               |         |    3.779|         |         |
my_registerfile/reset_GND_42_o_AND_68_o                |         |    3.965|         |         |
-------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_registerfile/reset_GND_42_o_AND_1186_o
-------------------------------------------------------+---------+---------+---------+---------+
                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------+---------+---------+---------+---------+
clk                                                    |         |         |    7.150|         |
my_registerfile/registerDestination[4]_Decoder_3_OUT<0>|         |         |    4.186|         |
my_registerfile/reset_GND_42_o_AND_1186_o              |         |         |    3.940|         |
my_registerfile/reset_GND_42_o_AND_1250_o              |         |         |    4.024|         |
my_registerfile/reset_GND_42_o_AND_258_o               |         |         |    3.911|         |
my_registerfile/reset_GND_42_o_AND_322_o               |         |         |    3.779|         |
my_registerfile/reset_GND_42_o_AND_68_o                |         |         |    3.965|         |
-------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_registerfile/reset_GND_42_o_AND_1250_o
-------------------------------------------------------+---------+---------+---------+---------+
                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------+---------+---------+---------+---------+
clk                                                    |         |         |    7.150|         |
my_registerfile/registerDestination[4]_Decoder_3_OUT<0>|         |         |    4.186|         |
my_registerfile/reset_GND_42_o_AND_1186_o              |         |         |    3.940|         |
my_registerfile/reset_GND_42_o_AND_1250_o              |         |         |    4.024|         |
my_registerfile/reset_GND_42_o_AND_258_o               |         |         |    3.911|         |
my_registerfile/reset_GND_42_o_AND_322_o               |         |         |    3.779|         |
my_registerfile/reset_GND_42_o_AND_68_o                |         |         |    3.965|         |
-------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_registerfile/reset_GND_42_o_AND_258_o
-------------------------------------------------------+---------+---------+---------+---------+
                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------+---------+---------+---------+---------+
clk                                                    |         |         |    7.150|         |
my_registerfile/registerDestination[4]_Decoder_3_OUT<0>|         |         |    4.186|         |
my_registerfile/reset_GND_42_o_AND_1186_o              |         |         |    3.940|         |
my_registerfile/reset_GND_42_o_AND_1250_o              |         |         |    4.024|         |
my_registerfile/reset_GND_42_o_AND_258_o               |         |         |    3.911|         |
my_registerfile/reset_GND_42_o_AND_322_o               |         |         |    3.779|         |
my_registerfile/reset_GND_42_o_AND_68_o                |         |         |    3.965|         |
-------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_registerfile/reset_GND_42_o_AND_322_o
-------------------------------------------------------+---------+---------+---------+---------+
                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------+---------+---------+---------+---------+
clk                                                    |         |         |    7.150|         |
my_registerfile/registerDestination[4]_Decoder_3_OUT<0>|         |         |    4.186|         |
my_registerfile/reset_GND_42_o_AND_1186_o              |         |         |    3.940|         |
my_registerfile/reset_GND_42_o_AND_1250_o              |         |         |    4.024|         |
my_registerfile/reset_GND_42_o_AND_258_o               |         |         |    3.911|         |
my_registerfile/reset_GND_42_o_AND_322_o               |         |         |    3.779|         |
my_registerfile/reset_GND_42_o_AND_68_o                |         |         |    3.965|         |
-------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_registerfile/reset_GND_42_o_AND_68_o
-------------------------------------------------------+---------+---------+---------+---------+
                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------+---------+---------+---------+---------+
clk                                                    |         |         |    7.150|         |
my_registerfile/registerDestination[4]_Decoder_3_OUT<0>|         |         |    4.186|         |
my_registerfile/reset_GND_42_o_AND_1186_o              |         |         |    3.940|         |
my_registerfile/reset_GND_42_o_AND_1250_o              |         |         |    4.024|         |
my_registerfile/reset_GND_42_o_AND_258_o               |         |         |    3.911|         |
my_registerfile/reset_GND_42_o_AND_322_o               |         |         |    3.779|         |
my_registerfile/reset_GND_42_o_AND_68_o                |         |         |    3.965|         |
-------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 22.14 secs
 
--> 

Total memory usage is 461972 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1852 (   0 filtered)
Number of infos    :    2 (   0 filtered)

