[INF:CM0023] Creating log file ../../../build/regression/NyuziProcessor/slpp_all/surelog.log.

[INF:PP0122] Preprocessing source file "hardware/testbench/soc_tb.sv".

[INF:PP0123] Preprocessing include file "hardware/core/defines.svh".

[INF:PP0123] Preprocessing include file "hardware/core/config.svh".

[INF:PP0122] Preprocessing source file "hardware/testbench/axi_protocol_checker.sv".

[INF:PP0122] Preprocessing source file "hardware/testbench/sim_jtag.sv".

[INF:PP0122] Preprocessing source file "hardware/testbench/sim_sdmmc.sv".

[INF:PP0122] Preprocessing source file "hardware/testbench/soc_tb.sv".

[INF:PP0122] Preprocessing source file "hardware/testbench/trace_logger.sv".

[INF:PP0122] Preprocessing source file "hardware/testbench/sim_ps2.sv".

[INF:PP0122] Preprocessing source file "hardware/testbench/sim_sdram.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/reciprocal_rom.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_pending_miss_cam.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_tag_stage.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/control_registers.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/oh_to_idx.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/performance_counters.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_tag_stage.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/thread_select_stage.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/on_chip_debugger.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/io_interconnect.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_tag_stage.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_l2_interface.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/sram_2r1w.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/instruction_decode_stage.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_load_miss_queue.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/core.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/jtag_tap_controller.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_arb_stage.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/synchronizer.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_data_stage.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/sync_fifo.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/scoreboard.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/nyuzi.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/rr_arbiter.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/sram_1r1w.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/idx_to_oh.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/io_request_queue.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_store_queue.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/tlb.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cache_lru.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_async_bridge.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/gpio_controller.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/spi_controller.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/vga_sequencer.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_sram.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/async_fifo.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/ps2_controller.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/vga_controller.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/uart.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/logic_analyzer.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_rom.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/uart_receive.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/sdram_controller.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/uart_transmit.sv".

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/timer.sv".

[INF:PA0201] Parsing source file "hardware/testbench/soc_tb.sv".

[INF:PA0201] Parsing source file "hardware/testbench/axi_protocol_checker.sv".

[INF:PA0201] Parsing source file "hardware/testbench/sim_jtag.sv".

[INF:PA0201] Parsing source file "hardware/testbench/sim_sdmmc.sv".

[INF:PA0201] Parsing source file "hardware/testbench/soc_tb.sv".

[INF:PA0201] Parsing source file "hardware/testbench/trace_logger.sv".

[INF:PA0201] Parsing source file "hardware/testbench/sim_ps2.sv".

[INF:PA0201] Parsing source file "hardware/testbench/sim_sdram.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/reciprocal_rom.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_pending_miss_cam.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_tag_stage.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/control_registers.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/oh_to_idx.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/performance_counters.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_tag_stage.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/thread_select_stage.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/on_chip_debugger.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/io_interconnect.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_tag_stage.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_l2_interface.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/sram_2r1w.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/instruction_decode_stage.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_load_miss_queue.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/core.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/jtag_tap_controller.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_arb_stage.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/synchronizer.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_data_stage.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/sync_fifo.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/scoreboard.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/nyuzi.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/rr_arbiter.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/sram_1r1w.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/idx_to_oh.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/io_request_queue.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_store_queue.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/tlb.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cache_lru.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_async_bridge.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/gpio_controller.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/spi_controller.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/vga_sequencer.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_sram.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/async_fifo.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/ps2_controller.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/vga_controller.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/uart.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/logic_analyzer.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_rom.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/uart_receive.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/sdram_controller.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/uart_transmit.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/timer.sv".

[INF:CM0029] Using global timescale: "10ps/10ps".

[INF:CP0300] Compilation...

[INF:CP0301] hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0301] hardware/core/defines.svh:22:1: Compile package "defines".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/async_fifo.sv:28:1: Compile module "work@async_fifo".

[INF:CP0304] hardware/core/defines.svh:429:1: Compile interface "work@axi4_interface".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_async_bridge.sv:22:1: Compile module "work@axi_async_bridge".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv:28:1: Compile module "work@axi_interconnect".

[INF:CP0303] hardware/testbench/axi_protocol_checker.sv:24:1: Compile module "work@axi_protocol_checker".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_rom.sv:25:1: Compile module "work@axi_rom".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_sram.sv:24:1: Compile module "work@axi_sram".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cache_lru.sv:48:1: Compile module "work@cache_lru".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:29:1: Compile module "work@cam".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/control_registers.sv:27:1: Compile module "work@control_registers".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/core.sv:26:1: Compile module "work@core".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:29:1: Compile module "work@dcache_data_stage".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_tag_stage.sv:40:1: Compile module "work@dcache_tag_stage".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:38:1: Compile module "work@fp_execute_stage1".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:32:1: Compile module "work@fp_execute_stage2".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:33:1: Compile module "work@fp_execute_stage3".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:31:1: Compile module "work@fp_execute_stage4".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:29:1: Compile module "work@fp_execute_stage5".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/gpio_controller.sv:25:1: Compile module "work@gpio_controller".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/idx_to_oh.sv:23:1: Compile module "work@idx_to_oh".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_data_stage.sv:29:1: Compile module "work@ifetch_data_stage".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_tag_stage.sv:32:1: Compile module "work@ifetch_tag_stage".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/instruction_decode_stage.sv:55:1: Compile module "work@instruction_decode_stage".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:31:1: Compile module "work@int_execute_stage".

[INF:CP0304] hardware/core/defines.svh:416:1: Compile interface "work@io_bus_interface".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/io_interconnect.sv:26:1: Compile module "work@io_interconnect".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/io_request_queue.sv:26:1: Compile module "work@io_request_queue".

[INF:CP0304] hardware/core/defines.svh:471:1: Compile interface "work@jtag_interface".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/jtag_tap_controller.sv:35:1: Compile module "work@jtag_tap_controller".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_l2_interface.sv:45:1: Compile module "work@l1_l2_interface".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_load_miss_queue.sv:26:1: Compile module "work@l1_load_miss_queue".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_store_queue.sv:30:1: Compile module "work@l1_store_queue".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:42:1: Compile module "work@l2_axi_bus_interface".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache.sv:39:1: Compile module "work@l2_cache".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_arb_stage.sv:30:1: Compile module "work@l2_cache_arb_stage".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_pending_miss_cam.sv:38:1: Compile module "work@l2_cache_pending_miss_cam".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:39:1: Compile module "work@l2_cache_read_stage".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_tag_stage.sv:27:1: Compile module "work@l2_cache_tag_stage".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:28:1: Compile module "work@l2_cache_update_stage".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/logic_analyzer.sv:28:1: Compile module "work@logic_analyzer".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/nyuzi.sv:26:1: Compile module "work@nyuzi".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/oh_to_idx.sv:24:1: Compile module "work@oh_to_idx".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/on_chip_debugger.sv:57:1: Compile module "work@on_chip_debugger".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:26:1: Compile module "work@operand_fetch_stage".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/performance_counters.sv:22:1: Compile module "work@performance_counters".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/ps2_controller.sv:25:1: Compile module "work@ps2_controller".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/reciprocal_rom.sv:21:1: Compile module "work@reciprocal_rom".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/rr_arbiter.sv:27:1: Compile module "work@rr_arbiter".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/scoreboard.sv:37:1: Compile module "work@scoreboard".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/sdram_controller.sv:29:1: Compile module "work@sdram_controller".

[INF:CP0303] hardware/testbench/sim_jtag.sv:29:1: Compile module "work@sim_jtag".

[INF:CP0303] hardware/testbench/sim_ps2.sv:23:1: Compile module "work@sim_ps2".

[INF:CP0303] hardware/testbench/sim_sdmmc.sv:23:1: Compile module "work@sim_sdmmc".

[INF:CP0303] hardware/testbench/sim_sdram.sv:24:1: Compile module "work@sim_sdram".

[INF:CP0303] hardware/testbench/soc_tb.sv:27:1: Compile module "work@soc_tb".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/spi_controller.sv:27:1: Compile module "work@spi_controller".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/sram_1r1w.sv:34:1: Compile module "work@sram_1r1w".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/sram_2r1w.sv:30:1: Compile module "work@sram_2r1w".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/sync_fifo.sv:40:1: Compile module "work@sync_fifo".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/synchronizer.sv:22:1: Compile module "work@synchronizer".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/thread_select_stage.sv:34:1: Compile module "work@thread_select_stage".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/timer.sv:21:1: Compile module "work@timer".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/tlb.sv:26:1: Compile module "work@tlb".

[INF:CP0303] hardware/testbench/trace_logger.sv:33:1: Compile module "work@trace_logger".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/uart.sv:21:1: Compile module "work@uart".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/uart_receive.sv:21:1: Compile module "work@uart_receive".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/uart_transmit.sv:21:1: Compile module "work@uart_transmit".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/vga_controller.sv:27:1: Compile module "work@vga_controller".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/vga_sequencer.sv:30:1: Compile module "work@vga_sequencer".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:42:1: Compile module "work@writeback_stage".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/async_fifo.sv:37:29: Implicit port type (wire) for "read_data".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_tag_stage.sv:77:49: Implicit port type (wire) for "dt_update_itlb_asid".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/gpio_controller.sv:35:31: Implicit port type (wire) for "gpio_value".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/sdram_controller.sv:56:45: Implicit port type (wire) for "dram_dq".

[NTE:CP0309] hardware/testbench/sim_sdram.sv:38:33: Implicit port type (wire) for "dram_dq".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/uart_receive.sv:27:35: Implicit port type (wire) for "rx_char".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/vga_controller.sv:40:33: Implicit port type (wire) for "vga_r",
there are 2 more instances of this message.

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_arb_stage.sv:63:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_arb_stage.handshake_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_arb_stage.sv:87:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_arb_stage.genblk2".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cache_lru.sv:135:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_tag_stage.cache_lru.genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_tag_stage.sv:83:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_tag_stage.way_tags_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_tag_stage.sv:83:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_tag_stage.way_tags_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_tag_stage.sv:83:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_tag_stage.way_tags_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_tag_stage.sv:83:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_tag_stage.way_tags_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_tag_stage.sv:83:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_tag_stage.way_tags_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_tag_stage.sv:83:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_tag_stage.way_tags_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_tag_stage.sv:83:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_tag_stage.way_tags_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_tag_stage.sv:83:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_tag_stage.way_tags_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:126:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.hit_way_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:126:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.hit_way_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:126:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.hit_way_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:126:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.hit_way_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:126:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.hit_way_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:126:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.hit_way_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:126:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.hit_way_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:126:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.hit_way_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:173:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.dirty_update_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:173:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.dirty_update_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:173:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.dirty_update_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:173:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.dirty_update_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:173:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.dirty_update_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:173:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.dirty_update_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:173:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.dirty_update_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:173:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.dirty_update_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:189:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.tag_update_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:189:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.tag_update_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:189:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.tag_update_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:189:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.tag_update_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:189:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.tag_update_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:189:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.tag_update_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:189:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.tag_update_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv:189:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_read_stage.tag_update_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[16]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[17]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[18]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[19]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[20]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[21]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[22]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[23]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[24]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[25]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[26]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[27]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[28]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[29]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[30]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[31]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[32]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[33]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[34]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[35]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[36]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[37]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[38]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[39]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[40]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[41]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[42]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[43]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[44]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[45]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[46]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[47]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[48]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[49]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[50]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[51]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[52]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[53]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[54]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[55]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[56]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[57]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[58]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[59]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[60]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[61]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[62]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv:64:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_cache_update_stage.lane_mask_gen[63]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv:54:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.l2_cache_pending_miss_cam.cam_pending_miss.lookup_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:195:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.mem_lane_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv:300:9: Compile generate block "work@soc_tb.nyuzi.l2_cache.l2_axi_bus_interface.writeback_lane_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/io_interconnect.sv:49:9: Compile generate block "work@soc_tb.nyuzi.io_interconnect.handshake_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/io_interconnect.sv:80:9: Compile generate block "work@soc_tb.nyuzi.io_interconnect.genblk2".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/nyuzi.sv:109:9: Compile generate block "work@soc_tb.nyuzi.genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/nyuzi.sv:117:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_tag_stage.sv:153:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_tag_stage.pc_logic_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_tag_stage.sv:153:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_tag_stage.pc_logic_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_tag_stage.sv:153:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_tag_stage.pc_logic_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_tag_stage.sv:153:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_tag_stage.pc_logic_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_tag_stage.sv:176:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_tag_stage.way_tag_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_tag_stage.sv:176:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_tag_stage.way_tag_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_tag_stage.sv:176:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_tag_stage.way_tag_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_tag_stage.sv:176:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_tag_stage.way_tag_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/tlb.sv:88:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_tag_stage.itlb.way_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/tlb.sv:88:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_tag_stage.itlb.way_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/tlb.sv:88:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_tag_stage.itlb.way_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/tlb.sv:88:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_tag_stage.itlb.way_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cache_lru.sv:135:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_tag_stage.cache_lru.genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_data_stage.sv:117:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_data_stage.hit_check_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_data_stage.sv:117:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_data_stage.hit_check_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_data_stage.sv:117:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_data_stage.hit_check_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_data_stage.sv:117:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.ifetch_data_stage.hit_check_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/thread_select_stage.sv:106:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.thread_select_stage.thread_logic_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/thread_select_stage.sv:106:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.thread_select_stage.thread_logic_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/thread_select_stage.sv:106:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.thread_select_stage.thread_logic_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/thread_select_stage.sv:106:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.thread_select_stage.thread_logic_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv:79:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.operand_fetch_stage.vector_lane_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:352:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.hit_check_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:352:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.hit_check_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:352:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.hit_check_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:352:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.hit_check_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:398:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.swap_word_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[16]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[17]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[18]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[19]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[20]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[21]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[22]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[23]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[24]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[25]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[26]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[27]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[28]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[29]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[30]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[31]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[32]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[33]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[34]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[35]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[36]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[37]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[38]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[39]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[40]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[41]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[42]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[43]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[44]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[45]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[46]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[47]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[48]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[49]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[50]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[51]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[52]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[53]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[54]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[55]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[56]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[57]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[58]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[59]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[60]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[61]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[62]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:463:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.store_mask_gen[63]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:527:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.sync_pending_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:527:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.sync_pending_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:527:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.sync_pending_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv:527:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_data_stage.sync_pending_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_tag_stage.sv:174:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_tag_stage.way_tag_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_tag_stage.sv:174:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_tag_stage.way_tag_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_tag_stage.sv:174:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_tag_stage.way_tag_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_tag_stage.sv:174:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_tag_stage.way_tag_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/tlb.sv:88:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_tag_stage.dtlb.way_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/tlb.sv:88:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_tag_stage.dtlb.way_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/tlb.sv:88:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_tag_stage.dtlb.way_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/tlb.sv:88:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_tag_stage.dtlb.way_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cache_lru.sv:135:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.dcache_tag_stage.lru.genblk1".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv:77:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.int_execute_stage.lane_alu_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv:101:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage1.lane_logic_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv:100:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage2.lane_logic_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv:93:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage3.lane_logic_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv:87:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage4.lane_logic_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv:76:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.fp_execute_stage5.lane_logic_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[16]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[17]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[18]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[19]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[20]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[21]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[22]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[23]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[24]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[25]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[26]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[27]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[28]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[29]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[30]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[31]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[32]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[33]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[34]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[35]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[36]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[37]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[38]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[39]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[40]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[41]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[42]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[43]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[44]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[45]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[46]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[47]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[48]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[49]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[50]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[51]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[52]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[53]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[54]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[55]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[56]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[57]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[58]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[59]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[60]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[61]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[62]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.lane_bypass_gen[63]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:316:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.swap_word_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv:328:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.writeback_stage.compare_result_gen[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/control_registers.sv:233:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.control_registers.interrupt_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/control_registers.sv:233:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.control_registers.interrupt_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/control_registers.sv:233:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.control_registers.interrupt_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/control_registers.sv:233:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.control_registers.interrupt_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_store_queue.sv:106:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.l1_store_queue.thread_store_buf_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_store_queue.sv:106:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.l1_store_queue.thread_store_buf_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_store_queue.sv:106:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.l1_store_queue.thread_store_buf_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_store_queue.sv:106:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.l1_store_queue.thread_store_buf_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_load_miss_queue.sv:89:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.l1_load_miss_queue_dcache.wait_logic_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_load_miss_queue.sv:89:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.l1_load_miss_queue_dcache.wait_logic_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_load_miss_queue.sv:89:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.l1_load_miss_queue_dcache.wait_logic_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_load_miss_queue.sv:89:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.l1_load_miss_queue_dcache.wait_logic_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_load_miss_queue.sv:89:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.l1_load_miss_queue_icache.wait_logic_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_load_miss_queue.sv:89:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.l1_load_miss_queue_icache.wait_logic_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_load_miss_queue.sv:89:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.l1_load_miss_queue_icache.wait_logic_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_load_miss_queue.sv:89:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.l1_load_miss_queue_icache.wait_logic_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_l2_interface.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.snoop_hit_check_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_l2_interface.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.snoop_hit_check_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_l2_interface.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.snoop_hit_check_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_l2_interface.sv:273:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.l1_l2_interface.snoop_hit_check_gen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/io_request_queue.sv:72:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.io_request_queue.io_request_gen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/io_request_queue.sv:72:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.io_request_queue.io_request_gen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/io_request_queue.sv:72:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.io_request_queue.io_request_gen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/io_request_queue.sv:72:9: Compile generate block "work@soc_tb.nyuzi.core_gen[0].core.io_request_queue.io_request_gen[3]".

[INF:CP0335] hardware/testbench/soc_tb.sv:260:9: Compile generate block "work@soc_tb.io_gen[0]".

[INF:CP0335] hardware/testbench/soc_tb.sv:260:9: Compile generate block "work@soc_tb.io_gen[1]".

[INF:CP0335] hardware/testbench/soc_tb.sv:260:9: Compile generate block "work@soc_tb.io_gen[2]".

[INF:CP0335] hardware/testbench/soc_tb.sv:260:9: Compile generate block "work@soc_tb.io_gen[3]".

[INF:CP0335] hardware/testbench/soc_tb.sv:260:9: Compile generate block "work@soc_tb.io_gen[4]".

[INF:CP0335] hardware/testbench/soc_tb.sv:260:9: Compile generate block "work@soc_tb.io_gen[5]".

[NTE:EL0503] hardware/testbench/soc_tb.sv:27:1: Top level module "work@soc_tb".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 8.

[NTE:EL0510] Nb instances: 170.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../../build/regression/NyuziProcessor/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../../build/regression/NyuziProcessor/slpp_all/surelog.uhdm.chk.html ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 12


[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/defines.svh                  | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/defines_000.svh                  | 318 | 409 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/axi_protocol_checker.sv | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/axi_protocol_checker_000.sv      | 63 | 209 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/sim_jtag.sv             | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/sim_jtag_000.sv                  | 56 | 432 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/sim_ps2.sv              | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/sim_ps2_000.sv                   | 17 | 72 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/sim_sdmmc.sv            | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/sim_sdmmc_000.sv                 | 69 | 424 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/sim_sdram.sv            | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/sim_sdram_000.sv                 | 113 | 287 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/soc_tb.sv               | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/soc_tb_000.sv                    | 428 | 546 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/testbench/trace_logger.sv         | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/trace_logger_000.sv              | 90 | 244 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cache_lru.sv                 | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/cache_lru_000.sv                 | 108 | 236 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/cam.sv                       | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/cam_000.sv                       | 48 | 107 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/control_registers.sv         | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/control_registers_000.sv         | 143 | 312 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/core.sv                      | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/core_000.sv                      | 243 | 425 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_data_stage.sv         | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/dcache_data_stage_000.sv         | 332 | 621 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/dcache_tag_stage.sv          | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/dcache_tag_stage_000.sv          | 176 | 314 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage1.sv         | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/fp_execute_stage1_000.sv         | 119 | 302 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage2.sv         | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/fp_execute_stage2_000.sv         | 80 | 163 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage3.sv         | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/fp_execute_stage3_000.sv         | 76 | 161 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage4.sv         | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/fp_execute_stage4_000.sv         | 58 | 169 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/fp_execute_stage5.sv         | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/fp_execute_stage5_000.sv         | 101 | 223 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/idx_to_oh.sv                 | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/idx_to_oh_000.sv                 | 14 | 39 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_data_stage.sv         | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/ifetch_data_stage_000.sv         | 127 | 257 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/ifetch_tag_stage.sv          | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/ifetch_tag_stage_000.sv          | 166 | 333 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/instruction_decode_stage.sv  | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/instruction_decode_stage_000.sv  | 228 | 462 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/int_execute_stage.sv         | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/int_execute_stage_000.sv         | 101 | 352 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/io_interconnect.sv           | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/io_interconnect_000.sv           | 61 | 120 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/io_request_queue.sv          | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/io_request_queue_000.sv          | 76 | 164 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/jtag_tap_controller.sv       | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/jtag_tap_controller_000.sv       | 44 | 215 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_l2_interface.sv           | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/l1_l2_interface_000.sv           | 216 | 459 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_load_miss_queue.sv        | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/l1_load_miss_queue_000.sv        | 71 | 163 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l1_store_queue.sv            | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/l1_store_queue_000.sv            | 158 | 363 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_axi_bus_interface.sv      | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/l2_axi_bus_interface_000.sv      | 167 | 374 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache.sv                  | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/l2_cache_000.sv                  | 58 | 121 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_arb_stage.sv        | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/l2_cache_arb_stage_000.sv        | 54 | 137 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_pending_miss_cam.sv | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/l2_cache_pending_miss_cam_000.sv | 48 | 90 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_read_stage.sv       | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/l2_cache_read_stage_000.sv       | 149 | 299 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_tag_stage.sv        | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/l2_cache_tag_stage_000.sv        | 85 | 153 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/l2_cache_update_stage.sv     | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/l2_cache_update_stage_000.sv     | 65 | 146 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/nyuzi.sv                     | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/nyuzi_000.sv                     | 86 | 140 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/oh_to_idx.sv                 | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/oh_to_idx_000.sv                 | 16 | 46 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/on_chip_debugger.sv          | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/on_chip_debugger_000.sv          | 54 | 189 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/operand_fetch_stage.sv       | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/operand_fetch_stage_000.sv       | 82 | 140 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/performance_counters.sv      | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/performance_counters_000.sv      | 20 | 50 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/reciprocal_rom.sv            | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/reciprocal_rom_000.sv            | 9 | 95 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/rr_arbiter.sv                | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/rr_arbiter_000.sv                | 26 | 76 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/scoreboard.sv                | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/scoreboard_000.sv                | 53 | 177 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/sram_1r1w.sv                 | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/sram_1r1w_000.sv                 | 129 | 210 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/sram_2r1w.sv                 | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/sram_2r1w_000.sv                 | 192 | 299 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/sync_fifo.sv                 | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/sync_fifo_000.sv                 | 61 | 143 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/synchronizer.sv              | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/synchronizer_000.sv              | 20 | 49 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/thread_select_stage.sv       | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/thread_select_stage_000.sv       | 136 | 300 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/tlb.sv                       | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/tlb_000.sv                       | 104 | 243 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/core/writeback_stage.sv           | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/writeback_stage_000.sv           | 193 | 548 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/async_fifo.sv         | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/async_fifo_000.sv                | 65 | 141 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_async_bridge.sv   | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/axi_async_bridge_000.sv          | 97 | 138 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_interconnect.sv   | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/axi_interconnect_000.sv          | 86 | 247 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_rom.sv            | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/axi_rom_000.sv                   | 32 | 87 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/axi_sram.sv           | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/axi_sram_000.sv                  | 56 | 201 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/gpio_controller.sv    | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/gpio_controller_000.sv           | 47 | 82 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/logic_analyzer.sv     | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/logic_analyzer_000.sv            | 45 | 168 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/ps2_controller.sv     | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/ps2_controller_000.sv            | 49 | 140 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/sdram_controller.sv   | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/sdram_controller_000.sv          | 174 | 532 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/spi_controller.sv     | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/spi_controller_000.sv            | 43 | 123 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/timer.sv              | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/timer_000.sv                     | 18 | 57 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/uart.sv               | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/uart_000.sv                      | 64 | 128 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/uart_receive.sv       | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/uart_receive_000.sv              | 33 | 132 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/uart_transmit.sv      | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/uart_transmit_000.sv             | 26 | 75 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/vga_controller.sv     | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/vga_controller_000.sv            | 76 | 228 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/NyuziProcessor/hardware/fpga/common/vga_sequencer.sv      | ${SURELOG_DIR}/build/regression/NyuziProcessor/roundtrip/vga_sequencer_000.sv             | 48 | 136 | 

