<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>PXOR—Logical Exclusive OR</title>
</head>
<body>
<h1 id="pxor-logical-exclusive-or">PXOR—Logical Exclusive OR</h1>
<table>
<tr>
	<td>Opcode*/Instruction</td>
	<td>Op/En</td>
	<td>64/32 bit Mode Support</td>
	<td>CPUID Feature Flag</td>
	<td>Description</td>
</tr>
<tr>
	<td>0F EF /<em>r</em><sup>1</sup> PXOR <em>mm, mm/m64</em></td>
	<td>RM</td>
	<td>V/V</td>
	<td>MMX</td>
	<td>Bitwise XOR of <em>mm/m64</em> and <em>mm</em>.</td>
</tr>
<tr>
	<td>66 0F EF /<em>r</em> PXOR <em>xmm1</em>,<em> xmm2/m128</em></td>
	<td>RM</td>
	<td>V/V</td>
	<td>SSE2</td>
	<td>Bitwise XOR of <em>xmm2/m128</em> and <em>xmm1</em>.</td>
</tr>
<tr>
	<td>VEX.NDS.128.66.0F.WIG EF /r VPXOR <em>xmm1, xmm2, xmm3/m128</em></td>
	<td>RVM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Bitwise XOR of <em>xmm3/m128</em> and <em>xmm2</em>.</td>
</tr>
<tr>
	<td>VEX.NDS.256.66.0F.WIG EF /r VPXOR <em>ymm1, ymm2, ymm3/m256</em></td>
	<td>RVM</td>
	<td>V/V</td>
	<td>AVX2</td>
	<td>Bitwise XOR of <em>ymm3/m256 </em>and <em>ymm2.</em></td>
</tr>
</table>
<p class="notes">Notes: 1. See note in Section 2.4, “Instruction Exception Specification” in the <em>Intel® 64 and IA-32 Architectures Software Developer’s Manual,</em> <em><em>Volume 2A and Section 22.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers” in the Intel® 64 and</em></em> <em>IA-32 Architectures Software Developer’s Manual, Volume 3A.</em></p>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>RM</td>
	<td>ModRM:reg (r, w)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
<tr>
	<td>RVM</td>
	<td>ModRM:reg (w)</td>
	<td>VEX.vvvv (r)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Performs a bitwise logical exclusive-OR (XOR) operation on the source operand (second operand) and the destination operand (first operand) and stores the result in the destination operand. Each bit of the result is 1 if the corresponding bits of the two operands are different; each bit is 0 if the corresponding bits of the operands are the same.</p>
<p>In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).</p>
<p>Legacy SSE instructions: The source operand can be an MMX technology register or a 64-bit memory location. The destination operand is an MMX technology register. 128-bit Legacy SSE version: The second source operand is an XMM register or a 128-bit memory location. The first source operand and destination operands are XMM registers. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged. VEX.128 encoded version: The second source operand is an XMM register or a 128-bit memory location. The first source operand and destination operands are XMM registers. Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.256 encoded version: The second source operand is an YMM register or a 256-bit memory location. The first source operand and destination operands are YMM registers.</p>
<p>Note: VEX.L must be 0, otherwise instructions will #UD.</p>
<h2 id="operation">Operation</h2>
<pre>PXOR (128-bit Legacy SSE version)
DEST ← DEST XOR SRC
DEST[VLMAX-1:128] (Unmodified)
VPXOR (VEX.128 encoded version)
DEST ← SRC1 XOR SRC2
DEST[VLMAX-1:128] ← 0
VPXOR (VEX.256 encoded version)
DEST ← SRC1 XOR SRC2
</pre>
<h2 id="intel-c-c-compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent</h2>
<table>
<tr>
	<td>PXOR:</td>
	<td>__m64 _mm_xor_si64 (__m64 m1, __m64 m2)</td>
</tr>
<tr>
	<td>(V)PXOR:</td>
	<td>__m128i _mm_xor_si128 ( __m128i a, __m128i b)</td>
</tr>
<tr>
	<td>VPXOR:</td>
	<td>__m256i _mm256_xor_si256 ( __m256i a, __m256i b)</td>
</tr>
</table>
<h2 id="flags-affected">Flags Affected</h2>
<p>None.</p>
<h2 id="numeric-exceptions">Numeric Exceptions</h2>
<p>None.</p>
<h2 id="other-exceptions">Other Exceptions</h2>
<p>See Exceptions Type 4; additionally</p>
<table>
<tr>
	<td>#UD</td>
	<td>If VEX.L = 1.</td>
</tr>
</table>
</body>
</html>
