(ns kotoba.ip.bus-protocol
  "Bus protocol signal definitions and RTL generation (AXI4, APB).

  Ported from kami-engine's `kami-ip` Rust crate (`src/bus_protocol.rs`).
  Pure string/data generation — no network, no I/O, no GPU. Portable
  `.cljc` across JVM / ClojureScript.

  Note: the Rust source defines an `ApbConfig` struct but never implements
  an APB RTL generator (only AXI4 master/slave are generated). That is
  preserved as-is here — `apb-config` exists as a constructor, but there is
  no `generate-apb-*` function, matching the source faithfully rather than
  inventing one.")

;; ---------------------------------------------------------------------------
;; AXI4 signal catalog
;; ---------------------------------------------------------------------------

(def axi4-signal-groups
  "AXI4 signal names grouped by channel. Canonical source is
  `resources/kotoba/ip/bus_protocol/axi4_signals.edn` (round-trip checked
  in `test/kotoba/ip/bus_protocol_test.cljc`); embedded here as plain data
  so this namespace stays usable without resource IO on every platform."
  {:write-address ["AWVALID" "AWREADY" "AWADDR" "AWLEN" "AWSIZE" "AWBURST" "AWID" "AWLOCK" "AWCACHE" "AWPROT" "AWQOS"]
   :write-data ["WVALID" "WREADY" "WDATA" "WSTRB" "WLAST"]
   :write-response ["BVALID" "BREADY" "BRESP" "BID"]
   :read-address ["ARVALID" "ARREADY" "ARADDR" "ARLEN" "ARSIZE" "ARBURST" "ARID" "ARLOCK" "ARCACHE" "ARPROT" "ARQOS"]
   :read-data ["RVALID" "RREADY" "RDATA" "RRESP" "RLAST" "RID"]})

(def axi4-channel-order
  "Channel order matching the Rust `AXI4_SIGNALS` flat array."
  [:write-address :write-data :write-response :read-address :read-data])

(def axi4-signals
  "Flat list of all AXI4 signal names (write address, write data, write
  response, read address, read data channels), in the same order as the
  Rust `AXI4_SIGNALS` constant."
  (vec (mapcat axi4-signal-groups axi4-channel-order)))

;; ---------------------------------------------------------------------------
;; Bus configuration constructors
;; ---------------------------------------------------------------------------

(defn axi-config
  "AXI4 bus configuration. Widths are all in bits; `user-width` 0 disables
  the user signal."
  [addr-width data-width id-width user-width]
  {:addr-width addr-width
   :data-width data-width
   :id-width id-width
   :user-width user-width})

(defn apb-config
  "APB bus configuration. Widths are all in bits."
  [addr-width data-width]
  {:addr-width addr-width
   :data-width data-width})

;; ---------------------------------------------------------------------------
;; RTL generation
;; ---------------------------------------------------------------------------

(defn generate-axi4-master
  "Generate a Verilog AXI4 master port list."
  [{:keys [addr-width data-width id-width]}]
  (let [strb-width (quot data-width 8)
        aw (dec addr-width)
        dw (dec data-width)
        iw (dec id-width)
        sw (dec strb-width)]
    (str
     "// AXI4 Master — addr=" addr-width ", data=" data-width ", id=" id-width "\n"
     "module axi4_master (\n"
     "  input  wire        ACLK,\n"
     "  input  wire        ARESETn,\n"
     "  output wire [" aw ":0] AWADDR,\n"
     "  output wire [" iw ":0] AWID,\n"
     "  output wire [7:0]  AWLEN,\n"
     "  output wire [2:0]  AWSIZE,\n"
     "  output wire [1:0]  AWBURST,\n"
     "  output wire        AWVALID,\n"
     "  input  wire        AWREADY,\n"
     "  output wire [" dw ":0] WDATA,\n"
     "  output wire [" sw ":0] WSTRB,\n"
     "  output wire        WLAST,\n"
     "  output wire        WVALID,\n"
     "  input  wire        WREADY,\n"
     "  input  wire [1:0]  BRESP,\n"
     "  input  wire [" iw ":0] BID,\n"
     "  input  wire        BVALID,\n"
     "  output wire        BREADY,\n"
     "  output wire [" aw ":0] ARADDR,\n"
     "  output wire [" iw ":0] ARID,\n"
     "  output wire [7:0]  ARLEN,\n"
     "  output wire [2:0]  ARSIZE,\n"
     "  output wire [1:0]  ARBURST,\n"
     "  output wire        ARVALID,\n"
     "  input  wire        ARREADY,\n"
     "  input  wire [" dw ":0] RDATA,\n"
     "  input  wire [1:0]  RRESP,\n"
     "  input  wire        RLAST,\n"
     "  input  wire [" iw ":0] RID,\n"
     "  input  wire        RVALID,\n"
     "  output wire        RREADY\n"
     ");\n"
     "  // Master logic placeholder\n"
     "endmodule\n")))

(defn generate-axi4-slave
  "Generate a Verilog AXI4 slave port list."
  [{:keys [addr-width data-width id-width]}]
  (let [strb-width (quot data-width 8)
        aw (dec addr-width)
        dw (dec data-width)
        iw (dec id-width)
        sw (dec strb-width)]
    (str
     "// AXI4 Slave — addr=" addr-width ", data=" data-width ", id=" id-width "\n"
     "module axi4_slave (\n"
     "  input  wire        ACLK,\n"
     "  input  wire        ARESETn,\n"
     "  input  wire [" aw ":0] AWADDR,\n"
     "  input  wire [" iw ":0] AWID,\n"
     "  input  wire [7:0]  AWLEN,\n"
     "  input  wire [2:0]  AWSIZE,\n"
     "  input  wire [1:0]  AWBURST,\n"
     "  input  wire        AWVALID,\n"
     "  output wire        AWREADY,\n"
     "  input  wire [" dw ":0] WDATA,\n"
     "  input  wire [" sw ":0] WSTRB,\n"
     "  input  wire        WLAST,\n"
     "  input  wire        WVALID,\n"
     "  output wire        WREADY,\n"
     "  output wire [1:0]  BRESP,\n"
     "  output wire [" iw ":0] BID,\n"
     "  output wire        BVALID,\n"
     "  input  wire        BREADY,\n"
     "  input  wire [" aw ":0] ARADDR,\n"
     "  input  wire [" iw ":0] ARID,\n"
     "  input  wire [7:0]  ARLEN,\n"
     "  input  wire [2:0]  ARSIZE,\n"
     "  input  wire [1:0]  ARBURST,\n"
     "  input  wire        ARVALID,\n"
     "  output wire        ARREADY,\n"
     "  output wire [" dw ":0] RDATA,\n"
     "  output wire [1:0]  RRESP,\n"
     "  output wire        RLAST,\n"
     "  output wire [" iw ":0] RID,\n"
     "  output wire        RVALID,\n"
     "  input  wire        RREADY\n"
     ");\n"
     "  // Slave logic placeholder\n"
     "endmodule\n")))
