set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {clk}]
set_property PACKAGE_PIN M15 [get_ports clk]
set_property PACKAGE_PIN H17 [get_ports reset]
set_property PACKAGE_PIN H18 [get_ports load]
set_property PACKAGE_PIN F22 [get_ports {D[0]}]
set_property PACKAGE_PIN G22 [get_ports {D[1]}]
set_property PACKAGE_PIN H22 [get_ports {D[2]}]
set_property PACKAGE_PIN F21 [get_ports {D[3]}]
set_property PACKAGE_PIN T22 [get_ports {Q[0]}]
set_property PACKAGE_PIN T21 [get_ports {Q[1]}]
set_property PACKAGE_PIN U22 [get_ports {Q[2]}]
set_property PACKAGE_PIN U21 [get_ports {Q[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports clk]
set_property IOSTANDARD LVCMOS18 [get_ports load]
set_property IOSTANDARD LVCMOS18 [get_ports reset]
set_property IOSTANDARD LVCMOS18 [get_ports {D[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Q[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Q[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Q[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Q[0]}]