-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Fri Jul 31 16:31:42 2020
-- Host        : DESKTOP-A0D9PK7 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               D:/FPGA/FPGA_experimental_project/lab_10/lab_10.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom_sim_netlist.vhdl
-- Design      : Picture_R_Rom
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7s15ftgb196-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_R_Rom_bindec : entity is "bindec";
end Picture_R_Rom_bindec;

architecture STRUCTURE of Picture_R_Rom_bindec is
begin
\ENOUT_inferred__3/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => addra(2),
      I3 => ena,
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_R_Rom_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end Picture_R_Rom_blk_mem_gen_mux;

architecture STRUCTURE of Picture_R_Rom_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(0),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(1),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(1),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(2),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(2),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(3),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(3),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(4),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(4),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(5),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(5),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(6),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(6),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(7),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(7),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(7),
      O => douta(7)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_blk_mem_gen_prim_wrapper_init is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_R_Rom_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end Picture_R_Rom_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of Picture_R_Rom_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"72310A110D10045669666563645C58515B63606262615F605F5E5D5C5C5C5B5A",
      INIT_01 => X"6B6C6D6D6E6D6E6E6D6E6C6D6D6D6D6C6D6D6B6D6C6B6B6B6A6A6A6A6A6A6A6A",
      INIT_02 => X"6463656566676866676668696869686A696A6B6A6B6B6C6B6B6C6C6D6C6D6C6D",
      INIT_03 => X"0C0F0C266E67666254250F191038576261615C605D5F5D5D5D5C5C5B63626363",
      INIT_04 => X"6C6C6C6D6F6E6D6E6D6D6C6E6D6D6C6B6B6C6C6B6C6B6B6B6C696A732606150F",
      INIT_05 => X"66666667666868686969696B6A6A6A6A6C6A6B6B6C6C6C6D6D6E6C6D6C6C6D6D",
      INIT_06 => X"6F676134070001030B093746635E5D615E5F5E5E5C5C5C5B6162646365656465",
      INIT_07 => X"6D6D6E6D6E6C6D6E6D6B6C6C6C6C6C6B6B6B6B6A6A6B6C6D00120E0F0C111002",
      INIT_08 => X"6867686969696A696B6B6B6B6B6C6B6B6C6C6C6D6D6D6B6C6B6D6D6D6C6D6E6D",
      INIT_09 => X"0304030204090B332C675A5E5F5F5E5E5D5C5B5B636265646665646667666667",
      INIT_0A => X"6D6E6C6D6D6D6D6D6D6C6C6D6D6A6B6C6C6B6E56041010100D12100B65712600",
      INIT_0B => X"6A69696A6A6A6B6A6C6C6C6D6D6E6C6C6E6D6D6D6C6C6D6D6C6D6C6F6D6D6E6D",
      INIT_0C => X"0201100A0B3E5C5B605F5E5D5E5D5C5B6563646565676566666767666967686A",
      INIT_0D => X"6D6C6D6C6C6D6C6B6C6B6C6C6B6B6D5A071211160F1314133A1F000904040202",
      INIT_0E => X"6B6B6B6C6B6B6C6D6C6E6C6D6D6D6D6D6C6C6F6D6B6C6E6D6D6E6E6E6F6C6D6D",
      INIT_0F => X"0711304E605D5F5E5D5D5C5B636464656566666767686868686869696B6A6A6A",
      INIT_10 => X"6D6B6E6D6C6D6B6D6B6D7176040B11131010040C080004010402030301020503",
      INIT_11 => X"6B6C6B6D6D6C6D6E6E6D6D6D6D6F6E6F6D6F6D6F6D706C6E6D6D6F6D6D6C6D6D",
      INIT_12 => X"5C615F5E5D5E5C5D636465646567666668666967686869696A6C6B6B6C6A6C6C",
      INIT_13 => X"6C6D6D70726B472315010102000932211400100D040201020402030106111B1E",
      INIT_14 => X"6E6D6D6D6D6F706E6D6F6D6F6D6D6E6E706F6E6F6E6F6E6F6E6E6E6D6C6D6D6D",
      INIT_15 => X"5E5E5D5C6464656566666767696869676A6A696B6B6B6B6C6C6B6D6D6D6E6D6C",
      INIT_16 => X"3F231D1B14130E08103923241F0112231309080403020102040807022F5E5C5D",
      INIT_17 => X"6E6E6E6F6E6E6D6F6E6E6F6F6F6E6F6F6E6E6E6E6E6D6E6D6D6E6E6D6D707460",
      INIT_18 => X"646365656565676668686968686A696A6A6D6B6C6C6B6B6B6C6E6D6E6E6E6E6D",
      INIT_19 => X"182A26393602022A1F06142B2B1913090301030202080300115151605C5C5D5D",
      INIT_1A => X"6D6F6E6D6F6F6F6E6E6F6F6E716D6F6E6E6E6D6E6E6D6D7074552C1E1B191717",
      INIT_1B => X"666766666868686969696B6B6C6B696B6C6C6D6D6D6D6E6F6E6E6E6F6D6D6D6D",
      INIT_1C => X"67621412120C162E3B2D1C1109040204081A090103004C60585D5C5C64646565",
      INIT_1D => X"6F6E70706F706F6F6F6F6E6E6E6E6F6D6E71775B251613181916150E1626476E",
      INIT_1E => X"6968686969686A6B6B6C6C6C6D6C6D6E6E6E6F6F6E6F6F6F706E6E6D706F6E6E",
      INIT_1F => X"0D0F21353C3626180E07040308151E0302063564544E5C5D6463656666676767",
      INIT_20 => X"6F6F6F6F706D6E6E6D6D6D6F745A2A181E27190F1411352D174C6387512A1209",
      INIT_21 => X"6A686A6B6C6C6C6D6D6C6C6D6F6E6E6E6F6F6F706F6F70706E6F6E6E6F706F6E",
      INIT_22 => X"3E352A1C0F0704030405131F00031F64592E5B5C6364656565676867686A6968",
      INIT_23 => X"6F6F6E6E6E6E6E734D1B1B1D1F2D253300283E1D282D413A25282C2108162E35",
      INIT_24 => X"6B6B6C6D6D6D6D6D6E6E6E6F6F6F706F6F70706F6E6F6F6E706F706F706F6F70",
      INIT_25 => X"100C050205060A211300025358285F5665646665666867686969696A6A696A6B",
      INIT_26 => X"6F6F6F6D27262B382C252C450A2A51785A141B0D222C3333230F472638382D1B",
      INIT_27 => X"6D6D6D6E6F6F6F6F70707071706F70706F6F6E6F707070706F6F6F716E706F6F",
      INIT_28 => X"0203101C260C012D5A2D5353636665656666686869696A6969696B6B6C6B6C6C",
      INIT_29 => X"2D2E37503E1E37681B306F8770221B23292E2F302520441329413A241B150D04",
      INIT_2A => X"6E6F6F6E706F707070707071706D6F6F7170717270717170706F706E6F6E7156",
      INIT_2B => X"291707011E3C455C646466656668676868696A6A6B6B6A6B6C6C6D6C6F6D6E6F",
      INIT_2C => X"4E315B792E2785867752212E2D2F28231A1D4219154B4C342620120202000520",
      INIT_2D => X"716F7071717171706F706E6F7172707170717071716E6F6F6F6F724C2F334864",
      INIT_2E => X"0E23525166656766666667686869696A6A6B6B6C6C6C6D6D6C6E6E6F6D6F6E6F",
      INIT_2F => X"3F38928A895F202B252A22120707372614505F482D1B0F0E0C06001A24130902",
      INIT_30 => X"76737B7872707070727171717070717171706F6F6F6E75452F45647465517581",
      INIT_31 => X"6A666667686A69686A6A6B6C6C6F6F6E6E6F6F716F70716F707071707074787A",
      INIT_32 => X"88630F1223231A0D0400272A134F6D573C230A08040403131B0B0B090A18495B",
      INIT_33 => X"6A797070717170727271727270706F70717076403154738676667A935953928B",
      INIT_34 => X"717171716F6B696563625F605C5D5E595F5F60656B6F767770592E0C0000082D",
      INIT_35 => X"1F191208000C39381C437B654824140B04020007180A1202131E595F49737071",
      INIT_36 => X"7171727271717272717170706F7079343660818B857B839A474C888E8266191D",
      INIT_37 => X"0000000000000000000000000000000000000002000000030305050000457B6F",
      INIT_38 => X"002D5348293D897450302311050504040C040D03042F5B5E221F150A06040303",
      INIT_39 => X"717271717171717071716A2B3666868F8C858689505B898C7A73251A1D150E07",
      INIT_3A => X"0402030304030304011914030304030203030202030404040400407D71727172",
      INIT_3B => X"3453927951362C070305030205020202043E525D000000020202020203040303",
      INIT_3C => X"7172707070793A3235658995918E8B80627D8E887D7972231C100A283518685F",
      INIT_3D => X"040302041C0B01040304030302040302050303030202003E7D71727272727372",
      INIT_3E => X"4A2C1A0A060B0604040404010B3F585B03040504030303020303020303040403",
      INIT_3F => X"7C4A2D36395D89999E999086818F948D83837C79564D5777200681754B599D7B",
      INIT_40 => X"0007080205040504040504040303050403030300407D73727273717371717172",
      INIT_41 => X"0B0F0A0305030301134C615B0405060505050505050505050403040403040407",
      INIT_42 => X"405580969FA19691989A96918E8A8783797179787A3696795C889B6F2C21180D",
      INIT_43 => X"0506050404040305040403030303030200357D7172717172727175733829393D",
      INIT_44 => X"06050106174A5F5D020403040404040506050606060605060706050303040305",
      INIT_45 => X"A0A59C9A9DA09D9B96928F877F79808282458C83699D99653B1E060A0B070B03",
      INIT_46 => X"0406040305040305050303020100497A727271727176671D2A3B3D4350537991",
      INIT_47 => X"274C606002020202020304030405020305050304040405060605060604050604",
      INIT_48 => X"A1A2A2A09F99908E8B878A8C6D5F7F948BA69C722C231811060403030607011D",
      INIT_49 => X"0304030405050605030200647774777376652B343E43434E5A586B8D9CA19EA1",
      INIT_4A => X"0305040302020204040304050406060705070506050504050606040505030404",
      INIT_4B => X"A09C9594949596947B778CA2B4A3A46F30241E14060202040205051F421B645B",
      INIT_4C => X"0303030405050205766B637A57314F565353545E5F5E618A979C9EA19FA5A6A3",
      INIT_4D => X"0402020302010202020405060506060607070708070604050404040403050403",
      INIT_4E => X"A1A4A49B9693A1B3B0A89B6C28151C1A0C0605030403082417395D5E06030203",
      INIT_4F => X"030203002D06012525718A736B70797062615C7D92989E9FA4A7A7A7A49E9A9D",
      INIT_50 => X"0403010102020202020203040302040304050505050605030405030403020202",
      INIT_51 => X"A0A0AFB5ADAB7C50331E16120C05040504030200294C5F5C0506050302040403",
      INIT_52 => X"0B04272A357A77707A8B8C796366646B8C959C9EA4A7A8A7A2A09EA1A7ACADA0",
      INIT_53 => X"0404020202020202040203050405040302030102020301030302020302020034",
      INIT_54 => X"AFA15F31282621140C040408030301103D56615F050507060305040403040503",
      INIT_55 => X"4E6E6E7483939582686E6B5F82919A9FA4A5A9A8A2A2A1A5ADB4B2A7A6A2B4B1",
      INIT_56 => X"0609090C0D11111110131515110E0B09090A0602020202000400223500232C2B",
      INIT_57 => X"1A1E22130B0404050203030A404B5B5F07050403080504050404040502050806",
      INIT_58 => X"899797866E767464758D989FA4A6A5A4A3A5A4A9B0B2B3B0A9A6B4AFB28E2912",
      INIT_59 => X"14181E24251D1B212622141615151209040A0C06000E5816102F2A3A5B696D7A",
      INIT_5A => X"0A05030203030036605F606006050404030607040405040303040304080C1213",
      INIT_5B => X"767B79727388989AA0A5A3A4A8A5A5A7AFB4B6B5ADA3B6B1B0620B0D14111210",
      INIT_5C => X"2C27292327322C23352D35322C27231C36495900223037516467747C87929282",
      INIT_5D => X"03010A20525B605E040505040303040706040302050404040301050C1827292B",
      INIT_5E => X"7A85949B9EA2A6A7ABA9A3A4A7B0B4B7B1A3B2B2A33B130F1F15060407080202",
      INIT_5F => X"2F222C2E2734373023282B3F3B6561451E2A475D65696C747D80807B787A8080",
      INIT_60 => X"4B565D5E0404020504040303080505040403050405050504010512252F363735",
      INIT_61 => X"9BA2A5A6A9A8A3A0A4AFB4B7AEA1AEA96A2817151B150B04130803030201030D",
      INIT_62 => X"3631343F542C32177A7368557437345B5B5A5E676D717276767B8A8A7F848F98",
      INIT_63 => X"030202020204030202080704040405050304040405030201010F24353B383437",
      INIT_64 => X"A5A7A39DA5A69D8B7E6D7C4E321F1C0B0A140F06060303030302080A3D61605D",
      INIT_65 => X"4B34375B76687B836A6A5E3149505B61666B70767C8593928A8491959BA1A3A5",
      INIT_66 => X"020403020302060606040405040403050404050404030000081C2C38393E4245",
      INIT_67 => X"9B937E70603747221B22300F0B150E08070802020302184D2D63615E03020302",
      INIT_68 => X"565C6C767C877E5F354D5E5E666E747C838D969A978D8D959A9FA1A7A5A5A49C",
      INIT_69 => X"0303020508060504040505060404050405030405030200071622363F342B3048",
      INIT_6A => X"4D2D582C2A38301A0D0908090A020202010423633D615F5F0302030302030402",
      INIT_6B => X"5F73909B7545606E72757B838B9399A09D9A90939B9FA3A5A5A6A1988A787251",
      INIT_6C => X"0109070303050506050405040503030505030406030100031E30382D28364250",
      INIT_6D => X"31261F1317180B0905030203040456634A5E605E030203030302030202020202",
      INIT_6E => X"A49A536C82848B8E959B9EA3A5A19B989AA1A7AAACADAAA4937B4C4C422E5535",
      INIT_6F => X"040405060503040403050504030405040404030302000313232326383F4F6B87",
      INIT_70 => X"0704090C02030405003363605D60605F02030203020203030202020302020808",
      INIT_71 => X"759492989DA2A7A8A9A8A5A19C9AA8ADACADACACABAD92474532514030261C09",
      INIT_72 => X"04030505040404030404030404040405040403010001020200041A4274A5BB83",
      INIT_73 => X"02020609105A6062626160600202020202030402030302020303010907060505",
      INIT_74 => X"A6A7ABABADACADA9A79870ABB3ACA9ADB2ABB0623E354C3A2A20100A09060909",
      INIT_75 => X"05040403040404050405050504050303030403050A09070207398EC9AA889A9E",
      INIT_76 => X"276063616161615F040402030403030504030303020203000609040204040204",
      INIT_77 => X"AEACADACABA05C8AB3A5A2AAB896A1672F4B3D2A1C140C0A0D0E0B0402090500",
      INIT_78 => X"03040405040404040404030304070B0F090D0E0D0E090344BECE98A1A9A9ACAE",
      INIT_79 => X"61605F5E04040504030404030304030204030203020309050303040404040504",
      INIT_7A => X"ABA37D87B292B26F8D8EA6683E442B1C1B0A090C0F0C1104050203000C696462",
      INIT_7B => X"0505030405040404060F150D0A0C0C0D0E1416100F88DBB39FACABA9A8ABAAAA",
      INIT_7C => X"0403060503040303040403030303020302020207070404050404040304050203",
      INIT_7D => X"AEA4889D2E9F859650361D130D050D150C160C02030304011D61636263605F5E",
      INIT_7E => X"020304060D130E0B0D0E0E0C0E12161F1C0536C6CAA5A4A1A2A2A4A4A6A2927D",
      INIT_7F => X"0504040504060505050404040404040206090503050504050303030603050505",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ena,
      I1 => addra(12),
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"42AC97646A1E1814050A170B03030406020408002664646261615F5F04040304",
      INIT_01 => X"0F100B080C0F0E0F0D11151A1C1F16109CDEB1969794969E9FA29D8FA89F886B",
      INIT_02 => X"05040504040404030304030302030B070703050604040404030605030304090B",
      INIT_03 => X"73141415191300020404030105000001626463636061615F0403050404040404",
      INIT_04 => X"0B0C0E0C0D0D0F15181E23240B57DCBD91966C474B3E3B51859F755F9DC2AD41",
      INIT_05 => X"05050305040303040301020307060604050404050D0A02040609090C0D0D0908",
      INIT_06 => X"080002050802070319361B456762636261615F5F040305040203040405050404",
      INIT_07 => X"0C0D0E12181C212D2C1846D9BD5F5020000000000E95ABA2A59D4C7445191113",
      INIT_08 => X"05030405040305020307070504060D12060104040708090A0A0908080B0D0D0D",
      INIT_09 => X"05050505386E6B69636362616261605F0D080606050503050404030304030403",
      INIT_0A => X"1A1C1D272E31234F7E6F747976491C0C0E0E4D857357717917230907040B0C0D",
      INIT_0B => X"0405040503000306080D0C020201040403050605070806080B0B0A0C0D0D0F16",
      INIT_0C => X"63646464646363626061605E0606060304050504040304030303050405060504",
      INIT_0D => X"2E333326407670717074786B3516151F46643507180A0409111B190F04020301",
      INIT_0E => X"030302050C0301020403010405030303040306060709090A0D0D11141A1C1B21",
      INIT_0F => X"646263626260605F060506040505040404050504050505050605050406070706",
      INIT_10 => X"3677707071706F7172514222110A050408041116120D0A120506003E6D646565",
      INIT_11 => X"0404030403040202040403040303030404050608090C1215171A1D2329313133",
      INIT_12 => X"62616060051302050705070706050707070607070607070908090A0807060704",
      INIT_13 => X"706F706E6E726061330C130800030C0A160D07000D18366A6666656564646462",
      INIT_14 => X"0304040202040505060605050504040508090E1015161D22252A322C5D736F6F",
      INIT_15 => X"08060405060708080909070908090807090B090A0A0C09080A09080706040404",
      INIT_16 => X"6E6E716F744D0B0D11090309080602102D6B6B69666565646463626260605F5F",
      INIT_17 => X"01020E0E0D10111110110E100E0C0D11130F1A2126262C3E7970707070706E6E",
      INIT_18 => X"070A0908070A0C0A080C0B0B090A0D0C0C0A0B0C0B0A0B090909090707070504",
      INIT_19 => X"6E6D6247011236150F1122506E6A68676466646564636462626160600506060A",
      INIT_1A => X"0101020101020404060E11171A151418222A2B6C7272707070706F6F6D6E6D6D",
      INIT_1B => X"09090D0C0B09090D0A0C0B0A0C0C0D090A0B0A0C0B0D0A0B0B0A080806030303",
      INIT_1C => X"5F653422233C646C6A68686565666665656563626361605F09070708070A0A0B",
      INIT_1D => X"0606070709080B0C0B131F21202848787170716F706F6F6E6D6E6F6D6D6D6F66",
      INIT_1E => X"0B0B0A0C0B0C0B0C0B0C0C0C0B0A0D100F0D0D0A0B0A0A0B0A09080807070705",
      INIT_1F => X"646C68696868676566656465646363616161605F09080A080A0B090B0B0A0908",
      INIT_20 => X"09080B0E0F0E0B12242D707271717170706F6F6E6E6E6D6D6D6D6C6C706A6A6F",
      INIT_21 => X"090B0C0C0A0C0B0D0D0B0B0D0C0B0A0B090A0B0D0E0D0E0D0D0B090906060706",
      INIT_22 => X"69676766676665656462636162605F5F070708090B0B0A0A0B090A0A0A0B0A0C",
      INIT_23 => X"101112111F45797171706F70706E6E6E6D6D6E6D6E6C6D6B6C6C6C6B6B6A6968",
      INIT_24 => X"0C0D0C0A0A0C0B0C090A0B08090C0A0B090908090A0A090907080707070A0C0F",
      INIT_25 => X"6565646463646262605F5F5F080707080809090B090A0B0A0A090A0D100D0D0F",
      INIT_26 => X"1F437671707070726E6F6F6F6F6D6D6D6C6C6C6C6C6B6B6B6B68696968686766",
      INIT_27 => X"0A0B0E06060806080A090B09090707070806050707060808090D0F0E11121314",
      INIT_28 => X"6363626261605E5F08070706090B0909090A0A09090E0B0C0E0E0D0B0D090B09",
      INIT_29 => X"717070706F6F6E6E6D6F6C6C6C6C6C6B6B6C6A6A6B6A69686767676665656565",
      INIT_2A => X"020406090709090706070504050505050606070A0D0C0E111414121522387770",
      INIT_2B => X"61615F5F050707080A07050708090A0B0A0A0B090B0B0C0D0C0A090A0B080706",
      INIT_2C => X"6F6F6F6E6D6E6E6D6D6B6C6C6C6B6B6B6A696868686766666564646464636261",
      INIT_2D => X"08060506050404050403060405060607080D0F11121417142436797071706F6F",
      INIT_2E => X"060407080606040709090A0909080A0C0B0D0C0D0D08070C0A0B070707090907",
      INIT_2F => X"6E6C6E6D6D6B6C6B6C6A6B6A6A69686868676767666663646463636160605F60",
      INIT_30 => X"0505050606050607060609090A0D0E111213151623377870717070706F6F6D6D",
      INIT_31 => X"020306060807060608090B0A0D0B0B090C0D0A0E0A0909080809080706070505",
      INIT_32 => X"6C6D6B6C6C6A6A6B6A69696868686667666563636363636160605F5E04040605",
      INIT_33 => X"07070606060607080A0A0E111414161825387970706F70706F6E6F6E6E6D6D6D",
      INIT_34 => X"06080706080A080A080A0D0D0D0E0807050608090A0806070606060605060607",
      INIT_35 => X"6A6B6A696968686867686666656464646363616160605F5F0505030304050607",
      INIT_36 => X"060606090B0D0F121318161827377771706F6F706F6F6F6D6D6E6D6C6B6C6B6A",
      INIT_37 => X"070607090909090A0A0707060708090908060607050505050405050606050606",
      INIT_38 => X"696968686767666665646464636162616060605E030403040303030506050506",
      INIT_39 => X"060A10141413191A273A787070706F6F70706E6E6E6D6D6C6B6C6C6A6A6A6969",
      INIT_3A => X"0808070A07070707070908060607050504050404040203030403050504040405",
      INIT_3B => X"67666766666664646363616261605F6002020403030404030405040306060607",
      INIT_3C => X"1217161B2A3B77717170706E6E6E6E6C6C6D6D6C6C6C6C6B6B6B6A6A6A696A67",
      INIT_3D => X"060708090608080806060604050404030204030404030304030305070B0F1210",
      INIT_3E => X"64646462636262606060615F0304030404040304030304040404060506060706",
      INIT_3F => X"2B41767070706F6F6F6F6D6D6C6D6D6B6B6B6C6B6A6B6A696A69686866666565",
      INIT_40 => X"090706060504040403030302020202020202020303040508090C131415141A1E",
      INIT_41 => X"63636261605E5F5F030302020202030404030304030404040405050506060607",
      INIT_42 => X"6F70706E6F6E6E6E6C6E6C6C6C6C6B6B6B696969696769676767656564656463",
      INIT_43 => X"02020201040202030303020402020203020305080A0D10111318171F2B437770",
      INIT_44 => X"605F5E5E01010301010202020303030304030303040405050406070503030202",
      INIT_45 => X"6F6F6F6D6E6D6D6B6D6B6B6B69696A6969676668676566646464646363626161",
      INIT_46 => X"03030303040404050505070804040404070C10131214191F2B497672716F6F70",
      INIT_47 => X"0202030302020203020303020303040403040304040303020102030203040403",
      INIT_48 => X"6C6D6C6C6C6C6B6A686A6A6968686768656566646564646363626060605F5F5E",
      INIT_49 => X"0406050608090C0C0D09070707080F10101818212C5275716F7070706F6E6F6C",
      INIT_4A => X"0302020202020303030204030204020102020202040302040403030404050505",
      INIT_4B => X"6C6C6B69686A6969666967666764656565636363636261615F5F5F5E03030102",
      INIT_4C => X"0A0A0D131113120F0C080A1012181A232D5B73716F6F706F6F6E6E6D6C6C6E6C",
      INIT_4D => X"02030202020202020301020303030404030404050406060606090A0B0B0B0B09",
      INIT_4E => X"69696A696A68656766666664656463636362615E605F5D5D0101010201020101",
      INIT_4F => X"11181A1915120D0B141A1B262A657470706F706E6F6D6E6C6D6C6C6D6B6B6B6A",
      INIT_50 => X"030201020302020404040505040506080607090D0D101012141612120F110E11",
      INIT_51 => X"6868676666656664646362616262625F5F5E5E5C030303020202020101020102",
      INIT_52 => X"1F1A1610111921262D707270716F706E6F6E6E6B6D6D6C6D6C6B6B6A6A686869",
      INIT_53 => X"03020304040304030504070709090B0C1011141A1B1A1A1A1514151112121618",
      INIT_54 => X"6665646465646362626061605F5E5D5E06050406060504030103020103020303",
      INIT_55 => X"18191E2B2F777170706E6F6E6F6E6E6D6D6D6C6D6B6B6B6A6A69696869676766",
      INIT_56 => X"03030303040404070809090A0C12131A1E191A1B1E1F20191311161A1E252421",
      INIT_57 => X"636463636361615F5F5F5D5D0B0B0B0B0A0A0809060404020302020302030202",
      INIT_58 => X"3977706F6F706F6E6E6F6C6D6D6C6D6B6B6C6B6B696969686868686666666565",
      INIT_59 => X"03040504060505080B1015171A181A1A1D1C1D1F1F1C16171E232426261D232B",
      INIT_5A => X"626262605F5E5E5E0D0E0E0F0E0F0D0D0C0B0908050501010202020302020304",
      INIT_5B => X"706E6E6E6E6E6F6E6C6D6D6D6C6B696969696969686866676666656563636362",
      INIT_5C => X"03030405060B0E11141417161A1D1E202020211D1D1E23282D29202C4A767070",
      INIT_5D => X"5F5E5D5E1012101310100F10100F0D0F0E0B0B0A060504010201010202030503",
      INIT_5E => X"6E6E6D6D6C6C6C6C6D6A6A696B69696968676667666565646364636161626060",
      INIT_5F => X"020407060909090B1011191A201D232924222A32333125315475706F706F6E6F",
      INIT_60 => X"1414151716161717191817151618151310100E0B090503000102010202020203",
      INIT_61 => X"6C6C6C6D6B6B6A6A69696968686767666666646563626362606160615F5D5D5C",
      INIT_62 => X"0203030304050910171E1E2132352F3433352E325D73706F6F6F6E6E6E6D6E6D",
      INIT_63 => X"1C1919181B1C1E1C1F1C1D1B1C1D1C191715120D0C0704010101040405010104",
      INIT_64 => X"6B6A6A69696968686867676765666565636362616161615F5F5E5D5D14161816",
      INIT_65 => X"020103050D1819202F353C373A38352C6E7270706F6E6E6E6E6E6D6E6D6C6D6A",
      INIT_66 => X"1E20201F1E2020202220212120201F1B1916160F0D0905020101010002010203",
      INIT_67 => X"696968696768656665656564646262616160615F5F5E5D5C141918191B1D1C1C",
      INIT_68 => X"090A111B2731383C3C38343177717071706E6F6E6E6E6D6D6C6C6C6B6B6A6A69",
      INIT_69 => X"20201F1F1E1D20202221222223252220211F1B1916110C0B09070606080B0909",
      INIT_6A => X"68676667656465646364636261615F5F5F5E5D5C1417171C1C1B1E1C1D1D1E1E",
      INIT_6B => X"2C333839373539407671706F6E6D6E6F6C6D6E6C6D6B6C6C6B6A6A686A696868",
      INIT_6C => X"2321211F21212325232324262A2A2A2B2C2827242323212122241E1A1814141C",
      INIT_6D => X"65656464636263616060615F5E5D5D5C1517181A191B1B1F1E221F2021242425",
      INIT_6E => X"383D32637270706F6E6F6E6D6F6D6F6C6D6C6C6B6B6A69696868686967666766",
      INIT_6F => X"2521242322212021242227272B2B2C2E32313030322E3330333231353C3B383B",
      INIT_70 => X"6262616261615F5E5E5D5E5D16171A1C1B1C1C1E1E1B211F2021232125242425",
      INIT_71 => X"7171706F6F6D6E6E6E6E6E6D6D6C6B6B6A6A6969696967686767656565656463",
      INIT_72 => X"272825222020221F23232324292A2E3134353835363839383C383C3E3D383D78",
      INIT_73 => X"61605F5F5F5E5D5D18191B171B181B181C1D1C21202422242624282826282428",
      INIT_74 => X"6E6D6E6C6D6C6C6C6C6B6A6A6B69696968676867686666656564646563616160",
      INIT_75 => X"2F2C2E2A2D292927262723272A2C30323435373A353939393C336772706F6F6F",
      INIT_76 => X"5D5C5D5B17171A1A1B181A1C1A1B1E1B1E1E232423232624272726282A2A2D2C",
      INIT_77 => X"6E6E6C6B6B6B6A6A6A6A6A6967686866676665656465646362636161615F5E5E",
      INIT_78 => X"2F2F2B2F313533312A27232A2F33363738393F3B375575706F6F6F6E6E6E6C6C",
      INIT_79 => X"1A1A171A1B1C1B1B1B1E1D1D1E2121222226232324242829292A272C2A2B2B2B",
      INIT_7A => X"6B6C6A6B6A6A6A68696968696666666664646464626262605F5F5E5E5E5D5D5B",
      INIT_7B => X"2E2E3135363030232325303538373736407670706F6F6E6E6E6E6E6D6D6C6C6C",
      INIT_7C => X"1B1C1D1F1F211E2221201D202221232121232328232327262629282927292A2B",
      INIT_7D => X"6A6A68696868676666666765656564626261616160605F5E5D5D5B5B171B1916",
      INIT_7E => X"393239372A2522273035363D737270716F6F6E6E6C6D6C6D6B6C6D6C6B6B6A6A",
      INIT_7F => X"21201F1F1F2121222120231F23242625241F2023222728272B2527272E2F3538",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"68686767666667656464626362625F605F605E5F5E5C5B5B1A1A1A191D1E201F",
      INIT_01 => X"3B352C28262A4976716F70706F6F6E6E6E6D6C6C6D6D6C6C6B6B6B6A69696968",
      INIT_02 => X"2021212322232524252322222324262423242327242A3033312E373833363537",
      INIT_03 => X"66646465646463636161615F605F5F5F5D5D5C5B1A1D1C1F1D201F1C1E20201F",
      INIT_04 => X"366477716F6F706F6F6E6F6E6D6D6D6D6B6C6B6A6B6A69696A68696967686767",
      INIT_05 => X"272529262625272727272729242D282E2C2C33303133383036363B393838332E",
      INIT_06 => X"64636363636160605F605E5D5E5D5B5B1E1E1C1C1B1B1D1F20211E2524242325",
      INIT_07 => X"6F6F6F6F6E6E6D6D6E6C6C6C6C6B6B6A6A6B6A69696968686768666467666565",
      INIT_08 => X"2628292C2B2B2C2D2F2F2C2E313135323236373A39393A393938385C76726F70",
      INIT_09 => X"61615F5F5F5D5E5D5C5B5B5B1C1D1A1B1B1E1E21202022212222202323232423",
      INIT_0A => X"6D6E6E6D6C6D6B6B6C6B6B6B6A6A686A68686967686767666665656463636362",
      INIT_0B => X"2C292C2B2C2C2F2C2E31313035322F2F302F332F345374757070706F6F6E6E6D",
      INIT_0C => X"5F5E5E5D5C5C5B591B1C1C1D1C1F1D1F1E1F202021202225242724272A292B2C",
      INIT_0D => X"6C6D6D6C6C6B6B6B6B6A696967696768686767666565646363636362625F5F5F",
      INIT_0E => X"2E302D2C2E2D2C2F2D303230352F2E4D757571727070706E706E6F6D6D6D6D6D",
      INIT_0F => X"5C5C5B5B1D1A1D1A1A1D1F1F201E20222021232323272724272828292A2C2B2D",
      INIT_10 => X"6B6A6B6B6A6A6968696867676566656565646465626362616060605E5F5F5E5C",
      INIT_11 => X"333130343936373932506E7770707171706F706F6E6E6D6E6F6D6E6E6E6C6D6D",
      INIT_12 => X"1C1C191A1D1E1F1D1C201F22242220212324262A292B2B2D32302F2F2E2F2E31",
      INIT_13 => X"6A6968696A6767666764676566646463626261615F60605F5F5D5F5D5B5B5A59",
      INIT_14 => X"393633426C76737171717071706F6F6F6E6E6E6D6D6D6E6B6D6E6C6B6A6C6A69",
      INIT_15 => X"1D1E1B1B1D1D21212323232526252727282D2A2B2C2F30313238333332373634",
      INIT_16 => X"67676866666566656464636362626161605F5F5F5E5D5D5C5C5A5B5A17171A1C",
      INIT_17 => X"7371727171717170706E6E6F6D6E6E6C6E6E6C6D6C6C6B6B6A6B6B6A6A686969",
      INIT_18 => X"21201E22222526262827272727282A2E30303231332C323332373335303E6376",
      INIT_19 => X"67666566646462636262616061605F5E5D5D5C5C5B5A5A58191B1C1D1F1F1D1E",
      INIT_1A => X"70707170716E6E6D6E6D6D6D6D6C6C6B6B6C6B6B6B6A6B6A68696A6768686766",
      INIT_1B => X"24232225292B2A2B292C2E2E302F2F3134353435343230416277737171717170",
      INIT_1C => X"646362636260605F5F5F5F5D5E5D5C5B5B5959591D1F211E201D1F1D21202124",
      INIT_1D => X"6E6F6D6D6D6D6C6C6D6D6D6C6B6B6B6B6B696A68696968686768666665656564",
      INIT_1E => X"27252B2C292E2E312E3131323230322E3A546E75726F7170716F70717070716F",
      INIT_1F => X"6162605F605E5E5F5E5C5C5C5A5A5A581D1E1D1F212122212222242426272829",
      INIT_20 => X"6D6D6D6C6C6C6C6C6B6A6B6B6B6A696969676968686766666665656464636262",
      INIT_21 => X"2B2A2F2D2D302F2E2B334B657673706F6F6F6F7071707070716F6F6F6F6E6D6E",
      INIT_22 => X"5F605E5E5C5C5C5B5B5A58591F1E1C202121232423252627282726282928292A",
      INIT_23 => X"6C6B6A6B6B6A6B696B6A69696868676865676666656565646363636361616160",
      INIT_24 => X"262A3D51697673726E6E6D6F6E706F706F71706F6E706F6F6E6D6D6C6C6D6C6B",
      INIT_25 => X"5D5C5B5B5C5A595620201F2022212623272425252626252C2B2D2D2C2F2B2C28",
      INIT_26 => X"6C6B6B69696A696868686765666666656565646463626363606160605F5F5D5C",
      INIT_27 => X"706F6F6E6F6E6D6E6E6F6E6F716F70706E6E6F6D6F6E6D6C6B6D6B6C6C6C6B6A",
      INIT_28 => X"5A59595821231F2021212223252726282B2B292A2727222324283C4D63707573",
      INIT_29 => X"6A6969686867676765666664656564636462626161605F5F5E5F5F5D5D5C5B5C",
      INIT_2A => X"6E6E6E6F6E6E6F6F6F6E6F6F6E6E6E6F6D6D6D6C6C6B6C6B6A696B6A6B696A69",
      INIT_2B => X"1F212022242425262524252525231F202636465463707372716E6F6E6D6E6E6D",
      INIT_2C => X"686867676667646465646463616361616160605F5E5D5D5C5C5A5B5B5A595857",
      INIT_2D => X"6F6F6E6F706E6E6E6D6E6E6D6E6C6D6B6B6C6B6B6A6A6B6C696B6A696A686A69",
      INIT_2E => X"20231E1D1D1E1E1F2A3A51646F706F6E6E6C6C6D6E6D6E6F6E6D6D6E6D6F6E6F",
      INIT_2F => X"6666666564636363636260605F5E5F5E5D5E5D5D5A5B5B5B5A58585721202124",
      INIT_30 => X"6E6E6E6D6C6E6E6C6D6B6C6B6C6B6A6B6A696A6A6A6A6A696A69686767676667",
      INIT_31 => X"3D4959686E6D6B6B6B696A6B6B6A6C6E6C6D6E6E6E6F6F6D6E6F6D6F6E6E6E6F",
      INIT_32 => X"6463636463626061605E5F5E5E5D5D5D5C5C5C5A595858561C1C1B1D1C1E262F",
      INIT_33 => X"6D6D6D6C6C6D6C6C6B6B6A6B6A6A6A6B696A6A69696967696667676665666563",
      INIT_34 => X"69666869696A6A6A6A6B6B6C6D6E6D6D6E6D6C6E6D6F6E6D6D6F6D6E6F6D6E6E",
      INIT_35 => X"626162605F5F5F5E5E5D5C5B5B5B5A5A595957562D3B48515F676B6A6B6B6867",
      INIT_36 => X"6B6B6B6B6B6B6B6A6B6A6B6A6A69686869686767676666666565646464626461",
      INIT_37 => X"6769696A6A6A6B6C6D6D6D6C6C6C6C6D6C6D6D6E6D6D6C6D6D6D6D6C6C6C6C6C",
      INIT_38 => X"000000000000000000000000000000006A676767666564646666676866686767",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_blk_mem_gen_prim_width is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_R_Rom_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end Picture_R_Rom_blk_mem_gen_prim_width;

architecture STRUCTURE of Picture_R_Rom_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.Picture_R_Rom_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Picture_R_Rom_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Picture_R_Rom_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \Picture_R_Rom_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \Picture_R_Rom_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Picture_R_Rom_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Picture_R_Rom_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \Picture_R_Rom_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \Picture_R_Rom_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\Picture_R_Rom_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_R_Rom_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end Picture_R_Rom_blk_mem_gen_generic_cstr;

architecture STRUCTURE of Picture_R_Rom_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal ram_douta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.Picture_R_Rom_bindec
     port map (
      addra(2 downto 0) => addra(13 downto 11),
      ena => ena,
      ena_array(0) => ena_array(4)
    );
\has_mux_a.A\: entity work.Picture_R_Rom_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      addra(2 downto 0) => addra(13 downto 11),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      \douta[7]\(7) => \ramloop[1].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[1].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[1].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[1].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[1].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[1].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[1].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[1].ram.r_n_7\,
      \douta[7]_0\(7 downto 0) => ram_douta(7 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.Picture_R_Rom_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0) => ram_douta(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\Picture_R_Rom_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\Picture_R_Rom_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      ena => ena,
      ena_array(0) => ena_array(4),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_R_Rom_blk_mem_gen_top : entity is "blk_mem_gen_top";
end Picture_R_Rom_blk_mem_gen_top;

architecture STRUCTURE of Picture_R_Rom_blk_mem_gen_top is
begin
\valid.cstr\: entity work.Picture_R_Rom_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_blk_mem_gen_v8_4_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_R_Rom_blk_mem_gen_v8_4_2_synth : entity is "blk_mem_gen_v8_4_2_synth";
end Picture_R_Rom_blk_mem_gen_v8_4_2_synth;

architecture STRUCTURE of Picture_R_Rom_blk_mem_gen_v8_4_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.Picture_R_Rom_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom_blk_mem_gen_v8_4_2 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "Estimated Power for IP     :     2.319445 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "Picture_R_Rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "Picture_R_Rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "spartan7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "blk_mem_gen_v8_4_2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of Picture_R_Rom_blk_mem_gen_v8_4_2 : entity is "yes";
end Picture_R_Rom_blk_mem_gen_v8_4_2;

architecture STRUCTURE of Picture_R_Rom_blk_mem_gen_v8_4_2 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.Picture_R_Rom_blk_mem_gen_v8_4_2_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Picture_R_Rom is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of Picture_R_Rom : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of Picture_R_Rom : entity is "Picture_R_Rom,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of Picture_R_Rom : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of Picture_R_Rom : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end Picture_R_Rom;

architecture STRUCTURE of Picture_R_Rom is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.319445 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "Picture_R_Rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "Picture_R_Rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "spartan7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.Picture_R_Rom_blk_mem_gen_v8_4_2
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
