Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 928826 Thu Jun  5 18:17:50 MDT 2014
| Date         : Sat Jun 07 13:08:32 2014
| Host         : XCOJAMESM22 running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file example_ibert_bank_117_118_utilization_synth.rpt -pb example_ibert_bank_117_118_utilization_synth.pb
| Design       : example_ibert_bank_117_118
| Device       : xc7k325t
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 18281 |     0 |    203800 |  8.97 |
|   LUT as Logic             | 17937 |     0 |    203800 |  8.80 |
|   LUT as Memory            |   344 |     0 |     64000 |  0.53 |
|     LUT as Distributed RAM |    24 |     0 |           |       |
|     LUT as Shift Register  |   320 |     0 |           |       |
| Slice Registers            | 26324 |     0 |    407600 |  6.45 |
|   Register as Flip Flop    | 26324 |     0 |    407600 |  6.45 |
|   Register as Latch        |     0 |     0 |    407600 |  0.00 |
| F7 Muxes                   |   573 |     0 |    101900 |  0.56 |
| F8 Muxes                   |    31 |     0 |     50950 |  0.06 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       445 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       445 |  0.00 |
|   RAMB18       |    0 |     0 |       890 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       840 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    2 |     0 |       500 |  0.40 |
| Bonded IPADs                |   20 |     0 |        50 | 40.00 |
| Bonded OPADs                |   16 |     0 |        32 | 50.00 |
| PHY_CONTROL                 |    0 |     0 |        10 |  0.00 |
| PHASER_REF                  |    0 |     0 |        10 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        40 |  0.00 |
| IN_FIFO                     |    0 |     0 |        40 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        10 |  0.00 |
| IBUFGDS                     |    0 |     0 |       480 |  0.00 |
| GTXE2_CHANNEL               |    8 |     0 |        16 | 50.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        40 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        40 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       500 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    2 |     0 |         8 | 25.00 |
| ILOGIC                      |    0 |     0 |       500 |  0.00 |
| OLOGIC                      |    0 |     0 |       500 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.12 |
| BUFIO      |    0 |     0 |        40 |  0.00 |
| MMCME2_ADV |    1 |     0 |        10 | 10.00 |
| PLLE2_ADV  |    0 |     0 |        10 |  0.00 |
| BUFMRCE    |    0 |     0 |        20 |  0.00 |
| BUFHCE     |   10 |     0 |       168 |  5.95 |
| BUFR       |    1 |     0 |        40 |  2.50 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 25870 |        Flop & Latch |
| LUT6          | 11116 |                 LUT |
| LUT2          |  2963 |                 LUT |
| LUT5          |  2605 |                 LUT |
| LUT4          |  1505 |                 LUT |
| LUT3          |  1028 |                 LUT |
| LUT1          |   697 |                 LUT |
| CARRY4        |   630 |          CarryLogic |
| MUXF7         |   573 |               MuxFx |
| SRL16E        |   320 |  Distributed Memory |
| FDCE          |   317 |        Flop & Latch |
| FDSE          |    80 |        Flop & Latch |
| FDPE          |    57 |        Flop & Latch |
| RAMD32        |    36 |  Distributed Memory |
| MUXF8         |    31 |               MuxFx |
| IBUF          |    20 |                  IO |
| OBUF          |    16 |                  IO |
| RAMS32        |    12 |  Distributed Memory |
| BUFH          |    10 |               Clock |
| GTXE2_CHANNEL |     8 |                  IO |
| IBUFDS_GTE2   |     2 |                  IO |
| GTXE2_COMMON  |     2 |                  IO |
| MMCME2_ADV    |     1 |               Clock |
| IBUFDS        |     1 |                  IO |
| BUFR          |     1 |               Clock |
| BUFG          |     1 |               Clock |
| BSCANE2       |     1 |              Others |
+---------------+-------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


