/************************************************************************
/
/       Copyright 1994, 1995
/       All Rights Reserved by:
/       RSA
/       7701 Six Forks Road
/       Suite 120
/       Raleigh, NC  27615
/       (919) 846-7171
/
/
/   This document contains material confidential to RSA its contents must
/   not be revealed, used or disclosed to anyone or company with out
/   written permission by RSA.  The information contained herein is solely
/   for the use of RSA.
/
/   File:      dteequ.c
/
/   Version:   1.0
/
/   Function:  This file contains the constant definitions for the
/              DTE I/O code
/
/   Product:   H8/3002 IO code
/
/   Platform:  H8/3002 + TI 16PC564 PCMCIA UART
/
/   History:
/
/   Created:   12/09/94
/
/   ---------------------------------------------------------
/   -         Modifications         -
/   ---------------------------------------------------------
/
/
/   Author & Date:
/   Description:
/   Reason:
/
************************************************************************/

/* Parallel/Serial IO abstraction */
#define TDRE            0x80
#define RDRF            0x40
#define OVERRUN_ERR     0x20
#define FRAMING_ERR     0x10
#define PARITY_ERR      0x08

#define BYPASS_ON       1
#define BYPASS_OFF      0
#define SERIAL_BYPASS   BYPASS_ON

#if (SERIAL_BYPASS==BYPASS_OFF)
   #define ENABLE_XMTR()   SIO0_SCR |= 0x80
   #define DISABLE_XMTR()  SIO0_SCR &= ~0x80
   #define WRITE_UART(x)   SIO0_TDR = (x);SIO0_TDRE = 0
   #define READ_UART()     SIO0_RDR
   #define ROOM_IN_UART()  (SIO0_SSR & TDRE)?1:0
#else
   #define ENABLE_XMTR()
   #define DISABLE_XMTR()
   #define WRITE_UART(x)   UART_FIFO = (x)
   #define READ_UART()     UART_FIFO
   #define ROOM_IN_UART()  ((UART_LSR & DR)?0:1)
#endif


/**** Standard BUFFERs ************/
#define DTE_BUFFER_SIZE       0x800                      /* 0x800 */
#define BUFFER_POINTER_MASK   DTE_BUFFER_SIZE - 1
#define DTE_NEAR_EMPTY        0x600
/*  this was chosen to avoid tx underruns */
//DTE_BUFFER_SIZE * 0.1  /* 0.4 throughput slow */
#define DTE_NEAR_FULL         DTE_BUFFER_SIZE * 0.9


/* 9/29/97 for avoiding data mem conflict */
#define DTE_BUFFER_SIZE_TX       0x400                      /* 0x400 */
#define BUFFER_POINTER_MASK_TX   DTE_BUFFER_SIZE_TX - 1


#define OTHER_BUFFER_SIZE  0x200
#define OTHER_NEAR_EMPTY   OTHER_BUFFER_SIZE * 0.4    /* 0.4 */
#define OTHER_NEAR_FULL    OTHER_BUFFER_SIZE * 0.9


/**** defines for dte_mode ****/
#define ACU            1
#define DTE            2
#define FAX            3
#define T_VOICE        4
#define VCV            5
#define DTE_V80_SAM    6

/*** the 4 possible tx break state condtions : ***/
#define TX_BREAK_STATE_IDLE   0  /* no <break> in progress */
#define TX_BREAK_STATE_PSN    1  /* waiting for correct psn in data stream */
#define TX_BREAK_STATE_START  2  /* start sending <break> */
#define TX_BREAK_STATE_TIMING 3  /* wait for <break> to end */

/*** the 4 possible dte_to_break types ***/
#define EXPEDITED_DESTRUCTIVE       0x1
#define EXPEDITED_NONDESTRUCTIVE    0x2
#define NONEXPEDITED_NONDESTRUCTIVE 0x3
/* defined in acu_def
#define IGNORE                      0x0 */

#define BREAK_TIME 220

/*** the 2 possible flow control conditions ***/
#define XON_AND_XOFF  0x1
#define RTS_AND_CTS   0x2

/* RJM 09/09/96 */
/* V80 support */
#define XON_MIN_PERCENT    0.20
#define XON_MAX_PERCENT    0.40
#define XOFF_MIN_PERCENT   0.60
#define XOFF_MAX_PERCENT   0.80
#define DTE_XON_MIN        OTHER_BUFFER_SIZE * XON_MIN_PERCENT
#define DTE_XON_MAX        OTHER_BUFFER_SIZE * XON_MAX_PERCENT
#define DTE_XOFF_MIN       OTHER_BUFFER_SIZE * XOFF_MIN_PERCENT
#define DTE_XOFF_MAX       OTHER_BUFFER_SIZE * XOFF_MAX_PERCENT

/* dte v80 state machine defines */
#define V80_RX_START       0x00
#define V80_RX_FOUND_EM    0x01
#define V80_TX_START       0x00
#define V80_TX_FOUND_EM    0x01

/* dte EM code defines */
#define EM_CODE            0x19
#define EMP_CODE           0x99
#define DC1_CODE           0x11
#define DC3_CODE           0x13
#define T1_CODE            0x5C     /* one 0x19 pattern */
#define T2_CODE            0x76     /* one 0x99 pattern */
#define T3_CODE            0xA0     /* one 0x11 pattern */
#define T4_CODE            0xA1     /* one 0x13 pattern */
#define T5_CODE            0x5D        /* 0x19,0x19 */
#define T6_CODE            0x77        /* 0x99,0x99 */
#define T7_CODE            0xA2        /* 0x11,0x11 */
#define T8_CODE            0xA3        /* 0x13,0x13 */
#define T9_CODE            0xA4        /* 0x19,0x99 */
#define T10_CODE           0xA5        /* 0x19,0x11 */
#define T11_CODE           0xA6        /* 0x19,0x13 */
#define T12_CODE           0xA7        /* 0x99,0x19 */
#define T13_CODE           0xA8        /* 0x99,0x11 */
#define T14_CODE           0xA9        /* 0x99,0x13 */
#define T15_CODE           0xAA        /* 0x11,0x19 */
#define T16_CODE           0xAB        /* 0x11,0x99 */
#define T17_CODE           0xAC        /* 0x11,0x13 */
#define T18_CODE           0xAD        /* 0x13,0x19 */
#define T19_CODE           0xAE        /* 0x13,0x99 */
#define T20_CODE           0xAF        /* 0x13,0x11 */
#define MARK_CODE          0xB0
#define FLAG_CODE          0xB1
#define ERR_CODE           0xB2
#define HUNT_CODE          0xB3
#define UNDER_CODE         0xB4
#define TOVER_CODE         0xB5
#define ROVER_CODE         0xB6
#define RESUME_CODE        0xB7
#define BNUM_CODE          0xB8
#define UNUM_CODE          0xB9
#define EOT_CODE           0xBA
#define ECS_CODE           0xBB
#define RRN_CODE           0xBC
#define RTN_CODE           0xBD
#define RATE_CODE          0xBE
#define PRI_CODE           RRN_CODE
#define CTL_CODE           0xBF
#define RTNH_CODE          RTN_CODE
#define RTNC_CODE          0xC0
#define RATEH_CODE         RATE_CODE
#define EOTH_CODE          EOT_CODE

/* SAM bit rate parameter value defines */
#define P12_CODE           0x20
#define P24_CODE           0x21
#define P48_CODE           0x22
#define P72_CODE           0x23
#define P96_CODE           0x24
#define P120_CODE          0x25
#define P144_CODE          0x26
#define P168_CODE          0x27
#define P192_CODE          0x28
#define P216_CODE          0x29
#define P240_CODE          0x2A
#define P264_CODE          0x2B
#define P288_CODE          0x2C
#define P312_CODE          0x2D
#define P336_CODE          0x2E

/* dte V.80 SAM sub-mode defines */
#define TRANSPARENT_SUB_MODE     0x00
#define FRAMED_SUB_MODE          0x01

/* V.80 Module system state defines */
#define V80_COMMAND              0x00
#define V80_ONLINE               0x01


