// Seed: 1174168487
module module_0;
  wire id_1;
  wire [1 'b0 : 1] id_2;
  always @(id_1 or id_1) begin : LABEL_0
    $unsigned(74);
    ;
  end
endmodule
module module_1 #(
    parameter id_2 = 32'd49
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  input wire id_4;
  module_0 modCall_1 ();
  input wire id_3;
  input wire _id_2;
  output wire id_1;
  logic [7:0][-1 : 1] id_5;
  assign id_5[id_2] = id_4 < 1;
  wire id_6;
endmodule
