Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sun Jan 19 19:08:00 2020
| Host             : DESKTOP running 64-bit major release  (build 9200)
| Command          : report_power -file topfft_power_routed.rpt -pb topfft_power_summary_routed.pb -rpx topfft_power_routed.rpx
| Design           : topfft
| Device           : xa7a35tcpg236-1I
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 44.166       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 43.681       |
| Device Static (W)        | 0.486        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 0.0          |
| Junction Temperature (C) | 125.0        |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    11.210 |     8499 |       --- |             --- |
|   LUT as Logic           |     7.641 |     1742 |     20800 |            8.38 |
|   Register               |     1.371 |     3875 |     41600 |            9.31 |
|   CARRY4                 |     1.056 |      308 |      8150 |            3.78 |
|   LUT as Shift Register  |     0.835 |      630 |      9600 |            6.56 |
|   LUT as Distributed RAM |     0.296 |      160 |      9600 |            1.67 |
|   F7/F8 Muxes            |     0.006 |       15 |     32600 |            0.05 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |      786 |       --- |             --- |
| Signals                  |    17.306 |     4932 |       --- |             --- |
| Block RAM                |     0.358 |        2 |        50 |            4.00 |
| DSPs                     |    13.951 |       12 |        90 |           13.33 |
| I/O                      |     0.856 |       58 |       106 |           54.72 |
| Static Power             |     0.486 |          |           |                 |
| Total                    |    44.166 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    43.283 |      42.942 |      0.341 |
| Vccaux    |       1.800 |     0.113 |       0.059 |      0.053 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.344 |       0.343 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.026 |       0.015 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------------------------+-----------+
| Name                                                                                       | Power (W) |
+--------------------------------------------------------------------------------------------+-----------+
| topfft                                                                                     |    43.681 |
|   fft                                                                                      |    38.518 |
|     U0                                                                                     |    38.518 |
|       i_synth                                                                              |    38.518 |
|         axi_wrapper                                                                        |     1.003 |
|           config_channel_fifo                                                              |     0.081 |
|             gen_non_real_time.data_in_fifo_pt1                                             |     0.081 |
|               fifo0                                                                        |     0.080 |
|           data_in_channel_fifo                                                             |     0.353 |
|             gen_non_real_time.data_in_fifo_pt1                                             |     0.341 |
|               fifo0                                                                        |     0.223 |
|           data_out_channel                                                                 |     0.240 |
|             gen_non_real_time.fifo                                                         |     0.235 |
|               fifo0                                                                        |     0.235 |
|         xfft_inst                                                                          |    37.514 |
|           non_floating_point.arch_d.xfft_inst                                              |    37.514 |
|             DOUT_CNT_CTRL_0                                                                |     0.087 |
|               cnt                                                                          |     0.087 |
|                 cnt_addsub                                                                 |     0.048 |
|                   i_baseblox.i_baseblox_addsub                                             |     0.048 |
|                     no_pipelining.the_addsub                                               |     0.048 |
|                       i_lut6.i_lut6_addsub                                                 |     0.048 |
|                         i_q.i_simple.qreg                                                  |     0.036 |
|                 i_tc_compare_new                                                           |     0.007 |
|             FLOW                                                                           |     0.101 |
|               proc0_counter                                                                |     0.093 |
|                 cnt_addsub                                                                 |     0.047 |
|                   i_baseblox.i_baseblox_addsub                                             |     0.047 |
|                     no_pipelining.the_addsub                                               |     0.047 |
|                       i_lut6.i_lut6_addsub                                                 |     0.047 |
|                         i_q.i_simple.qreg                                                  |     0.035 |
|                 i_tc_compare_new                                                           |     0.008 |
|               proc_cnt_start                                                               |     0.007 |
|               start_reg_delay                                                              |    <0.001 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                   i_bb_inst                                                                |    <0.001 |
|             has_bit_reverse.delay_DV                                                       |    <0.001 |
|               need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                 i_bb_inst                                                                  |    <0.001 |
|             has_bit_reverse.delay_addr_r_MSB                                               |     0.000 |
|             has_bit_reverse.delay_addr_w_MSB                                               |    <0.001 |
|             has_bit_reverse.delay_done_int                                                 |    <0.001 |
|               need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                 i_bb_inst                                                                  |    <0.001 |
|             has_bit_reverse.delay_reorder_write_addr                                       |     0.031 |
|             has_bit_reverse.dig_rev_mem                                                    |     0.141 |
|               blk_ram.use_bram_only.mem                                                    |     0.141 |
|             has_bit_reverse.dout_rev_we_delay                                              |     0.000 |
|               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram     |     0.000 |
|                 i_bb_inst                                                                  |     0.000 |
|             has_bit_reverse.fixed_pt_size_muxed_addresses.read_addr_fixed_nfft_delay       |     0.025 |
|             has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1                    |     0.137 |
|               cnt                                                                          |     0.137 |
|                 cnt_addsub                                                                 |     0.034 |
|                   i_baseblox.i_baseblox_addsub                                             |     0.034 |
|                     no_pipelining.the_addsub                                               |     0.034 |
|                       i_lut6.i_lut6_addsub                                                 |     0.034 |
|                         i_q.i_simple.qreg                                                  |     0.022 |
|                 i_tc_compare_new                                                           |     0.006 |
|             has_bit_reverse.pe_out_reg                                                     |     0.121 |
|             has_bit_reverse.unshifted_read_addr.read_addr_delay                            |     0.064 |
|             input_delay_im                                                                 |     0.007 |
|             input_delay_re                                                                 |     0.008 |
|             pe0_bf1_addr_gen                                                               |     0.022 |
|             pe0_bf2_start_gen                                                              |    <0.001 |
|             pe_gen[0].natural_order_input.PE                                               |     9.022 |
|               FB_1.BF_1                                                                    |     1.079 |
|                 BTFLY0                                                                     |     0.563 |
|                   logic_bfly_byp.add_i                                                     |     0.163 |
|                     adder                                                                  |     0.163 |
|                       i_baseblox.i_baseblox_addsub                                         |     0.163 |
|                         no_pipelining.the_addsub                                           |     0.163 |
|                           i_lut6.i_lut6_addsub                                             |     0.163 |
|                             i_q.i_simple.qreg                                              |     0.108 |
|                   logic_bfly_byp.add_r                                                     |     0.157 |
|                     adder                                                                  |     0.157 |
|                       i_baseblox.i_baseblox_addsub                                         |     0.157 |
|                         no_pipelining.the_addsub                                           |     0.157 |
|                           i_lut6.i_lut6_addsub                                             |     0.157 |
|                             i_q.i_simple.qreg                                              |     0.099 |
|                   logic_bfly_byp.sub_i                                                     |     0.118 |
|                     sub                                                                    |     0.118 |
|                       i_baseblox.i_baseblox_addsub                                         |     0.118 |
|                         no_pipelining.the_addsub                                           |     0.118 |
|                           i_lut6.i_lut6_addsub                                             |     0.118 |
|                             i_q.i_simple.qreg                                              |     0.038 |
|                   logic_bfly_byp.sub_r                                                     |     0.125 |
|                     sub                                                                    |     0.125 |
|                       i_baseblox.i_baseblox_addsub                                         |     0.125 |
|                         no_pipelining.the_addsub                                           |     0.125 |
|                           i_lut6.i_lut6_addsub                                             |     0.125 |
|                             i_q.i_simple.qreg                                              |     0.043 |
|                 MEM                                                                        |     0.250 |
|                   blk_ram.use_bram_only.mem                                                |     0.250 |
|                 mem_mux_and_reg_upper_im                                                   |     0.095 |
|                   slicel_slicem_implementation.delay_line                                  |     0.004 |
|                   slicel_slicem_implementation.mux                                         |     0.092 |
|                 mem_mux_and_reg_upper_re                                                   |     0.094 |
|                   slicel_slicem_implementation.delay_line                                  |     0.004 |
|                   slicel_slicem_implementation.mux                                         |     0.091 |
|                 mux_sel_reg                                                                |     0.012 |
|                 no_nfft.bypass_reg                                                         |     0.041 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.041 |
|                     i_bb_inst                                                              |     0.041 |
|                 no_twos_cmp.REG_lower_im                                                   |     0.004 |
|                 no_twos_cmp.REG_lower_re                                                   |     0.005 |
|                 wr_addr_del                                                                |     0.014 |
|               delay_addr_bf2                                                               |     0.025 |
|               delay_addr_tw                                                                |     0.017 |
|               has_TW_mult.MULT                                                             |     4.854 |
|                 i_cmpy                                                                     |     4.854 |
|                   three_mult_structure.use_dsp.i_dsp48                                     |     4.854 |
|                     dsp_preadder_1.reg_mult1_preadd_d                                      |     0.009 |
|                     dsp_preadder_3.reg_mult3_preadd_d                                      |     0.037 |
|                     mult1_preadder_d_plus_a.mult1                                          |     1.502 |
|                       mult                                                                 |     1.502 |
|                         use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |     0.067 |
|                     mult2_preadder_d_plus_a.mult2                                          |     1.492 |
|                       mult                                                                 |     1.492 |
|                     mult3_preadder_d_minus_a.mult3                                         |     1.486 |
|                       mult                                                                 |     1.486 |
|                         use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |     0.058 |
|                         use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |     0.070 |
|                     optionally_negate_inputs                                               |     0.328 |
|               has_TW_mult.TW                                                               |     0.373 |
|                 ADD0                                                                       |     0.050 |
|                   adder                                                                    |     0.050 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.050 |
|                       no_pipelining.the_addsub                                             |     0.050 |
|                         i_lut6.i_lut6_addsub                                               |     0.050 |
|                           i_q.i_simple.qreg                                                |     0.025 |
|                 MUX0                                                                       |     0.069 |
|                 delay_tw_addr_msb                                                          |     0.034 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.006 |
|                     i_bb_inst                                                              |     0.006 |
|                 twiddle_generator                                                          |     0.196 |
|                   tw0.twgen0                                                               |     0.196 |
|               has_TW_mult.delay_fwd_inv                                                    |     0.000 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |     0.000 |
|                   i_bb_inst                                                                |     0.000 |
|               has_TW_mult.sync_tw_addr                                                     |     0.037 |
|               has_addr_gen.bf2_addr_gen                                                    |     0.095 |
|                 cnt                                                                        |     0.088 |
|                   cnt_addsub                                                               |     0.052 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.052 |
|                       no_pipelining.the_addsub                                             |     0.052 |
|                         i_lut6.i_lut6_addsub                                               |     0.052 |
|                           i_q.i_simple.qreg                                                |     0.040 |
|                   i_tc_compare_new                                                         |     0.007 |
|                 output_cnt.next_start_int_equ                                              |     0.007 |
|               has_addr_gen.next_bf1_addr_delay                                             |     0.003 |
|               has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                 need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                   i_bb_inst                                                                |    <0.001 |
|               has_addr_gen.tw_addr_gen                                                     |     0.096 |
|                 cnt                                                                        |     0.089 |
|                   cnt_addsub                                                               |     0.049 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.049 |
|                       no_pipelining.the_addsub                                             |     0.049 |
|                         i_lut6.i_lut6_addsub                                               |     0.049 |
|                           i_q.i_simple.qreg                                                |     0.038 |
|                   i_tc_compare_new                                                         |     0.007 |
|                 output_cnt.next_start_int_equ                                              |     0.006 |
|               has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |     0.000 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |     0.000 |
|                   i_bb_inst                                                                |     0.000 |
|               has_scale_pipelining.has_scale_out_gen.scale_out_delay                       |     0.000 |
|               has_scale_pipelining.pe_scale_delay                                          |     0.000 |
|               has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                     |     0.000 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |     0.000 |
|                   i_bb_inst                                                                |     0.000 |
|               hasbf2.FB_2.BF_2                                                             |     1.885 |
|                 BTFLY0                                                                     |     0.670 |
|                   logic_bfly_byp.add_i                                                     |     0.147 |
|                     adder                                                                  |     0.147 |
|                       i_baseblox.i_baseblox_addsub                                         |     0.147 |
|                         no_pipelining.the_addsub                                           |     0.147 |
|                           i_lut6.i_lut6_addsub                                             |     0.147 |
|                             i_q.i_simple.qreg                                              |     0.056 |
|                   logic_bfly_byp.add_r                                                     |     0.149 |
|                     adder                                                                  |     0.149 |
|                       i_baseblox.i_baseblox_addsub                                         |     0.149 |
|                         no_pipelining.the_addsub                                           |     0.149 |
|                           i_lut6.i_lut6_addsub                                             |     0.149 |
|                             i_q.i_simple.qreg                                              |     0.058 |
|                   logic_bfly_byp.sub_i                                                     |     0.193 |
|                     sub                                                                    |     0.193 |
|                       i_baseblox.i_baseblox_addsub                                         |     0.193 |
|                         no_pipelining.the_addsub                                           |     0.193 |
|                           i_lut6.i_lut6_addsub                                             |     0.193 |
|                             i_q.i_simple.qreg                                              |     0.066 |
|                   logic_bfly_byp.sub_r                                                     |     0.181 |
|                     sub                                                                    |     0.181 |
|                       i_baseblox.i_baseblox_addsub                                         |     0.181 |
|                         no_pipelining.the_addsub                                           |     0.181 |
|                           i_lut6.i_lut6_addsub                                             |     0.181 |
|                             i_q.i_simple.qreg                                              |     0.053 |
|                 MEM                                                                        |     0.259 |
|                   blk_ram.use_bram_only.mem                                                |     0.259 |
|                 mem_mux_and_reg_upper_im                                                   |     0.159 |
|                   slicel_slicem_implementation.delay_line                                  |     0.042 |
|                   slicel_slicem_implementation.mux                                         |     0.116 |
|                 mem_mux_and_reg_upper_re                                                   |     0.175 |
|                   slicel_slicem_implementation.delay_line                                  |     0.045 |
|                   slicel_slicem_implementation.mux                                         |     0.130 |
|                 mux_sel_reg                                                                |     0.007 |
|                 no_nfft.bypass_reg                                                         |     0.022 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.022 |
|                     i_bb_inst                                                              |     0.022 |
|                 twos_cmp.REG_lower_im                                                      |     0.068 |
|                 twos_cmp.REG_lower_re                                                      |     0.063 |
|                 twos_cmp.delay_fwdinv                                                      |     0.082 |
|                 twos_cmp.im_cmp                                                            |     0.136 |
|                 twos_cmp.re_cmp                                                            |     0.085 |
|                 wr_addr_del                                                                |     0.014 |
|               scaling2bits.scaler_im                                                       |     0.276 |
|                 scale_mux                                                                  |     0.276 |
|               scaling2bits.scaler_re                                                       |     0.282 |
|                 scale_mux                                                                  |     0.282 |
|             pe_gen[1].natural_order_input.PE                                               |     9.436 |
|               FB_1.BF_1                                                                    |     1.119 |
|                 BTFLY0                                                                     |     0.580 |
|                   logic_bfly_byp.add_i                                                     |     0.171 |
|                     adder                                                                  |     0.171 |
|                       i_baseblox.i_baseblox_addsub                                         |     0.171 |
|                         no_pipelining.the_addsub                                           |     0.171 |
|                           i_lut6.i_lut6_addsub                                             |     0.171 |
|                             i_q.i_simple.qreg                                              |     0.115 |
|                   logic_bfly_byp.add_r                                                     |     0.143 |
|                     adder                                                                  |     0.143 |
|                       i_baseblox.i_baseblox_addsub                                         |     0.143 |
|                         no_pipelining.the_addsub                                           |     0.143 |
|                           i_lut6.i_lut6_addsub                                             |     0.143 |
|                             i_q.i_simple.qreg                                              |     0.089 |
|                   logic_bfly_byp.sub_i                                                     |     0.135 |
|                     sub                                                                    |     0.135 |
|                       i_baseblox.i_baseblox_addsub                                         |     0.135 |
|                         no_pipelining.the_addsub                                           |     0.135 |
|                           i_lut6.i_lut6_addsub                                             |     0.135 |
|                             i_q.i_simple.qreg                                              |     0.045 |
|                   logic_bfly_byp.sub_r                                                     |     0.131 |
|                     sub                                                                    |     0.131 |
|                       i_baseblox.i_baseblox_addsub                                         |     0.131 |
|                         no_pipelining.the_addsub                                           |     0.131 |
|                           i_lut6.i_lut6_addsub                                             |     0.131 |
|                             i_q.i_simple.qreg                                              |     0.046 |
|                 MEM                                                                        |     0.091 |
|                   dist_ram.srlram.ram                                                      |     0.091 |
|                     fixed_length.shift_ram                                                 |     0.091 |
|                       i_bb_inst                                                            |     0.091 |
|                 mem_mux_and_reg_upper_im                                                   |     0.156 |
|                   slicel_slicem_implementation.delay_line                                  |     0.044 |
|                   slicel_slicem_implementation.mux                                         |     0.112 |
|                 mem_mux_and_reg_upper_re                                                   |     0.157 |
|                   slicel_slicem_implementation.delay_line                                  |     0.049 |
|                   slicel_slicem_implementation.mux                                         |     0.109 |
|                 mux_sel_reg                                                                |     0.009 |
|                 no_nfft.bypass_reg                                                         |     0.020 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.020 |
|                     i_bb_inst                                                              |     0.020 |
|                 no_twos_cmp.REG_lower_im                                                   |     0.051 |
|                 no_twos_cmp.REG_lower_re                                                   |     0.054 |
|               delay_addr_bf2                                                               |     0.008 |
|               has_TW_mult.MULT                                                             |     5.198 |
|                 i_cmpy                                                                     |     5.198 |
|                   three_mult_structure.use_dsp.i_dsp48                                     |     5.198 |
|                     dsp_preadder_1.reg_mult1_preadd_d                                      |     0.086 |
|                     mult1_preadder_d_plus_a.mult1                                          |     1.576 |
|                       mult                                                                 |     1.576 |
|                         use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |     0.150 |
|                         use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |     0.062 |
|                     mult2_preadder_d_plus_a.mult2                                          |     1.483 |
|                       mult                                                                 |     1.483 |
|                     mult3_preadder_d_minus_a.mult3                                         |     1.486 |
|                       mult                                                                 |     1.486 |
|                         use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |     0.068 |
|                     optionally_negate_inputs                                               |     0.566 |
|               has_TW_mult.TW                                                               |     0.695 |
|                 ADD0                                                                       |     0.028 |
|                   adder                                                                    |     0.028 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.028 |
|                       no_pipelining.the_addsub                                             |     0.028 |
|                         i_lut6.i_lut6_addsub                                               |     0.028 |
|                           i_q.i_simple.qreg                                                |     0.011 |
|                 MUX0                                                                       |     0.090 |
|                 delay_tw_addr_msb                                                          |     0.016 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.013 |
|                     i_bb_inst                                                              |     0.013 |
|                 twiddle_generator                                                          |     0.543 |
|                   tw2.twgen2                                                               |     0.512 |
|               has_TW_mult.delay_fwd_inv                                                    |     0.000 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |     0.000 |
|                   i_bb_inst                                                                |     0.000 |
|               has_TW_mult.sync_tw_addr                                                     |     0.021 |
|               has_addr_gen.bf2_addr_gen                                                    |     0.079 |
|                 cnt                                                                        |     0.072 |
|                   cnt_addsub                                                               |     0.034 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.034 |
|                       no_pipelining.the_addsub                                             |     0.034 |
|                         i_lut6.i_lut6_addsub                                               |     0.034 |
|                           i_q.i_simple.qreg                                                |     0.022 |
|                   i_tc_compare_new                                                         |     0.007 |
|                 output_cnt.next_start_int_equ                                              |     0.007 |
|               has_addr_gen.next_bf1_addr_delay                                             |     0.014 |
|               has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                 need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                   i_bb_inst                                                                |    <0.001 |
|               has_addr_gen.tw_addr_gen                                                     |     0.084 |
|                 cnt                                                                        |     0.077 |
|                   cnt_addsub                                                               |     0.041 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.041 |
|                       no_pipelining.the_addsub                                             |     0.041 |
|                         i_lut6.i_lut6_addsub                                               |     0.041 |
|                           i_q.i_simple.qreg                                                |     0.029 |
|                   i_tc_compare_new                                                         |     0.007 |
|                 output_cnt.next_start_int_equ                                              |     0.007 |
|               has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |     0.000 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |     0.000 |
|                   i_bb_inst                                                                |     0.000 |
|               has_scale_pipelining.has_scale_out_gen.scale_out_delay                       |     0.000 |
|               has_scale_pipelining.pe_scale_delay                                          |     0.000 |
|               has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                     |     0.000 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |     0.000 |
|                   i_bb_inst                                                                |     0.000 |
|               hasbf2.FB_2.BF_2                                                             |     1.739 |
|                 BTFLY0                                                                     |     0.680 |
|                   logic_bfly_byp.add_i                                                     |     0.160 |
|                     adder                                                                  |     0.160 |
|                       i_baseblox.i_baseblox_addsub                                         |     0.160 |
|                         no_pipelining.the_addsub                                           |     0.160 |
|                           i_lut6.i_lut6_addsub                                             |     0.160 |
|                             i_q.i_simple.qreg                                              |     0.068 |
|                   logic_bfly_byp.add_r                                                     |     0.150 |
|                     adder                                                                  |     0.150 |
|                       i_baseblox.i_baseblox_addsub                                         |     0.150 |
|                         no_pipelining.the_addsub                                           |     0.150 |
|                           i_lut6.i_lut6_addsub                                             |     0.150 |
|                             i_q.i_simple.qreg                                              |     0.061 |
|                   logic_bfly_byp.sub_i                                                     |     0.189 |
|                     sub                                                                    |     0.189 |
|                       i_baseblox.i_baseblox_addsub                                         |     0.189 |
|                         no_pipelining.the_addsub                                           |     0.189 |
|                           i_lut6.i_lut6_addsub                                             |     0.189 |
|                             i_q.i_simple.qreg                                              |     0.054 |
|                   logic_bfly_byp.sub_r                                                     |     0.181 |
|                     sub                                                                    |     0.181 |
|                       i_baseblox.i_baseblox_addsub                                         |     0.181 |
|                         no_pipelining.the_addsub                                           |     0.181 |
|                           i_lut6.i_lut6_addsub                                             |     0.181 |
|                             i_q.i_simple.qreg                                              |     0.049 |
|                 MEM                                                                        |     0.122 |
|                   dist_ram.srlram.ram                                                      |     0.122 |
|                     fixed_length.shift_ram                                                 |     0.122 |
|                       i_bb_inst                                                            |     0.122 |
|                 mem_mux_and_reg_upper_im                                                   |     0.164 |
|                   slicel_slicem_implementation.delay_line                                  |     0.042 |
|                   slicel_slicem_implementation.mux                                         |     0.122 |
|                 mem_mux_and_reg_upper_re                                                   |     0.152 |
|                   slicel_slicem_implementation.delay_line                                  |     0.043 |
|                   slicel_slicem_implementation.mux                                         |     0.109 |
|                 mux_sel_reg                                                                |     0.006 |
|                 no_nfft.bypass_reg                                                         |     0.022 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.022 |
|                     i_bb_inst                                                              |     0.022 |
|                 twos_cmp.REG_lower_im                                                      |     0.064 |
|                 twos_cmp.REG_lower_re                                                      |     0.053 |
|                 twos_cmp.delay_fwdinv                                                      |     0.078 |
|                 twos_cmp.im_cmp                                                            |     0.145 |
|                 twos_cmp.re_cmp                                                            |     0.066 |
|               scaling2bits.scaler_im                                                       |     0.236 |
|                 scale_mux                                                                  |     0.236 |
|               scaling2bits.scaler_re                                                       |     0.241 |
|                 scale_mux                                                                  |     0.241 |
|             pe_gen[2].natural_order_input.PE                                               |     8.678 |
|               FW_1.BF_1                                                                    |     1.100 |
|                 add_subs.add_i                                                             |     0.153 |
|                   adder                                                                    |     0.153 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.153 |
|                       no_pipelining.the_addsub                                             |     0.153 |
|                         i_lut6.i_lut6_addsub                                               |     0.153 |
|                           i_q.i_simple.qreg                                                |     0.071 |
|                 add_subs.add_r                                                             |     0.171 |
|                   adder                                                                    |     0.171 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.171 |
|                       no_pipelining.the_addsub                                             |     0.171 |
|                         i_lut6.i_lut6_addsub                                               |     0.171 |
|                           i_q.i_simple.qreg                                                |     0.086 |
|                 in_commutator_A                                                            |     0.077 |
|                 in_commutator_B                                                            |     0.056 |
|                 mux_in_A                                                                   |     0.124 |
|                 mux_in_B                                                                   |     0.160 |
|                 mux_out_A                                                                  |     0.122 |
|                 mux_out_B                                                                  |     0.119 |
|                 out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                          |     0.002 |
|                 out_comm_ctr_del_2                                                         |     0.007 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.007 |
|                     i_bb_inst                                                              |     0.007 |
|                 out_commutator_A                                                           |     0.061 |
|                 out_commutator_B                                                           |     0.047 |
|               delay_addr_bf2                                                               |     0.008 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |     0.005 |
|                   i_bb_inst                                                                |     0.005 |
|               has_TW_mult.MULT                                                             |     5.072 |
|                 i_cmpy                                                                     |     5.072 |
|                   three_mult_structure.use_dsp.i_dsp48                                     |     5.072 |
|                     dsp_preadder_1.reg_mult1_preadd_d                                      |     0.070 |
|                     mult1_preadder_d_plus_a.mult1                                          |     1.600 |
|                       mult                                                                 |     1.600 |
|                         use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |     0.112 |
|                         use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |     0.055 |
|                     mult2_preadder_d_plus_a.mult2                                          |     1.451 |
|                       mult                                                                 |     1.451 |
|                     mult3_preadder_d_minus_a.mult3                                         |     1.452 |
|                       mult                                                                 |     1.452 |
|                         use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |     0.030 |
|                     optionally_negate_inputs                                               |     0.500 |
|               has_TW_mult.TW                                                               |     0.424 |
|                 ADD0                                                                       |     0.017 |
|                   adder                                                                    |     0.017 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.017 |
|                       no_pipelining.the_addsub                                             |     0.017 |
|                         i_lut6.i_lut6_addsub                                               |     0.017 |
|                           i_q.i_simple.qreg                                                |     0.009 |
|                 MUX0                                                                       |     0.047 |
|                 delay_tw_addr_msb                                                          |     0.013 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.010 |
|                     i_bb_inst                                                              |     0.010 |
|                 twiddle_generator                                                          |     0.337 |
|                   tw2.twgen2                                                               |     0.310 |
|               has_TW_mult.delay_fwd_inv                                                    |     0.000 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |     0.000 |
|                   i_bb_inst                                                                |     0.000 |
|               has_TW_mult.sync_tw_addr                                                     |     0.017 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |     0.017 |
|                   i_bb_inst                                                                |     0.017 |
|               has_addr_gen.bf2_addr_gen                                                    |     0.073 |
|                 cnt                                                                        |     0.065 |
|                   cnt_addsub                                                               |     0.030 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.030 |
|                       no_pipelining.the_addsub                                             |     0.030 |
|                         i_lut6.i_lut6_addsub                                               |     0.030 |
|                           i_q.i_simple.qreg                                                |     0.018 |
|                   i_tc_compare_new                                                         |     0.006 |
|                 output_cnt.next_start_int_equ                                              |     0.007 |
|               has_addr_gen.next_bf1_addr_delay                                             |     0.007 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |     0.007 |
|                   i_bb_inst                                                                |     0.007 |
|               has_addr_gen.next_bf2_start_delay                                            |     0.001 |
|                 need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                   i_bb_inst                                                                |    <0.001 |
|               has_addr_gen.tw_addr_gen                                                     |     0.075 |
|                 cnt                                                                        |     0.071 |
|                   cnt_addsub                                                               |     0.035 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.035 |
|                       no_pipelining.the_addsub                                             |     0.035 |
|                         i_lut6.i_lut6_addsub                                               |     0.035 |
|                           i_q.i_simple.qreg                                                |     0.023 |
|                   i_tc_compare_new                                                         |     0.007 |
|                 output_cnt.next_start_int_equ                                              |     0.004 |
|               has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |     0.000 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |     0.000 |
|                   i_bb_inst                                                                |     0.000 |
|               has_scale_pipelining.has_scale_out_gen.scale_out_delay                       |     0.000 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |     0.000 |
|                   i_bb_inst                                                                |     0.000 |
|               has_scale_pipelining.pe_scale_delay                                          |     0.000 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |     0.000 |
|                   i_bb_inst                                                                |     0.000 |
|               has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                     |     0.000 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |     0.000 |
|                   i_bb_inst                                                                |     0.000 |
|               hasbf2.FW_2.BF_2                                                             |     1.382 |
|                 add_subs.add_i                                                             |     0.149 |
|                   adder                                                                    |     0.149 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.149 |
|                       no_pipelining.the_addsub                                             |     0.149 |
|                         i_lut6.i_lut6_addsub                                               |     0.149 |
|                           i_q.i_simple.qreg                                                |     0.077 |
|                 add_subs.add_r                                                             |     0.153 |
|                   adder                                                                    |     0.153 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.153 |
|                       no_pipelining.the_addsub                                             |     0.153 |
|                         i_lut6.i_lut6_addsub                                               |     0.153 |
|                           i_q.i_simple.qreg                                                |     0.083 |
|                 in_comm_ctr_del                                                            |     0.016 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.016 |
|                     i_bb_inst                                                              |     0.016 |
|                 in_commutator_A                                                            |     0.060 |
|                 in_commutator_B                                                            |     0.054 |
|                 logic_twoscomp.im_cmp                                                      |     0.123 |
|                 logic_twoscomp.re_cmp                                                      |     0.055 |
|                 mux_in_A                                                                   |     0.115 |
|                 mux_in_B                                                                   |     0.118 |
|                 mux_out_A                                                                  |     0.110 |
|                 mux_out_B                                                                  |     0.122 |
|                 out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                             |     0.005 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.005 |
|                     i_bb_inst                                                              |     0.005 |
|                 out_comm_ctr_del_2                                                         |     0.007 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.007 |
|                     i_bb_inst                                                              |     0.007 |
|                 out_commutator_A                                                           |     0.051 |
|                 out_commutator_B                                                           |     0.048 |
|                 sign_sel_gen.fwd_inv_reg                                                   |     0.067 |
|               scaling2bits.scaler_im                                                       |     0.262 |
|                 scale_mux                                                                  |     0.262 |
|               scaling2bits.scaler_re                                                       |     0.258 |
|                 scale_mux                                                                  |     0.258 |
|             pe_gen[3].natural_order_input.PE                                               |     7.794 |
|               FW_1.BF_1                                                                    |     1.048 |
|                 add_subs.add_i                                                             |     0.146 |
|                   adder                                                                    |     0.146 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.146 |
|                       no_pipelining.the_addsub                                             |     0.146 |
|                         i_lut6.i_lut6_addsub                                               |     0.146 |
|                           i_q.i_simple.qreg                                                |     0.067 |
|                 add_subs.add_r                                                             |     0.152 |
|                   adder                                                                    |     0.152 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.152 |
|                       no_pipelining.the_addsub                                             |     0.152 |
|                         i_lut6.i_lut6_addsub                                               |     0.152 |
|                           i_q.i_simple.qreg                                                |     0.065 |
|                 in_commutator_A                                                            |     0.072 |
|                 in_commutator_B                                                            |     0.055 |
|                 mux_in_A                                                                   |     0.113 |
|                 mux_in_B                                                                   |     0.141 |
|                 mux_out_A                                                                  |     0.116 |
|                 mux_out_B                                                                  |     0.136 |
|                 out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                          |     0.002 |
|                 out_comm_ctr_del_2                                                         |     0.004 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.004 |
|                     i_bb_inst                                                              |     0.004 |
|                 out_commutator_A                                                           |     0.059 |
|                 out_commutator_B                                                           |     0.052 |
|               delay_addr_bf2                                                               |     0.010 |
|               has_TW_mult.MULT                                                             |     4.608 |
|                 i_cmpy                                                                     |     4.608 |
|                   three_mult_structure.use_dsp.i_dsp48                                     |     4.608 |
|                     dsp_preadder_1.reg_mult1_preadd_d                                      |     0.032 |
|                     mult1_preadder_d_plus_a.mult1                                          |     1.494 |
|                       mult                                                                 |     1.494 |
|                         use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |     0.088 |
|                         use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |     0.055 |
|                     mult2_preadder_d_plus_a.mult2                                          |     1.437 |
|                       mult                                                                 |     1.437 |
|                     mult3_preadder_d_minus_a.mult3                                         |     1.368 |
|                       mult                                                                 |     1.368 |
|                         use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |     0.030 |
|                     optionally_negate_inputs                                               |     0.277 |
|               has_TW_mult.TW                                                               |     0.079 |
|                 ADD0                                                                       |     0.002 |
|                   adder                                                                    |     0.002 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.002 |
|                       no_pipelining.the_addsub                                             |     0.002 |
|                         i_lut6.i_lut6_addsub                                               |     0.002 |
|                           i_q.i_simple.qreg                                                |     0.002 |
|                 MUX0                                                                       |     0.011 |
|                 delay_tw_addr_msb                                                          |     0.031 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.004 |
|                     i_bb_inst                                                              |     0.004 |
|                 twiddle_generator                                                          |     0.028 |
|                   tw2.twgen2                                                               |     0.022 |
|               has_TW_mult.delay_fwd_inv                                                    |     0.000 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |     0.000 |
|                   i_bb_inst                                                                |     0.000 |
|               has_TW_mult.sync_tw_addr                                                     |     0.005 |
|               has_addr_gen.bf2_addr_gen                                                    |     0.084 |
|                 cnt                                                                        |     0.077 |
|                   cnt_addsub                                                               |     0.038 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.038 |
|                       no_pipelining.the_addsub                                             |     0.038 |
|                         i_lut6.i_lut6_addsub                                               |     0.038 |
|                           i_q.i_simple.qreg                                                |     0.027 |
|                   i_tc_compare_new                                                         |     0.007 |
|                 output_cnt.next_start_int_equ                                              |     0.007 |
|               has_addr_gen.next_bf1_addr_delay                                             |     0.004 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |     0.004 |
|                   i_bb_inst                                                                |     0.004 |
|               has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                 need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                   i_bb_inst                                                                |    <0.001 |
|               has_addr_gen.tw_addr_gen                                                     |     0.082 |
|                 cnt                                                                        |     0.075 |
|                   cnt_addsub                                                               |     0.037 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.037 |
|                       no_pipelining.the_addsub                                             |     0.037 |
|                         i_lut6.i_lut6_addsub                                               |     0.037 |
|                           i_q.i_simple.qreg                                                |     0.026 |
|                   i_tc_compare_new                                                         |     0.007 |
|                 output_cnt.next_start_int_equ                                              |     0.007 |
|               has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |     0.000 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |     0.000 |
|                   i_bb_inst                                                                |     0.000 |
|               has_scale_pipelining.has_scale_out_gen.scale_out_delay                       |     0.000 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |     0.000 |
|                   i_bb_inst                                                                |     0.000 |
|               has_scale_pipelining.pe_scale_delay                                          |     0.000 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |     0.000 |
|                   i_bb_inst                                                                |     0.000 |
|               hasbf2.FW_2.BF_2                                                             |     1.382 |
|                 add_subs.add_i                                                             |     0.145 |
|                   adder                                                                    |     0.145 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.145 |
|                       no_pipelining.the_addsub                                             |     0.145 |
|                         i_lut6.i_lut6_addsub                                               |     0.145 |
|                           i_q.i_simple.qreg                                                |     0.073 |
|                 add_subs.add_r                                                             |     0.166 |
|                   adder                                                                    |     0.166 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.166 |
|                       no_pipelining.the_addsub                                             |     0.166 |
|                         i_lut6.i_lut6_addsub                                               |     0.166 |
|                           i_q.i_simple.qreg                                                |     0.093 |
|                 in_comm_ctr_del                                                            |     0.014 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.014 |
|                     i_bb_inst                                                              |     0.014 |
|                 in_commutator_A                                                            |     0.050 |
|                 in_commutator_B                                                            |     0.058 |
|                 logic_twoscomp.im_cmp                                                      |     0.126 |
|                 logic_twoscomp.re_cmp                                                      |     0.061 |
|                 mux_in_A                                                                   |     0.099 |
|                 mux_in_B                                                                   |     0.096 |
|                 mux_out_A                                                                  |     0.119 |
|                 mux_out_B                                                                  |     0.128 |
|                 out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                             |     0.004 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.004 |
|                     i_bb_inst                                                              |     0.004 |
|                 out_comm_ctr_del_2                                                         |     0.010 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.010 |
|                     i_bb_inst                                                              |     0.010 |
|                 out_commutator_A                                                           |     0.059 |
|                 out_commutator_B                                                           |     0.046 |
|                 sign_sel_gen.fwd_inv_reg                                                   |     0.064 |
|               scaling2bits.scaler_im                                                       |     0.239 |
|                 scale_mux                                                                  |     0.239 |
|               scaling2bits.scaler_re                                                       |     0.252 |
|                 scale_mux                                                                  |     0.252 |
|             pe_gen[4].natural_order_input.PE                                               |     1.490 |
|               FW_1.BF_1                                                                    |     1.238 |
|                 add_subs.add_i                                                             |     0.190 |
|                   adder                                                                    |     0.190 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.190 |
|                       no_pipelining.the_addsub                                             |     0.190 |
|                         i_lut6.i_lut6_addsub                                               |     0.190 |
|                           i_q.i_simple.qreg                                                |     0.066 |
|                 add_subs.add_r                                                             |     0.210 |
|                   adder                                                                    |     0.210 |
|                     i_baseblox.i_baseblox_addsub                                           |     0.210 |
|                       no_pipelining.the_addsub                                             |     0.210 |
|                         i_lut6.i_lut6_addsub                                               |     0.210 |
|                           i_q.i_simple.qreg                                                |     0.072 |
|                 in_commutator_A                                                            |     0.069 |
|                 in_commutator_B                                                            |     0.072 |
|                 mux_in_A                                                                   |     0.138 |
|                 mux_in_B                                                                   |     0.145 |
|                 mux_out_A                                                                  |     0.144 |
|                 mux_out_B                                                                  |     0.136 |
|                 out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                          |    <0.001 |
|                 out_comm_ctr_del_2                                                         |     0.004 |
|                 out_commutator_A                                                           |     0.069 |
|                 out_commutator_B                                                           |     0.061 |
|               has_scale_pipelining.has_tw_scale_delay.fixed_tw_scale_delay.tw_scale_delay  |     0.000 |
|               has_scale_pipelining.pe_scale_delay                                          |     0.000 |
|               no_addr_gen.final_next_bf2_start_delay                                       |    <0.001 |
|                 need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |     0.000 |
|                   i_bb_inst                                                                |     0.000 |
|               no_addr_gen.fixed_bf2_start_delay.bf2_start_delay                            |     0.000 |
|               scaling1bit.scaler_im                                                        |     0.118 |
|                 scale_mux                                                                  |     0.118 |
|               scaling1bit.scaler_re                                                        |     0.133 |
|                 scale_mux                                                                  |     0.133 |
|   memory                                                                                   |     0.643 |
|     U0                                                                                     |     0.643 |
|       synth_options.dist_mem_inst                                                          |     0.643 |
|         gen_sdp_ram.sdpram_inst                                                            |     0.643 |
|           ram_reg_0_63_0_2                                                                 |     0.009 |
|           ram_reg_0_63_12_14                                                               |     0.011 |
|           ram_reg_0_63_3_5                                                                 |     0.011 |
|           ram_reg_0_63_6_8                                                                 |     0.013 |
|           ram_reg_0_63_9_11                                                                |     0.011 |
|           ram_reg_128_191_0_2                                                              |     0.008 |
|           ram_reg_128_191_12_14                                                            |     0.011 |
|           ram_reg_128_191_3_5                                                              |     0.009 |
|           ram_reg_128_191_6_8                                                              |     0.012 |
|           ram_reg_128_191_9_11                                                             |     0.012 |
|           ram_reg_192_255_0_2                                                              |     0.010 |
|           ram_reg_192_255_12_14                                                            |     0.010 |
|           ram_reg_192_255_3_5                                                              |     0.013 |
|           ram_reg_192_255_6_8                                                              |     0.013 |
|           ram_reg_192_255_9_11                                                             |     0.013 |
|           ram_reg_256_319_0_2                                                              |     0.011 |
|           ram_reg_256_319_12_14                                                            |     0.012 |
|           ram_reg_256_319_3_5                                                              |     0.011 |
|           ram_reg_256_319_6_8                                                              |     0.012 |
|           ram_reg_256_319_9_11                                                             |     0.012 |
|           ram_reg_320_383_0_2                                                              |     0.009 |
|           ram_reg_320_383_12_14                                                            |     0.010 |
|           ram_reg_320_383_3_5                                                              |     0.012 |
|           ram_reg_320_383_6_8                                                              |     0.011 |
|           ram_reg_320_383_9_11                                                             |     0.012 |
|           ram_reg_384_447_0_2                                                              |     0.011 |
|           ram_reg_384_447_12_14                                                            |     0.014 |
|           ram_reg_384_447_3_5                                                              |     0.013 |
|           ram_reg_384_447_6_8                                                              |     0.012 |
|           ram_reg_384_447_9_11                                                             |     0.011 |
|           ram_reg_448_511_0_2                                                              |     0.012 |
|           ram_reg_448_511_12_14                                                            |     0.010 |
|           ram_reg_448_511_3_5                                                              |     0.010 |
|           ram_reg_448_511_6_8                                                              |     0.012 |
|           ram_reg_448_511_9_11                                                             |     0.010 |
|           ram_reg_64_127_0_2                                                               |     0.009 |
|           ram_reg_64_127_12_14                                                             |     0.009 |
|           ram_reg_64_127_3_5                                                               |     0.011 |
|           ram_reg_64_127_6_8                                                               |     0.012 |
|           ram_reg_64_127_9_11                                                              |     0.011 |
|   modul                                                                                    |     0.676 |
+--------------------------------------------------------------------------------------------+-----------+


