{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679434098454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679434098454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 21 13:28:18 2023 " "Processing started: Tue Mar 21 13:28:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679434098454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679434098454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679434098454 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679434098845 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679434098845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU16-ALU16_BEHAVIOR " "Found design unit 1: ALU16-ALU16_BEHAVIOR" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679434107033 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU16 " "Found entity 1: ALU16" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679434107033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679434107033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lmjacklin/documents/github/ee443/lab 4/mux4x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lmjacklin/documents/github/ee443/lab 4/mux4x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4x4-MUX4x4_BEHAVIORAL " "Found design unit 1: MUX4x4-MUX4x4_BEHAVIORAL" {  } { { "../Lab 4/Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679434107033 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4x4 " "Found entity 1: MUX4x4" {  } { { "../Lab 4/Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679434107033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679434107033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD4-ADD4_BEHAVIORAL " "Found design unit 1: ADD4-ADD4_BEHAVIORAL" {  } { { "ADD4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ADD4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679434107033 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD4 " "Found entity 1: ADD4" {  } { { "ADD4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ADD4.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679434107033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679434107033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bwand4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bwand4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BWAND4-BWAND4_BEHAVIORAL " "Found design unit 1: BWAND4-BWAND4_BEHAVIORAL" {  } { { "BWAND4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/BWAND4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679434107033 ""} { "Info" "ISGN_ENTITY_NAME" "1 BWAND4 " "Found entity 1: BWAND4" {  } { { "BWAND4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/BWAND4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679434107033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679434107033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bwor4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bwor4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BWOR4-BWOR4_BEHAVIORAL " "Found design unit 1: BWOR4-BWOR4_BEHAVIORAL" {  } { { "BWOR4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/BWOR4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679434107048 ""} { "Info" "ISGN_ENTITY_NAME" "1 BWOR4 " "Found entity 1: BWOR4" {  } { { "BWOR4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/BWOR4.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679434107048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679434107048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pinv4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pinv4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PINV4-PINV4_BEHAVIORAL " "Found design unit 1: PINV4-PINV4_BEHAVIORAL" {  } { { "PINV4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/PINV4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679434107048 ""} { "Info" "ISGN_ENTITY_NAME" "1 PINV4 " "Found entity 1: PINV4" {  } { { "PINV4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/PINV4.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679434107048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679434107048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU4-ALU4_BEHAVIOR " "Found design unit 1: ALU4-ALU4_BEHAVIOR" {  } { { "ALU4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU4.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679434107048 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU4 " "Found entity 1: ALU4" {  } { { "ALU4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU4.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679434107048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679434107048 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU16 " "Elaborating entity \"ALU16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679434107080 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ZERO ALU16.vhd(14) " "VHDL Signal Declaration warning at ALU16.vhd(14): used implicit default value for signal \"ZERO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OVERFLOW ALU16.vhd(14) " "VHDL Signal Declaration warning at ALU16.vhd(14): used implicit default value for signal \"OVERFLOW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "COUT ALU16.vhd(14) " "VHDL Signal Declaration warning at ALU16.vhd(14): used implicit default value for signal \"COUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COUT0 ALU16.vhd(28) " "Verilog HDL or VHDL warning at ALU16.vhd(28): object \"COUT0\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COUT1 ALU16.vhd(28) " "Verilog HDL or VHDL warning at ALU16.vhd(28): object \"COUT1\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COUT2 ALU16.vhd(28) " "Verilog HDL or VHDL warning at ALU16.vhd(28): object \"COUT2\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COUT3 ALU16.vhd(28) " "Verilog HDL or VHDL warning at ALU16.vhd(28): object \"COUT3\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OV0 ALU16.vhd(28) " "Verilog HDL or VHDL warning at ALU16.vhd(28): object \"OV0\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OV1 ALU16.vhd(28) " "Verilog HDL or VHDL warning at ALU16.vhd(28): object \"OV1\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OV2 ALU16.vhd(28) " "Verilog HDL or VHDL warning at ALU16.vhd(28): object \"OV2\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OV3 ALU16.vhd(28) " "Verilog HDL or VHDL warning at ALU16.vhd(28): object \"OV3\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LESS ALU16.vhd(28) " "VHDL Signal Declaration warning at ALU16.vhd(28): used implicit default value for signal \"LESS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CIN ALU16.vhd(28) " "VHDL Signal Declaration warning at ALU16.vhd(28): used implicit default value for signal \"CIN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ZER0 ALU16.vhd(29) " "Verilog HDL or VHDL warning at ALU16.vhd(29): object \"ZER0\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ZER1 ALU16.vhd(29) " "Verilog HDL or VHDL warning at ALU16.vhd(29): object \"ZER1\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ZER2 ALU16.vhd(29) " "Verilog HDL or VHDL warning at ALU16.vhd(29): object \"ZER2\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ZER3 ALU16.vhd(29) " "Verilog HDL or VHDL warning at ALU16.vhd(29): object \"ZER3\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SET0 ALU16.vhd(29) " "Verilog HDL or VHDL warning at ALU16.vhd(29): object \"SET0\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SET1 ALU16.vhd(29) " "Verilog HDL or VHDL warning at ALU16.vhd(29): object \"SET1\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SET2 ALU16.vhd(29) " "Verilog HDL or VHDL warning at ALU16.vhd(29): object \"SET2\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SET3 ALU16.vhd(29) " "Verilog HDL or VHDL warning at ALU16.vhd(29): object \"SET3\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F0 ALU16.vhd(30) " "Verilog HDL or VHDL warning at ALU16.vhd(30): object \"F0\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F1 ALU16.vhd(30) " "Verilog HDL or VHDL warning at ALU16.vhd(30): object \"F1\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F2 ALU16.vhd(30) " "Verilog HDL or VHDL warning at ALU16.vhd(30): object \"F2\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F3 ALU16.vhd(30) " "Verilog HDL or VHDL warning at ALU16.vhd(30): object \"F3\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FFINAL ALU16.vhd(31) " "VHDL Signal Declaration warning at ALU16.vhd(31): used implicit default value for signal \"FFINAL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FFINAL ALU16.vhd(45) " "VHDL Process Statement warning at ALU16.vhd(45): signal \"FFINAL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FFINAL ALU16.vhd(46) " "VHDL Process Statement warning at ALU16.vhd(46): signal \"FFINAL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FFINAL ALU16.vhd(47) " "VHDL Process Statement warning at ALU16.vhd(47): signal \"FFINAL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FFINAL ALU16.vhd(48) " "VHDL Process Statement warning at ALU16.vhd(48): signal \"FFINAL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FFINAL ALU16.vhd(50) " "VHDL Process Statement warning at ALU16.vhd(50): signal \"FFINAL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU16.vhd(51) " "VHDL Process Statement warning at ALU16.vhd(51): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679434107080 "|ALU16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU4 ALU4:ALU0 " "Elaborating entity \"ALU4\" for hierarchy \"ALU4:ALU0\"" {  } { { "ALU16.vhd" "ALU0" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679434107095 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OVERFLOW ALU4.vhd(14) " "VHDL Signal Declaration warning at ALU4.vhd(14): used implicit default value for signal \"OVERFLOW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU4.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679434107127 "|ALU4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SET ALU4.vhd(14) " "VHDL Signal Declaration warning at ALU4.vhd(14): used implicit default value for signal \"SET\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU4.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679434107127 "|ALU4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ZERO ALU4.vhd(14) " "VHDL Signal Declaration warning at ALU4.vhd(14): used implicit default value for signal \"ZERO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU4.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679434107127 "|ALU4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CADD ALU4.vhd(90) " "VHDL Process Statement warning at ALU4.vhd(90): signal \"CADD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU4.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679434107127 "|ALU4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CADD2 ALU4.vhd(90) " "VHDL Process Statement warning at ALU4.vhd(90): signal \"CADD2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU4.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679434107127 "|ALU4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BWOR4 ALU4:ALU0\|BWOR4:OR4 " "Elaborating entity \"BWOR4\" for hierarchy \"ALU4:ALU0\|BWOR4:OR4\"" {  } { { "ALU4.vhd" "OR4" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU4.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679434107127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BWAND4 ALU4:ALU0\|BWAND4:AND4 " "Elaborating entity \"BWAND4\" for hierarchy \"ALU4:ALU0\|BWAND4:AND4\"" {  } { { "ALU4.vhd" "AND4" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU4.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679434107158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD4 ALU4:ALU0\|ADD4:AD " "Elaborating entity \"ADD4\" for hierarchy \"ALU4:ALU0\|ADD4:AD\"" {  } { { "ALU4.vhd" "AD" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU4.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679434107189 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N4 ADD4.vhd(20) " "Verilog HDL or VHDL warning at ADD4.vhd(20): object \"N4\" assigned a value but never read" {  } { { "ADD4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ADD4.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679434107205 "|ALU4|ADD4:AD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PINV4 ALU4:ALU0\|PINV4:INVA " "Elaborating entity \"PINV4\" for hierarchy \"ALU4:ALU0\|PINV4:INVA\"" {  } { { "ALU4.vhd" "INVA" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU4.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679434107205 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INP PINV4.vhd(24) " "VHDL Process Statement warning at PINV4.vhd(24): signal \"INP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PINV4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/PINV4.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679434107236 "|PINV4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INP PINV4.vhd(26) " "VHDL Process Statement warning at PINV4.vhd(26): signal \"INP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PINV4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/PINV4.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679434107236 "|PINV4"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ZERO GND " "Pin \"ZERO\" is stuck at GND" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679434107642 "|ALU16|ZERO"} { "Warning" "WMLS_MLS_STUCK_PIN" "OVERFLOW GND " "Pin \"OVERFLOW\" is stuck at GND" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679434107642 "|ALU16|OVERFLOW"} { "Warning" "WMLS_MLS_STUCK_PIN" "COUT GND " "Pin \"COUT\" is stuck at GND" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679434107642 "|ALU16|COUT"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1679434107642 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679434107901 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679434107901 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[0\] " "No output dependent on input pin \"B\[0\]\"" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679434108026 "|ALU16|B[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[1\] " "No output dependent on input pin \"B\[1\]\"" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679434108026 "|ALU16|B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[2\] " "No output dependent on input pin \"B\[2\]\"" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679434108026 "|ALU16|B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[3\] " "No output dependent on input pin \"B\[3\]\"" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679434108026 "|ALU16|B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[4\] " "No output dependent on input pin \"B\[4\]\"" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679434108026 "|ALU16|B[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[5\] " "No output dependent on input pin \"B\[5\]\"" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679434108026 "|ALU16|B[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[6\] " "No output dependent on input pin \"B\[6\]\"" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679434108026 "|ALU16|B[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[7\] " "No output dependent on input pin \"B\[7\]\"" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679434108026 "|ALU16|B[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[8\] " "No output dependent on input pin \"B\[8\]\"" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679434108026 "|ALU16|B[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[9\] " "No output dependent on input pin \"B\[9\]\"" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679434108026 "|ALU16|B[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[10\] " "No output dependent on input pin \"B\[10\]\"" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679434108026 "|ALU16|B[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[11\] " "No output dependent on input pin \"B\[11\]\"" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679434108026 "|ALU16|B[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[12\] " "No output dependent on input pin \"B\[12\]\"" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679434108026 "|ALU16|B[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[13\] " "No output dependent on input pin \"B\[13\]\"" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679434108026 "|ALU16|B[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[14\] " "No output dependent on input pin \"B\[14\]\"" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679434108026 "|ALU16|B[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[15\] " "No output dependent on input pin \"B\[15\]\"" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679434108026 "|ALU16|B[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEL\[0\] " "No output dependent on input pin \"SEL\[0\]\"" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679434108026 "|ALU16|SEL[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEL\[1\] " "No output dependent on input pin \"SEL\[1\]\"" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679434108026 "|ALU16|SEL[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEL\[2\] " "No output dependent on input pin \"SEL\[2\]\"" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 5/ALU16.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679434108026 "|ALU16|SEL[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1679434108026 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679434108026 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679434108026 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679434108026 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679434108057 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 21 13:28:28 2023 " "Processing ended: Tue Mar 21 13:28:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679434108057 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679434108057 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679434108057 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679434108057 ""}
