
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'nanwu' on host 'seal-lambda' (Linux_x86_64 version 4.15.0-142-generic) on Sun Apr 25 11:59:07 UTC 2021
INFO: [HLS 200-10] On os Ubuntu 18.04.5 LTS
INFO: [HLS 200-10] In directory '/home/nanwu/GNN_DFG/bb/cdfg_99'
Sourcing Tcl script 'script.tcl'
INFO: [HLS 200-1510] Running: open_project project_tmp 
INFO: [HLS 200-10] Creating and opening project '/home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp'.
INFO: [HLS 200-1510] Running: set_top fn1 
INFO: [HLS 200-1510] Running: add_files cdfg_199.c 
INFO: [HLS 200-10] Adding design file 'cdfg_199.c' to the project
INFO: [HLS 200-1510] Running: open_solution solution_tmp 
INFO: [HLS 200-10] Creating and opening solution '/home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.795 MB.
INFO: [HLS 200-10] Analyzing design file 'cdfg_199.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.66 seconds. CPU system time: 0.34 seconds. Elapsed time: 0.49 seconds; current allocated memory: 157.373 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'fn1' (cdfg_199.c:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.33 seconds. CPU system time: 0.38 seconds. Elapsed time: 3.54 seconds; current allocated memory: 158.367 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 158.368 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 172.824 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-18] cdfg_199.c:15: unsafe type casting from type 'long unsigned int' to type 'double_cast' on variable 'p_11'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 194.514 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55) in function 'fn1' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 238.164 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 241.882 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fn1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fn1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln20', cdfg_199.c:20)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln20', cdfg_199.c:20)) in the first pipeline iteration (II = 2 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln20', cdfg_199.c:20)) in the first pipeline iteration (II = 3 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln20', cdfg_199.c:20)) in the first pipeline iteration (II = 4 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln20', cdfg_199.c:20)) in the first pipeline iteration (II = 67 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln20', cdfg_199.c:20)) in the first pipeline iteration (II = 68 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 69, Depth = 70, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 242.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 243.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fn1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fn1/p' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fn1/p_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fn1/p_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fn1/p_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fn1/p_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fn1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_12ns_23_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_10ns_17ns_9_14_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_17ns_9ns_17_21_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_64ns_32s_32_68_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_64ns_8ns_8_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitodp_64ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fn1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 246.273 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fn1_srem_64ns_8ns_8_68_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'fn1_srem_17ns_9ns_17_21_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'fn1_srem_64ns_32s_32_68_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'fn1_srem_10ns_17ns_9_14_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'fn1_sdiv_32ns_12ns_23_36_seq_1_div'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.2 seconds; current allocated memory: 255.650 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fn1.
INFO: [VLOG 209-307] Generating Verilog RTL for fn1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.76 seconds. CPU system time: 0.79 seconds. Elapsed time: 6.87 seconds; current allocated memory: 255.784 MB.
INFO: [HLS 200-1510] Running: export_design -evaluate verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fn1_ap_dadd_5_full_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fn1_ap_dadd_5_full_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fn1_ap_uitodp_4_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fn1_ap_uitodp_4_no_dsp_64'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Apr 25 11:59:30 2021...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Wrote  : </home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
Wrote  : </home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
[Sun Apr 25 11:59:55 2021] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sun Apr 25 11:59:55 2021] Launched synth_1...
Run output will be captured here: /home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/runme.log
[Sun Apr 25 11:59:55 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26159
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2394.453 ; gain = 0.000 ; free physical = 87677 ; free virtual = 121236
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/.Xil/Vivado-2225-seal-lambda/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/.Xil/Vivado-2225-seal-lambda/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2394.453 ; gain = 0.000 ; free physical = 87967 ; free virtual = 121547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2394.453 ; gain = 0.000 ; free physical = 88553 ; free virtual = 122134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2394.453 ; gain = 0.000 ; free physical = 88552 ; free virtual = 122133
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.453 ; gain = 0.000 ; free physical = 88559 ; free virtual = 122139
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
Parsing XDC File [/home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2458.387 ; gain = 0.000 ; free physical = 88323 ; free virtual = 121911
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2458.387 ; gain = 0.000 ; free physical = 88320 ; free virtual = 121909
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2458.387 ; gain = 63.934 ; free physical = 88188 ; free virtual = 121757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2458.387 ; gain = 63.934 ; free physical = 88188 ; free virtual = 121758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2458.387 ; gain = 63.934 ; free physical = 88190 ; free virtual = 121760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2458.387 ; gain = 63.934 ; free physical = 88191 ; free virtual = 121762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2458.387 ; gain = 63.934 ; free physical = 87560 ; free virtual = 121141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2458.387 ; gain = 63.934 ; free physical = 87218 ; free virtual = 120788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2458.387 ; gain = 63.934 ; free physical = 87217 ; free virtual = 120788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2466.402 ; gain = 71.949 ; free physical = 87206 ; free virtual = 120776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2472.340 ; gain = 77.887 ; free physical = 86838 ; free virtual = 120419
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2472.340 ; gain = 77.887 ; free physical = 86837 ; free virtual = 120418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2472.340 ; gain = 77.887 ; free physical = 86837 ; free virtual = 120418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2472.340 ; gain = 77.887 ; free physical = 86837 ; free virtual = 120418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2472.340 ; gain = 77.887 ; free physical = 86837 ; free virtual = 120418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2472.340 ; gain = 77.887 ; free physical = 86837 ; free virtual = 120418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2472.340 ; gain = 77.887 ; free physical = 86837 ; free virtual = 120418
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2472.340 ; gain = 13.953 ; free physical = 86894 ; free virtual = 120475
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2472.348 ; gain = 77.887 ; free physical = 86894 ; free virtual = 120475
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2472.348 ; gain = 0.000 ; free physical = 86889 ; free virtual = 120470
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2481.246 ; gain = 0.000 ; free physical = 86927 ; free virtual = 120508
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2481.246 ; gain = 86.891 ; free physical = 87073 ; free virtual = 120654
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 25 12:02:01 2021...
[Sun Apr 25 12:02:11 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:01:57 ; elapsed = 00:02:16 . Memory (MB): peak = 2538.508 ; gain = 0.000 ; free physical = 90162 ; free virtual = 123579
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2538.508 ; gain = 0.000 ; free physical = 90307 ; free virtual = 123741
INFO: [Netlist 29-17] Analyzing 823 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
Finished Parsing XDC File [/home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/fn1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.508 ; gain = 0.000 ; free physical = 90022 ; free virtual = 123460
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Running report: report_utilization -file ./report/fn1_utilization_synth.rpt
Contents of report file './report/fn1_utilization_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Apr 25 12:02:16 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file ./report/fn1_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs*                | 4892 |     0 |     53200 |  9.20 |
|   LUT as Logic             | 4785 |     0 |     53200 |  8.99 |
|   LUT as Memory            |  107 |     0 |     17400 |  0.61 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |  107 |     0 |           |       |
| Slice Registers            | 4384 |     0 |    106400 |  4.12 |
|   Register as Flip Flop    | 4384 |     0 |    106400 |  4.12 |
|   Register as Latch        |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |   28 |     0 |     26600 |  0.11 |
| F8 Muxes                   |    9 |     0 |     13300 |  0.07 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 13    |          Yes |         Set |            - |
| 4371  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |       220 |  1.36 |
|   DSP48E1 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 4371 |        Flop & Latch |
| LUT3     | 2493 |                 LUT |
| LUT1     | 1992 |                 LUT |
| CARRY4   |  783 |          CarryLogic |
| LUT6     |  719 |                 LUT |
| LUT4     |  395 |                 LUT |
| LUT2     |  357 |                 LUT |
| LUT5     |  193 |                 LUT |
| SRLC32E  |   73 |  Distributed Memory |
| SRL16E   |   34 |  Distributed Memory |
| MUXF7    |   28 |               MuxFx |
| FDSE     |   13 |        Flop & Latch |
| MUXF8    |    9 |               MuxFx |
| DSP48E1  |    3 |    Block Arithmetic |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/fn1_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2861.531 ; gain = 323.023 ; free physical = 89241 ; free virtual = 122689
Contents of report file './report/fn1_timing_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Apr 25 12:02:22 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file ./report/fn1_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (194)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (194)
--------------------------------
 There are 194 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.293        0.000                      0                 5237        0.193        0.000                      0                 5237        4.020        0.000                       0                  4491  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.293        0.000                      0                 5237        0.193        0.000                      0                 5237        4.020        0.000                       0                  4491  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[4].remd_tmp_reg[5][1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.579ns  (logic 5.439ns (63.399%)  route 3.140ns (36.601%))
  Logic Levels:           17  (CARRY4=15 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4493, unset)         0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[0]/Q
                         net (fo=2, unplaced)         0.322     1.813    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg_n_0_[0]
                         LUT1 (Prop_lut1_I0_O)        0.295     2.108 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/i__carry_i_1/O
                         net (fo=1, unplaced)         0.333     2.441    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/p_0_in[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.632     3.073 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/_inferred__2/i__carry/CO[2]
                         net (fo=2, unplaced)         0.347     3.420    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/_inferred__2/i__carry_n_1
                         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.818     4.238 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend_tmp_reg[0][5]_i_2/CO[2]
                         net (fo=2, unplaced)         0.347     4.585    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/CO[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781     5.366 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][13]_i_2/CO[3]
                         net (fo=2, unplaced)         0.831     6.197    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][13]_i_2_n_0
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.792 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][47]_srl32_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     6.801    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][47]_srl32_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][51]_srl32_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.918    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][51]_srl32_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.035 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][55]_srl32_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.035    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][55]_srl32_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.152 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][59]_srl32_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.152    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][59]_srl32_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.269 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[29].dividend_tmp_reg[30][62]_srl31_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.269    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[29].dividend_tmp_reg[30][62]_srl31_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.386 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[25].dividend_tmp_reg[26][62]_srl27_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.386    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[25].dividend_tmp_reg[26][62]_srl27_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.503 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[21].dividend_tmp_reg[22][62]_srl23_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.503    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[21].dividend_tmp_reg[22][62]_srl23_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.620 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[17].dividend_tmp_reg[18][62]_srl19_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.620    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[17].dividend_tmp_reg[18][62]_srl19_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.737 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[13].dividend_tmp_reg[14][62]_srl15_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.737    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[13].dividend_tmp_reg[14][62]_srl15_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.854 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[9].dividend_tmp_reg[10][62]_srl11_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.854    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[9].dividend_tmp_reg[10][62]_srl11_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.971 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[5].dividend_tmp_reg[6][62]_srl7_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.971    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[5].dividend_tmp_reg[6][62]_srl7_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.302 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][63]_i_3/O[3]
                         net (fo=1, unplaced)         0.618     8.920    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend_u0[60]
                         LUT3 (Prop_lut3_I0_O)        0.299     9.219 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/loop[4].remd_tmp_reg[5][1]_srl6_i_1/O
                         net (fo=1, unplaced)         0.333     9.552    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_u[51]
                         SRL16E                                       r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[4].remd_tmp_reg[5][1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4493, unset)         0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[4].remd_tmp_reg[5][1]_srl6/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    10.845    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[4].remd_tmp_reg[5][1]_srl6
  -------------------------------------------------------------------
                         required time                         10.845    
                         arrival time                          -9.552    
  -------------------------------------------------------------------
                         slack                                  1.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_32s_32_68_seq_1_U5/fn1_srem_64ns_32s_32_68_seq_1_div_U/fn1_srem_64ns_32s_32_68_seq_1_div_u_0/r_stage_reg[32]_srl32___srem_64ns_32s_32_68_seq_1_U5_fn1_srem_64ns_32s_32_68_seq_1_div_U_fn1_srem_64ns_32s_32_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_32s_32_68_seq_1_U5/fn1_srem_64ns_32s_32_68_seq_1_div_U/fn1_srem_64ns_32s_32_68_seq_1_div_u_0/r_stage_reg[62]_srl30___srem_64ns_32s_32_68_seq_1_U5_fn1_srem_64ns_32s_32_68_seq_1_div_U_fn1_srem_64ns_32s_32_68_seq_1_div_u_0_r_stage_reg_r_60/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4493, unset)         0.410     0.410    bd_0_i/hls_inst/inst/srem_64ns_32s_32_68_seq_1_U5/fn1_srem_64ns_32s_32_68_seq_1_div_U/fn1_srem_64ns_32s_32_68_seq_1_div_u_0/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/srem_64ns_32s_32_68_seq_1_U5/fn1_srem_64ns_32s_32_68_seq_1_div_U/fn1_srem_64ns_32s_32_68_seq_1_div_u_0/r_stage_reg[32]_srl32___srem_64ns_32s_32_68_seq_1_U5_fn1_srem_64ns_32s_32_68_seq_1_div_U_fn1_srem_64ns_32s_32_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
  -------------------------------------------------------------------    -------------------
                         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.742 r  bd_0_i/hls_inst/inst/srem_64ns_32s_32_68_seq_1_U5/fn1_srem_64ns_32s_32_68_seq_1_div_U/fn1_srem_64ns_32s_32_68_seq_1_div_u_0/r_stage_reg[32]_srl32___srem_64ns_32s_32_68_seq_1_U5_fn1_srem_64ns_32s_32_68_seq_1_div_U_fn1_srem_64ns_32s_32_68_seq_1_div_u_0_r_stage_reg_r_30/Q31
                         net (fo=1, unplaced)         0.000     0.742    bd_0_i/hls_inst/inst/srem_64ns_32s_32_68_seq_1_U5/fn1_srem_64ns_32s_32_68_seq_1_div_U/fn1_srem_64ns_32s_32_68_seq_1_div_u_0/r_stage_reg[32]_srl32___srem_64ns_32s_32_68_seq_1_U5_fn1_srem_64ns_32s_32_68_seq_1_div_U_fn1_srem_64ns_32s_32_68_seq_1_div_u_0_r_stage_reg_r_30_n_1
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/srem_64ns_32s_32_68_seq_1_U5/fn1_srem_64ns_32s_32_68_seq_1_div_U/fn1_srem_64ns_32s_32_68_seq_1_div_u_0/r_stage_reg[62]_srl30___srem_64ns_32s_32_68_seq_1_U5_fn1_srem_64ns_32s_32_68_seq_1_div_U_fn1_srem_64ns_32s_32_68_seq_1_div_u_0_r_stage_reg_r_60/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4493, unset)         0.432     0.432    bd_0_i/hls_inst/inst/srem_64ns_32s_32_68_seq_1_U5/fn1_srem_64ns_32s_32_68_seq_1_div_U/fn1_srem_64ns_32s_32_68_seq_1_div_u_0/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/srem_64ns_32s_32_68_seq_1_U5/fn1_srem_64ns_32s_32_68_seq_1_div_U/fn1_srem_64ns_32s_32_68_seq_1_div_u_0/r_stage_reg[62]_srl30___srem_64ns_32s_32_68_seq_1_U5_fn1_srem_64ns_32s_32_68_seq_1_div_U_fn1_srem_64ns_32s_32_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
                         clock pessimism              0.000     0.432    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/inst/srem_64ns_32s_32_68_seq_1_U5/fn1_srem_64ns_32s_32_68_seq_1_div_U/fn1_srem_64ns_32s_32_68_seq_1_div_u_0/r_stage_reg[62]_srl30___srem_64ns_32s_32_68_seq_1_U5_fn1_srem_64ns_32s_32_68_seq_1_div_U_fn1_srem_64ns_32s_32_68_seq_1_div_u_0_r_stage_reg_r_60
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                bd_0_i/hls_inst/inst/add_ln29_reg_676_reg[0]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[21].dividend_tmp_reg[22][62]_srl23/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[21].dividend_tmp_reg[22][62]_srl23/CLK




INFO: [Timing 38-480] Writing timing data to binary archive.
[Sun Apr 25 12:02:24 2021] Launched impl_1...
Run output will be captured here: /home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/runme.log
[Sun Apr 25 12:02:24 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2395.309 ; gain = 0.000 ; free physical = 93789 ; free virtual = 127044
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2397.422 ; gain = 0.000 ; free physical = 92777 ; free virtual = 126064
INFO: [Netlist 29-17] Analyzing 823 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2681.309 ; gain = 0.000 ; free physical = 92171 ; free virtual = 125489
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2681.309 ; gain = 288.969 ; free physical = 92167 ; free virtual = 125485
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2810.777 ; gain = 116.594 ; free physical = 93816 ; free virtual = 127134

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 7f2313e2

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2810.777 ; gain = 0.000 ; free physical = 93752 ; free virtual = 127070

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 7627c5ff

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2896.762 ; gain = 0.000 ; free physical = 95070 ; free virtual = 128357
INFO: [Opt 31-389] Phase Retarget created 16 cells and removed 20 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d7bf797c

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2896.762 ; gain = 0.000 ; free physical = 95084 ; free virtual = 128371
INFO: [Opt 31-389] Phase Constant propagation created 55 cells and removed 69 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2a07acf5

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2896.762 ; gain = 0.000 ; free physical = 95107 ; free virtual = 128393
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 15 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2a07acf5

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2896.762 ; gain = 0.000 ; free physical = 95104 ; free virtual = 128391
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2a07acf5

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2896.762 ; gain = 0.000 ; free physical = 95103 ; free virtual = 128390
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2a07acf5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2896.762 ; gain = 0.000 ; free physical = 95095 ; free virtual = 128382
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              16  |              20  |                                              0  |
|  Constant propagation         |              55  |              69  |                                              0  |
|  Sweep                        |               0  |              15  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2920.773 ; gain = 0.000 ; free physical = 95060 ; free virtual = 128346
Ending Logic Optimization Task | Checksum: e89fc783

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2920.773 ; gain = 24.012 ; free physical = 95063 ; free virtual = 128349

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e89fc783

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2920.773 ; gain = 0.000 ; free physical = 95063 ; free virtual = 128349

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e89fc783

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2920.773 ; gain = 0.000 ; free physical = 95063 ; free virtual = 128349

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2920.773 ; gain = 0.000 ; free physical = 95063 ; free virtual = 128349
Ending Netlist Obfuscation Task | Checksum: e89fc783

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2920.773 ; gain = 0.000 ; free physical = 95062 ; free virtual = 128348
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3124.742 ; gain = 0.000 ; free physical = 94724 ; free virtual = 127920
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2695a5a8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3124.742 ; gain = 0.000 ; free physical = 94724 ; free virtual = 127920
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3124.742 ; gain = 0.000 ; free physical = 94723 ; free virtual = 127920

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 40509ff6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3124.742 ; gain = 0.000 ; free physical = 94928 ; free virtual = 128127

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12732bc2b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3124.742 ; gain = 0.000 ; free physical = 94830 ; free virtual = 128044

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12732bc2b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3124.742 ; gain = 0.000 ; free physical = 94825 ; free virtual = 128040
Phase 1 Placer Initialization | Checksum: 12732bc2b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3124.742 ; gain = 0.000 ; free physical = 94821 ; free virtual = 128037

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12bd9406d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3135.715 ; gain = 10.973 ; free physical = 94743 ; free virtual = 127967

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 11b9c4501

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3135.715 ; gain = 10.973 ; free physical = 94702 ; free virtual = 127930

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 70 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 0, total 2, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 35 nets or cells. Created 2 new cells, deleted 33 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 16 nets or cells. Created 16 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3135.715 ; gain = 0.000 ; free physical = 94361 ; free virtual = 127606
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3135.715 ; gain = 0.000 ; free physical = 94359 ; free virtual = 127604

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |             33  |                    35  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           16  |              0  |                    16  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           18  |             33  |                    51  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1362d0139

Time (s): cpu = 00:00:38 ; elapsed = 00:00:09 . Memory (MB): peak = 3135.715 ; gain = 10.973 ; free physical = 94359 ; free virtual = 127603
Phase 2.3 Global Placement Core | Checksum: 17aeb3ffa

Time (s): cpu = 00:00:38 ; elapsed = 00:00:09 . Memory (MB): peak = 3135.715 ; gain = 10.973 ; free physical = 94353 ; free virtual = 127598
Phase 2 Global Placement | Checksum: 17aeb3ffa

Time (s): cpu = 00:00:38 ; elapsed = 00:00:09 . Memory (MB): peak = 3135.715 ; gain = 10.973 ; free physical = 94353 ; free virtual = 127598

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18e3a7b70

Time (s): cpu = 00:00:39 ; elapsed = 00:00:10 . Memory (MB): peak = 3135.715 ; gain = 10.973 ; free physical = 94347 ; free virtual = 127592

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 96b753ca

Time (s): cpu = 00:00:40 ; elapsed = 00:00:10 . Memory (MB): peak = 3135.715 ; gain = 10.973 ; free physical = 94326 ; free virtual = 127571

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c453352e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:10 . Memory (MB): peak = 3135.715 ; gain = 10.973 ; free physical = 94335 ; free virtual = 127580

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: abd7d231

Time (s): cpu = 00:00:41 ; elapsed = 00:00:10 . Memory (MB): peak = 3135.715 ; gain = 10.973 ; free physical = 94333 ; free virtual = 127578

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 159179c1f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:11 . Memory (MB): peak = 3135.715 ; gain = 10.973 ; free physical = 93579 ; free virtual = 126832

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 11367d62e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:12 . Memory (MB): peak = 3135.715 ; gain = 10.973 ; free physical = 93551 ; free virtual = 126804

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10011571e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:12 . Memory (MB): peak = 3135.715 ; gain = 10.973 ; free physical = 93542 ; free virtual = 126795
Phase 3 Detail Placement | Checksum: 10011571e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:12 . Memory (MB): peak = 3135.715 ; gain = 10.973 ; free physical = 93436 ; free virtual = 126689

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1281b362d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.054 | TNS=-0.054 |
Phase 1 Physical Synthesis Initialization | Checksum: 11a42c760

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3135.715 ; gain = 0.000 ; free physical = 93182 ; free virtual = 126435
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 18868d4e8

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3135.715 ; gain = 0.000 ; free physical = 93158 ; free virtual = 126411
Phase 4.1.1.1 BUFG Insertion | Checksum: 1281b362d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:13 . Memory (MB): peak = 3135.715 ; gain = 10.973 ; free physical = 93156 ; free virtual = 126409
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.656. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:47 ; elapsed = 00:00:13 . Memory (MB): peak = 3135.715 ; gain = 10.973 ; free physical = 93347 ; free virtual = 126600
Phase 4.1 Post Commit Optimization | Checksum: 246076f93

Time (s): cpu = 00:00:47 ; elapsed = 00:00:13 . Memory (MB): peak = 3135.715 ; gain = 10.973 ; free physical = 93341 ; free virtual = 126594

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 246076f93

Time (s): cpu = 00:00:47 ; elapsed = 00:00:13 . Memory (MB): peak = 3135.715 ; gain = 10.973 ; free physical = 93329 ; free virtual = 126582

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 246076f93

Time (s): cpu = 00:00:47 ; elapsed = 00:00:13 . Memory (MB): peak = 3135.715 ; gain = 10.973 ; free physical = 93320 ; free virtual = 126573
Phase 4.3 Placer Reporting | Checksum: 246076f93

Time (s): cpu = 00:00:47 ; elapsed = 00:00:13 . Memory (MB): peak = 3135.715 ; gain = 10.973 ; free physical = 93314 ; free virtual = 126567

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3135.715 ; gain = 0.000 ; free physical = 93416 ; free virtual = 126669

Time (s): cpu = 00:00:47 ; elapsed = 00:00:13 . Memory (MB): peak = 3135.715 ; gain = 10.973 ; free physical = 93424 ; free virtual = 126677
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 271c9a3f5

Time (s): cpu = 00:00:47 ; elapsed = 00:00:13 . Memory (MB): peak = 3135.715 ; gain = 10.973 ; free physical = 94054 ; free virtual = 127307
Ending Placer Task | Checksum: 198eda7aa

Time (s): cpu = 00:00:48 ; elapsed = 00:00:13 . Memory (MB): peak = 3135.715 ; gain = 10.973 ; free physical = 94025 ; free virtual = 127278
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:15 . Memory (MB): peak = 3135.715 ; gain = 10.973 ; free physical = 94037 ; free virtual = 127290
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3135.715 ; gain = 0.000 ; free physical = 93948 ; free virtual = 127216
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3135.715 ; gain = 0.000 ; free physical = 93041 ; free virtual = 126304
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3135.715 ; gain = 0.000 ; free physical = 92885 ; free virtual = 126148
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3135.715 ; gain = 0.000 ; free physical = 93424 ; free virtual = 126704
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c3222b65 ConstDB: 0 ShapeSum: d5cb7c45 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "p[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_4[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_4[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_6[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_6[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_6[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_6[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_6[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_6[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 108a06a37

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3163.332 ; gain = 0.000 ; free physical = 92794 ; free virtual = 126128
Post Restoration Checksum: NetGraph: f0070071 NumContArr: 189969c6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 108a06a37

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3176.133 ; gain = 12.801 ; free physical = 92829 ; free virtual = 126163

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 108a06a37

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3184.133 ; gain = 20.801 ; free physical = 92763 ; free virtual = 126097

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 108a06a37

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3184.133 ; gain = 20.801 ; free physical = 92762 ; free virtual = 126096
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15ec2ef52

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3198.016 ; gain = 34.684 ; free physical = 92808 ; free virtual = 126143
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.700  | TNS=0.000  | WHS=0.092  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 8a508bf8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3198.016 ; gain = 34.684 ; free physical = 92803 ; free virtual = 126137

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8460
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8460
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 8a508bf8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3203.141 ; gain = 39.809 ; free physical = 92569 ; free virtual = 125903
Phase 3 Initial Routing | Checksum: 165d37dbd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3203.141 ; gain = 39.809 ; free physical = 91993 ; free virtual = 125327

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 535
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.532  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d01d68d1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3203.141 ; gain = 39.809 ; free physical = 91930 ; free virtual = 125265
Phase 4 Rip-up And Reroute | Checksum: d01d68d1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3203.141 ; gain = 39.809 ; free physical = 91926 ; free virtual = 125260

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: d01d68d1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3203.141 ; gain = 39.809 ; free physical = 91922 ; free virtual = 125256

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d01d68d1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3203.141 ; gain = 39.809 ; free physical = 91920 ; free virtual = 125255
Phase 5 Delay and Skew Optimization | Checksum: d01d68d1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3203.141 ; gain = 39.809 ; free physical = 91916 ; free virtual = 125250

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f5880cf6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 3203.141 ; gain = 39.809 ; free physical = 91854 ; free virtual = 125188
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.532  | TNS=0.000  | WHS=0.080  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: f5880cf6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 3203.141 ; gain = 39.809 ; free physical = 91848 ; free virtual = 125182
Phase 6 Post Hold Fix | Checksum: f5880cf6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 3203.141 ; gain = 39.809 ; free physical = 91849 ; free virtual = 125183

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.725432 %
  Global Horizontal Routing Utilization  = 1.35801 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e933fae6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 3203.141 ; gain = 39.809 ; free physical = 91840 ; free virtual = 125174

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e933fae6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 3203.141 ; gain = 39.809 ; free physical = 91839 ; free virtual = 125173

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10e85637e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 3235.156 ; gain = 71.824 ; free physical = 92472 ; free virtual = 125806

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.532  | TNS=0.000  | WHS=0.080  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 10e85637e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 3235.156 ; gain = 71.824 ; free physical = 92474 ; free virtual = 125808
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 3235.156 ; gain = 71.824 ; free physical = 92495 ; free virtual = 125829

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 3235.156 ; gain = 99.441 ; free physical = 92493 ; free virtual = 125827
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3235.156 ; gain = 0.000 ; free physical = 92375 ; free virtual = 125726
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
105 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Apr 25 12:03:34 2021...
[Sun Apr 25 12:03:50 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.98 ; elapsed = 00:01:26 . Memory (MB): peak = 2922.363 ; gain = 0.000 ; free physical = 91580 ; free virtual = 124952
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2922.363 ; gain = 0.000 ; free physical = 91540 ; free virtual = 124911
INFO: [Netlist 29-17] Analyzing 819 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3099.867 ; gain = 0.000 ; free physical = 90656 ; free virtual = 124027
Restored from archive | CPU: 0.380000 secs | Memory: 9.592453 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3099.867 ; gain = 0.000 ; free physical = 90653 ; free virtual = 124025
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3099.867 ; gain = 0.000 ; free physical = 90475 ; free virtual = 123847
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  SRLC32E => SRL16E: 16 instances

Running report: report_route_status -file ./report/fn1_status_routed.rpt
Contents of report file './report/fn1_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       14558 :
       # of nets not needing routing.......... :        6096 :
           # of internally routed nets........ :        5867 :
           # of implicitly routed ports....... :         229 :
       # of routable nets..................... :        8462 :
           # of fully routed nets............. :        8462 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/fn1_timing_paths_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Apr 25 12:03:52 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[4].remd_tmp_reg[5][1]_srl6_srlopt/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.127ns  (logic 5.065ns (55.492%)  route 4.062ns (44.508%))
  Logic Levels:           17  (CARRY4=15 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4501, unset)         0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/ap_clk
    SLICE_X65Y23         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/Q
                         net (fo=2, routed)           0.657     2.086    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg_n_0_[2]
    SLICE_X65Y23         LUT1 (Prop_lut1_I0_O)        0.124     2.210 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/i__carry_i_2/O
                         net (fo=1, routed)           0.000     2.210    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/p_0_in[2]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.780 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/_inferred__2/i__carry/CO[2]
                         net (fo=2, routed)           0.516     3.296    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/_inferred__2/i__carry_n_1
    SLICE_X67Y25         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     4.077 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend_tmp_reg[0][5]_i_2/CO[2]
                         net (fo=2, routed)           0.565     4.643    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/CO[0]
    SLICE_X68Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     5.412 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][13]_i_2/CO[3]
                         net (fo=2, routed)           1.182     6.593    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][13]_i_2_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.173 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][47]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.173    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][47]_srl32_i_2_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][51]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.287    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][51]_srl32_i_2_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][55]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.401    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][55]_srl32_i_2_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][59]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.515    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][59]_srl32_i_2_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[29].dividend_tmp_reg[30][62]_srl31_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.629    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[29].dividend_tmp_reg[30][62]_srl31_i_2_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.743 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[25].dividend_tmp_reg[26][62]_srl27_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.743    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[25].dividend_tmp_reg[26][62]_srl27_i_2_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.857 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[21].dividend_tmp_reg[22][62]_srl23_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.857    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[21].dividend_tmp_reg[22][62]_srl23_i_2_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.971 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[17].dividend_tmp_reg[18][62]_srl19_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.971    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[17].dividend_tmp_reg[18][62]_srl19_i_2_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.085 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[13].dividend_tmp_reg[14][62]_srl15_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.085    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[13].dividend_tmp_reg[14][62]_srl15_i_2_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.199 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[9].dividend_tmp_reg[10][62]_srl11_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.199    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[9].dividend_tmp_reg[10][62]_srl11_i_2_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.313 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[5].dividend_tmp_reg[6][62]_srl7_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.313    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[5].dividend_tmp_reg[6][62]_srl7_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.626 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][63]_i_3/O[3]
                         net (fo=1, routed)           0.806     9.432    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend_u0[60]
    SLICE_X66Y50         LUT3 (Prop_lut3_I0_O)        0.332     9.764 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/loop[4].remd_tmp_reg[5][1]_srl6_i_1/O
                         net (fo=1, routed)           0.336    10.100    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_u[51]
    SLICE_X66Y50         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[4].remd_tmp_reg[5][1]_srl6_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4501, unset)         0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/ap_clk
    SLICE_X66Y50         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[4].remd_tmp_reg[5][1]_srl6_srlopt/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X66Y50         FDRE (Setup_fdre_C_D)       -0.255    10.634    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[4].remd_tmp_reg[5][1]_srl6_srlopt
  -------------------------------------------------------------------
                         required time                         10.634    
                         arrival time                         -10.100    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[5].dividend_tmp_reg[6][62]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 4.925ns (53.305%)  route 4.314ns (46.695%))
  Logic Levels:           16  (CARRY4=14 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4501, unset)         0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/ap_clk
    SLICE_X65Y23         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/Q
                         net (fo=2, routed)           0.657     2.086    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg_n_0_[2]
    SLICE_X65Y23         LUT1 (Prop_lut1_I0_O)        0.124     2.210 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/i__carry_i_2/O
                         net (fo=1, routed)           0.000     2.210    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/p_0_in[2]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.780 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/_inferred__2/i__carry/CO[2]
                         net (fo=2, routed)           0.516     3.296    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/_inferred__2/i__carry_n_1
    SLICE_X67Y25         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     4.077 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend_tmp_reg[0][5]_i_2/CO[2]
                         net (fo=2, routed)           0.565     4.643    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/CO[0]
    SLICE_X68Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     5.412 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][13]_i_2/CO[3]
                         net (fo=2, routed)           1.182     6.593    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][13]_i_2_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.173 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][47]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.173    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][47]_srl32_i_2_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][51]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.287    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][51]_srl32_i_2_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][55]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.401    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][55]_srl32_i_2_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][59]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.515    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][59]_srl32_i_2_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[29].dividend_tmp_reg[30][62]_srl31_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.629    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[29].dividend_tmp_reg[30][62]_srl31_i_2_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.743 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[25].dividend_tmp_reg[26][62]_srl27_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.743    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[25].dividend_tmp_reg[26][62]_srl27_i_2_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.857 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[21].dividend_tmp_reg[22][62]_srl23_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.857    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[21].dividend_tmp_reg[22][62]_srl23_i_2_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.971 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[17].dividend_tmp_reg[18][62]_srl19_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.971    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[17].dividend_tmp_reg[18][62]_srl19_i_2_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.085 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[13].dividend_tmp_reg[14][62]_srl15_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.085    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[13].dividend_tmp_reg[14][62]_srl15_i_2_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.199 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[9].dividend_tmp_reg[10][62]_srl11_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.199    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[9].dividend_tmp_reg[10][62]_srl11_i_2_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.512 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[5].dividend_tmp_reg[6][62]_srl7_i_2/O[3]
                         net (fo=1, routed)           0.596     9.108    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend_u0[56]
    SLICE_X69Y49         LUT3 (Prop_lut3_I0_O)        0.306     9.414 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/loop[5].dividend_tmp_reg[6][62]_srl7_i_1/O
                         net (fo=1, routed)           0.798    10.212    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_u[47]
    SLICE_X82Y49         SRL16E                                       r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[5].dividend_tmp_reg[6][62]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4501, unset)         0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/ap_clk
    SLICE_X82Y49         SRL16E                                       r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[5].dividend_tmp_reg[6][62]_srl7/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X82Y49         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    10.842    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[5].dividend_tmp_reg[6][62]_srl7
  -------------------------------------------------------------------
                         required time                         10.842    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[4].remd_tmp_reg[5][0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.920ns  (logic 4.953ns (55.526%)  route 3.967ns (44.473%))
  Logic Levels:           17  (CARRY4=15 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4501, unset)         0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/ap_clk
    SLICE_X65Y23         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/Q
                         net (fo=2, routed)           0.657     2.086    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg_n_0_[2]
    SLICE_X65Y23         LUT1 (Prop_lut1_I0_O)        0.124     2.210 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/i__carry_i_2/O
                         net (fo=1, routed)           0.000     2.210    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/p_0_in[2]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.780 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/_inferred__2/i__carry/CO[2]
                         net (fo=2, routed)           0.516     3.296    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/_inferred__2/i__carry_n_1
    SLICE_X67Y25         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     4.077 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend_tmp_reg[0][5]_i_2/CO[2]
                         net (fo=2, routed)           0.565     4.643    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/CO[0]
    SLICE_X68Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     5.412 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][13]_i_2/CO[3]
                         net (fo=2, routed)           1.182     6.593    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][13]_i_2_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.173 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][47]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.173    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][47]_srl32_i_2_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][51]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.287    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][51]_srl32_i_2_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][55]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.401    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][55]_srl32_i_2_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][59]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.515    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][59]_srl32_i_2_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[29].dividend_tmp_reg[30][62]_srl31_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.629    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[29].dividend_tmp_reg[30][62]_srl31_i_2_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.743 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[25].dividend_tmp_reg[26][62]_srl27_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.743    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[25].dividend_tmp_reg[26][62]_srl27_i_2_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.857 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[21].dividend_tmp_reg[22][62]_srl23_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.857    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[21].dividend_tmp_reg[22][62]_srl23_i_2_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.971 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[17].dividend_tmp_reg[18][62]_srl19_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.971    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[17].dividend_tmp_reg[18][62]_srl19_i_2_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.085 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[13].dividend_tmp_reg[14][62]_srl15_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.085    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[13].dividend_tmp_reg[14][62]_srl15_i_2_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.199 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[9].dividend_tmp_reg[10][62]_srl11_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.199    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[9].dividend_tmp_reg[10][62]_srl11_i_2_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.313 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[5].dividend_tmp_reg[6][62]_srl7_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.313    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[5].dividend_tmp_reg[6][62]_srl7_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.552 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][63]_i_3/O[2]
                         net (fo=1, routed)           0.713     9.266    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend_u0[59]
    SLICE_X66Y50         LUT3 (Prop_lut3_I0_O)        0.294     9.560 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/loop[4].remd_tmp_reg[5][0]_srl6_i_1/O
                         net (fo=1, routed)           0.333     9.893    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_u[50]
    SLICE_X66Y51         SRL16E                                       r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[4].remd_tmp_reg[5][0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4501, unset)         0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/ap_clk
    SLICE_X66Y51         SRL16E                                       r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[4].remd_tmp_reg[5][0]_srl6/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X66Y51         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.251    10.638    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[4].remd_tmp_reg[5][0]_srl6
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[8].dividend_tmp_reg[9][62]_srl10_srlopt/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.906ns  (logic 4.856ns (54.528%)  route 4.050ns (45.472%))
  Logic Levels:           16  (CARRY4=14 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4501, unset)         0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/ap_clk
    SLICE_X65Y23         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/Q
                         net (fo=2, routed)           0.657     2.086    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg_n_0_[2]
    SLICE_X65Y23         LUT1 (Prop_lut1_I0_O)        0.124     2.210 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/i__carry_i_2/O
                         net (fo=1, routed)           0.000     2.210    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/p_0_in[2]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.780 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/_inferred__2/i__carry/CO[2]
                         net (fo=2, routed)           0.516     3.296    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/_inferred__2/i__carry_n_1
    SLICE_X67Y25         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     4.077 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend_tmp_reg[0][5]_i_2/CO[2]
                         net (fo=2, routed)           0.565     4.643    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/CO[0]
    SLICE_X68Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     5.412 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][13]_i_2/CO[3]
                         net (fo=2, routed)           1.182     6.593    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][13]_i_2_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.173 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][47]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.173    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][47]_srl32_i_2_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][51]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.287    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][51]_srl32_i_2_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][55]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.401    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][55]_srl32_i_2_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][59]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.515    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][59]_srl32_i_2_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[29].dividend_tmp_reg[30][62]_srl31_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.629    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[29].dividend_tmp_reg[30][62]_srl31_i_2_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.743 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[25].dividend_tmp_reg[26][62]_srl27_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.743    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[25].dividend_tmp_reg[26][62]_srl27_i_2_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.857 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[21].dividend_tmp_reg[22][62]_srl23_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.857    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[21].dividend_tmp_reg[22][62]_srl23_i_2_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.971 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[17].dividend_tmp_reg[18][62]_srl19_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.971    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[17].dividend_tmp_reg[18][62]_srl19_i_2_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.085 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[13].dividend_tmp_reg[14][62]_srl15_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.085    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[13].dividend_tmp_reg[14][62]_srl15_i_2_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.199 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[9].dividend_tmp_reg[10][62]_srl11_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.199    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[9].dividend_tmp_reg[10][62]_srl11_i_2_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.421 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[5].dividend_tmp_reg[6][62]_srl7_i_2/O[0]
                         net (fo=1, routed)           0.653     9.074    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend_u0[53]
    SLICE_X69Y48         LUT3 (Prop_lut3_I0_O)        0.328     9.402 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/loop[8].dividend_tmp_reg[9][62]_srl10_i_1/O
                         net (fo=1, routed)           0.477     9.879    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_u[44]
    SLICE_X69Y48         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[8].dividend_tmp_reg[9][62]_srl10_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4501, unset)         0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/ap_clk
    SLICE_X69Y48         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[8].dividend_tmp_reg[9][62]_srl10_srlopt/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X69Y48         FDRE (Setup_fdre_C_D)       -0.261    10.628    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[8].dividend_tmp_reg[9][62]_srl10_srlopt
  -------------------------------------------------------------------
                         required time                         10.628    
                         arrival time                          -9.879    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[10].dividend_tmp_reg[11][62]_srl12/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 4.733ns (52.035%)  route 4.363ns (47.965%))
  Logic Levels:           15  (CARRY4=13 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4501, unset)         0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/ap_clk
    SLICE_X65Y23         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/Q
                         net (fo=2, routed)           0.657     2.086    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg_n_0_[2]
    SLICE_X65Y23         LUT1 (Prop_lut1_I0_O)        0.124     2.210 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/i__carry_i_2/O
                         net (fo=1, routed)           0.000     2.210    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/p_0_in[2]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.780 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/_inferred__2/i__carry/CO[2]
                         net (fo=2, routed)           0.516     3.296    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/_inferred__2/i__carry_n_1
    SLICE_X67Y25         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     4.077 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend_tmp_reg[0][5]_i_2/CO[2]
                         net (fo=2, routed)           0.565     4.643    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/CO[0]
    SLICE_X68Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     5.412 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][13]_i_2/CO[3]
                         net (fo=2, routed)           1.182     6.593    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][13]_i_2_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.173 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][47]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.173    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][47]_srl32_i_2_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][51]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.287    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][51]_srl32_i_2_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][55]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.401    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][55]_srl32_i_2_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][59]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.515    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][59]_srl32_i_2_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[29].dividend_tmp_reg[30][62]_srl31_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.629    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[29].dividend_tmp_reg[30][62]_srl31_i_2_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.743 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[25].dividend_tmp_reg[26][62]_srl27_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.743    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[25].dividend_tmp_reg[26][62]_srl27_i_2_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.857 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[21].dividend_tmp_reg[22][62]_srl23_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.857    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[21].dividend_tmp_reg[22][62]_srl23_i_2_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.971 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[17].dividend_tmp_reg[18][62]_srl19_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.971    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[17].dividend_tmp_reg[18][62]_srl19_i_2_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.085 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[13].dividend_tmp_reg[14][62]_srl15_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.085    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[13].dividend_tmp_reg[14][62]_srl15_i_2_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.324 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[9].dividend_tmp_reg[10][62]_srl11_i_2/O[2]
                         net (fo=1, routed)           0.554     8.879    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend_u0[51]
    SLICE_X69Y47         LUT3 (Prop_lut3_I0_O)        0.302     9.181 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/loop[10].dividend_tmp_reg[11][62]_srl12_i_1/O
                         net (fo=1, routed)           0.888    10.069    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_u[42]
    SLICE_X82Y49         SRL16E                                       r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[10].dividend_tmp_reg[11][62]_srl12/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4501, unset)         0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/ap_clk
    SLICE_X82Y49         SRL16E                                       r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[10].dividend_tmp_reg[11][62]_srl12/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X82Y49         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    10.850    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[10].dividend_tmp_reg[11][62]_srl12
  -------------------------------------------------------------------
                         required time                         10.850    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[4].remd_tmp_reg[5][3]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 5.171ns (57.457%)  route 3.829ns (42.543%))
  Logic Levels:           18  (CARRY4=16 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4501, unset)         0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/ap_clk
    SLICE_X65Y23         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/Q
                         net (fo=2, routed)           0.657     2.086    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg_n_0_[2]
    SLICE_X65Y23         LUT1 (Prop_lut1_I0_O)        0.124     2.210 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/i__carry_i_2/O
                         net (fo=1, routed)           0.000     2.210    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/p_0_in[2]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.780 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/_inferred__2/i__carry/CO[2]
                         net (fo=2, routed)           0.516     3.296    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/_inferred__2/i__carry_n_1
    SLICE_X67Y25         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     4.077 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend_tmp_reg[0][5]_i_2/CO[2]
                         net (fo=2, routed)           0.565     4.643    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/CO[0]
    SLICE_X68Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     5.412 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][13]_i_2/CO[3]
                         net (fo=2, routed)           1.182     6.593    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][13]_i_2_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.173 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][47]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.173    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][47]_srl32_i_2_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][51]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.287    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][51]_srl32_i_2_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][55]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.401    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][55]_srl32_i_2_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][59]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.515    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][59]_srl32_i_2_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[29].dividend_tmp_reg[30][62]_srl31_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.629    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[29].dividend_tmp_reg[30][62]_srl31_i_2_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.743 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[25].dividend_tmp_reg[26][62]_srl27_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.743    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[25].dividend_tmp_reg[26][62]_srl27_i_2_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.857 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[21].dividend_tmp_reg[22][62]_srl23_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.857    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[21].dividend_tmp_reg[22][62]_srl23_i_2_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.971 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[17].dividend_tmp_reg[18][62]_srl19_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.971    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[17].dividend_tmp_reg[18][62]_srl19_i_2_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.085 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[13].dividend_tmp_reg[14][62]_srl15_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.085    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[13].dividend_tmp_reg[14][62]_srl15_i_2_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.199 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[9].dividend_tmp_reg[10][62]_srl11_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.199    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[9].dividend_tmp_reg[10][62]_srl11_i_2_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.313 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[5].dividend_tmp_reg[6][62]_srl7_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.313    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[5].dividend_tmp_reg[6][62]_srl7_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.427 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][63]_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.428    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][63]_i_3_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.762 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][63]_i_2/O[1]
                         net (fo=1, routed)           0.432     9.194    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend_u0[62]
    SLICE_X66Y48         LUT3 (Prop_lut3_I0_O)        0.303     9.497 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/loop[4].remd_tmp_reg[5][3]_srl6_i_1/O
                         net (fo=1, routed)           0.475     9.973    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_u[53]
    SLICE_X66Y51         SRL16E                                       r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[4].remd_tmp_reg[5][3]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4501, unset)         0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/ap_clk
    SLICE_X66Y51         SRL16E                                       r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[4].remd_tmp_reg[5][3]_srl6/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X66Y51         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    10.850    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[4].remd_tmp_reg[5][3]_srl6
  -------------------------------------------------------------------
                         required time                         10.850    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][61]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 4.285ns (48.696%)  route 4.514ns (51.304%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4501, unset)         0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/ap_clk
    SLICE_X65Y23         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/Q
                         net (fo=2, routed)           0.657     2.086    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg_n_0_[2]
    SLICE_X65Y23         LUT1 (Prop_lut1_I0_O)        0.124     2.210 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/i__carry_i_2/O
                         net (fo=1, routed)           0.000     2.210    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/p_0_in[2]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.780 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/_inferred__2/i__carry/CO[2]
                         net (fo=2, routed)           0.516     3.296    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/_inferred__2/i__carry_n_1
    SLICE_X67Y25         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     4.077 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend_tmp_reg[0][5]_i_2/CO[2]
                         net (fo=2, routed)           0.565     4.643    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/CO[0]
    SLICE_X68Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     5.412 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][13]_i_2/CO[3]
                         net (fo=2, routed)           1.182     6.593    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][13]_i_2_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.173 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][47]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.173    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][47]_srl32_i_2_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][51]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.287    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][51]_srl32_i_2_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][55]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.401    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][55]_srl32_i_2_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][59]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.515    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][59]_srl32_i_2_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.849 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[29].dividend_tmp_reg[30][62]_srl31_i_2/O[1]
                         net (fo=1, routed)           0.741     8.590    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend_u0[30]
    SLICE_X68Y42         LUT3 (Prop_lut3_I0_O)        0.329     8.919 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/loop[30].dividend_tmp_reg[31][61]_srl32_i_1/O
                         net (fo=1, routed)           0.853     9.772    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_u[21]
    SLICE_X86Y41         SRLC32E                                      r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][61]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4501, unset)         0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/ap_clk
    SLICE_X86Y41         SRLC32E                                      r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][61]_srl32/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X86Y41         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.232    10.657    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][61]_srl32
  -------------------------------------------------------------------
                         required time                         10.657    
                         arrival time                          -9.772    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[4].dividend_tmp_reg[5][62]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 4.941ns (55.441%)  route 3.971ns (44.559%))
  Logic Levels:           17  (CARRY4=15 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4501, unset)         0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/ap_clk
    SLICE_X65Y23         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/Q
                         net (fo=2, routed)           0.657     2.086    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg_n_0_[2]
    SLICE_X65Y23         LUT1 (Prop_lut1_I0_O)        0.124     2.210 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/i__carry_i_2/O
                         net (fo=1, routed)           0.000     2.210    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/p_0_in[2]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.780 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/_inferred__2/i__carry/CO[2]
                         net (fo=2, routed)           0.516     3.296    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/_inferred__2/i__carry_n_1
    SLICE_X67Y25         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     4.077 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend_tmp_reg[0][5]_i_2/CO[2]
                         net (fo=2, routed)           0.565     4.643    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/CO[0]
    SLICE_X68Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     5.412 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][13]_i_2/CO[3]
                         net (fo=2, routed)           1.182     6.593    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][13]_i_2_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.173 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][47]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.173    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][47]_srl32_i_2_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][51]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.287    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][51]_srl32_i_2_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][55]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.401    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][55]_srl32_i_2_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][59]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.515    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][59]_srl32_i_2_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[29].dividend_tmp_reg[30][62]_srl31_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.629    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[29].dividend_tmp_reg[30][62]_srl31_i_2_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.743 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[25].dividend_tmp_reg[26][62]_srl27_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.743    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[25].dividend_tmp_reg[26][62]_srl27_i_2_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.857 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[21].dividend_tmp_reg[22][62]_srl23_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.857    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[21].dividend_tmp_reg[22][62]_srl23_i_2_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.971 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[17].dividend_tmp_reg[18][62]_srl19_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.971    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[17].dividend_tmp_reg[18][62]_srl19_i_2_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.085 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[13].dividend_tmp_reg[14][62]_srl15_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.085    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[13].dividend_tmp_reg[14][62]_srl15_i_2_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.199 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[9].dividend_tmp_reg[10][62]_srl11_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.199    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[9].dividend_tmp_reg[10][62]_srl11_i_2_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.313 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[5].dividend_tmp_reg[6][62]_srl7_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.313    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[5].dividend_tmp_reg[6][62]_srl7_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.535 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][63]_i_3/O[0]
                         net (fo=1, routed)           0.715     9.250    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend_u0[57]
    SLICE_X66Y50         LUT3 (Prop_lut3_I0_O)        0.299     9.549 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/loop[4].dividend_tmp_reg[5][62]_srl6_i_1/O
                         net (fo=1, routed)           0.336     9.885    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_u[48]
    SLICE_X66Y48         SRL16E                                       r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[4].dividend_tmp_reg[5][62]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4501, unset)         0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/ap_clk
    SLICE_X66Y48         SRL16E                                       r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[4].dividend_tmp_reg[5][62]_srl6/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X66Y48         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    10.842    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[4].dividend_tmp_reg[5][62]_srl6
  -------------------------------------------------------------------
                         required time                         10.842    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[9].dividend_tmp_reg[10][62]_srl11/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.688ns  (logic 4.837ns (55.672%)  route 3.851ns (44.328%))
  Logic Levels:           15  (CARRY4=13 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4501, unset)         0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/ap_clk
    SLICE_X65Y23         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/Q
                         net (fo=2, routed)           0.657     2.086    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg_n_0_[2]
    SLICE_X65Y23         LUT1 (Prop_lut1_I0_O)        0.124     2.210 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/i__carry_i_2/O
                         net (fo=1, routed)           0.000     2.210    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/p_0_in[2]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.780 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/_inferred__2/i__carry/CO[2]
                         net (fo=2, routed)           0.516     3.296    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/_inferred__2/i__carry_n_1
    SLICE_X67Y25         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     4.077 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend_tmp_reg[0][5]_i_2/CO[2]
                         net (fo=2, routed)           0.565     4.643    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/CO[0]
    SLICE_X68Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     5.412 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][13]_i_2/CO[3]
                         net (fo=2, routed)           1.182     6.593    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][13]_i_2_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.173 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][47]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.173    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][47]_srl32_i_2_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][51]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.287    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][51]_srl32_i_2_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][55]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.401    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][55]_srl32_i_2_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][59]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.515    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][59]_srl32_i_2_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[29].dividend_tmp_reg[30][62]_srl31_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.629    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[29].dividend_tmp_reg[30][62]_srl31_i_2_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.743 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[25].dividend_tmp_reg[26][62]_srl27_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.743    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[25].dividend_tmp_reg[26][62]_srl27_i_2_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.857 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[21].dividend_tmp_reg[22][62]_srl23_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.857    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[21].dividend_tmp_reg[22][62]_srl23_i_2_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.971 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[17].dividend_tmp_reg[18][62]_srl19_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.971    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[17].dividend_tmp_reg[18][62]_srl19_i_2_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.085 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[13].dividend_tmp_reg[14][62]_srl15_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.085    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[13].dividend_tmp_reg[14][62]_srl15_i_2_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.398 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[9].dividend_tmp_reg[10][62]_srl11_i_2/O[3]
                         net (fo=1, routed)           0.597     8.995    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend_u0[52]
    SLICE_X66Y46         LUT3 (Prop_lut3_I0_O)        0.332     9.327 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/loop[9].dividend_tmp_reg[10][62]_srl11_i_1/O
                         net (fo=1, routed)           0.334     9.661    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_u[43]
    SLICE_X66Y47         SRL16E                                       r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[9].dividend_tmp_reg[10][62]_srl11/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4501, unset)         0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/ap_clk
    SLICE_X66Y47         SRL16E                                       r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[9].dividend_tmp_reg[10][62]_srl11/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X66Y47         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.223    10.666    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[9].dividend_tmp_reg[10][62]_srl11
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[12].dividend_tmp_reg[13][62]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.660ns  (logic 4.742ns (54.758%)  route 3.918ns (45.242%))
  Logic Levels:           15  (CARRY4=13 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4501, unset)         0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/ap_clk
    SLICE_X65Y23         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/Q
                         net (fo=2, routed)           0.657     2.086    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg_n_0_[2]
    SLICE_X65Y23         LUT1 (Prop_lut1_I0_O)        0.124     2.210 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/i__carry_i_2/O
                         net (fo=1, routed)           0.000     2.210    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/p_0_in[2]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.780 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/_inferred__2/i__carry/CO[2]
                         net (fo=2, routed)           0.516     3.296    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/_inferred__2/i__carry_n_1
    SLICE_X67Y25         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     4.077 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend_tmp_reg[0][5]_i_2/CO[2]
                         net (fo=2, routed)           0.565     4.643    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/CO[0]
    SLICE_X68Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     5.412 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][13]_i_2/CO[3]
                         net (fo=2, routed)           1.182     6.593    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][13]_i_2_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.173 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][47]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.173    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][47]_srl32_i_2_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][51]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.287    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][51]_srl32_i_2_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][55]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.401    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][55]_srl32_i_2_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][59]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.515    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][59]_srl32_i_2_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[29].dividend_tmp_reg[30][62]_srl31_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.629    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[29].dividend_tmp_reg[30][62]_srl31_i_2_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.743 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[25].dividend_tmp_reg[26][62]_srl27_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.743    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[25].dividend_tmp_reg[26][62]_srl27_i_2_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.857 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[21].dividend_tmp_reg[22][62]_srl23_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.857    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[21].dividend_tmp_reg[22][62]_srl23_i_2_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.971 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[17].dividend_tmp_reg[18][62]_srl19_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.971    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[17].dividend_tmp_reg[18][62]_srl19_i_2_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.085 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[13].dividend_tmp_reg[14][62]_srl15_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.085    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[13].dividend_tmp_reg[14][62]_srl15_i_2_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.307 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[9].dividend_tmp_reg[10][62]_srl11_i_2/O[0]
                         net (fo=1, routed)           0.653     8.960    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend_u0[49]
    SLICE_X69Y47         LUT3 (Prop_lut3_I0_O)        0.328     9.288 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/loop[12].dividend_tmp_reg[13][62]_srl14_i_1/O
                         net (fo=1, routed)           0.345     9.633    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_u[40]
    SLICE_X66Y47         SRL16E                                       r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[12].dividend_tmp_reg[13][62]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4501, unset)         0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/ap_clk
    SLICE_X66Y47         SRL16E                                       r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[12].dividend_tmp_reg[13][62]_srl14/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X66Y47         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.247    10.642    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[12].dividend_tmp_reg[13][62]_srl14
  -------------------------------------------------------------------
                         required time                         10.642    
                         arrival time                          -9.633    
  -------------------------------------------------------------------
                         slack                                  1.009    





Running report: report_utilization -file ./report/fn1_utilization_routed.rpt
Contents of report file './report/fn1_utilization_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Apr 25 12:03:53 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file ./report/fn1_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs                 | 4844 |     0 |     53200 |  9.11 |
|   LUT as Logic             | 4743 |     0 |     53200 |  8.92 |
|   LUT as Memory            |  101 |     0 |     17400 |  0.58 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |  101 |     0 |           |       |
| Slice Registers            | 4392 |     0 |    106400 |  4.13 |
|   Register as Flip Flop    | 4392 |     0 |    106400 |  4.13 |
|   Register as Latch        |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |   28 |     0 |     26600 |  0.11 |
| F8 Muxes                   |    9 |     0 |     13300 |  0.07 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 13    |          Yes |         Set |            - |
| 4379  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      | 1770 |     0 |     13300 | 13.31 |
|   SLICEL                                   | 1337 |     0 |           |       |
|   SLICEM                                   |  433 |     0 |           |       |
| LUT as Logic                               | 4743 |     0 |     53200 |  8.92 |
|   using O5 output only                     |    1 |       |           |       |
|   using O6 output only                     | 3348 |       |           |       |
|   using O5 and O6                          | 1394 |       |           |       |
| LUT as Memory                              |  101 |     0 |     17400 |  0.58 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |  101 |     0 |           |       |
|     using O5 output only                   |   23 |       |           |       |
|     using O6 output only                   |   72 |       |           |       |
|     using O5 and O6                        |    6 |       |           |       |
| Slice Registers                            | 4392 |     0 |    106400 |  4.13 |
|   Register driven from within the Slice    | 3271 |       |           |       |
|   Register driven from outside the Slice   | 1121 |       |           |       |
|     LUT in front of the register is unused |  630 |       |           |       |
|     LUT in front of the register is used   |  491 |       |           |       |
| Unique Control Sets                        |   31 |       |     13300 |  0.23 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |       220 |  1.36 |
|   DSP48E1 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 4379 |        Flop & Latch |
| LUT3     | 2494 |                 LUT |
| LUT1     | 1988 |                 LUT |
| CARRY4   |  779 |          CarryLogic |
| LUT6     |  668 |                 LUT |
| LUT4     |  440 |                 LUT |
| LUT2     |  355 |                 LUT |
| LUT5     |  192 |                 LUT |
| SRLC32E  |   57 |  Distributed Memory |
| SRL16E   |   50 |  Distributed Memory |
| MUXF7    |   28 |               MuxFx |
| FDSE     |   13 |        Flop & Latch |
| MUXF8    |    9 |               MuxFx |
| DSP48E1  |    3 |    Block Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/fn1_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/fn1_timing_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Apr 25 12:03:53 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file ./report/fn1_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (194)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (194)
--------------------------------
 There are 194 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.534        0.000                      0                 5249        0.081        0.000                      0                 5249        4.020        0.000                       0                  4499  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.534        0.000                      0                 5249        0.081        0.000                      0                 5249        4.020        0.000                       0                  4499  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[4].remd_tmp_reg[5][1]_srl6_srlopt/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.127ns  (logic 5.065ns (55.492%)  route 4.062ns (44.508%))
  Logic Levels:           17  (CARRY4=15 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4501, unset)         0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/ap_clk
    SLICE_X65Y23         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg[2]/Q
                         net (fo=2, routed)           0.657     2.086    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend0_reg_n_0_[2]
    SLICE_X65Y23         LUT1 (Prop_lut1_I0_O)        0.124     2.210 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/i__carry_i_2/O
                         net (fo=1, routed)           0.000     2.210    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/p_0_in[2]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.780 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/_inferred__2/i__carry/CO[2]
                         net (fo=2, routed)           0.516     3.296    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/_inferred__2/i__carry_n_1
    SLICE_X67Y25         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     4.077 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend_tmp_reg[0][5]_i_2/CO[2]
                         net (fo=2, routed)           0.565     4.643    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/CO[0]
    SLICE_X68Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769     5.412 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][13]_i_2/CO[3]
                         net (fo=2, routed)           1.182     6.593    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][13]_i_2_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.173 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][47]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.173    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][47]_srl32_i_2_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][51]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.287    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][51]_srl32_i_2_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][55]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.401    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][55]_srl32_i_2_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][59]_srl32_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.515    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[30].dividend_tmp_reg[31][59]_srl32_i_2_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[29].dividend_tmp_reg[30][62]_srl31_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.629    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[29].dividend_tmp_reg[30][62]_srl31_i_2_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.743 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[25].dividend_tmp_reg[26][62]_srl27_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.743    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[25].dividend_tmp_reg[26][62]_srl27_i_2_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.857 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[21].dividend_tmp_reg[22][62]_srl23_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.857    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[21].dividend_tmp_reg[22][62]_srl23_i_2_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.971 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[17].dividend_tmp_reg[18][62]_srl19_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.971    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[17].dividend_tmp_reg[18][62]_srl19_i_2_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.085 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[13].dividend_tmp_reg[14][62]_srl15_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.085    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[13].dividend_tmp_reg[14][62]_srl15_i_2_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.199 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[9].dividend_tmp_reg[10][62]_srl11_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.199    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[9].dividend_tmp_reg[10][62]_srl11_i_2_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.313 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[5].dividend_tmp_reg[6][62]_srl7_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.313    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[5].dividend_tmp_reg[6][62]_srl7_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.626 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][63]_i_3/O[3]
                         net (fo=1, routed)           0.806     9.432    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/dividend_u0[60]
    SLICE_X66Y50         LUT3 (Prop_lut3_I0_O)        0.332     9.764 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/loop[4].remd_tmp_reg[5][1]_srl6_i_1/O
                         net (fo=1, routed)           0.336    10.100    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_u[51]
    SLICE_X66Y50         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[4].remd_tmp_reg[5][1]_srl6_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4501, unset)         0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/ap_clk
    SLICE_X66Y50         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[4].remd_tmp_reg[5][1]_srl6_srlopt/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X66Y50         FDRE (Setup_fdre_C_D)       -0.255    10.634    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[4].remd_tmp_reg[5][1]_srl6_srlopt
  -------------------------------------------------------------------
                         required time                         10.634    
                         arrival time                         -10.100    
  -------------------------------------------------------------------
                         slack                                  0.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[31].dividend_tmp_reg[32][37]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4501, unset)         0.410     0.410    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/ap_clk
    SLICE_X67Y26         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y26         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg[0][5]/Q
                         net (fo=1, routed)           0.144     0.695    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/dividend_tmp_reg_n_0_[0][5]
    SLICE_X66Y26         SRLC32E                                      r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[31].dividend_tmp_reg[32][37]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4501, unset)         0.432     0.432    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/ap_clk
    SLICE_X66Y26         SRLC32E                                      r  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[31].dividend_tmp_reg[32][37]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X66Y26         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[31].dividend_tmp_reg[32][37]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y28  bd_0_i/hls_inst/inst/add_ln29_reg_676_reg[0]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X82Y44  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[21].dividend_tmp_reg[22][62]_srl23/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X82Y44  bd_0_i/hls_inst/inst/srem_64ns_8ns_8_68_1_U3/fn1_srem_64ns_8ns_8_68_1_div_U/fn1_srem_64ns_8ns_8_68_1_div_u_0/loop[21].dividend_tmp_reg[22][62]_srl23/CLK




HLS: impl run complete: worst setup slack (WNS)=0.533524, worst hold slack (WHS)=0.080553, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (0 bram36)
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 1770 4844 4392 3 0 0 101 0 0 0
HLS EXTRACTION: generated /home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/report/verilog/fn1_export.xml


Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Sun Apr 25 12:03:53 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:         1770
LUT:           4844
FF:            4392
DSP:              3
BRAM:             0
SRL:            101
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.707
CP achieved post-implementation:    9.466
Timing met

HLS EXTRACTION: generated /home/nanwu/GNN_DFG/bb/cdfg_99/project_tmp/solution_tmp/impl/report/verilog/fn1_export.rpt
INFO: [Common 17-206] Exiting Vivado at Sun Apr 25 12:03:53 2021...
INFO: [HLS 200-802] Generated output file project_tmp/solution_tmp/impl/export.zip
WARNING: [HLS 200-484] The 'export_design -evaluate' command is deprecated and will be removed in a future release.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 167.95 seconds. CPU system time: 19.52 seconds. Elapsed time: 288.21 seconds; current allocated memory: 259.925 MB.
INFO: [HLS 200-112] Total CPU user time: 176.36 seconds. Total CPU system time: 20.7 seconds. Total elapsed time: 296.39 seconds; peak allocated memory: 255.650 MB.
INFO: [Common 17-206] Exiting vitis_hls at Sun Apr 25 12:04:03 2021...
