#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc110518440 .scope module, "alu_add" "alu_add" 2 3;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7fc1105138b0_0 .net "rd", 31 0, L_0x7fc110529aa0;  1 drivers
o0x1013b9038 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc110527960_0 .net "rs1", 31 0, o0x1013b9038;  0 drivers
o0x1013b9068 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc110527a00_0 .net "rs2", 31 0, o0x1013b9068;  0 drivers
L_0x7fc110529aa0 .arith/sum 32, o0x1013b9038, o0x1013b9068;
S_0x7fc110517890 .scope module, "alu_and_tb" "alu_and_tb" 3 6;
 .timescale -8 -10;
v0x7fc110527fe0_0 .var "clk", 0 0;
v0x7fc110528090_0 .net "rd", 31 0, L_0x7fc110529ba0;  1 drivers
v0x7fc110528130_0 .var "rs1", 31 0;
v0x7fc110528200_0 .var "rs2", 31 0;
E_0x7fc110527b00 .event negedge, v0x7fc110527fe0_0;
S_0x7fc110527b50 .scope module, "specimen" "alu_and" 3 11, 2 90 0, S_0x7fc110517890;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
L_0x7fc110529ba0 .functor AND 32, v0x7fc110528130_0, v0x7fc110528200_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x7fc110527d60_0 .net "rd", 31 0, L_0x7fc110529ba0;  alias, 1 drivers
v0x7fc110527e20_0 .net "rs1", 31 0, v0x7fc110528130_0;  1 drivers
v0x7fc110527ed0_0 .net "rs2", 31 0, v0x7fc110528200_0;  1 drivers
S_0x7fc1105190d0 .scope module, "alu_or" "alu_or" 2 81;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
o0x1013b92a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
o0x1013b92d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7fc110529cd0 .functor OR 32, o0x1013b92a8, o0x1013b92d8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc1105282b0_0 .net "rd", 31 0, L_0x7fc110529cd0;  1 drivers
v0x7fc110528350_0 .net "rs1", 31 0, o0x1013b92a8;  0 drivers
v0x7fc110528400_0 .net "rs2", 31 0, o0x1013b92d8;  0 drivers
S_0x7fc110518910 .scope module, "alu_sll" "alu_sll" 2 21;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7fc110528510_0 .net "amount", 4 0, L_0x7fc110529d60;  1 drivers
v0x7fc1105285d0_0 .net "rd", 31 0, L_0x7fc110529e40;  1 drivers
o0x1013b93f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc110528670_0 .net "rs1", 31 0, o0x1013b93f8;  0 drivers
o0x1013b9428 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc110528720_0 .net "rs2", 31 0, o0x1013b9428;  0 drivers
L_0x7fc110529d60 .part o0x1013b9428, 0, 5;
L_0x7fc110529e40 .shift/l 32, o0x1013b93f8, L_0x7fc110529d60;
S_0x7fc1105169a0 .scope module, "alu_slt" "alu_slt" 2 32;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
L_0x1013ea008 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc110528820_0 .net/2u *"_s0", 30 0, L_0x1013ea008;  1 drivers
v0x7fc1105288e0_0 .net *"_s2", 0 0, L_0x7fc110529f60;  1 drivers
v0x7fc110528980_0 .net "rd", 31 0, L_0x7fc11052a060;  1 drivers
o0x1013b9578 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc110528a20_0 .net "rs1", 31 0, o0x1013b9578;  0 drivers
o0x1013b95a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc110528ad0_0 .net "rs2", 31 0, o0x1013b95a8;  0 drivers
L_0x7fc110529f60 .cmp/gt.s 32, o0x1013b95a8, o0x1013b9578;
L_0x7fc11052a060 .concat [ 1 31 0 0], L_0x7fc110529f60, L_0x1013ea008;
S_0x7fc110505110 .scope module, "alu_sltu" "alu_sltu" 2 41;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
L_0x1013ea050 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc110528bf0_0 .net/2u *"_s0", 30 0, L_0x1013ea050;  1 drivers
v0x7fc110528cb0_0 .net *"_s2", 0 0, L_0x7fc11052a1c0;  1 drivers
v0x7fc110528d50_0 .net "rd", 31 0, L_0x7fc11052a2a0;  1 drivers
o0x1013b96f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc110528df0_0 .net "rs1", 31 0, o0x1013b96f8;  0 drivers
o0x1013b9728 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc110528ea0_0 .net "rs2", 31 0, o0x1013b9728;  0 drivers
L_0x7fc11052a1c0 .cmp/gt 32, o0x1013b9728, o0x1013b96f8;
L_0x7fc11052a2a0 .concat [ 1 31 0 0], L_0x7fc11052a1c0, L_0x1013ea050;
S_0x7fc110500f40 .scope module, "alu_sra" "alu_sra" 2 70;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7fc110528fc0_0 .net "amount", 4 0, L_0x7fc11052a400;  1 drivers
v0x7fc110529080_0 .net "rd", 31 0, L_0x7fc11052a4a0;  1 drivers
o0x1013b9848 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc110529120_0 .net "rs1", 31 0, o0x1013b9848;  0 drivers
o0x1013b9878 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc1105291d0_0 .net "rs2", 31 0, o0x1013b9878;  0 drivers
L_0x7fc11052a400 .part o0x1013b9878, 0, 5;
L_0x7fc11052a4a0 .shift/rs 32, o0x1013b9848, L_0x7fc11052a400;
S_0x7fc110505f50 .scope module, "alu_srl" "alu_srl" 2 59;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7fc1105292d0_0 .net "amount", 4 0, L_0x7fc11052a5c0;  1 drivers
v0x7fc110529390_0 .net "rd", 31 0, L_0x7fc11052a660;  1 drivers
o0x1013b9998 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc110529430_0 .net "rs1", 31 0, o0x1013b9998;  0 drivers
o0x1013b99c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc1105294e0_0 .net "rs2", 31 0, o0x1013b99c8;  0 drivers
L_0x7fc11052a5c0 .part o0x1013b99c8, 0, 5;
L_0x7fc11052a660 .shift/r 32, o0x1013b9998, L_0x7fc11052a5c0;
S_0x7fc110507230 .scope module, "alu_sub" "alu_sub" 2 12;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
v0x7fc1105295e0_0 .net "rd", 31 0, L_0x7fc11052a780;  1 drivers
o0x1013b9ab8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc1105296a0_0 .net "rs1", 31 0, o0x1013b9ab8;  0 drivers
o0x1013b9ae8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc110529740_0 .net "rs2", 31 0, o0x1013b9ae8;  0 drivers
L_0x7fc11052a780 .arith/sub 32, o0x1013b9ab8, o0x1013b9ae8;
S_0x7fc110504180 .scope module, "alu_xor" "alu_xor" 2 50;
 .timescale -8 -10;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /OUTPUT 32 "rd"
o0x1013b9bd8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
o0x1013b9c08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7fc11052a880 .functor XOR 32, o0x1013b9bd8, o0x1013b9c08, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc110529840_0 .net "rd", 31 0, L_0x7fc11052a880;  1 drivers
v0x7fc110529900_0 .net "rs1", 31 0, o0x1013b9bd8;  0 drivers
v0x7fc1105299a0_0 .net "rs2", 31 0, o0x1013b9c08;  0 drivers
    .scope S_0x7fc110517890;
T_0 ;
    %vpi_call 3 13 "$display", "--- alu_and simulation..." {0 0 0};
    %vpi_call 3 14 "$dumpfile", "./testbench/alu_and.dump" {0 0 0};
    %vpi_call 3 15 "$dumpvars" {0 0 0};
    %vpi_call 3 16 "$display", "--- clk = %-d", 32'sb00000000000000000000000000010100 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc110528130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc110528200_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc110527fe0_0, 0, 1;
    %delay 100, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc110528130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc110528200_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc110528130_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fc110528200_0, 0;
    %delay 2000, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fc110528130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc110528200_0, 0;
    %delay 2000, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fc110528130_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fc110528200_0, 0;
    %delay 2000, 0;
    %vpi_call 3 23 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fc110517890;
T_1 ;
    %delay 1000, 0;
    %load/vec4 v0x7fc110527fe0_0;
    %inv;
    %store/vec4 v0x7fc110527fe0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fc110517890;
T_2 ;
    %wait E_0x7fc110527b00;
    %vpi_call 3 29 "$display", "time= %d: rs1=%d | rs2=%d | rd=%d", $time, v0x7fc110528130_0, v0x7fc110528200_0, v0x7fc110528090_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./alu_function.v";
    "./testbench/alu_and_tb.v";
