-- This file is generated by vhdl_doctest
-- https://github.com/tomykaira/vhdl_doctest/
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_ARITH.all;
use IEEE.STD_LOGIC_UNSIGNED.all;

<%= define_library_use(@package_names) %>

entity <%= with_test_prefix(@dut_entity) %> is
end <%= with_test_prefix(@dut_entity) %>;

architecture sim of <%= with_test_prefix(@dut_entity) %> is
  component <%= @dut_entity %> port(
    <%= ports_definitions(@ports) %>
    );
  end component;

  <%= signal_definitions(@ports) %>

  <%= utils %>

begin

  dut: <%= @dut_entity %> port map (
    <%= dut_mappings(@ports) %>
  );

  process begin
    <%= testcases_to_vhdl(@cases) %>
  wait;
  end process;

end sim;

