15:29:33 INFO  : Registering command handlers for SDK TCF services
15:29:34 INFO  : Launching XSCT server: xsct -n -interactive /home/jacoboffersen/Repos/lab4/lab4.sdk/temp_xsdb_launch_script.tcl
15:29:36 INFO  : XSCT server has started successfully.
15:29:36 INFO  : Successfully done setting XSCT server connection channel  
15:29:36 INFO  : Successfully done setting SDK workspace  
15:29:36 INFO  : Processing command line option -hwspec /home/jacoboffersen/Repos/lab4/lab4.sdk/top.hdf.
15:30:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
15:30:17 INFO  : FPGA configured successfully with bitstream "/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/top.bit"
15:30:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
15:30:21 INFO  : 'fpga -state' command is executed.
15:30:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:22 INFO  : Jtag cable 'Digilent Zybo 210279772620A' is selected.
15:30:22 INFO  : 'jtag frequency' command is executed.
15:30:22 INFO  : Sourcing of '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl' is done.
15:30:22 INFO  : Context for 'APU' is selected.
15:30:22 INFO  : Hardware design information is loaded from '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf'.
15:30:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:22 INFO  : Context for 'APU' is selected.
15:30:22 INFO  : 'stop' command is executed.
15:30:22 INFO  : 'ps7_init' command is executed.
15:30:22 INFO  : 'ps7_post_config' command is executed.
15:30:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:30:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:22 INFO  : The application '/home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
loadhw -hw /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
dow /home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:22 INFO  : Memory regions updated for context APU
15:30:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:22 INFO  : 'con' command is executed.
15:30:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
con
----------------End of Script----------------

15:30:22 INFO  : Launch script is exported to file '/home/jacoboffersen/Repos/lab4/lab4.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_project.elf_on_local.tcl'
16:22:33 INFO  : Disconnected from the channel tcfchan#1.
17:08:17 INFO  : Registering command handlers for SDK TCF services
17:08:18 INFO  : Launching XSCT server: xsct -n -interactive /home/jacoboffersen/Repos/lab4/lab4.sdk/temp_xsdb_launch_script.tcl
17:08:20 INFO  : XSCT server has started successfully.
17:08:20 INFO  : Successfully done setting XSCT server connection channel  
17:08:20 INFO  : Successfully done setting SDK workspace  
17:08:20 INFO  : Processing command line option -hwspec /home/jacoboffersen/Repos/lab4/lab4.sdk/top.hdf.
17:08:20 INFO  : Checking for hwspec changes in the project top_hw_platform_0.
17:08:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553698025000,  Project:1553696843000
17:08:22 INFO  : The hardware specification for project 'top_hw_platform_0' is different from /home/jacoboffersen/Repos/lab4/lab4.sdk/top.hdf.
17:08:22 INFO  : Copied contents of /home/jacoboffersen/Repos/lab4/lab4.sdk/top.hdf into /top_hw_platform_0/system.hdf.
17:08:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:08:24 INFO  : 
17:08:25 INFO  : Updating hardware inferred compiler options for project.
17:08:25 INFO  : Clearing existing target manager status.
17:10:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
17:10:37 INFO  : FPGA configured successfully with bitstream "/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/top.bit"
17:10:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
17:10:40 INFO  : 'fpga -state' command is executed.
17:10:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:40 INFO  : Jtag cable 'Digilent Zybo 210279772620A' is selected.
17:10:40 INFO  : 'jtag frequency' command is executed.
17:10:40 INFO  : Sourcing of '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl' is done.
17:10:40 INFO  : Context for 'APU' is selected.
17:10:40 INFO  : Hardware design information is loaded from '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf'.
17:10:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:40 INFO  : Context for 'APU' is selected.
17:10:40 INFO  : 'stop' command is executed.
17:10:41 INFO  : 'ps7_init' command is executed.
17:10:41 INFO  : 'ps7_post_config' command is executed.
17:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:41 INFO  : The application '/home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
loadhw -hw /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
dow /home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:41 INFO  : Memory regions updated for context APU
17:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:41 INFO  : 'con' command is executed.
17:10:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
con
----------------End of Script----------------

17:10:41 INFO  : Launch script is exported to file '/home/jacoboffersen/Repos/lab4/lab4.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_project.elf_on_local.tcl'
17:24:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553703762000,  Project:1553698025000
17:24:02 INFO  : Project top_hw_platform_0's source hardware specification located at /home/jacoboffersen/Repos/lab4/lab4.sdk/top.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:24:18 INFO  : Copied contents of /home/jacoboffersen/Repos/lab4/lab4.sdk/top.hdf into /top_hw_platform_0/system.hdf.
17:24:20 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:24:21 INFO  : 
17:24:21 INFO  : Updating hardware inferred compiler options for project.
17:24:21 INFO  : Clearing existing target manager status.
17:25:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
17:25:56 INFO  : FPGA configured successfully with bitstream "/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/top.bit"
17:26:04 INFO  : Disconnected from the channel tcfchan#1.
17:26:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
17:26:06 INFO  : 'fpga -state' command is executed.
17:26:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:06 INFO  : Jtag cable 'Digilent Zybo 210279772620A' is selected.
17:26:06 INFO  : 'jtag frequency' command is executed.
17:26:06 INFO  : Sourcing of '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl' is done.
17:26:06 INFO  : Context for 'APU' is selected.
17:26:06 INFO  : Hardware design information is loaded from '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf'.
17:26:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:06 INFO  : Context for 'APU' is selected.
17:26:06 INFO  : 'stop' command is executed.
17:26:06 INFO  : 'ps7_init' command is executed.
17:26:06 INFO  : 'ps7_post_config' command is executed.
17:26:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:26:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:07 INFO  : The application '/home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
loadhw -hw /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
dow /home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:07 INFO  : Memory regions updated for context APU
17:26:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:07 INFO  : 'con' command is executed.
17:26:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
con
----------------End of Script----------------

17:26:07 INFO  : Launch script is exported to file '/home/jacoboffersen/Repos/lab4/lab4.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_project.elf_on_local.tcl'
17:26:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
17:26:44 INFO  : FPGA configured successfully with bitstream "/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/top.bit"
17:26:47 INFO  : Disconnected from the channel tcfchan#2.
17:26:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
17:26:48 INFO  : 'fpga -state' command is executed.
17:26:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:48 INFO  : Jtag cable 'Digilent Zybo 210279772620A' is selected.
17:26:48 INFO  : 'jtag frequency' command is executed.
17:26:48 INFO  : Sourcing of '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl' is done.
17:26:48 INFO  : Context for 'APU' is selected.
17:26:48 INFO  : Hardware design information is loaded from '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf'.
17:26:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:48 INFO  : Context for 'APU' is selected.
17:26:48 INFO  : 'stop' command is executed.
17:26:49 INFO  : 'ps7_init' command is executed.
17:26:49 INFO  : 'ps7_post_config' command is executed.
17:26:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:26:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:49 INFO  : The application '/home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
loadhw -hw /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
dow /home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:49 INFO  : Memory regions updated for context APU
17:26:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:49 INFO  : 'con' command is executed.
17:26:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
con
----------------End of Script----------------

17:26:49 INFO  : Launch script is exported to file '/home/jacoboffersen/Repos/lab4/lab4.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_project.elf_on_local.tcl'
17:33:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553704400000,  Project:1553703762000
17:33:31 INFO  : Project top_hw_platform_0's source hardware specification located at /home/jacoboffersen/Repos/lab4/lab4.sdk/top.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:33:34 INFO  : Copied contents of /home/jacoboffersen/Repos/lab4/lab4.sdk/top.hdf into /top_hw_platform_0/system.hdf.
17:33:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:33:37 INFO  : 
17:33:38 INFO  : Updating hardware inferred compiler options for project.
17:33:38 INFO  : Clearing existing target manager status.
17:33:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
17:33:56 INFO  : FPGA configured successfully with bitstream "/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/top.bit"
17:33:59 INFO  : Disconnected from the channel tcfchan#3.
17:34:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
17:34:01 INFO  : 'fpga -state' command is executed.
17:34:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:01 INFO  : Jtag cable 'Digilent Zybo 210279772620A' is selected.
17:34:01 INFO  : 'jtag frequency' command is executed.
17:34:01 INFO  : Sourcing of '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl' is done.
17:34:01 INFO  : Context for 'APU' is selected.
17:34:01 INFO  : Hardware design information is loaded from '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf'.
17:34:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:01 INFO  : Context for 'APU' is selected.
17:34:01 INFO  : 'stop' command is executed.
17:34:01 INFO  : 'ps7_init' command is executed.
17:34:01 INFO  : 'ps7_post_config' command is executed.
17:34:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:34:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:01 INFO  : The application '/home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
loadhw -hw /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
dow /home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:01 INFO  : Memory regions updated for context APU
17:34:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:01 INFO  : 'con' command is executed.
17:34:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
con
----------------End of Script----------------

17:34:01 INFO  : Launch script is exported to file '/home/jacoboffersen/Repos/lab4/lab4.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_project.elf_on_local.tcl'
17:51:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553704949000,  Project:1553704400000
17:51:22 INFO  : Project top_hw_platform_0's source hardware specification located at /home/jacoboffersen/Repos/lab4/lab4.sdk/top.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:51:22 INFO  : Copied contents of /home/jacoboffersen/Repos/lab4/lab4.sdk/top.hdf into /top_hw_platform_0/system.hdf.
17:51:24 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:51:24 INFO  : 
17:51:25 INFO  : Updating hardware inferred compiler options for project.
17:51:25 INFO  : Clearing existing target manager status.
17:52:10 INFO  : Disconnected from the channel tcfchan#4.
17:52:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
17:52:13 INFO  : 'fpga -state' command is executed.
17:52:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:13 INFO  : Jtag cable 'Digilent Zybo 210279772620A' is selected.
17:52:13 INFO  : 'jtag frequency' command is executed.
17:52:13 INFO  : Sourcing of '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl' is done.
17:52:13 INFO  : Context for 'APU' is selected.
17:52:13 INFO  : Hardware design information is loaded from '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf'.
17:52:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:13 INFO  : Context for 'APU' is selected.
17:52:13 INFO  : 'stop' command is executed.
17:52:13 INFO  : 'ps7_init' command is executed.
17:52:13 INFO  : 'ps7_post_config' command is executed.
17:52:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:52:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:13 INFO  : The application '/home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
loadhw -hw /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
dow /home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:13 INFO  : Memory regions updated for context APU
17:52:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:13 INFO  : 'con' command is executed.
17:52:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
con
----------------End of Script----------------

17:52:13 INFO  : Launch script is exported to file '/home/jacoboffersen/Repos/lab4/lab4.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_project.elf_on_local.tcl'
17:52:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
17:52:21 INFO  : FPGA configured successfully with bitstream "/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/top.bit"
17:52:24 INFO  : Disconnected from the channel tcfchan#5.
17:52:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
17:52:25 INFO  : 'fpga -state' command is executed.
17:52:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:25 INFO  : Jtag cable 'Digilent Zybo 210279772620A' is selected.
17:52:25 INFO  : 'jtag frequency' command is executed.
17:52:25 INFO  : Sourcing of '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl' is done.
17:52:25 INFO  : Context for 'APU' is selected.
17:52:25 INFO  : Hardware design information is loaded from '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf'.
17:52:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:25 INFO  : Context for 'APU' is selected.
17:52:25 INFO  : 'stop' command is executed.
17:52:25 INFO  : 'ps7_init' command is executed.
17:52:25 INFO  : 'ps7_post_config' command is executed.
17:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:26 INFO  : The application '/home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
loadhw -hw /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
dow /home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:26 INFO  : Memory regions updated for context APU
17:52:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:26 INFO  : 'con' command is executed.
17:52:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
con
----------------End of Script----------------

17:52:26 INFO  : Launch script is exported to file '/home/jacoboffersen/Repos/lab4/lab4.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_project.elf_on_local.tcl'
18:01:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553705980000,  Project:1553704949000
18:01:20 INFO  : Project top_hw_platform_0's source hardware specification located at /home/jacoboffersen/Repos/lab4/lab4.sdk/top.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:01:20 INFO  : Copied contents of /home/jacoboffersen/Repos/lab4/lab4.sdk/top.hdf into /top_hw_platform_0/system.hdf.
18:01:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:01:23 INFO  : 
18:01:23 INFO  : Updating hardware inferred compiler options for project.
18:01:23 INFO  : Clearing existing target manager status.
18:01:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
18:02:00 INFO  : FPGA configured successfully with bitstream "/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/top.bit"
18:02:03 INFO  : Disconnected from the channel tcfchan#6.
18:02:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
18:02:05 INFO  : 'fpga -state' command is executed.
18:02:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:05 INFO  : Jtag cable 'Digilent Zybo 210279772620A' is selected.
18:02:05 INFO  : 'jtag frequency' command is executed.
18:02:05 INFO  : Sourcing of '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl' is done.
18:02:05 INFO  : Context for 'APU' is selected.
18:02:05 INFO  : Hardware design information is loaded from '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf'.
18:02:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:05 INFO  : Context for 'APU' is selected.
18:02:05 INFO  : 'stop' command is executed.
18:02:05 INFO  : 'ps7_init' command is executed.
18:02:05 INFO  : 'ps7_post_config' command is executed.
18:02:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:02:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:06 INFO  : The application '/home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:02:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
loadhw -hw /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
dow /home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:06 INFO  : Memory regions updated for context APU
18:02:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:06 INFO  : 'con' command is executed.
18:02:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
con
----------------End of Script----------------

18:02:06 INFO  : Launch script is exported to file '/home/jacoboffersen/Repos/lab4/lab4.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_project.elf_on_local.tcl'
18:19:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553707073000,  Project:1553705980000
18:19:21 INFO  : Project top_hw_platform_0's source hardware specification located at /home/jacoboffersen/Repos/lab4/lab4.sdk/top.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:19:22 INFO  : Copied contents of /home/jacoboffersen/Repos/lab4/lab4.sdk/top.hdf into /top_hw_platform_0/system.hdf.
18:19:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:19:24 INFO  : 
18:19:25 INFO  : Updating hardware inferred compiler options for project.
18:19:25 INFO  : Clearing existing target manager status.
18:19:35 INFO  : Disconnected from the channel tcfchan#7.
18:19:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
18:19:37 INFO  : 'fpga -state' command is executed.
18:19:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
18:19:46 INFO  : FPGA configured successfully with bitstream "/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/top.bit"
18:19:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:19:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
18:20:01 INFO  : FPGA configured successfully with bitstream "/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/top.bit"
18:20:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
18:20:04 INFO  : 'fpga -state' command is executed.
18:20:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:04 INFO  : Jtag cable 'Digilent Zybo 210279772620A' is selected.
18:20:04 INFO  : 'jtag frequency' command is executed.
18:20:04 INFO  : Sourcing of '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl' is done.
18:20:04 INFO  : Context for 'APU' is selected.
18:20:04 INFO  : Hardware design information is loaded from '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf'.
18:20:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:04 INFO  : Context for 'APU' is selected.
18:20:04 INFO  : 'stop' command is executed.
18:20:04 INFO  : 'ps7_init' command is executed.
18:20:04 INFO  : 'ps7_post_config' command is executed.
18:20:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:20:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:05 INFO  : The application '/home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:05 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
loadhw -hw /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
dow /home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:05 INFO  : Memory regions updated for context APU
18:20:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:05 INFO  : 'con' command is executed.
18:20:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
con
----------------End of Script----------------

18:20:05 INFO  : Launch script is exported to file '/home/jacoboffersen/Repos/lab4/lab4.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_project.elf_on_local.tcl'
19:04:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553709816000,  Project:1553707073000
19:04:15 INFO  : Project top_hw_platform_0's source hardware specification located at /home/jacoboffersen/Repos/lab4/lab4.sdk/top.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:04:15 INFO  : Copied contents of /home/jacoboffersen/Repos/lab4/lab4.sdk/top.hdf into /top_hw_platform_0/system.hdf.
19:04:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:04:18 INFO  : 
19:04:19 INFO  : Updating hardware inferred compiler options for project.
19:04:19 INFO  : Clearing existing target manager status.
19:04:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
19:04:31 INFO  : FPGA configured successfully with bitstream "/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/top.bit"
19:04:34 INFO  : Disconnected from the channel tcfchan#8.
19:04:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
19:04:36 INFO  : 'fpga -state' command is executed.
19:04:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:36 INFO  : Jtag cable 'Digilent Zybo 210279772620A' is selected.
19:04:36 INFO  : 'jtag frequency' command is executed.
19:04:36 INFO  : Sourcing of '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl' is done.
19:04:36 INFO  : Context for 'APU' is selected.
19:04:36 INFO  : Hardware design information is loaded from '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf'.
19:04:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:04:36 INFO  : Context for 'APU' is selected.
19:04:36 INFO  : 'stop' command is executed.
19:04:36 INFO  : 'ps7_init' command is executed.
19:04:36 INFO  : 'ps7_post_config' command is executed.
19:04:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:04:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:36 INFO  : The application '/home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:04:36 INFO  : 'configparams force-mem-access 0' command is executed.
19:04:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
loadhw -hw /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
dow /home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:04:36 INFO  : Memory regions updated for context APU
19:04:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:36 INFO  : 'con' command is executed.
19:04:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
con
----------------End of Script----------------

19:04:36 INFO  : Launch script is exported to file '/home/jacoboffersen/Repos/lab4/lab4.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_project.elf_on_local.tcl'
19:29:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553710190000,  Project:1553709816000
19:29:00 INFO  : Project top_hw_platform_0's source hardware specification located at /home/jacoboffersen/Repos/lab4/lab4.sdk/top.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:29:00 INFO  : Copied contents of /home/jacoboffersen/Repos/lab4/lab4.sdk/top.hdf into /top_hw_platform_0/system.hdf.
19:29:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:29:03 INFO  : 
19:29:03 INFO  : Updating hardware inferred compiler options for project.
19:29:03 INFO  : Clearing existing target manager status.
19:29:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
19:29:14 INFO  : FPGA configured successfully with bitstream "/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/top.bit"
19:29:16 INFO  : Disconnected from the channel tcfchan#9.
19:29:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
19:29:17 INFO  : 'fpga -state' command is executed.
19:29:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:29:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
19:29:38 INFO  : FPGA configured successfully with bitstream "/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/top.bit"
19:29:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
19:29:41 INFO  : 'fpga -state' command is executed.
19:29:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:41 INFO  : Jtag cable 'Digilent Zybo 210279772620A' is selected.
19:29:41 INFO  : 'jtag frequency' command is executed.
19:29:41 INFO  : Sourcing of '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl' is done.
19:29:41 INFO  : Context for 'APU' is selected.
19:29:41 INFO  : Hardware design information is loaded from '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf'.
19:29:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:41 INFO  : Context for 'APU' is selected.
19:29:41 INFO  : 'stop' command is executed.
19:29:41 INFO  : 'ps7_init' command is executed.
19:29:41 INFO  : 'ps7_post_config' command is executed.
19:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:42 INFO  : The application '/home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:29:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
loadhw -hw /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
dow /home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:42 INFO  : Memory regions updated for context APU
19:29:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:42 INFO  : 'con' command is executed.
19:29:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
con
----------------End of Script----------------

19:29:42 INFO  : Launch script is exported to file '/home/jacoboffersen/Repos/lab4/lab4.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_project.elf_on_local.tcl'
19:36:12 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553711746000,  Project:1553710190000
19:36:12 INFO  : Project top_hw_platform_0's source hardware specification located at /home/jacoboffersen/Repos/lab4/lab4.sdk/top.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:36:12 INFO  : Copied contents of /home/jacoboffersen/Repos/lab4/lab4.sdk/top.hdf into /top_hw_platform_0/system.hdf.
19:36:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:36:15 INFO  : 
19:36:16 INFO  : Updating hardware inferred compiler options for project.
19:36:16 INFO  : Clearing existing target manager status.
19:37:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:37:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
19:37:12 INFO  : FPGA configured successfully with bitstream "/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/top.bit"
19:37:16 INFO  : Disconnected from the channel tcfchan#10.
19:37:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:37:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
19:37:30 INFO  : FPGA configured successfully with bitstream "/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/top.bit"
19:37:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
19:37:34 INFO  : 'fpga -state' command is executed.
19:37:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:37:34 INFO  : Jtag cable 'Digilent Zybo 210279772620A' is selected.
19:37:34 INFO  : 'jtag frequency' command is executed.
19:37:34 INFO  : Sourcing of '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl' is done.
19:37:34 INFO  : Context for 'APU' is selected.
19:37:34 INFO  : Hardware design information is loaded from '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf'.
19:37:34 INFO  : 'configparams force-mem-access 1' command is executed.
19:37:34 INFO  : Context for 'APU' is selected.
19:37:34 INFO  : 'stop' command is executed.
19:37:34 INFO  : 'ps7_init' command is executed.
19:37:34 INFO  : 'ps7_post_config' command is executed.
19:37:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:37:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:34 INFO  : The application '/home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:37:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:37:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
loadhw -hw /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
dow /home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:37:34 INFO  : Memory regions updated for context APU
19:37:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:34 INFO  : 'con' command is executed.
19:37:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
con
----------------End of Script----------------

19:37:34 INFO  : Launch script is exported to file '/home/jacoboffersen/Repos/lab4/lab4.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_project.elf_on_local.tcl'
19:42:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553712129000,  Project:1553711746000
19:42:29 INFO  : Project top_hw_platform_0's source hardware specification located at /home/jacoboffersen/Repos/lab4/lab4.sdk/top.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:42:34 INFO  : Copied contents of /home/jacoboffersen/Repos/lab4/lab4.sdk/top.hdf into /top_hw_platform_0/system.hdf.
19:42:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:42:36 INFO  : 
19:42:37 INFO  : Updating hardware inferred compiler options for project.
19:42:37 INFO  : Clearing existing target manager status.
19:42:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
19:42:43 INFO  : FPGA configured successfully with bitstream "/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/top.bit"
19:42:46 INFO  : Disconnected from the channel tcfchan#11.
19:42:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
19:42:48 INFO  : 'fpga -state' command is executed.
19:42:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:48 INFO  : Jtag cable 'Digilent Zybo 210279772620A' is selected.
19:42:48 INFO  : 'jtag frequency' command is executed.
19:42:48 INFO  : Sourcing of '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl' is done.
19:42:48 INFO  : Context for 'APU' is selected.
19:42:48 INFO  : Hardware design information is loaded from '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf'.
19:42:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:48 INFO  : Context for 'APU' is selected.
19:42:48 INFO  : 'stop' command is executed.
19:42:49 INFO  : 'ps7_init' command is executed.
19:42:49 INFO  : 'ps7_post_config' command is executed.
19:42:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:42:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:49 INFO  : The application '/home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:42:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:42:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
loadhw -hw /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
dow /home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:42:49 INFO  : Memory regions updated for context APU
19:42:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:49 INFO  : 'con' command is executed.
19:42:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
con
----------------End of Script----------------

19:42:49 INFO  : Launch script is exported to file '/home/jacoboffersen/Repos/lab4/lab4.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_project.elf_on_local.tcl'
19:42:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
19:43:02 INFO  : FPGA configured successfully with bitstream "/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/top.bit"
19:43:07 INFO  : Disconnected from the channel tcfchan#12.
19:43:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
19:43:08 INFO  : 'fpga -state' command is executed.
19:43:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:08 INFO  : Jtag cable 'Digilent Zybo 210279772620A' is selected.
19:43:08 INFO  : 'jtag frequency' command is executed.
19:43:08 INFO  : Sourcing of '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl' is done.
19:43:08 INFO  : Context for 'APU' is selected.
19:43:08 INFO  : Hardware design information is loaded from '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf'.
19:43:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:43:08 INFO  : Context for 'APU' is selected.
19:43:08 INFO  : 'stop' command is executed.
19:43:09 INFO  : 'ps7_init' command is executed.
19:43:09 INFO  : 'ps7_post_config' command is executed.
19:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:09 INFO  : The application '/home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:43:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:43:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
loadhw -hw /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
dow /home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:43:09 INFO  : Memory regions updated for context APU
19:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:09 INFO  : 'con' command is executed.
19:43:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
con
----------------End of Script----------------

19:43:09 INFO  : Launch script is exported to file '/home/jacoboffersen/Repos/lab4/lab4.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_project.elf_on_local.tcl'
19:48:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553712518000,  Project:1553712129000
19:48:55 INFO  : Project top_hw_platform_0's source hardware specification located at /home/jacoboffersen/Repos/lab4/lab4.sdk/top.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:48:55 INFO  : Copied contents of /home/jacoboffersen/Repos/lab4/lab4.sdk/top.hdf into /top_hw_platform_0/system.hdf.
19:48:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:48:58 INFO  : 
19:48:59 INFO  : Updating hardware inferred compiler options for project.
19:48:59 INFO  : Clearing existing target manager status.
19:49:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
19:49:23 INFO  : FPGA configured successfully with bitstream "/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/top.bit"
19:49:27 INFO  : Disconnected from the channel tcfchan#13.
19:49:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
19:49:28 INFO  : 'fpga -state' command is executed.
19:49:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:28 INFO  : Jtag cable 'Digilent Zybo 210279772620A' is selected.
19:49:28 INFO  : 'jtag frequency' command is executed.
19:49:28 INFO  : Sourcing of '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl' is done.
19:49:28 INFO  : Context for 'APU' is selected.
19:49:28 INFO  : Hardware design information is loaded from '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf'.
19:49:28 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:28 INFO  : Context for 'APU' is selected.
19:49:28 INFO  : 'stop' command is executed.
19:49:28 INFO  : 'ps7_init' command is executed.
19:49:28 INFO  : 'ps7_post_config' command is executed.
19:49:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:49:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:28 INFO  : The application '/home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
loadhw -hw /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
dow /home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:28 INFO  : Memory regions updated for context APU
19:49:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:29 INFO  : 'con' command is executed.
19:49:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
con
----------------End of Script----------------

19:49:29 INFO  : Launch script is exported to file '/home/jacoboffersen/Repos/lab4/lab4.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_project.elf_on_local.tcl'
19:56:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553713002000,  Project:1553712518000
19:56:52 INFO  : Project top_hw_platform_0's source hardware specification located at /home/jacoboffersen/Repos/lab4/lab4.sdk/top.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:56:52 INFO  : Copied contents of /home/jacoboffersen/Repos/lab4/lab4.sdk/top.hdf into /top_hw_platform_0/system.hdf.
19:56:54 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:56:55 INFO  : 
19:56:56 INFO  : Updating hardware inferred compiler options for project.
19:56:56 INFO  : Clearing existing target manager status.
19:57:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
19:57:15 INFO  : FPGA configured successfully with bitstream "/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/top.bit"
19:57:18 INFO  : Disconnected from the channel tcfchan#14.
19:57:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
19:57:21 INFO  : 'fpga -state' command is executed.
19:57:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:21 INFO  : Jtag cable 'Digilent Zybo 210279772620A' is selected.
19:57:21 INFO  : 'jtag frequency' command is executed.
19:57:21 INFO  : Sourcing of '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl' is done.
19:57:21 INFO  : Context for 'APU' is selected.
19:57:21 INFO  : Hardware design information is loaded from '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf'.
19:57:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:21 INFO  : Context for 'APU' is selected.
19:57:21 INFO  : 'stop' command is executed.
19:57:22 INFO  : 'ps7_init' command is executed.
19:57:22 INFO  : 'ps7_post_config' command is executed.
19:57:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:57:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:22 INFO  : The application '/home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:57:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:57:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
loadhw -hw /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
dow /home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

19:57:22 INFO  : Memory regions updated for context APU
19:57:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:22 INFO  : 'con' command is executed.
19:57:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
con
----------------End of Script----------------

19:57:22 INFO  : Launch script is exported to file '/home/jacoboffersen/Repos/lab4/lab4.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_project.elf_on_local.tcl'
20:13:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553714005000,  Project:1553713002000
20:13:39 INFO  : Project top_hw_platform_0's source hardware specification located at /home/jacoboffersen/Repos/lab4/lab4.sdk/top.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:13:39 INFO  : Copied contents of /home/jacoboffersen/Repos/lab4/lab4.sdk/top.hdf into /top_hw_platform_0/system.hdf.
20:13:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:13:42 INFO  : 
20:13:43 INFO  : Updating hardware inferred compiler options for project.
20:13:43 INFO  : Clearing existing target manager status.
20:13:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
20:14:00 INFO  : FPGA configured successfully with bitstream "/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/top.bit"
20:14:06 INFO  : Disconnected from the channel tcfchan#15.
20:14:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
20:14:09 INFO  : 'fpga -state' command is executed.
20:14:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:09 INFO  : Jtag cable 'Digilent Zybo 210279772620A' is selected.
20:14:09 INFO  : 'jtag frequency' command is executed.
20:14:09 INFO  : Sourcing of '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl' is done.
20:14:09 INFO  : Context for 'APU' is selected.
20:14:09 INFO  : Hardware design information is loaded from '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf'.
20:14:09 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:09 INFO  : Context for 'APU' is selected.
20:14:09 INFO  : 'stop' command is executed.
20:14:09 INFO  : 'ps7_init' command is executed.
20:14:09 INFO  : 'ps7_post_config' command is executed.
20:14:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:14:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:09 INFO  : The application '/home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
loadhw -hw /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
dow /home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:10 INFO  : Memory regions updated for context APU
20:14:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:10 INFO  : 'con' command is executed.
20:14:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
con
----------------End of Script----------------

20:14:10 INFO  : Launch script is exported to file '/home/jacoboffersen/Repos/lab4/lab4.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_project.elf_on_local.tcl'
20:23:37 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553714597000,  Project:1553714005000
20:23:37 INFO  : Project top_hw_platform_0's source hardware specification located at /home/jacoboffersen/Repos/lab4/lab4.sdk/top.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:23:38 INFO  : Copied contents of /home/jacoboffersen/Repos/lab4/lab4.sdk/top.hdf into /top_hw_platform_0/system.hdf.
20:23:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:23:40 INFO  : 
20:23:41 INFO  : Updating hardware inferred compiler options for project.
20:23:41 INFO  : Clearing existing target manager status.
20:24:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
20:24:32 INFO  : FPGA configured successfully with bitstream "/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/top.bit"
20:24:35 INFO  : Disconnected from the channel tcfchan#16.
20:24:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
20:24:36 ERROR : No supported FPGA device found
20:24:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
20:24:49 INFO  : FPGA configured successfully with bitstream "/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/top.bit"
20:24:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
20:24:52 INFO  : 'fpga -state' command is executed.
20:24:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:52 INFO  : Jtag cable 'Digilent Zybo 210279772620A' is selected.
20:24:52 INFO  : 'jtag frequency' command is executed.
20:24:52 INFO  : Sourcing of '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl' is done.
20:24:52 INFO  : Context for 'APU' is selected.
20:24:52 INFO  : Hardware design information is loaded from '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf'.
20:24:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:24:52 INFO  : Context for 'APU' is selected.
20:24:52 INFO  : 'stop' command is executed.
20:24:52 INFO  : 'ps7_init' command is executed.
20:24:52 INFO  : 'ps7_post_config' command is executed.
20:24:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:24:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:52 INFO  : The application '/home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:24:52 INFO  : 'configparams force-mem-access 0' command is executed.
20:24:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
loadhw -hw /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
dow /home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

20:24:52 INFO  : Memory regions updated for context APU
20:24:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:52 INFO  : 'con' command is executed.
20:24:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
con
----------------End of Script----------------

20:24:52 INFO  : Launch script is exported to file '/home/jacoboffersen/Repos/lab4/lab4.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_project.elf_on_local.tcl'
20:25:17 INFO  : Disconnected from the channel tcfchan#17.
12:47:50 INFO  : Registering command handlers for SDK TCF services
12:47:51 INFO  : Launching XSCT server: xsct -n -interactive /home/jacoboffersen/Repos/lab4/lab4.sdk/temp_xsdb_launch_script.tcl
12:47:53 INFO  : XSCT server has started successfully.
12:47:53 INFO  : Successfully done setting XSCT server connection channel  
12:47:53 INFO  : Successfully done setting SDK workspace  
12:47:53 INFO  : Processing command line option -hwspec /home/jacoboffersen/Repos/lab4/lab4.sdk/top.hdf.
12:47:53 INFO  : Checking for hwspec changes in the project top_hw_platform_0.
13:14:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
13:14:04 INFO  : 'fpga -state' command is executed.
13:14:13 INFO  : Memory regions updated for context APU
13:14:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:14:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
13:14:17 INFO  : FPGA configured successfully with bitstream "/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/top.bit"
13:15:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
13:15:20 INFO  : 'fpga -state' command is executed.
13:15:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:20 INFO  : Jtag cable 'Digilent Zybo 210279772620A' is selected.
13:15:20 INFO  : 'jtag frequency' command is executed.
13:15:20 INFO  : Sourcing of '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl' is done.
13:15:20 INFO  : Context for 'APU' is selected.
13:15:20 INFO  : Hardware design information is loaded from '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf'.
13:15:20 INFO  : 'configparams force-mem-access 1' command is executed.
13:15:20 INFO  : Context for 'APU' is selected.
13:15:20 INFO  : 'stop' command is executed.
13:15:20 INFO  : 'ps7_init' command is executed.
13:15:20 INFO  : 'ps7_post_config' command is executed.
13:15:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:15:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:21 INFO  : The application '/home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:15:21 INFO  : 'configparams force-mem-access 0' command is executed.
13:15:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
loadhw -hw /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
dow /home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

13:15:21 INFO  : Memory regions updated for context APU
13:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:21 INFO  : 'con' command is executed.
13:15:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
con
----------------End of Script----------------

13:15:21 INFO  : Launch script is exported to file '/home/jacoboffersen/Repos/lab4/lab4.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_project.elf_on_local.tcl'
13:15:54 INFO  : Disconnected from the channel tcfchan#1.
13:15:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
13:15:55 INFO  : 'fpga -state' command is executed.
13:15:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:55 INFO  : Jtag cable 'Digilent Zybo 210279772620A' is selected.
13:15:55 INFO  : 'jtag frequency' command is executed.
13:15:55 INFO  : Sourcing of '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl' is done.
13:15:55 INFO  : Context for 'APU' is selected.
13:15:56 INFO  : Hardware design information is loaded from '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf'.
13:15:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:15:57 INFO  : Context for 'APU' is selected.
13:15:57 INFO  : 'stop' command is executed.
13:15:57 INFO  : 'ps7_init' command is executed.
13:15:57 INFO  : 'ps7_post_config' command is executed.
13:15:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:15:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:57 INFO  : The application '/home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:15:57 INFO  : 'configparams force-mem-access 0' command is executed.
13:15:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
loadhw -hw /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
dow /home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

13:15:57 INFO  : Memory regions updated for context APU
13:15:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:57 INFO  : 'con' command is executed.
13:15:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
con
----------------End of Script----------------

13:15:57 INFO  : Launch script is exported to file '/home/jacoboffersen/Repos/lab4/lab4.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_project.elf_on_local.tcl'
13:16:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
13:16:22 INFO  : FPGA configured successfully with bitstream "/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/top.bit"
13:16:25 INFO  : Disconnected from the channel tcfchan#2.
13:16:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
13:16:26 INFO  : 'fpga -state' command is executed.
13:16:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:26 INFO  : Jtag cable 'Digilent Zybo 210279772620A' is selected.
13:16:26 INFO  : 'jtag frequency' command is executed.
13:16:26 INFO  : Sourcing of '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl' is done.
13:16:26 INFO  : Context for 'APU' is selected.
13:16:27 INFO  : Hardware design information is loaded from '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf'.
13:16:27 INFO  : 'configparams force-mem-access 1' command is executed.
13:16:27 INFO  : Context for 'APU' is selected.
13:16:27 INFO  : 'stop' command is executed.
13:16:27 INFO  : 'ps7_init' command is executed.
13:16:27 INFO  : 'ps7_post_config' command is executed.
13:16:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:16:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:28 INFO  : The application '/home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:16:28 INFO  : 'configparams force-mem-access 0' command is executed.
13:16:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
loadhw -hw /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
dow /home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

13:16:28 INFO  : Memory regions updated for context APU
13:16:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:28 INFO  : 'con' command is executed.
13:16:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
con
----------------End of Script----------------

13:16:28 INFO  : Launch script is exported to file '/home/jacoboffersen/Repos/lab4/lab4.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_project.elf_on_local.tcl'
13:17:49 INFO  : Disconnected from the channel tcfchan#3.
13:17:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
13:17:50 INFO  : 'fpga -state' command is executed.
13:17:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:50 INFO  : Jtag cable 'Digilent Zybo 210279772620A' is selected.
13:17:50 INFO  : 'jtag frequency' command is executed.
13:17:50 INFO  : Sourcing of '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl' is done.
13:17:50 INFO  : Context for 'APU' is selected.
13:17:51 INFO  : Hardware design information is loaded from '/home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf'.
13:17:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:17:51 INFO  : Context for 'APU' is selected.
13:17:51 INFO  : 'stop' command is executed.
13:17:51 INFO  : 'ps7_init' command is executed.
13:17:51 INFO  : 'ps7_post_config' command is executed.
13:17:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:17:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:51 INFO  : The application '/home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:17:51 INFO  : 'configparams force-mem-access 0' command is executed.
13:17:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
loadhw -hw /home/jacoboffersen/Repos/lab4/lab4.sdk/top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
dow /home/jacoboffersen/Repos/lab4/lab4.sdk/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

13:17:51 INFO  : Memory regions updated for context APU
13:17:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:52 INFO  : 'con' command is executed.
13:17:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
con
----------------End of Script----------------

13:17:52 INFO  : Launch script is exported to file '/home/jacoboffersen/Repos/lab4/lab4.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_project.elf_on_local.tcl'
13:19:47 INFO  : Disconnected from the channel tcfchan#4.
13:22:09 INFO  : Registering command handlers for SDK TCF services
13:22:10 INFO  : Launching XSCT server: xsct -n -interactive /home/jacoboffersen/Repos/lab5/lab5.sdk/temp_xsdb_launch_script.tcl
13:22:12 INFO  : XSCT server has started successfully.
13:22:12 INFO  : Successfully done setting XSCT server connection channel  
13:22:12 INFO  : Successfully done setting SDK workspace  
13:22:12 INFO  : Processing command line option -hwspec /home/jacoboffersen/Repos/lab5/lab5.sdk/top.hdf.
13:22:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
13:22:33 INFO  : FPGA configured successfully with bitstream "/home/jacoboffersen/Repos/lab5/lab5.sdk/top_hw_platform_0/top.bit"
13:22:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772620A" && level==0} -index 1' command is executed.
13:22:36 INFO  : 'fpga -state' command is executed.
13:22:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:36 INFO  : Jtag cable 'Digilent Zybo 210279772620A' is selected.
13:22:36 INFO  : 'jtag frequency' command is executed.
13:22:36 INFO  : Sourcing of '/home/jacoboffersen/Repos/lab5/lab5.sdk/top_hw_platform_0/ps7_init.tcl' is done.
13:22:36 INFO  : Context for 'APU' is selected.
13:22:36 INFO  : Hardware design information is loaded from '/home/jacoboffersen/Repos/lab5/lab5.sdk/top_hw_platform_0/system.hdf'.
13:22:36 INFO  : 'configparams force-mem-access 1' command is executed.
13:22:36 INFO  : Context for 'APU' is selected.
13:22:36 INFO  : 'stop' command is executed.
13:22:37 INFO  : 'ps7_init' command is executed.
13:22:37 INFO  : 'ps7_post_config' command is executed.
13:22:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:22:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:37 INFO  : The application '/home/jacoboffersen/Repos/lab5/lab5.sdk/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:22:37 INFO  : 'configparams force-mem-access 0' command is executed.
13:22:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/jacoboffersen/Repos/lab5/lab5.sdk/top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
loadhw -hw /home/jacoboffersen/Repos/lab5/lab5.sdk/top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
dow /home/jacoboffersen/Repos/lab5/lab5.sdk/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

13:22:37 INFO  : Memory regions updated for context APU
13:22:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:37 INFO  : 'con' command is executed.
13:22:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772620A"} -index 0
con
----------------End of Script----------------

13:22:37 INFO  : Launch script is exported to file '/home/jacoboffersen/Repos/lab5/lab5.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_project.elf_on_local.tcl'
