
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000008  00800200  00000a82  00000b16  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000a82  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000011  00800208  00800208  00000b1e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000b1e  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000230  00000000  00000000  00000b4e  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001644  00000000  00000000  00000d7e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000b1e  00000000  00000000  000023c2  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000f79  00000000  00000000  00002ee0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000004b8  00000000  00000000  00003e5c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000059b  00000000  00000000  00004314  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000aca  00000000  00000000  000048af  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001a0  00000000  00000000  00005379  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
   2:	00 00       	nop
   4:	df c0       	rjmp	.+446    	; 0x1c4 <__bad_interrupt>
   6:	00 00       	nop
   8:	dd c0       	rjmp	.+442    	; 0x1c4 <__bad_interrupt>
   a:	00 00       	nop
   c:	db c0       	rjmp	.+438    	; 0x1c4 <__bad_interrupt>
   e:	00 00       	nop
  10:	d9 c0       	rjmp	.+434    	; 0x1c4 <__bad_interrupt>
  12:	00 00       	nop
  14:	d7 c0       	rjmp	.+430    	; 0x1c4 <__bad_interrupt>
  16:	00 00       	nop
  18:	d5 c0       	rjmp	.+426    	; 0x1c4 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	d3 c0       	rjmp	.+422    	; 0x1c4 <__bad_interrupt>
  1e:	00 00       	nop
  20:	d1 c0       	rjmp	.+418    	; 0x1c4 <__bad_interrupt>
  22:	00 00       	nop
  24:	cf c0       	rjmp	.+414    	; 0x1c4 <__bad_interrupt>
  26:	00 00       	nop
  28:	cd c0       	rjmp	.+410    	; 0x1c4 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	cb c0       	rjmp	.+406    	; 0x1c4 <__bad_interrupt>
  2e:	00 00       	nop
  30:	c9 c0       	rjmp	.+402    	; 0x1c4 <__bad_interrupt>
  32:	00 00       	nop
  34:	c7 c0       	rjmp	.+398    	; 0x1c4 <__bad_interrupt>
  36:	00 00       	nop
  38:	c5 c0       	rjmp	.+394    	; 0x1c4 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	c3 c0       	rjmp	.+390    	; 0x1c4 <__bad_interrupt>
  3e:	00 00       	nop
  40:	c1 c0       	rjmp	.+386    	; 0x1c4 <__bad_interrupt>
  42:	00 00       	nop
  44:	bf c0       	rjmp	.+382    	; 0x1c4 <__bad_interrupt>
  46:	00 00       	nop
  48:	bd c0       	rjmp	.+378    	; 0x1c4 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	bb c0       	rjmp	.+374    	; 0x1c4 <__bad_interrupt>
  4e:	00 00       	nop
  50:	b9 c0       	rjmp	.+370    	; 0x1c4 <__bad_interrupt>
  52:	00 00       	nop
  54:	b7 c0       	rjmp	.+366    	; 0x1c4 <__bad_interrupt>
  56:	00 00       	nop
  58:	b5 c0       	rjmp	.+362    	; 0x1c4 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	b3 c0       	rjmp	.+358    	; 0x1c4 <__bad_interrupt>
  5e:	00 00       	nop
  60:	b1 c0       	rjmp	.+354    	; 0x1c4 <__bad_interrupt>
  62:	00 00       	nop
  64:	af c0       	rjmp	.+350    	; 0x1c4 <__bad_interrupt>
  66:	00 00       	nop
  68:	ad c0       	rjmp	.+346    	; 0x1c4 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	ab c0       	rjmp	.+342    	; 0x1c4 <__bad_interrupt>
  6e:	00 00       	nop
  70:	a9 c0       	rjmp	.+338    	; 0x1c4 <__bad_interrupt>
  72:	00 00       	nop
  74:	a7 c0       	rjmp	.+334    	; 0x1c4 <__bad_interrupt>
  76:	00 00       	nop
  78:	a5 c0       	rjmp	.+330    	; 0x1c4 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	a3 c0       	rjmp	.+326    	; 0x1c4 <__bad_interrupt>
  7e:	00 00       	nop
  80:	4f c2       	rjmp	.+1182   	; 0x520 <__vector_32>
  82:	00 00       	nop
  84:	9f c0       	rjmp	.+318    	; 0x1c4 <__bad_interrupt>
  86:	00 00       	nop
  88:	9d c0       	rjmp	.+314    	; 0x1c4 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	9b c0       	rjmp	.+310    	; 0x1c4 <__bad_interrupt>
  8e:	00 00       	nop
  90:	99 c0       	rjmp	.+306    	; 0x1c4 <__bad_interrupt>
  92:	00 00       	nop
  94:	97 c0       	rjmp	.+302    	; 0x1c4 <__bad_interrupt>
  96:	00 00       	nop
  98:	95 c0       	rjmp	.+298    	; 0x1c4 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	89 c2       	rjmp	.+1298   	; 0x5b0 <__vector_39>
  9e:	00 00       	nop
  a0:	91 c0       	rjmp	.+290    	; 0x1c4 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	8f c0       	rjmp	.+286    	; 0x1c4 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	8d c0       	rjmp	.+282    	; 0x1c4 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	8b c0       	rjmp	.+278    	; 0x1c4 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	89 c0       	rjmp	.+274    	; 0x1c4 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	87 c0       	rjmp	.+270    	; 0x1c4 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	85 c0       	rjmp	.+266    	; 0x1c4 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	83 c0       	rjmp	.+262    	; 0x1c4 <__bad_interrupt>
  be:	00 00       	nop
  c0:	81 c0       	rjmp	.+258    	; 0x1c4 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	7f c0       	rjmp	.+254    	; 0x1c4 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	7d c0       	rjmp	.+250    	; 0x1c4 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	7b c0       	rjmp	.+246    	; 0x1c4 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	79 c0       	rjmp	.+242    	; 0x1c4 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	77 c0       	rjmp	.+238    	; 0x1c4 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	75 c0       	rjmp	.+234    	; 0x1c4 <__bad_interrupt>
  da:	00 00       	nop
  dc:	73 c0       	rjmp	.+230    	; 0x1c4 <__bad_interrupt>
  de:	00 00       	nop
  e0:	71 c0       	rjmp	.+226    	; 0x1c4 <__bad_interrupt>
  e2:	00 00       	nop
  e4:	f3 02       	muls	r31, r19
  e6:	45 03       	mulsu	r20, r21
  e8:	45 03       	mulsu	r20, r21
  ea:	45 03       	mulsu	r20, r21
  ec:	45 03       	mulsu	r20, r21
  ee:	45 03       	mulsu	r20, r21
  f0:	45 03       	mulsu	r20, r21
  f2:	45 03       	mulsu	r20, r21
  f4:	f3 02       	muls	r31, r19
  f6:	45 03       	mulsu	r20, r21
  f8:	45 03       	mulsu	r20, r21
  fa:	45 03       	mulsu	r20, r21
  fc:	45 03       	mulsu	r20, r21
  fe:	45 03       	mulsu	r20, r21
 100:	45 03       	mulsu	r20, r21
 102:	45 03       	mulsu	r20, r21
 104:	f5 02       	muls	r31, r21
 106:	45 03       	mulsu	r20, r21
 108:	45 03       	mulsu	r20, r21
 10a:	45 03       	mulsu	r20, r21
 10c:	45 03       	mulsu	r20, r21
 10e:	45 03       	mulsu	r20, r21
 110:	45 03       	mulsu	r20, r21
 112:	45 03       	mulsu	r20, r21
 114:	45 03       	mulsu	r20, r21
 116:	45 03       	mulsu	r20, r21
 118:	45 03       	mulsu	r20, r21
 11a:	45 03       	mulsu	r20, r21
 11c:	45 03       	mulsu	r20, r21
 11e:	45 03       	mulsu	r20, r21
 120:	45 03       	mulsu	r20, r21
 122:	45 03       	mulsu	r20, r21
 124:	f5 02       	muls	r31, r21
 126:	45 03       	mulsu	r20, r21
 128:	45 03       	mulsu	r20, r21
 12a:	45 03       	mulsu	r20, r21
 12c:	45 03       	mulsu	r20, r21
 12e:	45 03       	mulsu	r20, r21
 130:	45 03       	mulsu	r20, r21
 132:	45 03       	mulsu	r20, r21
 134:	45 03       	mulsu	r20, r21
 136:	45 03       	mulsu	r20, r21
 138:	45 03       	mulsu	r20, r21
 13a:	45 03       	mulsu	r20, r21
 13c:	45 03       	mulsu	r20, r21
 13e:	45 03       	mulsu	r20, r21
 140:	45 03       	mulsu	r20, r21
 142:	45 03       	mulsu	r20, r21
 144:	41 03       	mulsu	r20, r17
 146:	45 03       	mulsu	r20, r21
 148:	45 03       	mulsu	r20, r21
 14a:	45 03       	mulsu	r20, r21
 14c:	45 03       	mulsu	r20, r21
 14e:	45 03       	mulsu	r20, r21
 150:	45 03       	mulsu	r20, r21
 152:	45 03       	mulsu	r20, r21
 154:	1e 03       	fmul	r17, r22
 156:	45 03       	mulsu	r20, r21
 158:	45 03       	mulsu	r20, r21
 15a:	45 03       	mulsu	r20, r21
 15c:	45 03       	mulsu	r20, r21
 15e:	45 03       	mulsu	r20, r21
 160:	45 03       	mulsu	r20, r21
 162:	45 03       	mulsu	r20, r21
 164:	45 03       	mulsu	r20, r21
 166:	45 03       	mulsu	r20, r21
 168:	45 03       	mulsu	r20, r21
 16a:	45 03       	mulsu	r20, r21
 16c:	45 03       	mulsu	r20, r21
 16e:	45 03       	mulsu	r20, r21
 170:	45 03       	mulsu	r20, r21
 172:	45 03       	mulsu	r20, r21
 174:	12 03       	mulsu	r17, r18
 176:	45 03       	mulsu	r20, r21
 178:	45 03       	mulsu	r20, r21
 17a:	45 03       	mulsu	r20, r21
 17c:	45 03       	mulsu	r20, r21
 17e:	45 03       	mulsu	r20, r21
 180:	45 03       	mulsu	r20, r21
 182:	45 03       	mulsu	r20, r21
 184:	30 03       	mulsu	r19, r16

00000186 <__ctors_end>:
 186:	11 24       	eor	r1, r1
 188:	1f be       	out	0x3f, r1	; 63
 18a:	cf ef       	ldi	r28, 0xFF	; 255
 18c:	d1 e2       	ldi	r29, 0x21	; 33
 18e:	de bf       	out	0x3e, r29	; 62
 190:	cd bf       	out	0x3d, r28	; 61
 192:	00 e0       	ldi	r16, 0x00	; 0
 194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
 196:	12 e0       	ldi	r17, 0x02	; 2
 198:	a0 e0       	ldi	r26, 0x00	; 0
 19a:	b2 e0       	ldi	r27, 0x02	; 2
 19c:	e2 e8       	ldi	r30, 0x82	; 130
 19e:	fa e0       	ldi	r31, 0x0A	; 10
 1a0:	00 e0       	ldi	r16, 0x00	; 0
 1a2:	0b bf       	out	0x3b, r16	; 59
 1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
 1a6:	07 90       	elpm	r0, Z+
 1a8:	0d 92       	st	X+, r0
 1aa:	a8 30       	cpi	r26, 0x08	; 8
 1ac:	b1 07       	cpc	r27, r17
 1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
 1b0:	22 e0       	ldi	r18, 0x02	; 2
 1b2:	a8 e0       	ldi	r26, 0x08	; 8
 1b4:	b2 e0       	ldi	r27, 0x02	; 2
 1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
 1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
 1ba:	a9 31       	cpi	r26, 0x19	; 25
 1bc:	b2 07       	cpc	r27, r18
 1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
 1c0:	4b d1       	rcall	.+662    	; 0x458 <main>
 1c2:	5d c4       	rjmp	.+2234   	; 0xa7e <_exit>

000001c4 <__bad_interrupt>:
 1c4:	1d cf       	rjmp	.-454    	; 0x0 <__vectors>

000001c6 <CAN_init>:
		MCP_write(MCP_TXB0CTRL + 6 + i, msg->data[i]);
	}
	
	/* Request to send contents of TXB0 */
	MCP_request_to_send(MCP_RTS_TX0);
}
 1c6:	da c0       	rjmp	.+436    	; 0x37c <MCP_init>
 1c8:	08 95       	ret

000001ca <CAN_message_receive>:

can_message_t CAN_message_receive(void)
{
 1ca:	9f 92       	push	r9
 1cc:	af 92       	push	r10
 1ce:	bf 92       	push	r11
 1d0:	cf 92       	push	r12
 1d2:	df 92       	push	r13
 1d4:	ef 92       	push	r14
 1d6:	ff 92       	push	r15
 1d8:	0f 93       	push	r16
 1da:	1f 93       	push	r17
 1dc:	cf 93       	push	r28
 1de:	df 93       	push	r29
 1e0:	cd b7       	in	r28, 0x3d	; 61
 1e2:	de b7       	in	r29, 0x3e	; 62
 1e4:	2b 97       	sbiw	r28, 0x0b	; 11
 1e6:	0f b6       	in	r0, 0x3f	; 63
 1e8:	f8 94       	cli
 1ea:	de bf       	out	0x3e, r29	; 62
 1ec:	0f be       	out	0x3f, r0	; 63
 1ee:	cd bf       	out	0x3d, r28	; 61
 1f0:	7c 01       	movw	r14, r24
	/* Only RXB0 is used */
	
	can_message_t message;
	uint8_t buffer = MCP_read(MCP_RXB0SIDH + 1);
 1f2:	82 e6       	ldi	r24, 0x62	; 98
 1f4:	95 d0       	rcall	.+298    	; 0x320 <MCP_read>
	message.id = (buffer >> 5);
 1f6:	82 95       	swap	r24
 1f8:	86 95       	lsr	r24
 1fa:	87 70       	andi	r24, 0x07	; 7
 1fc:	c8 2e       	mov	r12, r24
 1fe:	d1 2c       	mov	r13, r1
	buffer = MCP_read(MCP_RXB0CTRL + 5);
 200:	85 e6       	ldi	r24, 0x65	; 101
 202:	8e d0       	rcall	.+284    	; 0x320 <MCP_read>
	message.length = (buffer & 0x0F);
 204:	8f 70       	andi	r24, 0x0F	; 15
 206:	98 2e       	mov	r9, r24
	for (uint8_t i = 0; i < message.length; i++) {
 208:	a1 f0       	breq	.+40     	; 0x232 <CAN_message_receive+0x68>
 20a:	8e 01       	movw	r16, r28
 20c:	0c 5f       	subi	r16, 0xFC	; 252
 20e:	1f 4f       	sbci	r17, 0xFF	; 255
 210:	0f 2e       	mov	r0, r31
 212:	f6 e6       	ldi	r31, 0x66	; 102
 214:	af 2e       	mov	r10, r31
 216:	f0 2d       	mov	r31, r0
 218:	a8 0e       	add	r10, r24
 21a:	0f 2e       	mov	r0, r31
 21c:	f6 e6       	ldi	r31, 0x66	; 102
 21e:	bf 2e       	mov	r11, r31
 220:	f0 2d       	mov	r31, r0
		message.data[i] = MCP_read(MCP_RXB0CTRL + 6 + i);
 222:	8b 2d       	mov	r24, r11
 224:	7d d0       	rcall	.+250    	; 0x320 <MCP_read>
 226:	f8 01       	movw	r30, r16
 228:	81 93       	st	Z+, r24
 22a:	8f 01       	movw	r16, r30
 22c:	b3 94       	inc	r11
	can_message_t message;
	uint8_t buffer = MCP_read(MCP_RXB0SIDH + 1);
	message.id = (buffer >> 5);
	buffer = MCP_read(MCP_RXB0CTRL + 5);
	message.length = (buffer & 0x0F);
	for (uint8_t i = 0; i < message.length; i++) {
 22e:	ba 10       	cpse	r11, r10
 230:	f8 cf       	rjmp	.-16     	; 0x222 <CAN_message_receive+0x58>
		message.data[i] = MCP_read(MCP_RXB0CTRL + 6 + i);
	}
	
	/* Clear CANINTF.RX0IF */
	MCP_modify_bit(MCP_CANINTF, 0x01, 0x00);
 232:	40 e0       	ldi	r20, 0x00	; 0
 234:	61 e0       	ldi	r22, 0x01	; 1
 236:	8c e2       	ldi	r24, 0x2C	; 44
 238:	88 d0       	rcall	.+272    	; 0x34a <MCP_modify_bit>
	
	return message;
 23a:	da 82       	std	Y+2, r13	; 0x02
 23c:	c9 82       	std	Y+1, r12	; 0x01
 23e:	9b 82       	std	Y+3, r9	; 0x03
 240:	8b e0       	ldi	r24, 0x0B	; 11
 242:	fe 01       	movw	r30, r28
 244:	31 96       	adiw	r30, 0x01	; 1
 246:	d7 01       	movw	r26, r14
 248:	01 90       	ld	r0, Z+
 24a:	0d 92       	st	X+, r0
 24c:	8a 95       	dec	r24
 24e:	e1 f7       	brne	.-8      	; 0x248 <CAN_message_receive+0x7e>
}
 250:	c7 01       	movw	r24, r14
 252:	2b 96       	adiw	r28, 0x0b	; 11
 254:	0f b6       	in	r0, 0x3f	; 63
 256:	f8 94       	cli
 258:	de bf       	out	0x3e, r29	; 62
 25a:	0f be       	out	0x3f, r0	; 63
 25c:	cd bf       	out	0x3d, r28	; 61
 25e:	df 91       	pop	r29
 260:	cf 91       	pop	r28
 262:	1f 91       	pop	r17
 264:	0f 91       	pop	r16
 266:	ff 90       	pop	r15
 268:	ef 90       	pop	r14
 26a:	df 90       	pop	r13
 26c:	cf 90       	pop	r12
 26e:	bf 90       	pop	r11
 270:	af 90       	pop	r10
 272:	9f 90       	pop	r9
 274:	08 95       	ret

00000276 <CAN_message_handle>:

/* Processes a received CAN-message */
void CAN_message_handle(can_message_t msg)
{
 276:	ef 92       	push	r14
 278:	ff 92       	push	r15
 27a:	0f 93       	push	r16
 27c:	1f 93       	push	r17
 27e:	cf 93       	push	r28
 280:	df 93       	push	r29
 282:	cd b7       	in	r28, 0x3d	; 61
 284:	de b7       	in	r29, 0x3e	; 62
 286:	2b 97       	sbiw	r28, 0x0b	; 11
 288:	0f b6       	in	r0, 0x3f	; 63
 28a:	f8 94       	cli
 28c:	de bf       	out	0x3e, r29	; 62
 28e:	0f be       	out	0x3f, r0	; 63
 290:	cd bf       	out	0x3d, r28	; 61
 292:	e9 82       	std	Y+1, r14	; 0x01
 294:	fa 82       	std	Y+2, r15	; 0x02
 296:	0b 83       	std	Y+3, r16	; 0x03
 298:	1c 83       	std	Y+4, r17	; 0x04
 29a:	2d 83       	std	Y+5, r18	; 0x05
 29c:	3e 83       	std	Y+6, r19	; 0x06
 29e:	4f 83       	std	Y+7, r20	; 0x07
 2a0:	58 87       	std	Y+8, r21	; 0x08
 2a2:	69 87       	std	Y+9, r22	; 0x09
 2a4:	7a 87       	std	Y+10, r23	; 0x0a
 2a6:	8b 87       	std	Y+11, r24	; 0x0b
	uint8_t msg_type = msg.data[0];
	position_t received_pos;
	switch (msg_type) {
 2a8:	1a 36       	cpi	r17, 0x6A	; 106
 2aa:	79 f4       	brne	.+30     	; 0x2ca <CAN_message_handle+0x54>
		case 'j':
			received_pos.x = msg.data[2];
			received_pos.y = msg.data[3];
			SERVO_write(received_pos);
 2ac:	83 2f       	mov	r24, r19
 2ae:	94 2f       	mov	r25, r20
 2b0:	22 d1       	rcall	.+580    	; 0x4f6 <SERVO_write>
			MOTOR_write(msg);
 2b2:	e9 80       	ldd	r14, Y+1	; 0x01
 2b4:	fa 80       	ldd	r15, Y+2	; 0x02
 2b6:	0b 81       	ldd	r16, Y+3	; 0x03
 2b8:	1c 81       	ldd	r17, Y+4	; 0x04
 2ba:	2d 81       	ldd	r18, Y+5	; 0x05
 2bc:	3e 81       	ldd	r19, Y+6	; 0x06
 2be:	4f 81       	ldd	r20, Y+7	; 0x07
 2c0:	58 85       	ldd	r21, Y+8	; 0x08
 2c2:	69 85       	ldd	r22, Y+9	; 0x09
 2c4:	7a 85       	ldd	r23, Y+10	; 0x0a
 2c6:	8b 85       	ldd	r24, Y+11	; 0x0b
 2c8:	98 d0       	rcall	.+304    	; 0x3fa <MOTOR_write>
			break;
		default:
			break;
	}
 2ca:	2b 96       	adiw	r28, 0x0b	; 11
 2cc:	0f b6       	in	r0, 0x3f	; 63
 2ce:	f8 94       	cli
 2d0:	de bf       	out	0x3e, r29	; 62
 2d2:	0f be       	out	0x3f, r0	; 63
 2d4:	cd bf       	out	0x3d, r28	; 61
 2d6:	df 91       	pop	r29
 2d8:	cf 91       	pop	r28
 2da:	1f 91       	pop	r17
 2dc:	0f 91       	pop	r16
 2de:	ff 90       	pop	r15
 2e0:	ef 90       	pop	r14
 2e2:	08 95       	ret

000002e4 <IR_init>:

void IR_init(void)
{
	// 16Mhz/128 = 125kHZ for ADC reference clock
	// Enable ADC, set ADC prescaler = 128
	ADCSRA |= (1 << ADPS2)|(1 << ADPS1)|(1 << ADPS0);
 2e4:	ea e7       	ldi	r30, 0x7A	; 122
 2e6:	f0 e0       	ldi	r31, 0x00	; 0
 2e8:	80 81       	ld	r24, Z
 2ea:	87 60       	ori	r24, 0x07	; 7
 2ec:	80 83       	st	Z, r24
	
	// Set voltage reference to Avcc (5V), set left adjusted
	ADMUX |= (1 << REFS0)|(1 << ADLAR);
 2ee:	ac e7       	ldi	r26, 0x7C	; 124
 2f0:	b0 e0       	ldi	r27, 0x00	; 0
 2f2:	8c 91       	ld	r24, X
 2f4:	80 66       	ori	r24, 0x60	; 96
 2f6:	8c 93       	st	X, r24
	
	// Turn on ADC
	ADCSRA |= (1 << ADEN);
 2f8:	80 81       	ld	r24, Z
 2fa:	80 68       	ori	r24, 0x80	; 128
 2fc:	80 83       	st	Z, r24
 2fe:	08 95       	ret

00000300 <IR_read>:
}

uint8_t IR_read(void)
{
	ADCSRA |= (1 << ADSC); // Start conversion
 300:	ea e7       	ldi	r30, 0x7A	; 122
 302:	f0 e0       	ldi	r31, 0x00	; 0
 304:	80 81       	ld	r24, Z
 306:	80 64       	ori	r24, 0x40	; 64
 308:	80 83       	st	Z, r24
	
	while (ADCSRA & (1 << ADSC)); // Wait until conversion is done
 30a:	80 81       	ld	r24, Z
 30c:	86 fd       	sbrc	r24, 6
 30e:	fd cf       	rjmp	.-6      	; 0x30a <IR_read+0xa>
	return ADCH; // Return ADC value from high register
 310:	80 91 79 00 	lds	r24, 0x0079
 314:	08 95       	ret

00000316 <MCP_reset>:
	SPI_master_transmit(MCP_RX_STATUS);
	//SPI_master_transmit(0x00); // Unneccessary because of "repeat data out"?
	char status = SPDR;
	PORTB |= (1 << PB0);
	return status;
}
 316:	28 98       	cbi	0x05, 0	; 5
 318:	80 ec       	ldi	r24, 0xC0	; 192
 31a:	19 d1       	rcall	.+562    	; 0x54e <SPI_master_transmit>
 31c:	28 9a       	sbi	0x05, 0	; 5
 31e:	08 95       	ret

00000320 <MCP_read>:
 320:	cf 93       	push	r28
 322:	c8 2f       	mov	r28, r24
 324:	28 98       	cbi	0x05, 0	; 5
 326:	83 e0       	ldi	r24, 0x03	; 3
 328:	12 d1       	rcall	.+548    	; 0x54e <SPI_master_transmit>
 32a:	8c 2f       	mov	r24, r28
 32c:	10 d1       	rcall	.+544    	; 0x54e <SPI_master_transmit>
 32e:	80 e0       	ldi	r24, 0x00	; 0
 330:	0e d1       	rcall	.+540    	; 0x54e <SPI_master_transmit>
 332:	8e b5       	in	r24, 0x2e	; 46
 334:	28 9a       	sbi	0x05, 0	; 5
 336:	cf 91       	pop	r28
 338:	08 95       	ret

0000033a <MCP_read_status>:
 33a:	28 98       	cbi	0x05, 0	; 5
 33c:	80 ea       	ldi	r24, 0xA0	; 160
 33e:	07 d1       	rcall	.+526    	; 0x54e <SPI_master_transmit>
 340:	80 e0       	ldi	r24, 0x00	; 0
 342:	05 d1       	rcall	.+522    	; 0x54e <SPI_master_transmit>
 344:	8e b5       	in	r24, 0x2e	; 46
 346:	28 9a       	sbi	0x05, 0	; 5
 348:	08 95       	ret

0000034a <MCP_modify_bit>:
	MCP_modify_bit(MCP_CANCTRL, mask, mode);
}

/* Changes the value of the register bits specified by the mask */
void MCP_modify_bit(uint8_t addr, uint8_t mask, uint8_t data)
{
 34a:	1f 93       	push	r17
 34c:	cf 93       	push	r28
 34e:	df 93       	push	r29
 350:	18 2f       	mov	r17, r24
 352:	d6 2f       	mov	r29, r22
 354:	c4 2f       	mov	r28, r20
	PORTB &= ~(1 << PB0);
 356:	28 98       	cbi	0x05, 0	; 5
	SPI_master_transmit(MCP_BITMOD);
 358:	85 e0       	ldi	r24, 0x05	; 5
 35a:	f9 d0       	rcall	.+498    	; 0x54e <SPI_master_transmit>
	SPI_master_transmit(addr);
 35c:	81 2f       	mov	r24, r17
 35e:	f7 d0       	rcall	.+494    	; 0x54e <SPI_master_transmit>
	SPI_master_transmit(mask);
 360:	8d 2f       	mov	r24, r29
 362:	f5 d0       	rcall	.+490    	; 0x54e <SPI_master_transmit>
	SPI_master_transmit(data);
 364:	8c 2f       	mov	r24, r28
 366:	f3 d0       	rcall	.+486    	; 0x54e <SPI_master_transmit>
	PORTB |= (1 << PB0);
 368:	28 9a       	sbi	0x05, 0	; 5
 36a:	df 91       	pop	r29
 36c:	cf 91       	pop	r28
 36e:	1f 91       	pop	r17
 370:	08 95       	ret

00000372 <MCP_set_mode>:

/* Set MCP mode of operation */
void MCP_set_mode(uint8_t mode)
{
	uint8_t mask = 0b11100000;
	MCP_modify_bit(MCP_CANCTRL, mask, mode);
 372:	48 2f       	mov	r20, r24
 374:	60 ee       	ldi	r22, 0xE0	; 224
 376:	8f e0       	ldi	r24, 0x0F	; 15
 378:	e8 cf       	rjmp	.-48     	; 0x34a <MCP_modify_bit>
 37a:	08 95       	ret

0000037c <MCP_init>:

#include "mcp_2.h"

void MCP_init(void)
{
	SPI_master_init();
 37c:	e3 d0       	rcall	.+454    	; 0x544 <SPI_master_init>
	MCP_reset();
 37e:	cb df       	rcall	.-106    	; 0x316 <MCP_reset>
	
	MCP_modify_bit(MCP_RXB0CTRL, 0b01100000, 0xFF); // Turns masks/filters off for RX0
 380:	4f ef       	ldi	r20, 0xFF	; 255
 382:	60 e6       	ldi	r22, 0x60	; 96
 384:	80 e6       	ldi	r24, 0x60	; 96
 386:	e1 df       	rcall	.-62     	; 0x34a <MCP_modify_bit>
	MCP_modify_bit(MCP_RXB1CTRL, 0b01100000, 0xFF); // Turns masks/filters off for RX1
 388:	4f ef       	ldi	r20, 0xFF	; 255
 38a:	60 e6       	ldi	r22, 0x60	; 96
 38c:	80 e7       	ldi	r24, 0x70	; 112
 38e:	dd df       	rcall	.-70     	; 0x34a <MCP_modify_bit>
	//MCP_set_mode(MODE_LOOPBACK); // Sets loopback operation mode for testing
	MCP_set_mode(MODE_NORMAL); // Sets normal operation mode
 390:	80 e0       	ldi	r24, 0x00	; 0
 392:	ef cf       	rjmp	.-34     	; 0x372 <MCP_set_mode>
 394:	08 95       	ret

00000396 <MOTOR_enable>:
}

/* Sets or clears motor enable bit */
void MOTOR_enable(uint8_t val)
{
	if (val == 1) {
 396:	81 30       	cpi	r24, 0x01	; 1
 398:	11 f4       	brne	.+4      	; 0x39e <MOTOR_enable+0x8>
		PORTF |= (1 << PF4);
 39a:	8c 9a       	sbi	0x11, 4	; 17
 39c:	08 95       	ret
	} else {
		PORTF &= ~(1 << PF4);
 39e:	8c 98       	cbi	0x11, 4	; 17
 3a0:	08 95       	ret

000003a2 <MOTOR_speed_set>:
	}
}

/* Sets speed value converted to analog 0-5V */
void MOTOR_speed_set(uint8_t speed)
{
 3a2:	cf 93       	push	r28
 3a4:	df 93       	push	r29
 3a6:	00 d0       	rcall	.+0      	; 0x3a8 <MOTOR_speed_set+0x6>
 3a8:	cd b7       	in	r28, 0x3d	; 61
 3aa:	de b7       	in	r29, 0x3e	; 62
	uint8_t msg[3] = {DAC_ADDR, CMD, speed};
 3ac:	90 e5       	ldi	r25, 0x50	; 80
 3ae:	99 83       	std	Y+1, r25	; 0x01
 3b0:	1a 82       	std	Y+2, r1	; 0x02
 3b2:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg, 3); // msg length = 3
 3b4:	63 e0       	ldi	r22, 0x03	; 3
 3b6:	ce 01       	movw	r24, r28
 3b8:	01 96       	adiw	r24, 0x01	; 1
 3ba:	d8 d0       	rcall	.+432    	; 0x56c <TWI_Start_Transceiver_With_Data>
}
 3bc:	0f 90       	pop	r0
 3be:	0f 90       	pop	r0
 3c0:	0f 90       	pop	r0
 3c2:	df 91       	pop	r29
 3c4:	cf 91       	pop	r28
 3c6:	08 95       	ret

000003c8 <MOTOR_dir_set>:

/* Sets/clears direction bit DIR */
void MOTOR_dir_set(uint8_t dir)
{
	if (dir == 1) {
 3c8:	81 30       	cpi	r24, 0x01	; 1
 3ca:	11 f4       	brne	.+4      	; 0x3d0 <MOTOR_dir_set+0x8>
		PORTF |= (1 << PF3);
 3cc:	8b 9a       	sbi	0x11, 3	; 17
 3ce:	08 95       	ret
	} else {
		PORTF &= ~(1 << PF3);
 3d0:	8b 98       	cbi	0x11, 3	; 17
 3d2:	08 95       	ret

000003d4 <MOTOR_init>:

uint8_t byte_invert(uint8_t data);

void MOTOR_init(void)
{
	TWI_Master_Initialise();
 3d4:	c1 d0       	rcall	.+386    	; 0x558 <TWI_Master_Initialise>
	DDRF |= (1 << PF3)|(1 << PF4)|(1 << PF5)|(1 << PF6)|(1 << PF7); // Setting pins to output
 3d6:	80 b3       	in	r24, 0x10	; 16
 3d8:	88 6f       	ori	r24, 0xF8	; 248
 3da:	80 bb       	out	0x10, r24	; 16
	DDRK = 0;
 3dc:	10 92 07 01 	sts	0x0107, r1
	PORTF &= ~(1 << PF6); // reset
 3e0:	8e 98       	cbi	0x11, 6	; 17
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 3e2:	86 e0       	ldi	r24, 0x06	; 6
 3e4:	8a 95       	dec	r24
 3e6:	f1 f7       	brne	.-4      	; 0x3e4 <MOTOR_init+0x10>
 3e8:	00 c0       	rjmp	.+0      	; 0x3ea <MOTOR_init+0x16>
	_delay_us(20);
	PORTF |= (1 << PF6);
 3ea:	8e 9a       	sbi	0x11, 6	; 17
	MOTOR_enable(1);  // Enable motor
 3ec:	81 e0       	ldi	r24, 0x01	; 1
 3ee:	d3 df       	rcall	.-90     	; 0x396 <MOTOR_enable>
	MOTOR_speed_set(0); // Initialize motor speed to 0
 3f0:	80 e0       	ldi	r24, 0x00	; 0
 3f2:	d7 df       	rcall	.-82     	; 0x3a2 <MOTOR_speed_set>
	MOTOR_dir_set(0); // Set direction bit
 3f4:	80 e0       	ldi	r24, 0x00	; 0
 3f6:	e8 cf       	rjmp	.-48     	; 0x3c8 <MOTOR_dir_set>
 3f8:	08 95       	ret

000003fa <MOTOR_write>:
}

/* Sets motor speed and direction according to data from input CAN message */
void MOTOR_write(can_message_t msg)
{
 3fa:	ef 92       	push	r14
 3fc:	ff 92       	push	r15
 3fe:	0f 93       	push	r16
 400:	1f 93       	push	r17
 402:	cf 93       	push	r28
 404:	df 93       	push	r29
 406:	cd b7       	in	r28, 0x3d	; 61
 408:	de b7       	in	r29, 0x3e	; 62
 40a:	2b 97       	sbiw	r28, 0x0b	; 11
 40c:	0f b6       	in	r0, 0x3f	; 63
 40e:	f8 94       	cli
 410:	de bf       	out	0x3e, r29	; 62
 412:	0f be       	out	0x3f, r0	; 63
 414:	cd bf       	out	0x3d, r28	; 61
	uint8_t dir = msg.data[1];
	uint8_t joy_pos = msg.data[2];
	uint8_t speed = 0;
	
	if (dir == LEFT) {
 416:	21 30       	cpi	r18, 0x01	; 1
 418:	29 f4       	brne	.+10     	; 0x424 <MOTOR_write+0x2a>
		speed = 127 - joy_pos;
 41a:	1f e7       	ldi	r17, 0x7F	; 127
 41c:	13 1b       	sub	r17, r19
		MOTOR_dir_set(0);
 41e:	80 e0       	ldi	r24, 0x00	; 0
 420:	d3 df       	rcall	.-90     	; 0x3c8 <MOTOR_dir_set>
 422:	08 c0       	rjmp	.+16     	; 0x434 <MOTOR_write+0x3a>
	} else if (dir == RIGHT) {
 424:	22 30       	cpi	r18, 0x02	; 2
 426:	29 f4       	brne	.+10     	; 0x432 <MOTOR_write+0x38>
		speed = joy_pos - 127;
 428:	11 e8       	ldi	r17, 0x81	; 129
 42a:	13 0f       	add	r17, r19
		MOTOR_dir_set(1);
 42c:	81 e0       	ldi	r24, 0x01	; 1
 42e:	cc df       	rcall	.-104    	; 0x3c8 <MOTOR_dir_set>
 430:	01 c0       	rjmp	.+2      	; 0x434 <MOTOR_write+0x3a>
/* Sets motor speed and direction according to data from input CAN message */
void MOTOR_write(can_message_t msg)
{
	uint8_t dir = msg.data[1];
	uint8_t joy_pos = msg.data[2];
	uint8_t speed = 0;
 432:	10 e0       	ldi	r17, 0x00	; 0
 434:	81 2f       	mov	r24, r17
 436:	1f 36       	cpi	r17, 0x6F	; 111
 438:	08 f0       	brcs	.+2      	; 0x43c <MOTOR_write+0x42>
 43a:	8e e6       	ldi	r24, 0x6E	; 110
	
	if (speed > 110) {
		speed = 110;
	}
	
	MOTOR_speed_set(speed);
 43c:	b2 df       	rcall	.-156    	; 0x3a2 <MOTOR_speed_set>
}
 43e:	2b 96       	adiw	r28, 0x0b	; 11
 440:	0f b6       	in	r0, 0x3f	; 63
 442:	f8 94       	cli
 444:	de bf       	out	0x3e, r29	; 62
 446:	0f be       	out	0x3f, r0	; 63
 448:	cd bf       	out	0x3d, r28	; 61
 44a:	df 91       	pop	r29
 44c:	cf 91       	pop	r28
 44e:	1f 91       	pop	r17
 450:	0f 91       	pop	r16
 452:	ff 90       	pop	r15
 454:	ef 90       	pop	r14
 456:	08 95       	ret

00000458 <main>:
#include "can.h"
#include "ir.h"
#include "motor.h"

int main(void)
{
 458:	cf 93       	push	r28
 45a:	df 93       	push	r29
 45c:	cd b7       	in	r28, 0x3d	; 61
 45e:	de b7       	in	r29, 0x3e	; 62
 460:	2b 97       	sbiw	r28, 0x0b	; 11
 462:	0f b6       	in	r0, 0x3f	; 63
 464:	f8 94       	cli
 466:	de bf       	out	0x3e, r29	; 62
 468:	0f be       	out	0x3f, r0	; 63
 46a:	cd bf       	out	0x3d, r28	; 61
	sei(); // Enable global interrupts
 46c:	78 94       	sei
	
	SERVO_init();
 46e:	41 d0       	rcall	.+130    	; 0x4f2 <SERVO_init>
	fdevopen(USART_transmit, USART_receive); // Sets printf to serial port
 470:	6e e6       	ldi	r22, 0x6E	; 110
 472:	73 e0       	ldi	r23, 0x03	; 3
 474:	86 e6       	ldi	r24, 0x66	; 102
 476:	93 e0       	ldi	r25, 0x03	; 3
 478:	70 d1       	rcall	.+736    	; 0x75a <fdevopen>
	USART_init(MYUBBR);
 47a:	87 e6       	ldi	r24, 0x67	; 103
 47c:	90 e0       	ldi	r25, 0x00	; 0
 47e:	1b d1       	rcall	.+566    	; 0x6b6 <USART_init>
	CAN_init();
 480:	a2 de       	rcall	.-700    	; 0x1c6 <CAN_init>
	IR_init();
 482:	30 df       	rcall	.-416    	; 0x2e4 <IR_init>
	MOTOR_init();
 484:	a7 df       	rcall	.-178    	; 0x3d4 <MOTOR_init>
	
	uint8_t status, msg_arrived;
	can_message_t received_message;
	uint8_t ir = IR_read(); // Can be printed to verify that the IR functionality works
 486:	3c df       	rcall	.-392    	; 0x300 <IR_read>
	
	while(1) {

		status = MCP_read_status();
 488:	58 df       	rcall	.-336    	; 0x33a <MCP_read_status>
		msg_arrived = (status & 1);
		if (msg_arrived) {
 48a:	80 ff       	sbrs	r24, 0
 48c:	fd cf       	rjmp	.-6      	; 0x488 <main+0x30>
			received_message = CAN_message_receive();
 48e:	ce 01       	movw	r24, r28
 490:	01 96       	adiw	r24, 0x01	; 1
 492:	9b de       	rcall	.-714    	; 0x1ca <CAN_message_receive>
			CAN_message_handle(received_message);
 494:	e9 80       	ldd	r14, Y+1	; 0x01
 496:	fa 80       	ldd	r15, Y+2	; 0x02
 498:	0b 81       	ldd	r16, Y+3	; 0x03
 49a:	1c 81       	ldd	r17, Y+4	; 0x04
 49c:	2d 81       	ldd	r18, Y+5	; 0x05
 49e:	3e 81       	ldd	r19, Y+6	; 0x06
 4a0:	4f 81       	ldd	r20, Y+7	; 0x07
 4a2:	58 85       	ldd	r21, Y+8	; 0x08
 4a4:	69 85       	ldd	r22, Y+9	; 0x09
 4a6:	7a 85       	ldd	r23, Y+10	; 0x0a
 4a8:	8b 85       	ldd	r24, Y+11	; 0x0b
 4aa:	e5 de       	rcall	.-566    	; 0x276 <CAN_message_handle>
 4ac:	ed cf       	rjmp	.-38     	; 0x488 <main+0x30>

000004ae <timer3_init>:
}

void timer3_init(void)
{
	// Set up timer in Fast PWM mode 14
	TCCR3A |= (1 << COM1A1)|(1 << WGM11);
 4ae:	e0 e9       	ldi	r30, 0x90	; 144
 4b0:	f0 e0       	ldi	r31, 0x00	; 0
 4b2:	80 81       	ld	r24, Z
 4b4:	82 68       	ori	r24, 0x82	; 130
 4b6:	80 83       	st	Z, r24
	
	// Set up timer with prescaler = 64 and PWM fast mode 14
	TCCR3B |= (1 << WGM13)|(1 << WGM12)|(1 << CS11)|(1 << CS10);
 4b8:	e1 e9       	ldi	r30, 0x91	; 145
 4ba:	f0 e0       	ldi	r31, 0x00	; 0
 4bc:	80 81       	ld	r24, Z
 4be:	8b 61       	ori	r24, 0x1B	; 27
 4c0:	80 83       	st	Z, r24
	
	// Set up timer with TOP value = 5000 (0x1388)
	ICR3 = 0x1388;
 4c2:	88 e8       	ldi	r24, 0x88	; 136
 4c4:	93 e1       	ldi	r25, 0x13	; 19
 4c6:	90 93 97 00 	sts	0x0097, r25
 4ca:	80 93 96 00 	sts	0x0096, r24
	
	// initialize counter
	TCNT3 = 0;
 4ce:	10 92 95 00 	sts	0x0095, r1
 4d2:	10 92 94 00 	sts	0x0094, r1
	
	// initialize compare value (servo to middle, 0x0177)
	OCR3A = 0x0177;
 4d6:	87 e7       	ldi	r24, 0x77	; 119
 4d8:	91 e0       	ldi	r25, 0x01	; 1
 4da:	90 93 99 00 	sts	0x0099, r25
 4de:	80 93 98 00 	sts	0x0098, r24
	
	// Enable compare interrupt
	TIMSK3 |= (1 << OCIE1A);
 4e2:	e1 e7       	ldi	r30, 0x71	; 113
 4e4:	f0 e0       	ldi	r31, 0x00	; 0
 4e6:	80 81       	ld	r24, Z
 4e8:	82 60       	ori	r24, 0x02	; 2
 4ea:	80 83       	st	Z, r24
	
	// Set PWM port as output
	DDRE = (1 << PE3);
 4ec:	88 e0       	ldi	r24, 0x08	; 8
 4ee:	8d b9       	out	0x0d, r24	; 13
 4f0:	08 95       	ret

000004f2 <SERVO_init>:

#include "servo.h"

void SERVO_init(void)
{
	timer3_init();
 4f2:	dd cf       	rjmp	.-70     	; 0x4ae <timer3_init>
 4f4:	08 95       	ret

000004f6 <SERVO_write>:
{
	const uint32_t min = 225;
	const uint32_t max = 525;
	const uint32_t delta = max-min;
	uint32_t y = (uint32_t) pos.y;
	uint32_t ref = y * delta/255;
 4f6:	29 2f       	mov	r18, r25
 4f8:	30 e0       	ldi	r19, 0x00	; 0
 4fa:	ac e2       	ldi	r26, 0x2C	; 44
 4fc:	b1 e0       	ldi	r27, 0x01	; 1
 4fe:	1e d1       	rcall	.+572    	; 0x73c <__umulhisi3>
 500:	2f ef       	ldi	r18, 0xFF	; 255
 502:	30 e0       	ldi	r19, 0x00	; 0
 504:	40 e0       	ldi	r20, 0x00	; 0
 506:	50 e0       	ldi	r21, 0x00	; 0
 508:	f1 d0       	rcall	.+482    	; 0x6ec <__udivmodsi4>
	uint32_t new_pos = min + ref;
 50a:	da 01       	movw	r26, r20
 50c:	c9 01       	movw	r24, r18
 50e:	8f 51       	subi	r24, 0x1F	; 31
 510:	9f 4f       	sbci	r25, 0xFF	; 255
 512:	af 4f       	sbci	r26, 0xFF	; 255
 514:	bf 4f       	sbci	r27, 0xFF	; 255
	
	// Update the timer's compare register
	OCR3A = new_pos;
 516:	90 93 99 00 	sts	0x0099, r25
 51a:	80 93 98 00 	sts	0x0098, r24
 51e:	08 95       	ret

00000520 <__vector_32>:
}

/* Interrupt handler for TIMER1 compare. Generates the PWM signal */
ISR(TIMER3_COMPA_vect)
{
 520:	1f 92       	push	r1
 522:	0f 92       	push	r0
 524:	0f b6       	in	r0, 0x3f	; 63
 526:	0f 92       	push	r0
 528:	11 24       	eor	r1, r1
 52a:	8f 93       	push	r24
 52c:	9f 93       	push	r25
	// pin toggle
	PORTE ^= (1 << PE3);
 52e:	9e b1       	in	r25, 0x0e	; 14
 530:	88 e0       	ldi	r24, 0x08	; 8
 532:	89 27       	eor	r24, r25
 534:	8e b9       	out	0x0e, r24	; 14
 536:	9f 91       	pop	r25
 538:	8f 91       	pop	r24
 53a:	0f 90       	pop	r0
 53c:	0f be       	out	0x3f, r0	; 63
 53e:	0f 90       	pop	r0
 540:	1f 90       	pop	r1
 542:	18 95       	reti

00000544 <SPI_master_init>:
#include "spi_2.h"

void SPI_master_init(void)
{
	/* Set ~SS, MOSI and SCK output, all others input */
	DDRB = (1 << PB0)|(1 << PB2)|(1 << PB1); // Setting ~SS necessary?
 544:	87 e0       	ldi	r24, 0x07	; 7
 546:	84 b9       	out	0x04, r24	; 4
	
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR = (1 << SPE)|(1 << MSTR)|(1 << SPR0);
 548:	81 e5       	ldi	r24, 0x51	; 81
 54a:	8c bd       	out	0x2c, r24	; 44
 54c:	08 95       	ret

0000054e <SPI_master_transmit>:
}

void SPI_master_transmit(uint8_t cData)
{
	/* Start transmission */
	SPDR = cData;
 54e:	8e bd       	out	0x2e, r24	; 46
	
	/* Wait for transmission to complete */
	while (!(SPSR & (1 << SPIF))) {
 550:	0d b4       	in	r0, 0x2d	; 45
 552:	07 fe       	sbrs	r0, 7
 554:	fd cf       	rjmp	.-6      	; 0x550 <SPI_master_transmit+0x2>
		;
	}
}
 556:	08 95       	ret

00000558 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
 558:	8c e0       	ldi	r24, 0x0C	; 12
 55a:	80 93 b8 00 	sts	0x00B8, r24
 55e:	8f ef       	ldi	r24, 0xFF	; 255
 560:	80 93 bb 00 	sts	0x00BB, r24
 564:	84 e0       	ldi	r24, 0x04	; 4
 566:	80 93 bc 00 	sts	0x00BC, r24
 56a:	08 95       	ret

0000056c <TWI_Start_Transceiver_With_Data>:
 56c:	ec eb       	ldi	r30, 0xBC	; 188
 56e:	f0 e0       	ldi	r31, 0x00	; 0
 570:	20 81       	ld	r18, Z
 572:	20 fd       	sbrc	r18, 0
 574:	fd cf       	rjmp	.-6      	; 0x570 <TWI_Start_Transceiver_With_Data+0x4>
 576:	60 93 0a 02 	sts	0x020A, r22
 57a:	fc 01       	movw	r30, r24
 57c:	20 81       	ld	r18, Z
 57e:	20 93 0b 02 	sts	0x020B, r18
 582:	20 fd       	sbrc	r18, 0
 584:	0c c0       	rjmp	.+24     	; 0x59e <TWI_Start_Transceiver_With_Data+0x32>
 586:	62 30       	cpi	r22, 0x02	; 2
 588:	50 f0       	brcs	.+20     	; 0x59e <TWI_Start_Transceiver_With_Data+0x32>
 58a:	dc 01       	movw	r26, r24
 58c:	11 96       	adiw	r26, 0x01	; 1
 58e:	ec e0       	ldi	r30, 0x0C	; 12
 590:	f2 e0       	ldi	r31, 0x02	; 2
 592:	81 e0       	ldi	r24, 0x01	; 1
 594:	9d 91       	ld	r25, X+
 596:	91 93       	st	Z+, r25
 598:	8f 5f       	subi	r24, 0xFF	; 255
 59a:	86 13       	cpse	r24, r22
 59c:	fb cf       	rjmp	.-10     	; 0x594 <TWI_Start_Transceiver_With_Data+0x28>
 59e:	10 92 09 02 	sts	0x0209, r1
 5a2:	88 ef       	ldi	r24, 0xF8	; 248
 5a4:	80 93 06 02 	sts	0x0206, r24
 5a8:	85 ea       	ldi	r24, 0xA5	; 165
 5aa:	80 93 bc 00 	sts	0x00BC, r24
 5ae:	08 95       	ret

000005b0 <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
#pragma vector=TWI_vect
ISR(TWI_vect)
{
 5b0:	1f 92       	push	r1
 5b2:	0f 92       	push	r0
 5b4:	0f b6       	in	r0, 0x3f	; 63
 5b6:	0f 92       	push	r0
 5b8:	11 24       	eor	r1, r1
 5ba:	0b b6       	in	r0, 0x3b	; 59
 5bc:	0f 92       	push	r0
 5be:	2f 93       	push	r18
 5c0:	3f 93       	push	r19
 5c2:	8f 93       	push	r24
 5c4:	9f 93       	push	r25
 5c6:	af 93       	push	r26
 5c8:	bf 93       	push	r27
 5ca:	ef 93       	push	r30
 5cc:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
 5ce:	80 91 b9 00 	lds	r24, 0x00B9
 5d2:	90 e0       	ldi	r25, 0x00	; 0
 5d4:	fc 01       	movw	r30, r24
 5d6:	38 97       	sbiw	r30, 0x08	; 8
 5d8:	e1 35       	cpi	r30, 0x51	; 81
 5da:	f1 05       	cpc	r31, r1
 5dc:	08 f0       	brcs	.+2      	; 0x5e0 <__vector_39+0x30>
 5de:	55 c0       	rjmp	.+170    	; 0x68a <__vector_39+0xda>
 5e0:	ee 58       	subi	r30, 0x8E	; 142
 5e2:	ff 4f       	sbci	r31, 0xFF	; 255
 5e4:	a5 c0       	rjmp	.+330    	; 0x730 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
 5e6:	10 92 08 02 	sts	0x0208, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
 5ea:	e0 91 08 02 	lds	r30, 0x0208
 5ee:	80 91 0a 02 	lds	r24, 0x020A
 5f2:	e8 17       	cp	r30, r24
 5f4:	70 f4       	brcc	.+28     	; 0x612 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
 5f6:	81 e0       	ldi	r24, 0x01	; 1
 5f8:	8e 0f       	add	r24, r30
 5fa:	80 93 08 02 	sts	0x0208, r24
 5fe:	f0 e0       	ldi	r31, 0x00	; 0
 600:	e5 5f       	subi	r30, 0xF5	; 245
 602:	fd 4f       	sbci	r31, 0xFD	; 253
 604:	80 81       	ld	r24, Z
 606:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 60a:	85 e8       	ldi	r24, 0x85	; 133
 60c:	80 93 bc 00 	sts	0x00BC, r24
 610:	43 c0       	rjmp	.+134    	; 0x698 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 612:	80 91 09 02 	lds	r24, 0x0209
 616:	81 60       	ori	r24, 0x01	; 1
 618:	80 93 09 02 	sts	0x0209, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 61c:	84 e9       	ldi	r24, 0x94	; 148
 61e:	80 93 bc 00 	sts	0x00BC, r24
 622:	3a c0       	rjmp	.+116    	; 0x698 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
 624:	e0 91 08 02 	lds	r30, 0x0208
 628:	81 e0       	ldi	r24, 0x01	; 1
 62a:	8e 0f       	add	r24, r30
 62c:	80 93 08 02 	sts	0x0208, r24
 630:	80 91 bb 00 	lds	r24, 0x00BB
 634:	f0 e0       	ldi	r31, 0x00	; 0
 636:	e5 5f       	subi	r30, 0xF5	; 245
 638:	fd 4f       	sbci	r31, 0xFD	; 253
 63a:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
 63c:	20 91 08 02 	lds	r18, 0x0208
 640:	30 e0       	ldi	r19, 0x00	; 0
 642:	80 91 0a 02 	lds	r24, 0x020A
 646:	90 e0       	ldi	r25, 0x00	; 0
 648:	01 97       	sbiw	r24, 0x01	; 1
 64a:	28 17       	cp	r18, r24
 64c:	39 07       	cpc	r19, r25
 64e:	24 f4       	brge	.+8      	; 0x658 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 650:	85 ec       	ldi	r24, 0xC5	; 197
 652:	80 93 bc 00 	sts	0x00BC, r24
 656:	20 c0       	rjmp	.+64     	; 0x698 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 658:	85 e8       	ldi	r24, 0x85	; 133
 65a:	80 93 bc 00 	sts	0x00BC, r24
 65e:	1c c0       	rjmp	.+56     	; 0x698 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
 660:	80 91 bb 00 	lds	r24, 0x00BB
 664:	e0 91 08 02 	lds	r30, 0x0208
 668:	f0 e0       	ldi	r31, 0x00	; 0
 66a:	e5 5f       	subi	r30, 0xF5	; 245
 66c:	fd 4f       	sbci	r31, 0xFD	; 253
 66e:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 670:	80 91 09 02 	lds	r24, 0x0209
 674:	81 60       	ori	r24, 0x01	; 1
 676:	80 93 09 02 	sts	0x0209, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 67a:	84 e9       	ldi	r24, 0x94	; 148
 67c:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
 680:	0b c0       	rjmp	.+22     	; 0x698 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 682:	85 ea       	ldi	r24, 0xA5	; 165
 684:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
 688:	07 c0       	rjmp	.+14     	; 0x698 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
 68a:	80 91 b9 00 	lds	r24, 0x00B9
 68e:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
 692:	84 e0       	ldi	r24, 0x04	; 4
 694:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
 698:	ff 91       	pop	r31
 69a:	ef 91       	pop	r30
 69c:	bf 91       	pop	r27
 69e:	af 91       	pop	r26
 6a0:	9f 91       	pop	r25
 6a2:	8f 91       	pop	r24
 6a4:	3f 91       	pop	r19
 6a6:	2f 91       	pop	r18
 6a8:	0f 90       	pop	r0
 6aa:	0b be       	out	0x3b, r0	; 59
 6ac:	0f 90       	pop	r0
 6ae:	0f be       	out	0x3f, r0	; 63
 6b0:	0f 90       	pop	r0
 6b2:	1f 90       	pop	r1
 6b4:	18 95       	reti

000006b6 <USART_init>:
#include "usart_2.h"

void USART_init(unsigned int ubrr)
{
	/* Set baud rate*/
	UBRR0H = (unsigned char)(ubrr >> 8 );
 6b6:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char)ubrr;
 6ba:	80 93 c4 00 	sts	0x00C4, r24
	/*Enable receiver and transmitter*/
	UCSR0B = (1 << RXEN0)|(1 << TXEN0);
 6be:	88 e1       	ldi	r24, 0x18	; 24
 6c0:	80 93 c1 00 	sts	0x00C1, r24
	/* Set frame format: 8data, 2stop bit */
	UCSR0C = (1 << USBS0)|(3 << UCSZ10);
 6c4:	8e e0       	ldi	r24, 0x0E	; 14
 6c6:	80 93 c2 00 	sts	0x00C2, r24
 6ca:	08 95       	ret

000006cc <USART_transmit>:
}

void USART_transmit(unsigned char data)
{
	/* Wait for empty transmit buffer */
	while (!( UCSR0A & (1 << UDRE0)))
 6cc:	e0 ec       	ldi	r30, 0xC0	; 192
 6ce:	f0 e0       	ldi	r31, 0x00	; 0
 6d0:	90 81       	ld	r25, Z
 6d2:	95 ff       	sbrs	r25, 5
 6d4:	fd cf       	rjmp	.-6      	; 0x6d0 <USART_transmit+0x4>
		;
	/* Put data into buffer, sends the data */
	UDR0 = data;
 6d6:	80 93 c6 00 	sts	0x00C6, r24
 6da:	08 95       	ret

000006dc <USART_receive>:
}

unsigned char USART_receive(void)
{
	/* Wait for data to be received */
	while ( !(UCSR0A & ( 1 << RXC0)) )
 6dc:	e0 ec       	ldi	r30, 0xC0	; 192
 6de:	f0 e0       	ldi	r31, 0x00	; 0
 6e0:	80 81       	ld	r24, Z
 6e2:	88 23       	and	r24, r24
 6e4:	ec f7       	brge	.-6      	; 0x6e0 <USART_receive+0x4>
		;
	/* Get and return received data from buffer */
	return UDR0;
 6e6:	80 91 c6 00 	lds	r24, 0x00C6
}
 6ea:	08 95       	ret

000006ec <__udivmodsi4>:
 6ec:	a1 e2       	ldi	r26, 0x21	; 33
 6ee:	1a 2e       	mov	r1, r26
 6f0:	aa 1b       	sub	r26, r26
 6f2:	bb 1b       	sub	r27, r27
 6f4:	fd 01       	movw	r30, r26
 6f6:	0d c0       	rjmp	.+26     	; 0x712 <__udivmodsi4_ep>

000006f8 <__udivmodsi4_loop>:
 6f8:	aa 1f       	adc	r26, r26
 6fa:	bb 1f       	adc	r27, r27
 6fc:	ee 1f       	adc	r30, r30
 6fe:	ff 1f       	adc	r31, r31
 700:	a2 17       	cp	r26, r18
 702:	b3 07       	cpc	r27, r19
 704:	e4 07       	cpc	r30, r20
 706:	f5 07       	cpc	r31, r21
 708:	20 f0       	brcs	.+8      	; 0x712 <__udivmodsi4_ep>
 70a:	a2 1b       	sub	r26, r18
 70c:	b3 0b       	sbc	r27, r19
 70e:	e4 0b       	sbc	r30, r20
 710:	f5 0b       	sbc	r31, r21

00000712 <__udivmodsi4_ep>:
 712:	66 1f       	adc	r22, r22
 714:	77 1f       	adc	r23, r23
 716:	88 1f       	adc	r24, r24
 718:	99 1f       	adc	r25, r25
 71a:	1a 94       	dec	r1
 71c:	69 f7       	brne	.-38     	; 0x6f8 <__udivmodsi4_loop>
 71e:	60 95       	com	r22
 720:	70 95       	com	r23
 722:	80 95       	com	r24
 724:	90 95       	com	r25
 726:	9b 01       	movw	r18, r22
 728:	ac 01       	movw	r20, r24
 72a:	bd 01       	movw	r22, r26
 72c:	cf 01       	movw	r24, r30
 72e:	08 95       	ret

00000730 <__tablejump2__>:
 730:	ee 0f       	add	r30, r30
 732:	ff 1f       	adc	r31, r31

00000734 <__tablejump__>:
 734:	05 90       	lpm	r0, Z+
 736:	f4 91       	lpm	r31, Z
 738:	e0 2d       	mov	r30, r0
 73a:	19 94       	eijmp

0000073c <__umulhisi3>:
 73c:	a2 9f       	mul	r26, r18
 73e:	b0 01       	movw	r22, r0
 740:	b3 9f       	mul	r27, r19
 742:	c0 01       	movw	r24, r0
 744:	a3 9f       	mul	r26, r19
 746:	70 0d       	add	r23, r0
 748:	81 1d       	adc	r24, r1
 74a:	11 24       	eor	r1, r1
 74c:	91 1d       	adc	r25, r1
 74e:	b2 9f       	mul	r27, r18
 750:	70 0d       	add	r23, r0
 752:	81 1d       	adc	r24, r1
 754:	11 24       	eor	r1, r1
 756:	91 1d       	adc	r25, r1
 758:	08 95       	ret

0000075a <fdevopen>:
 75a:	0f 93       	push	r16
 75c:	1f 93       	push	r17
 75e:	cf 93       	push	r28
 760:	df 93       	push	r29
 762:	ec 01       	movw	r28, r24
 764:	8b 01       	movw	r16, r22
 766:	00 97       	sbiw	r24, 0x00	; 0
 768:	31 f4       	brne	.+12     	; 0x776 <fdevopen+0x1c>
 76a:	61 15       	cp	r22, r1
 76c:	71 05       	cpc	r23, r1
 76e:	19 f4       	brne	.+6      	; 0x776 <fdevopen+0x1c>
 770:	80 e0       	ldi	r24, 0x00	; 0
 772:	90 e0       	ldi	r25, 0x00	; 0
 774:	37 c0       	rjmp	.+110    	; 0x7e4 <fdevopen+0x8a>
 776:	6e e0       	ldi	r22, 0x0E	; 14
 778:	70 e0       	ldi	r23, 0x00	; 0
 77a:	81 e0       	ldi	r24, 0x01	; 1
 77c:	90 e0       	ldi	r25, 0x00	; 0
 77e:	37 d0       	rcall	.+110    	; 0x7ee <calloc>
 780:	fc 01       	movw	r30, r24
 782:	00 97       	sbiw	r24, 0x00	; 0
 784:	a9 f3       	breq	.-22     	; 0x770 <fdevopen+0x16>
 786:	80 e8       	ldi	r24, 0x80	; 128
 788:	83 83       	std	Z+3, r24	; 0x03
 78a:	01 15       	cp	r16, r1
 78c:	11 05       	cpc	r17, r1
 78e:	71 f0       	breq	.+28     	; 0x7ac <fdevopen+0x52>
 790:	13 87       	std	Z+11, r17	; 0x0b
 792:	02 87       	std	Z+10, r16	; 0x0a
 794:	81 e8       	ldi	r24, 0x81	; 129
 796:	83 83       	std	Z+3, r24	; 0x03
 798:	80 91 0f 02 	lds	r24, 0x020F
 79c:	90 91 10 02 	lds	r25, 0x0210
 7a0:	89 2b       	or	r24, r25
 7a2:	21 f4       	brne	.+8      	; 0x7ac <fdevopen+0x52>
 7a4:	f0 93 10 02 	sts	0x0210, r31
 7a8:	e0 93 0f 02 	sts	0x020F, r30
 7ac:	20 97       	sbiw	r28, 0x00	; 0
 7ae:	c9 f0       	breq	.+50     	; 0x7e2 <fdevopen+0x88>
 7b0:	d1 87       	std	Z+9, r29	; 0x09
 7b2:	c0 87       	std	Z+8, r28	; 0x08
 7b4:	83 81       	ldd	r24, Z+3	; 0x03
 7b6:	82 60       	ori	r24, 0x02	; 2
 7b8:	83 83       	std	Z+3, r24	; 0x03
 7ba:	80 91 11 02 	lds	r24, 0x0211
 7be:	90 91 12 02 	lds	r25, 0x0212
 7c2:	89 2b       	or	r24, r25
 7c4:	71 f4       	brne	.+28     	; 0x7e2 <fdevopen+0x88>
 7c6:	f0 93 12 02 	sts	0x0212, r31
 7ca:	e0 93 11 02 	sts	0x0211, r30
 7ce:	80 91 13 02 	lds	r24, 0x0213
 7d2:	90 91 14 02 	lds	r25, 0x0214
 7d6:	89 2b       	or	r24, r25
 7d8:	21 f4       	brne	.+8      	; 0x7e2 <fdevopen+0x88>
 7da:	f0 93 14 02 	sts	0x0214, r31
 7de:	e0 93 13 02 	sts	0x0213, r30
 7e2:	cf 01       	movw	r24, r30
 7e4:	df 91       	pop	r29
 7e6:	cf 91       	pop	r28
 7e8:	1f 91       	pop	r17
 7ea:	0f 91       	pop	r16
 7ec:	08 95       	ret

000007ee <calloc>:
 7ee:	0f 93       	push	r16
 7f0:	1f 93       	push	r17
 7f2:	cf 93       	push	r28
 7f4:	df 93       	push	r29
 7f6:	86 9f       	mul	r24, r22
 7f8:	80 01       	movw	r16, r0
 7fa:	87 9f       	mul	r24, r23
 7fc:	10 0d       	add	r17, r0
 7fe:	96 9f       	mul	r25, r22
 800:	10 0d       	add	r17, r0
 802:	11 24       	eor	r1, r1
 804:	c8 01       	movw	r24, r16
 806:	0d d0       	rcall	.+26     	; 0x822 <malloc>
 808:	ec 01       	movw	r28, r24
 80a:	00 97       	sbiw	r24, 0x00	; 0
 80c:	21 f0       	breq	.+8      	; 0x816 <calloc+0x28>
 80e:	a8 01       	movw	r20, r16
 810:	60 e0       	ldi	r22, 0x00	; 0
 812:	70 e0       	ldi	r23, 0x00	; 0
 814:	2d d1       	rcall	.+602    	; 0xa70 <memset>
 816:	ce 01       	movw	r24, r28
 818:	df 91       	pop	r29
 81a:	cf 91       	pop	r28
 81c:	1f 91       	pop	r17
 81e:	0f 91       	pop	r16
 820:	08 95       	ret

00000822 <malloc>:
 822:	cf 93       	push	r28
 824:	df 93       	push	r29
 826:	82 30       	cpi	r24, 0x02	; 2
 828:	91 05       	cpc	r25, r1
 82a:	10 f4       	brcc	.+4      	; 0x830 <malloc+0xe>
 82c:	82 e0       	ldi	r24, 0x02	; 2
 82e:	90 e0       	ldi	r25, 0x00	; 0
 830:	e0 91 17 02 	lds	r30, 0x0217
 834:	f0 91 18 02 	lds	r31, 0x0218
 838:	20 e0       	ldi	r18, 0x00	; 0
 83a:	30 e0       	ldi	r19, 0x00	; 0
 83c:	a0 e0       	ldi	r26, 0x00	; 0
 83e:	b0 e0       	ldi	r27, 0x00	; 0
 840:	30 97       	sbiw	r30, 0x00	; 0
 842:	39 f1       	breq	.+78     	; 0x892 <malloc+0x70>
 844:	40 81       	ld	r20, Z
 846:	51 81       	ldd	r21, Z+1	; 0x01
 848:	48 17       	cp	r20, r24
 84a:	59 07       	cpc	r21, r25
 84c:	b8 f0       	brcs	.+46     	; 0x87c <malloc+0x5a>
 84e:	48 17       	cp	r20, r24
 850:	59 07       	cpc	r21, r25
 852:	71 f4       	brne	.+28     	; 0x870 <malloc+0x4e>
 854:	82 81       	ldd	r24, Z+2	; 0x02
 856:	93 81       	ldd	r25, Z+3	; 0x03
 858:	10 97       	sbiw	r26, 0x00	; 0
 85a:	29 f0       	breq	.+10     	; 0x866 <malloc+0x44>
 85c:	13 96       	adiw	r26, 0x03	; 3
 85e:	9c 93       	st	X, r25
 860:	8e 93       	st	-X, r24
 862:	12 97       	sbiw	r26, 0x02	; 2
 864:	2c c0       	rjmp	.+88     	; 0x8be <malloc+0x9c>
 866:	90 93 18 02 	sts	0x0218, r25
 86a:	80 93 17 02 	sts	0x0217, r24
 86e:	27 c0       	rjmp	.+78     	; 0x8be <malloc+0x9c>
 870:	21 15       	cp	r18, r1
 872:	31 05       	cpc	r19, r1
 874:	31 f0       	breq	.+12     	; 0x882 <malloc+0x60>
 876:	42 17       	cp	r20, r18
 878:	53 07       	cpc	r21, r19
 87a:	18 f0       	brcs	.+6      	; 0x882 <malloc+0x60>
 87c:	a9 01       	movw	r20, r18
 87e:	db 01       	movw	r26, r22
 880:	01 c0       	rjmp	.+2      	; 0x884 <malloc+0x62>
 882:	ef 01       	movw	r28, r30
 884:	9a 01       	movw	r18, r20
 886:	bd 01       	movw	r22, r26
 888:	df 01       	movw	r26, r30
 88a:	02 80       	ldd	r0, Z+2	; 0x02
 88c:	f3 81       	ldd	r31, Z+3	; 0x03
 88e:	e0 2d       	mov	r30, r0
 890:	d7 cf       	rjmp	.-82     	; 0x840 <malloc+0x1e>
 892:	21 15       	cp	r18, r1
 894:	31 05       	cpc	r19, r1
 896:	f9 f0       	breq	.+62     	; 0x8d6 <malloc+0xb4>
 898:	28 1b       	sub	r18, r24
 89a:	39 0b       	sbc	r19, r25
 89c:	24 30       	cpi	r18, 0x04	; 4
 89e:	31 05       	cpc	r19, r1
 8a0:	80 f4       	brcc	.+32     	; 0x8c2 <malloc+0xa0>
 8a2:	8a 81       	ldd	r24, Y+2	; 0x02
 8a4:	9b 81       	ldd	r25, Y+3	; 0x03
 8a6:	61 15       	cp	r22, r1
 8a8:	71 05       	cpc	r23, r1
 8aa:	21 f0       	breq	.+8      	; 0x8b4 <malloc+0x92>
 8ac:	fb 01       	movw	r30, r22
 8ae:	93 83       	std	Z+3, r25	; 0x03
 8b0:	82 83       	std	Z+2, r24	; 0x02
 8b2:	04 c0       	rjmp	.+8      	; 0x8bc <malloc+0x9a>
 8b4:	90 93 18 02 	sts	0x0218, r25
 8b8:	80 93 17 02 	sts	0x0217, r24
 8bc:	fe 01       	movw	r30, r28
 8be:	32 96       	adiw	r30, 0x02	; 2
 8c0:	44 c0       	rjmp	.+136    	; 0x94a <malloc+0x128>
 8c2:	fe 01       	movw	r30, r28
 8c4:	e2 0f       	add	r30, r18
 8c6:	f3 1f       	adc	r31, r19
 8c8:	81 93       	st	Z+, r24
 8ca:	91 93       	st	Z+, r25
 8cc:	22 50       	subi	r18, 0x02	; 2
 8ce:	31 09       	sbc	r19, r1
 8d0:	39 83       	std	Y+1, r19	; 0x01
 8d2:	28 83       	st	Y, r18
 8d4:	3a c0       	rjmp	.+116    	; 0x94a <malloc+0x128>
 8d6:	20 91 15 02 	lds	r18, 0x0215
 8da:	30 91 16 02 	lds	r19, 0x0216
 8de:	23 2b       	or	r18, r19
 8e0:	41 f4       	brne	.+16     	; 0x8f2 <malloc+0xd0>
 8e2:	20 91 02 02 	lds	r18, 0x0202
 8e6:	30 91 03 02 	lds	r19, 0x0203
 8ea:	30 93 16 02 	sts	0x0216, r19
 8ee:	20 93 15 02 	sts	0x0215, r18
 8f2:	20 91 00 02 	lds	r18, 0x0200
 8f6:	30 91 01 02 	lds	r19, 0x0201
 8fa:	21 15       	cp	r18, r1
 8fc:	31 05       	cpc	r19, r1
 8fe:	41 f4       	brne	.+16     	; 0x910 <malloc+0xee>
 900:	2d b7       	in	r18, 0x3d	; 61
 902:	3e b7       	in	r19, 0x3e	; 62
 904:	40 91 04 02 	lds	r20, 0x0204
 908:	50 91 05 02 	lds	r21, 0x0205
 90c:	24 1b       	sub	r18, r20
 90e:	35 0b       	sbc	r19, r21
 910:	e0 91 15 02 	lds	r30, 0x0215
 914:	f0 91 16 02 	lds	r31, 0x0216
 918:	e2 17       	cp	r30, r18
 91a:	f3 07       	cpc	r31, r19
 91c:	a0 f4       	brcc	.+40     	; 0x946 <malloc+0x124>
 91e:	2e 1b       	sub	r18, r30
 920:	3f 0b       	sbc	r19, r31
 922:	28 17       	cp	r18, r24
 924:	39 07       	cpc	r19, r25
 926:	78 f0       	brcs	.+30     	; 0x946 <malloc+0x124>
 928:	ac 01       	movw	r20, r24
 92a:	4e 5f       	subi	r20, 0xFE	; 254
 92c:	5f 4f       	sbci	r21, 0xFF	; 255
 92e:	24 17       	cp	r18, r20
 930:	35 07       	cpc	r19, r21
 932:	48 f0       	brcs	.+18     	; 0x946 <malloc+0x124>
 934:	4e 0f       	add	r20, r30
 936:	5f 1f       	adc	r21, r31
 938:	50 93 16 02 	sts	0x0216, r21
 93c:	40 93 15 02 	sts	0x0215, r20
 940:	81 93       	st	Z+, r24
 942:	91 93       	st	Z+, r25
 944:	02 c0       	rjmp	.+4      	; 0x94a <malloc+0x128>
 946:	e0 e0       	ldi	r30, 0x00	; 0
 948:	f0 e0       	ldi	r31, 0x00	; 0
 94a:	cf 01       	movw	r24, r30
 94c:	df 91       	pop	r29
 94e:	cf 91       	pop	r28
 950:	08 95       	ret

00000952 <free>:
 952:	cf 93       	push	r28
 954:	df 93       	push	r29
 956:	00 97       	sbiw	r24, 0x00	; 0
 958:	09 f4       	brne	.+2      	; 0x95c <free+0xa>
 95a:	87 c0       	rjmp	.+270    	; 0xa6a <free+0x118>
 95c:	fc 01       	movw	r30, r24
 95e:	32 97       	sbiw	r30, 0x02	; 2
 960:	13 82       	std	Z+3, r1	; 0x03
 962:	12 82       	std	Z+2, r1	; 0x02
 964:	c0 91 17 02 	lds	r28, 0x0217
 968:	d0 91 18 02 	lds	r29, 0x0218
 96c:	20 97       	sbiw	r28, 0x00	; 0
 96e:	81 f4       	brne	.+32     	; 0x990 <free+0x3e>
 970:	20 81       	ld	r18, Z
 972:	31 81       	ldd	r19, Z+1	; 0x01
 974:	28 0f       	add	r18, r24
 976:	39 1f       	adc	r19, r25
 978:	80 91 15 02 	lds	r24, 0x0215
 97c:	90 91 16 02 	lds	r25, 0x0216
 980:	82 17       	cp	r24, r18
 982:	93 07       	cpc	r25, r19
 984:	79 f5       	brne	.+94     	; 0x9e4 <free+0x92>
 986:	f0 93 16 02 	sts	0x0216, r31
 98a:	e0 93 15 02 	sts	0x0215, r30
 98e:	6d c0       	rjmp	.+218    	; 0xa6a <free+0x118>
 990:	de 01       	movw	r26, r28
 992:	20 e0       	ldi	r18, 0x00	; 0
 994:	30 e0       	ldi	r19, 0x00	; 0
 996:	ae 17       	cp	r26, r30
 998:	bf 07       	cpc	r27, r31
 99a:	50 f4       	brcc	.+20     	; 0x9b0 <free+0x5e>
 99c:	12 96       	adiw	r26, 0x02	; 2
 99e:	4d 91       	ld	r20, X+
 9a0:	5c 91       	ld	r21, X
 9a2:	13 97       	sbiw	r26, 0x03	; 3
 9a4:	9d 01       	movw	r18, r26
 9a6:	41 15       	cp	r20, r1
 9a8:	51 05       	cpc	r21, r1
 9aa:	09 f1       	breq	.+66     	; 0x9ee <free+0x9c>
 9ac:	da 01       	movw	r26, r20
 9ae:	f3 cf       	rjmp	.-26     	; 0x996 <free+0x44>
 9b0:	b3 83       	std	Z+3, r27	; 0x03
 9b2:	a2 83       	std	Z+2, r26	; 0x02
 9b4:	40 81       	ld	r20, Z
 9b6:	51 81       	ldd	r21, Z+1	; 0x01
 9b8:	84 0f       	add	r24, r20
 9ba:	95 1f       	adc	r25, r21
 9bc:	8a 17       	cp	r24, r26
 9be:	9b 07       	cpc	r25, r27
 9c0:	71 f4       	brne	.+28     	; 0x9de <free+0x8c>
 9c2:	8d 91       	ld	r24, X+
 9c4:	9c 91       	ld	r25, X
 9c6:	11 97       	sbiw	r26, 0x01	; 1
 9c8:	84 0f       	add	r24, r20
 9ca:	95 1f       	adc	r25, r21
 9cc:	02 96       	adiw	r24, 0x02	; 2
 9ce:	91 83       	std	Z+1, r25	; 0x01
 9d0:	80 83       	st	Z, r24
 9d2:	12 96       	adiw	r26, 0x02	; 2
 9d4:	8d 91       	ld	r24, X+
 9d6:	9c 91       	ld	r25, X
 9d8:	13 97       	sbiw	r26, 0x03	; 3
 9da:	93 83       	std	Z+3, r25	; 0x03
 9dc:	82 83       	std	Z+2, r24	; 0x02
 9de:	21 15       	cp	r18, r1
 9e0:	31 05       	cpc	r19, r1
 9e2:	29 f4       	brne	.+10     	; 0x9ee <free+0x9c>
 9e4:	f0 93 18 02 	sts	0x0218, r31
 9e8:	e0 93 17 02 	sts	0x0217, r30
 9ec:	3e c0       	rjmp	.+124    	; 0xa6a <free+0x118>
 9ee:	d9 01       	movw	r26, r18
 9f0:	13 96       	adiw	r26, 0x03	; 3
 9f2:	fc 93       	st	X, r31
 9f4:	ee 93       	st	-X, r30
 9f6:	12 97       	sbiw	r26, 0x02	; 2
 9f8:	4d 91       	ld	r20, X+
 9fa:	5d 91       	ld	r21, X+
 9fc:	a4 0f       	add	r26, r20
 9fe:	b5 1f       	adc	r27, r21
 a00:	ea 17       	cp	r30, r26
 a02:	fb 07       	cpc	r31, r27
 a04:	79 f4       	brne	.+30     	; 0xa24 <free+0xd2>
 a06:	80 81       	ld	r24, Z
 a08:	91 81       	ldd	r25, Z+1	; 0x01
 a0a:	84 0f       	add	r24, r20
 a0c:	95 1f       	adc	r25, r21
 a0e:	02 96       	adiw	r24, 0x02	; 2
 a10:	d9 01       	movw	r26, r18
 a12:	11 96       	adiw	r26, 0x01	; 1
 a14:	9c 93       	st	X, r25
 a16:	8e 93       	st	-X, r24
 a18:	82 81       	ldd	r24, Z+2	; 0x02
 a1a:	93 81       	ldd	r25, Z+3	; 0x03
 a1c:	13 96       	adiw	r26, 0x03	; 3
 a1e:	9c 93       	st	X, r25
 a20:	8e 93       	st	-X, r24
 a22:	12 97       	sbiw	r26, 0x02	; 2
 a24:	e0 e0       	ldi	r30, 0x00	; 0
 a26:	f0 e0       	ldi	r31, 0x00	; 0
 a28:	8a 81       	ldd	r24, Y+2	; 0x02
 a2a:	9b 81       	ldd	r25, Y+3	; 0x03
 a2c:	00 97       	sbiw	r24, 0x00	; 0
 a2e:	19 f0       	breq	.+6      	; 0xa36 <free+0xe4>
 a30:	fe 01       	movw	r30, r28
 a32:	ec 01       	movw	r28, r24
 a34:	f9 cf       	rjmp	.-14     	; 0xa28 <free+0xd6>
 a36:	ce 01       	movw	r24, r28
 a38:	02 96       	adiw	r24, 0x02	; 2
 a3a:	28 81       	ld	r18, Y
 a3c:	39 81       	ldd	r19, Y+1	; 0x01
 a3e:	82 0f       	add	r24, r18
 a40:	93 1f       	adc	r25, r19
 a42:	20 91 15 02 	lds	r18, 0x0215
 a46:	30 91 16 02 	lds	r19, 0x0216
 a4a:	28 17       	cp	r18, r24
 a4c:	39 07       	cpc	r19, r25
 a4e:	69 f4       	brne	.+26     	; 0xa6a <free+0x118>
 a50:	30 97       	sbiw	r30, 0x00	; 0
 a52:	29 f4       	brne	.+10     	; 0xa5e <free+0x10c>
 a54:	10 92 18 02 	sts	0x0218, r1
 a58:	10 92 17 02 	sts	0x0217, r1
 a5c:	02 c0       	rjmp	.+4      	; 0xa62 <free+0x110>
 a5e:	13 82       	std	Z+3, r1	; 0x03
 a60:	12 82       	std	Z+2, r1	; 0x02
 a62:	d0 93 16 02 	sts	0x0216, r29
 a66:	c0 93 15 02 	sts	0x0215, r28
 a6a:	df 91       	pop	r29
 a6c:	cf 91       	pop	r28
 a6e:	08 95       	ret

00000a70 <memset>:
 a70:	dc 01       	movw	r26, r24
 a72:	01 c0       	rjmp	.+2      	; 0xa76 <memset+0x6>
 a74:	6d 93       	st	X+, r22
 a76:	41 50       	subi	r20, 0x01	; 1
 a78:	50 40       	sbci	r21, 0x00	; 0
 a7a:	e0 f7       	brcc	.-8      	; 0xa74 <memset+0x4>
 a7c:	08 95       	ret

00000a7e <_exit>:
 a7e:	f8 94       	cli

00000a80 <__stop_program>:
 a80:	ff cf       	rjmp	.-2      	; 0xa80 <__stop_program>
