# Adaptive Peripheral Power Management System

**PowerNap** is an adaptive, multi-peripheral **power management and clock-gating subsystem** designed and developed using the **CogniChip hardware design platform**.

The project demonstrates an end-to-end RTL design flow â€” from AI-assisted module generation to system-level simulation and synthesis â€” with a strong focus on **reducing switching activity and dynamic power** in SoC peripherals.

All modules were developed, integrated, simulated, and synthesized inside **CogniChip**, leveraging its OpenCOS-based simulation flow and Yosys-driven synthesis backend.

---

## ğŸš€ Key Highlights

- Developed using **CogniChip** (AI-assisted RTL generation)
- Modular, parameterized **SystemVerilog architecture**
- Runtime-programmable power management
- Fine-grained **clock gating** for power reduction
- Fully verified using **Verilator**
- Synthesized using **Yosys** (via CogniChip)
- Clean separation of RTL, simulation, and synthesis artifacts

---

## ğŸ› ï¸ Toolchain & Platform

- **Design Platform:** CogniChip  
- **Simulation Framework:** OpenCOS  
- **Simulator:** Verilator  
- **Synthesis Engine:** Yosys  
- **Frontend / Parser:** Slang  
- **Waveform Format:** `.fst`  
- **Dependency Management:** `DEPS.yml`  

---

## ğŸ§  System Overview

The design targets an SoC-style environment with multiple peripherals exhibiting bursty and idle-heavy workloads.

Each peripheral is independently monitored and dynamically transitioned between power states to minimize unnecessary clock toggling and switching activity.

### Power States
- **ACTIVE** â€” Clock enabled, full operation
- **IDLE** â€” No recent activity, monitoring phase
- **SLEEP** â€” Clock gated, minimal switching activity

---

## ğŸ§© Module Descriptions

### 1ï¸âƒ£ `cfg_regs` â€” Configuration & Control Registers   
Provides a programmable interface to control power behavior at runtime.

### 2ï¸âƒ£ `activity_counter` â€” Activity Monitoring   
Tracks whether peripherals are active or idle.

### 3ï¸âƒ£ `idle_predictor` â€” Adaptive Idle Logic   
Determines when a peripheral is eligible to enter SLEEP mode.

### 4ï¸âƒ£ `power_fsm` â€” Power State Machine   
Controls the power state of each peripheral.

### 5ï¸âƒ£ `clock_gater` â€” Clock Gating Logic   
Generates gated clocks for peripherals to reduce switching activity.

### 6ï¸âƒ£ `perf_counters` â€” Performance Metrics   
Provides observability into power behavior.

### 7ï¸âƒ£ `pwr_ctrl_top` â€” Top-Level Integration  
Integrates all submodules into a single SoC-ready block.

---

## ğŸ“ Repository Structure

```text
CogniChip/
â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ activity_counter/
â”‚   â”œâ”€â”€ cfg_regs/
â”‚   â”œâ”€â”€ clock_gater/
â”‚   â”œâ”€â”€ idle_predictor/
â”‚   â”œâ”€â”€ perf_counter/
â”‚   â”œâ”€â”€ power_fsm/
â”‚   â””â”€â”€ top/
â”‚
â”œâ”€â”€ Simulation/
â”‚   â”œâ”€â”€ Final_waveform.fst
â”‚   â”œâ”€â”€ Simulation.json
â”‚
â”œâ”€â”€ Synthesis/
â”‚   â”œâ”€â”€ DEPS.yml
â”‚   â”œâ”€â”€ synth_activity_counter.sv
â”‚   â”œâ”€â”€ synth_cfg_regs.sv
â”‚   â”œâ”€â”€ synth_clock_gater.sv
â”‚   â”œâ”€â”€ synth_idle_predictor.sv
â”‚   â”œâ”€â”€ synth_perf_counters.sv
â”‚   â”œâ”€â”€ synth_power_fsm.sv
â”‚   â”œâ”€â”€ synth_pwr_ctrl_top.sv
â”‚   â”œâ”€â”€ synth_yosys.synth.log
â”‚   â”œâ”€â”€ slang_yosys.slang.log
â”‚   â””â”€â”€ synth_eda.log
â”‚
â””â”€â”€ README.md
```
---

## âœ¨ Developed with CogniChip

This project showcases how **CogniChip** can be used to rapidly design, integrate, verify, and synthesize a complex, multi-module digital system while maintaining architectural clarity and correctness.

---

## ğŸ‘¥ Contributors

- **Naveen** â€” Idle Predictor, Power FSM, Performance Counters  
- **Sammy** â€” Configuration Registers, Activity Counter  
- **Armish** â€” Clock Gater  
