###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 25 22:58:42 2024
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[0] /D        (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[1][7] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.926
- Setup                         0.420
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.306
- Arrival Time                 18.001
= Slack Time                    2.305
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.305 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    2.339 | 
     | REF_CLK__L2_I0                            | A v -> Y ^   | CLKINVX40M | 0.022 | 0.031 |   0.065 |    2.369 | 
     | U0_mux2X1/U1                              | A ^ -> Y ^   | MX2X6M     | 0.183 | 0.229 |   0.294 |    2.599 | 
     | REF_SCAN_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX32M | 0.074 | 0.088 |   0.382 |    2.687 | 
     | REF_SCAN_CLK__L2_I1                       | A v -> Y v   | BUFX14M    | 0.051 | 0.126 |   0.508 |    2.813 | 
     | REF_SCAN_CLK__L3_I1                       | A v -> Y v   | CLKBUFX40M | 0.064 | 0.131 |   0.639 |    2.944 | 
     | REF_SCAN_CLK__L4_I1                       | A v -> Y v   | CLKBUFX40M | 0.057 | 0.126 |   0.765 |    3.070 | 
     | REF_SCAN_CLK__L5_I2                       | A v -> Y v   | CLKBUFX40M | 0.051 | 0.121 |   0.885 |    3.190 | 
     | REF_SCAN_CLK__L6_I2                       | A v -> Y ^   | CLKINVX32M | 0.051 | 0.049 |   0.934 |    3.239 | 
     | REG_FILE_INST/\regArr_reg[1][7]           | CK ^ -> Q v  | SDFFRQX2M  | 0.329 | 0.631 |   1.565 |    3.870 | 
     | ALU_INST/div_47/U70                       | B v -> Y ^   | NOR2X1M    | 0.309 | 0.270 |   1.835 |    4.140 | 
     | ALU_INST/div_47/U67                       | A ^ -> Y ^   | AND3X1M    | 0.117 | 0.243 |   2.078 |    4.383 | 
     | ALU_INST/div_47/U65                       | A ^ -> Y ^   | AND2X1M    | 0.154 | 0.194 |   2.272 |    4.577 | 
     | ALU_INST/div_47/U62                       | B ^ -> Y ^   | AND4X1M    | 0.222 | 0.313 |   2.585 |    4.890 | 
     | ALU_INST/div_47/U40                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.140 | 0.283 |   2.868 |    5.173 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M    | 0.115 | 0.450 |   3.318 |    5.623 | 
     | ALU_INST/div_47/U63                       | C v -> Y v   | AND3X1M    | 0.187 | 0.348 |   3.666 |    5.971 | 
     | ALU_INST/div_47/U46                       | S0 v -> Y ^  | CLKMX2X2M  | 0.130 | 0.265 |   3.931 |    6.236 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M    | 0.132 | 0.503 |   4.434 |    6.739 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M    | 0.115 | 0.246 |   4.680 |    6.985 | 
     | ALU_INST/div_47/U64                       | A ^ -> Y ^   | AND2X1M    | 0.322 | 0.291 |   4.971 |    7.276 | 
     | ALU_INST/div_47/U51                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.139 | 0.303 |   5.273 |    7.578 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.130 | 0.470 |   5.744 |    8.048 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   6.085 |    8.390 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.121 | 0.325 |   6.410 |    8.715 | 
     | ALU_INST/div_47/U66                       | A v -> Y v   | AND2X1M    | 0.277 | 0.329 |   6.739 |    9.043 | 
     | ALU_INST/div_47/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.131 | 0.270 |   7.008 |    9.313 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.470 |   7.478 |    9.783 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.344 |   7.822 |   10.127 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.135 | 0.346 |   8.169 |   10.473 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.120 | 0.324 |   8.492 |   10.797 | 
     | ALU_INST/div_47/U68                       | C v -> Y v   | AND3X1M    | 0.335 | 0.452 |   8.944 |   11.249 | 
     | ALU_INST/div_47/U58                       | S0 v -> Y v  | CLKMX2X2M  | 0.129 | 0.282 |   9.226 |   11.531 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.473 |   9.699 |   12.004 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.133 | 0.344 |  10.043 |   12.348 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.136 | 0.348 |  10.391 |   12.696 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.132 | 0.344 |  10.735 |   13.040 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.116 | 0.317 |  11.052 |   13.356 | 
     | ALU_INST/div_47/U69                       | A v -> Y v   | AND2X1M    | 0.410 | 0.408 |  11.460 |   13.765 | 
     | ALU_INST/div_47/U60                       | S0 v -> Y v  | CLKMX2X2M  | 0.132 | 0.303 |  11.763 |   14.068 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.467 |  12.230 |   14.535 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.143 | 0.358 |  12.587 |   14.892 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.132 | 0.345 |  12.932 |   15.237 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.134 | 0.345 |  13.277 |   15.582 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.137 | 0.350 |  13.627 |   15.932 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.117 | 0.320 |  13.947 |   16.252 | 
     | ALU_INST/div_47/U71                       | A v -> Y v   | AND2X1M    | 0.493 | 0.451 |  14.398 |   16.703 | 
     | ALU_INST/div_47/U61                       | S0 v -> Y v  | CLKMX2X2M  | 0.120 | 0.310 |  14.708 |   17.013 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.471 |  15.179 |   17.484 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFX2M    | 0.138 | 0.351 |  15.530 |   17.835 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFX2M    | 0.134 | 0.347 |  15.877 |   18.182 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFX2M    | 0.131 | 0.341 |  16.218 |   18.523 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFX2M    | 0.137 | 0.349 |  16.567 |   18.872 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFX2M    | 0.136 | 0.350 |  16.917 |   19.222 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFX2M    | 0.156 | 0.379 |  17.296 |   19.601 | 
     | ALU_INST/U67                              | C0 v -> Y ^  | AOI222X1M  | 0.664 | 0.528 |  17.824 |   20.129 | 
     | ALU_INST/U64                              | A1 ^ -> Y v  | AOI31X2M   | 0.176 | 0.176 |  18.001 |   20.305 | 
     | ALU_INST/\ALU_OUT_reg[0]                  | D v          | SDFFRQX2M  | 0.176 | 0.000 |  18.001 |   20.306 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.305 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -2.271 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.031 |   0.065 |   -2.240 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.183 | 0.229 |   0.294 |   -2.011 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.074 | 0.088 |   0.382 |   -1.923 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.045 | 0.051 |   0.433 |   -1.872 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.045 | 0.053 |   0.486 |   -1.819 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.024 | 0.032 |   0.518 |   -1.787 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.092 | 0.136 |   0.654 |   -1.650 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.654 |   -1.650 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.059 | 0.065 |   0.720 |   -1.585 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.149 |   0.868 |   -1.436 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.053 | 0.057 |   0.925 |   -1.380 | 
     | ALU_INST/\ALU_OUT_reg[0]     | CK ^          | SDFFRQX2M   | 0.053 | 0.001 |   0.926 |   -1.379 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[1] /D        (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[1][7] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.926
- Setup                         0.427
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.298
- Arrival Time                 14.983
= Slack Time                    5.316
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.316 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.350 | 
     | REF_CLK__L2_I0                            | A v -> Y ^   | CLKINVX40M | 0.022 | 0.031 |   0.065 |    5.380 | 
     | U0_mux2X1/U1                              | A ^ -> Y ^   | MX2X6M     | 0.183 | 0.229 |   0.294 |    5.609 | 
     | REF_SCAN_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX32M | 0.074 | 0.088 |   0.382 |    5.698 | 
     | REF_SCAN_CLK__L2_I1                       | A v -> Y v   | BUFX14M    | 0.051 | 0.126 |   0.508 |    5.824 | 
     | REF_SCAN_CLK__L3_I1                       | A v -> Y v   | CLKBUFX40M | 0.064 | 0.131 |   0.639 |    5.955 | 
     | REF_SCAN_CLK__L4_I1                       | A v -> Y v   | CLKBUFX40M | 0.057 | 0.126 |   0.765 |    6.080 | 
     | REF_SCAN_CLK__L5_I2                       | A v -> Y v   | CLKBUFX40M | 0.051 | 0.121 |   0.885 |    6.201 | 
     | REF_SCAN_CLK__L6_I2                       | A v -> Y ^   | CLKINVX32M | 0.051 | 0.049 |   0.934 |    6.250 | 
     | REG_FILE_INST/\regArr_reg[1][7]           | CK ^ -> Q v  | SDFFRQX2M  | 0.329 | 0.631 |   1.565 |    6.881 | 
     | ALU_INST/div_47/U70                       | B v -> Y ^   | NOR2X1M    | 0.309 | 0.270 |   1.835 |    7.150 | 
     | ALU_INST/div_47/U67                       | A ^ -> Y ^   | AND3X1M    | 0.117 | 0.243 |   2.078 |    7.393 | 
     | ALU_INST/div_47/U65                       | A ^ -> Y ^   | AND2X1M    | 0.154 | 0.194 |   2.272 |    7.587 | 
     | ALU_INST/div_47/U62                       | B ^ -> Y ^   | AND4X1M    | 0.222 | 0.313 |   2.585 |    7.900 | 
     | ALU_INST/div_47/U40                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.140 | 0.283 |   2.868 |    8.183 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M    | 0.115 | 0.450 |   3.318 |    8.634 | 
     | ALU_INST/div_47/U63                       | C v -> Y v   | AND3X1M    | 0.187 | 0.348 |   3.666 |    8.982 | 
     | ALU_INST/div_47/U46                       | S0 v -> Y ^  | CLKMX2X2M  | 0.130 | 0.265 |   3.931 |    9.247 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M    | 0.132 | 0.503 |   4.434 |    9.749 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M    | 0.115 | 0.246 |   4.680 |    9.995 | 
     | ALU_INST/div_47/U64                       | A ^ -> Y ^   | AND2X1M    | 0.322 | 0.291 |   4.971 |   10.286 | 
     | ALU_INST/div_47/U51                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.139 | 0.303 |   5.273 |   10.589 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.130 | 0.470 |   5.744 |   11.059 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   6.085 |   11.401 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.121 | 0.325 |   6.410 |   11.725 | 
     | ALU_INST/div_47/U66                       | A v -> Y v   | AND2X1M    | 0.277 | 0.329 |   6.739 |   12.054 | 
     | ALU_INST/div_47/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.131 | 0.270 |   7.008 |   12.324 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.470 |   7.478 |   12.794 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.344 |   7.822 |   13.138 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.135 | 0.346 |   8.169 |   13.484 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.120 | 0.324 |   8.492 |   13.808 | 
     | ALU_INST/div_47/U68                       | C v -> Y v   | AND3X1M    | 0.335 | 0.452 |   8.944 |   14.260 | 
     | ALU_INST/div_47/U58                       | S0 v -> Y v  | CLKMX2X2M  | 0.129 | 0.282 |   9.226 |   14.542 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.473 |   9.699 |   15.015 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.133 | 0.344 |  10.043 |   15.359 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.136 | 0.348 |  10.391 |   15.707 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.132 | 0.344 |  10.735 |   16.051 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.116 | 0.317 |  11.052 |   16.367 | 
     | ALU_INST/div_47/U69                       | A v -> Y v   | AND2X1M    | 0.410 | 0.408 |  11.460 |   16.776 | 
     | ALU_INST/div_47/U60                       | S0 v -> Y v  | CLKMX2X2M  | 0.132 | 0.303 |  11.763 |   17.078 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.129 | 0.467 |  12.230 |   17.545 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.143 | 0.358 |  12.587 |   17.903 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.132 | 0.345 |  12.932 |   18.248 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.134 | 0.345 |  13.277 |   18.593 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.137 | 0.350 |  13.627 |   18.943 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.117 | 0.320 |  13.947 |   19.263 | 
     | ALU_INST/div_47/U71                       | A v -> Y v   | AND2X1M    | 0.493 | 0.451 |  14.398 |   19.714 | 
     | ALU_INST/U70                              | A0 v -> Y ^  | AOI222X1M  | 0.518 | 0.387 |  14.785 |   20.100 | 
     | ALU_INST/U68                              | A1 ^ -> Y v  | AOI31X2M   | 0.211 | 0.197 |  14.982 |   20.298 | 
     | ALU_INST/\ALU_OUT_reg[1]                  | D v          | SDFFRQX2M  | 0.211 | 0.000 |  14.983 |   20.298 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.316 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -5.281 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.031 |   0.065 |   -5.251 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.183 | 0.229 |   0.294 |   -5.022 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.074 | 0.088 |   0.382 |   -4.933 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.045 | 0.051 |   0.433 |   -4.883 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.045 | 0.053 |   0.486 |   -4.829 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.024 | 0.032 |   0.518 |   -4.798 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.092 | 0.136 |   0.654 |   -4.661 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.654 |   -4.661 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.059 | 0.065 |   0.720 |   -4.596 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.149 |   0.869 |   -4.447 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.053 | 0.057 |   0.925 |   -4.390 | 
     | ALU_INST/\ALU_OUT_reg[1]     | CK ^          | SDFFRQX2M   | 0.053 | 0.001 |   0.926 |   -4.390 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[2] /D        (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[1][7] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.926
- Setup                         0.424
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.302
- Arrival Time                 12.214
= Slack Time                    8.088
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |            | 0.000 |       |   0.000 |    8.088 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    8.122 | 
     | REF_CLK__L2_I0                            | A v -> Y ^   | CLKINVX40M | 0.022 | 0.031 |   0.065 |    8.152 | 
     | U0_mux2X1/U1                              | A ^ -> Y ^   | MX2X6M     | 0.183 | 0.229 |   0.294 |    8.381 | 
     | REF_SCAN_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX32M | 0.074 | 0.088 |   0.382 |    8.470 | 
     | REF_SCAN_CLK__L2_I1                       | A v -> Y v   | BUFX14M    | 0.051 | 0.126 |   0.508 |    8.596 | 
     | REF_SCAN_CLK__L3_I1                       | A v -> Y v   | CLKBUFX40M | 0.064 | 0.131 |   0.639 |    8.727 | 
     | REF_SCAN_CLK__L4_I1                       | A v -> Y v   | CLKBUFX40M | 0.057 | 0.126 |   0.765 |    8.852 | 
     | REF_SCAN_CLK__L5_I2                       | A v -> Y v   | CLKBUFX40M | 0.051 | 0.121 |   0.885 |    8.973 | 
     | REF_SCAN_CLK__L6_I2                       | A v -> Y ^   | CLKINVX32M | 0.051 | 0.049 |   0.934 |    9.022 | 
     | REG_FILE_INST/\regArr_reg[1][7]           | CK ^ -> Q v  | SDFFRQX2M  | 0.329 | 0.631 |   1.565 |    9.653 | 
     | ALU_INST/div_47/U70                       | B v -> Y ^   | NOR2X1M    | 0.309 | 0.270 |   1.835 |    9.922 | 
     | ALU_INST/div_47/U67                       | A ^ -> Y ^   | AND3X1M    | 0.117 | 0.243 |   2.078 |   10.166 | 
     | ALU_INST/div_47/U65                       | A ^ -> Y ^   | AND2X1M    | 0.154 | 0.194 |   2.272 |   10.359 | 
     | ALU_INST/div_47/U62                       | B ^ -> Y ^   | AND4X1M    | 0.222 | 0.313 |   2.585 |   10.672 | 
     | ALU_INST/div_47/U40                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.140 | 0.283 |   2.868 |   10.956 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M    | 0.115 | 0.450 |   3.318 |   11.406 | 
     | ALU_INST/div_47/U63                       | C v -> Y v   | AND3X1M    | 0.187 | 0.348 |   3.666 |   11.754 | 
     | ALU_INST/div_47/U46                       | S0 v -> Y ^  | CLKMX2X2M  | 0.130 | 0.265 |   3.931 |   12.019 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M    | 0.132 | 0.503 |   4.434 |   12.521 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M    | 0.115 | 0.246 |   4.680 |   12.767 | 
     | ALU_INST/div_47/U64                       | A ^ -> Y ^   | AND2X1M    | 0.322 | 0.291 |   4.971 |   13.059 | 
     | ALU_INST/div_47/U51                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.139 | 0.303 |   5.273 |   13.361 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.130 | 0.470 |   5.744 |   13.831 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   6.085 |   14.173 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.121 | 0.325 |   6.410 |   14.497 | 
     | ALU_INST/div_47/U66                       | A v -> Y v   | AND2X1M    | 0.277 | 0.329 |   6.739 |   14.826 | 
     | ALU_INST/div_47/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.131 | 0.270 |   7.008 |   15.096 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.470 |   7.478 |   15.566 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.344 |   7.822 |   15.910 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.135 | 0.346 |   8.169 |   16.256 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.120 | 0.324 |   8.492 |   16.580 | 
     | ALU_INST/div_47/U68                       | C v -> Y v   | AND3X1M    | 0.335 | 0.452 |   8.944 |   17.032 | 
     | ALU_INST/div_47/U58                       | S0 v -> Y v  | CLKMX2X2M  | 0.129 | 0.282 |   9.226 |   17.314 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.473 |   9.699 |   17.787 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.133 | 0.344 |  10.043 |   18.131 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.136 | 0.348 |  10.391 |   18.479 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.132 | 0.344 |  10.735 |   18.823 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.116 | 0.317 |  11.052 |   19.139 | 
     | ALU_INST/div_47/U69                       | A v -> Y v   | AND2X1M    | 0.410 | 0.408 |  11.460 |   19.548 | 
     | ALU_INST/U43                              | C0 v -> Y ^  | AOI222X1M  | 0.624 | 0.557 |  12.017 |   20.105 | 
     | ALU_INST/U40                              | A1 ^ -> Y v  | AOI31X2M   | 0.194 | 0.197 |  12.214 |   20.301 | 
     | ALU_INST/\ALU_OUT_reg[2]                  | D v          | SDFFRQX2M  | 0.194 | 0.000 |  12.214 |   20.302 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |   -8.088 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -8.054 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.031 |   0.065 |   -8.023 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.183 | 0.229 |   0.294 |   -7.794 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.074 | 0.088 |   0.382 |   -7.705 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.045 | 0.051 |   0.433 |   -7.655 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.045 | 0.053 |   0.486 |   -7.602 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.024 | 0.032 |   0.518 |   -7.570 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.092 | 0.136 |   0.654 |   -7.433 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.654 |   -7.433 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.059 | 0.065 |   0.719 |   -7.368 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.149 |   0.868 |   -7.219 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.053 | 0.057 |   0.925 |   -7.163 | 
     | ALU_INST/\ALU_OUT_reg[2]     | CK ^          | SDFFRQX2M   | 0.053 | 0.001 |   0.926 |   -7.162 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[3] /D        (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[1][7] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.926
- Setup                         0.424
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.302
- Arrival Time                  9.709
= Slack Time                   10.594
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |            | 0.000 |       |   0.000 |   10.594 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |   10.628 | 
     | REF_CLK__L2_I0                            | A v -> Y ^   | CLKINVX40M | 0.022 | 0.031 |   0.065 |   10.658 | 
     | U0_mux2X1/U1                              | A ^ -> Y ^   | MX2X6M     | 0.183 | 0.229 |   0.294 |   10.887 | 
     | REF_SCAN_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX32M | 0.074 | 0.088 |   0.382 |   10.976 | 
     | REF_SCAN_CLK__L2_I1                       | A v -> Y v   | BUFX14M    | 0.051 | 0.126 |   0.508 |   11.102 | 
     | REF_SCAN_CLK__L3_I1                       | A v -> Y v   | CLKBUFX40M | 0.064 | 0.131 |   0.639 |   11.233 | 
     | REF_SCAN_CLK__L4_I1                       | A v -> Y v   | CLKBUFX40M | 0.057 | 0.126 |   0.765 |   11.358 | 
     | REF_SCAN_CLK__L5_I2                       | A v -> Y v   | CLKBUFX40M | 0.051 | 0.121 |   0.885 |   11.479 | 
     | REF_SCAN_CLK__L6_I2                       | A v -> Y ^   | CLKINVX32M | 0.051 | 0.049 |   0.934 |   11.528 | 
     | REG_FILE_INST/\regArr_reg[1][7]           | CK ^ -> Q v  | SDFFRQX2M  | 0.329 | 0.631 |   1.565 |   12.159 | 
     | ALU_INST/div_47/U70                       | B v -> Y ^   | NOR2X1M    | 0.309 | 0.270 |   1.835 |   12.428 | 
     | ALU_INST/div_47/U67                       | A ^ -> Y ^   | AND3X1M    | 0.117 | 0.243 |   2.078 |   12.672 | 
     | ALU_INST/div_47/U65                       | A ^ -> Y ^   | AND2X1M    | 0.154 | 0.194 |   2.272 |   12.865 | 
     | ALU_INST/div_47/U62                       | B ^ -> Y ^   | AND4X1M    | 0.222 | 0.313 |   2.585 |   13.178 | 
     | ALU_INST/div_47/U40                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.140 | 0.283 |   2.868 |   13.462 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M    | 0.115 | 0.450 |   3.318 |   13.912 | 
     | ALU_INST/div_47/U63                       | C v -> Y v   | AND3X1M    | 0.187 | 0.348 |   3.667 |   14.260 | 
     | ALU_INST/div_47/U46                       | S0 v -> Y ^  | CLKMX2X2M  | 0.130 | 0.265 |   3.931 |   14.525 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M    | 0.132 | 0.503 |   4.434 |   15.027 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M    | 0.115 | 0.246 |   4.680 |   15.273 | 
     | ALU_INST/div_47/U64                       | A ^ -> Y ^   | AND2X1M    | 0.322 | 0.291 |   4.971 |   15.565 | 
     | ALU_INST/div_47/U51                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.139 | 0.303 |   5.273 |   15.867 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.130 | 0.470 |   5.744 |   16.337 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   6.085 |   16.679 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.121 | 0.325 |   6.410 |   17.003 | 
     | ALU_INST/div_47/U66                       | A v -> Y v   | AND2X1M    | 0.277 | 0.329 |   6.739 |   17.332 | 
     | ALU_INST/div_47/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.131 | 0.270 |   7.008 |   17.602 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.470 |   7.478 |   18.072 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.344 |   7.822 |   18.416 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.135 | 0.346 |   8.169 |   18.762 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.120 | 0.324 |   8.492 |   19.086 | 
     | ALU_INST/div_47/U68                       | C v -> Y v   | AND3X1M    | 0.335 | 0.452 |   8.944 |   19.538 | 
     | ALU_INST/U47                              | C0 v -> Y ^  | AOI222X1M  | 0.679 | 0.572 |   9.516 |   20.110 | 
     | ALU_INST/U44                              | A1 ^ -> Y v  | AOI31X2M   | 0.192 | 0.192 |   9.708 |   20.302 | 
     | ALU_INST/\ALU_OUT_reg[3]                  | D v          | SDFFRQX2M  | 0.192 | 0.000 |   9.709 |   20.302 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |  -10.594 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |  -10.560 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.031 |   0.065 |  -10.529 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.183 | 0.229 |   0.294 |  -10.300 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.074 | 0.088 |   0.382 |  -10.211 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.045 | 0.051 |   0.433 |  -10.161 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.045 | 0.053 |   0.486 |  -10.108 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.024 | 0.032 |   0.518 |  -10.076 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.092 | 0.136 |   0.654 |   -9.939 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.654 |   -9.939 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.059 | 0.065 |   0.720 |   -9.874 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.149 |   0.869 |   -9.725 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.053 | 0.057 |   0.925 |   -9.669 | 
     | ALU_INST/\ALU_OUT_reg[3]     | CK ^          | SDFFRQX2M   | 0.053 | 0.001 |   0.926 |   -9.668 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[15] /D       (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.926
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.325
- Arrival Time                  8.145
= Slack Time                   12.180
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.180 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |   12.214 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.022 | 0.031 |   0.065 |   12.245 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.183 | 0.229 |   0.294 |   12.474 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX32M | 0.074 | 0.088 |   0.382 |   12.562 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v   | BUFX14M    | 0.051 | 0.126 |   0.508 |   12.688 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v   | CLKBUFX40M | 0.064 | 0.131 |   0.639 |   12.819 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v   | CLKBUFX40M | 0.057 | 0.126 |   0.765 |   12.945 | 
     | REF_SCAN_CLK__L5_I1             | A v -> Y v   | CLKBUFX40M | 0.054 | 0.123 |   0.887 |   13.067 | 
     | REF_SCAN_CLK__L6_I1             | A v -> Y ^   | CLKINVX32M | 0.049 | 0.051 |   0.939 |   13.119 | 
     | REG_FILE_INST/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.680 | 0.703 |   1.642 |   13.822 | 
     | ALU_INST/mult_44/U39            | A ^ -> Y v   | INVX2M     | 0.257 | 0.264 |   1.906 |   14.086 | 
     | ALU_INST/mult_44/U107           | B v -> Y ^   | NOR2X1M    | 0.255 | 0.221 |   2.127 |   14.307 | 
     | ALU_INST/mult_44/U5             | B ^ -> Y ^   | AND2X2M    | 0.092 | 0.178 |   2.304 |   14.484 | 
     | ALU_INST/mult_44/S2_2_2         | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.554 |   2.858 |   15.038 | 
     | ALU_INST/mult_44/S2_3_2         | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   3.418 |   15.598 | 
     | ALU_INST/mult_44/S2_4_2         | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   3.980 |   16.160 | 
     | ALU_INST/mult_44/S2_5_2         | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.556 |   4.536 |   16.716 | 
     | ALU_INST/mult_44/S2_6_2         | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.568 |   5.104 |   17.284 | 
     | ALU_INST/mult_44/S4_2           | B ^ -> S v   | ADDFX2M    | 0.159 | 0.598 |   5.702 |   17.882 | 
     | ALU_INST/mult_44/U11            | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.324 |   6.026 |   18.206 | 
     | ALU_INST/mult_44/FS_1/U6        | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   6.105 |   18.285 | 
     | ALU_INST/mult_44/FS_1/U31       | A0 v -> Y v  | OA21X1M    | 0.139 | 0.389 |   6.493 |   18.674 | 
     | ALU_INST/mult_44/FS_1/U28       | A0N v -> Y v | AOI2BB1X1M | 0.113 | 0.276 |   6.769 |   18.949 | 
     | ALU_INST/mult_44/FS_1/U26       | A1 v -> Y v  | OA21X1M    | 0.143 | 0.412 |   7.181 |   19.361 | 
     | ALU_INST/mult_44/FS_1/U21       | A1 v -> Y ^  | OAI21BX1M  | 0.398 | 0.290 |   7.471 |   19.651 | 
     | ALU_INST/mult_44/FS_1/U19       | A1 ^ -> Y v  | OAI21X1M   | 0.119 | 0.142 |   7.612 |   19.792 | 
     | ALU_INST/mult_44/FS_1/U2        | B0N v -> Y v | AOI21BX2M  | 0.065 | 0.184 |   7.796 |   19.976 | 
     | ALU_INST/mult_44/FS_1/U5        | B v -> Y v   | XNOR2X2M   | 0.107 | 0.162 |   7.958 |   20.138 | 
     | ALU_INST/U13                    | A0N v -> Y v | OAI2BB1X2M | 0.082 | 0.187 |   8.145 |   20.325 | 
     | ALU_INST/\ALU_OUT_reg[15]       | D v          | SDFFRQX2M  | 0.082 | 0.000 |   8.145 |   20.325 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.180 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |  -12.146 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.031 |   0.065 |  -12.116 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.183 | 0.229 |   0.294 |  -11.886 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.074 | 0.088 |   0.382 |  -11.798 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.045 | 0.051 |   0.433 |  -11.747 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.045 | 0.053 |   0.486 |  -11.694 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.024 | 0.032 |   0.518 |  -11.662 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.092 | 0.136 |   0.654 |  -11.526 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.654 |  -11.526 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.059 | 0.065 |   0.720 |  -11.461 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.149 |   0.869 |  -11.312 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.053 | 0.057 |   0.925 |  -11.255 | 
     | ALU_INST/\ALU_OUT_reg[15]    | CK ^          | SDFFRQX2M   | 0.053 | 0.001 |   0.926 |  -11.254 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   SO[2]                              (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2out}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                15.800
- Arrival Time                  3.521
= Slack Time                   12.279
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.000 |       |   0.000 |   12.279 | 
     | scan_clk__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.035 | 0.033 |   0.033 |   12.312 | 
     | scan_clk__L2_I1                 | A v -> Y v  | BUFX32M    | 0.034 | 0.099 |   0.132 |   12.411 | 
     | scan_clk__L3_I0                 | A v -> Y v  | CLKBUFX20M | 0.051 | 0.115 |   0.246 |   12.525 | 
     | scan_clk__L4_I0                 | A v -> Y v  | CLKBUFX20M | 0.045 | 0.116 |   0.362 |   12.641 | 
     | scan_clk__L5_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.114 |   0.476 |   12.755 | 
     | scan_clk__L6_I0                 | A v -> Y v  | CLKBUFX20M | 0.048 | 0.116 |   0.593 |   12.872 | 
     | scan_clk__L7_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.708 |   12.987 | 
     | scan_clk__L8_I0                 | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.825 |   13.104 | 
     | scan_clk__L9_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.941 |   13.220 | 
     | scan_clk__L10_I0                | A v -> Y v  | CLKBUFX20M | 0.048 | 0.116 |   1.058 |   13.337 | 
     | scan_clk__L11_I0                | A v -> Y v  | CLKBUFX20M | 0.046 | 0.115 |   1.173 |   13.452 | 
     | scan_clk__L12_I0                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   1.288 |   13.567 | 
     | scan_clk__L13_I0                | A v -> Y ^  | CLKINVX6M  | 0.033 | 0.036 |   1.324 |   13.603 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.230 |   1.554 |   13.833 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v  | CLKINVX32M | 0.074 | 0.088 |   1.642 |   13.921 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v  | BUFX14M    | 0.051 | 0.126 |   1.768 |   14.047 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v  | CLKBUFX40M | 0.064 | 0.131 |   1.899 |   14.178 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v  | CLKBUFX40M | 0.057 | 0.126 |   2.025 |   14.304 | 
     | REF_SCAN_CLK__L5_I2             | A v -> Y v  | CLKBUFX40M | 0.051 | 0.121 |   2.145 |   14.424 | 
     | REF_SCAN_CLK__L6_I2             | A v -> Y ^  | CLKINVX32M | 0.051 | 0.049 |   2.194 |   14.473 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v | SDFFSQX2M  | 0.071 | 0.447 |   2.641 |   14.920 | 
     | REG_FILE_INST/U247              | A v -> Y ^  | INVXLM     | 0.376 | 0.235 |   2.876 |   15.155 | 
     | REG_FILE_INST/U248              | A ^ -> Y v  | CLKINVX12M | 0.808 | 0.538 |   3.414 |   15.693 | 
     |                                 | SO[2] v     |            | 0.892 | 0.107 |   3.521 |   15.800 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[14] /D       (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.926
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.325
- Arrival Time                  7.953
= Slack Time                   12.372
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.372 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |   12.406 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.022 | 0.031 |   0.065 |   12.436 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.183 | 0.229 |   0.294 |   12.666 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX32M | 0.074 | 0.088 |   0.382 |   12.754 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v   | BUFX14M    | 0.051 | 0.126 |   0.508 |   12.880 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v   | CLKBUFX40M | 0.064 | 0.131 |   0.639 |   13.011 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v   | CLKBUFX40M | 0.057 | 0.126 |   0.765 |   13.137 | 
     | REF_SCAN_CLK__L5_I1             | A v -> Y v   | CLKBUFX40M | 0.054 | 0.123 |   0.887 |   13.259 | 
     | REF_SCAN_CLK__L6_I1             | A v -> Y ^   | CLKINVX32M | 0.049 | 0.051 |   0.939 |   13.311 | 
     | REG_FILE_INST/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.680 | 0.703 |   1.642 |   14.014 | 
     | ALU_INST/mult_44/U39            | A ^ -> Y v   | INVX2M     | 0.257 | 0.264 |   1.905 |   14.277 | 
     | ALU_INST/mult_44/U107           | B v -> Y ^   | NOR2X1M    | 0.255 | 0.221 |   2.127 |   14.499 | 
     | ALU_INST/mult_44/U5             | B ^ -> Y ^   | AND2X2M    | 0.092 | 0.178 |   2.304 |   14.676 | 
     | ALU_INST/mult_44/S2_2_2         | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.554 |   2.858 |   15.230 | 
     | ALU_INST/mult_44/S2_3_2         | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   3.418 |   15.790 | 
     | ALU_INST/mult_44/S2_4_2         | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   3.980 |   16.352 | 
     | ALU_INST/mult_44/S2_5_2         | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.556 |   4.536 |   16.908 | 
     | ALU_INST/mult_44/S2_6_2         | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.568 |   5.104 |   17.476 | 
     | ALU_INST/mult_44/S4_2           | B ^ -> S v   | ADDFX2M    | 0.159 | 0.598 |   5.702 |   18.074 | 
     | ALU_INST/mult_44/U11            | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.324 |   6.026 |   18.397 | 
     | ALU_INST/mult_44/FS_1/U6        | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   6.105 |   18.477 | 
     | ALU_INST/mult_44/FS_1/U31       | A0 v -> Y v  | OA21X1M    | 0.139 | 0.389 |   6.493 |   18.865 | 
     | ALU_INST/mult_44/FS_1/U28       | A0N v -> Y v | AOI2BB1X1M | 0.113 | 0.276 |   6.769 |   19.141 | 
     | ALU_INST/mult_44/FS_1/U26       | A1 v -> Y v  | OA21X1M    | 0.143 | 0.412 |   7.181 |   19.553 | 
     | ALU_INST/mult_44/FS_1/U21       | A1 v -> Y ^  | OAI21BX1M  | 0.398 | 0.290 |   7.470 |   19.842 | 
     | ALU_INST/mult_44/FS_1/U20       | C ^ -> Y v   | XOR3XLM    | 0.173 | 0.276 |   7.746 |   20.118 | 
     | ALU_INST/U12                    | A0N v -> Y v | OAI2BB1X2M | 0.082 | 0.207 |   7.953 |   20.325 | 
     | ALU_INST/\ALU_OUT_reg[14]       | D v          | SDFFRQX2M  | 0.082 | 0.000 |   7.953 |   20.325 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.372 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |  -12.338 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.031 |   0.065 |  -12.307 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.183 | 0.229 |   0.294 |  -12.078 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.074 | 0.088 |   0.382 |  -11.990 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.045 | 0.051 |   0.433 |  -11.939 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.045 | 0.053 |   0.486 |  -11.886 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.024 | 0.032 |   0.518 |  -11.854 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.092 | 0.136 |   0.654 |  -11.718 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.654 |  -11.718 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.059 | 0.065 |   0.719 |  -11.652 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.149 |   0.868 |  -11.503 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.053 | 0.057 |   0.925 |  -11.447 | 
     | ALU_INST/\ALU_OUT_reg[14]    | CK ^          | SDFFRQX2M   | 0.053 | 0.001 |   0.926 |  -11.446 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   SO[0]                                 (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: UART_INST/U0_UART_TX/U0_mux/OUT_reg/Q (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2out}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                15.800
- Arrival Time                  3.355
= Slack Time                   12.445
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |   12.445 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.035 | 0.033 |   0.033 |   12.478 | 
     | scan_clk__L2_I2                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.112 |   0.145 |   12.590 | 
     | scan_clk__L3_I1                     | A v -> Y v  | CLKBUFX20M | 0.051 | 0.119 |   0.264 |   12.708 | 
     | scan_clk__L4_I1                     | A v -> Y v  | CLKBUFX20M | 0.045 | 0.116 |   0.379 |   12.824 | 
     | scan_clk__L5_I1                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.494 |   12.939 | 
     | scan_clk__L6_I1                     | A v -> Y v  | CLKBUFX20M | 0.048 | 0.116 |   0.611 |   13.055 | 
     | scan_clk__L7_I1                     | A v -> Y v  | CLKBUFX20M | 0.048 | 0.117 |   0.727 |   13.172 | 
     | scan_clk__L8_I1                     | A v -> Y v  | CLKBUFX20M | 0.050 | 0.118 |   0.846 |   13.290 | 
     | scan_clk__L9_I1                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.117 |   0.962 |   13.407 | 
     | scan_clk__L10_I1                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   1.079 |   13.524 | 
     | scan_clk__L11_I1                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.118 |   1.197 |   13.641 | 
     | scan_clk__L12_I1                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   1.313 |   13.757 | 
     | scan_clk__L13_I1                    | A v -> Y v  | CLKBUFX20M | 0.048 | 0.116 |   1.429 |   13.873 | 
     | scan_clk__L14_I0                    | A v -> Y v  | CLKBUFX20M | 0.045 | 0.115 |   1.543 |   13.988 | 
     | scan_clk__L15_I0                    | A v -> Y ^  | CLKINVX6M  | 0.040 | 0.040 |   1.583 |   14.027 | 
     | U3_mux2X1/U1                        | B ^ -> Y ^  | MX2X2M     | 0.087 | 0.158 |   1.741 |   14.185 | 
     | TX_SCAN_CLK__L1_I0                  | A ^ -> Y ^  | CLKBUFX12M | 0.079 | 0.138 |   1.878 |   14.323 | 
     | TX_SCAN_CLK__L2_I0                  | A ^ -> Y ^  | CLKBUFX40M | 0.057 | 0.122 |   2.000 |   14.444 | 
     | TX_SCAN_CLK__L3_I0                  | A ^ -> Y v  | CLKINVX32M | 0.074 | 0.068 |   2.068 |   14.512 | 
     | TX_SCAN_CLK__L4_I0                  | A v -> Y ^  | CLKINVX40M | 0.053 | 0.056 |   2.123 |   14.568 | 
     | UART_INST/U0_UART_TX/U0_mux/OUT_reg | CK ^ -> Q ^ | SDFFRX1M   | 0.276 | 0.535 |   2.658 |   15.103 | 
     | U17                                 | A ^ -> Y ^  | BUFX10M    | 1.035 | 0.649 |   3.308 |   15.752 | 
     |                                     | SO[0] ^     |            | 1.051 | 0.048 |   3.355 |   15.800 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   SO[1]                               (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[13][4] /Q (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2out}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                15.800
- Arrival Time                  3.258
= Slack Time                   12.542
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^  |            | 0.000 |       |   0.000 |   12.542 | 
     | scan_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.035 | 0.033 |   0.033 |   12.575 | 
     | scan_clk__L2_I1                  | A v -> Y v  | BUFX32M    | 0.034 | 0.099 |   0.132 |   12.674 | 
     | scan_clk__L3_I0                  | A v -> Y v  | CLKBUFX20M | 0.051 | 0.115 |   0.246 |   12.788 | 
     | scan_clk__L4_I0                  | A v -> Y v  | CLKBUFX20M | 0.045 | 0.116 |   0.362 |   12.904 | 
     | scan_clk__L5_I0                  | A v -> Y v  | CLKBUFX20M | 0.047 | 0.114 |   0.476 |   13.019 | 
     | scan_clk__L6_I0                  | A v -> Y v  | CLKBUFX20M | 0.048 | 0.116 |   0.593 |   13.135 | 
     | scan_clk__L7_I0                  | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.708 |   13.251 | 
     | scan_clk__L8_I0                  | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.825 |   13.367 | 
     | scan_clk__L9_I0                  | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.941 |   13.483 | 
     | scan_clk__L10_I0                 | A v -> Y v  | CLKBUFX20M | 0.048 | 0.116 |   1.058 |   13.600 | 
     | scan_clk__L11_I0                 | A v -> Y v  | CLKBUFX20M | 0.046 | 0.115 |   1.173 |   13.715 | 
     | scan_clk__L12_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   1.288 |   13.830 | 
     | scan_clk__L13_I0                 | A v -> Y ^  | CLKINVX6M  | 0.033 | 0.036 |   1.324 |   13.866 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.230 |   1.554 |   14.096 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y v  | CLKINVX32M | 0.074 | 0.088 |   1.642 |   14.184 | 
     | REF_SCAN_CLK__L2_I1              | A v -> Y v  | BUFX14M    | 0.051 | 0.126 |   1.768 |   14.310 | 
     | REF_SCAN_CLK__L3_I1              | A v -> Y v  | CLKBUFX40M | 0.064 | 0.131 |   1.899 |   14.441 | 
     | REF_SCAN_CLK__L4_I3              | A v -> Y v  | CLKBUFX40M | 0.058 | 0.126 |   2.025 |   14.567 | 
     | REF_SCAN_CLK__L5_I7              | A v -> Y v  | CLKBUFX40M | 0.054 | 0.124 |   2.149 |   14.691 | 
     | REF_SCAN_CLK__L6_I7              | A v -> Y ^  | CLKINVX32M | 0.051 | 0.053 |   2.202 |   14.744 | 
     | REG_FILE_INST/\regArr_reg[13][4] | CK ^ -> Q ^ | SDFFRQX4M  | 0.080 | 0.375 |   2.577 |   15.119 | 
     | REG_FILE_INST/FE_OFC6_SO_1_      | A ^ -> Y ^  | BUFX10M    | 0.941 | 0.553 |   3.131 |   15.673 | 
     |                                  | SO[1] ^     |            | 1.095 | 0.127 |   3.258 |   15.800 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   SO[3]                                     (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: FIFO_INST/fifo_mem/\fifo_mem_reg[4][4] /Q (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2out}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                15.800
- Arrival Time                  3.233
= Slack Time                   12.567
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^  |            | 0.000 |       |   0.000 |   12.567 | 
     | scan_clk__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.035 | 0.033 |   0.033 |   12.600 | 
     | scan_clk__L2_I1                        | A v -> Y v  | BUFX32M    | 0.034 | 0.099 |   0.132 |   12.699 | 
     | scan_clk__L3_I0                        | A v -> Y v  | CLKBUFX20M | 0.051 | 0.115 |   0.246 |   12.813 | 
     | scan_clk__L4_I0                        | A v -> Y v  | CLKBUFX20M | 0.045 | 0.116 |   0.362 |   12.929 | 
     | scan_clk__L5_I0                        | A v -> Y v  | CLKBUFX20M | 0.047 | 0.114 |   0.476 |   13.044 | 
     | scan_clk__L6_I0                        | A v -> Y v  | CLKBUFX20M | 0.048 | 0.116 |   0.593 |   13.160 | 
     | scan_clk__L7_I0                        | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.708 |   13.276 | 
     | scan_clk__L8_I0                        | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.825 |   13.392 | 
     | scan_clk__L9_I0                        | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.941 |   13.508 | 
     | scan_clk__L10_I0                       | A v -> Y v  | CLKBUFX20M | 0.048 | 0.116 |   1.058 |   13.625 | 
     | scan_clk__L11_I0                       | A v -> Y v  | CLKBUFX20M | 0.046 | 0.115 |   1.173 |   13.740 | 
     | scan_clk__L12_I0                       | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   1.288 |   13.855 | 
     | scan_clk__L13_I0                       | A v -> Y ^  | CLKINVX6M  | 0.033 | 0.036 |   1.324 |   13.891 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.230 |   1.554 |   14.121 | 
     | REF_SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX32M | 0.074 | 0.088 |   1.642 |   14.209 | 
     | REF_SCAN_CLK__L2_I1                    | A v -> Y v  | BUFX14M    | 0.051 | 0.126 |   1.768 |   14.335 | 
     | REF_SCAN_CLK__L3_I1                    | A v -> Y v  | CLKBUFX40M | 0.064 | 0.131 |   1.899 |   14.466 | 
     | REF_SCAN_CLK__L4_I4                    | A v -> Y v  | CLKBUFX40M | 0.064 | 0.129 |   2.028 |   14.595 | 
     | REF_SCAN_CLK__L5_I13                   | A v -> Y v  | CLKBUFX40M | 0.052 | 0.126 |   2.154 |   14.721 | 
     | REF_SCAN_CLK__L6_I13                   | A v -> Y ^  | CLKINVX32M | 0.046 | 0.049 |   2.202 |   14.769 | 
     | FIFO_INST/fifo_mem/\fifo_mem_reg[4][4] | CK ^ -> Q ^ | SDFFRQX4M  | 0.083 | 0.376 |   2.578 |   15.145 | 
     | FIFO_INST/fifo_mem/FE_OFC7_SO_3_       | A ^ -> Y ^  | BUFX10M    | 1.036 | 0.618 |   3.196 |   15.763 | 
     |                                        | SO[3] ^     |            | 1.038 | 0.037 |   3.233 |   15.800 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[13] /D       (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.926
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.325
- Arrival Time                  7.537
= Slack Time                   12.788
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.788 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |   12.822 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.022 | 0.031 |   0.065 |   12.853 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.183 | 0.229 |   0.294 |   13.082 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX32M | 0.074 | 0.088 |   0.382 |   13.170 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v   | BUFX14M    | 0.051 | 0.126 |   0.508 |   13.297 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v   | CLKBUFX40M | 0.064 | 0.131 |   0.639 |   13.427 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v   | CLKBUFX40M | 0.057 | 0.126 |   0.765 |   13.553 | 
     | REF_SCAN_CLK__L5_I1             | A v -> Y v   | CLKBUFX40M | 0.054 | 0.123 |   0.887 |   13.676 | 
     | REF_SCAN_CLK__L6_I1             | A v -> Y ^   | CLKINVX32M | 0.049 | 0.051 |   0.939 |   13.727 | 
     | REG_FILE_INST/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.680 | 0.703 |   1.642 |   14.430 | 
     | ALU_INST/mult_44/U39            | A ^ -> Y v   | INVX2M     | 0.257 | 0.264 |   1.906 |   14.694 | 
     | ALU_INST/mult_44/U107           | B v -> Y ^   | NOR2X1M    | 0.255 | 0.221 |   2.127 |   14.915 | 
     | ALU_INST/mult_44/U5             | B ^ -> Y ^   | AND2X2M    | 0.092 | 0.178 |   2.304 |   15.093 | 
     | ALU_INST/mult_44/S2_2_2         | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.554 |   2.858 |   15.647 | 
     | ALU_INST/mult_44/S2_3_2         | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   3.418 |   16.206 | 
     | ALU_INST/mult_44/S2_4_2         | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   3.980 |   16.769 | 
     | ALU_INST/mult_44/S2_5_2         | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.556 |   4.536 |   17.325 | 
     | ALU_INST/mult_44/S2_6_2         | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.568 |   5.104 |   17.892 | 
     | ALU_INST/mult_44/S4_2           | B ^ -> S v   | ADDFX2M    | 0.159 | 0.598 |   5.702 |   18.490 | 
     | ALU_INST/mult_44/U11            | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.324 |   6.026 |   18.814 | 
     | ALU_INST/mult_44/FS_1/U6        | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   6.105 |   18.893 | 
     | ALU_INST/mult_44/FS_1/U31       | A0 v -> Y v  | OA21X1M    | 0.139 | 0.389 |   6.493 |   19.282 | 
     | ALU_INST/mult_44/FS_1/U28       | A0N v -> Y v | AOI2BB1X1M | 0.113 | 0.276 |   6.769 |   19.557 | 
     | ALU_INST/mult_44/FS_1/U26       | A1 v -> Y v  | OA21X1M    | 0.143 | 0.412 |   7.181 |   19.969 | 
     | ALU_INST/mult_44/FS_1/U22       | A v -> Y v   | XNOR2X1M   | 0.126 | 0.163 |   7.344 |   20.132 | 
     | ALU_INST/U11                    | A0N v -> Y v | OAI2BB1X2M | 0.082 | 0.193 |   7.537 |   20.325 | 
     | ALU_INST/\ALU_OUT_reg[13]       | D v          | SDFFRQX2M  | 0.082 | 0.000 |   7.537 |   20.325 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.788 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |  -12.754 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.031 |   0.065 |  -12.724 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.183 | 0.229 |   0.294 |  -12.494 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.074 | 0.088 |   0.382 |  -12.406 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.045 | 0.051 |   0.433 |  -12.355 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.045 | 0.053 |   0.486 |  -12.302 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.024 | 0.032 |   0.518 |  -12.270 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.092 | 0.136 |   0.654 |  -12.134 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.654 |  -12.134 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.059 | 0.065 |   0.719 |  -12.069 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.149 |   0.868 |  -11.920 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.053 | 0.057 |   0.925 |  -11.863 | 
     | ALU_INST/\ALU_OUT_reg[13]    | CK ^          | SDFFRQX2M   | 0.053 | 0.001 |   0.926 |  -11.862 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[4] /D        (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[1][7] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.925
- Setup                         0.423
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.302
- Arrival Time                  7.465
= Slack Time                   12.837
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.837 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |   12.871 | 
     | REF_CLK__L2_I0                            | A v -> Y ^   | CLKINVX40M | 0.022 | 0.031 |   0.065 |   12.901 | 
     | U0_mux2X1/U1                              | A ^ -> Y ^   | MX2X6M     | 0.183 | 0.229 |   0.294 |   13.130 | 
     | REF_SCAN_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX32M | 0.074 | 0.088 |   0.382 |   13.219 | 
     | REF_SCAN_CLK__L2_I1                       | A v -> Y v   | BUFX14M    | 0.051 | 0.126 |   0.508 |   13.345 | 
     | REF_SCAN_CLK__L3_I1                       | A v -> Y v   | CLKBUFX40M | 0.064 | 0.131 |   0.639 |   13.476 | 
     | REF_SCAN_CLK__L4_I1                       | A v -> Y v   | CLKBUFX40M | 0.057 | 0.126 |   0.765 |   13.601 | 
     | REF_SCAN_CLK__L5_I2                       | A v -> Y v   | CLKBUFX40M | 0.051 | 0.121 |   0.885 |   13.722 | 
     | REF_SCAN_CLK__L6_I2                       | A v -> Y ^   | CLKINVX32M | 0.051 | 0.049 |   0.935 |   13.771 | 
     | REG_FILE_INST/\regArr_reg[1][7]           | CK ^ -> Q v  | SDFFRQX2M  | 0.329 | 0.631 |   1.565 |   14.402 | 
     | ALU_INST/div_47/U70                       | B v -> Y ^   | NOR2X1M    | 0.309 | 0.270 |   1.835 |   14.671 | 
     | ALU_INST/div_47/U67                       | A ^ -> Y ^   | AND3X1M    | 0.117 | 0.243 |   2.078 |   14.915 | 
     | ALU_INST/div_47/U65                       | A ^ -> Y ^   | AND2X1M    | 0.154 | 0.194 |   2.272 |   15.108 | 
     | ALU_INST/div_47/U62                       | B ^ -> Y ^   | AND4X1M    | 0.222 | 0.313 |   2.585 |   15.421 | 
     | ALU_INST/div_47/U40                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.140 | 0.283 |   2.868 |   15.705 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M    | 0.115 | 0.450 |   3.318 |   16.155 | 
     | ALU_INST/div_47/U63                       | C v -> Y v   | AND3X1M    | 0.187 | 0.348 |   3.667 |   16.503 | 
     | ALU_INST/div_47/U46                       | S0 v -> Y ^  | CLKMX2X2M  | 0.130 | 0.265 |   3.931 |   16.768 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M    | 0.132 | 0.503 |   4.434 |   17.270 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M    | 0.115 | 0.246 |   4.680 |   17.516 | 
     | ALU_INST/div_47/U64                       | A ^ -> Y ^   | AND2X1M    | 0.322 | 0.291 |   4.971 |   17.808 | 
     | ALU_INST/div_47/U51                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.139 | 0.303 |   5.273 |   18.110 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.130 | 0.470 |   5.744 |   18.580 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   6.085 |   18.922 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.121 | 0.325 |   6.410 |   19.246 | 
     | ALU_INST/div_47/U66                       | A v -> Y v   | AND2X1M    | 0.277 | 0.329 |   6.739 |   19.575 | 
     | ALU_INST/U51                              | C0 v -> Y ^  | AOI222X1M  | 0.629 | 0.533 |   7.272 |   20.108 | 
     | ALU_INST/U48                              | A1 ^ -> Y v  | AOI31X2M   | 0.191 | 0.193 |   7.465 |   20.302 | 
     | ALU_INST/\ALU_OUT_reg[4]                  | D v          | SDFFRQX2M  | 0.191 | 0.000 |   7.465 |   20.302 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.837 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |  -12.802 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.031 |   0.065 |  -12.772 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.183 | 0.229 |   0.294 |  -12.543 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.074 | 0.088 |   0.382 |  -12.454 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.045 | 0.051 |   0.433 |  -12.404 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.045 | 0.053 |   0.486 |  -12.350 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.024 | 0.032 |   0.518 |  -12.319 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.092 | 0.136 |   0.654 |  -12.182 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.654 |  -12.182 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.059 | 0.065 |   0.719 |  -12.117 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.149 |   0.868 |  -11.968 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.053 | 0.057 |   0.925 |  -11.911 | 
     | ALU_INST/\ALU_OUT_reg[4]     | CK ^          | SDFFRQX2M   | 0.053 | 0.000 |   0.925 |  -11.911 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin CLK_DIV_RX_INST/reg_div_clk_reg/CK 
Endpoint:   CLK_DIV_RX_INST/reg_div_clk_reg/D  (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.092
- Setup                         0.415
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.477
- Arrival Time                  7.407
= Slack Time                   13.070
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^   |            | 0.000 |       |  -0.000 |   13.070 | 
     | scan_clk__L1_I0                 | A ^ -> Y v   | CLKINVX40M | 0.035 | 0.033 |   0.033 |   13.103 | 
     | scan_clk__L2_I1                 | A v -> Y v   | BUFX32M    | 0.034 | 0.099 |   0.132 |   13.202 | 
     | scan_clk__L3_I0                 | A v -> Y v   | CLKBUFX20M | 0.051 | 0.115 |   0.246 |   13.316 | 
     | scan_clk__L4_I0                 | A v -> Y v   | CLKBUFX20M | 0.045 | 0.116 |   0.362 |   13.432 | 
     | scan_clk__L5_I0                 | A v -> Y v   | CLKBUFX20M | 0.047 | 0.114 |   0.476 |   13.546 | 
     | scan_clk__L6_I0                 | A v -> Y v   | CLKBUFX20M | 0.048 | 0.116 |   0.593 |   13.662 | 
     | scan_clk__L7_I0                 | A v -> Y v   | CLKBUFX20M | 0.047 | 0.116 |   0.708 |   13.778 | 
     | scan_clk__L8_I0                 | A v -> Y v   | CLKBUFX20M | 0.049 | 0.117 |   0.825 |   13.895 | 
     | scan_clk__L9_I0                 | A v -> Y v   | CLKBUFX20M | 0.047 | 0.116 |   0.941 |   14.011 | 
     | scan_clk__L10_I0                | A v -> Y v   | CLKBUFX20M | 0.048 | 0.116 |   1.058 |   14.127 | 
     | scan_clk__L11_I0                | A v -> Y v   | CLKBUFX20M | 0.046 | 0.115 |   1.173 |   14.242 | 
     | scan_clk__L12_I0                | A v -> Y v   | CLKBUFX20M | 0.047 | 0.115 |   1.288 |   14.358 | 
     | scan_clk__L13_I0                | A v -> Y ^   | CLKINVX6M  | 0.033 | 0.036 |   1.324 |   14.394 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^   | MX2X6M     | 0.183 | 0.230 |   1.554 |   14.623 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX32M | 0.074 | 0.088 |   1.642 |   14.712 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v   | BUFX14M    | 0.051 | 0.126 |   1.768 |   14.838 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v   | CLKBUFX40M | 0.064 | 0.131 |   1.899 |   14.969 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v   | CLKBUFX40M | 0.057 | 0.126 |   2.025 |   15.094 | 
     | REF_SCAN_CLK__L5_I2             | A v -> Y v   | CLKBUFX40M | 0.051 | 0.121 |   2.145 |   15.215 | 
     | REF_SCAN_CLK__L6_I2             | A v -> Y ^   | CLKINVX32M | 0.051 | 0.049 |   2.194 |   15.264 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v  | SDFFSQX2M  | 0.071 | 0.447 |   2.641 |   15.711 | 
     | REG_FILE_INST/U247              | A v -> Y ^   | INVXLM     | 0.376 | 0.235 |   2.876 |   15.946 | 
     | REG_FILE_INST/U248              | A ^ -> Y v   | CLKINVX12M | 0.808 | 0.538 |   3.414 |   16.484 | 
     | PRE_MUX_INST/U24                | A v -> Y ^   | INVXLM     | 0.213 | 0.264 |   3.678 |   16.748 | 
     | PRE_MUX_INST/U25                | A ^ -> Y v   | INVXLM     | 0.192 | 0.170 |   3.848 |   16.918 | 
     | PRE_MUX_INST/U17                | A v -> Y ^   | INVX2M     | 0.097 | 0.104 |   3.952 |   17.021 | 
     | PRE_MUX_INST/U14                | D ^ -> Y v   | NAND4BX1M  | 0.375 | 0.256 |   4.208 |   17.277 | 
     | PRE_MUX_INST/U12                | A v -> Y ^   | NOR3X2M    | 0.641 | 0.454 |   4.662 |   17.732 | 
     | CLK_DIV_RX_INST/U9              | B ^ -> Y ^   | OR2X2M     | 0.111 | 0.239 |   4.900 |   17.970 | 
     | CLK_DIV_RX_INST/U38             | A ^ -> Y ^   | OR2X1M     | 0.144 | 0.171 |   5.071 |   18.141 | 
     | CLK_DIV_RX_INST/U40             | A ^ -> Y ^   | OR2X1M     | 0.116 | 0.168 |   5.239 |   18.309 | 
     | CLK_DIV_RX_INST/U42             | A ^ -> Y ^   | OR2X1M     | 0.174 | 0.195 |   5.434 |   18.504 | 
     | CLK_DIV_RX_INST/U45             | C ^ -> Y v   | NOR3X1M    | 0.105 | 0.110 |   5.544 |   18.614 | 
     | CLK_DIV_RX_INST/U47             | AN v -> Y v  | NAND2BX1M  | 0.135 | 0.231 |   5.775 |   18.845 | 
     | CLK_DIV_RX_INST/U57             | A v -> Y v   | CLKXOR2X2M | 0.091 | 0.182 |   5.957 |   19.027 | 
     | CLK_DIV_RX_INST/U58             | D v -> Y ^   | NOR4X1M    | 0.405 | 0.336 |   6.293 |   19.363 | 
     | CLK_DIV_RX_INST/U59             | D ^ -> Y ^   | AND4X1M    | 0.213 | 0.348 |   6.641 |   19.711 | 
     | CLK_DIV_RX_INST/U7              | A1N ^ -> Y ^ | OAI2B1X2M  | 0.218 | 0.256 |   6.898 |   19.967 | 
     | CLK_DIV_RX_INST/U6              | B ^ -> Y v   | NAND2X2M   | 0.100 | 0.106 |   7.004 |   20.074 | 
     | CLK_DIV_RX_INST/U3              | A v -> Y ^   | INVX2M     | 0.091 | 0.085 |   7.089 |   20.159 | 
     | CLK_DIV_RX_INST/U20             | B0 ^ -> Y v  | AOI31X2M   | 0.138 | 0.054 |   7.143 |   20.212 | 
     | CLK_DIV_RX_INST/U18             | A0N v -> Y v | OAI2BB2X1M | 0.124 | 0.264 |   7.407 |   20.477 | 
     | CLK_DIV_RX_INST/reg_div_clk_reg | D v          | SDFFRQX2M  | 0.124 | 0.000 |   7.407 |   20.477 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -13.070 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.035 | 0.033 |   0.033 |  -13.037 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX6M  | 0.025 | 0.029 |   0.062 |  -13.007 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M     | 0.125 | 0.179 |   0.241 |  -12.829 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   0.313 |  -12.757 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.064 | 0.131 |   0.444 |  -12.625 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.051 | 0.126 |   0.570 |  -12.500 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.043 | 0.114 |   0.684 |  -12.386 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.062 | 0.126 |   0.809 |  -12.261 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.089 | 0.152 |   0.961 |  -12.109 | 
     | UART_SCAN_CLK__L7_I2            | A v -> Y ^ | CLKINVX40M | 0.049 | 0.056 |   1.017 |  -12.053 | 
     | UART_SCAN_CLK__L8_I2            | A ^ -> Y v | CLKINVX40M | 0.040 | 0.047 |   1.064 |  -12.006 | 
     | UART_SCAN_CLK__L9_I2            | A v -> Y ^ | CLKINVX16M | 0.020 | 0.028 |   1.092 |  -11.977 | 
     | CLK_DIV_RX_INST/reg_div_clk_reg | CK ^       | SDFFRQX2M  | 0.020 | 0.000 |   1.092 |  -11.977 | 
     +------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[12] /D       (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.926
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.323
- Arrival Time                  7.188
= Slack Time                   13.135
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.000 |       |   0.000 |   13.135 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |   13.169 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.022 | 0.031 |   0.065 |   13.200 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.183 | 0.229 |   0.294 |   13.429 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX32M | 0.074 | 0.088 |   0.382 |   13.517 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v   | BUFX14M    | 0.051 | 0.126 |   0.508 |   13.643 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v   | CLKBUFX40M | 0.064 | 0.131 |   0.639 |   13.774 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v   | CLKBUFX40M | 0.057 | 0.126 |   0.765 |   13.900 | 
     | REF_SCAN_CLK__L5_I1             | A v -> Y v   | CLKBUFX40M | 0.054 | 0.123 |   0.887 |   14.023 | 
     | REF_SCAN_CLK__L6_I1             | A v -> Y ^   | CLKINVX32M | 0.049 | 0.051 |   0.939 |   14.074 | 
     | REG_FILE_INST/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.680 | 0.703 |   1.642 |   14.777 | 
     | ALU_INST/mult_44/U39            | A ^ -> Y v   | INVX2M     | 0.257 | 0.264 |   1.906 |   15.041 | 
     | ALU_INST/mult_44/U107           | B v -> Y ^   | NOR2X1M    | 0.255 | 0.221 |   2.127 |   15.262 | 
     | ALU_INST/mult_44/U5             | B ^ -> Y ^   | AND2X2M    | 0.092 | 0.178 |   2.304 |   15.439 | 
     | ALU_INST/mult_44/S2_2_2         | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.554 |   2.858 |   15.994 | 
     | ALU_INST/mult_44/S2_3_2         | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   3.418 |   16.553 | 
     | ALU_INST/mult_44/S2_4_2         | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   3.980 |   17.115 | 
     | ALU_INST/mult_44/S2_5_2         | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.556 |   4.536 |   17.672 | 
     | ALU_INST/mult_44/S2_6_2         | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.568 |   5.104 |   18.239 | 
     | ALU_INST/mult_44/S4_2           | B ^ -> S v   | ADDFX2M    | 0.159 | 0.598 |   5.702 |   18.837 | 
     | ALU_INST/mult_44/U11            | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.324 |   6.026 |   19.161 | 
     | ALU_INST/mult_44/FS_1/U6        | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   6.105 |   19.240 | 
     | ALU_INST/mult_44/FS_1/U31       | A0 v -> Y v  | OA21X1M    | 0.139 | 0.389 |   6.493 |   19.629 | 
     | ALU_INST/mult_44/FS_1/U28       | A0N v -> Y v | AOI2BB1X1M | 0.113 | 0.276 |   6.769 |   19.904 | 
     | ALU_INST/mult_44/FS_1/U27       | B v -> Y v   | CLKXOR2X2M | 0.086 | 0.230 |   6.999 |   20.134 | 
     | ALU_INST/U10                    | A0N v -> Y v | OAI2BB1X2M | 0.092 | 0.189 |   7.187 |   20.323 | 
     | ALU_INST/\ALU_OUT_reg[12]       | D v          | SDFFRQX2M  | 0.092 | 0.000 |   7.188 |   20.323 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.135 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |  -13.101 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.031 |   0.065 |  -13.071 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.183 | 0.229 |   0.294 |  -12.841 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.074 | 0.088 |   0.382 |  -12.753 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.045 | 0.051 |   0.433 |  -12.702 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.045 | 0.053 |   0.486 |  -12.649 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.024 | 0.032 |   0.518 |  -12.617 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.092 | 0.136 |   0.654 |  -12.481 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.654 |  -12.481 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.059 | 0.065 |   0.720 |  -12.416 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.149 |   0.869 |  -12.267 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.053 | 0.057 |   0.925 |  -12.210 | 
     | ALU_INST/\ALU_OUT_reg[12]    | CK ^          | SDFFRQX2M   | 0.053 | 0.001 |   0.926 |  -12.209 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[11] /D       (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.926
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.324
- Arrival Time                  6.831
= Slack Time                   13.493
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.000 |       |   0.000 |   13.493 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |   13.527 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.022 | 0.031 |   0.065 |   13.558 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.183 | 0.229 |   0.294 |   13.787 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX32M | 0.074 | 0.088 |   0.382 |   13.875 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v   | BUFX14M    | 0.051 | 0.126 |   0.508 |   14.002 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v   | CLKBUFX40M | 0.064 | 0.131 |   0.639 |   14.132 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v   | CLKBUFX40M | 0.057 | 0.126 |   0.765 |   14.258 | 
     | REF_SCAN_CLK__L5_I1             | A v -> Y v   | CLKBUFX40M | 0.054 | 0.123 |   0.887 |   14.381 | 
     | REF_SCAN_CLK__L6_I1             | A v -> Y ^   | CLKINVX32M | 0.049 | 0.051 |   0.939 |   14.432 | 
     | REG_FILE_INST/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.680 | 0.703 |   1.642 |   15.135 | 
     | ALU_INST/mult_44/U39            | A ^ -> Y v   | INVX2M     | 0.257 | 0.264 |   1.906 |   15.399 | 
     | ALU_INST/mult_44/U107           | B v -> Y ^   | NOR2X1M    | 0.255 | 0.221 |   2.127 |   15.620 | 
     | ALU_INST/mult_44/U5             | B ^ -> Y ^   | AND2X2M    | 0.092 | 0.178 |   2.304 |   15.798 | 
     | ALU_INST/mult_44/S2_2_2         | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.554 |   2.858 |   16.352 | 
     | ALU_INST/mult_44/S2_3_2         | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   3.418 |   16.911 | 
     | ALU_INST/mult_44/S2_4_2         | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   3.980 |   17.474 | 
     | ALU_INST/mult_44/S2_5_2         | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.556 |   4.536 |   18.030 | 
     | ALU_INST/mult_44/S2_6_2         | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.568 |   5.104 |   18.597 | 
     | ALU_INST/mult_44/S4_2           | B ^ -> S v   | ADDFX2M    | 0.159 | 0.598 |   5.702 |   19.195 | 
     | ALU_INST/mult_44/U11            | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.324 |   6.026 |   19.519 | 
     | ALU_INST/mult_44/FS_1/U6        | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   6.105 |   19.598 | 
     | ALU_INST/mult_44/FS_1/U31       | A0 v -> Y v  | OA21X1M    | 0.139 | 0.389 |   6.493 |   19.987 | 
     | ALU_INST/mult_44/FS_1/U15       | A v -> Y v   | XNOR2X1M   | 0.106 | 0.149 |   6.643 |   20.136 | 
     | ALU_INST/U9                     | A0N v -> Y v | OAI2BB1X2M | 0.084 | 0.188 |   6.831 |   20.324 | 
     | ALU_INST/\ALU_OUT_reg[11]       | D v          | SDFFRQX2M  | 0.084 | 0.000 |   6.831 |   20.324 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.493 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |  -13.459 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.031 |   0.065 |  -13.429 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.183 | 0.229 |   0.294 |  -13.199 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.074 | 0.088 |   0.382 |  -13.111 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.045 | 0.051 |   0.433 |  -13.060 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.045 | 0.053 |   0.486 |  -13.007 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.024 | 0.032 |   0.518 |  -12.975 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.092 | 0.136 |   0.654 |  -12.839 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.654 |  -12.839 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.059 | 0.065 |   0.720 |  -12.774 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.149 |   0.869 |  -12.625 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.053 | 0.057 |   0.925 |  -12.568 | 
     | ALU_INST/\ALU_OUT_reg[11]    | CK ^          | SDFFRQX2M   | 0.053 | 0.001 |   0.926 |  -12.567 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[10] /D       (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.926
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.323
- Arrival Time                  6.671
= Slack Time                   13.653
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.000 |       |   0.000 |   13.653 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |   13.687 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.022 | 0.031 |   0.065 |   13.718 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.183 | 0.229 |   0.294 |   13.947 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX32M | 0.074 | 0.088 |   0.382 |   14.035 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v   | BUFX14M    | 0.051 | 0.126 |   0.508 |   14.161 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v   | CLKBUFX40M | 0.064 | 0.131 |   0.639 |   14.292 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v   | CLKBUFX40M | 0.057 | 0.126 |   0.765 |   14.418 | 
     | REF_SCAN_CLK__L5_I1             | A v -> Y v   | CLKBUFX40M | 0.054 | 0.123 |   0.887 |   14.540 | 
     | REF_SCAN_CLK__L6_I1             | A v -> Y ^   | CLKINVX32M | 0.049 | 0.051 |   0.939 |   14.592 | 
     | REG_FILE_INST/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.680 | 0.703 |   1.642 |   15.295 | 
     | ALU_INST/mult_44/U39            | A ^ -> Y v   | INVX2M     | 0.257 | 0.264 |   1.906 |   15.558 | 
     | ALU_INST/mult_44/U106           | B v -> Y ^   | NOR2X1M    | 0.247 | 0.216 |   2.122 |   15.775 | 
     | ALU_INST/mult_44/U4             | B ^ -> Y ^   | AND2X2M    | 0.080 | 0.168 |   2.290 |   15.943 | 
     | ALU_INST/mult_44/S2_2_3         | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.554 |   2.844 |   16.497 | 
     | ALU_INST/mult_44/S2_3_3         | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   3.406 |   17.058 | 
     | ALU_INST/mult_44/S2_4_3         | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.964 |   17.617 | 
     | ALU_INST/mult_44/S2_5_3         | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.565 |   4.529 |   18.182 | 
     | ALU_INST/mult_44/S2_6_3         | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   5.091 |   18.744 | 
     | ALU_INST/mult_44/S4_3           | B ^ -> S v   | ADDFX2M    | 0.158 | 0.594 |   5.685 |   19.338 | 
     | ALU_INST/mult_44/U14            | B v -> Y v   | CLKXOR2X2M | 0.125 | 0.276 |   5.961 |   19.614 | 
     | ALU_INST/mult_44/FS_1/U33       | B v -> Y ^   | NOR2X1M    | 0.169 | 0.147 |   6.107 |   19.760 | 
     | ALU_INST/mult_44/FS_1/U18       | AN ^ -> Y ^  | NAND2BX1M  | 0.117 | 0.160 |   6.267 |   19.920 | 
     | ALU_INST/mult_44/FS_1/U17       | A ^ -> Y v   | CLKXOR2X2M | 0.091 | 0.217 |   6.484 |   20.137 | 
     | ALU_INST/U8                     | A0N v -> Y v | OAI2BB1X2M | 0.088 | 0.187 |   6.670 |   20.323 | 
     | ALU_INST/\ALU_OUT_reg[10]       | D v          | SDFFRQX2M  | 0.088 | 0.000 |   6.671 |   20.323 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.653 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |  -13.619 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.031 |   0.065 |  -13.588 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.183 | 0.229 |   0.294 |  -13.359 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.074 | 0.088 |   0.382 |  -13.271 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.045 | 0.051 |   0.433 |  -13.220 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.045 | 0.053 |   0.486 |  -13.167 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.024 | 0.032 |   0.518 |  -13.135 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.092 | 0.136 |   0.654 |  -12.998 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.654 |  -12.998 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.059 | 0.065 |   0.720 |  -12.933 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.149 |   0.869 |  -12.784 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.053 | 0.057 |   0.925 |  -12.728 | 
     | ALU_INST/\ALU_OUT_reg[10]    | CK ^          | SDFFRQX2M   | 0.053 | 0.001 |   0.926 |  -12.727 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[8] /D        (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.926
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.316
- Arrival Time                  6.390
= Slack Time                   13.926
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^   |            | 0.000 |       |   0.000 |   13.926 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |   13.960 | 
     | REF_CLK__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.031 |   0.065 |   13.991 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^  | MX2X6M     | 0.183 | 0.229 |   0.294 |   14.220 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v  | CLKINVX32M | 0.074 | 0.088 |   0.382 |   14.308 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v  | BUFX14M    | 0.051 | 0.126 |   0.508 |   14.434 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v  | CLKBUFX40M | 0.064 | 0.131 |   0.639 |   14.565 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v  | CLKBUFX40M | 0.057 | 0.126 |   0.765 |   14.691 | 
     | REF_SCAN_CLK__L5_I1             | A v -> Y v  | CLKBUFX40M | 0.054 | 0.123 |   0.887 |   14.814 | 
     | REF_SCAN_CLK__L6_I1             | A v -> Y ^  | CLKINVX32M | 0.049 | 0.051 |   0.939 |   14.865 | 
     | REG_FILE_INST/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.680 | 0.703 |   1.642 |   15.568 | 
     | ALU_INST/mult_44/U39            | A ^ -> Y v  | INVX2M     | 0.257 | 0.264 |   1.906 |   15.832 | 
     | ALU_INST/mult_44/U108           | B v -> Y ^  | NOR2X1M    | 0.267 | 0.228 |   2.133 |   16.059 | 
     | ALU_INST/mult_44/U6             | B ^ -> Y ^  | AND2X2M    | 0.087 | 0.175 |   2.308 |   16.234 | 
     | ALU_INST/mult_44/S2_2_1         | B ^ -> CO ^ | ADDFX2M    | 0.124 | 0.558 |   2.866 |   16.792 | 
     | ALU_INST/mult_44/S2_3_1         | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.558 |   3.424 |   17.350 | 
     | ALU_INST/mult_44/S2_4_1         | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.559 |   3.983 |   17.910 | 
     | ALU_INST/mult_44/S2_5_1         | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   4.541 |   18.467 | 
     | ALU_INST/mult_44/S2_6_1         | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.561 |   5.103 |   19.029 | 
     | ALU_INST/mult_44/S4_1           | B ^ -> S v  | ADDFX2M    | 0.164 | 0.602 |   5.705 |   19.631 | 
     | ALU_INST/mult_44/U24            | A v -> Y ^  | INVX2M     | 0.077 | 0.084 |   5.789 |   19.715 | 
     | ALU_INST/mult_44/U23            | B ^ -> Y v  | XNOR2X2M   | 0.108 | 0.096 |   5.885 |   19.811 | 
     | ALU_INST/mult_44/FS_1/U7        | A v -> Y ^  | INVX2M     | 0.069 | 0.073 |   5.958 |   19.884 | 
     | ALU_INST/mult_44/FS_1/U8        | A ^ -> Y v  | INVX2M     | 0.030 | 0.037 |   5.995 |   19.921 | 
     | ALU_INST/U74                    | B0 v -> Y ^ | AOI2BB2XLM | 0.433 | 0.275 |   6.270 |   20.196 | 
     | ALU_INST/U72                    | A1 ^ -> Y v | AOI21X2M   | 0.124 | 0.120 |   6.390 |   20.316 | 
     | ALU_INST/\ALU_OUT_reg[8]        | D v         | SDFFRQX2M  | 0.124 | 0.000 |   6.390 |   20.316 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.926 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |  -13.892 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.031 |   0.065 |  -13.861 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.183 | 0.229 |   0.294 |  -13.632 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.074 | 0.088 |   0.382 |  -13.544 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.045 | 0.051 |   0.433 |  -13.493 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.045 | 0.053 |   0.486 |  -13.440 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.024 | 0.032 |   0.518 |  -13.408 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.092 | 0.136 |   0.654 |  -13.272 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.654 |  -13.272 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.059 | 0.065 |   0.719 |  -13.207 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.149 |   0.868 |  -13.058 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.053 | 0.057 |   0.925 |  -13.001 | 
     | ALU_INST/\ALU_OUT_reg[8]     | CK ^          | SDFFRQX2M   | 0.053 | 0.001 |   0.926 |  -13.000 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin CLK_DIV_RX_INST/\counter_reg[2] /CK 
Endpoint:   CLK_DIV_RX_INST/\counter_reg[2] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.165
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                21.557
- Arrival Time                  7.562
= Slack Time                   13.995
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.000 |       |   0.000 |   13.995 | 
     | scan_clk__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.035 | 0.033 |   0.033 |   14.028 | 
     | scan_clk__L2_I1                 | A v -> Y v  | BUFX32M    | 0.034 | 0.099 |   0.132 |   14.127 | 
     | scan_clk__L3_I0                 | A v -> Y v  | CLKBUFX20M | 0.051 | 0.115 |   0.246 |   14.241 | 
     | scan_clk__L4_I0                 | A v -> Y v  | CLKBUFX20M | 0.045 | 0.116 |   0.362 |   14.357 | 
     | scan_clk__L5_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.114 |   0.476 |   14.471 | 
     | scan_clk__L6_I0                 | A v -> Y v  | CLKBUFX20M | 0.048 | 0.116 |   0.593 |   14.587 | 
     | scan_clk__L7_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.708 |   14.703 | 
     | scan_clk__L8_I0                 | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.825 |   14.820 | 
     | scan_clk__L9_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.941 |   14.936 | 
     | scan_clk__L10_I0                | A v -> Y v  | CLKBUFX20M | 0.048 | 0.116 |   1.058 |   15.052 | 
     | scan_clk__L11_I0                | A v -> Y v  | CLKBUFX20M | 0.046 | 0.115 |   1.173 |   15.167 | 
     | scan_clk__L12_I0                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   1.288 |   15.283 | 
     | scan_clk__L13_I0                | A v -> Y ^  | CLKINVX6M  | 0.033 | 0.036 |   1.324 |   15.319 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.230 |   1.554 |   15.548 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v  | CLKINVX32M | 0.074 | 0.088 |   1.642 |   15.637 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v  | BUFX14M    | 0.051 | 0.126 |   1.768 |   15.763 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v  | CLKBUFX40M | 0.064 | 0.131 |   1.899 |   15.894 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v  | CLKBUFX40M | 0.057 | 0.126 |   2.025 |   16.019 | 
     | REF_SCAN_CLK__L5_I2             | A v -> Y v  | CLKBUFX40M | 0.051 | 0.121 |   2.145 |   16.140 | 
     | REF_SCAN_CLK__L6_I2             | A v -> Y ^  | CLKINVX32M | 0.051 | 0.049 |   2.194 |   16.189 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v | SDFFSQX2M  | 0.071 | 0.447 |   2.641 |   16.636 | 
     | REG_FILE_INST/U247              | A v -> Y ^  | INVXLM     | 0.376 | 0.235 |   2.876 |   16.871 | 
     | REG_FILE_INST/U248              | A ^ -> Y v  | CLKINVX12M | 0.808 | 0.538 |   3.414 |   17.409 | 
     | PRE_MUX_INST/U24                | A v -> Y ^  | INVXLM     | 0.213 | 0.264 |   3.678 |   17.673 | 
     | PRE_MUX_INST/U25                | A ^ -> Y v  | INVXLM     | 0.192 | 0.170 |   3.848 |   17.843 | 
     | PRE_MUX_INST/U17                | A v -> Y ^  | INVX2M     | 0.097 | 0.104 |   3.952 |   17.946 | 
     | PRE_MUX_INST/U14                | D ^ -> Y v  | NAND4BX1M  | 0.375 | 0.256 |   4.208 |   18.202 | 
     | PRE_MUX_INST/U12                | A v -> Y ^  | NOR3X2M    | 0.641 | 0.454 |   4.662 |   18.657 | 
     | CLK_DIV_RX_INST/U9              | B ^ -> Y ^  | OR2X2M     | 0.111 | 0.239 |   4.900 |   18.895 | 
     | CLK_DIV_RX_INST/U38             | A ^ -> Y ^  | OR2X1M     | 0.144 | 0.171 |   5.071 |   19.066 | 
     | CLK_DIV_RX_INST/U40             | A ^ -> Y ^  | OR2X1M     | 0.116 | 0.168 |   5.239 |   19.234 | 
     | CLK_DIV_RX_INST/U42             | A ^ -> Y ^  | OR2X1M     | 0.174 | 0.195 |   5.434 |   19.429 | 
     | CLK_DIV_RX_INST/U45             | C ^ -> Y v  | NOR3X1M    | 0.105 | 0.110 |   5.544 |   19.539 | 
     | CLK_DIV_RX_INST/U47             | AN v -> Y v | NAND2BX1M  | 0.135 | 0.231 |   5.775 |   19.770 | 
     | CLK_DIV_RX_INST/U57             | A v -> Y v  | CLKXOR2X2M | 0.091 | 0.182 |   5.957 |   19.952 | 
     | CLK_DIV_RX_INST/U58             | D v -> Y ^  | NOR4X1M    | 0.405 | 0.336 |   6.293 |   20.288 | 
     | CLK_DIV_RX_INST/U59             | D ^ -> Y ^  | AND4X1M    | 0.213 | 0.348 |   6.641 |   20.636 | 
     | CLK_DIV_RX_INST/U12             | B0 ^ -> Y ^ | AO21XLM    | 0.138 | 0.174 |   6.815 |   20.810 | 
     | CLK_DIV_RX_INST/U11             | B0 ^ -> Y v | OAI31X1M   | 0.106 | 0.102 |   6.917 |   20.912 | 
     | CLK_DIV_RX_INST/U10             | A v -> Y v  | AND2X2M    | 0.138 | 0.221 |   7.138 |   21.133 | 
     | CLK_DIV_RX_INST/U22             | B1 v -> Y v | AO22X1M    | 0.113 | 0.424 |   7.562 |   21.557 | 
     | CLK_DIV_RX_INST/\counter_reg[2] | D v         | SDFFRQX2M  | 0.113 | 0.000 |   7.562 |   21.557 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -13.995 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.035 | 0.033 |   0.033 |  -13.962 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX6M  | 0.025 | 0.029 |   0.062 |  -13.933 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M     | 0.125 | 0.179 |   0.241 |  -13.754 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   0.313 |  -13.682 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.064 | 0.131 |   0.444 |  -13.551 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.051 | 0.126 |   0.570 |  -13.425 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.043 | 0.114 |   0.684 |  -13.311 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.062 | 0.126 |   0.809 |  -13.186 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.089 | 0.152 |   0.961 |  -13.034 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.049 | 0.130 |   1.091 |  -12.903 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.048 | 0.117 |   1.208 |  -12.786 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.045 | 0.114 |   1.322 |  -12.672 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.043 | 0.111 |   1.434 |  -12.561 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.048 | 0.115 |   1.549 |  -12.446 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   1.666 |  -12.329 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   1.783 |  -12.211 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   1.901 |  -12.094 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.055 | 0.119 |   2.020 |  -11.975 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.042 | 0.047 |   2.067 |  -11.928 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.045 | 0.048 |   2.115 |  -11.880 | 
     | UART_SCAN_CLK__L18_I1           | A v -> Y ^ | CLKINVX16M | 0.052 | 0.049 |   2.164 |  -11.831 | 
     | CLK_DIV_RX_INST/\counter_reg[2] | CK ^       | SDFFRQX2M  | 0.052 | 0.001 |   2.165 |  -11.830 | 
     +------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[9] /D        (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.926
- Setup                         0.404
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.322
- Arrival Time                  6.323
= Slack Time                   13.999
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^    |            | 0.000 |       |   0.000 |   13.999 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |   14.033 | 
     | REF_CLK__L2_I0                  | A v -> Y ^   | CLKINVX40M | 0.022 | 0.031 |   0.065 |   14.063 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^   | MX2X6M     | 0.183 | 0.229 |   0.294 |   14.293 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX32M | 0.074 | 0.088 |   0.382 |   14.381 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v   | BUFX14M    | 0.051 | 0.126 |   0.508 |   14.507 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v   | CLKBUFX40M | 0.064 | 0.131 |   0.639 |   14.638 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v   | CLKBUFX40M | 0.057 | 0.126 |   0.765 |   14.764 | 
     | REF_SCAN_CLK__L5_I1             | A v -> Y v   | CLKBUFX40M | 0.054 | 0.123 |   0.887 |   14.886 | 
     | REF_SCAN_CLK__L6_I1             | A v -> Y ^   | CLKINVX32M | 0.049 | 0.051 |   0.939 |   14.938 | 
     | REG_FILE_INST/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.680 | 0.703 |   1.642 |   15.641 | 
     | ALU_INST/mult_44/U39            | A ^ -> Y v   | INVX2M     | 0.257 | 0.264 |   1.906 |   15.904 | 
     | ALU_INST/mult_44/U107           | B v -> Y ^   | NOR2X1M    | 0.255 | 0.221 |   2.127 |   16.126 | 
     | ALU_INST/mult_44/U5             | B ^ -> Y ^   | AND2X2M    | 0.092 | 0.178 |   2.304 |   16.303 | 
     | ALU_INST/mult_44/S2_2_2         | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.554 |   2.858 |   16.857 | 
     | ALU_INST/mult_44/S2_3_2         | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   3.418 |   17.417 | 
     | ALU_INST/mult_44/S2_4_2         | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   3.980 |   17.979 | 
     | ALU_INST/mult_44/S2_5_2         | B ^ -> CO ^  | ADDFX2M    | 0.113 | 0.556 |   4.536 |   18.535 | 
     | ALU_INST/mult_44/S2_6_2         | B ^ -> CO ^  | ADDFX2M    | 0.129 | 0.568 |   5.104 |   19.103 | 
     | ALU_INST/mult_44/S4_2           | B ^ -> S v   | ADDFX2M    | 0.159 | 0.598 |   5.702 |   19.701 | 
     | ALU_INST/mult_44/U11            | B v -> Y v   | CLKXOR2X2M | 0.141 | 0.289 |   5.991 |   19.990 | 
     | ALU_INST/mult_44/FS_1/U3        | A v -> Y v   | XNOR2X2M   | 0.098 | 0.136 |   6.127 |   20.126 | 
     | ALU_INST/U7                     | A0N v -> Y v | OAI2BB1X2M | 0.097 | 0.196 |   6.323 |   20.322 | 
     | ALU_INST/\ALU_OUT_reg[9]        | D v          | SDFFRQX2M  | 0.097 | 0.000 |   6.323 |   20.322 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.999 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |  -13.965 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.031 |   0.065 |  -13.934 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.183 | 0.229 |   0.294 |  -13.705 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.074 | 0.088 |   0.382 |  -13.617 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.045 | 0.051 |   0.433 |  -13.566 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.045 | 0.053 |   0.486 |  -13.513 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.024 | 0.032 |   0.518 |  -13.481 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.092 | 0.136 |   0.654 |  -13.344 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.654 |  -13.344 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.059 | 0.065 |   0.719 |  -13.279 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.149 |   0.868 |  -13.130 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.053 | 0.057 |   0.925 |  -13.074 | 
     | ALU_INST/\ALU_OUT_reg[9]     | CK ^          | SDFFRQX2M   | 0.053 | 0.001 |   0.926 |  -13.073 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin CLK_DIV_RX_INST/\counter_reg[4] /CK 
Endpoint:   CLK_DIV_RX_INST/\counter_reg[4] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.165
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                21.558
- Arrival Time                  7.558
= Slack Time                   14.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.000 |       |   0.000 |   14.000 | 
     | scan_clk__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.035 | 0.033 |   0.033 |   14.033 | 
     | scan_clk__L2_I1                 | A v -> Y v  | BUFX32M    | 0.034 | 0.099 |   0.132 |   14.131 | 
     | scan_clk__L3_I0                 | A v -> Y v  | CLKBUFX20M | 0.051 | 0.115 |   0.246 |   14.246 | 
     | scan_clk__L4_I0                 | A v -> Y v  | CLKBUFX20M | 0.045 | 0.116 |   0.362 |   14.362 | 
     | scan_clk__L5_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.114 |   0.476 |   14.476 | 
     | scan_clk__L6_I0                 | A v -> Y v  | CLKBUFX20M | 0.048 | 0.116 |   0.593 |   14.592 | 
     | scan_clk__L7_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.708 |   14.708 | 
     | scan_clk__L8_I0                 | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.825 |   14.825 | 
     | scan_clk__L9_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.941 |   14.941 | 
     | scan_clk__L10_I0                | A v -> Y v  | CLKBUFX20M | 0.048 | 0.116 |   1.058 |   15.057 | 
     | scan_clk__L11_I0                | A v -> Y v  | CLKBUFX20M | 0.046 | 0.115 |   1.173 |   15.172 | 
     | scan_clk__L12_I0                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   1.288 |   15.288 | 
     | scan_clk__L13_I0                | A v -> Y ^  | CLKINVX6M  | 0.033 | 0.036 |   1.324 |   15.324 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.230 |   1.554 |   15.553 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v  | CLKINVX32M | 0.074 | 0.088 |   1.642 |   15.642 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v  | BUFX14M    | 0.051 | 0.126 |   1.768 |   15.768 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v  | CLKBUFX40M | 0.064 | 0.131 |   1.899 |   15.899 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v  | CLKBUFX40M | 0.057 | 0.126 |   2.025 |   16.024 | 
     | REF_SCAN_CLK__L5_I2             | A v -> Y v  | CLKBUFX40M | 0.051 | 0.121 |   2.145 |   16.145 | 
     | REF_SCAN_CLK__L6_I2             | A v -> Y ^  | CLKINVX32M | 0.051 | 0.049 |   2.194 |   16.194 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v | SDFFSQX2M  | 0.071 | 0.447 |   2.641 |   16.641 | 
     | REG_FILE_INST/U247              | A v -> Y ^  | INVXLM     | 0.376 | 0.235 |   2.876 |   16.876 | 
     | REG_FILE_INST/U248              | A ^ -> Y v  | CLKINVX12M | 0.808 | 0.538 |   3.414 |   17.414 | 
     | PRE_MUX_INST/U24                | A v -> Y ^  | INVXLM     | 0.213 | 0.264 |   3.678 |   17.678 | 
     | PRE_MUX_INST/U25                | A ^ -> Y v  | INVXLM     | 0.192 | 0.170 |   3.848 |   17.847 | 
     | PRE_MUX_INST/U17                | A v -> Y ^  | INVX2M     | 0.097 | 0.104 |   3.952 |   17.951 | 
     | PRE_MUX_INST/U14                | D ^ -> Y v  | NAND4BX1M  | 0.375 | 0.256 |   4.208 |   18.207 | 
     | PRE_MUX_INST/U12                | A v -> Y ^  | NOR3X2M    | 0.641 | 0.454 |   4.662 |   18.662 | 
     | CLK_DIV_RX_INST/U9              | B ^ -> Y ^  | OR2X2M     | 0.111 | 0.239 |   4.900 |   18.900 | 
     | CLK_DIV_RX_INST/U38             | A ^ -> Y ^  | OR2X1M     | 0.144 | 0.171 |   5.071 |   19.071 | 
     | CLK_DIV_RX_INST/U40             | A ^ -> Y ^  | OR2X1M     | 0.116 | 0.168 |   5.239 |   19.239 | 
     | CLK_DIV_RX_INST/U42             | A ^ -> Y ^  | OR2X1M     | 0.174 | 0.195 |   5.434 |   19.434 | 
     | CLK_DIV_RX_INST/U45             | C ^ -> Y v  | NOR3X1M    | 0.105 | 0.110 |   5.544 |   19.544 | 
     | CLK_DIV_RX_INST/U47             | AN v -> Y v | NAND2BX1M  | 0.135 | 0.231 |   5.775 |   19.775 | 
     | CLK_DIV_RX_INST/U57             | A v -> Y v  | CLKXOR2X2M | 0.091 | 0.182 |   5.958 |   19.957 | 
     | CLK_DIV_RX_INST/U58             | D v -> Y ^  | NOR4X1M    | 0.405 | 0.336 |   6.293 |   20.293 | 
     | CLK_DIV_RX_INST/U59             | D ^ -> Y ^  | AND4X1M    | 0.213 | 0.348 |   6.641 |   20.641 | 
     | CLK_DIV_RX_INST/U12             | B0 ^ -> Y ^ | AO21XLM    | 0.138 | 0.174 |   6.815 |   20.815 | 
     | CLK_DIV_RX_INST/U11             | B0 ^ -> Y v | OAI31X1M   | 0.106 | 0.102 |   6.917 |   20.917 | 
     | CLK_DIV_RX_INST/U10             | A v -> Y v  | AND2X2M    | 0.138 | 0.221 |   7.138 |   21.138 | 
     | CLK_DIV_RX_INST/U24             | B1 v -> Y v | AO22X1M    | 0.109 | 0.420 |   7.558 |   21.558 | 
     | CLK_DIV_RX_INST/\counter_reg[4] | D v         | SDFFRQX2M  | 0.109 | 0.000 |   7.558 |   21.558 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.000 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.035 | 0.033 |   0.033 |  -13.967 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX6M  | 0.025 | 0.029 |   0.062 |  -13.937 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M     | 0.125 | 0.179 |   0.241 |  -13.759 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   0.313 |  -13.687 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.064 | 0.131 |   0.444 |  -13.555 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.051 | 0.126 |   0.570 |  -13.430 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.043 | 0.114 |   0.684 |  -13.316 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.062 | 0.126 |   0.809 |  -13.191 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.089 | 0.152 |   0.961 |  -13.039 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.049 | 0.130 |   1.091 |  -12.908 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.048 | 0.117 |   1.208 |  -12.791 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.045 | 0.114 |   1.322 |  -12.677 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.043 | 0.111 |   1.434 |  -12.566 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.048 | 0.115 |   1.549 |  -12.451 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   1.666 |  -12.334 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   1.783 |  -12.216 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   1.901 |  -12.098 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.055 | 0.119 |   2.020 |  -11.979 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.042 | 0.047 |   2.067 |  -11.933 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.045 | 0.048 |   2.115 |  -11.885 | 
     | UART_SCAN_CLK__L18_I1           | A v -> Y ^ | CLKINVX16M | 0.052 | 0.049 |   2.164 |  -11.835 | 
     | CLK_DIV_RX_INST/\counter_reg[4] | CK ^       | SDFFRQX2M  | 0.052 | 0.001 |   2.165 |  -11.835 | 
     +------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin CLK_DIV_RX_INST/\counter_reg[6] /CK 
Endpoint:   CLK_DIV_RX_INST/\counter_reg[6] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.165
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                21.558
- Arrival Time                  7.558
= Slack Time                   14.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.000 |       |   0.000 |   14.000 | 
     | scan_clk__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.035 | 0.033 |   0.033 |   14.033 | 
     | scan_clk__L2_I1                 | A v -> Y v  | BUFX32M    | 0.034 | 0.099 |   0.132 |   14.131 | 
     | scan_clk__L3_I0                 | A v -> Y v  | CLKBUFX20M | 0.051 | 0.115 |   0.246 |   14.246 | 
     | scan_clk__L4_I0                 | A v -> Y v  | CLKBUFX20M | 0.045 | 0.116 |   0.362 |   14.362 | 
     | scan_clk__L5_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.114 |   0.476 |   14.476 | 
     | scan_clk__L6_I0                 | A v -> Y v  | CLKBUFX20M | 0.048 | 0.116 |   0.593 |   14.592 | 
     | scan_clk__L7_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.708 |   14.708 | 
     | scan_clk__L8_I0                 | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.825 |   14.825 | 
     | scan_clk__L9_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.941 |   14.941 | 
     | scan_clk__L10_I0                | A v -> Y v  | CLKBUFX20M | 0.048 | 0.116 |   1.058 |   15.057 | 
     | scan_clk__L11_I0                | A v -> Y v  | CLKBUFX20M | 0.046 | 0.115 |   1.173 |   15.172 | 
     | scan_clk__L12_I0                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   1.288 |   15.288 | 
     | scan_clk__L13_I0                | A v -> Y ^  | CLKINVX6M  | 0.033 | 0.036 |   1.324 |   15.324 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.230 |   1.554 |   15.553 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v  | CLKINVX32M | 0.074 | 0.088 |   1.642 |   15.642 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v  | BUFX14M    | 0.051 | 0.126 |   1.768 |   15.768 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v  | CLKBUFX40M | 0.064 | 0.131 |   1.899 |   15.899 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v  | CLKBUFX40M | 0.057 | 0.126 |   2.025 |   16.024 | 
     | REF_SCAN_CLK__L5_I2             | A v -> Y v  | CLKBUFX40M | 0.051 | 0.121 |   2.145 |   16.145 | 
     | REF_SCAN_CLK__L6_I2             | A v -> Y ^  | CLKINVX32M | 0.051 | 0.049 |   2.194 |   16.194 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v | SDFFSQX2M  | 0.071 | 0.447 |   2.641 |   16.641 | 
     | REG_FILE_INST/U247              | A v -> Y ^  | INVXLM     | 0.376 | 0.235 |   2.876 |   16.876 | 
     | REG_FILE_INST/U248              | A ^ -> Y v  | CLKINVX12M | 0.808 | 0.538 |   3.414 |   17.414 | 
     | PRE_MUX_INST/U24                | A v -> Y ^  | INVXLM     | 0.213 | 0.264 |   3.678 |   17.678 | 
     | PRE_MUX_INST/U25                | A ^ -> Y v  | INVXLM     | 0.192 | 0.170 |   3.848 |   17.847 | 
     | PRE_MUX_INST/U17                | A v -> Y ^  | INVX2M     | 0.097 | 0.104 |   3.952 |   17.951 | 
     | PRE_MUX_INST/U14                | D ^ -> Y v  | NAND4BX1M  | 0.375 | 0.256 |   4.208 |   18.207 | 
     | PRE_MUX_INST/U12                | A v -> Y ^  | NOR3X2M    | 0.641 | 0.454 |   4.662 |   18.662 | 
     | CLK_DIV_RX_INST/U9              | B ^ -> Y ^  | OR2X2M     | 0.111 | 0.239 |   4.900 |   18.900 | 
     | CLK_DIV_RX_INST/U38             | A ^ -> Y ^  | OR2X1M     | 0.144 | 0.171 |   5.071 |   19.071 | 
     | CLK_DIV_RX_INST/U40             | A ^ -> Y ^  | OR2X1M     | 0.116 | 0.168 |   5.239 |   19.239 | 
     | CLK_DIV_RX_INST/U42             | A ^ -> Y ^  | OR2X1M     | 0.174 | 0.195 |   5.434 |   19.434 | 
     | CLK_DIV_RX_INST/U45             | C ^ -> Y v  | NOR3X1M    | 0.105 | 0.110 |   5.544 |   19.544 | 
     | CLK_DIV_RX_INST/U47             | AN v -> Y v | NAND2BX1M  | 0.135 | 0.231 |   5.775 |   19.775 | 
     | CLK_DIV_RX_INST/U57             | A v -> Y v  | CLKXOR2X2M | 0.091 | 0.182 |   5.958 |   19.957 | 
     | CLK_DIV_RX_INST/U58             | D v -> Y ^  | NOR4X1M    | 0.405 | 0.336 |   6.293 |   20.293 | 
     | CLK_DIV_RX_INST/U59             | D ^ -> Y ^  | AND4X1M    | 0.213 | 0.348 |   6.641 |   20.641 | 
     | CLK_DIV_RX_INST/U12             | B0 ^ -> Y ^ | AO21XLM    | 0.138 | 0.174 |   6.815 |   20.815 | 
     | CLK_DIV_RX_INST/U11             | B0 ^ -> Y v | OAI31X1M   | 0.106 | 0.102 |   6.917 |   20.917 | 
     | CLK_DIV_RX_INST/U10             | A v -> Y v  | AND2X2M    | 0.138 | 0.221 |   7.138 |   21.138 | 
     | CLK_DIV_RX_INST/U26             | B1 v -> Y v | AO22X1M    | 0.109 | 0.420 |   7.558 |   21.558 | 
     | CLK_DIV_RX_INST/\counter_reg[6] | D v         | SDFFRQX2M  | 0.109 | 0.000 |   7.558 |   21.558 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.000 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.035 | 0.033 |   0.033 |  -13.967 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX6M  | 0.025 | 0.029 |   0.062 |  -13.937 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M     | 0.125 | 0.179 |   0.241 |  -13.759 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   0.313 |  -13.687 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.064 | 0.131 |   0.444 |  -13.555 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.051 | 0.126 |   0.570 |  -13.430 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.043 | 0.114 |   0.684 |  -13.316 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.062 | 0.126 |   0.809 |  -13.191 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.089 | 0.152 |   0.961 |  -13.039 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.049 | 0.130 |   1.091 |  -12.908 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.048 | 0.117 |   1.208 |  -12.791 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.045 | 0.114 |   1.322 |  -12.677 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.043 | 0.111 |   1.434 |  -12.566 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.048 | 0.115 |   1.549 |  -12.451 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   1.666 |  -12.334 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   1.783 |  -12.216 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   1.901 |  -12.098 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.055 | 0.119 |   2.020 |  -11.979 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.042 | 0.047 |   2.067 |  -11.933 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.045 | 0.048 |   2.115 |  -11.885 | 
     | UART_SCAN_CLK__L18_I1           | A v -> Y ^ | CLKINVX16M | 0.052 | 0.049 |   2.164 |  -11.835 | 
     | CLK_DIV_RX_INST/\counter_reg[6] | CK ^       | SDFFRQX2M  | 0.052 | 0.001 |   2.165 |  -11.835 | 
     +------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin CLK_DIV_RX_INST/\counter_reg[0] /CK 
Endpoint:   CLK_DIV_RX_INST/\counter_reg[0] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.165
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                21.558
- Arrival Time                  7.557
= Slack Time                   14.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.000 |       |   0.000 |   14.001 | 
     | scan_clk__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.035 | 0.033 |   0.033 |   14.034 | 
     | scan_clk__L2_I1                 | A v -> Y v  | BUFX32M    | 0.034 | 0.099 |   0.132 |   14.133 | 
     | scan_clk__L3_I0                 | A v -> Y v  | CLKBUFX20M | 0.051 | 0.115 |   0.246 |   14.248 | 
     | scan_clk__L4_I0                 | A v -> Y v  | CLKBUFX20M | 0.045 | 0.116 |   0.362 |   14.363 | 
     | scan_clk__L5_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.114 |   0.476 |   14.478 | 
     | scan_clk__L6_I0                 | A v -> Y v  | CLKBUFX20M | 0.048 | 0.116 |   0.593 |   14.594 | 
     | scan_clk__L7_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.708 |   14.710 | 
     | scan_clk__L8_I0                 | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.825 |   14.826 | 
     | scan_clk__L9_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.941 |   14.942 | 
     | scan_clk__L10_I0                | A v -> Y v  | CLKBUFX20M | 0.048 | 0.116 |   1.058 |   15.059 | 
     | scan_clk__L11_I0                | A v -> Y v  | CLKBUFX20M | 0.046 | 0.115 |   1.173 |   15.174 | 
     | scan_clk__L12_I0                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   1.288 |   15.289 | 
     | scan_clk__L13_I0                | A v -> Y ^  | CLKINVX6M  | 0.033 | 0.036 |   1.324 |   15.325 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.230 |   1.554 |   15.555 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v  | CLKINVX32M | 0.074 | 0.088 |   1.642 |   15.643 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v  | BUFX14M    | 0.051 | 0.126 |   1.768 |   15.769 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v  | CLKBUFX40M | 0.064 | 0.131 |   1.899 |   15.900 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v  | CLKBUFX40M | 0.057 | 0.126 |   2.025 |   16.026 | 
     | REF_SCAN_CLK__L5_I2             | A v -> Y v  | CLKBUFX40M | 0.051 | 0.121 |   2.145 |   16.146 | 
     | REF_SCAN_CLK__L6_I2             | A v -> Y ^  | CLKINVX32M | 0.051 | 0.049 |   2.194 |   16.195 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v | SDFFSQX2M  | 0.071 | 0.447 |   2.641 |   16.642 | 
     | REG_FILE_INST/U247              | A v -> Y ^  | INVXLM     | 0.376 | 0.235 |   2.876 |   16.878 | 
     | REG_FILE_INST/U248              | A ^ -> Y v  | CLKINVX12M | 0.808 | 0.538 |   3.414 |   17.415 | 
     | PRE_MUX_INST/U24                | A v -> Y ^  | INVXLM     | 0.213 | 0.264 |   3.678 |   17.679 | 
     | PRE_MUX_INST/U25                | A ^ -> Y v  | INVXLM     | 0.192 | 0.170 |   3.848 |   17.849 | 
     | PRE_MUX_INST/U17                | A v -> Y ^  | INVX2M     | 0.097 | 0.104 |   3.952 |   17.953 | 
     | PRE_MUX_INST/U14                | D ^ -> Y v  | NAND4BX1M  | 0.375 | 0.256 |   4.208 |   18.209 | 
     | PRE_MUX_INST/U12                | A v -> Y ^  | NOR3X2M    | 0.641 | 0.454 |   4.662 |   18.663 | 
     | CLK_DIV_RX_INST/U9              | B ^ -> Y ^  | OR2X2M     | 0.111 | 0.239 |   4.900 |   18.902 | 
     | CLK_DIV_RX_INST/U38             | A ^ -> Y ^  | OR2X1M     | 0.144 | 0.171 |   5.071 |   19.072 | 
     | CLK_DIV_RX_INST/U40             | A ^ -> Y ^  | OR2X1M     | 0.116 | 0.168 |   5.239 |   19.240 | 
     | CLK_DIV_RX_INST/U42             | A ^ -> Y ^  | OR2X1M     | 0.174 | 0.195 |   5.434 |   19.435 | 
     | CLK_DIV_RX_INST/U45             | C ^ -> Y v  | NOR3X1M    | 0.105 | 0.110 |   5.544 |   19.545 | 
     | CLK_DIV_RX_INST/U47             | AN v -> Y v | NAND2BX1M  | 0.135 | 0.231 |   5.775 |   19.777 | 
     | CLK_DIV_RX_INST/U57             | A v -> Y v  | CLKXOR2X2M | 0.091 | 0.182 |   5.957 |   19.959 | 
     | CLK_DIV_RX_INST/U58             | D v -> Y ^  | NOR4X1M    | 0.405 | 0.336 |   6.293 |   20.295 | 
     | CLK_DIV_RX_INST/U59             | D ^ -> Y ^  | AND4X1M    | 0.213 | 0.348 |   6.641 |   20.643 | 
     | CLK_DIV_RX_INST/U12             | B0 ^ -> Y ^ | AO21XLM    | 0.138 | 0.174 |   6.815 |   20.816 | 
     | CLK_DIV_RX_INST/U11             | B0 ^ -> Y v | OAI31X1M   | 0.106 | 0.102 |   6.917 |   20.918 | 
     | CLK_DIV_RX_INST/U10             | A v -> Y v  | AND2X2M    | 0.138 | 0.221 |   7.138 |   21.139 | 
     | CLK_DIV_RX_INST/U28             | B1 v -> Y v | AO22X1M    | 0.108 | 0.419 |   7.557 |   21.558 | 
     | CLK_DIV_RX_INST/\counter_reg[0] | D v         | SDFFRQX2M  | 0.108 | 0.000 |   7.557 |   21.558 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.001 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.035 | 0.033 |   0.033 |  -13.968 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX6M  | 0.025 | 0.029 |   0.062 |  -13.939 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M     | 0.125 | 0.179 |   0.241 |  -13.760 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   0.313 |  -13.688 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.064 | 0.131 |   0.444 |  -13.557 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.051 | 0.126 |   0.570 |  -13.431 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.043 | 0.114 |   0.684 |  -13.318 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.062 | 0.126 |   0.809 |  -13.192 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.089 | 0.152 |   0.961 |  -13.040 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.049 | 0.130 |   1.091 |  -12.910 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.048 | 0.117 |   1.208 |  -12.793 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.045 | 0.114 |   1.322 |  -12.679 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.043 | 0.111 |   1.434 |  -12.568 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.048 | 0.115 |   1.549 |  -12.453 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   1.666 |  -12.335 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   1.783 |  -12.218 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   1.901 |  -12.100 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.055 | 0.119 |   2.020 |  -11.981 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.042 | 0.047 |   2.067 |  -11.934 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.045 | 0.048 |   2.115 |  -11.886 | 
     | UART_SCAN_CLK__L18_I1           | A v -> Y ^ | CLKINVX16M | 0.052 | 0.049 |   2.164 |  -11.837 | 
     | CLK_DIV_RX_INST/\counter_reg[0] | CK ^       | SDFFRQX2M  | 0.052 | 0.001 |   2.165 |  -11.836 | 
     +------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin CLK_DIV_RX_INST/\counter_reg[1] /CK 
Endpoint:   CLK_DIV_RX_INST/\counter_reg[1] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.165
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                21.558
- Arrival Time                  7.556
= Slack Time                   14.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.000 |       |   0.000 |   14.002 | 
     | scan_clk__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.035 | 0.033 |   0.033 |   14.035 | 
     | scan_clk__L2_I1                 | A v -> Y v  | BUFX32M    | 0.034 | 0.099 |   0.132 |   14.134 | 
     | scan_clk__L3_I0                 | A v -> Y v  | CLKBUFX20M | 0.051 | 0.115 |   0.246 |   14.248 | 
     | scan_clk__L4_I0                 | A v -> Y v  | CLKBUFX20M | 0.045 | 0.116 |   0.362 |   14.364 | 
     | scan_clk__L5_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.114 |   0.476 |   14.478 | 
     | scan_clk__L6_I0                 | A v -> Y v  | CLKBUFX20M | 0.048 | 0.116 |   0.593 |   14.595 | 
     | scan_clk__L7_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.708 |   14.710 | 
     | scan_clk__L8_I0                 | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.825 |   14.827 | 
     | scan_clk__L9_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.941 |   14.943 | 
     | scan_clk__L10_I0                | A v -> Y v  | CLKBUFX20M | 0.048 | 0.116 |   1.058 |   15.060 | 
     | scan_clk__L11_I0                | A v -> Y v  | CLKBUFX20M | 0.046 | 0.115 |   1.173 |   15.175 | 
     | scan_clk__L12_I0                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   1.288 |   15.290 | 
     | scan_clk__L13_I0                | A v -> Y ^  | CLKINVX6M  | 0.033 | 0.036 |   1.324 |   15.326 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.230 |   1.554 |   15.556 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v  | CLKINVX32M | 0.074 | 0.088 |   1.642 |   15.644 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v  | BUFX14M    | 0.051 | 0.126 |   1.768 |   15.770 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v  | CLKBUFX40M | 0.064 | 0.131 |   1.899 |   15.901 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v  | CLKBUFX40M | 0.057 | 0.126 |   2.025 |   16.027 | 
     | REF_SCAN_CLK__L5_I2             | A v -> Y v  | CLKBUFX40M | 0.051 | 0.121 |   2.145 |   16.147 | 
     | REF_SCAN_CLK__L6_I2             | A v -> Y ^  | CLKINVX32M | 0.051 | 0.049 |   2.194 |   16.196 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v | SDFFSQX2M  | 0.071 | 0.447 |   2.641 |   16.643 | 
     | REG_FILE_INST/U247              | A v -> Y ^  | INVXLM     | 0.376 | 0.235 |   2.876 |   16.878 | 
     | REG_FILE_INST/U248              | A ^ -> Y v  | CLKINVX12M | 0.808 | 0.538 |   3.414 |   17.416 | 
     | PRE_MUX_INST/U24                | A v -> Y ^  | INVXLM     | 0.213 | 0.264 |   3.678 |   17.680 | 
     | PRE_MUX_INST/U25                | A ^ -> Y v  | INVXLM     | 0.192 | 0.170 |   3.848 |   17.850 | 
     | PRE_MUX_INST/U17                | A v -> Y ^  | INVX2M     | 0.097 | 0.104 |   3.952 |   17.954 | 
     | PRE_MUX_INST/U14                | D ^ -> Y v  | NAND4BX1M  | 0.375 | 0.256 |   4.208 |   18.210 | 
     | PRE_MUX_INST/U12                | A v -> Y ^  | NOR3X2M    | 0.641 | 0.454 |   4.662 |   18.664 | 
     | CLK_DIV_RX_INST/U9              | B ^ -> Y ^  | OR2X2M     | 0.111 | 0.239 |   4.900 |   18.902 | 
     | CLK_DIV_RX_INST/U38             | A ^ -> Y ^  | OR2X1M     | 0.144 | 0.171 |   5.071 |   19.073 | 
     | CLK_DIV_RX_INST/U40             | A ^ -> Y ^  | OR2X1M     | 0.116 | 0.168 |   5.239 |   19.241 | 
     | CLK_DIV_RX_INST/U42             | A ^ -> Y ^  | OR2X1M     | 0.174 | 0.195 |   5.434 |   19.436 | 
     | CLK_DIV_RX_INST/U45             | C ^ -> Y v  | NOR3X1M    | 0.105 | 0.110 |   5.544 |   19.546 | 
     | CLK_DIV_RX_INST/U47             | AN v -> Y v | NAND2BX1M  | 0.135 | 0.231 |   5.775 |   19.777 | 
     | CLK_DIV_RX_INST/U57             | A v -> Y v  | CLKXOR2X2M | 0.091 | 0.182 |   5.958 |   19.960 | 
     | CLK_DIV_RX_INST/U58             | D v -> Y ^  | NOR4X1M    | 0.405 | 0.336 |   6.293 |   20.295 | 
     | CLK_DIV_RX_INST/U59             | D ^ -> Y ^  | AND4X1M    | 0.213 | 0.348 |   6.641 |   20.643 | 
     | CLK_DIV_RX_INST/U12             | B0 ^ -> Y ^ | AO21XLM    | 0.138 | 0.174 |   6.815 |   20.817 | 
     | CLK_DIV_RX_INST/U11             | B0 ^ -> Y v | OAI31X1M   | 0.106 | 0.102 |   6.917 |   20.919 | 
     | CLK_DIV_RX_INST/U10             | A v -> Y v  | AND2X2M    | 0.138 | 0.221 |   7.138 |   21.140 | 
     | CLK_DIV_RX_INST/U21             | B1 v -> Y v | AO22X1M    | 0.108 | 0.418 |   7.556 |   21.558 | 
     | CLK_DIV_RX_INST/\counter_reg[1] | D v         | SDFFRQX2M  | 0.108 | 0.000 |   7.556 |   21.558 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.002 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.035 | 0.033 |   0.033 |  -13.969 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX6M  | 0.025 | 0.029 |   0.062 |  -13.940 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M     | 0.125 | 0.179 |   0.241 |  -13.761 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   0.313 |  -13.689 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.064 | 0.131 |   0.444 |  -13.558 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.051 | 0.126 |   0.570 |  -13.432 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.043 | 0.114 |   0.684 |  -13.318 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.062 | 0.126 |   0.809 |  -13.193 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.089 | 0.152 |   0.961 |  -13.041 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.049 | 0.130 |   1.091 |  -12.911 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.048 | 0.117 |   1.208 |  -12.794 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.045 | 0.114 |   1.322 |  -12.680 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.043 | 0.111 |   1.434 |  -12.568 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.048 | 0.115 |   1.549 |  -12.453 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   1.666 |  -12.336 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   1.783 |  -12.219 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   1.901 |  -12.101 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.055 | 0.119 |   2.020 |  -11.982 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.042 | 0.047 |   2.067 |  -11.935 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.045 | 0.048 |   2.115 |  -11.887 | 
     | UART_SCAN_CLK__L18_I1           | A v -> Y ^ | CLKINVX16M | 0.052 | 0.049 |   2.164 |  -11.838 | 
     | CLK_DIV_RX_INST/\counter_reg[1] | CK ^       | SDFFRQX2M  | 0.052 | 0.001 |   2.165 |  -11.837 | 
     +------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin CLK_DIV_RX_INST/\counter_reg[3] /CK 
Endpoint:   CLK_DIV_RX_INST/\counter_reg[3] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.165
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                21.558
- Arrival Time                  7.556
= Slack Time                   14.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.000 |       |   0.000 |   14.002 | 
     | scan_clk__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.035 | 0.033 |   0.033 |   14.035 | 
     | scan_clk__L2_I1                 | A v -> Y v  | BUFX32M    | 0.034 | 0.099 |   0.132 |   14.134 | 
     | scan_clk__L3_I0                 | A v -> Y v  | CLKBUFX20M | 0.051 | 0.115 |   0.246 |   14.249 | 
     | scan_clk__L4_I0                 | A v -> Y v  | CLKBUFX20M | 0.045 | 0.116 |   0.362 |   14.365 | 
     | scan_clk__L5_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.114 |   0.476 |   14.479 | 
     | scan_clk__L6_I0                 | A v -> Y v  | CLKBUFX20M | 0.048 | 0.116 |   0.593 |   14.595 | 
     | scan_clk__L7_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.708 |   14.711 | 
     | scan_clk__L8_I0                 | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.825 |   14.828 | 
     | scan_clk__L9_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.941 |   14.944 | 
     | scan_clk__L10_I0                | A v -> Y v  | CLKBUFX20M | 0.048 | 0.116 |   1.058 |   15.060 | 
     | scan_clk__L11_I0                | A v -> Y v  | CLKBUFX20M | 0.046 | 0.115 |   1.173 |   15.175 | 
     | scan_clk__L12_I0                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   1.288 |   15.290 | 
     | scan_clk__L13_I0                | A v -> Y ^  | CLKINVX6M  | 0.033 | 0.036 |   1.324 |   15.326 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.230 |   1.554 |   15.556 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v  | CLKINVX32M | 0.074 | 0.088 |   1.642 |   15.644 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v  | BUFX14M    | 0.051 | 0.126 |   1.768 |   15.770 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v  | CLKBUFX40M | 0.064 | 0.131 |   1.899 |   15.901 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v  | CLKBUFX40M | 0.057 | 0.126 |   2.025 |   16.027 | 
     | REF_SCAN_CLK__L5_I2             | A v -> Y v  | CLKBUFX40M | 0.051 | 0.121 |   2.145 |   16.148 | 
     | REF_SCAN_CLK__L6_I2             | A v -> Y ^  | CLKINVX32M | 0.051 | 0.049 |   2.194 |   16.197 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v | SDFFSQX2M  | 0.071 | 0.447 |   2.641 |   16.643 | 
     | REG_FILE_INST/U247              | A v -> Y ^  | INVXLM     | 0.376 | 0.235 |   2.876 |   16.879 | 
     | REG_FILE_INST/U248              | A ^ -> Y v  | CLKINVX12M | 0.808 | 0.538 |   3.414 |   17.417 | 
     | PRE_MUX_INST/U24                | A v -> Y ^  | INVXLM     | 0.213 | 0.264 |   3.678 |   17.680 | 
     | PRE_MUX_INST/U25                | A ^ -> Y v  | INVXLM     | 0.192 | 0.170 |   3.848 |   17.850 | 
     | PRE_MUX_INST/U17                | A v -> Y ^  | INVX2M     | 0.097 | 0.104 |   3.952 |   17.954 | 
     | PRE_MUX_INST/U14                | D ^ -> Y v  | NAND4BX1M  | 0.375 | 0.256 |   4.208 |   18.210 | 
     | PRE_MUX_INST/U12                | A v -> Y ^  | NOR3X2M    | 0.641 | 0.454 |   4.662 |   18.664 | 
     | CLK_DIV_RX_INST/U9              | B ^ -> Y ^  | OR2X2M     | 0.111 | 0.239 |   4.900 |   18.903 | 
     | CLK_DIV_RX_INST/U38             | A ^ -> Y ^  | OR2X1M     | 0.144 | 0.171 |   5.071 |   19.074 | 
     | CLK_DIV_RX_INST/U40             | A ^ -> Y ^  | OR2X1M     | 0.116 | 0.168 |   5.239 |   19.242 | 
     | CLK_DIV_RX_INST/U42             | A ^ -> Y ^  | OR2X1M     | 0.174 | 0.195 |   5.434 |   19.437 | 
     | CLK_DIV_RX_INST/U45             | C ^ -> Y v  | NOR3X1M    | 0.105 | 0.110 |   5.544 |   19.546 | 
     | CLK_DIV_RX_INST/U47             | AN v -> Y v | NAND2BX1M  | 0.135 | 0.231 |   5.775 |   19.778 | 
     | CLK_DIV_RX_INST/U57             | A v -> Y v  | CLKXOR2X2M | 0.091 | 0.182 |   5.958 |   19.960 | 
     | CLK_DIV_RX_INST/U58             | D v -> Y ^  | NOR4X1M    | 0.405 | 0.336 |   6.293 |   20.296 | 
     | CLK_DIV_RX_INST/U59             | D ^ -> Y ^  | AND4X1M    | 0.213 | 0.348 |   6.641 |   20.644 | 
     | CLK_DIV_RX_INST/U12             | B0 ^ -> Y ^ | AO21XLM    | 0.138 | 0.174 |   6.815 |   20.818 | 
     | CLK_DIV_RX_INST/U11             | B0 ^ -> Y v | OAI31X1M   | 0.106 | 0.102 |   6.917 |   20.919 | 
     | CLK_DIV_RX_INST/U10             | A v -> Y v  | AND2X2M    | 0.138 | 0.221 |   7.138 |   21.140 | 
     | CLK_DIV_RX_INST/U23             | B1 v -> Y v | AO22X1M    | 0.107 | 0.418 |   7.556 |   21.558 | 
     | CLK_DIV_RX_INST/\counter_reg[3] | D v         | SDFFRQX2M  | 0.107 | 0.000 |   7.556 |   21.558 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.002 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.035 | 0.033 |   0.033 |  -13.970 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX6M  | 0.025 | 0.029 |   0.062 |  -13.940 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M     | 0.125 | 0.179 |   0.241 |  -13.762 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   0.313 |  -13.690 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.064 | 0.131 |   0.444 |  -13.558 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.051 | 0.126 |   0.570 |  -13.433 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.043 | 0.114 |   0.684 |  -13.319 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.062 | 0.126 |   0.809 |  -13.193 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.089 | 0.152 |   0.961 |  -13.041 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.049 | 0.130 |   1.091 |  -12.911 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.048 | 0.117 |   1.208 |  -12.794 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.045 | 0.114 |   1.322 |  -12.680 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.043 | 0.111 |   1.434 |  -12.569 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.048 | 0.115 |   1.549 |  -12.454 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   1.666 |  -12.337 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   1.783 |  -12.219 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   1.901 |  -12.101 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.055 | 0.119 |   2.020 |  -11.982 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.042 | 0.047 |   2.067 |  -11.936 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.045 | 0.048 |   2.115 |  -11.888 | 
     | UART_SCAN_CLK__L18_I1           | A v -> Y ^ | CLKINVX16M | 0.052 | 0.049 |   2.164 |  -11.838 | 
     | CLK_DIV_RX_INST/\counter_reg[3] | CK ^       | SDFFRQX2M  | 0.052 | 0.000 |   2.165 |  -11.838 | 
     +------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin CLK_DIV_RX_INST/\counter_reg[7] /CK 
Endpoint:   CLK_DIV_RX_INST/\counter_reg[7] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.165
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                21.559
- Arrival Time                  7.555
= Slack Time                   14.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.000 |       |   0.000 |   14.004 | 
     | scan_clk__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.035 | 0.033 |   0.033 |   14.036 | 
     | scan_clk__L2_I1                 | A v -> Y v  | BUFX32M    | 0.034 | 0.099 |   0.132 |   14.135 | 
     | scan_clk__L3_I0                 | A v -> Y v  | CLKBUFX20M | 0.051 | 0.115 |   0.246 |   14.250 | 
     | scan_clk__L4_I0                 | A v -> Y v  | CLKBUFX20M | 0.045 | 0.116 |   0.362 |   14.366 | 
     | scan_clk__L5_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.114 |   0.476 |   14.480 | 
     | scan_clk__L6_I0                 | A v -> Y v  | CLKBUFX20M | 0.048 | 0.116 |   0.593 |   14.596 | 
     | scan_clk__L7_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.708 |   14.712 | 
     | scan_clk__L8_I0                 | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.825 |   14.829 | 
     | scan_clk__L9_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.941 |   14.945 | 
     | scan_clk__L10_I0                | A v -> Y v  | CLKBUFX20M | 0.048 | 0.116 |   1.058 |   15.061 | 
     | scan_clk__L11_I0                | A v -> Y v  | CLKBUFX20M | 0.046 | 0.115 |   1.173 |   15.176 | 
     | scan_clk__L12_I0                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   1.288 |   15.291 | 
     | scan_clk__L13_I0                | A v -> Y ^  | CLKINVX6M  | 0.033 | 0.036 |   1.324 |   15.328 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.230 |   1.554 |   15.557 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v  | CLKINVX32M | 0.074 | 0.088 |   1.642 |   15.646 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v  | BUFX14M    | 0.051 | 0.126 |   1.768 |   15.772 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v  | CLKBUFX40M | 0.064 | 0.131 |   1.899 |   15.902 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v  | CLKBUFX40M | 0.057 | 0.126 |   2.025 |   16.028 | 
     | REF_SCAN_CLK__L5_I2             | A v -> Y v  | CLKBUFX40M | 0.051 | 0.121 |   2.145 |   16.149 | 
     | REF_SCAN_CLK__L6_I2             | A v -> Y ^  | CLKINVX32M | 0.051 | 0.049 |   2.194 |   16.198 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v | SDFFSQX2M  | 0.071 | 0.447 |   2.641 |   16.645 | 
     | REG_FILE_INST/U247              | A v -> Y ^  | INVXLM     | 0.376 | 0.235 |   2.876 |   16.880 | 
     | REG_FILE_INST/U248              | A ^ -> Y v  | CLKINVX12M | 0.808 | 0.538 |   3.414 |   17.418 | 
     | PRE_MUX_INST/U24                | A v -> Y ^  | INVXLM     | 0.213 | 0.264 |   3.678 |   17.682 | 
     | PRE_MUX_INST/U25                | A ^ -> Y v  | INVXLM     | 0.192 | 0.170 |   3.848 |   17.851 | 
     | PRE_MUX_INST/U17                | A v -> Y ^  | INVX2M     | 0.097 | 0.104 |   3.952 |   17.955 | 
     | PRE_MUX_INST/U14                | D ^ -> Y v  | NAND4BX1M  | 0.375 | 0.256 |   4.208 |   18.211 | 
     | PRE_MUX_INST/U12                | A v -> Y ^  | NOR3X2M    | 0.641 | 0.454 |   4.662 |   18.666 | 
     | CLK_DIV_RX_INST/U9              | B ^ -> Y ^  | OR2X2M     | 0.111 | 0.239 |   4.900 |   18.904 | 
     | CLK_DIV_RX_INST/U38             | A ^ -> Y ^  | OR2X1M     | 0.144 | 0.171 |   5.071 |   19.075 | 
     | CLK_DIV_RX_INST/U40             | A ^ -> Y ^  | OR2X1M     | 0.116 | 0.168 |   5.239 |   19.243 | 
     | CLK_DIV_RX_INST/U42             | A ^ -> Y ^  | OR2X1M     | 0.174 | 0.195 |   5.434 |   19.438 | 
     | CLK_DIV_RX_INST/U45             | C ^ -> Y v  | NOR3X1M    | 0.105 | 0.110 |   5.544 |   19.548 | 
     | CLK_DIV_RX_INST/U47             | AN v -> Y v | NAND2BX1M  | 0.135 | 0.231 |   5.775 |   19.779 | 
     | CLK_DIV_RX_INST/U57             | A v -> Y v  | CLKXOR2X2M | 0.091 | 0.182 |   5.958 |   19.961 | 
     | CLK_DIV_RX_INST/U58             | D v -> Y ^  | NOR4X1M    | 0.405 | 0.336 |   6.293 |   20.297 | 
     | CLK_DIV_RX_INST/U59             | D ^ -> Y ^  | AND4X1M    | 0.213 | 0.348 |   6.641 |   20.645 | 
     | CLK_DIV_RX_INST/U12             | B0 ^ -> Y ^ | AO21XLM    | 0.138 | 0.174 |   6.815 |   20.819 | 
     | CLK_DIV_RX_INST/U11             | B0 ^ -> Y v | OAI31X1M   | 0.106 | 0.102 |   6.917 |   20.920 | 
     | CLK_DIV_RX_INST/U10             | A v -> Y v  | AND2X2M    | 0.138 | 0.221 |   7.138 |   21.142 | 
     | CLK_DIV_RX_INST/U27             | B1 v -> Y v | AO22X1M    | 0.106 | 0.417 |   7.555 |   21.559 | 
     | CLK_DIV_RX_INST/\counter_reg[7] | D v         | SDFFRQX2M  | 0.106 | 0.000 |   7.555 |   21.559 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.004 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.035 | 0.033 |   0.033 |  -13.971 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX6M  | 0.025 | 0.029 |   0.062 |  -13.941 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M     | 0.125 | 0.179 |   0.241 |  -13.763 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   0.313 |  -13.691 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.064 | 0.131 |   0.444 |  -13.559 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.051 | 0.126 |   0.570 |  -13.434 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.043 | 0.114 |   0.684 |  -13.320 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.062 | 0.126 |   0.809 |  -13.194 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.089 | 0.152 |   0.961 |  -13.042 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.049 | 0.130 |   1.091 |  -12.912 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.048 | 0.117 |   1.208 |  -12.795 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.045 | 0.114 |   1.322 |  -12.681 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.043 | 0.111 |   1.434 |  -12.570 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.048 | 0.115 |   1.549 |  -12.455 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   1.666 |  -12.338 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   1.783 |  -12.220 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   1.901 |  -12.102 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.055 | 0.119 |   2.020 |  -11.983 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.042 | 0.047 |   2.067 |  -11.937 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.045 | 0.048 |   2.115 |  -11.889 | 
     | UART_SCAN_CLK__L18_I1           | A v -> Y ^ | CLKINVX16M | 0.052 | 0.049 |   2.164 |  -11.839 | 
     | CLK_DIV_RX_INST/\counter_reg[7] | CK ^       | SDFFRQX2M  | 0.052 | 0.001 |   2.165 |  -11.839 | 
     +------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin CLK_DIV_RX_INST/\counter_reg[5] /CK 
Endpoint:   CLK_DIV_RX_INST/\counter_reg[5] /D (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.165
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                21.559
- Arrival Time                  7.555
= Slack Time                   14.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.000 |       |   0.000 |   14.004 | 
     | scan_clk__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.035 | 0.033 |   0.033 |   14.037 | 
     | scan_clk__L2_I1                 | A v -> Y v  | BUFX32M    | 0.034 | 0.099 |   0.132 |   14.135 | 
     | scan_clk__L3_I0                 | A v -> Y v  | CLKBUFX20M | 0.051 | 0.115 |   0.246 |   14.250 | 
     | scan_clk__L4_I0                 | A v -> Y v  | CLKBUFX20M | 0.045 | 0.116 |   0.362 |   14.366 | 
     | scan_clk__L5_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.114 |   0.476 |   14.480 | 
     | scan_clk__L6_I0                 | A v -> Y v  | CLKBUFX20M | 0.048 | 0.116 |   0.593 |   14.596 | 
     | scan_clk__L7_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.708 |   14.712 | 
     | scan_clk__L8_I0                 | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.825 |   14.829 | 
     | scan_clk__L9_I0                 | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.941 |   14.945 | 
     | scan_clk__L10_I0                | A v -> Y v  | CLKBUFX20M | 0.048 | 0.116 |   1.058 |   15.061 | 
     | scan_clk__L11_I0                | A v -> Y v  | CLKBUFX20M | 0.046 | 0.115 |   1.173 |   15.176 | 
     | scan_clk__L12_I0                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   1.288 |   15.292 | 
     | scan_clk__L13_I0                | A v -> Y ^  | CLKINVX6M  | 0.033 | 0.036 |   1.324 |   15.328 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.230 |   1.554 |   15.557 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v  | CLKINVX32M | 0.074 | 0.088 |   1.642 |   15.646 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v  | BUFX14M    | 0.051 | 0.126 |   1.768 |   15.772 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v  | CLKBUFX40M | 0.064 | 0.131 |   1.899 |   15.903 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v  | CLKBUFX40M | 0.057 | 0.126 |   2.025 |   16.028 | 
     | REF_SCAN_CLK__L5_I2             | A v -> Y v  | CLKBUFX40M | 0.051 | 0.121 |   2.145 |   16.149 | 
     | REF_SCAN_CLK__L6_I2             | A v -> Y ^  | CLKINVX32M | 0.051 | 0.049 |   2.194 |   16.198 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v | SDFFSQX2M  | 0.071 | 0.447 |   2.641 |   16.645 | 
     | REG_FILE_INST/U247              | A v -> Y ^  | INVXLM     | 0.376 | 0.235 |   2.876 |   16.880 | 
     | REG_FILE_INST/U248              | A ^ -> Y v  | CLKINVX12M | 0.808 | 0.538 |   3.414 |   17.418 | 
     | PRE_MUX_INST/U24                | A v -> Y ^  | INVXLM     | 0.213 | 0.264 |   3.678 |   17.682 | 
     | PRE_MUX_INST/U25                | A ^ -> Y v  | INVXLM     | 0.192 | 0.170 |   3.848 |   17.851 | 
     | PRE_MUX_INST/U17                | A v -> Y ^  | INVX2M     | 0.097 | 0.104 |   3.952 |   17.955 | 
     | PRE_MUX_INST/U14                | D ^ -> Y v  | NAND4BX1M  | 0.375 | 0.256 |   4.208 |   18.211 | 
     | PRE_MUX_INST/U12                | A v -> Y ^  | NOR3X2M    | 0.641 | 0.454 |   4.662 |   18.666 | 
     | CLK_DIV_RX_INST/U9              | B ^ -> Y ^  | OR2X2M     | 0.111 | 0.239 |   4.900 |   18.904 | 
     | CLK_DIV_RX_INST/U38             | A ^ -> Y ^  | OR2X1M     | 0.144 | 0.171 |   5.071 |   19.075 | 
     | CLK_DIV_RX_INST/U40             | A ^ -> Y ^  | OR2X1M     | 0.116 | 0.168 |   5.239 |   19.243 | 
     | CLK_DIV_RX_INST/U42             | A ^ -> Y ^  | OR2X1M     | 0.174 | 0.195 |   5.434 |   19.438 | 
     | CLK_DIV_RX_INST/U45             | C ^ -> Y v  | NOR3X1M    | 0.105 | 0.110 |   5.544 |   19.548 | 
     | CLK_DIV_RX_INST/U47             | AN v -> Y v | NAND2BX1M  | 0.135 | 0.231 |   5.775 |   19.779 | 
     | CLK_DIV_RX_INST/U57             | A v -> Y v  | CLKXOR2X2M | 0.091 | 0.182 |   5.958 |   19.961 | 
     | CLK_DIV_RX_INST/U58             | D v -> Y ^  | NOR4X1M    | 0.405 | 0.336 |   6.293 |   20.297 | 
     | CLK_DIV_RX_INST/U59             | D ^ -> Y ^  | AND4X1M    | 0.213 | 0.348 |   6.641 |   20.645 | 
     | CLK_DIV_RX_INST/U12             | B0 ^ -> Y ^ | AO21XLM    | 0.138 | 0.174 |   6.815 |   20.819 | 
     | CLK_DIV_RX_INST/U11             | B0 ^ -> Y v | OAI31X1M   | 0.106 | 0.102 |   6.917 |   20.921 | 
     | CLK_DIV_RX_INST/U10             | A v -> Y v  | AND2X2M    | 0.138 | 0.221 |   7.138 |   21.142 | 
     | CLK_DIV_RX_INST/U25             | B1 v -> Y v | AO22X1M    | 0.106 | 0.417 |   7.555 |   21.559 | 
     | CLK_DIV_RX_INST/\counter_reg[5] | D v         | SDFFRQX2M  | 0.106 | 0.000 |   7.555 |   21.559 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.004 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.035 | 0.033 |   0.033 |  -13.971 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX6M  | 0.025 | 0.029 |   0.062 |  -13.941 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M     | 0.125 | 0.179 |   0.241 |  -13.763 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   0.313 |  -13.691 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.064 | 0.131 |   0.444 |  -13.559 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.051 | 0.126 |   0.570 |  -13.434 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.043 | 0.114 |   0.684 |  -13.320 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.062 | 0.126 |   0.809 |  -13.195 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.089 | 0.152 |   0.961 |  -13.043 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.049 | 0.130 |   1.091 |  -12.912 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.048 | 0.117 |   1.208 |  -12.795 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.045 | 0.114 |   1.322 |  -12.681 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.043 | 0.111 |   1.434 |  -12.570 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.048 | 0.115 |   1.549 |  -12.455 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   1.666 |  -12.338 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   1.783 |  -12.220 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   1.901 |  -12.102 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.055 | 0.119 |   2.020 |  -11.983 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.042 | 0.047 |   2.067 |  -11.937 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.045 | 0.048 |   2.115 |  -11.889 | 
     | UART_SCAN_CLK__L18_I1           | A v -> Y ^ | CLKINVX16M | 0.052 | 0.049 |   2.164 |  -11.839 | 
     | CLK_DIV_RX_INST/\counter_reg[5] | CK ^       | SDFFRQX2M  | 0.052 | 0.001 |   2.165 |  -11.839 | 
     +------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[7] /D        (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.926
- Setup                         0.422
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.304
- Arrival Time                  6.236
= Slack Time                   14.068
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.068 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |   14.102 | 
     | REF_CLK__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.031 |   0.065 |   14.133 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^  | MX2X6M     | 0.183 | 0.229 |   0.294 |   14.362 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v  | CLKINVX32M | 0.074 | 0.088 |   0.382 |   14.450 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v  | BUFX14M    | 0.051 | 0.126 |   0.508 |   14.576 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v  | CLKBUFX40M | 0.064 | 0.131 |   0.639 |   14.707 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v  | CLKBUFX40M | 0.057 | 0.126 |   0.765 |   14.833 | 
     | REF_SCAN_CLK__L5_I1             | A v -> Y v  | CLKBUFX40M | 0.054 | 0.123 |   0.887 |   14.956 | 
     | REF_SCAN_CLK__L6_I1             | A v -> Y ^  | CLKINVX32M | 0.049 | 0.051 |   0.939 |   15.007 | 
     | REG_FILE_INST/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.680 | 0.703 |   1.642 |   15.710 | 
     | ALU_INST/mult_44/U39            | A ^ -> Y v  | INVX2M     | 0.257 | 0.264 |   1.906 |   15.974 | 
     | ALU_INST/mult_44/U109           | B v -> Y ^  | NOR2X1M    | 0.276 | 0.232 |   2.138 |   16.206 | 
     | ALU_INST/mult_44/U8             | B ^ -> Y ^  | AND2X2M    | 0.082 | 0.173 |   2.311 |   16.379 | 
     | ALU_INST/mult_44/S1_2_0         | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.548 |   2.859 |   16.927 | 
     | ALU_INST/mult_44/S1_3_0         | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.562 |   3.421 |   17.489 | 
     | ALU_INST/mult_44/S1_4_0         | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.561 |   3.982 |   18.050 | 
     | ALU_INST/mult_44/S1_5_0         | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   4.544 |   18.612 | 
     | ALU_INST/mult_44/S1_6_0         | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.559 |   5.102 |   19.170 | 
     | ALU_INST/mult_44/S4_0           | B ^ -> S v  | ADDFX2M    | 0.141 | 0.570 |   5.672 |   19.740 | 
     | ALU_INST/mult_44/FS_1/U14       | A v -> Y v  | BUFX2M     | 0.050 | 0.154 |   5.825 |   19.894 | 
     | ALU_INST/U61                    | B0 v -> Y ^ | AOI22X1M   | 0.330 | 0.244 |   6.069 |   20.137 | 
     | ALU_INST/U60                    | A1 ^ -> Y v | AOI31X2M   | 0.184 | 0.166 |   6.235 |   20.303 | 
     | ALU_INST/\ALU_OUT_reg[7]        | D v         | SDFFRQX2M  | 0.184 | 0.000 |   6.236 |   20.304 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.068 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |  -14.034 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.031 |   0.065 |  -14.003 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.183 | 0.229 |   0.294 |  -13.774 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.074 | 0.088 |   0.382 |  -13.686 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.045 | 0.051 |   0.433 |  -13.635 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.045 | 0.053 |   0.486 |  -13.582 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.024 | 0.032 |   0.518 |  -13.550 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.092 | 0.136 |   0.654 |  -13.414 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.654 |  -13.414 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.059 | 0.065 |   0.720 |  -13.349 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.149 |   0.869 |  -13.200 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.053 | 0.057 |   0.925 |  -13.143 | 
     | ALU_INST/\ALU_OUT_reg[7]     | CK ^          | SDFFRQX2M   | 0.053 | 0.001 |   0.926 |  -13.142 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin CLK_DIV_RX_INST/flag_reg/CK 
Endpoint:   CLK_DIV_RX_INST/flag_reg/D         (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[2][7] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.165
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                21.557
- Arrival Time                  7.203
= Slack Time                   14.355
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^   |            | 0.000 |       |   0.000 |   14.355 | 
     | scan_clk__L1_I0                 | A ^ -> Y v   | CLKINVX40M | 0.035 | 0.033 |   0.033 |   14.388 | 
     | scan_clk__L2_I1                 | A v -> Y v   | BUFX32M    | 0.034 | 0.099 |   0.132 |   14.486 | 
     | scan_clk__L3_I0                 | A v -> Y v   | CLKBUFX20M | 0.051 | 0.115 |   0.246 |   14.601 | 
     | scan_clk__L4_I0                 | A v -> Y v   | CLKBUFX20M | 0.045 | 0.116 |   0.362 |   14.717 | 
     | scan_clk__L5_I0                 | A v -> Y v   | CLKBUFX20M | 0.047 | 0.114 |   0.476 |   14.831 | 
     | scan_clk__L6_I0                 | A v -> Y v   | CLKBUFX20M | 0.048 | 0.116 |   0.593 |   14.947 | 
     | scan_clk__L7_I0                 | A v -> Y v   | CLKBUFX20M | 0.047 | 0.116 |   0.708 |   15.063 | 
     | scan_clk__L8_I0                 | A v -> Y v   | CLKBUFX20M | 0.049 | 0.117 |   0.825 |   15.180 | 
     | scan_clk__L9_I0                 | A v -> Y v   | CLKBUFX20M | 0.047 | 0.116 |   0.941 |   15.296 | 
     | scan_clk__L10_I0                | A v -> Y v   | CLKBUFX20M | 0.048 | 0.116 |   1.058 |   15.412 | 
     | scan_clk__L11_I0                | A v -> Y v   | CLKBUFX20M | 0.046 | 0.115 |   1.173 |   15.527 | 
     | scan_clk__L12_I0                | A v -> Y v   | CLKBUFX20M | 0.047 | 0.115 |   1.288 |   15.643 | 
     | scan_clk__L13_I0                | A v -> Y ^   | CLKINVX6M  | 0.033 | 0.036 |   1.324 |   15.679 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^   | MX2X6M     | 0.183 | 0.230 |   1.554 |   15.908 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX32M | 0.074 | 0.088 |   1.642 |   15.997 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v   | BUFX14M    | 0.051 | 0.126 |   1.768 |   16.123 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v   | CLKBUFX40M | 0.064 | 0.131 |   1.899 |   16.254 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v   | CLKBUFX40M | 0.057 | 0.126 |   2.025 |   16.379 | 
     | REF_SCAN_CLK__L5_I2             | A v -> Y v   | CLKBUFX40M | 0.051 | 0.121 |   2.145 |   16.500 | 
     | REF_SCAN_CLK__L6_I2             | A v -> Y ^   | CLKINVX32M | 0.051 | 0.049 |   2.194 |   16.549 | 
     | REG_FILE_INST/\regArr_reg[2][7] | CK ^ -> Q v  | SDFFSQX2M  | 0.071 | 0.447 |   2.641 |   16.996 | 
     | REG_FILE_INST/U247              | A v -> Y ^   | INVXLM     | 0.376 | 0.235 |   2.876 |   17.231 | 
     | REG_FILE_INST/U248              | A ^ -> Y v   | CLKINVX12M | 0.808 | 0.538 |   3.414 |   17.769 | 
     | PRE_MUX_INST/U24                | A v -> Y ^   | INVXLM     | 0.213 | 0.264 |   3.678 |   18.033 | 
     | PRE_MUX_INST/U25                | A ^ -> Y v   | INVXLM     | 0.192 | 0.170 |   3.848 |   18.202 | 
     | PRE_MUX_INST/U17                | A v -> Y ^   | INVX2M     | 0.097 | 0.104 |   3.952 |   18.306 | 
     | PRE_MUX_INST/U14                | D ^ -> Y v   | NAND4BX1M  | 0.375 | 0.256 |   4.208 |   18.562 | 
     | PRE_MUX_INST/U12                | A v -> Y ^   | NOR3X2M    | 0.641 | 0.454 |   4.662 |   19.017 | 
     | CLK_DIV_RX_INST/U9              | B ^ -> Y ^   | OR2X2M     | 0.111 | 0.239 |   4.900 |   19.255 | 
     | CLK_DIV_RX_INST/U38             | A ^ -> Y ^   | OR2X1M     | 0.144 | 0.171 |   5.071 |   19.426 | 
     | CLK_DIV_RX_INST/U40             | A ^ -> Y ^   | OR2X1M     | 0.116 | 0.168 |   5.239 |   19.594 | 
     | CLK_DIV_RX_INST/U42             | A ^ -> Y ^   | OR2X1M     | 0.174 | 0.195 |   5.434 |   19.789 | 
     | CLK_DIV_RX_INST/U45             | C ^ -> Y v   | NOR3X1M    | 0.105 | 0.110 |   5.544 |   19.899 | 
     | CLK_DIV_RX_INST/U47             | AN v -> Y v  | NAND2BX1M  | 0.135 | 0.231 |   5.775 |   20.130 | 
     | CLK_DIV_RX_INST/U57             | A v -> Y v   | CLKXOR2X2M | 0.091 | 0.182 |   5.957 |   20.312 | 
     | CLK_DIV_RX_INST/U58             | D v -> Y ^   | NOR4X1M    | 0.405 | 0.336 |   6.293 |   20.648 | 
     | CLK_DIV_RX_INST/U59             | D ^ -> Y ^   | AND4X1M    | 0.213 | 0.348 |   6.641 |   20.996 | 
     | CLK_DIV_RX_INST/U7              | A1N ^ -> Y ^ | OAI2B1X2M  | 0.218 | 0.256 |   6.898 |   21.252 | 
     | CLK_DIV_RX_INST/U6              | B ^ -> Y v   | NAND2X2M   | 0.100 | 0.106 |   7.004 |   21.359 | 
     | CLK_DIV_RX_INST/U3              | A v -> Y ^   | INVX2M     | 0.091 | 0.085 |   7.089 |   21.444 | 
     | CLK_DIV_RX_INST/U8              | B0 ^ -> Y v  | OAI22X1M   | 0.113 | 0.114 |   7.203 |   21.557 | 
     | CLK_DIV_RX_INST/flag_reg        | D v          | SDFFRQX2M  | 0.113 | 0.000 |   7.203 |   21.557 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.355 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.035 | 0.033 |   0.033 |  -14.322 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX6M  | 0.025 | 0.029 |   0.062 |  -14.292 | 
     | U1_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.125 | 0.179 |   0.241 |  -14.114 | 
     | UART_SCAN_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   0.313 |  -14.042 | 
     | UART_SCAN_CLK__L2_I0     | A v -> Y v | CLKBUFX24M | 0.064 | 0.131 |   0.444 |  -13.910 | 
     | UART_SCAN_CLK__L3_I0     | A v -> Y v | CLKBUFX20M | 0.051 | 0.126 |   0.570 |  -13.785 | 
     | UART_SCAN_CLK__L4_I0     | A v -> Y v | CLKBUFX20M | 0.043 | 0.114 |   0.684 |  -13.671 | 
     | UART_SCAN_CLK__L5_I0     | A v -> Y v | CLKBUFX20M | 0.062 | 0.126 |   0.809 |  -13.546 | 
     | UART_SCAN_CLK__L6_I1     | A v -> Y v | CLKBUFX20M | 0.089 | 0.152 |   0.961 |  -13.394 | 
     | UART_SCAN_CLK__L7_I1     | A v -> Y v | CLKBUFX20M | 0.049 | 0.130 |   1.091 |  -13.263 | 
     | UART_SCAN_CLK__L8_I1     | A v -> Y v | CLKBUFX20M | 0.048 | 0.117 |   1.208 |  -13.146 | 
     | UART_SCAN_CLK__L9_I1     | A v -> Y v | CLKBUFX20M | 0.045 | 0.114 |   1.322 |  -13.032 | 
     | UART_SCAN_CLK__L10_I1    | A v -> Y v | CLKBUFX20M | 0.043 | 0.111 |   1.434 |  -12.921 | 
     | UART_SCAN_CLK__L11_I1    | A v -> Y v | CLKBUFX20M | 0.048 | 0.115 |   1.549 |  -12.806 | 
     | UART_SCAN_CLK__L12_I1    | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   1.666 |  -12.689 | 
     | UART_SCAN_CLK__L13_I2    | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   1.783 |  -12.571 | 
     | UART_SCAN_CLK__L14_I0    | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   1.901 |  -12.453 | 
     | UART_SCAN_CLK__L15_I0    | A v -> Y v | CLKBUFX40M | 0.055 | 0.119 |   2.020 |  -12.335 | 
     | UART_SCAN_CLK__L16_I0    | A v -> Y ^ | CLKINVX40M | 0.042 | 0.047 |   2.067 |  -12.288 | 
     | UART_SCAN_CLK__L17_I0    | A ^ -> Y v | CLKINVX40M | 0.045 | 0.048 |   2.115 |  -12.240 | 
     | UART_SCAN_CLK__L18_I1    | A v -> Y ^ | CLKINVX16M | 0.052 | 0.049 |   2.164 |  -12.191 | 
     | CLK_DIV_RX_INST/flag_reg | CK ^       | SDFFRQX2M  | 0.052 | 0.001 |   2.165 |  -12.190 | 
     +-----------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin CLK_DIV_TX_INST/reg_div_clk_reg/CK 
Endpoint:   CLK_DIV_TX_INST/reg_div_clk_reg/D  (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[3][1] /Q (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.093
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.482
- Arrival Time                  6.026
= Slack Time                   14.457
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |            |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^   |            | 0.000 |       |   0.000 |   14.457 | 
     | scan_clk__L1_I0                 | A ^ -> Y v   | CLKINVX40M | 0.035 | 0.033 |   0.033 |   14.490 | 
     | scan_clk__L2_I1                 | A v -> Y v   | BUFX32M    | 0.034 | 0.099 |   0.132 |   14.589 | 
     | scan_clk__L3_I0                 | A v -> Y v   | CLKBUFX20M | 0.051 | 0.115 |   0.246 |   14.703 | 
     | scan_clk__L4_I0                 | A v -> Y v   | CLKBUFX20M | 0.045 | 0.116 |   0.362 |   14.819 | 
     | scan_clk__L5_I0                 | A v -> Y v   | CLKBUFX20M | 0.047 | 0.114 |   0.477 |   14.933 | 
     | scan_clk__L6_I0                 | A v -> Y v   | CLKBUFX20M | 0.048 | 0.116 |   0.593 |   15.049 | 
     | scan_clk__L7_I0                 | A v -> Y v   | CLKBUFX20M | 0.047 | 0.116 |   0.709 |   15.165 | 
     | scan_clk__L8_I0                 | A v -> Y v   | CLKBUFX20M | 0.049 | 0.117 |   0.825 |   15.282 | 
     | scan_clk__L9_I0                 | A v -> Y v   | CLKBUFX20M | 0.047 | 0.116 |   0.941 |   15.398 | 
     | scan_clk__L10_I0                | A v -> Y v   | CLKBUFX20M | 0.048 | 0.116 |   1.058 |   15.514 | 
     | scan_clk__L11_I0                | A v -> Y v   | CLKBUFX20M | 0.046 | 0.115 |   1.173 |   15.630 | 
     | scan_clk__L12_I0                | A v -> Y v   | CLKBUFX20M | 0.047 | 0.115 |   1.288 |   15.745 | 
     | scan_clk__L13_I0                | A v -> Y ^   | CLKINVX6M  | 0.033 | 0.036 |   1.324 |   15.781 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^   | MX2X6M     | 0.183 | 0.230 |   1.554 |   16.010 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v   | CLKINVX32M | 0.074 | 0.088 |   1.642 |   16.099 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v   | BUFX14M    | 0.051 | 0.126 |   1.768 |   16.225 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v   | CLKBUFX40M | 0.064 | 0.131 |   1.899 |   16.356 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v   | CLKBUFX40M | 0.057 | 0.126 |   2.025 |   16.481 | 
     | REF_SCAN_CLK__L5_I2             | A v -> Y v   | CLKBUFX40M | 0.051 | 0.121 |   2.145 |   16.602 | 
     | REF_SCAN_CLK__L6_I2             | A v -> Y ^   | CLKINVX32M | 0.051 | 0.049 |   2.194 |   16.651 | 
     | REG_FILE_INST/\regArr_reg[3][1] | CK ^ -> Q v  | SDFFRQX2M  | 0.202 | 0.548 |   2.742 |   17.199 | 
     | CLK_DIV_TX_INST/U13             | B v -> Y v   | OR2X2M     | 0.078 | 0.228 |   2.971 |   17.427 | 
     | CLK_DIV_TX_INST/U37             | A v -> Y v   | OR2X1M     | 0.117 | 0.253 |   3.224 |   17.681 | 
     | CLK_DIV_TX_INST/U39             | A v -> Y v   | OR2X1M     | 0.120 | 0.265 |   3.490 |   17.946 | 
     | CLK_DIV_TX_INST/U41             | A v -> Y v   | OR2X1M     | 0.149 | 0.292 |   3.782 |   18.239 | 
     | CLK_DIV_TX_INST/U44             | C v -> Y ^   | NOR3X1M    | 0.513 | 0.377 |   4.159 |   18.616 | 
     | CLK_DIV_TX_INST/U46             | AN ^ -> Y ^  | NAND2BX1M  | 0.130 | 0.204 |   4.363 |   18.820 | 
     | CLK_DIV_TX_INST/U56             | A ^ -> Y v   | CLKXOR2X2M | 0.098 | 0.227 |   4.590 |   19.047 | 
     | CLK_DIV_TX_INST/U57             | D v -> Y ^   | NOR4X1M    | 0.380 | 0.323 |   4.913 |   19.370 | 
     | CLK_DIV_TX_INST/U58             | D ^ -> Y ^   | AND4X1M    | 0.198 | 0.337 |   5.250 |   19.707 | 
     | CLK_DIV_TX_INST/U7              | A1N ^ -> Y ^ | OAI2B1X2M  | 0.247 | 0.271 |   5.521 |   19.978 | 
     | CLK_DIV_TX_INST/U6              | B ^ -> Y v   | NAND2X2M   | 0.111 | 0.116 |   5.638 |   20.094 | 
     | CLK_DIV_TX_INST/U3              | A v -> Y ^   | INVX2M     | 0.090 | 0.087 |   5.724 |   20.181 | 
     | CLK_DIV_TX_INST/U12             | B0 ^ -> Y v  | AOI31X2M   | 0.136 | 0.054 |   5.778 |   20.235 | 
     | CLK_DIV_TX_INST/U10             | A0N v -> Y v | OAI2BB2X1M | 0.102 | 0.247 |   6.026 |   20.482 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg | D v          | SDFFRQX2M  | 0.102 | 0.000 |   6.026 |   20.482 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.457 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.035 | 0.033 |   0.033 |  -14.424 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX6M  | 0.025 | 0.029 |   0.062 |  -14.394 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M     | 0.125 | 0.179 |   0.241 |  -14.216 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   0.313 |  -14.144 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.064 | 0.131 |   0.444 |  -14.013 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.051 | 0.126 |   0.570 |  -13.887 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.043 | 0.114 |   0.684 |  -13.773 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.062 | 0.126 |   0.809 |  -13.648 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.089 | 0.152 |   0.961 |  -13.496 | 
     | UART_SCAN_CLK__L7_I2            | A v -> Y ^ | CLKINVX40M | 0.049 | 0.056 |   1.017 |  -13.440 | 
     | UART_SCAN_CLK__L8_I2            | A ^ -> Y v | CLKINVX40M | 0.040 | 0.047 |   1.064 |  -13.393 | 
     | UART_SCAN_CLK__L9_I3            | A v -> Y ^ | CLKINVX16M | 0.021 | 0.029 |   1.093 |  -13.364 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg | CK ^       | SDFFRQX2M  | 0.021 | 0.000 |   1.093 |  -13.364 | 
     +------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[6] /D        (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.926
- Setup                         0.425
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.301
- Arrival Time                  5.834
= Slack Time                   14.467
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.467 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |   14.501 | 
     | REF_CLK__L2_I0                  | A v -> Y ^  | CLKINVX40M | 0.022 | 0.031 |   0.065 |   14.532 | 
     | U0_mux2X1/U1                    | A ^ -> Y ^  | MX2X6M     | 0.183 | 0.229 |   0.294 |   14.761 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v  | CLKINVX32M | 0.074 | 0.088 |   0.382 |   14.849 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v  | BUFX14M    | 0.051 | 0.126 |   0.508 |   14.975 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v  | CLKBUFX40M | 0.064 | 0.131 |   0.639 |   15.106 | 
     | REF_SCAN_CLK__L4_I1             | A v -> Y v  | CLKBUFX40M | 0.057 | 0.126 |   0.765 |   15.232 | 
     | REF_SCAN_CLK__L5_I1             | A v -> Y v  | CLKBUFX40M | 0.054 | 0.123 |   0.887 |   15.354 | 
     | REF_SCAN_CLK__L6_I1             | A v -> Y ^  | CLKINVX32M | 0.049 | 0.051 |   0.939 |   15.406 | 
     | REG_FILE_INST/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.680 | 0.703 |   1.642 |   16.109 | 
     | ALU_INST/mult_44/U39            | A ^ -> Y v  | INVX2M     | 0.257 | 0.264 |   1.906 |   16.372 | 
     | ALU_INST/mult_44/U109           | B v -> Y ^  | NOR2X1M    | 0.276 | 0.232 |   2.138 |   16.605 | 
     | ALU_INST/mult_44/U8             | B ^ -> Y ^  | AND2X2M    | 0.082 | 0.173 |   2.311 |   16.778 | 
     | ALU_INST/mult_44/S1_2_0         | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.548 |   2.859 |   17.326 | 
     | ALU_INST/mult_44/S1_3_0         | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.562 |   3.421 |   17.887 | 
     | ALU_INST/mult_44/S1_4_0         | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.561 |   3.982 |   18.449 | 
     | ALU_INST/mult_44/S1_5_0         | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   4.544 |   19.010 | 
     | ALU_INST/mult_44/S1_6_0         | B ^ -> S v  | ADDFX2M    | 0.136 | 0.563 |   5.107 |   19.574 | 
     | ALU_INST/mult_44/FS_1/U13       | A v -> Y v  | BUFX2M     | 0.053 | 0.155 |   5.261 |   19.728 | 
     | ALU_INST/U59                    | A0 v -> Y ^ | AOI222X1M  | 0.699 | 0.376 |   5.637 |   20.104 | 
     | ALU_INST/U56                    | A1 ^ -> Y v | AOI31X2M   | 0.197 | 0.197 |   5.834 |   20.301 | 
     | ALU_INST/\ALU_OUT_reg[6]        | D v         | SDFFRQX2M  | 0.197 | 0.000 |   5.834 |   20.301 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.467 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |  -14.433 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.031 |   0.065 |  -14.402 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.183 | 0.229 |   0.294 |  -14.173 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.074 | 0.088 |   0.382 |  -14.085 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.045 | 0.051 |   0.433 |  -14.034 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.045 | 0.053 |   0.486 |  -13.981 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.024 | 0.032 |   0.518 |  -13.949 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.092 | 0.136 |   0.654 |  -13.812 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.654 |  -13.812 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.059 | 0.065 |   0.720 |  -13.747 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.149 |   0.869 |  -13.598 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.053 | 0.057 |   0.925 |  -13.542 | 
     | ALU_INST/\ALU_OUT_reg[6]     | CK ^          | SDFFRQX2M   | 0.053 | 0.001 |   0.926 |  -13.541 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 
'ALU_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.272
- Setup                         0.371
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.701
- Arrival Time                  5.219
= Slack Time                   14.482
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.482 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.251 | 0.904 |   0.904 |   15.386 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.842 |   1.746 |   16.228 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.308 | 0.967 |   2.713 |   17.195 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.807 |   3.520 |   18.002 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.099 | 0.908 |   4.428 |   18.910 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 1.018 | 0.731 |   5.158 |   19.640 | 
     | ALU_INST/\ALU_OUT_reg[15]  | RN ^       | SDFFRQX2M | 1.043 | 0.060 |   5.219 |   19.701 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.092 |       |   0.000 |  -14.482 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.482 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.059 | 0.065 |   0.065 |  -14.417 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.149 |   0.214 |  -14.268 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.053 | 0.057 |   0.271 |  -14.211 | 
     | ALU_INST/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M  | 0.053 | 0.001 |   0.271 |  -14.210 | 
     +----------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin ALU_INST/OUT_VALID_reg/CK 
Endpoint:   ALU_INST/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.272
- Setup                         0.371
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.701
- Arrival Time                  5.219
= Slack Time                   14.482
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.482 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.251 | 0.904 |   0.904 |   15.386 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.842 |   1.746 |   16.228 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.308 | 0.967 |   2.713 |   17.195 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.807 |   3.520 |   18.002 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.099 | 0.908 |   4.428 |   18.910 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 1.018 | 0.731 |   5.158 |   19.640 | 
     | ALU_INST/OUT_VALID_reg     | RN ^       | SDFFRQX2M | 1.043 | 0.060 |   5.219 |   19.701 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.092 |       |   0.000 |  -14.482 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.482 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.059 | 0.065 |   0.065 |  -14.417 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.149 |   0.214 |  -14.268 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.053 | 0.057 |   0.271 |  -14.211 | 
     | ALU_INST/OUT_VALID_reg       | CK ^        | SDFFRQX2M  | 0.053 | 0.001 |   0.272 |  -14.210 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 
'ALU_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.272
- Setup                         0.371
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.701
- Arrival Time                  5.219
= Slack Time                   14.482
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.482 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.251 | 0.904 |   0.904 |   15.386 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.842 |   1.746 |   16.228 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.308 | 0.967 |   2.713 |   17.196 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.807 |   3.520 |   18.002 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.099 | 0.908 |   4.428 |   18.910 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 1.018 | 0.731 |   5.158 |   19.641 | 
     | ALU_INST/\ALU_OUT_reg[14]  | RN ^       | SDFFRQX2M | 1.043 | 0.060 |   5.219 |   19.701 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.092 |       |   0.000 |  -14.482 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.482 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.059 | 0.065 |   0.065 |  -14.417 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.149 |   0.214 |  -14.268 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.053 | 0.057 |   0.271 |  -14.211 | 
     | ALU_INST/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M  | 0.053 | 0.001 |   0.272 |  -14.211 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 
'ALU_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.272
- Setup                         0.371
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.701
- Arrival Time                  5.218
= Slack Time                   14.483
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.483 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.251 | 0.904 |   0.904 |   15.386 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.842 |   1.746 |   16.228 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.308 | 0.967 |   2.713 |   17.196 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.807 |   3.520 |   18.003 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.099 | 0.908 |   4.428 |   18.910 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 1.018 | 0.731 |   5.158 |   19.641 | 
     | ALU_INST/\ALU_OUT_reg[13]  | RN ^       | SDFFRQX2M | 1.042 | 0.060 |   5.218 |   19.701 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.092 |       |   0.000 |  -14.483 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.482 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.059 | 0.065 |   0.065 |  -14.417 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.149 |   0.214 |  -14.268 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.053 | 0.057 |   0.271 |  -14.212 | 
     | ALU_INST/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M  | 0.053 | 0.001 |   0.272 |  -14.211 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 
'ALU_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.271
- Setup                         0.371
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.701
- Arrival Time                  5.217
= Slack Time                   14.484
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.484 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.251 | 0.904 |   0.904 |   15.387 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.842 |   1.746 |   16.229 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.308 | 0.967 |   2.713 |   17.197 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.807 |   3.520 |   18.004 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.099 | 0.908 |   4.428 |   18.911 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 1.018 | 0.731 |   5.158 |   19.642 | 
     | ALU_INST/\ALU_OUT_reg[12]  | RN ^       | SDFFRQX2M | 1.041 | 0.059 |   5.217 |   19.701 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.092 |       |   0.000 |  -14.484 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.483 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.059 | 0.065 |   0.065 |  -14.418 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.149 |   0.214 |  -14.269 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.053 | 0.057 |   0.271 |  -14.213 | 
     | ALU_INST/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M  | 0.053 | 0.001 |   0.271 |  -14.212 | 
     +----------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 
'ALU_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.271
- Setup                         0.371
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.701
- Arrival Time                  5.217
= Slack Time                   14.484
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.484 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.251 | 0.904 |   0.904 |   15.388 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.842 |   1.746 |   16.230 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.308 | 0.967 |   2.713 |   17.198 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.807 |   3.520 |   18.004 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.099 | 0.908 |   4.428 |   18.912 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 1.018 | 0.731 |   5.158 |   19.643 | 
     | ALU_INST/\ALU_OUT_reg[10]  | RN ^       | SDFFRQX2M | 1.040 | 0.058 |   5.217 |   19.701 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.092 |       |   0.000 |  -14.484 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.484 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.059 | 0.065 |   0.065 |  -14.419 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.149 |   0.214 |  -14.270 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.053 | 0.057 |   0.271 |  -14.213 | 
     | ALU_INST/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M  | 0.053 | 0.001 |   0.271 |  -14.213 | 
     +----------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 
'ALU_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.272
- Setup                         0.371
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.701
- Arrival Time                  5.217
= Slack Time                   14.484
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.484 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.251 | 0.904 |   0.904 |   15.388 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.842 |   1.746 |   16.230 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.308 | 0.967 |   2.713 |   17.198 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.807 |   3.520 |   18.004 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.099 | 0.908 |   4.428 |   18.912 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 1.018 | 0.731 |   5.158 |   19.643 | 
     | ALU_INST/\ALU_OUT_reg[11]  | RN ^       | SDFFRQX2M | 1.041 | 0.058 |   5.217 |   19.701 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.092 |       |   0.000 |  -14.484 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.484 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.059 | 0.065 |   0.065 |  -14.419 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.149 |   0.214 |  -14.270 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.053 | 0.057 |   0.271 |  -14.214 | 
     | ALU_INST/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M  | 0.053 | 0.001 |   0.271 |  -14.213 | 
     +----------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.272
- Setup                         0.371
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.701
- Arrival Time                  5.216
= Slack Time                   14.485
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.485 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.251 | 0.904 |   0.904 |   15.389 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.842 |   1.746 |   16.231 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.308 | 0.967 |   2.713 |   17.198 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.807 |   3.520 |   18.005 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.099 | 0.908 |   4.428 |   18.913 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 1.018 | 0.731 |   5.158 |   19.643 | 
     | ALU_INST/\ALU_OUT_reg[9]   | RN ^       | SDFFRQX2M | 1.040 | 0.058 |   5.216 |   19.701 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.092 |       |   0.000 |  -14.485 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.485 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.059 | 0.065 |   0.065 |  -14.420 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.149 |   0.214 |  -14.271 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.053 | 0.057 |   0.271 |  -14.214 | 
     | ALU_INST/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M  | 0.053 | 0.001 |   0.272 |  -14.213 | 
     +----------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.271
- Setup                         0.371
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.701
- Arrival Time                  5.215
= Slack Time                   14.485
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.485 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.251 | 0.904 |   0.904 |   15.389 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.842 |   1.746 |   16.231 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.308 | 0.967 |   2.713 |   17.199 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.807 |   3.520 |   18.006 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.099 | 0.908 |   4.428 |   18.913 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 1.018 | 0.731 |   5.158 |   19.644 | 
     | ALU_INST/\ALU_OUT_reg[6]   | RN ^       | SDFFRQX2M | 1.039 | 0.057 |   5.215 |   19.701 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.092 |       |   0.000 |  -14.485 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.485 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.059 | 0.065 |   0.065 |  -14.420 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.149 |   0.214 |  -14.271 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.053 | 0.057 |   0.271 |  -14.215 | 
     | ALU_INST/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M  | 0.053 | 0.001 |   0.271 |  -14.214 | 
     +----------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.271
- Setup                         0.371
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.701
- Arrival Time                  5.215
= Slack Time                   14.486
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.486 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.251 | 0.904 |   0.904 |   15.390 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.842 |   1.746 |   16.232 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.308 | 0.967 |   2.713 |   17.199 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.807 |   3.520 |   18.006 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.099 | 0.908 |   4.428 |   18.914 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 1.018 | 0.731 |   5.158 |   19.644 | 
     | ALU_INST/\ALU_OUT_reg[7]   | RN ^       | SDFFRQX2M | 1.039 | 0.057 |   5.215 |   19.701 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.092 |       |   0.000 |  -14.486 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.485 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.059 | 0.065 |   0.065 |  -14.421 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.149 |   0.214 |  -14.272 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.053 | 0.057 |   0.271 |  -14.215 | 
     | ALU_INST/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M  | 0.053 | 0.001 |   0.271 |  -14.214 | 
     +----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.272
- Setup                         0.371
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.701
- Arrival Time                  5.215
= Slack Time                   14.486
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.486 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.251 | 0.904 |   0.904 |   15.390 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.842 |   1.746 |   16.232 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.308 | 0.967 |   2.713 |   17.199 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.807 |   3.520 |   18.006 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.099 | 0.908 |   4.428 |   18.914 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 1.018 | 0.731 |   5.158 |   19.644 | 
     | ALU_INST/\ALU_OUT_reg[8]   | RN ^       | SDFFRQX2M | 1.039 | 0.057 |   5.215 |   19.701 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.092 |       |   0.000 |  -14.486 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.486 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.059 | 0.065 |   0.065 |  -14.421 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.149 |   0.214 |  -14.272 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.053 | 0.057 |   0.271 |  -14.215 | 
     | ALU_INST/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M  | 0.053 | 0.001 |   0.272 |  -14.214 | 
     +----------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.271
- Setup                         0.370
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.701
- Arrival Time                  5.215
= Slack Time                   14.486
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.486 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.251 | 0.904 |   0.904 |   15.390 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.842 |   1.746 |   16.232 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.308 | 0.967 |   2.713 |   17.200 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.807 |   3.520 |   18.007 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.099 | 0.908 |   4.428 |   18.914 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 1.018 | 0.731 |   5.158 |   19.645 | 
     | ALU_INST/\ALU_OUT_reg[5]   | RN ^       | SDFFRQX2M | 1.038 | 0.056 |   5.215 |   19.701 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.092 |       |   0.000 |  -14.486 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.486 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.059 | 0.065 |   0.065 |  -14.421 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.149 |   0.214 |  -14.272 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.053 | 0.057 |   0.271 |  -14.216 | 
     | ALU_INST/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M  | 0.053 | 0.001 |   0.271 |  -14.215 | 
     +----------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.271
- Setup                         0.370
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.701
- Arrival Time                  5.214
= Slack Time                   14.486
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.486 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.251 | 0.904 |   0.904 |   15.390 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.842 |   1.746 |   16.232 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.308 | 0.967 |   2.713 |   17.200 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.807 |   3.520 |   18.007 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.099 | 0.908 |   4.428 |   18.914 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 1.018 | 0.731 |   5.158 |   19.645 | 
     | ALU_INST/\ALU_OUT_reg[4]   | RN ^       | SDFFRQX2M | 1.038 | 0.056 |   5.214 |   19.701 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.092 |       |   0.000 |  -14.486 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.486 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.059 | 0.065 |   0.065 |  -14.421 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.149 |   0.214 |  -14.272 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.053 | 0.057 |   0.271 |  -14.216 | 
     | ALU_INST/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M  | 0.053 | 0.000 |   0.271 |  -14.215 | 
     +----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.271
- Setup                         0.370
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.701
- Arrival Time                  5.214
= Slack Time                   14.486
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.486 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.251 | 0.904 |   0.904 |   15.390 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.842 |   1.746 |   16.232 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.308 | 0.967 |   2.713 |   17.200 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.807 |   3.520 |   18.007 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.099 | 0.908 |   4.428 |   18.914 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 1.018 | 0.731 |   5.158 |   19.645 | 
     | ALU_INST/\ALU_OUT_reg[1]   | RN ^       | SDFFRQX2M | 1.038 | 0.056 |   5.214 |   19.701 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.092 |       |   0.000 |  -14.486 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.486 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.059 | 0.065 |   0.065 |  -14.421 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.149 |   0.214 |  -14.272 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.053 | 0.057 |   0.271 |  -14.216 | 
     | ALU_INST/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M  | 0.053 | 0.001 |   0.271 |  -14.215 | 
     +----------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.271
- Setup                         0.370
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.701
- Arrival Time                  5.213
= Slack Time                   14.488
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.488 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.251 | 0.904 |   0.904 |   15.392 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.842 |   1.746 |   16.234 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.308 | 0.967 |   2.713 |   17.202 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.807 |   3.520 |   18.009 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.099 | 0.908 |   4.428 |   18.916 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 1.018 | 0.731 |   5.158 |   19.647 | 
     | ALU_INST/\ALU_OUT_reg[3]   | RN ^       | SDFFRQX2M | 1.036 | 0.054 |   5.213 |   19.701 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.092 |       |   0.000 |  -14.488 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.488 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.059 | 0.065 |   0.065 |  -14.423 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.149 |   0.214 |  -14.274 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.053 | 0.057 |   0.271 |  -14.218 | 
     | ALU_INST/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M  | 0.053 | 0.001 |   0.271 |  -14.217 | 
     +----------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.271
- Setup                         0.370
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.701
- Arrival Time                  5.212
= Slack Time                   14.490
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.490 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.251 | 0.904 |   0.904 |   15.394 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.842 |   1.746 |   16.236 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.308 | 0.967 |   2.713 |   17.203 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.807 |   3.520 |   18.010 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.099 | 0.908 |   4.428 |   18.918 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 1.018 | 0.731 |   5.158 |   19.648 | 
     | ALU_INST/\ALU_OUT_reg[2]   | RN ^       | SDFFRQX2M | 1.035 | 0.053 |   5.212 |   19.701 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.092 |       |   0.000 |  -14.490 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.489 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.059 | 0.065 |   0.065 |  -14.425 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.149 |   0.214 |  -14.276 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.053 | 0.057 |   0.271 |  -14.219 | 
     | ALU_INST/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M  | 0.053 | 0.001 |   0.271 |  -14.218 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.271
- Setup                         0.370
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.701
- Arrival Time                  5.211
= Slack Time                   14.490
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   14.490 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.251 | 0.904 |   0.904 |   15.394 | 
     | U5_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.119 | 0.842 |   1.746 |   16.236 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.308 | 0.967 |   2.713 |   17.204 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.158 | 0.807 |   3.520 |   18.011 | 
     | FE_OFC0_SYNC_SCAN_RST1     | A ^ -> Y ^ | CLKBUFX8M | 1.099 | 0.908 |   4.428 |   18.918 | 
     | FE_OFC1_SYNC_SCAN_RST1     | A ^ -> Y ^ | BUFX8M    | 1.018 | 0.731 |   5.158 |   19.649 | 
     | ALU_INST/\ALU_OUT_reg[0]   | RN ^       | SDFFRQX2M | 1.034 | 0.053 |   5.211 |   19.701 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE_INST/U0_TLATNCAX12M | ECK ^       |            | 0.092 |       |   0.000 |  -14.490 | 
     | CLK_GATE_INST                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.490 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v  | CLKINVX6M  | 0.059 | 0.065 |   0.065 |  -14.425 | 
     | CLK_ALU__L2_I0               | A v -> Y v  | CLKBUFX12M | 0.090 | 0.149 |   0.214 |  -14.276 | 
     | CLK_ALU__L3_I0               | A v -> Y ^  | CLKINVX32M | 0.053 | 0.057 |   0.271 |  -14.219 | 
     | ALU_INST/\ALU_OUT_reg[0]     | CK ^        | SDFFRQX2M  | 0.053 | 0.001 |   0.271 |  -14.219 | 
     +----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin ALU_INST/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU_INST/\ALU_OUT_reg[5] /D        (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REG_FILE_INST/\regArr_reg[1][7] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.926
- Setup                         0.429
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.297
- Arrival Time                  5.763
= Slack Time                   14.534
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.534 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |   14.568 | 
     | REF_CLK__L2_I0                            | A v -> Y ^   | CLKINVX40M | 0.022 | 0.031 |   0.065 |   14.599 | 
     | U0_mux2X1/U1                              | A ^ -> Y ^   | MX2X6M     | 0.183 | 0.229 |   0.294 |   14.828 | 
     | REF_SCAN_CLK__L1_I0                       | A ^ -> Y v   | CLKINVX32M | 0.074 | 0.088 |   0.382 |   14.916 | 
     | REF_SCAN_CLK__L2_I1                       | A v -> Y v   | BUFX14M    | 0.051 | 0.126 |   0.508 |   15.043 | 
     | REF_SCAN_CLK__L3_I1                       | A v -> Y v   | CLKBUFX40M | 0.064 | 0.131 |   0.639 |   15.173 | 
     | REF_SCAN_CLK__L4_I1                       | A v -> Y v   | CLKBUFX40M | 0.057 | 0.126 |   0.765 |   15.299 | 
     | REF_SCAN_CLK__L5_I2                       | A v -> Y v   | CLKBUFX40M | 0.051 | 0.121 |   0.885 |   15.420 | 
     | REF_SCAN_CLK__L6_I2                       | A v -> Y ^   | CLKINVX32M | 0.051 | 0.049 |   0.935 |   15.469 | 
     | REG_FILE_INST/\regArr_reg[1][7]           | CK ^ -> Q ^  | SDFFRQX2M  | 0.617 | 0.673 |   1.608 |   16.142 | 
     | ALU_INST/div_47/U70                       | B ^ -> Y v   | NOR2X1M    | 0.196 | 0.191 |   1.799 |   16.333 | 
     | ALU_INST/div_47/U67                       | A v -> Y v   | AND3X1M    | 0.102 | 0.256 |   2.055 |   16.589 | 
     | ALU_INST/div_47/U65                       | A v -> Y v   | AND2X1M    | 0.117 | 0.215 |   2.270 |   16.804 | 
     | ALU_INST/div_47/U62                       | B v -> Y v   | AND4X1M    | 0.168 | 0.321 |   2.591 |   17.125 | 
     | ALU_INST/div_47/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.135 | 0.263 |   2.854 |   17.388 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.112 | 0.483 |   3.336 |   17.870 | 
     | ALU_INST/div_47/U63                       | C ^ -> Y ^   | AND3X1M    | 0.256 | 0.310 |   3.646 |   18.180 | 
     | ALU_INST/div_47/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.135 | 0.286 |   3.931 |   18.466 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.131 | 0.470 |   4.402 |   18.936 | 
     | ALU_INST/div_47/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.116 | 0.317 |   4.719 |   19.253 | 
     | ALU_INST/div_47/U64                       | A v -> Y v   | AND2X1M    | 0.213 | 0.287 |   5.006 |   19.540 | 
     | ALU_INST/U55                              | C0 v -> Y ^  | AOI222X1M  | 0.662 | 0.539 |   5.545 |   20.080 | 
     | ALU_INST/U52                              | A1 ^ -> Y v  | AOI31X2M   | 0.217 | 0.217 |   5.762 |   20.297 | 
     | ALU_INST/\ALU_OUT_reg[5]                  | D v          | SDFFRQX2M  | 0.217 | 0.000 |   5.763 |   20.297 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |               |             |       |       |  Time   |   Time   | 
     |------------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.534 | 
     | REF_CLK__L1_I0               | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |  -14.500 | 
     | REF_CLK__L2_I0               | A v -> Y ^    | CLKINVX40M  | 0.022 | 0.031 |   0.065 |  -14.470 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^    | MX2X6M      | 0.183 | 0.229 |   0.294 |  -14.240 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v    | CLKINVX32M  | 0.074 | 0.088 |   0.382 |  -14.152 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M  | 0.045 | 0.051 |   0.433 |  -14.101 | 
     | REF_SCAN_CLK__L3_I0          | A ^ -> Y v    | CLKINVX24M  | 0.045 | 0.053 |   0.486 |  -14.048 | 
     | REF_SCAN_CLK__L4_I0          | A v -> Y ^    | CLKINVX32M  | 0.024 | 0.032 |   0.518 |  -14.016 | 
     | CLK_GATE_INST/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.092 | 0.136 |   0.654 |  -13.880 | 
     | CLK_GATE_INST                | GATED_CLK ^   | CLK_GATE    |       |       |   0.654 |  -13.880 | 
     | CLK_ALU__L1_I0               | A ^ -> Y v    | CLKINVX6M   | 0.059 | 0.065 |   0.720 |  -13.815 | 
     | CLK_ALU__L2_I0               | A v -> Y v    | CLKBUFX12M  | 0.090 | 0.149 |   0.869 |  -13.666 | 
     | CLK_ALU__L3_I0               | A v -> Y ^    | CLKINVX32M  | 0.053 | 0.057 |   0.925 |  -13.609 | 
     | ALU_INST/\ALU_OUT_reg[5]     | CK ^          | SDFFRQX2M   | 0.053 | 0.001 |   0.926 |  -13.609 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin REG_FILE_INST/\RdData_reg[2] /CK 
Endpoint:   REG_FILE_INST/\RdData_reg[2] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL_INST/\state_reg[2] /Q  (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.206
- Setup                         0.408
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                21.598
- Arrival Time                  6.566
= Slack Time                   15.031
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   15.031 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.035 | 0.033 |   0.033 |   15.064 | 
     | scan_clk__L2_I1              | A v -> Y v  | BUFX32M    | 0.034 | 0.099 |   0.132 |   15.163 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX20M | 0.051 | 0.115 |   0.246 |   15.278 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX20M | 0.045 | 0.116 |   0.362 |   15.394 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX20M | 0.047 | 0.114 |   0.477 |   15.508 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX20M | 0.048 | 0.116 |   0.593 |   15.624 | 
     | scan_clk__L7_I0              | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.709 |   15.740 | 
     | scan_clk__L8_I0              | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.825 |   15.857 | 
     | scan_clk__L9_I0              | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.941 |   15.973 | 
     | scan_clk__L10_I0             | A v -> Y v  | CLKBUFX20M | 0.048 | 0.116 |   1.058 |   16.089 | 
     | scan_clk__L11_I0             | A v -> Y v  | CLKBUFX20M | 0.046 | 0.115 |   1.173 |   16.204 | 
     | scan_clk__L12_I0             | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   1.288 |   16.319 | 
     | scan_clk__L13_I0             | A v -> Y ^  | CLKINVX6M  | 0.033 | 0.036 |   1.324 |   16.356 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.230 |   1.554 |   16.585 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX32M | 0.074 | 0.088 |   1.642 |   16.673 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y v  | BUFX14M    | 0.051 | 0.126 |   1.768 |   16.800 | 
     | REF_SCAN_CLK__L3_I1          | A v -> Y v  | CLKBUFX40M | 0.064 | 0.131 |   1.899 |   16.930 | 
     | REF_SCAN_CLK__L4_I2          | A v -> Y v  | CLKBUFX40M | 0.062 | 0.130 |   2.029 |   17.060 | 
     | REF_SCAN_CLK__L5_I4          | A v -> Y v  | CLKBUFX40M | 0.052 | 0.121 |   2.150 |   17.181 | 
     | REF_SCAN_CLK__L6_I4          | A v -> Y ^  | CLKINVX32M | 0.048 | 0.049 |   2.198 |   17.230 | 
     | SYS_CTRL_INST/\state_reg[2]  | CK ^ -> Q v | SDFFRQX2M  | 0.122 | 0.479 |   2.677 |   17.709 | 
     | SYS_CTRL_INST/U53            | A v -> Y ^  | INVX2M     | 0.183 | 0.142 |   2.819 |   17.851 | 
     | SYS_CTRL_INST/U39            | A ^ -> Y v  | NOR2X2M    | 0.113 | 0.109 |   2.929 |   17.960 | 
     | SYS_CTRL_INST/U45            | C v -> Y ^  | NAND3X2M   | 0.200 | 0.156 |   3.084 |   18.116 | 
     | SYS_CTRL_INST/U12            | B ^ -> Y v  | NAND3X2M   | 0.183 | 0.166 |   3.250 |   18.282 | 
     | SYS_CTRL_INST/U50            | A0 v -> Y ^ | OAI211X2M  | 0.257 | 0.218 |   3.468 |   18.500 | 
     | SYS_CTRL_INST/U49            | A ^ -> Y v  | INVX2M     | 0.104 | 0.110 |   3.578 |   18.610 | 
     | SYS_CTRL_INST/U37            | B0 v -> Y ^ | OAI222X1M  | 0.561 | 0.336 |   3.914 |   18.946 | 
     | U4                           | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.512 |   4.427 |   19.458 | 
     | REG_FILE_INST/U46            | A ^ -> Y v  | INVX2M     | 0.224 | 0.219 |   4.645 |   19.677 | 
     | REG_FILE_INST/U7             | A v -> Y ^  | INVX4M     | 0.892 | 0.553 |   5.198 |   20.230 | 
     | REG_FILE_INST/U136           | S0 ^ -> Y v | MX4X1M     | 0.208 | 0.557 |   5.756 |   20.787 | 
     | REG_FILE_INST/U134           | B v -> Y v  | MX4X1M     | 0.201 | 0.451 |   6.207 |   21.238 | 
     | REG_FILE_INST/U133           | A0 v -> Y v | AO22X1M    | 0.117 | 0.359 |   6.566 |   21.598 | 
     | REG_FILE_INST/\RdData_reg[2] | D v         | SDFFRQX2M  | 0.117 | 0.000 |   6.566 |   21.598 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -15.032 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.035 | 0.033 |   0.033 |  -14.999 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX32M    | 0.034 | 0.099 |   0.132 |  -14.900 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX20M | 0.051 | 0.115 |   0.246 |  -14.785 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX20M | 0.045 | 0.116 |   0.362 |  -14.669 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX20M | 0.047 | 0.114 |   0.476 |  -14.555 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.593 |  -14.439 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.708 |  -14.323 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.825 |  -14.206 | 
     | scan_clk__L9_I0              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.941 |  -14.090 | 
     | scan_clk__L10_I0             | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   1.058 |  -13.974 | 
     | scan_clk__L11_I0             | A v -> Y v | CLKBUFX20M | 0.046 | 0.115 |   1.173 |  -13.859 | 
     | scan_clk__L12_I0             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.288 |  -13.744 | 
     | scan_clk__L13_I0             | A v -> Y ^ | CLKINVX6M  | 0.033 | 0.036 |   1.324 |  -13.707 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.230 |   1.554 |  -13.478 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX32M | 0.074 | 0.088 |   1.642 |  -13.389 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y v | BUFX14M    | 0.051 | 0.126 |   1.768 |  -13.263 | 
     | REF_SCAN_CLK__L3_I1          | A v -> Y v | CLKBUFX40M | 0.064 | 0.131 |   1.899 |  -13.133 | 
     | REF_SCAN_CLK__L4_I2          | A v -> Y v | CLKBUFX40M | 0.062 | 0.130 |   2.029 |  -13.003 | 
     | REF_SCAN_CLK__L5_I3          | A v -> Y v | CLKBUFX40M | 0.054 | 0.122 |   2.151 |  -12.881 | 
     | REF_SCAN_CLK__L6_I3          | A v -> Y ^ | CLKINVX32M | 0.051 | 0.053 |   2.203 |  -12.828 | 
     | REG_FILE_INST/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.051 | 0.003 |   2.206 |  -12.825 | 
     +---------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin REG_FILE_INST/\RdData_reg[3] /CK 
Endpoint:   REG_FILE_INST/\RdData_reg[3] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL_INST/\state_reg[2] /Q  (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.206
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                21.599
- Arrival Time                  6.546
= Slack Time                   15.054
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   15.054 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.035 | 0.033 |   0.033 |   15.087 | 
     | scan_clk__L2_I1              | A v -> Y v  | BUFX32M    | 0.034 | 0.099 |   0.132 |   15.186 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX20M | 0.051 | 0.115 |   0.246 |   15.300 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX20M | 0.045 | 0.116 |   0.362 |   15.416 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX20M | 0.047 | 0.114 |   0.477 |   15.530 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX20M | 0.048 | 0.116 |   0.593 |   15.646 | 
     | scan_clk__L7_I0              | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.709 |   15.762 | 
     | scan_clk__L8_I0              | A v -> Y v  | CLKBUFX20M | 0.049 | 0.117 |   0.825 |   15.879 | 
     | scan_clk__L9_I0              | A v -> Y v  | CLKBUFX20M | 0.047 | 0.116 |   0.941 |   15.995 | 
     | scan_clk__L10_I0             | A v -> Y v  | CLKBUFX20M | 0.048 | 0.116 |   1.058 |   16.111 | 
     | scan_clk__L11_I0             | A v -> Y v  | CLKBUFX20M | 0.046 | 0.115 |   1.173 |   16.226 | 
     | scan_clk__L12_I0             | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   1.288 |   16.342 | 
     | scan_clk__L13_I0             | A v -> Y ^  | CLKINVX6M  | 0.033 | 0.036 |   1.324 |   16.378 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.183 | 0.230 |   1.554 |   16.607 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX32M | 0.074 | 0.088 |   1.642 |   16.696 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y v  | BUFX14M    | 0.051 | 0.126 |   1.768 |   16.822 | 
     | REF_SCAN_CLK__L3_I1          | A v -> Y v  | CLKBUFX40M | 0.064 | 0.131 |   1.899 |   16.953 | 
     | REF_SCAN_CLK__L4_I2          | A v -> Y v  | CLKBUFX40M | 0.062 | 0.130 |   2.029 |   17.082 | 
     | REF_SCAN_CLK__L5_I4          | A v -> Y v  | CLKBUFX40M | 0.052 | 0.121 |   2.150 |   17.204 | 
     | REF_SCAN_CLK__L6_I4          | A v -> Y ^  | CLKINVX32M | 0.048 | 0.049 |   2.199 |   17.252 | 
     | SYS_CTRL_INST/\state_reg[2]  | CK ^ -> Q v | SDFFRQX2M  | 0.122 | 0.479 |   2.677 |   17.731 | 
     | SYS_CTRL_INST/U53            | A v -> Y ^  | INVX2M     | 0.183 | 0.142 |   2.819 |   17.873 | 
     | SYS_CTRL_INST/U39            | A ^ -> Y v  | NOR2X2M    | 0.113 | 0.109 |   2.929 |   17.982 | 
     | SYS_CTRL_INST/U45            | C v -> Y ^  | NAND3X2M   | 0.200 | 0.156 |   3.084 |   18.138 | 
     | SYS_CTRL_INST/U12            | B ^ -> Y v  | NAND3X2M   | 0.183 | 0.166 |   3.250 |   18.304 | 
     | SYS_CTRL_INST/U50            | A0 v -> Y ^ | OAI211X2M  | 0.257 | 0.218 |   3.468 |   18.522 | 
     | SYS_CTRL_INST/U49            | A ^ -> Y v  | INVX2M     | 0.104 | 0.110 |   3.578 |   18.632 | 
     | SYS_CTRL_INST/U37            | B0 v -> Y ^ | OAI222X1M  | 0.561 | 0.336 |   3.915 |   18.968 | 
     | U4                           | A ^ -> Y ^  | BUFX2M     | 0.680 | 0.512 |   4.427 |   19.480 | 
     | REG_FILE_INST/U46            | A ^ -> Y v  | INVX2M     | 0.224 | 0.219 |   4.645 |   19.699 | 
     | REG_FILE_INST/U7             | A v -> Y ^  | INVX4M     | 0.892 | 0.553 |   5.198 |   20.252 | 
     | REG_FILE_INST/U140           | S0 ^ -> Y v | MX4X1M     | 0.218 | 0.566 |   5.764 |   20.818 | 
     | REG_FILE_INST/U138           | B v -> Y v  | MX4X1M     | 0.185 | 0.438 |   6.202 |   21.255 | 
     | REG_FILE_INST/U137           | A0 v -> Y v | AO22X1M    | 0.107 | 0.344 |   6.546 |   21.599 | 
     | REG_FILE_INST/\RdData_reg[3] | D v         | SDFFRQX2M  | 0.107 | 0.000 |   6.546 |   21.599 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -15.054 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.035 | 0.033 |   0.033 |  -15.021 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX32M    | 0.034 | 0.099 |   0.132 |  -14.922 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX20M | 0.051 | 0.115 |   0.246 |  -14.807 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX20M | 0.045 | 0.116 |   0.362 |  -14.692 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX20M | 0.047 | 0.114 |   0.476 |  -14.577 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   0.593 |  -14.461 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.708 |  -14.345 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.825 |  -14.228 | 
     | scan_clk__L9_I0              | A v -> Y v | CLKBUFX20M | 0.047 | 0.116 |   0.941 |  -14.112 | 
     | scan_clk__L10_I0             | A v -> Y v | CLKBUFX20M | 0.048 | 0.116 |   1.058 |  -13.996 | 
     | scan_clk__L11_I0             | A v -> Y v | CLKBUFX20M | 0.046 | 0.115 |   1.173 |  -13.881 | 
     | scan_clk__L12_I0             | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.288 |  -13.766 | 
     | scan_clk__L13_I0             | A v -> Y ^ | CLKINVX6M  | 0.033 | 0.036 |   1.324 |  -13.730 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.183 | 0.230 |   1.554 |  -13.500 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX32M | 0.074 | 0.088 |   1.642 |  -13.412 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y v | BUFX14M    | 0.051 | 0.126 |   1.768 |  -13.286 | 
     | REF_SCAN_CLK__L3_I1          | A v -> Y v | CLKBUFX40M | 0.064 | 0.131 |   1.899 |  -13.155 | 
     | REF_SCAN_CLK__L4_I2          | A v -> Y v | CLKBUFX40M | 0.062 | 0.130 |   2.029 |  -13.025 | 
     | REF_SCAN_CLK__L5_I3          | A v -> Y v | CLKBUFX40M | 0.054 | 0.122 |   2.151 |  -12.903 | 
     | REF_SCAN_CLK__L6_I3          | A v -> Y ^ | CLKINVX32M | 0.051 | 0.053 |   2.203 |  -12.850 | 
     | REG_FILE_INST/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.051 | 0.003 |   2.206 |  -12.848 | 
     +---------------------------------------------------------------------------------------------+ 

