| Test Case              |   Verilog Clock Cycles |   Python Yield Iterations |
|:-----------------------|-----------------------:|--------------------------:|
| rectangle_filled       |                     86 |                        35 |
| rectangle_filled_while |                    136 |                        35 |
| circle_lines           |                     64 |                        40 |
| rectangle_lines        |                     40 |                        24 |
