#include "assembler.hh"
#include "jit.hh"
#include "ir-inl.hh"

#include <iostream>
#include <fstream>
#include <string.h>

#define MCLIM_REDZONE 64

#include "assembler-debug.hh"

_START_LAMBDACHINE_NAMESPACE

using namespace std;

void RegSet::debugPrint(ostream &out) {
  RegSet work = RegSet(data_);
  if (isEmpty()) {
    out << "{}";
  } else {
    char sep = '{';
    do {
      Reg r = work.pickBot();
      const char *rname = r < RID_MAX_GPR ? regNames64[r] : fpRegNames[r - RID_MIN_FPR];
      out << sep << rname;
      sep = ',';
      work.clear(r);
    } while (!work.isEmpty());
    out << '}';
  }
}

uint32_t
SpillSet::allocSpillHigh()
{
  Word avail;
  for (uint32_t i = 1; i < countof(data_); ++i) {
    avail = data_[i];
    if (avail != 0) {
      uint32_t slot = lc_ffsl(avail);
      data_[i] ^= (Word)1 << slot;
      return (i * (sizeof(Word) * 8)) + slot;
    }
  }
  cerr << "FATAL: No more spill slots available.\n";
  exit(EXIT_FAILURE);
}


static inline int32_t jmprel(MCode *p, MCode *target) {
  ptrdiff_t delta = target - p;
  if (!(delta == (int32_t)delta)) {
    cerr << "FATAL: jmprel: Target out of range p="
         << (void*)p << " target=" << (void*)target
         << " delta=" << delta << endl;
    LC_ASSERT(0 && "jmprel target out of range");
    exit(1);
  }
  return (int32_t)delta;
}

Assembler::Assembler(Jit *J) {
  jit_ = J;
  mctop = mcend = mcp = mclim = NULL;
  ir_ = NULL;
  buf_ = NULL;
}

Assembler::~Assembler() {
  if (mcp != NULL) {
    jit()->mcode()->abort();
  }
  mcp = NULL;
}

void Assembler::setupMachineCode(MachineCode *mcode) {
  mctop = mcode->reserve(&mcbot);
  mcend = mctop;
  mcp = mctop;
  mclim = mcbot + MCLIM_REDZONE;
}

void Assembler::setupRegAlloc() {
  freeset_ = kGPR;
  modset_ = RegSet();
  //  weakset_ =
  phiset_ = RegSet();

  for (Reg r = RID_MIN_GPR; r < RID_MAX; r++) {
    cost_[r] = RegCost();
  }
}

#define REGSP(r, s)   ((r) + ((s) << 8))
#define REGSP_HINT(r)   ((r)|RID_NONE)
#define REGSP_INIT    REGSP(RID_INIT, 0)

#define regsp_reg(rs)     ((rs) & 0xff)
#define regsp_spill(rs)   ((rs) >> 8)

// NOTE: This operation is NOT idempotent!  We assume that
// the prev() fields of the input instructions are valid.
// This won't be the case after this function finishes.
void Assembler::setup(IRBuffer *buf) {
  numHeapChecks_ = buf->setHeapOffsets();
  mcQuickHeapCheck_ = NULL;

  setupRegAlloc();

  ir_ = buf->buffer_;  // REF-biased
  buf_ = buf; // For looking up constants.

  spills_.reset();
  curins_ = buf->bufmax_;
  nins_ = buf->bufmax_;
  stopins_ = buf->stopins_;

  // Initialise reg/spill fields for constants.
  for (IRRef i = buf->bufmin_; i < REF_BIAS; ++i) {
    ir(i)->setPrev(REGSP_INIT);
  }

  // The base reg gets a dedicated register.  Since this register is
  // not included in the allocateable registers, this will always
  // succeed.
  ir(REF_BASE)->setPrev(REGSP_HINT(RID_BASE));

  // Initialise hints for loads from parent.
  uint32_t p = 0;
  uint16_t *parentmap = buf_->parentmap_;
  for (IRRef i = REF_FIRST; i < stopins_; ++i, ++p) {
    // Use the same spill slots as parent.
    uint32_t parent_spill = regsp_spill(parentmap[p]);
    if (parent_spill != 0)
      spills_.block(parent_spill);
    Reg parent_reg = regsp_reg(parentmap[p]);
    if (isReg(parent_reg)) {
      ir(i)->setPrev(REGSP(REGSP_HINT(parent_reg), parent_spill));
    } else {
      ir(i)->setPrev(REGSP(RID_INIT, parent_spill));
    }
  }

  // Initialise ref/spill fields for regular instructions.
  for (IRRef i = stopins_; i < nins_; ++i) {
    IR *ins = ir(i);
    // TODO: For bit shifting operations we have force non-constant
    // arguments to be allocated into ecx.
    ins->setPrev(REGSP_INIT);
  }
}

MCode *Assembler::finish() {
  MCode *top = mcp;
  jit()->mcode()->commit(top);
  jit()->mcode()->syncCache(top, mcend);
  mcp = mctop = mcend = mclim = NULL;
  return top;
}

/* op + modrm */
#define emit_opm(xo, mode, rr, rb, p, delta) \
  (p[(delta)-1] = MODRM((mode), (rr), (rb)), \
   emit_op((xo), (rr), (rb), 0, (p), (delta)))

/* op + modrm + sib */
#define emit_opmx(xo, mode, scale, rr, rb, rx, p) \
  (p[-1] = MODRM((scale), (rx), (rb)), \
   p[-2] = MODRM((mode), (rr), RID_ESP), \
   emit_op((xo), (rr), (rb), (rx), (p), -1))

void Assembler::emit_rmro(x86Op xo, Reg rr, Reg rb, int32_t offset) {
  MCode *p = mcp;
  x86Mode mode;
  if (isReg(rb)) {
    if (offset == 0 && (rb & 7) != RID_EBP) {
      mode = XM_OFS0;
    } else if (checki8(offset)) {
      *--p = (MCode)offset;
      mode = XM_OFS8;
    } else {
      p -= 4;
      *(int32_t *)p = offset;
      mode = XM_OFS32;
    }
    if ((rb & 7) == RID_ESP)
      *--p = MODRM(XM_SCALE1, RID_ESP, RID_ESP);
  } else {
    // offset = absolute address.
    *(int32_t *)(p - 4) = offset;
    p[-5] = MODRM(XM_SCALE1, RID_ESP, RID_EBP);
    p -= 5;
    rb = RID_ESP;
    mode = XM_OFS0;
  }
  mcp = emit_opm(xo, mode, rr, rb, p, 0);
}

/* op + modrm + sib */
#define emit_opmx(xo, mode, scale, rr, rb, rx, p) \
  (p[-1] = MODRM((scale), (rx), (rb)), \
   p[-2] = MODRM((mode), (rr), RID_ESP), \
   emit_op((xo), (rr), (rb), (rx), (p), -1))

// op r, [base+idx*scale+ofs]
void
Assembler::emit_rmrxo(x86Op xo, Reg rr, Reg rb, Reg rx, x86Mode scale,
                      int32_t ofs)
{
  MCode *p = mcp;
  x86Mode mode;
  if (ofs == 0 && (rb&7) != RID_EBP) {
    mode = XM_OFS0;
  } else if (checki8(ofs)) {
    mode = XM_OFS8;
    *--p = (MCode)ofs;
  } else {
    mode = XM_OFS32;
    p -= 4;
    *(int32_t *)p = ofs;
  }
  mcp = emit_opmx(xo, mode, scale, rr, rb, rx, p);
}

void Assembler::emit_mrm(x86Op xo, Reg rr, Reg rb) {
  MCode *p = mcp;
  x86Mode mode = XM_REG;
  if (rb == RID_MRM) {
    rb = mrm_.base;
    if (rb == RID_NONE) {
      rb = RID_EBP;
      mode = XM_OFS0;
      p -= 4;
      *(int32_t *)p = mrm_.ofs;
      if (mrm_.idx != RID_NONE)
        goto mrmidx;
#if 1 /* LJ_64 */
      *--p = MODRM(XM_SCALE1, RID_ESP, RID_EBP);
      rb = RID_ESP;
#endif
    } else {
      if (mrm_.ofs == 0 && (rb & 7) != RID_EBP) {
        mode = XM_OFS0;
      } else if (checki8(mrm_.ofs)) {
        *--p = (MCode)mrm_.ofs;
        mode = XM_OFS8;
      } else {
        p -= 4;
        *(int32_t *)p = mrm_.ofs;
        mode = XM_OFS32;
      }
      if (mrm_.idx != RID_NONE) {
      mrmidx:
        mcp = emit_opmx(xo, mode, mrm_.scale, rr, rb, mrm_.idx, p);
        return;
      }
      if ((rb & 7) == RID_ESP)
        *--p = MODRM(XM_SCALE1, RID_ESP, RID_ESP);
    }
  }
  mcp = emit_opm(xo, mode, rr, rb, p, 0);
}

/* op r, i */
void Assembler::emit_gri(x86Group xg, Reg rb, int32_t i) {
  MCode *p = mcp;
  x86Op xo;
  if (checki8(i)) {
    *--p = (MCode)i;
    xo = XG_TOXOi8(xg);
  } else {
    p -= 4;
    *(int32_t *)p = i;
    xo = XG_TOXOi(xg);
  }
  mcp = emit_opm(xo, XM_REG, (Reg)(xg & 7) | (rb & REX_64), rb, p, 0);
}

/* op rm/mrm, i */
void Assembler::emit_gmrmi(x86Group xg, Reg rb, int32_t i) {
  x86Op xo;
  if (checki8(i)) {
    emit_i8(i);
    xo = XG_TOXOi8(xg);
  } else {
    emit_i32(i);
    xo = XG_TOXOi(xg);
  }
  emit_mrm(xo, (Reg)(xg & 7) | (rb & REX_64), (rb & ~REX_64));
}


void Assembler::move(Reg dst, Reg src) {
  if (dst < RID_MAX_GPR) {
    emit_rr(XO_MOV, REX_64 | dst, REX_64 | src);
  } else { // XMM registers
    emit_rr(XO_MOVAPS, dst, src);
  }
}

void Assembler::loadi_u32(Reg dst, uint32_t i) {
  // TODO: Use xor dst, dst if i == 0.  That does change the flags, though.
  MCode *p = mcp;
  *(uint32_t *)(p - 4) = i;
  p[-5] = (MCode)(XI_MOVri + (dst & 7));
  p -= 5;
  emit_rex(p, 0, dst);
  mcp = p;
}

void Assembler::loadi_i32(Reg dst, int32_t i) {
  if (i >= 0) {
    loadi_u32(dst, i); // shortest encoding
  } else {
    MCode *p = mcp;
    *(int32_t *)(p - 4) = i;
    mcp = emit_opm(XO_MOVmi, XM_REG, REX_64, dst, p, -4);
  }
}

void Assembler::loadi_u64(Reg dst, uint64_t i) {
  if (checku32(i)) {
    loadi_u32(dst, (uint32_t)i);
  } else if (checki32(i)) {
    loadi_i32(dst, (int32_t)i);
  } else { // Full-size 64 bit load
    MCode *p = mcp;
    *(uint64_t *)(p - 8) = i;
    p[-9] = (MCode)(XI_MOVri + (dst & 7));
    p[-10] = 0x48 + ((dst >> 3) & 1);
    p -= 10;
    mcp = p;
  }
}

void Assembler::ret() {
  *--mcp = XI_RET;
}

void Assembler::load_u64(Reg dst, Reg base, int32_t offset) {
  if (dst < RID_MAX_GPR)
    emit_rmro(XO_MOV, REX_64 | dst, base, offset);
  else
    emit_rmro(XO_MOVSD, dst, base, offset);
}

void Assembler::store_u64(Reg base, int32_t offset, Reg src) {
  if (src < RID_MAX_GPR)
    emit_rmro(XO_MOVto, REX_64 | src, base, offset);
  else
    emit_rmro(XO_MOVSDto, src, base, offset);
}

void Assembler::storei_u64(Reg base, int32_t offset, int32_t i) {
  emit_i32(i);
  emit_rmro(XO_MOVmi, REX_64 | 0, base, offset);
}

// --- Register Allocation -------------------------------------------

inline bool canRemat(IRRef ref) {
  return ref < REF_BIAS;
}

Reg Assembler::allocRef(IRRef ref, RegSet allow) {
  IR *ins = ir(ref);
  RegSet pick = freeset_.intersect(allow);
  Reg r;
  LC_ASSERT(isNoReg(ins->reg()));

  if (!pick.isEmpty()) {
    // If we have a hint, try to use that first.
    if (hasHint(ins->reg())) {
      r = getHint(ins->reg());
      if (pick.test(r)) // Are we allowed to use this register?
        goto found;
      // Rematerialising a constant is cheaper than missing a hint.
      if (allow.test(r) && canRemat(cost_[r].ref())) {
        rematConstant(cost_[r].ref());
        goto found;
      }
      // hintmiss
    }
    // TODO: LuaJIT uses the modset for non-phi refs. I don't fully
    // understandy why, yet.  Also, if possible this code should
    // allocate callee-save regs.
    r = pick.pickBot();
  } else { // No regs available.
    r = evictReg(allow);
  }
found:
  RA_DBGX((this, "alloc     $f $r", ref, r));
  ins->setReg(r);
  freeset_.clear(r);
  cost_[r] = RegCost(ref, (IRType)ins->t());
  return r;
}

inline int32_t Assembler::spillOffset(uint8_t spillSlot) const {
  return SPILL_SP_OFFS + sizeof(Word) * spillSlot;
}

int32_t Assembler::spill(IR *ins) {
  int32_t slot = ins->spill();
  if (slot == 0) {
    slot = spills_.alloc();
    ins->setSpill(slot);
  }
  return spillOffset(slot);
}

Reg Assembler::restoreReg(IRRef ref) {
  if (canRemat(ref)) {
    return rematConstant(ref);
  } else {
    IR *ins = ir(ref);
    int32_t ofs = spill(ins);
    Reg r = ins->reg();
    LC_ASSERT(isReg(r));
    setHint(ins, r);  // Keep hint.
    freeReg(r);
    RA_DBGX((this, "restore   $i $r", ins, r));
    load_u64(r, RID_ESP, ofs);
    //    store_u64(RID_BASE, ofs, r);
    return r;
  }
}

#define MINCOST(name) \
  if (kGPR.test(RID_##name) && /* constant-foldable */ \
      LC_LIKELY(allow.test(RID_##name)) && \
      cost_[RID_##name].raw() < cost.raw())     \
    cost = cost_[RID_##name];

Reg Assembler::evictReg(RegSet allow) {
  IRRef ref;
  RegCost cost = kMaxCost;
  LC_ASSERT(!allow.isEmpty());
  if (allow.raw() < (1 << RID_MAX_GPR)) {
    // Unrolled linear search for register with smallest cost.
    GPRDEF(MINCOST);
  } else {
    cerr << "Trying to evict FP regs. (allow="
         << hex << allow.raw() << ", max_gpr=" << RID_MAX_GPR << ')' << endl;
    exit(13);
  }
  ref = cost.ref();
  return restoreReg(ref);
}

void Assembler::evictConstants() {
  RegSet work = freeset_.complement().intersect(kGPR);
  while (!work.isEmpty()) {
    Reg r = work.pickBot();
    IRRef ref = cost_[r].ref();
    if (canRemat(ref) && irref_islit(ref)) {
      rematConstant(ref);
    }
    work.clear(r);
  }
}

Reg Assembler::rematConstant(IRRef ref) {
  IR *ins = ir(ref);
  Reg r = ins->reg();
  LC_ASSERT(isReg(r) && ins->spill() == 0);  // We never spill constants
  freeReg(r);
  modifiedReg(r);
  ins->setReg(RID_INIT); // No hint.
  RA_DBGX((this, "remat     $i $r", ins, r));

  if (ins->opcode() == IR::kKINT || ins->opcode() == IR::kKWORD) {
    uint64_t k = buf_->literalValue(ref);
    loadi_u64(r, k);
  } else {
    LC_ASSERT(ins->opcode() == IR::kKBASEO);
    int32_t ofs = ins->i32() * 8;  // TODO: Hardcoded word width.
    emit_rmro(XO_LEA, r | REX_64, RID_BASE, ofs);
  }
  return r;
}

Reg Assembler::alloc1(IRRef ref, RegSet allow) {
  Reg r = ir(ref)->reg();
  if (isNoReg(r)) r = allocRef(ref, allow);
  return r;
}

Reg Assembler::destReg(IR *ins, RegSet allow) {
  Reg dest = ins->reg();
  if (isReg(dest)) {
    freeReg(dest);
    modifiedReg(dest);
  } else {
    if (hasHint(dest) && freeset_.intersect(allow).test(getHint(dest))) {
      dest = getHint(dest);
      modifiedReg(dest);
    } else {
      dest = allocScratchReg(allow);
    }
    ins->setReg(dest);
  }
  RA_DBGX((this, "dest           $r", dest));
  if (LC_UNLIKELY(ins->spill() != 0)) {
    saveReg(ins, dest);
    // TODO: A more sophisticated scheme might be able to safely reuse
    // spill slots, but this is wrong:
    //
    //     spills_.free(ins->spill());
  }
  return dest;
}

void Assembler::saveReg(IR *ins, Reg r) {
  RA_DBGX((this, "save      $i $r", ins, r));
  store_u64(RID_ESP, spillOffset(ins->spill()), r);
}

Reg Assembler::allocScratchReg(RegSet allow) {
  Reg r = pickReg(allow);
  modifiedReg(r);
  return r;
}

void Assembler::evictSet(RegSet drop) {
  RegSet work;
  work = drop.intersect(freeset_.complement()).intersect(kGPR);
  while (!work.isEmpty()) {
    Reg r = work.pickBot();
    restoreReg(cost_[r].ref());
    work.clear(r);
  }
}

Reg Assembler::pickReg(RegSet allow) {
  RegSet pick = freeset_.intersect(allow);
  if (pick.isEmpty()) {
    return evictReg(allow);
  } else {
    return pick.pickTop();
  }
}

/// Ensure that the value of lref is in register dest.
void Assembler::allocLeft(Reg dest, IRRef lref) {
  IR *ins = ir(lref);
  Reg left = ins->reg();
  if (!isReg(left)) {
    if (irref_islit(lref)) {
      ins->setReg(dest);
      rematConstant(lref);
      return;
    }
    if (!hasHint(left))
      setHint(ins, dest);  // Propagate register hint.

    LC_ASSERT(dest < RID_MAX_GPR); // FIXME: FP support.
    left = allocRef(lref, kGPR);
  }
  if (dest != left) {
    // TODO: Special PHI stuff here?
    move(dest, left);
  }
}

bool Assembler::swapOperands(IR *ins) {
  IR *insleft = ir(ins->op1());
  IR *insright = ir(ins->op2());
  LC_ASSERT(!isReg(insright->reg()));
  if (!IR::isCommutative(ins->opcode()))
    return false;
  if (irref_islit(ins->op2()))
    return false;  // Don't swap constants to the left.
  if (isReg(insleft->reg())) // FIXME: Why?
    return true;
  if (sameHint(insleft->reg(), insright->reg()))
    return true;
  // TODO: There's more. See LuaJIT source.
  return false;
}

/*
Reg Assembler::allocConst(IRRef ref, RegSet allow, int32_t *k) {
  LC_ASSERT(irref_islit(ref));
  if (is32BitLiteral(ref, k))
    return RID_NONE;
  else
    return allocRef(ref, allow);
}
*/

/// Fuse an operand into a memory reference or immediate, if possible.
Reg Assembler::fuseLoad(IRRef ref, RegSet allow) {
  IR *ins = ir(ref);
  if (isReg(ins->reg())) {
    if (!allow.isEmpty()) {  // Fast path.
      return ins->reg();
    }
    // Only memory operands are allowed. Access operand directly from
    // memory.
    mrm_.base = RID_ESP;
    mrm_.ofs = spill(ins);
    mrm_.idx = RID_NONE;
    return RID_MRM;
  }
  // TODO: Do the actual fusing.
  return allocRef(ref, allow);
}

bool Assembler::is32BitLiteral(IRRef ref, int32_t *k) {
  if (irref_islit(ref) && ir(ref)->opcode() != IR::kKBASEO) {
    uint64_t k64 = buf_->literalValue(ref);
    if (checki32(k64)) {
      *k = (int32_t)k64;
      return true;
    }
  }
  return false;
}

void Assembler::intArith(IR *ins, x86Arith xa) {
  RegSet allow = kGPR;
  int32_t k = 0;
  IRRef lref = ins->op1();
  IRRef rref = ins->op2();

  Reg right = ir(rref)->reg();
  if (isReg(right)) {
    allow.clear(right);
  }
  Reg dest = destReg(ins, allow);

  if (!isReg(right) && !is32BitLiteral(rref, &k)) {
    allow.clear(dest);
    right = fuseLoad(rref, allow);
  }

  if (xa != XOg_X_IMUL) {
    if (isReg(right)) {
      emit_mrm(XO_ARITH(xa), REX_64 | dest, right);
    } else {
      emit_gri(XG_ARITHi(xa), REX_64 | dest, k);
    }
  } else { // xa == XOg_X_IMUL
    if (isReg(right)) {         // IMUL r, mrm
      emit_mrm(XO_IMUL, REX_64 | dest, right);
    } else {                    // IMUL r, mrm, k
      LC_ASSERT(irref_islit(rref));
      Reg left = fuseLoad(lref, kGPR);
      x86Op xo;
      if (checki8(k)) {
        emit_i8(k);
        xo = XO_IMULi8;
      } else {
        emit_i32(k);
        xo = XO_IMULi;
      }
      emit_mrm(xo, REX_64 | dest, left);
      return;  // Skip allocLeft.
    }
  }
  allocLeft(dest, lref);
}

void
Assembler::bitshift(IR *ins, x86Shift xs)
{
  IRRef rref = ins->op2();
  IR *rins = ir(rref);
  Reg dest;
  if (irref_islit(rref)) {      // shift by constant amount
    LC_ASSERT(rins->opcode() != IR::kKBASEO);
    uint64_t k = buf_->literalValue(rref);
    int shift = k & 63;
    dest = destReg(ins, kGPR);
    switch (shift) {
    case 0:
      break;
    case 1:
      emit_rr(XO_SHIFT1, xs | REX_64, dest);
      break;
    default:
      emit_shifti(xs | REX_64, dest, shift);
      break;
    }
  } else {  /* variable shift amount must be in cl */
    Reg right;
    dest = destReg(ins, kGPR.exclude(RID_ECX));
    if (dest == RID_ECX) {
      dest = allocScratchReg(kGPR.exclude(RID_ECX));
      emit_rr(XO_MOV, RID_ECX | REX_64, dest);
    }
    right = rins->reg();
    if (!isReg(right)) {
      right = allocRef(rref, kGPR.exclude(RID_ECX));
    } else if (right != RID_ECX) {
      // Free up ECX
      allocScratchReg(RegSet::fromReg(RID_ECX));
    }
    emit_rr(XO_SHIFTcl, xs | REX_64, dest);
    if (right != RID_ECX) {
      emit_rr(XO_MOV, RID_ECX, right); // need not be 64 bit
    }
  }
  allocLeft(dest, ins->op1());
}

void Assembler::intNegNot(IR *ins, x86Group3 xg) {
  Reg dest = destReg(ins, kGPR);
  emit_rr(XO_GROUP3, REX_64 | xg, dest);
  allocLeft(dest, ins->op1());
}

void Assembler::divmod(IR *ins, DivModOp op, bool useSigned) {
  if (!useSigned) {
    cerr << "NYI: Unsigned DIV/MOD." << endl;
    exit(3);
  }

  // Intel's DIV/IDIV expects its first argument in rdx:rax:
  //
  //     reg <- right (anything but rdx,rax)
  //     rax <- left
  //     cwdq  -- sign-extend rax into rdx
  //     idiv reg
  //     mov dest, rax (DIV) -or-  mov dest, rdx (MOD)
  //

  Reg resultReg = (op == DIVMOD_DIV) ? RID_EAX : RID_EDX;
  Reg otherReg = (op == DIVMOD_DIV) ? RID_EDX : RID_EAX;

  RegSet allow = kGPR.exclude(RID_EAX).exclude(RID_EDX);

  // TODO: We could add hinting to the output of DIV/MOD instructions.
  // That may avoid a few spills.

  evictSet(RegSet::fromReg(otherReg));

  Reg dest = destReg(ins, allow.include(resultReg));
  if (dest != resultReg) {
    evictSet(RegSet::fromReg(resultReg));
    move(dest, resultReg);
  }
  // At this point RID_EAX/EDX are free. For each register, we either
  // we evicted it, or it was the output of this instruction.

  // Alloc1 ignores the allowed range if the ref already has a
  // register assigned.  However, we know that at this point, no
  // (other) instruction has RID_EAX or RID_EDX allocated.

  Reg right = alloc1(ins->op2(), allow);
  LC_ASSERT(right != RID_EAX && right != RID_EDX);

  x86Group3 xg = useSigned ? XOg_IDIV : XOg_DIV;
  emit_rr(XO_GROUP3, xg | REX_64, right);
  if (useSigned) {
    emit_i8(XI_CDQ);  // sign-extend rax into rdx:rax
    emit_i8(0x48);  // REX.W, force 64-bit variant
  } else {
    // TODO: Is it safe to use XOR here? It sets the flags.
    loadi_i32(REX_64 | RID_EDX, 0);
  }
  allocLeft(RID_EAX, ins->op1());
}

bool Assembler::mergeWithParent() {
  // 1. Construct parallel assignment data.
  uint32_t p;
  uint16_t *parentmap = buf_->parentmap_;
  RegSet parmoves = RegSet();
  RegSet allow = kGPR.intersect(freeset_);
  ParAssign pa;
  uint32_t moves = 0;
  IRRef i;
  for (i = REF_FIRST, p = 0; i < stopins_; ++i, ++p) {
    IR *ins = ir(i);
    Reg parent_reg = regsp_reg(parentmap[p]);
    Reg side_reg = ins->reg();
    uint32_t parent_spill = regsp_spill(parentmap[p]);
    uint32_t side_spill = ins->spill();

    LC_ASSERT(parent_spill == 0 || parent_spill == side_spill);

    // We have these cases:
    //
    //    parent     side     do this:
    //  A  reg1       reg2         pmove(reg1, reg2)
    //  B  reg1+spill reg2         pmove(reg1, reg2)
    //  C  spill      reg2         pmove(parent_spill, reg2)
    //  D  reg1       reg2+spill   save(reg2, side_spill); pmove(reg1, reg2)
    //  E  reg1+spill reg2+spill   pmove(reg1, reg2)
    //  F  spill      reg2+spill   pmove(parent_spill, reg2)
    //  G  reg1       spill        pmove(reg1, spill)
    //  H  reg1+spill spill        -
    //  I  spill      spill        -
    //  J  *          -            -

    if (!isReg(side_reg)) {   // cases G-J
      if (isReg(parent_reg) && side_spill != 0 && parent_spill == 0) { // case G
        pa.dest[moves].reg = RID_NONE;
        pa.dest[moves].spill = side_spill;
        pa.source[moves].reg = parent_reg;
        pa.source[moves].spill = 0;
        ++moves;
      }
      // Otherwise, nothing to do. (cases H-J)
    } else {  // cases A-F
      if (side_spill == 0) {  // cases A-C
        pa.dest[moves].reg = side_reg;
        pa.dest[moves].spill = 0;
        if (isReg(parent_reg)) {   // cases A-B
          pa.source[moves].reg = parent_reg;
          pa.source[moves].spill = 0;
        } else {  // case C
          LC_ASSERT(parent_spill != 0);
          pa.source[moves].reg = RID_NONE;
          pa.source[moves].spill = parent_spill;
        }
        ++moves;
      } else { // cases D-F
        if (parent_spill == 0)   // case D
          saveReg(ins, side_reg);
        pa.dest[moves].reg = side_reg;
        pa.dest[moves].spill = 0;
        if (isReg(parent_reg)) {   // cases A-B
          pa.source[moves].reg = parent_reg;
          pa.source[moves].spill = 0;
        } else {  // case C
          LC_ASSERT(parent_spill != 0);
          pa.source[moves].reg = RID_NONE;
          pa.source[moves].spill = parent_spill;
        }
        ++moves;
      }
    }
    if (isReg(side_reg)) {
      allow.clear(side_reg);
      parmoves.set(side_reg);
    }
  }

  if (moves > 0) {
    pa.size = moves;
    RegSet saved_freeset = freeset_;
    parallelAssign(&pa, RID_NONE);
    freeset_ = saved_freeset;
  }

  freeset_ = freeset_.setunion(parmoves);

  return true;
}

#define QUICK_HEAP_CHECK_FAIL_SIZE  24

void
Assembler::heapCheckFailure(SnapNo snapno, MCode *retryAddress, MCode *p, int32_t bytes)
{
  // We generate the following code (25 bytes):
  //
  //      0: 57             push   %rdi
  //      1: 56             push   %rsi
  //      2: bf <exitno>    mov    $<exitno>,%edi
  //      7: be <bytes>     mov    $<bytes>,%rdi
  //     12: e8 00 00 00 00 callq  asmHeapOverflow
  //     17: 5e             pop    %rsi
  //     18: 5f             pop    %rdi
  //     19: e9 00 00 00 00       jmpq   <retaddr>

  *p++ = XI_PUSH + RID_EDI;
  *p++ = XI_PUSH + RID_ESI;

  *p++ = XI_MOVri + RID_EDI;
  *(int32_t *)p = (int32_t)snapno;
  p += 4;

  *p++ = XI_MOVri + RID_ESI;
  *(int32_t *)p = bytes;
  p += 4;

  *p++ = XI_CALL;
  p += 4;
  *(int32_t *)(p - 4) = jmprel(p, (MCode *)(void *)asmHeapOverflow);

  *p++ = XI_POP + RID_ESI;
  *p++ = XI_POP + RID_EDI;

  *p++ = XI_JMP;
  p += 4;
  *(int32_t *)(p - 4) = jmprel(p, retryAddress);
}


// Adjust the Trace ID to the new target:
//
//     movl <TraceId>, <F_ID_OFFS>(%rsp)
//
// This requires 8 bytes:
//
//     c7 44 24 20 34 12 00 00     movl   $0x1234,0x20(%rsp)
//
// Note: It is NOT possible to use a 5 byte encoding if the trace
// ID is < 128.  The opcode that takes an 8 bit immediate only
// writes one byte, rather than four.
//
static inline
MCode *emitSetTraceId(MCode *p, TraceId traceId) {
  p[-8] = XI_MOVmi;
  p[-7] = 0x44; // ModRM byte
  p[-6] = 0x24; // SIB byte
  p[-5] = (int8_t)F_ID_OFFS;
  *(int32_t *)(p - 4) = (int32_t)traceId;
  p -= 8;
  return p;
}

void Assembler::prepareTail(IRBuffer *buf, IRRef saveref) {
  if (jit()->getOption(Jit::kOptFastHeapCheckFail) &&
      numHeapChecks_ > 0) {
    mctop -= QUICK_HEAP_CHECK_FAIL_SIZE;
    mcQuickHeapCheck_ = mctop;
  }

  MCode *p = mctop;
  if (saveref && ir(saveref)->op1()) {
    // The SAVE instruction loops back somewhere.  Reserve space for
    // the JMP instruction.
    p -= 5;
    if (ir(saveref)->op1() == IR_SAVE_LINK) {
      // We also need space for indicating that we're moving to a different trace.
      p -= 8;
    }
  }

  if (jit()->getOption(Jit::kOptDebugTrace)) {
    // Reserve space for CALL to asmTrace
    p -= 5;
  }

  mcp = p;
}

void Assembler::fixupTail(MCode *target, IRRef saveref) {
  MCode *p = mctop;
  if (target != NULL) {
    *(int32_t *)(p - 4) = jmprel(p, target);
    p[-5] = XI_JMP;
    p -= 5;
  }
  if (saveref && ir(saveref)->op1() == IR_SAVE_LINK) {
    uint32_t traceId = ir(saveref)->op2();
    p = emitSetTraceId(p, traceId);
  }
  if (jit()->getOption(Jit::kOptDebugTrace)) {
    *(int32_t *)(p - 4) = jmprel(p, (MCode *)(void *)&asmTrace);
    p[-5] = XI_CALL;
  }
}

void Assembler::assemble(IRBuffer *buf, MachineCode *mcode) {
  RA_DBG_START();

  IRRef saveref = buf->chain_[IR::kSAVE];

  setup(buf);
  setupMachineCode(mcode);
  setupExitStubs(buf->numSnapshots(), mcode);

  curins_ = nins_;
  snapno_ = buf->numSnapshots() - 1;

  prepareTail(buf, saveref);

#ifdef LC_TRACE_STATS
  if (jit()->stats_ != NULL)
    incrementCounter(&jit()->stats_[0]);
#endif

  for (curins_--; curins_ >= stopins_; curins_--) {
    IR *ins = ir(curins_);
    if (ins->isGuard()) {
      Snapshot &snap = buf->snap(snapno_);
      if (snap.ref() != curins_) {
        cout << "snap.ref = " << snap.ref() - REF_BIAS
             << " curins_ = " << curins_ - REF_BIAS << endl;
      }
      LC_ASSERT(snap.ref() == curins_);
      if (ins->opcode() != IR::kSAVE)
        snapshotAlloc(snap, buf->snapmap());
      emit(ins);
      --snapno_;
    } else
      emit(ins);
  }

  evictConstants();

  TraceId thisTraceId = Jit::fragments_.size();
  if (stopins_ != REF_FIRST) {
    buf->setRegsAllocated();
    if (DEBUG_COMPONENTS & DEBUG_ASSEMBLER)
      buf->debugPrint(cerr, thisTraceId);
    if (!mergeWithParent()) {
      cerr << "NYI: merge with parent failed\n";
      exit(EXIT_FAILURE);
    }
  }

  MCode *loop_entry = NULL;
  if (buf_->parent_ != NULL) {

    if (jit()->traceType_ == TT_FALLTHROUGH) {
      // If this is the target of a fallthrough trace we have to set
      // the trace id, but we don't actually want to set the trace id
      // on each loop iteration.
      loop_entry = mcp;
    }

    // If this is a side trace, update the trace id.
    mcp = emitSetTraceId(mcp, thisTraceId);
    if (buf_->entry_relbase_ != 0) {
      adjustBase(buf_->entry_relbase_);
    }

    if (buf_->parentHeapReserved_ != 0) {
      adjustHeapPointer(-(int32_t)(buf_->parentHeapReserved_ * sizeof(Word)));
    }

#ifdef LC_TRACE_STATS
    // Bump the parent trace's exit counter.
    incrementCounter(buf_->parent_->exitCounterAddress(jit()->parentExitNo_));
#endif
  }

  if (loop_entry == NULL) {
    loop_entry = mcp;
  }

  MCode *target = NULL;
  if (saveref && ir(saveref)->op1() != IR_SAVE_FALLTHROUGH) {
    int save_type = ir(saveref)->op1();
    if (save_type == IR_SAVE_LOOP) {
      target = loop_entry;
    } else if (save_type == IR_SAVE_LINK) {
      Fragment *parent = jit()->traceById(ir(saveref)->op2());
      LC_ASSERT(parent != NULL);
      target = parent->entry();
    }
  }
  fixupTail(target, saveref);

  buf->setRegsAllocated();
  // TODO: Save to trace fragment
  LC_ASSERT_MSG(freeset_.raw() == kGPR.raw(),
                "free = %x, gpr = %x\n", freeset_.raw(), kGPR.raw());
  mcode->commit(mcp);

  RA_DBG_FLUSH();
}

void
Assembler::incrementCounter(uint64_t *counterAddr)
{
  // We emit a PC-relative INC.  For example:
  //
  //     incq 0x200b31(%rip)  =  48 ff 05 [31 0b 20 00]
  //
  MCode *p = mcp;
  *(int32_t *)(p - 4) = jmprel(p, (MCode *)(void *)counterAddr);
  p[-5] = 0x05;
  p[-6] = 0xff;
  p[-7] = 0x48;
  mcp = p - 7;
}

void Assembler::emitSLOAD(IR *ins) {
  int32_t ofs = 8 * (int16_t)ins->op1();
  Reg base = RID_BASE;
  RegSet allow = kGPR;
  Reg dst = destReg(ins, allow);
  load_u64(dst, base, ofs);
}

void Assembler::itblGuard(IR *ins, bool inverted) {
  // Emit a guard for an info table. On x86 `EQINFO x kinfo` compiles
  // to the following two instructions:
  //
  //     cmp [x], kinfo
  //     jne _exit<N>
  //
  IRRef closref = ins->op1();
  IRRef itblref = ins->op2();
  LC_ASSERT(irref_islit(itblref));
  Reg closreg = alloc1(closref, kGPR);
  int32_t imm = 0;

  guardcc(inverted ? CC_E : CC_NE);
  LC_ASSERT(closreg != RID_ESP && closreg != RID_EBP);

  if (is32BitLiteral(itblref, &imm)) {
    mrm_.base = closreg;
    mrm_.ofs = 0;
    mrm_.idx = RID_NONE;
    emit_gmrmi(XG_ARITHi(XOg_CMP), RID_MRM | REX_64, imm);
  } else {
    Reg right = alloc1(itblref, kGPR);
    mrm_.base = closreg;
    mrm_.ofs = 0;
    mrm_.idx = RID_NONE;
    emit_mrm(XO_CMP, right | REX_64, RID_MRM);
  }
}

#define COMPFLAGS(cs, cu)  ((cs)+((cu)<<4))
static const uint16_t asm_compmap[IR::kNE - IR::kLT + 1] = {
  /*                signed, unsigned */
  /* LT */ COMPFLAGS(CC_GE,  CC_AE),
  /* GE */ COMPFLAGS(CC_L,   CC_B),
  /* LE */ COMPFLAGS(CC_G,   CC_A),
  /* GT */ COMPFLAGS(CC_LE,  CC_BE),
  /* EQ */ COMPFLAGS(CC_NE,  CC_NE),
  /* NE */ COMPFLAGS(CC_E,   CC_E)
};

void Assembler::guardcc(int cc) {
  MCode *target = exitstubAddr(snapno_);
  Snapshot &snap = buf_->snap(snapno_);
  MCode *p = mcp;
  *(int32_t *)(p - 4) = jmprel(p, target);
  p[-5] = (MCode)(XI_JCCn + (cc & 15));
  p[-6] = 0x0f;
  mcp = p - 6;
  snap.mcode_ = mcp;
}

void Assembler::patchGuard(Fragment *F, ExitNo exitno, MCode *target) {
  Snapshot &snap = F->snap(exitno);
  MCode *p = snap.mcode_;
  MCode *area = jit()->mcode()->patchBegin(p);
  if (p[0] == (MCode)0x0f) {  // Patch conditional branch.
    LC_ASSERT(p[1] >= (MCode)XI_JCCn);
    LC_ASSERT(p[1] <= (MCode)(XI_JCCn + 15));
    *(int32_t *)(p + 2) = jmprel(p + 6, target);
  } else {  // Patch unconditional branch (e.g., fall-through)
    LC_ASSERT(p[0] == (MCode)XI_JMP);
    *(int32_t *)(p + 1) = jmprel(p + 5, target);
  }
  jit()->mcode()->patchFinish(area);
}

void Assembler::patchFallthrough(Fragment *parent, ExitNo exitno, Fragment *target) {
  MachineCode *mcode = jit()->mcode();

  // Generate the short sequence that sets the target trace ID and
  // then jumps to the target fragment.
  setupMachineCode(mcode);
  emit_jmp(target->entry());
  mcp = emitSetTraceId(mcp, target->traceId());
  MCode *bridge_start = mcp;
  mcode->commit(mcp);

  patchGuard(parent, exitno, bridge_start);
}

void Assembler::compare(IR *ins, int cc) {
  IRRef lref = ins->op1(), rref = ins->op2();
  int32_t imm = 0;

  Reg left = alloc1(lref, kGPR);
  if (is32BitLiteral(rref, &imm)) {
    guardcc(cc);
    emit_gmrmi(XG_ARITHi(XOg_CMP), left | REX_64, imm);
  } else {
    Reg right = alloc1(rref, kGPR);
    guardcc(cc);
    emit_mrm(XO_CMP, left | REX_64, right | REX_64);
  }
}

void Assembler::fieldLoad(IR *ins) {
  IRRef fref = ins->op1();
  LC_ASSERT(fref && ir(fref)->opcode() == IR::kFREF);
  IR *frefins = ir(fref);
  IRRef base = frefins->op1();
  int fieldid = frefins->op2();
  Reg dst = destReg(ins, kGPR);
  Reg basereg = alloc1(base, kGPR);
  load_u64(dst, basereg, sizeof(Word) * fieldid);
}

void Assembler::insPLOAD(IR *ins) {
  IRRef ptrref = ins->op1();
  IRRef ofsref = ins->op2();
  Reg dst = destReg(ins, kGPR);
  Reg ptr = alloc1(ptrref, kGPR);
  Reg ofs = alloc1(ofsref, kGPR);

  // movzbl dst, [ptr + ofs * 1]
  emit_rmrxo(XO_MOVZXb, dst, ptr, ofs, XM_SCALE1, 0);

  // TODO: add special case for irref_islit(ofsref)?
}

// Increment or decrement the heap pointer by a number of bytes.
//
// We may want to decrement the heap pointer if the parent trace
// allocated more memory than the side trace needs.
inline void
Assembler::adjustHeapPointer(int32_t bytes)
{
  // HpLim = HpLim + bytes
  emit_rmro(XO_LEA, RID_HP | REX_64, RID_HP | REX_64, bytes);
}

void Assembler::heapCheck(IR *ins) {
  int32_t bytes = sizeof(Word) * ins->op1();

  if (bytes == 0)
    return;

  if (mcQuickHeapCheck_ != NULL) {

    MCode *p = mcp;
    Snapshot &snap = buf_->snap(snapno_);
    *(int32_t *)(p - 4) = jmprel(p, mcQuickHeapCheck_);
    p[-5] = (MCode)(XI_JCCn + (CC_A & 15));
    p[-6] = 0x0f;
    mcp = p - 6;
    snap.mcode_ = NULL;  // just in case

    emit_rmro(XO_CMP, RID_HP | REX_64, RID_ESP | REX_64, HPLIM_SP_OFFS);
    emit_rmro(XO_LEA, RID_HP | REX_64, RID_HP | REX_64, bytes);

    MCode *retryAddr = mcp;
    heapCheckFailure(snapno_, retryAddr, mcQuickHeapCheck_, bytes);
    mcQuickHeapCheck_ = NULL;

  } else {

    guardcc(CC_A);

    // HpLim == [rsp + HPLIM_SP_OFFS]
    emit_rmro(XO_CMP, RID_HP | REX_64, RID_ESP | REX_64, HPLIM_SP_OFFS);

    // HpLim = HpLim + bytes
    emit_rmro(XO_LEA, RID_HP | REX_64, RID_HP | REX_64, bytes);
  }
}

void Assembler::insNew(IR *ins) {
  IRBuffer::HeapEntry eid = ins->op2();
  AbstractHeapEntry &entry = buf_->heap_.entry(eid);
  LC_ASSERT(ir(entry.ref()) == ins);
  int ofs = entry.hpOffset();

  // TODO: The result of an allocation is fuseable.  OTOH, we can
  // almost always do store-to-load forwarding, so not sure if that
  // matters.
  Reg dest = destReg(ins, kGPR);
  emit_rmro(XO_LEA, dest | REX_64, RID_HP | REX_64,
            ofs * sizeof(Word));

  // Initialise fields backwards.
  for (int i = entry.size() - 1; i >= 0; --i) {
    IRRef ref = buf_->getField(eid, i);
    memstore(RID_HP, sizeof(Word) * (ofs + 1 + i), ref, kGPR);
  }
  // Write info table.
  memstore(RID_HP, sizeof(Word) * ofs, ins->op1(), kGPR);
}

void Assembler::insUpdate(IR *ins) {
  Reg oldptr = alloc1(ins->op1(), kGPR);
  memstore(oldptr, sizeof(Word), ins->op2(), kGPR.exclude(oldptr));
  memstore(oldptr, 0, REF_IND, kGPR.exclude(oldptr));
}

void Assembler::emit(IR *ins) {
  switch (ins->opcode()) {
  case IR::kSLOAD:
    emitSLOAD(ins);
    break;
  case IR::kADD:
    intArith(ins, XOg_ADD);
    break;
  case IR::kSUB:
    intArith(ins, XOg_SUB);
    break;
  case IR::kMUL:
    intArith(ins, XOg_X_IMUL);
    break;
  case IR::kDIV:
    LC_ASSERT(isIntegerType(ins->type()));
    divmod(ins, DIVMOD_DIV, isSigned(ins->type()));
    break;
  case IR::kREM:
    LC_ASSERT(isIntegerType(ins->type()));
    divmod(ins, DIVMOD_MOD, isSigned(ins->type()));
    break;
  case IR::kNEG:
    LC_ASSERT(isIntegerType(ins->type()));
    intNegNot(ins, XOg_NEG);
    break;
  case IR::kBNOT:
    LC_ASSERT(isIntegerType(ins->type()));
    intNegNot(ins, XOg_NOT);
    break;
  case IR::kBAND:
    intArith(ins, XOg_AND);
    break;
  case IR::kBOR:
    intArith(ins, XOg_OR);
    break;
  case IR::kBXOR:
    intArith(ins, XOg_XOR);
    break;
  case IR::kSAVE:
    save(ins);
    break;
  case IR::kLT:
  case IR::kGE:
  case IR::kLE:
  case IR::kGT:
  case IR::kEQ:
  case IR::kNE: {
    int idx = (int)ins->opcode() - (int)IR::kLT;
    LC_ASSERT(idx >= 0 && idx < countof(asm_compmap));
    LC_ASSERT(buf_->snap(snapno_).ref() == curins_);
    LC_ASSERT(ir(curins_) == ins);
    compare(ins, asm_compmap[idx] & 15);
    break;
  }
  case IR::kLTU:
  case IR::kGEU:
  case IR::kLEU:
  case IR::kGTU: {
    int idx = (int)ins->opcode() - (int)IR::kLTU;
    LC_ASSERT(idx >= 0 && idx < countof(asm_compmap));
    LC_ASSERT(buf_->snap(snapno_).ref() == curins_);
    LC_ASSERT(ir(curins_) == ins);
    compare(ins, (asm_compmap[idx] >> 4) & 15);
    break;
  }
  case IR::kEQINFO:
  case IR::kNEINFO:
    itblGuard(ins, ins->opcode() == IR::kNEINFO);
    break;
  case IR::kHEAPCHK:
    heapCheck(ins);
    break;
  case IR::kNEW:
    insNew(ins);
    break;
  case IR::kFREF:
    // Always fused into its use sites.
    break;
  case IR::kFLOAD:
    fieldLoad(ins);
    break;
  case IR::kUPDATE:
    insUpdate(ins);
    break;
  case IR::kPLOAD:
    insPLOAD(ins);
    break;
  case IR::kBSHL: bitshift(ins, XOg_SHL); break;
  case IR::kBSHR: bitshift(ins, XOg_SHR); break;
  case IR::kBSAR: bitshift(ins, XOg_SAR); break;
  default:
    cerr << "NYI: codegen for ";
    ins->debugPrint(cerr, REF_BIAS + (IRRef1)(ins - ir_));
    cerr << endl;
    exit(23);
  }
}

void Assembler::snapshotAlloc1(IRRef ref) {
  IR *ins = ir(ref);
  if (!ins->hasRegOrSpill()) {
    RegSet allow = kGPR;
    if (!freeset_.intersect(allow).isEmpty()) {
      allocRef(ref, allow);
      RA_DBGX((this, "snapreg   $f $r", ref, ins->reg()));
    } else {
      spill(ins);
      RA_DBGX((this, "snapspill $f $s", ref, ins->spill()));
    }
  }
}

/// Allocate registers to refs escaping to a snapshot.
void Assembler::snapshotAlloc(Snapshot &snap, SnapshotData *snapmap) {
  RA_DBGX((this, "<<SNAP $x>>", snapno_));
  for (Snapshot::MapRef se = snap.begin(); se != snap.end(); ++se) {
    IRRef ref = snapmap->slotRef(se);
    if (!irref_islit(ref)) {
      snapshotAlloc1(ref);
    }
  }
}

void Assembler::adjustBase(int32_t relbase) {
  RA_DBGX((this, "<<base += $x words>>", relbase));
  // TODO: Use LEA?
  emit_gri(XG_ARITHi(XOg_ADD), RID_BASE | REX_64, relbase * sizeof(Word));
}

void Assembler::stackCheck(void) {
  MCode *p = mcp;
  *(int32_t *)(p - 4) = jmprel(p, (MCode *)(void *)asmStackOverflow);
  p[-5] = (MCode)(XI_JCCn + (CC_A & 15));
  p[-6] = 0x0f;
  mcp = p - 6;
  emit_rmro(XO_CMP, RID_BASE | REX_64, RID_ESP | REX_64, SPLIM_SP_OFFS);
}

void Assembler::save(IR *ins) {
  LC_ASSERT(ins->opcode() == IR::kSAVE);
  SnapNo snapno = snapno_;
  int loop = ins->op1();  // IR_SAVE_*
  Snapshot &snap = buf_->snap(snapno);
  SnapshotData *snapmap = buf_->snapmap();
  int relbase = snap.relbase();

  if (loop == IR_SAVE_FALLTHROUGH)
    exitTo(snapno);

  // Adjust base pointer if necessary.
  if (relbase != 0) {
    if (relbase > 0) {
      // TODO: Stack check (done after adjusting BASE)
      stackCheck();
    }
    adjustBase(relbase);
  }

  for (Snapshot::MapRef se = snap.begin(); se != snap.end(); ++se) {
    int slot = snapmap->slotId(se);
    IRRef ref = snapmap->slotRef(se);
    RegSet allow = kGPR;

    memstore(RID_BASE, slot * sizeof(Word), ref, allow);
  }
}

void Assembler::emit_jmp(MCode *target) {
  MCode *p = mcp;
  *(int32_t *)(p - 4) = jmprel(p, target);
  p[-5] = XI_JMP;
  mcp = p - 5;
}

void Assembler::exitTo(SnapNo snapno) {
  MCode *target = exitstubAddr(snapno);
  Snapshot &snap = buf_->snap(snapno);
  emit_jmp(target);
  snap.mcode_ = mcp;

  // For debugging.
  if (jit()->getOption(Jit::kOptDebugTrace)) {
    MCode *p = mcp;
    *(int32_t *)(p - 4) = jmprel(p, (MCode *)(void *)&asmTrace);
    p[-5] = XI_CALL;
    mcp = p - 5;
  }
}

void Assembler::memstore(Reg base, int32_t ofs, IRRef ref, RegSet allow) {
  int32_t k;
  if (irref_islit(ref) && is32BitLiteral(ref, &k)) {
    storei_u64(base, ofs, k);
  } else {
    Reg r = alloc1(ref, allow);
    store_u64(base, ofs, r);
  }
}

//
// Parallel Assignment
// ===================
//

enum {
  PA_STATUS_TODO = 0,
  PA_STATUS_MOVING = 1,
  PA_STATUS_DONE = 2
};

static inline
bool needsMoving(RegSpill dst, RegSpill src) {
  return !((isReg(dst.reg) && dst.reg == src.reg) ||
           (dst.spill != 0 && dst.spill == src.spill));
}

static inline
bool conflicts(RegSpill candidate, RegSpill src) {
  return
    (isReg(candidate.reg) && candidate.reg == src.reg) ||
    (hasSpill(candidate) && candidate.spill == src.spill);
}

/* Store heap pointer in spill slot 0, which is otherwise unused. */
#define SAVE_HP_OFFS  SPILL_SP_OFFS

static inline Reg
getTemp(Assembler *as, ParAssign *assign)
{
  if (assign->tmpsInUse >= 1) {
    cerr << "More than one temporary required for parallel assignment.\n";
    exit(EXIT_FAILURE);
  }

  Reg r;
  if (as->hasFreeReg()) {
    r = as->allocScratchReg(kGPR);
  } else {
    // Use heap pointer.  Free it up if necessary.
    if (!assign->usingHp) {
      as->load_u64(RID_HP, RID_ESP, SAVE_HP_OFFS);
      assign->usingHp = 1;
    }
    r = RID_HP;
  }

  LC_ASSERT(assign->tmpsInUse == 0);
  assign->tmpsInUse = 1;
  return r;
}

static inline void
releaseTemp(ParAssign *assign, Reg r)
{
  LC_ASSERT(assign->tmpsInUse == 1);
  assign->tmpsInUse = 0;
}

void Assembler::transfer(RegSpill dst, RegSpill src, ParAssign *assign) {
  if (isReg(dst.reg)) {
    LC_ASSERT(dst.spill == 0);
    if (isReg(src.reg)) {
      move(dst.reg, src.reg);
    } else {
      load_u64(dst.reg, RID_ESP, spillOffset(src.spill));
    }
  } else {
    if (isReg(src.reg))
      store_u64(RID_ESP, spillOffset(dst.spill), src.reg);
    else {
      cerr << "Memory-to-memory moves not supported.\n";
      exit(EXIT_FAILURE);
    }
  }
  if (isReg(src.reg)) {
    useReg(src.reg);
  }
}

/*

  Breaking Cycles in Parallel Move
  --------------------------------

  If we have a parallel assignment with cyclic dependencies we usually
  use a temporary variable to break the cycle.  E.g.:

      (rax <- rbx) * (rbx <- rax)

  is translated into the three moves:

      mov rcx, rbx
      mov rbx, rax
      mov rax, rcx

  This works fine if we have one spare register available (we only
  ever need one extra register per cycle). What if we don't have a
  spare register available?

  If all assignments are from register to register, we can spill one
  to memory:

      mov [rbp + N], rbx
      mov rbx, rax
      mov rax, [rbp + N]

  We can only break the cycle this way for register-to-register
  assignments.  If there is a cycle consisting only of assignments
  where at least one argument is a memory operand then this won't
  work.

  One simple workaround is to rely on the fact that each of the
  variables involved has a memory location assigned on the abstract
  stack. We can just write each source register to all of its stack
  location and then load all destination registers from their
  respective stack locations. This is always possible--if we write
  back all source registers first, then there will always be a
  temporary register available for memory-to-memory stores. This
  approach is also safe. It is also very slow.

  If we don't have any memory-to-memory moves, then we only need one
  extra register.  We also dedicate a register for the heap pointer.
  The heap pointer is never involved in parallel moves, so we can
  temporarily free it by pushing it onto the stack.  That is:

      mov [rsp - SAVE_HP_OFFS], r12
      ... perform assignments ...
      mov r12, [rsp - SAVE_HP_OFFS]

  We can avoid memory-to-memory moves by making sure that if any
  spills are necessary, we use the same spill slots for inherited
  variables.

*/

static void
debugPrintSingleParallelAssign(ostream &out, RegSpill dst, RegSpill src)
{
  out << "   [" << hex << (uint32_t)dst.reg
      << '.' << (uint32_t)dst.spill
      << ":" << (uint32_t)src.reg
      << '.' << (uint32_t)src.spill << "] ";
  const char *dreg = isReg(dst.reg) ? regNames64[dst.reg] : " - ";
  const char *sreg = isReg(src.reg) ? regNames64[src.reg] : " - ";
  out << "   " << dreg;
  if (hasSpill(dst)) out << '[' << (uint32_t)dst.spill << ']';
  out << " <- " << sreg;
  if (hasSpill(src)) out << '[' << (uint32_t)src.spill << ']';
  out << endl;
}

static void
debugPrintParallelAssign(ostream &out, ParAssign *assign, RegSet freeset) {
  out << "   free regs = ";
  freeset.debugPrint(out);
  out << endl;

  for (uint32_t i = 0; i < assign->size; ++i) {
    RegSpill dst = assign->dest[i];
    RegSpill src = assign->source[i];
    debugPrintSingleParallelAssign(out, dst, src);
  }
}

static inline void
printIndent(ostream &out, int level, const char *str) {
  for (int k = 0; k < level; k++)
    out << str;
}

// #define DBG_MOVEONE(level, stmts) do { printIndent(cerr, level, ".."); stmts; } while (0)
#define DBG_MOVEONE(level, stmts) do { } while (0)

void
Assembler::moveOne(uint32_t i, ParAssign *assign, int level) {
  RegSpill dst = assign->dest[i];
  RegSpill src = assign->source[i];
  LC_ASSERT(isReg(dst.reg) || isReg(src.reg));
  if (dst.reg != src.reg) {
    assign->status[i] = PA_STATUS_MOVING;
    // We're trying to emit a write from src to dst. We're generating
    // code backwards, so if we have yet to emit a store to the source,
    // then we have to emit that first.
    DBG_MOVEONE(level, { cerr << "Considering ";
        debugPrintSingleParallelAssign(cerr, dst, src);});

    for (uint32_t j = 0; j < assign->size; ++j) {
      if (conflicts(assign->dest[j], src) &&
          assign->status[j] != PA_STATUS_DONE) {
        if (assign->status[j] == PA_STATUS_TODO) {
          DBG_MOVEONE(level, { cerr << "-conflict (on todo list)\n"; });
          // Emit the move for that one first.
          moveOne(j, assign, level + 1);
        } else { // (status[j] == PA_STATUS_MOVING)
          DBG_MOVEONE(level, { cerr << "-conflict (cycle): ";
                      debugPrintSingleParallelAssign(cerr, assign->dest[j],
                                                     assign->source[j]); });
          // We found a cyclic dependency.  Use a temporary register
          // to break the cycle.
          Reg tmp = getTemp(this, assign);
          releaseTemp(assign, tmp); // TODO: explain this.
          DBG_MOVEONE(level, { cerr << "-temp=" << regNames64[tmp] << endl; });
          dst = assign->dest[j];
          if (isReg(dst.reg))
            move(dst.reg, tmp);
          else
            store_u64(RID_ESP, spillOffset(dst.spill), tmp);
          assign->dest[j].reg = tmp;
          assign->dest[j].spill = 0;
          DBG_MOVEONE(level, { cerr << "-emitting: ";
              debugPrintSingleParallelAssign(cerr, dst, assign->dest[j]); });
        }
      }
    }
    DBG_MOVEONE(level, { cerr << "-emitting: ";
        debugPrintSingleParallelAssign(cerr, assign->dest[i],
                                       assign->source[i]); });
    transfer(assign->dest[i], assign->source[i], assign);
    assign->status[i] = PA_STATUS_DONE;
  }
}

void
Assembler::parallelAssign(ParAssign *assign, Reg optTmp)
{
  if (DEBUG_COMPONENTS & DEBUG_ASSEMBLER) {
    debugPrintParallelAssign(cerr, assign, freeset_);
  }

  memset(assign->status, 0, sizeof(assign->status[0]) * assign->size);
  assign->tmpsInUse = 0;
  assign->usingHp = 0;

  for (uint32_t i = 0; i < assign->size; ++i)
    if (assign->status[i] == PA_STATUS_TODO)
      moveOne(i, assign, 0);

  if (assign->usingHp)
    store_u64(RID_ESP, SPILL_SP_OFFS, RID_HP);
}

//
// Exit Stubs
// ==========
//

#define EXITSTUBS_PER_GROUP 32
#define EXITSTUB_SPACING    (2+2)

MCode *Assembler::exitstubAddr(ExitNo exitno) {
  // Cast to char because we're calculating in bytes.
  char **group = (char **)jit_->exitStubGroup_;
  LC_ASSERT(group[exitno / EXITSTUBS_PER_GROUP] != NULL);
  return (MCode *)(group[exitno / EXITSTUBS_PER_GROUP] +
                   EXITSTUB_SPACING * (exitno % EXITSTUBS_PER_GROUP));
}

MCode *Assembler::generateExitstubGroup(ExitNo group, MachineCode *mcode) {
  ExitNo i;
  ExitNo groupofs = (group * EXITSTUBS_PER_GROUP) & 0xff;
  MCode *mxp = mcbot;
  MCode *mxpstart = mxp;
  if (mxp + (2 + 2) * EXITSTUBS_PER_GROUP + 8 + 5 >= mctop) {
    cerr << "NYI: Overflow when generating exit stubs." << endl;
    exit(2);
  }
  // For each ExitNo in the group generate:
  //     push $(exitno)   // 8-bit immediate
  //     jmp END      // 8-bit offset
  *mxp++ = XI_PUSHi8;
  *mxp++ = (MCode)groupofs;  // groupofs + 0
  for (i = 1; i < EXITSTUBS_PER_GROUP; i++) {
    // Branch for the previous exitno
    *mxp++ = XI_JMPs;
    *mxp++ = (MCode)((2 + 2) * (EXITSTUBS_PER_GROUP - i) - 2);
    // The next exitno.
    *mxp++ = XI_PUSHi8;
    *mxp++ = (MCode)(groupofs + i);
  }
  // We don't need a jump for the final exit in the group.  It's just
  // a fall-through.

  // This is where where the END label occurs.

  // Push the high byte of the exit no.
  *mxp++ = XI_PUSHi8;
  *mxp++ = (MCode)((group * EXITSTUBS_PER_GROUP) >> 8);

  // Jump (relative) to exit handler.
  *mxp++ = XI_JMP;
  mxp += 4;   // The jump is relative to the *end* of the instruction.
  *((int32_t *)(mxp - 4)) = jmprel(mxp, (MCode *)(void *)asmExit);

  // Commit code for this group (even if assembly fails later on).
  mcode->commitStub(mxp);
  mcbot = mxp;
  mclim = mcbot + MCLIM_REDZONE;

  return mxpstart;
}

void Assembler::setupExitStubs(ExitNo nexits, MachineCode *mcode) {
  ExitNo i;
  if (nexits >= EXITSTUBS_PER_GROUP * 16) {
    cerr << "FATAL: Too many exit stubs! (" << nexits << ")" << endl;
    exit(3);
  }
  ExitNo ngroups = (nexits + EXITSTUBS_PER_GROUP + 1) / EXITSTUBS_PER_GROUP;
  for (i = 0; i < ngroups; ++i) {
    if (jit_->exitStubGroup_[i] == NULL) {
      jit_->exitStubGroup_[i] = generateExitstubGroup(i, mcode);
      if (true) {
        MCode *start = jit_->exitStubGroup_[i];
        MCode *end = mcode->stubEnd();
        ios_base::openmode mode = (i == 0) ? ios_base::trunc : ios_base::app;
        ofstream out;
        out.open("dump_exitstubs.s", ios_base::out | mode);
        out << ".text\n" "stub_group_" << (int)i << ":\n";
        mcode->dumpAsm(out, start, end);
        out.close();
      }
    }
  }
}

const char *regNames32[RID_NUM_GPR] = {
  "eax", "ecx", "edx", "ebx", "esp", "ebp", "esi", "edi",
  "r8d", "r9d", "r10d", "r11d", "r12d", "r13d", "r14d", "r15d"
};

const char *regNames64[RID_NUM_GPR] = {
  "rax", "rcx", "rdx", "rbx", "rsp", "rbp", "rsi", "rdi",
  "r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15"
};

const char *fpRegNames[RID_NUM_FPR] = {
  "xmm0", "xmm1", "xmm2", "xmm3", "xmm4", "xmm5", "xmm6", "xmm7",
  "xmm8", "xmm9", "xmm10", "xmm11", "xmm12", "xmm13", "xmm14", "xmm15"
};

_END_LAMBDACHINE_NAMESPACE
