; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=x86_64-unknown -mattr=+ssse3 -x86-asm-syntax=intel | FileCheck %s -check-prefix=SSSE3
; RUN: llc < %s -mtriple=x86_64-unknown -mattr=+avx2 -x86-asm-syntax=intel | FileCheck %s -check-prefix=AVX2

define <8 x i16> @phaddsw_v8i16_intrinsic(<8 x i16> %a, <8 x i16> %b) {
; SSSE3-LABEL: phaddsw_v8i16_intrinsic:
; SSSE3:       # %bb.0: # %entry
; SSSE3-NEXT:    phaddsw xmm0, xmm1
; SSSE3-NEXT:    ret
;
; AVX2-LABEL: phaddsw_v8i16_intrinsic:
; AVX2:       # %bb.0: # %entry
; AVX2-NEXT:    vphaddsw xmm0, xmm0, xmm1
; AVX2-NEXT:    ret
entry:
  %res = call <8 x i16> @llvm.x86.ssse3.phadd.sw.128(<8 x i16> %a, <8 x i16> %b)
  ret <8 x i16> %res
}

define <8 x i16> @phaddsw_v8i16_generic(<8 x i16> %a, <8 x i16> %b) {
; SSSE3-LABEL: phaddsw_v8i16_generic:
; SSSE3:       # %bb.0: # %entry
; SSSE3-NEXT:    phaddsw xmm0, xmm1
; SSSE3-NEXT:    ret
;
; AVX2-LABEL: phaddsw_v8i16_generic:
; AVX2:       # %bb.0: # %entry
; AVX2-NEXT:    vphaddsw xmm0, xmm0, xmm1
; AVX2-NEXT:    ret
entry:
  %even = shufflevector <8 x i16> %a, <8 x i16> %b,
    <8 x i32> <i32 0, i32 2, i32 4, i32 6, i32 8, i32 10, i32 12, i32 14>
  %odd  = shufflevector <8 x i16> %a, <8 x i16> %b,
    <8 x i32> <i32 1, i32 3, i32 5, i32 7, i32 9, i32 11, i32 13, i32 15>
  %sum = call <8 x i16> @llvm.sadd.sat.v8i16(<8 x i16> %even, <8 x i16> %odd)
  ret <8 x i16> %sum
}

define <16 x i16> @phaddsw_v16i16_generic(<16 x i16> %a, <16 x i16> %b) {
; SSSE3-LABEL: phaddsw_v16i16_generic:
; SSSE3:       # %bb.0: # %entry
; SSSE3-NEXT:    phaddsw xmm0, xmm1
; SSSE3-NEXT:    phaddsw xmm2, xmm3
; SSSE3-NEXT:    movdqa xmm1, xmm2
; SSSE3-NEXT:    ret
;
; AVX2-LABEL: phaddsw_v16i16_generic:
; AVX2:       # %bb.0: # %entry
; AVX2-NEXT:    vpshuflw {{.*#+}} ymm2 = ymm1[0,2,2,3,4,5,6,7,8,10,10,11,12,13,14,15]
; AVX2-NEXT:    vpshufhw {{.*#+}} ymm2 = ymm2[0,1,2,3,4,6,6,7,8,9,10,11,12,14,14,15]
; AVX2-NEXT:    vpshuflw {{.*#+}} ymm3 = ymm0[0,2,2,3,4,5,6,7,8,10,10,11,12,13,14,15]
; AVX2-NEXT:    vpshufhw {{.*#+}} ymm3 = ymm3[0,1,2,3,4,6,6,7,8,9,10,11,12,14,14,15]
; AVX2-NEXT:    vshufps {{.*#+}} ymm2 = ymm3[0,2],ymm2[0,2],ymm3[4,6],ymm2[4,6]
; AVX2-NEXT:    vpermpd {{.*#+}} ymm2 = ymm2[0,2,1,3]
; AVX2-NEXT:    vmovdqa {{.*#+}} ymm3 = [2,3,6,7,10,11,14,15,2,3,6,7,10,11,14,15,18,19,22,23,26,27,30,31,18,19,22,23,26,27,30,31]
; AVX2-NEXT:    vpshufb ymm1, ymm1, ymm3
; AVX2-NEXT:    vpshufb ymm0, ymm0, ymm3
; AVX2-NEXT:    vpblendd {{.*#+}} ymm0 = ymm0[0,1],ymm1[2,3],ymm0[4,5],ymm1[6,7]
; AVX2-NEXT:    vpermq {{.*#+}} ymm0 = ymm0[0,2,1,3]
; AVX2-NEXT:    vpaddsw ymm0, ymm2, ymm0
; AVX2-NEXT:    ret
entry:
  %even = shufflevector <16 x i16> %a, <16 x i16> %b,
    <16 x i32> <i32 0, i32 2, i32 4, i32 6, i32 8, i32 10, i32 12, i32 14,
                i32 16, i32 18, i32 20, i32 22, i32 24, i32 26, i32 28, i32 30>
  %odd  = shufflevector <16 x i16> %a, <16 x i16> %b,
    <16 x i32> <i32 1, i32 3, i32 5, i32 7, i32 9, i32 11, i32 13, i32 15,
                i32 17, i32 19, i32 21, i32 23, i32 25, i32 27, i32 29, i32 31>
  %sum = call <16 x i16> @llvm.sadd.sat.v16i16(<16 x i16> %even, <16 x i16> %odd)
  ret <16 x i16> %sum
}

define <8 x i16> @phsubsw_v8i16_intrinsic(<8 x i16> %a, <8 x i16> %b) {
; SSSE3-LABEL: phsubsw_v8i16_intrinsic:
; SSSE3:       # %bb.0: # %entry
; SSSE3-NEXT:    phsubsw xmm0, xmm1
; SSSE3-NEXT:    ret
;
; AVX2-LABEL: phsubsw_v8i16_intrinsic:
; AVX2:       # %bb.0: # %entry
; AVX2-NEXT:    vphsubsw xmm0, xmm0, xmm1
; AVX2-NEXT:    ret
entry:
  %res = call <8 x i16> @llvm.x86.ssse3.phsub.sw.128(<8 x i16> %a, <8 x i16> %b)
  ret <8 x i16> %res
}

define <8 x i16> @phsubsw_v8i16_generic(<8 x i16> %a, <8 x i16> %b) {
; SSSE3-LABEL: phsubsw_v8i16_generic:
; SSSE3:       # %bb.0: # %entry
; SSSE3-NEXT:    phsubsw xmm0, xmm1
; SSSE3-NEXT:    ret
;
; AVX2-LABEL: phsubsw_v8i16_generic:
; AVX2:       # %bb.0: # %entry
; AVX2-NEXT:    vphsubsw xmm0, xmm0, xmm1
; AVX2-NEXT:    ret
entry:
  %even = shufflevector <8 x i16> %a, <8 x i16> %b,
    <8 x i32> <i32 0, i32 2, i32 4, i32 6, i32 8, i32 10, i32 12, i32 14>
  %odd  = shufflevector <8 x i16> %a, <8 x i16> %b,
    <8 x i32> <i32 1, i32 3, i32 5, i32 7, i32 9, i32 11, i32 13, i32 15>
  %diff = call <8 x i16> @llvm.ssub.sat.v8i16(<8 x i16> %even, <8 x i16> %odd)
  ret <8 x i16> %diff
}

define <16 x i16> @phsubsw_v16i16_generic(<16 x i16> %a, <16 x i16> %b) {
; SSSE3-LABEL: phsubsw_v16i16_generic:
; SSSE3:       # %bb.0: # %entry
; SSSE3-NEXT:    phsubsw xmm0, xmm1
; SSSE3-NEXT:    phsubsw xmm2, xmm3
; SSSE3-NEXT:    movdqa xmm1, xmm2
; SSSE3-NEXT:    ret
;
; AVX2-LABEL: phsubsw_v16i16_generic:
; AVX2:       # %bb.0: # %entry
; AVX2-NEXT:    vpshuflw {{.*#+}} ymm2 = ymm1[0,2,2,3,4,5,6,7,8,10,10,11,12,13,14,15]
; AVX2-NEXT:    vpshufhw {{.*#+}} ymm2 = ymm2[0,1,2,3,4,6,6,7,8,9,10,11,12,14,14,15]
; AVX2-NEXT:    vpshuflw {{.*#+}} ymm3 = ymm0[0,2,2,3,4,5,6,7,8,10,10,11,12,13,14,15]
; AVX2-NEXT:    vpshufhw {{.*#+}} ymm3 = ymm3[0,1,2,3,4,6,6,7,8,9,10,11,12,14,14,15]
; AVX2-NEXT:    vshufps {{.*#+}} ymm2 = ymm3[0,2],ymm2[0,2],ymm3[4,6],ymm2[4,6]
; AVX2-NEXT:    vpermpd {{.*#+}} ymm2 = ymm2[0,2,1,3]
; AVX2-NEXT:    vmovdqa {{.*#+}} ymm3 = [2,3,6,7,10,11,14,15,2,3,6,7,10,11,14,15,18,19,22,23,26,27,30,31,18,19,22,23,26,27,30,31]
; AVX2-NEXT:    vpshufb ymm1, ymm1, ymm3
; AVX2-NEXT:    vpshufb ymm0, ymm0, ymm3
; AVX2-NEXT:    vpblendd {{.*#+}} ymm0 = ymm0[0,1],ymm1[2,3],ymm0[4,5],ymm1[6,7]
; AVX2-NEXT:    vpermq {{.*#+}} ymm0 = ymm0[0,2,1,3]
; AVX2-NEXT:    vpsubsw ymm0, ymm2, ymm0
; AVX2-NEXT:    ret
entry:
  %even = shufflevector <16 x i16> %a, <16 x i16> %b,
    <16 x i32> <i32 0, i32 2, i32 4, i32 6, i32 8, i32 10, i32 12, i32 14,
                i32 16, i32 18, i32 20, i32 22, i32 24, i32 26, i32 28, i32 30>
  %odd  = shufflevector <16 x i16> %a, <16 x i16> %b,
    <16 x i32> <i32 1, i32 3, i32 5, i32 7, i32 9, i32 11, i32 13, i32 15,
                i32 17, i32 19, i32 21, i32 23, i32 25, i32 27, i32 29, i32 31>
  %diff = call <16 x i16> @llvm.ssub.sat.v16i16(<16 x i16> %even, <16 x i16> %odd)
  ret <16 x i16> %diff
}
