Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: A:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f883a88c80714f80b5c8e9081365a57d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mealy_sequence_fsm_tb_behav xil_defaultlib.mealy_sequence_fsm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mealy_sequence_fsm
Compiling module xil_defaultlib.mealy_sequence_fsm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mealy_sequence_fsm_tb_behav
