Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov 21 10:46:31 2024
| Host         : BOOK-69BD3QPCMV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_wrapper_timing_summary_routed.rpt -pb main_wrapper_timing_summary_routed.pb -rpx main_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : main_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-14  Critical Warning  LUT on the clock tree                                             2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (139)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (139)
--------------------------------
 There are 139 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.684        0.000                      0                  243        0.095        0.000                      0                  243        3.000        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
clk100mhz_in                    {0.000 5.000}      10.000          100.000         
  clk100mhz_main_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clkfbout_main_clk_wiz_0_0     {0.000 5.000}      10.000          100.000         
sys_clk_pin                     {0.000 5.000}      10.000          100.000         
  clk100mhz_main_clk_wiz_0_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_main_clk_wiz_0_0_1   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100mhz_in                                                                                                                                                                      3.000        0.000                       0                     1  
  clk100mhz_main_clk_wiz_0_0          7.684        0.000                      0                  243        0.179        0.000                      0                  243        9.500        0.000                       0                   141  
  clkfbout_main_clk_wiz_0_0                                                                                                                                                       7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                       3.000        0.000                       0                     1  
  clk100mhz_main_clk_wiz_0_0_1        7.686        0.000                      0                  243        0.179        0.000                      0                  243        9.500        0.000                       0                   141  
  clkfbout_main_clk_wiz_0_0_1                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk100mhz_main_clk_wiz_0_0_1  clk100mhz_main_clk_wiz_0_0          7.684        0.000                      0                  243        0.095        0.000                      0                  243  
clk100mhz_main_clk_wiz_0_0    clk100mhz_main_clk_wiz_0_0_1        7.684        0.000                      0                  243        0.095        0.000                      0                  243  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                    
----------                    ----------                    --------                    
(none)                        clk100mhz_main_clk_wiz_0_0                                  
(none)                        clk100mhz_main_clk_wiz_0_0_1                                
(none)                        clkfbout_main_clk_wiz_0_0                                   
(none)                        clkfbout_main_clk_wiz_0_0_1                                 
(none)                                                      clk100mhz_main_clk_wiz_0_0    
(none)                                                      clk100mhz_main_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz_in
  To Clock:  clk100mhz_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100mhz_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz_main_clk_wiz_0_0
  To Clock:  clk100mhz_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.684ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        1.954ns  (logic 0.704ns (36.030%)  route 1.250ns (63.970%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.033ns = ( 19.967 - 20.000 ) 
    Source Clock Delay      (SCD):    0.809ns = ( 10.809 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.670    10.809    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.456    11.265 r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/Q
                         net (fo=2, routed)           0.798    12.063    main_i/Debugger_0/U0/pipeline_instruction_forwarding_config[0]
    SLICE_X5Y114         LUT3 (Prop_lut3_I0_O)        0.124    12.187 r  main_i/Debugger_0/U0/Debugger_LUT3/O
                         net (fo=1, routed)           0.451    12.639    main_i/Debugger_0/U0/Debugger_net_9
    SLICE_X6Y116         LUT6 (Prop_lut6_I5_O)        0.124    12.763 r  main_i/Debugger_0/U0/Debugger_LUT6_6/O
                         net (fo=1, routed)           0.000    12.763    main_i/Debugger_0/U0/tx_data_buffer[0]_i_1_n_0
    SLICE_X6Y116         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.600    19.967    main_i/Debugger_0/U0/clk
    SLICE_X6Y116         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/C
                         clock pessimism              0.485    20.451    
                         clock uncertainty           -0.084    20.368    
    SLICE_X6Y116         FDRE (Setup_fdre_C_D)        0.079    20.447    main_i/Debugger_0/U0/tx_data_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         20.447    
                         arrival time                         -12.763    
  -------------------------------------------------------------------
                         slack                                  7.684    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        2.004ns  (logic 0.937ns (46.765%)  route 1.067ns (53.235%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.087ns = ( 20.087 - 20.000 ) 
    Source Clock Delay      (SCD):    0.809ns = ( 10.809 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.670    10.809    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.456    11.265 r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/Q
                         net (fo=2, routed)           0.798    12.063    main_i/Debugger_0/U0/pipeline_instruction_forwarding_config[1]
    SLICE_X5Y114         LUT3 (Prop_lut3_I0_O)        0.154    12.217 r  main_i/Debugger_0/U0/Debugger_LUT3_1/O
                         net (fo=1, routed)           0.268    12.486    main_i/Debugger_0/U0/Debugger_net_11
    SLICE_X5Y114         LUT6 (Prop_lut6_I5_O)        0.327    12.813 r  main_i/Debugger_0/U0/Debugger_LUT6_9/O
                         net (fo=1, routed)           0.000    12.813    main_i/Debugger_0/U0/tx_data_buffer[2]_i_1_n_0
    SLICE_X5Y114         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.720    20.087    main_i/Debugger_0/U0/clk
    SLICE_X5Y114         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[2]/C
                         clock pessimism              0.485    20.571    
                         clock uncertainty           -0.084    20.488    
    SLICE_X5Y114         FDRE (Setup_fdre_C_D)        0.031    20.519    main_i/Debugger_0/U0/tx_data_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         20.519    
                         arrival time                         -12.813    
  -------------------------------------------------------------------
                         slack                                  7.706    

Slack (MET) :             8.020ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        1.412ns  (logic 0.456ns (32.305%)  route 0.956ns (67.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.033ns = ( 19.967 - 20.000 ) 
    Source Clock Delay      (SCD):    0.855ns = ( 10.855 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.716    10.855    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.456    11.311 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/Q
                         net (fo=4, routed)           0.956    12.266    main_i/ProgramCounter_0/U0/InstrAddr_reg[4]
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.600    19.967    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[4]/C
                         clock pessimism              0.485    20.451    
                         clock uncertainty           -0.084    20.368    
    SLICE_X7Y116         FDRE (Setup_fdre_C_D)       -0.081    20.287    main_i/ProgramCounter_0/U0/program_counter_register_reg[4]
  -------------------------------------------------------------------
                         required time                         20.287    
                         arrival time                         -12.266    
  -------------------------------------------------------------------
                         slack                                  8.020    

Slack (MET) :             8.156ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        1.290ns  (logic 0.456ns (35.356%)  route 0.834ns (64.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.033ns = ( 19.967 - 20.000 ) 
    Source Clock Delay      (SCD):    0.855ns = ( 10.855 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.716    10.855    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.456    11.311 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=8, routed)           0.834    12.144    main_i/ProgramCounter_0/U0/InstrAddr_reg[0]
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.600    19.967    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[0]/C
                         clock pessimism              0.485    20.451    
                         clock uncertainty           -0.084    20.368    
    SLICE_X7Y116         FDRE (Setup_fdre_C_D)       -0.067    20.301    main_i/ProgramCounter_0/U0/program_counter_register_reg[0]
  -------------------------------------------------------------------
                         required time                         20.301    
                         arrival time                         -12.144    
  -------------------------------------------------------------------
                         slack                                  8.156    

Slack (MET) :             8.330ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        1.196ns  (logic 0.518ns (43.308%)  route 0.678ns (56.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.038ns = ( 20.038 - 20.000 ) 
    Source Clock Delay      (SCD):    0.855ns = ( 10.855 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.716    10.855    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDCE (Prop_fdce_C_Q)         0.518    11.373 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/Q
                         net (fo=6, routed)           0.678    12.051    main_i/ProgramCounter_0/U0/InstrAddr_reg[2]
    SLICE_X5Y115         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.671    20.038    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X5Y115         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[2]/C
                         clock pessimism              0.485    20.522    
                         clock uncertainty           -0.084    20.439    
    SLICE_X5Y115         FDRE (Setup_fdre_C_D)       -0.058    20.381    main_i/ProgramCounter_0/U0/program_counter_register_reg[2]
  -------------------------------------------------------------------
                         required time                         20.381    
                         arrival time                         -12.051    
  -------------------------------------------------------------------
                         slack                                  8.330    

Slack (MET) :             8.335ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        1.318ns  (logic 0.518ns (39.307%)  route 0.800ns (60.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.088ns = ( 20.088 - 20.000 ) 
    Source Clock Delay      (SCD):    0.809ns = ( 10.809 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.670    10.809    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDCE (Prop_fdce_C_Q)         0.518    11.327 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/Q
                         net (fo=2, routed)           0.800    12.127    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]
    SLICE_X2Y115         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.721    20.088    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X2Y115         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[15]/C
                         clock pessimism              0.485    20.573    
                         clock uncertainty           -0.084    20.489    
    SLICE_X2Y115         FDRE (Setup_fdre_C_D)       -0.028    20.461    main_i/ProgramCounter_0/U0/program_counter_register_reg[15]
  -------------------------------------------------------------------
                         required time                         20.461    
                         arrival time                         -12.127    
  -------------------------------------------------------------------
                         slack                                  8.335    

Slack (MET) :             8.352ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        1.196ns  (logic 0.518ns (43.299%)  route 0.678ns (56.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.033ns = ( 19.967 - 20.000 ) 
    Source Clock Delay      (SCD):    0.761ns = ( 10.761 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.622    10.761    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    11.279 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/Q
                         net (fo=4, routed)           0.678    11.957    main_i/ProgramCounter_0/U0/InstrAddr_reg[9]
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.600    19.967    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[9]/C
                         clock pessimism              0.485    20.451    
                         clock uncertainty           -0.084    20.368    
    SLICE_X7Y116         FDRE (Setup_fdre_C_D)       -0.058    20.310    main_i/ProgramCounter_0/U0/program_counter_register_reg[9]
  -------------------------------------------------------------------
                         required time                         20.310    
                         arrival time                         -11.957    
  -------------------------------------------------------------------
                         slack                                  8.352    

Slack (MET) :             8.369ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        1.329ns  (logic 0.518ns (38.973%)  route 0.811ns (61.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.088ns = ( 20.088 - 20.000 ) 
    Source Clock Delay      (SCD):    0.761ns = ( 10.761 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.622    10.761    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    11.279 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/Q
                         net (fo=3, routed)           0.811    12.090    main_i/ProgramCounter_0/U0/InstrAddr_reg[10]
    SLICE_X2Y115         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.721    20.088    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X2Y115         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[10]/C
                         clock pessimism              0.485    20.573    
                         clock uncertainty           -0.084    20.489    
    SLICE_X2Y115         FDRE (Setup_fdre_C_D)       -0.030    20.459    main_i/ProgramCounter_0/U0/program_counter_register_reg[10]
  -------------------------------------------------------------------
                         required time                         20.459    
                         arrival time                         -12.090    
  -------------------------------------------------------------------
                         slack                                  8.369    

Slack (MET) :             8.405ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.536%)  route 0.591ns (56.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.033ns = ( 19.967 - 20.000 ) 
    Source Clock Delay      (SCD):    0.855ns = ( 10.855 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.716    10.855    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.456    11.311 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/Q
                         net (fo=3, routed)           0.591    11.902    main_i/ProgramCounter_0/U0/InstrAddr_reg[5]
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.600    19.967    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[5]/C
                         clock pessimism              0.485    20.451    
                         clock uncertainty           -0.084    20.368    
    SLICE_X7Y116         FDRE (Setup_fdre_C_D)       -0.061    20.307    main_i/ProgramCounter_0/U0/program_counter_register_reg[5]
  -------------------------------------------------------------------
                         required time                         20.307    
                         arrival time                         -11.902    
  -------------------------------------------------------------------
                         slack                                  8.405    

Slack (MET) :             8.416ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        1.085ns  (logic 0.518ns (47.748%)  route 0.567ns (52.252%))
  Logic Levels:           0  
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.058ns = ( 19.942 - 20.000 ) 
    Source Clock Delay      (SCD):    0.761ns = ( 10.761 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.622    10.761    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    11.279 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/Q
                         net (fo=5, routed)           0.567    11.846    main_i/ProgramCounter_0/U0/InstrAddr_reg[8]
    SLICE_X3Y114         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.575    19.942    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X3Y114         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[8]/C
                         clock pessimism              0.485    20.427    
                         clock uncertainty           -0.084    20.343    
    SLICE_X3Y114         FDRE (Setup_fdre_C_D)       -0.081    20.262    main_i/ProgramCounter_0/U0/program_counter_register_reg[8]
  -------------------------------------------------------------------
                         required time                         20.262    
                         arrival time                         -11.846    
  -------------------------------------------------------------------
                         slack                                  8.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_forward_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.092ns = ( 10.092 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.287    10.092    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.141    10.233 r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[0]/Q
                         net (fo=1, routed)           0.113    10.346    main_i/Pipelining_Controller_0/U0/rf_forward[0]
    SLICE_X7Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/C
                         clock pessimism              0.133    10.092    
    SLICE_X7Y115         FDCE (Hold_fdce_C_D)         0.075    10.167    main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.167    
                         arrival time                          10.346    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.412%)  route 0.144ns (43.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.092ns = ( 10.092 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.287    10.092    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.141    10.233 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/Q
                         net (fo=6, routed)           0.144    10.376    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
    SLICE_X6Y115         LUT6 (Prop_lut6_I1_O)        0.045    10.421 r  main_i/ProgramCounter_0/U0/InstrAddr[15]_i_1/O
                         net (fo=1, routed)           0.000    10.421    main_i/ProgramCounter_0/U0/plusOp[15]
    SLICE_X6Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
                         clock pessimism              0.146    10.105    
    SLICE_X6Y115         FDCE (Hold_fdce_C_D)         0.120    10.225    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]
  -------------------------------------------------------------------
                         required time                        -10.225    
                         arrival time                          10.421    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.736%)  route 0.148ns (44.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.092ns = ( 10.092 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.287    10.092    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.141    10.233 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/Q
                         net (fo=6, routed)           0.148    10.380    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
    SLICE_X6Y115         LUT3 (Prop_lut3_I1_O)        0.045    10.425 r  main_i/ProgramCounter_0/U0/InstrAddr[12]_i_1/O
                         net (fo=1, routed)           0.000    10.425    main_i/ProgramCounter_0/U0/plusOp[12]
    SLICE_X6Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
                         clock pessimism              0.146    10.105    
    SLICE_X6Y115         FDCE (Hold_fdce_C_D)         0.121    10.226    main_i/ProgramCounter_0/U0/InstrAddr_reg[12]
  -------------------------------------------------------------------
                         required time                        -10.226    
                         arrival time                          10.425    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.584%)  route 0.155ns (45.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.088ns = ( 9.912 - 10.000 ) 
    Source Clock Delay      (SCD):    0.052ns = ( 10.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.247    10.052    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.141    10.193 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/Q
                         net (fo=7, routed)           0.155    10.348    main_i/ProgramCounter_0/U0/InstrAddr_reg[6]
    SLICE_X6Y114         LUT4 (Prop_lut4_I0_O)        0.045    10.393 r  main_i/ProgramCounter_0/U0/InstrAddr[8]_i_1/O
                         net (fo=1, routed)           0.000    10.393    main_i/ProgramCounter_0/U0/plusOp[8]
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.280     9.912    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                         clock pessimism              0.153    10.065    
    SLICE_X6Y114         FDCE (Hold_fdce_C_D)         0.120    10.185    main_i/ProgramCounter_0/U0/InstrAddr_reg[8]
  -------------------------------------------------------------------
                         required time                        -10.185    
                         arrival time                          10.393    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.951%)  route 0.159ns (46.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.088ns = ( 9.912 - 10.000 ) 
    Source Clock Delay      (SCD):    0.052ns = ( 10.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.247    10.052    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.141    10.193 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/Q
                         net (fo=7, routed)           0.159    10.352    main_i/ProgramCounter_0/U0/InstrAddr_reg[6]
    SLICE_X6Y114         LUT5 (Prop_lut5_I2_O)        0.045    10.397 r  main_i/ProgramCounter_0/U0/InstrAddr[9]_i_1/O
                         net (fo=1, routed)           0.000    10.397    main_i/ProgramCounter_0/U0/plusOp[9]
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.280     9.912    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
                         clock pessimism              0.153    10.065    
    SLICE_X6Y114         FDCE (Hold_fdce_C_D)         0.121    10.186    main_i/ProgramCounter_0/U0/InstrAddr_reg[9]
  -------------------------------------------------------------------
                         required time                        -10.186    
                         arrival time                          10.397    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.891%)  route 0.172ns (48.109%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.025ns = ( 9.975 - 10.000 ) 
    Source Clock Delay      (SCD):    0.104ns = ( 10.104 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.300    10.104    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.141    10.245 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=8, routed)           0.172    10.418    main_i/ProgramCounter_0/U0/InstrAddr_reg[0]
    SLICE_X6Y117         LUT4 (Prop_lut4_I1_O)        0.045    10.463 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_1/O
                         net (fo=1, routed)           0.000    10.463    main_i/ProgramCounter_0/U0/plusOp[3]
    SLICE_X6Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.343     9.975    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/C
                         clock pessimism              0.143    10.117    
    SLICE_X6Y117         FDCE (Hold_fdce_C_D)         0.121    10.238    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]
  -------------------------------------------------------------------
                         required time                        -10.238    
                         arrival time                          10.463    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.092ns = ( 10.092 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.287    10.092    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.128    10.220 r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/Q
                         net (fo=1, routed)           0.119    10.339    main_i/Pipelining_Controller_0/U0/execution_forward[0]
    SLICE_X6Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X6Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]/C
                         clock pessimism              0.146    10.105    
    SLICE_X6Y115         FDCE (Hold_fdce_C_D)         0.006    10.111    main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.111    
                         arrival time                          10.339    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.139%)  route 0.127ns (37.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.025ns = ( 9.975 - 10.000 ) 
    Source Clock Delay      (SCD):    0.104ns = ( 10.104 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.300    10.104    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDCE (Prop_fdce_C_Q)         0.164    10.268 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=7, routed)           0.127    10.396    main_i/ProgramCounter_0/U0/InstrAddr_reg[1]
    SLICE_X7Y117         LUT5 (Prop_lut5_I2_O)        0.045    10.441 r  main_i/ProgramCounter_0/U0/InstrAddr[4]_i_1/O
                         net (fo=1, routed)           0.000    10.441    main_i/ProgramCounter_0/U0/plusOp[4]
    SLICE_X7Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.343     9.975    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
                         clock pessimism              0.143    10.117    
    SLICE_X7Y117         FDCE (Hold_fdce_C_D)         0.091    10.208    main_i/ProgramCounter_0/U0/InstrAddr_reg[4]
  -------------------------------------------------------------------
                         required time                        -10.208    
                         arrival time                          10.441    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 main_i/Debugger_0/U0/tx_data_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.880%)  route 0.187ns (50.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.049ns
    Source Clock Delay      (SCD):    0.184ns
    Clock Pessimism Removal (CPR):    -0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.906    -0.241    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045    -0.196 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.380     0.184    main_i/Debugger_0/U0/clk
    SLICE_X4Y117         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.141     0.325 r  main_i/Debugger_0/U0/tx_data_buffer_reg[13]/Q
                         net (fo=1, routed)           0.187     0.512    main_i/Debugger_0/U0/in11[5]
    SLICE_X4Y116         LUT5 (Prop_lut5_I2_O)        0.045     0.557 r  main_i/Debugger_0/U0/Debugger_LUT5_23/O
                         net (fo=1, routed)           0.000     0.557    main_i/Debugger_0/U0/tx_data[5]_i_1_n_0
    SLICE_X4Y116         FDRE                                         r  main_i/Debugger_0/U0/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.230    -0.425    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056    -0.369 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.419     0.049    main_i/Debugger_0/U0/clk
    SLICE_X4Y116         FDRE                                         r  main_i/Debugger_0/U0/tx_data_reg[5]/C
                         clock pessimism              0.173     0.222    
    SLICE_X4Y116         FDRE (Hold_fdre_C_D)         0.092     0.314    main_i/Debugger_0/U0/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           0.557    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 main_i/RX_UART_0/U0/data_output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Debugger_0/U0/rx_instruction_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.829%)  route 0.178ns (58.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.130ns
    Source Clock Delay      (SCD):    0.259ns
    Clock Pessimism Removal (CPR):    -0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.906    -0.241    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045    -0.196 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.455     0.259    main_i/RX_UART_0/U0/clk
    SLICE_X3Y119         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.128     0.387 r  main_i/RX_UART_0/U0/data_output_reg[5]/Q
                         net (fo=1, routed)           0.178     0.565    main_i/Debugger_0/U0/rx_data[5]
    SLICE_X4Y118         FDRE                                         r  main_i/Debugger_0/U0/rx_instruction_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.230    -0.425    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056    -0.369 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.499     0.130    main_i/Debugger_0/U0/clk
    SLICE_X4Y118         FDRE                                         r  main_i/Debugger_0/U0/rx_instruction_buffer_reg[5]/C
                         clock pessimism              0.173     0.303    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.018     0.321    main_i/Debugger_0/U0/rx_instruction_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.321    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100mhz_main_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   main_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y118     main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y118     main_i/Debugger_0/U0/rx_instruction_buffer_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y118     main_i/Debugger_0/U0/rx_instruction_buffer_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y118     main_i/Debugger_0/U0/rx_instruction_buffer_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y118     main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y118     main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y118     main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y118     main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_main_clk_wiz_0_0
  To Clock:  clkfbout_main_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_main_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   main_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz_main_clk_wiz_0_0_1
  To Clock:  clk100mhz_main_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.686ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        1.954ns  (logic 0.704ns (36.030%)  route 1.250ns (63.970%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.033ns = ( 19.967 - 20.000 ) 
    Source Clock Delay      (SCD):    0.809ns = ( 10.809 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.670    10.809    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.456    11.265 r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/Q
                         net (fo=2, routed)           0.798    12.063    main_i/Debugger_0/U0/pipeline_instruction_forwarding_config[0]
    SLICE_X5Y114         LUT3 (Prop_lut3_I0_O)        0.124    12.187 r  main_i/Debugger_0/U0/Debugger_LUT3/O
                         net (fo=1, routed)           0.451    12.639    main_i/Debugger_0/U0/Debugger_net_9
    SLICE_X6Y116         LUT6 (Prop_lut6_I5_O)        0.124    12.763 r  main_i/Debugger_0/U0/Debugger_LUT6_6/O
                         net (fo=1, routed)           0.000    12.763    main_i/Debugger_0/U0/tx_data_buffer[0]_i_1_n_0
    SLICE_X6Y116         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.600    19.967    main_i/Debugger_0/U0/clk
    SLICE_X6Y116         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/C
                         clock pessimism              0.485    20.451    
                         clock uncertainty           -0.082    20.370    
    SLICE_X6Y116         FDRE (Setup_fdre_C_D)        0.079    20.449    main_i/Debugger_0/U0/tx_data_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         20.449    
                         arrival time                         -12.763    
  -------------------------------------------------------------------
                         slack                                  7.686    

Slack (MET) :             7.708ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        2.004ns  (logic 0.937ns (46.765%)  route 1.067ns (53.235%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.087ns = ( 20.087 - 20.000 ) 
    Source Clock Delay      (SCD):    0.809ns = ( 10.809 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.670    10.809    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.456    11.265 r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/Q
                         net (fo=2, routed)           0.798    12.063    main_i/Debugger_0/U0/pipeline_instruction_forwarding_config[1]
    SLICE_X5Y114         LUT3 (Prop_lut3_I0_O)        0.154    12.217 r  main_i/Debugger_0/U0/Debugger_LUT3_1/O
                         net (fo=1, routed)           0.268    12.486    main_i/Debugger_0/U0/Debugger_net_11
    SLICE_X5Y114         LUT6 (Prop_lut6_I5_O)        0.327    12.813 r  main_i/Debugger_0/U0/Debugger_LUT6_9/O
                         net (fo=1, routed)           0.000    12.813    main_i/Debugger_0/U0/tx_data_buffer[2]_i_1_n_0
    SLICE_X5Y114         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.720    20.087    main_i/Debugger_0/U0/clk
    SLICE_X5Y114         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[2]/C
                         clock pessimism              0.485    20.571    
                         clock uncertainty           -0.082    20.490    
    SLICE_X5Y114         FDRE (Setup_fdre_C_D)        0.031    20.521    main_i/Debugger_0/U0/tx_data_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         20.521    
                         arrival time                         -12.813    
  -------------------------------------------------------------------
                         slack                                  7.708    

Slack (MET) :             8.023ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        1.412ns  (logic 0.456ns (32.305%)  route 0.956ns (67.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.033ns = ( 19.967 - 20.000 ) 
    Source Clock Delay      (SCD):    0.855ns = ( 10.855 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.716    10.855    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.456    11.311 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/Q
                         net (fo=4, routed)           0.956    12.266    main_i/ProgramCounter_0/U0/InstrAddr_reg[4]
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.600    19.967    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[4]/C
                         clock pessimism              0.485    20.451    
                         clock uncertainty           -0.082    20.370    
    SLICE_X7Y116         FDRE (Setup_fdre_C_D)       -0.081    20.289    main_i/ProgramCounter_0/U0/program_counter_register_reg[4]
  -------------------------------------------------------------------
                         required time                         20.289    
                         arrival time                         -12.266    
  -------------------------------------------------------------------
                         slack                                  8.023    

Slack (MET) :             8.158ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        1.290ns  (logic 0.456ns (35.356%)  route 0.834ns (64.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.033ns = ( 19.967 - 20.000 ) 
    Source Clock Delay      (SCD):    0.855ns = ( 10.855 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.716    10.855    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.456    11.311 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=8, routed)           0.834    12.144    main_i/ProgramCounter_0/U0/InstrAddr_reg[0]
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.600    19.967    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[0]/C
                         clock pessimism              0.485    20.451    
                         clock uncertainty           -0.082    20.370    
    SLICE_X7Y116         FDRE (Setup_fdre_C_D)       -0.067    20.303    main_i/ProgramCounter_0/U0/program_counter_register_reg[0]
  -------------------------------------------------------------------
                         required time                         20.303    
                         arrival time                         -12.144    
  -------------------------------------------------------------------
                         slack                                  8.158    

Slack (MET) :             8.332ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        1.196ns  (logic 0.518ns (43.308%)  route 0.678ns (56.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.038ns = ( 20.038 - 20.000 ) 
    Source Clock Delay      (SCD):    0.855ns = ( 10.855 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.716    10.855    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDCE (Prop_fdce_C_Q)         0.518    11.373 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/Q
                         net (fo=6, routed)           0.678    12.051    main_i/ProgramCounter_0/U0/InstrAddr_reg[2]
    SLICE_X5Y115         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.671    20.038    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X5Y115         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[2]/C
                         clock pessimism              0.485    20.522    
                         clock uncertainty           -0.082    20.441    
    SLICE_X5Y115         FDRE (Setup_fdre_C_D)       -0.058    20.383    main_i/ProgramCounter_0/U0/program_counter_register_reg[2]
  -------------------------------------------------------------------
                         required time                         20.383    
                         arrival time                         -12.051    
  -------------------------------------------------------------------
                         slack                                  8.332    

Slack (MET) :             8.337ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        1.318ns  (logic 0.518ns (39.307%)  route 0.800ns (60.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.088ns = ( 20.088 - 20.000 ) 
    Source Clock Delay      (SCD):    0.809ns = ( 10.809 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.670    10.809    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDCE (Prop_fdce_C_Q)         0.518    11.327 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/Q
                         net (fo=2, routed)           0.800    12.127    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]
    SLICE_X2Y115         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.721    20.088    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X2Y115         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[15]/C
                         clock pessimism              0.485    20.573    
                         clock uncertainty           -0.082    20.491    
    SLICE_X2Y115         FDRE (Setup_fdre_C_D)       -0.028    20.463    main_i/ProgramCounter_0/U0/program_counter_register_reg[15]
  -------------------------------------------------------------------
                         required time                         20.463    
                         arrival time                         -12.127    
  -------------------------------------------------------------------
                         slack                                  8.337    

Slack (MET) :             8.354ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        1.196ns  (logic 0.518ns (43.299%)  route 0.678ns (56.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.033ns = ( 19.967 - 20.000 ) 
    Source Clock Delay      (SCD):    0.761ns = ( 10.761 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.622    10.761    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    11.279 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/Q
                         net (fo=4, routed)           0.678    11.957    main_i/ProgramCounter_0/U0/InstrAddr_reg[9]
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.600    19.967    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[9]/C
                         clock pessimism              0.485    20.451    
                         clock uncertainty           -0.082    20.370    
    SLICE_X7Y116         FDRE (Setup_fdre_C_D)       -0.058    20.312    main_i/ProgramCounter_0/U0/program_counter_register_reg[9]
  -------------------------------------------------------------------
                         required time                         20.312    
                         arrival time                         -11.957    
  -------------------------------------------------------------------
                         slack                                  8.354    

Slack (MET) :             8.371ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        1.329ns  (logic 0.518ns (38.973%)  route 0.811ns (61.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.088ns = ( 20.088 - 20.000 ) 
    Source Clock Delay      (SCD):    0.761ns = ( 10.761 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.622    10.761    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    11.279 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/Q
                         net (fo=3, routed)           0.811    12.090    main_i/ProgramCounter_0/U0/InstrAddr_reg[10]
    SLICE_X2Y115         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.721    20.088    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X2Y115         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[10]/C
                         clock pessimism              0.485    20.573    
                         clock uncertainty           -0.082    20.491    
    SLICE_X2Y115         FDRE (Setup_fdre_C_D)       -0.030    20.461    main_i/ProgramCounter_0/U0/program_counter_register_reg[10]
  -------------------------------------------------------------------
                         required time                         20.461    
                         arrival time                         -12.090    
  -------------------------------------------------------------------
                         slack                                  8.371    

Slack (MET) :             8.407ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.536%)  route 0.591ns (56.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.033ns = ( 19.967 - 20.000 ) 
    Source Clock Delay      (SCD):    0.855ns = ( 10.855 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.716    10.855    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.456    11.311 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/Q
                         net (fo=3, routed)           0.591    11.902    main_i/ProgramCounter_0/U0/InstrAddr_reg[5]
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.600    19.967    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[5]/C
                         clock pessimism              0.485    20.451    
                         clock uncertainty           -0.082    20.370    
    SLICE_X7Y116         FDRE (Setup_fdre_C_D)       -0.061    20.309    main_i/ProgramCounter_0/U0/program_counter_register_reg[5]
  -------------------------------------------------------------------
                         required time                         20.309    
                         arrival time                         -11.902    
  -------------------------------------------------------------------
                         slack                                  8.407    

Slack (MET) :             8.418ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        1.085ns  (logic 0.518ns (47.748%)  route 0.567ns (52.252%))
  Logic Levels:           0  
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.058ns = ( 19.942 - 20.000 ) 
    Source Clock Delay      (SCD):    0.761ns = ( 10.761 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.622    10.761    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    11.279 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/Q
                         net (fo=5, routed)           0.567    11.846    main_i/ProgramCounter_0/U0/InstrAddr_reg[8]
    SLICE_X3Y114         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.575    19.942    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X3Y114         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[8]/C
                         clock pessimism              0.485    20.427    
                         clock uncertainty           -0.082    20.345    
    SLICE_X3Y114         FDRE (Setup_fdre_C_D)       -0.081    20.264    main_i/ProgramCounter_0/U0/program_counter_register_reg[8]
  -------------------------------------------------------------------
                         required time                         20.264    
                         arrival time                         -11.846    
  -------------------------------------------------------------------
                         slack                                  8.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_forward_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.092ns = ( 10.092 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.287    10.092    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.141    10.233 r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[0]/Q
                         net (fo=1, routed)           0.113    10.346    main_i/Pipelining_Controller_0/U0/rf_forward[0]
    SLICE_X7Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/C
                         clock pessimism              0.133    10.092    
    SLICE_X7Y115         FDCE (Hold_fdce_C_D)         0.075    10.167    main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.167    
                         arrival time                          10.346    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.412%)  route 0.144ns (43.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.092ns = ( 10.092 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.287    10.092    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.141    10.233 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/Q
                         net (fo=6, routed)           0.144    10.376    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
    SLICE_X6Y115         LUT6 (Prop_lut6_I1_O)        0.045    10.421 r  main_i/ProgramCounter_0/U0/InstrAddr[15]_i_1/O
                         net (fo=1, routed)           0.000    10.421    main_i/ProgramCounter_0/U0/plusOp[15]
    SLICE_X6Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
                         clock pessimism              0.146    10.105    
    SLICE_X6Y115         FDCE (Hold_fdce_C_D)         0.120    10.225    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]
  -------------------------------------------------------------------
                         required time                        -10.225    
                         arrival time                          10.421    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.736%)  route 0.148ns (44.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.092ns = ( 10.092 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.287    10.092    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.141    10.233 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/Q
                         net (fo=6, routed)           0.148    10.380    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
    SLICE_X6Y115         LUT3 (Prop_lut3_I1_O)        0.045    10.425 r  main_i/ProgramCounter_0/U0/InstrAddr[12]_i_1/O
                         net (fo=1, routed)           0.000    10.425    main_i/ProgramCounter_0/U0/plusOp[12]
    SLICE_X6Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
                         clock pessimism              0.146    10.105    
    SLICE_X6Y115         FDCE (Hold_fdce_C_D)         0.121    10.226    main_i/ProgramCounter_0/U0/InstrAddr_reg[12]
  -------------------------------------------------------------------
                         required time                        -10.226    
                         arrival time                          10.425    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.584%)  route 0.155ns (45.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.088ns = ( 9.912 - 10.000 ) 
    Source Clock Delay      (SCD):    0.052ns = ( 10.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.247    10.052    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.141    10.193 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/Q
                         net (fo=7, routed)           0.155    10.348    main_i/ProgramCounter_0/U0/InstrAddr_reg[6]
    SLICE_X6Y114         LUT4 (Prop_lut4_I0_O)        0.045    10.393 r  main_i/ProgramCounter_0/U0/InstrAddr[8]_i_1/O
                         net (fo=1, routed)           0.000    10.393    main_i/ProgramCounter_0/U0/plusOp[8]
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.280     9.912    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                         clock pessimism              0.153    10.065    
    SLICE_X6Y114         FDCE (Hold_fdce_C_D)         0.120    10.185    main_i/ProgramCounter_0/U0/InstrAddr_reg[8]
  -------------------------------------------------------------------
                         required time                        -10.185    
                         arrival time                          10.393    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.951%)  route 0.159ns (46.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.088ns = ( 9.912 - 10.000 ) 
    Source Clock Delay      (SCD):    0.052ns = ( 10.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.247    10.052    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.141    10.193 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/Q
                         net (fo=7, routed)           0.159    10.352    main_i/ProgramCounter_0/U0/InstrAddr_reg[6]
    SLICE_X6Y114         LUT5 (Prop_lut5_I2_O)        0.045    10.397 r  main_i/ProgramCounter_0/U0/InstrAddr[9]_i_1/O
                         net (fo=1, routed)           0.000    10.397    main_i/ProgramCounter_0/U0/plusOp[9]
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.280     9.912    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
                         clock pessimism              0.153    10.065    
    SLICE_X6Y114         FDCE (Hold_fdce_C_D)         0.121    10.186    main_i/ProgramCounter_0/U0/InstrAddr_reg[9]
  -------------------------------------------------------------------
                         required time                        -10.186    
                         arrival time                          10.397    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.891%)  route 0.172ns (48.109%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.025ns = ( 9.975 - 10.000 ) 
    Source Clock Delay      (SCD):    0.104ns = ( 10.104 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.300    10.104    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.141    10.245 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=8, routed)           0.172    10.418    main_i/ProgramCounter_0/U0/InstrAddr_reg[0]
    SLICE_X6Y117         LUT4 (Prop_lut4_I1_O)        0.045    10.463 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_1/O
                         net (fo=1, routed)           0.000    10.463    main_i/ProgramCounter_0/U0/plusOp[3]
    SLICE_X6Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.343     9.975    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/C
                         clock pessimism              0.143    10.117    
    SLICE_X6Y117         FDCE (Hold_fdce_C_D)         0.121    10.238    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]
  -------------------------------------------------------------------
                         required time                        -10.238    
                         arrival time                          10.463    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.092ns = ( 10.092 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.287    10.092    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.128    10.220 r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/Q
                         net (fo=1, routed)           0.119    10.339    main_i/Pipelining_Controller_0/U0/execution_forward[0]
    SLICE_X6Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X6Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]/C
                         clock pessimism              0.146    10.105    
    SLICE_X6Y115         FDCE (Hold_fdce_C_D)         0.006    10.111    main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.111    
                         arrival time                          10.339    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.139%)  route 0.127ns (37.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.025ns = ( 9.975 - 10.000 ) 
    Source Clock Delay      (SCD):    0.104ns = ( 10.104 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.300    10.104    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDCE (Prop_fdce_C_Q)         0.164    10.268 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=7, routed)           0.127    10.396    main_i/ProgramCounter_0/U0/InstrAddr_reg[1]
    SLICE_X7Y117         LUT5 (Prop_lut5_I2_O)        0.045    10.441 r  main_i/ProgramCounter_0/U0/InstrAddr[4]_i_1/O
                         net (fo=1, routed)           0.000    10.441    main_i/ProgramCounter_0/U0/plusOp[4]
    SLICE_X7Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.343     9.975    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
                         clock pessimism              0.143    10.117    
    SLICE_X7Y117         FDCE (Hold_fdce_C_D)         0.091    10.208    main_i/ProgramCounter_0/U0/InstrAddr_reg[4]
  -------------------------------------------------------------------
                         required time                        -10.208    
                         arrival time                          10.441    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 main_i/Debugger_0/U0/tx_data_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.880%)  route 0.187ns (50.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.049ns
    Source Clock Delay      (SCD):    0.184ns
    Clock Pessimism Removal (CPR):    -0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.906    -0.241    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045    -0.196 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.380     0.184    main_i/Debugger_0/U0/clk
    SLICE_X4Y117         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.141     0.325 r  main_i/Debugger_0/U0/tx_data_buffer_reg[13]/Q
                         net (fo=1, routed)           0.187     0.512    main_i/Debugger_0/U0/in11[5]
    SLICE_X4Y116         LUT5 (Prop_lut5_I2_O)        0.045     0.557 r  main_i/Debugger_0/U0/Debugger_LUT5_23/O
                         net (fo=1, routed)           0.000     0.557    main_i/Debugger_0/U0/tx_data[5]_i_1_n_0
    SLICE_X4Y116         FDRE                                         r  main_i/Debugger_0/U0/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.230    -0.425    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056    -0.369 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.419     0.049    main_i/Debugger_0/U0/clk
    SLICE_X4Y116         FDRE                                         r  main_i/Debugger_0/U0/tx_data_reg[5]/C
                         clock pessimism              0.173     0.222    
    SLICE_X4Y116         FDRE (Hold_fdre_C_D)         0.092     0.314    main_i/Debugger_0/U0/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           0.557    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 main_i/RX_UART_0/U0/data_output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Debugger_0/U0/rx_instruction_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.829%)  route 0.178ns (58.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.130ns
    Source Clock Delay      (SCD):    0.259ns
    Clock Pessimism Removal (CPR):    -0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.906    -0.241    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045    -0.196 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.455     0.259    main_i/RX_UART_0/U0/clk
    SLICE_X3Y119         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.128     0.387 r  main_i/RX_UART_0/U0/data_output_reg[5]/Q
                         net (fo=1, routed)           0.178     0.565    main_i/Debugger_0/U0/rx_data[5]
    SLICE_X4Y118         FDRE                                         r  main_i/Debugger_0/U0/rx_instruction_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.230    -0.425    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056    -0.369 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.499     0.130    main_i/Debugger_0/U0/clk
    SLICE_X4Y118         FDRE                                         r  main_i/Debugger_0/U0/rx_instruction_buffer_reg[5]/C
                         clock pessimism              0.173     0.303    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.018     0.321    main_i/Debugger_0/U0/rx_instruction_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.321    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100mhz_main_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   main_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y118     main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y118     main_i/Debugger_0/U0/rx_instruction_buffer_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y118     main_i/Debugger_0/U0/rx_instruction_buffer_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y118     main_i/Debugger_0/U0/rx_instruction_buffer_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y118     main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y118     main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y115     main_i/Debugger_0/U0/FSM_sequential_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y118     main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y118     main_i/Debugger_0/U0/rx_instruction_buffer_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_main_clk_wiz_0_0_1
  To Clock:  clkfbout_main_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_main_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   main_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz_main_clk_wiz_0_0_1
  To Clock:  clk100mhz_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.684ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        1.954ns  (logic 0.704ns (36.030%)  route 1.250ns (63.970%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.033ns = ( 19.967 - 20.000 ) 
    Source Clock Delay      (SCD):    0.809ns = ( 10.809 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.670    10.809    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.456    11.265 r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/Q
                         net (fo=2, routed)           0.798    12.063    main_i/Debugger_0/U0/pipeline_instruction_forwarding_config[0]
    SLICE_X5Y114         LUT3 (Prop_lut3_I0_O)        0.124    12.187 r  main_i/Debugger_0/U0/Debugger_LUT3/O
                         net (fo=1, routed)           0.451    12.639    main_i/Debugger_0/U0/Debugger_net_9
    SLICE_X6Y116         LUT6 (Prop_lut6_I5_O)        0.124    12.763 r  main_i/Debugger_0/U0/Debugger_LUT6_6/O
                         net (fo=1, routed)           0.000    12.763    main_i/Debugger_0/U0/tx_data_buffer[0]_i_1_n_0
    SLICE_X6Y116         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.600    19.967    main_i/Debugger_0/U0/clk
    SLICE_X6Y116         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/C
                         clock pessimism              0.485    20.451    
                         clock uncertainty           -0.084    20.368    
    SLICE_X6Y116         FDRE (Setup_fdre_C_D)        0.079    20.447    main_i/Debugger_0/U0/tx_data_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         20.447    
                         arrival time                         -12.763    
  -------------------------------------------------------------------
                         slack                                  7.684    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        2.004ns  (logic 0.937ns (46.765%)  route 1.067ns (53.235%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.087ns = ( 20.087 - 20.000 ) 
    Source Clock Delay      (SCD):    0.809ns = ( 10.809 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.670    10.809    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.456    11.265 r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/Q
                         net (fo=2, routed)           0.798    12.063    main_i/Debugger_0/U0/pipeline_instruction_forwarding_config[1]
    SLICE_X5Y114         LUT3 (Prop_lut3_I0_O)        0.154    12.217 r  main_i/Debugger_0/U0/Debugger_LUT3_1/O
                         net (fo=1, routed)           0.268    12.486    main_i/Debugger_0/U0/Debugger_net_11
    SLICE_X5Y114         LUT6 (Prop_lut6_I5_O)        0.327    12.813 r  main_i/Debugger_0/U0/Debugger_LUT6_9/O
                         net (fo=1, routed)           0.000    12.813    main_i/Debugger_0/U0/tx_data_buffer[2]_i_1_n_0
    SLICE_X5Y114         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.720    20.087    main_i/Debugger_0/U0/clk
    SLICE_X5Y114         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[2]/C
                         clock pessimism              0.485    20.571    
                         clock uncertainty           -0.084    20.488    
    SLICE_X5Y114         FDRE (Setup_fdre_C_D)        0.031    20.519    main_i/Debugger_0/U0/tx_data_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         20.519    
                         arrival time                         -12.813    
  -------------------------------------------------------------------
                         slack                                  7.706    

Slack (MET) :             8.020ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        1.412ns  (logic 0.456ns (32.305%)  route 0.956ns (67.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.033ns = ( 19.967 - 20.000 ) 
    Source Clock Delay      (SCD):    0.855ns = ( 10.855 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.716    10.855    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.456    11.311 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/Q
                         net (fo=4, routed)           0.956    12.266    main_i/ProgramCounter_0/U0/InstrAddr_reg[4]
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.600    19.967    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[4]/C
                         clock pessimism              0.485    20.451    
                         clock uncertainty           -0.084    20.368    
    SLICE_X7Y116         FDRE (Setup_fdre_C_D)       -0.081    20.287    main_i/ProgramCounter_0/U0/program_counter_register_reg[4]
  -------------------------------------------------------------------
                         required time                         20.287    
                         arrival time                         -12.266    
  -------------------------------------------------------------------
                         slack                                  8.020    

Slack (MET) :             8.156ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        1.290ns  (logic 0.456ns (35.356%)  route 0.834ns (64.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.033ns = ( 19.967 - 20.000 ) 
    Source Clock Delay      (SCD):    0.855ns = ( 10.855 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.716    10.855    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.456    11.311 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=8, routed)           0.834    12.144    main_i/ProgramCounter_0/U0/InstrAddr_reg[0]
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.600    19.967    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[0]/C
                         clock pessimism              0.485    20.451    
                         clock uncertainty           -0.084    20.368    
    SLICE_X7Y116         FDRE (Setup_fdre_C_D)       -0.067    20.301    main_i/ProgramCounter_0/U0/program_counter_register_reg[0]
  -------------------------------------------------------------------
                         required time                         20.301    
                         arrival time                         -12.144    
  -------------------------------------------------------------------
                         slack                                  8.156    

Slack (MET) :             8.330ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        1.196ns  (logic 0.518ns (43.308%)  route 0.678ns (56.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.038ns = ( 20.038 - 20.000 ) 
    Source Clock Delay      (SCD):    0.855ns = ( 10.855 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.716    10.855    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDCE (Prop_fdce_C_Q)         0.518    11.373 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/Q
                         net (fo=6, routed)           0.678    12.051    main_i/ProgramCounter_0/U0/InstrAddr_reg[2]
    SLICE_X5Y115         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.671    20.038    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X5Y115         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[2]/C
                         clock pessimism              0.485    20.522    
                         clock uncertainty           -0.084    20.439    
    SLICE_X5Y115         FDRE (Setup_fdre_C_D)       -0.058    20.381    main_i/ProgramCounter_0/U0/program_counter_register_reg[2]
  -------------------------------------------------------------------
                         required time                         20.381    
                         arrival time                         -12.051    
  -------------------------------------------------------------------
                         slack                                  8.330    

Slack (MET) :             8.335ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        1.318ns  (logic 0.518ns (39.307%)  route 0.800ns (60.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.088ns = ( 20.088 - 20.000 ) 
    Source Clock Delay      (SCD):    0.809ns = ( 10.809 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.670    10.809    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDCE (Prop_fdce_C_Q)         0.518    11.327 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/Q
                         net (fo=2, routed)           0.800    12.127    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]
    SLICE_X2Y115         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.721    20.088    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X2Y115         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[15]/C
                         clock pessimism              0.485    20.573    
                         clock uncertainty           -0.084    20.489    
    SLICE_X2Y115         FDRE (Setup_fdre_C_D)       -0.028    20.461    main_i/ProgramCounter_0/U0/program_counter_register_reg[15]
  -------------------------------------------------------------------
                         required time                         20.461    
                         arrival time                         -12.127    
  -------------------------------------------------------------------
                         slack                                  8.335    

Slack (MET) :             8.352ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        1.196ns  (logic 0.518ns (43.299%)  route 0.678ns (56.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.033ns = ( 19.967 - 20.000 ) 
    Source Clock Delay      (SCD):    0.761ns = ( 10.761 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.622    10.761    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    11.279 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/Q
                         net (fo=4, routed)           0.678    11.957    main_i/ProgramCounter_0/U0/InstrAddr_reg[9]
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.600    19.967    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[9]/C
                         clock pessimism              0.485    20.451    
                         clock uncertainty           -0.084    20.368    
    SLICE_X7Y116         FDRE (Setup_fdre_C_D)       -0.058    20.310    main_i/ProgramCounter_0/U0/program_counter_register_reg[9]
  -------------------------------------------------------------------
                         required time                         20.310    
                         arrival time                         -11.957    
  -------------------------------------------------------------------
                         slack                                  8.352    

Slack (MET) :             8.369ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        1.329ns  (logic 0.518ns (38.973%)  route 0.811ns (61.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.088ns = ( 20.088 - 20.000 ) 
    Source Clock Delay      (SCD):    0.761ns = ( 10.761 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.622    10.761    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    11.279 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/Q
                         net (fo=3, routed)           0.811    12.090    main_i/ProgramCounter_0/U0/InstrAddr_reg[10]
    SLICE_X2Y115         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.721    20.088    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X2Y115         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[10]/C
                         clock pessimism              0.485    20.573    
                         clock uncertainty           -0.084    20.489    
    SLICE_X2Y115         FDRE (Setup_fdre_C_D)       -0.030    20.459    main_i/ProgramCounter_0/U0/program_counter_register_reg[10]
  -------------------------------------------------------------------
                         required time                         20.459    
                         arrival time                         -12.090    
  -------------------------------------------------------------------
                         slack                                  8.369    

Slack (MET) :             8.405ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.536%)  route 0.591ns (56.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.033ns = ( 19.967 - 20.000 ) 
    Source Clock Delay      (SCD):    0.855ns = ( 10.855 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.716    10.855    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.456    11.311 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/Q
                         net (fo=3, routed)           0.591    11.902    main_i/ProgramCounter_0/U0/InstrAddr_reg[5]
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.600    19.967    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[5]/C
                         clock pessimism              0.485    20.451    
                         clock uncertainty           -0.084    20.368    
    SLICE_X7Y116         FDRE (Setup_fdre_C_D)       -0.061    20.307    main_i/ProgramCounter_0/U0/program_counter_register_reg[5]
  -------------------------------------------------------------------
                         required time                         20.307    
                         arrival time                         -11.902    
  -------------------------------------------------------------------
                         slack                                  8.405    

Slack (MET) :             8.416ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 rise@20.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        1.085ns  (logic 0.518ns (47.748%)  route 0.567ns (52.252%))
  Logic Levels:           0  
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.058ns = ( 19.942 - 20.000 ) 
    Source Clock Delay      (SCD):    0.761ns = ( 10.761 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.622    10.761    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    11.279 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/Q
                         net (fo=5, routed)           0.567    11.846    main_i/ProgramCounter_0/U0/InstrAddr_reg[8]
    SLICE_X3Y114         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.575    19.942    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X3Y114         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[8]/C
                         clock pessimism              0.485    20.427    
                         clock uncertainty           -0.084    20.343    
    SLICE_X3Y114         FDRE (Setup_fdre_C_D)       -0.081    20.262    main_i/ProgramCounter_0/U0/program_counter_register_reg[8]
  -------------------------------------------------------------------
                         required time                         20.262    
                         arrival time                         -11.846    
  -------------------------------------------------------------------
                         slack                                  8.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_forward_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.092ns = ( 10.092 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.133ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.287    10.092    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.141    10.233 r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[0]/Q
                         net (fo=1, routed)           0.113    10.346    main_i/Pipelining_Controller_0/U0/rf_forward[0]
    SLICE_X7Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/C
                         clock pessimism              0.133    10.092    
                         clock uncertainty            0.084    10.175    
    SLICE_X7Y115         FDCE (Hold_fdce_C_D)         0.075    10.250    main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.250    
                         arrival time                          10.346    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.412%)  route 0.144ns (43.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.092ns = ( 10.092 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.146ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.287    10.092    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.141    10.233 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/Q
                         net (fo=6, routed)           0.144    10.376    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
    SLICE_X6Y115         LUT6 (Prop_lut6_I1_O)        0.045    10.421 r  main_i/ProgramCounter_0/U0/InstrAddr[15]_i_1/O
                         net (fo=1, routed)           0.000    10.421    main_i/ProgramCounter_0/U0/plusOp[15]
    SLICE_X6Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
                         clock pessimism              0.146    10.105    
                         clock uncertainty            0.084    10.188    
    SLICE_X6Y115         FDCE (Hold_fdce_C_D)         0.120    10.308    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]
  -------------------------------------------------------------------
                         required time                        -10.308    
                         arrival time                          10.421    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.736%)  route 0.148ns (44.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.092ns = ( 10.092 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.146ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.287    10.092    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.141    10.233 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/Q
                         net (fo=6, routed)           0.148    10.380    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
    SLICE_X6Y115         LUT3 (Prop_lut3_I1_O)        0.045    10.425 r  main_i/ProgramCounter_0/U0/InstrAddr[12]_i_1/O
                         net (fo=1, routed)           0.000    10.425    main_i/ProgramCounter_0/U0/plusOp[12]
    SLICE_X6Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
                         clock pessimism              0.146    10.105    
                         clock uncertainty            0.084    10.188    
    SLICE_X6Y115         FDCE (Hold_fdce_C_D)         0.121    10.309    main_i/ProgramCounter_0/U0/InstrAddr_reg[12]
  -------------------------------------------------------------------
                         required time                        -10.309    
                         arrival time                          10.425    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.584%)  route 0.155ns (45.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.088ns = ( 9.912 - 10.000 ) 
    Source Clock Delay      (SCD):    0.052ns = ( 10.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.247    10.052    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.141    10.193 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/Q
                         net (fo=7, routed)           0.155    10.348    main_i/ProgramCounter_0/U0/InstrAddr_reg[6]
    SLICE_X6Y114         LUT4 (Prop_lut4_I0_O)        0.045    10.393 r  main_i/ProgramCounter_0/U0/InstrAddr[8]_i_1/O
                         net (fo=1, routed)           0.000    10.393    main_i/ProgramCounter_0/U0/plusOp[8]
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.280     9.912    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                         clock pessimism              0.153    10.065    
                         clock uncertainty            0.084    10.148    
    SLICE_X6Y114         FDCE (Hold_fdce_C_D)         0.120    10.268    main_i/ProgramCounter_0/U0/InstrAddr_reg[8]
  -------------------------------------------------------------------
                         required time                        -10.268    
                         arrival time                          10.393    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.951%)  route 0.159ns (46.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.088ns = ( 9.912 - 10.000 ) 
    Source Clock Delay      (SCD):    0.052ns = ( 10.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.247    10.052    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.141    10.193 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/Q
                         net (fo=7, routed)           0.159    10.352    main_i/ProgramCounter_0/U0/InstrAddr_reg[6]
    SLICE_X6Y114         LUT5 (Prop_lut5_I2_O)        0.045    10.397 r  main_i/ProgramCounter_0/U0/InstrAddr[9]_i_1/O
                         net (fo=1, routed)           0.000    10.397    main_i/ProgramCounter_0/U0/plusOp[9]
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.280     9.912    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
                         clock pessimism              0.153    10.065    
                         clock uncertainty            0.084    10.148    
    SLICE_X6Y114         FDCE (Hold_fdce_C_D)         0.121    10.269    main_i/ProgramCounter_0/U0/InstrAddr_reg[9]
  -------------------------------------------------------------------
                         required time                        -10.269    
                         arrival time                          10.397    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.891%)  route 0.172ns (48.109%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.025ns = ( 9.975 - 10.000 ) 
    Source Clock Delay      (SCD):    0.104ns = ( 10.104 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.300    10.104    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.141    10.245 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=8, routed)           0.172    10.418    main_i/ProgramCounter_0/U0/InstrAddr_reg[0]
    SLICE_X6Y117         LUT4 (Prop_lut4_I1_O)        0.045    10.463 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_1/O
                         net (fo=1, routed)           0.000    10.463    main_i/ProgramCounter_0/U0/plusOp[3]
    SLICE_X6Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.343     9.975    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/C
                         clock pessimism              0.143    10.117    
                         clock uncertainty            0.084    10.201    
    SLICE_X6Y117         FDCE (Hold_fdce_C_D)         0.121    10.322    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]
  -------------------------------------------------------------------
                         required time                        -10.322    
                         arrival time                          10.463    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.092ns = ( 10.092 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.146ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.287    10.092    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.128    10.220 r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/Q
                         net (fo=1, routed)           0.119    10.339    main_i/Pipelining_Controller_0/U0/execution_forward[0]
    SLICE_X6Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X6Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]/C
                         clock pessimism              0.146    10.105    
                         clock uncertainty            0.084    10.188    
    SLICE_X6Y115         FDCE (Hold_fdce_C_D)         0.006    10.194    main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.194    
                         arrival time                          10.339    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 fall@10.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.139%)  route 0.127ns (37.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.025ns = ( 9.975 - 10.000 ) 
    Source Clock Delay      (SCD):    0.104ns = ( 10.104 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.300    10.104    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDCE (Prop_fdce_C_Q)         0.164    10.268 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=7, routed)           0.127    10.396    main_i/ProgramCounter_0/U0/InstrAddr_reg[1]
    SLICE_X7Y117         LUT5 (Prop_lut5_I2_O)        0.045    10.441 r  main_i/ProgramCounter_0/U0/InstrAddr[4]_i_1/O
                         net (fo=1, routed)           0.000    10.441    main_i/ProgramCounter_0/U0/plusOp[4]
    SLICE_X7Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.343     9.975    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
                         clock pessimism              0.143    10.117    
                         clock uncertainty            0.084    10.201    
    SLICE_X7Y117         FDCE (Hold_fdce_C_D)         0.091    10.292    main_i/ProgramCounter_0/U0/InstrAddr_reg[4]
  -------------------------------------------------------------------
                         required time                        -10.292    
                         arrival time                          10.441    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 main_i/Debugger_0/U0/tx_data_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.880%)  route 0.187ns (50.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.049ns
    Source Clock Delay      (SCD):    0.184ns
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.906    -0.241    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045    -0.196 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.380     0.184    main_i/Debugger_0/U0/clk
    SLICE_X4Y117         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.141     0.325 r  main_i/Debugger_0/U0/tx_data_buffer_reg[13]/Q
                         net (fo=1, routed)           0.187     0.512    main_i/Debugger_0/U0/in11[5]
    SLICE_X4Y116         LUT5 (Prop_lut5_I2_O)        0.045     0.557 r  main_i/Debugger_0/U0/Debugger_LUT5_23/O
                         net (fo=1, routed)           0.000     0.557    main_i/Debugger_0/U0/tx_data[5]_i_1_n_0
    SLICE_X4Y116         FDRE                                         r  main_i/Debugger_0/U0/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.230    -0.425    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056    -0.369 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.419     0.049    main_i/Debugger_0/U0/clk
    SLICE_X4Y116         FDRE                                         r  main_i/Debugger_0/U0/tx_data_reg[5]/C
                         clock pessimism              0.173     0.222    
                         clock uncertainty            0.084     0.306    
    SLICE_X4Y116         FDRE (Hold_fdre_C_D)         0.092     0.398    main_i/Debugger_0/U0/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                           0.557    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 main_i/RX_UART_0/U0/data_output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Debugger_0/U0/rx_instruction_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.829%)  route 0.178ns (58.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.130ns
    Source Clock Delay      (SCD):    0.259ns
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.906    -0.241    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045    -0.196 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.455     0.259    main_i/RX_UART_0/U0/clk
    SLICE_X3Y119         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.128     0.387 r  main_i/RX_UART_0/U0/data_output_reg[5]/Q
                         net (fo=1, routed)           0.178     0.565    main_i/Debugger_0/U0/rx_data[5]
    SLICE_X4Y118         FDRE                                         r  main_i/Debugger_0/U0/rx_instruction_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.230    -0.425    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056    -0.369 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.499     0.130    main_i/Debugger_0/U0/clk
    SLICE_X4Y118         FDRE                                         r  main_i/Debugger_0/U0/rx_instruction_buffer_reg[5]/C
                         clock pessimism              0.173     0.303    
                         clock uncertainty            0.084     0.386    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.018     0.404    main_i/Debugger_0/U0/rx_instruction_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.404    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz_main_clk_wiz_0_0
  To Clock:  clk100mhz_main_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.684ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        1.954ns  (logic 0.704ns (36.030%)  route 1.250ns (63.970%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.033ns = ( 19.967 - 20.000 ) 
    Source Clock Delay      (SCD):    0.809ns = ( 10.809 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.670    10.809    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.456    11.265 r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/Q
                         net (fo=2, routed)           0.798    12.063    main_i/Debugger_0/U0/pipeline_instruction_forwarding_config[0]
    SLICE_X5Y114         LUT3 (Prop_lut3_I0_O)        0.124    12.187 r  main_i/Debugger_0/U0/Debugger_LUT3/O
                         net (fo=1, routed)           0.451    12.639    main_i/Debugger_0/U0/Debugger_net_9
    SLICE_X6Y116         LUT6 (Prop_lut6_I5_O)        0.124    12.763 r  main_i/Debugger_0/U0/Debugger_LUT6_6/O
                         net (fo=1, routed)           0.000    12.763    main_i/Debugger_0/U0/tx_data_buffer[0]_i_1_n_0
    SLICE_X6Y116         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.600    19.967    main_i/Debugger_0/U0/clk
    SLICE_X6Y116         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[0]/C
                         clock pessimism              0.485    20.451    
                         clock uncertainty           -0.084    20.368    
    SLICE_X6Y116         FDRE (Setup_fdre_C_D)        0.079    20.447    main_i/Debugger_0/U0/tx_data_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         20.447    
                         arrival time                         -12.763    
  -------------------------------------------------------------------
                         slack                                  7.684    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        2.004ns  (logic 0.937ns (46.765%)  route 1.067ns (53.235%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.087ns = ( 20.087 - 20.000 ) 
    Source Clock Delay      (SCD):    0.809ns = ( 10.809 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.670    10.809    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.456    11.265 r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/Q
                         net (fo=2, routed)           0.798    12.063    main_i/Debugger_0/U0/pipeline_instruction_forwarding_config[1]
    SLICE_X5Y114         LUT3 (Prop_lut3_I0_O)        0.154    12.217 r  main_i/Debugger_0/U0/Debugger_LUT3_1/O
                         net (fo=1, routed)           0.268    12.486    main_i/Debugger_0/U0/Debugger_net_11
    SLICE_X5Y114         LUT6 (Prop_lut6_I5_O)        0.327    12.813 r  main_i/Debugger_0/U0/Debugger_LUT6_9/O
                         net (fo=1, routed)           0.000    12.813    main_i/Debugger_0/U0/tx_data_buffer[2]_i_1_n_0
    SLICE_X5Y114         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.720    20.087    main_i/Debugger_0/U0/clk
    SLICE_X5Y114         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[2]/C
                         clock pessimism              0.485    20.571    
                         clock uncertainty           -0.084    20.488    
    SLICE_X5Y114         FDRE (Setup_fdre_C_D)        0.031    20.519    main_i/Debugger_0/U0/tx_data_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         20.519    
                         arrival time                         -12.813    
  -------------------------------------------------------------------
                         slack                                  7.706    

Slack (MET) :             8.020ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        1.412ns  (logic 0.456ns (32.305%)  route 0.956ns (67.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.033ns = ( 19.967 - 20.000 ) 
    Source Clock Delay      (SCD):    0.855ns = ( 10.855 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.716    10.855    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.456    11.311 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/Q
                         net (fo=4, routed)           0.956    12.266    main_i/ProgramCounter_0/U0/InstrAddr_reg[4]
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.600    19.967    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[4]/C
                         clock pessimism              0.485    20.451    
                         clock uncertainty           -0.084    20.368    
    SLICE_X7Y116         FDRE (Setup_fdre_C_D)       -0.081    20.287    main_i/ProgramCounter_0/U0/program_counter_register_reg[4]
  -------------------------------------------------------------------
                         required time                         20.287    
                         arrival time                         -12.266    
  -------------------------------------------------------------------
                         slack                                  8.020    

Slack (MET) :             8.156ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        1.290ns  (logic 0.456ns (35.356%)  route 0.834ns (64.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.033ns = ( 19.967 - 20.000 ) 
    Source Clock Delay      (SCD):    0.855ns = ( 10.855 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.716    10.855    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.456    11.311 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=8, routed)           0.834    12.144    main_i/ProgramCounter_0/U0/InstrAddr_reg[0]
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.600    19.967    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[0]/C
                         clock pessimism              0.485    20.451    
                         clock uncertainty           -0.084    20.368    
    SLICE_X7Y116         FDRE (Setup_fdre_C_D)       -0.067    20.301    main_i/ProgramCounter_0/U0/program_counter_register_reg[0]
  -------------------------------------------------------------------
                         required time                         20.301    
                         arrival time                         -12.144    
  -------------------------------------------------------------------
                         slack                                  8.156    

Slack (MET) :             8.330ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        1.196ns  (logic 0.518ns (43.308%)  route 0.678ns (56.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.038ns = ( 20.038 - 20.000 ) 
    Source Clock Delay      (SCD):    0.855ns = ( 10.855 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.716    10.855    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDCE (Prop_fdce_C_Q)         0.518    11.373 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/Q
                         net (fo=6, routed)           0.678    12.051    main_i/ProgramCounter_0/U0/InstrAddr_reg[2]
    SLICE_X5Y115         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.671    20.038    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X5Y115         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[2]/C
                         clock pessimism              0.485    20.522    
                         clock uncertainty           -0.084    20.439    
    SLICE_X5Y115         FDRE (Setup_fdre_C_D)       -0.058    20.381    main_i/ProgramCounter_0/U0/program_counter_register_reg[2]
  -------------------------------------------------------------------
                         required time                         20.381    
                         arrival time                         -12.051    
  -------------------------------------------------------------------
                         slack                                  8.330    

Slack (MET) :             8.335ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        1.318ns  (logic 0.518ns (39.307%)  route 0.800ns (60.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.088ns = ( 20.088 - 20.000 ) 
    Source Clock Delay      (SCD):    0.809ns = ( 10.809 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.670    10.809    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDCE (Prop_fdce_C_Q)         0.518    11.327 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/Q
                         net (fo=2, routed)           0.800    12.127    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]
    SLICE_X2Y115         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.721    20.088    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X2Y115         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[15]/C
                         clock pessimism              0.485    20.573    
                         clock uncertainty           -0.084    20.489    
    SLICE_X2Y115         FDRE (Setup_fdre_C_D)       -0.028    20.461    main_i/ProgramCounter_0/U0/program_counter_register_reg[15]
  -------------------------------------------------------------------
                         required time                         20.461    
                         arrival time                         -12.127    
  -------------------------------------------------------------------
                         slack                                  8.335    

Slack (MET) :             8.352ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        1.196ns  (logic 0.518ns (43.299%)  route 0.678ns (56.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.033ns = ( 19.967 - 20.000 ) 
    Source Clock Delay      (SCD):    0.761ns = ( 10.761 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.622    10.761    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    11.279 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/Q
                         net (fo=4, routed)           0.678    11.957    main_i/ProgramCounter_0/U0/InstrAddr_reg[9]
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.600    19.967    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[9]/C
                         clock pessimism              0.485    20.451    
                         clock uncertainty           -0.084    20.368    
    SLICE_X7Y116         FDRE (Setup_fdre_C_D)       -0.058    20.310    main_i/ProgramCounter_0/U0/program_counter_register_reg[9]
  -------------------------------------------------------------------
                         required time                         20.310    
                         arrival time                         -11.957    
  -------------------------------------------------------------------
                         slack                                  8.352    

Slack (MET) :             8.369ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        1.329ns  (logic 0.518ns (38.973%)  route 0.811ns (61.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.088ns = ( 20.088 - 20.000 ) 
    Source Clock Delay      (SCD):    0.761ns = ( 10.761 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.622    10.761    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    11.279 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/Q
                         net (fo=3, routed)           0.811    12.090    main_i/ProgramCounter_0/U0/InstrAddr_reg[10]
    SLICE_X2Y115         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.721    20.088    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X2Y115         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[10]/C
                         clock pessimism              0.485    20.573    
                         clock uncertainty           -0.084    20.489    
    SLICE_X2Y115         FDRE (Setup_fdre_C_D)       -0.030    20.459    main_i/ProgramCounter_0/U0/program_counter_register_reg[10]
  -------------------------------------------------------------------
                         required time                         20.459    
                         arrival time                         -12.090    
  -------------------------------------------------------------------
                         slack                                  8.369    

Slack (MET) :             8.405ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.536%)  route 0.591ns (56.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.033ns = ( 19.967 - 20.000 ) 
    Source Clock Delay      (SCD):    0.855ns = ( 10.855 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.716    10.855    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.456    11.311 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/Q
                         net (fo=3, routed)           0.591    11.902    main_i/ProgramCounter_0/U0/InstrAddr_reg[5]
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.600    19.967    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X7Y116         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[5]/C
                         clock pessimism              0.485    20.451    
                         clock uncertainty           -0.084    20.368    
    SLICE_X7Y116         FDRE (Setup_fdre_C_D)       -0.061    20.307    main_i/ProgramCounter_0/U0/program_counter_register_reg[5]
  -------------------------------------------------------------------
                         required time                         20.307    
                         arrival time                         -11.902    
  -------------------------------------------------------------------
                         slack                                  8.405    

Slack (MET) :             8.416ns  (required time - arrival time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/program_counter_register_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@20.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        1.085ns  (logic 0.518ns (47.748%)  route 0.567ns (52.252%))
  Logic Levels:           0  
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.058ns = ( 19.942 - 20.000 ) 
    Source Clock Delay      (SCD):    0.761ns = ( 10.761 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     5.776 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.437    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.533 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.482    10.015    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.139 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.622    10.761    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    11.279 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/Q
                         net (fo=5, routed)           0.567    11.846    main_i/ProgramCounter_0/U0/InstrAddr_reg[8]
    SLICE_X3Y114         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    20.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.219    19.267    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100    19.367 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.575    19.942    main_i/ProgramCounter_0/U0/InstrLoad_CLK
    SLICE_X3Y114         FDRE                                         r  main_i/ProgramCounter_0/U0/program_counter_register_reg[8]/C
                         clock pessimism              0.485    20.427    
                         clock uncertainty           -0.084    20.343    
    SLICE_X3Y114         FDRE (Setup_fdre_C_D)       -0.081    20.262    main_i/ProgramCounter_0/U0/program_counter_register_reg[8]
  -------------------------------------------------------------------
                         required time                         20.262    
                         arrival time                         -11.846    
  -------------------------------------------------------------------
                         slack                                  8.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/rf_forward_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.092ns = ( 10.092 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.133ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.287    10.092    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.141    10.233 r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[0]/Q
                         net (fo=1, routed)           0.113    10.346    main_i/Pipelining_Controller_0/U0/rf_forward[0]
    SLICE_X7Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/C
                         clock pessimism              0.133    10.092    
                         clock uncertainty            0.084    10.175    
    SLICE_X7Y115         FDCE (Hold_fdce_C_D)         0.075    10.250    main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.250    
                         arrival time                          10.346    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.412%)  route 0.144ns (43.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.092ns = ( 10.092 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.146ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.287    10.092    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.141    10.233 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/Q
                         net (fo=6, routed)           0.144    10.376    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
    SLICE_X6Y115         LUT6 (Prop_lut6_I1_O)        0.045    10.421 r  main_i/ProgramCounter_0/U0/InstrAddr[15]_i_1/O
                         net (fo=1, routed)           0.000    10.421    main_i/ProgramCounter_0/U0/plusOp[15]
    SLICE_X6Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C
                         clock pessimism              0.146    10.105    
                         clock uncertainty            0.084    10.188    
    SLICE_X6Y115         FDCE (Hold_fdce_C_D)         0.120    10.308    main_i/ProgramCounter_0/U0/InstrAddr_reg[15]
  -------------------------------------------------------------------
                         required time                        -10.308    
                         arrival time                          10.421    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.736%)  route 0.148ns (44.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.092ns = ( 10.092 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.146ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.287    10.092    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.141    10.233 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/Q
                         net (fo=6, routed)           0.148    10.380    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
    SLICE_X6Y115         LUT3 (Prop_lut3_I1_O)        0.045    10.425 r  main_i/ProgramCounter_0/U0/InstrAddr[12]_i_1/O
                         net (fo=1, routed)           0.000    10.425    main_i/ProgramCounter_0/U0/plusOp[12]
    SLICE_X6Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
                         clock pessimism              0.146    10.105    
                         clock uncertainty            0.084    10.188    
    SLICE_X6Y115         FDCE (Hold_fdce_C_D)         0.121    10.309    main_i/ProgramCounter_0/U0/InstrAddr_reg[12]
  -------------------------------------------------------------------
                         required time                        -10.309    
                         arrival time                          10.425    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.584%)  route 0.155ns (45.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.088ns = ( 9.912 - 10.000 ) 
    Source Clock Delay      (SCD):    0.052ns = ( 10.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.247    10.052    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.141    10.193 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/Q
                         net (fo=7, routed)           0.155    10.348    main_i/ProgramCounter_0/U0/InstrAddr_reg[6]
    SLICE_X6Y114         LUT4 (Prop_lut4_I0_O)        0.045    10.393 r  main_i/ProgramCounter_0/U0/InstrAddr[8]_i_1/O
                         net (fo=1, routed)           0.000    10.393    main_i/ProgramCounter_0/U0/plusOp[8]
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.280     9.912    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                         clock pessimism              0.153    10.065    
                         clock uncertainty            0.084    10.148    
    SLICE_X6Y114         FDCE (Hold_fdce_C_D)         0.120    10.268    main_i/ProgramCounter_0/U0/InstrAddr_reg[8]
  -------------------------------------------------------------------
                         required time                        -10.268    
                         arrival time                          10.393    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.951%)  route 0.159ns (46.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.088ns = ( 9.912 - 10.000 ) 
    Source Clock Delay      (SCD):    0.052ns = ( 10.052 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.247    10.052    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDCE (Prop_fdce_C_Q)         0.141    10.193 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/Q
                         net (fo=7, routed)           0.159    10.352    main_i/ProgramCounter_0/U0/InstrAddr_reg[6]
    SLICE_X6Y114         LUT5 (Prop_lut5_I2_O)        0.045    10.397 r  main_i/ProgramCounter_0/U0/InstrAddr[9]_i_1/O
                         net (fo=1, routed)           0.000    10.397    main_i/ProgramCounter_0/U0/plusOp[9]
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.280     9.912    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
                         clock pessimism              0.153    10.065    
                         clock uncertainty            0.084    10.148    
    SLICE_X6Y114         FDCE (Hold_fdce_C_D)         0.121    10.269    main_i/ProgramCounter_0/U0/InstrAddr_reg[9]
  -------------------------------------------------------------------
                         required time                        -10.269    
                         arrival time                          10.397    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.891%)  route 0.172ns (48.109%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.025ns = ( 9.975 - 10.000 ) 
    Source Clock Delay      (SCD):    0.104ns = ( 10.104 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.300    10.104    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.141    10.245 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/Q
                         net (fo=8, routed)           0.172    10.418    main_i/ProgramCounter_0/U0/InstrAddr_reg[0]
    SLICE_X6Y117         LUT4 (Prop_lut4_I1_O)        0.045    10.463 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_1/O
                         net (fo=1, routed)           0.000    10.463    main_i/ProgramCounter_0/U0/plusOp[3]
    SLICE_X6Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.343     9.975    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/C
                         clock pessimism              0.143    10.117    
                         clock uncertainty            0.084    10.201    
    SLICE_X6Y117         FDCE (Hold_fdce_C_D)         0.121    10.322    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]
  -------------------------------------------------------------------
                         required time                        -10.322    
                         arrival time                          10.463    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.092ns = ( 10.092 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.146ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.287    10.092    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.128    10.220 r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/Q
                         net (fo=1, routed)           0.119    10.339    main_i/Pipelining_Controller_0/U0/execution_forward[0]
    SLICE_X6Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X6Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]/C
                         clock pessimism              0.146    10.105    
                         clock uncertainty            0.084    10.188    
    SLICE_X6Y115         FDCE (Hold_fdce_C_D)         0.006    10.194    main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.194    
                         arrival time                          10.339    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@10.000ns - clk100mhz_main_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.139%)  route 0.127ns (37.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.025ns = ( 9.975 - 10.000 ) 
    Source Clock Delay      (SCD):    0.104ns = ( 10.104 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.907     9.760    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045     9.805 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.300    10.104    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDCE (Prop_fdce_C_Q)         0.164    10.268 r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/Q
                         net (fo=7, routed)           0.127    10.396    main_i/ProgramCounter_0/U0/InstrAddr_reg[1]
    SLICE_X7Y117         LUT5 (Prop_lut5_I2_O)        0.045    10.441 r  main_i/ProgramCounter_0/U0/InstrAddr[4]_i_1/O
                         net (fo=1, routed)           0.000    10.441    main_i/ProgramCounter_0/U0/plusOp[4]
    SLICE_X7Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.343     9.975    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C
                         clock pessimism              0.143    10.117    
                         clock uncertainty            0.084    10.201    
    SLICE_X7Y117         FDCE (Hold_fdce_C_D)         0.091    10.292    main_i/ProgramCounter_0/U0/InstrAddr_reg[4]
  -------------------------------------------------------------------
                         required time                        -10.292    
                         arrival time                          10.441    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 main_i/Debugger_0/U0/tx_data_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Debugger_0/U0/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.880%)  route 0.187ns (50.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.049ns
    Source Clock Delay      (SCD):    0.184ns
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.906    -0.241    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045    -0.196 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.380     0.184    main_i/Debugger_0/U0/clk
    SLICE_X4Y117         FDRE                                         r  main_i/Debugger_0/U0/tx_data_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.141     0.325 r  main_i/Debugger_0/U0/tx_data_buffer_reg[13]/Q
                         net (fo=1, routed)           0.187     0.512    main_i/Debugger_0/U0/in11[5]
    SLICE_X4Y116         LUT5 (Prop_lut5_I2_O)        0.045     0.557 r  main_i/Debugger_0/U0/Debugger_LUT5_23/O
                         net (fo=1, routed)           0.000     0.557    main_i/Debugger_0/U0/tx_data[5]_i_1_n_0
    SLICE_X4Y116         FDRE                                         r  main_i/Debugger_0/U0/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.230    -0.425    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056    -0.369 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.419     0.049    main_i/Debugger_0/U0/clk
    SLICE_X4Y116         FDRE                                         r  main_i/Debugger_0/U0/tx_data_reg[5]/C
                         clock pessimism              0.173     0.222    
                         clock uncertainty            0.084     0.306    
    SLICE_X4Y116         FDRE (Hold_fdre_C_D)         0.092     0.398    main_i/Debugger_0/U0/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                           0.557    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 main_i/RX_UART_0/U0/data_output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_i/Debugger_0/U0/rx_instruction_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.829%)  route 0.178ns (58.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.130ns
    Source Clock Delay      (SCD):    0.259ns
    Clock Pessimism Removal (CPR):    -0.173ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.906    -0.241    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045    -0.196 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.455     0.259    main_i/RX_UART_0/U0/clk
    SLICE_X3Y119         FDRE                                         r  main_i/RX_UART_0/U0/data_output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.128     0.387 r  main_i/RX_UART_0/U0/data_output_reg[5]/Q
                         net (fo=1, routed)           0.178     0.565    main_i/Debugger_0/U0/rx_data[5]
    SLICE_X4Y118         FDRE                                         r  main_i/Debugger_0/U0/rx_instruction_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.230    -0.425    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056    -0.369 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.499     0.130    main_i/Debugger_0/U0/clk
    SLICE_X4Y118         FDRE                                         r  main_i/Debugger_0/U0/rx_instruction_buffer_reg[5]/C
                         clock pessimism              0.173     0.303    
                         clock uncertainty            0.084     0.386    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.018     0.404    main_i/Debugger_0/U0/rx_instruction_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.404    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                  0.161    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100mhz_main_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/TX_UART_0/U0/tx_data_out_reg/C
                            (rising edge-triggered cell FDSE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TX_UART_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.865ns  (logic 3.977ns (67.818%)  route 1.887ns (32.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.477     0.010    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124     0.134 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.902     1.036    main_i/TX_UART_0/U0/clk
    SLICE_X1Y116         FDSE                                         r  main_i/TX_UART_0/U0/tx_data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDSE (Prop_fdse_C_Q)         0.456     1.492 r  main_i/TX_UART_0/U0/tx_data_out_reg/Q
                         net (fo=1, routed)           1.887     3.380    TX_UART_OUT_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521     6.901 r  TX_UART_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     6.901    TX_UART_OUT
    D10                                                               r  TX_UART_OUT (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/TX_UART_0/U0/tx_data_out_reg/C
                            (rising edge-triggered cell FDSE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TX_UART_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.363ns (76.562%)  route 0.417ns (23.438%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.906    -0.241    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045    -0.196 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.431     0.235    main_i/TX_UART_0/U0/clk
    SLICE_X1Y116         FDSE                                         r  main_i/TX_UART_0/U0/tx_data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDSE (Prop_fdse_C_Q)         0.141     0.376 r  main_i/TX_UART_0/U0/tx_data_out_reg/Q
                         net (fo=1, routed)           0.417     0.793    TX_UART_OUT_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     2.016 r  TX_UART_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     2.016    TX_UART_OUT
    D10                                                               r  TX_UART_OUT (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100mhz_main_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/TX_UART_0/U0/tx_data_out_reg/C
                            (rising edge-triggered cell FDSE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TX_UART_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.865ns  (logic 3.977ns (67.818%)  route 1.887ns (32.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.477     0.010    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.124     0.134 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.902     1.036    main_i/TX_UART_0/U0/clk
    SLICE_X1Y116         FDSE                                         r  main_i/TX_UART_0/U0/tx_data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDSE (Prop_fdse_C_Q)         0.456     1.492 r  main_i/TX_UART_0/U0/tx_data_out_reg/Q
                         net (fo=1, routed)           1.887     3.380    TX_UART_OUT_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521     6.901 r  TX_UART_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     6.901    TX_UART_OUT
    D10                                                               r  TX_UART_OUT (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/TX_UART_0/U0/tx_data_out_reg/C
                            (rising edge-triggered cell FDSE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TX_UART_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.363ns (76.562%)  route 0.417ns (23.438%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.906    -0.241    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.045    -0.196 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.431     0.235    main_i/TX_UART_0/U0/clk
    SLICE_X1Y116         FDSE                                         r  main_i/TX_UART_0/U0/tx_data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDSE (Prop_fdse_C_Q)         0.141     0.376 r  main_i/TX_UART_0/U0/tx_data_out_reg/Q
                         net (fo=1, routed)           0.417     0.793    TX_UART_OUT_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     2.016 r  TX_UART_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     2.016    TX_UART_OUT
    D10                                                               r  TX_UART_OUT (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_main_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.316    main_i/clk_wiz_0/inst/clkfbout_main_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.345 f  main_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     4.158    main_i/clk_wiz_0/inst/clkfbout_buf_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clkfbout_main_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    main_i/clk_wiz_0/inst/clkfbout_buf_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_main_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.316    main_i/clk_wiz_0/inst/clkfbout_main_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.345 f  main_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     4.158    main_i/clk_wiz_0/inst/clkfbout_buf_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clkfbout_main_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    main_i/clk_wiz_0/inst/clkfbout_buf_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100mhz_main_clk_wiz_0_0

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.095ns  (logic 1.467ns (35.824%)  route 2.628ns (64.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.012ns = ( 9.988 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          2.628     4.095    main_i/ProgramCounter_0/U0/Reset
    SLICE_X7Y117         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.223     9.271    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100     9.371 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.617     9.988    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.095ns  (logic 1.467ns (35.824%)  route 2.628ns (64.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.012ns = ( 9.988 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          2.628     4.095    main_i/ProgramCounter_0/U0/Reset
    SLICE_X6Y117         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.223     9.271    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100     9.371 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.617     9.988    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.095ns  (logic 1.467ns (35.824%)  route 2.628ns (64.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.012ns = ( 9.988 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          2.628     4.095    main_i/ProgramCounter_0/U0/Reset
    SLICE_X6Y117         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.223     9.271    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100     9.371 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.617     9.988    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.095ns  (logic 1.467ns (35.824%)  route 2.628ns (64.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.012ns = ( 9.988 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          2.628     4.095    main_i/ProgramCounter_0/U0/Reset
    SLICE_X6Y117         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.223     9.271    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100     9.371 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.617     9.988    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.095ns  (logic 1.467ns (35.824%)  route 2.628ns (64.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.012ns = ( 9.988 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          2.628     4.095    main_i/ProgramCounter_0/U0/Reset
    SLICE_X7Y117         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.223     9.271    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100     9.371 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.617     9.988    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.095ns  (logic 1.467ns (35.824%)  route 2.628ns (64.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.012ns = ( 9.988 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          2.628     4.095    main_i/ProgramCounter_0/U0/Reset
    SLICE_X7Y117         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.223     9.271    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100     9.371 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.617     9.988    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.667ns  (logic 1.467ns (40.001%)  route 2.200ns (59.999%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.091ns = ( 9.909 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          2.200     3.667    main_i/ProgramCounter_0/U0/Reset
    SLICE_X6Y114         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.223     9.271    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100     9.371 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.538     9.909    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.667ns  (logic 1.467ns (40.001%)  route 2.200ns (59.999%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.091ns = ( 9.909 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          2.200     3.667    main_i/ProgramCounter_0/U0/Reset
    SLICE_X7Y114         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.223     9.271    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100     9.371 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.538     9.909    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.667ns  (logic 1.467ns (40.001%)  route 2.200ns (59.999%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.091ns = ( 9.909 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          2.200     3.667    main_i/ProgramCounter_0/U0/Reset
    SLICE_X7Y114         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.223     9.271    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100     9.371 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.538     9.909    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.667ns  (logic 1.467ns (40.001%)  route 2.200ns (59.999%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.091ns = ( 9.909 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          2.200     3.667    main_i/ProgramCounter_0/U0/Reset
    SLICE_X6Y114         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.223     9.271    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100     9.371 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.538     9.909    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RX_UART_IN
                            (input port)
  Destination:            main_i/RX_UART_0/U0/rx_data_in_buf_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.306ns (47.570%)  route 0.337ns (52.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.150ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  RX_UART_IN (IN)
                         net (fo=0)                   0.000     0.000    RX_UART_IN
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  RX_UART_IN_IBUF_inst/O
                         net (fo=1, routed)           0.337     0.643    main_i/RX_UART_0/U0/rx_serial_input
    SLICE_X2Y120         FDRE                                         r  main_i/RX_UART_0/U0/rx_data_in_buf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.230    -0.425    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056    -0.369 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.519     0.150    main_i/RX_UART_0/U0/clk
    SLICE_X2Y120         FDRE                                         r  main_i/RX_UART_0/U0/rx_data_in_buf_reg/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/CLR
                            (removal check against rising-edge clock clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.235ns (22.816%)  route 0.794ns (77.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          0.794     1.029    main_i/Pipelining_Controller_0/U0/Reset
    SLICE_X7Y115         FDCE                                         f  main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/CLR
                            (removal check against rising-edge clock clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.235ns (22.816%)  route 0.794ns (77.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          0.794     1.029    main_i/Pipelining_Controller_0/U0/Reset
    SLICE_X7Y115         FDCE                                         f  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Controller_0/U0/rf_forward_reg[0]/CLR
                            (removal check against rising-edge clock clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.235ns (22.816%)  route 0.794ns (77.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          0.794     1.029    main_i/Pipelining_Controller_0/U0/Reset
    SLICE_X7Y115         FDCE                                         f  main_i/Pipelining_Controller_0/U0/rf_forward_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]/CLR
                            (removal check against rising-edge clock clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.235ns (22.816%)  route 0.794ns (77.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          0.794     1.029    main_i/Pipelining_Controller_0/U0/Reset
    SLICE_X6Y115         FDCE                                         f  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X6Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/CLR
                            (removal check against rising-edge clock clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.235ns (22.816%)  route 0.794ns (77.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          0.794     1.029    main_i/ProgramCounter_0/U0/Reset
    SLICE_X7Y115         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/CLR
                            (removal check against rising-edge clock clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.235ns (22.816%)  route 0.794ns (77.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          0.794     1.029    main_i/ProgramCounter_0/U0/Reset
    SLICE_X6Y115         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/CLR
                            (removal check against rising-edge clock clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.235ns (22.816%)  route 0.794ns (77.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          0.794     1.029    main_i/ProgramCounter_0/U0/Reset
    SLICE_X6Y115         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/CLR
                            (removal check against rising-edge clock clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.235ns (22.816%)  route 0.794ns (77.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          0.794     1.029    main_i/ProgramCounter_0/U0/Reset
    SLICE_X6Y115         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/CLR
                            (removal check against rising-edge clock clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.235ns (22.816%)  route 0.794ns (77.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          0.794     1.029    main_i/ProgramCounter_0/U0/Reset
    SLICE_X6Y115         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100mhz_main_clk_wiz_0_0_1

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.095ns  (logic 1.467ns (35.824%)  route 2.628ns (64.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.012ns = ( 9.988 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          2.628     4.095    main_i/ProgramCounter_0/U0/Reset
    SLICE_X7Y117         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.223     9.271    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100     9.371 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.617     9.988    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.095ns  (logic 1.467ns (35.824%)  route 2.628ns (64.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.012ns = ( 9.988 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          2.628     4.095    main_i/ProgramCounter_0/U0/Reset
    SLICE_X6Y117         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.223     9.271    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100     9.371 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.617     9.988    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.095ns  (logic 1.467ns (35.824%)  route 2.628ns (64.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.012ns = ( 9.988 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          2.628     4.095    main_i/ProgramCounter_0/U0/Reset
    SLICE_X6Y117         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.223     9.271    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100     9.371 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.617     9.988    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.095ns  (logic 1.467ns (35.824%)  route 2.628ns (64.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.012ns = ( 9.988 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          2.628     4.095    main_i/ProgramCounter_0/U0/Reset
    SLICE_X6Y117         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.223     9.271    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100     9.371 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.617     9.988    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.095ns  (logic 1.467ns (35.824%)  route 2.628ns (64.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.012ns = ( 9.988 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          2.628     4.095    main_i/ProgramCounter_0/U0/Reset
    SLICE_X7Y117         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.223     9.271    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100     9.371 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.617     9.988    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[4]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.095ns  (logic 1.467ns (35.824%)  route 2.628ns (64.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.012ns = ( 9.988 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          2.628     4.095    main_i/ProgramCounter_0/U0/Reset
    SLICE_X7Y117         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.223     9.271    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100     9.371 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.617     9.988    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y117         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[5]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.667ns  (logic 1.467ns (40.001%)  route 2.200ns (59.999%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.091ns = ( 9.909 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          2.200     3.667    main_i/ProgramCounter_0/U0/Reset
    SLICE_X6Y114         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.223     9.271    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100     9.371 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.538     9.909    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.667ns  (logic 1.467ns (40.001%)  route 2.200ns (59.999%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.091ns = ( 9.909 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          2.200     3.667    main_i/ProgramCounter_0/U0/Reset
    SLICE_X7Y114         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.223     9.271    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100     9.371 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.538     9.909    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[6]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.667ns  (logic 1.467ns (40.001%)  route 2.200ns (59.999%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.091ns = ( 9.909 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          2.200     3.667    main_i/ProgramCounter_0/U0/Reset
    SLICE_X7Y114         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.223     9.271    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100     9.371 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.538     9.909    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[7]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.667ns  (logic 1.467ns (40.001%)  route 2.200ns (59.999%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.091ns = ( 9.909 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          2.200     3.667    main_i/ProgramCounter_0/U0/Reset
    SLICE_X6Y114         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.223     9.271    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.100     9.371 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.538     9.909    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y114         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RX_UART_IN
                            (input port)
  Destination:            main_i/RX_UART_0/U0/rx_data_in_buf_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.306ns (47.570%)  route 0.337ns (52.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.150ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  RX_UART_IN (IN)
                         net (fo=0)                   0.000     0.000    RX_UART_IN
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  RX_UART_IN_IBUF_inst/O
                         net (fo=1, routed)           0.337     0.643    main_i/RX_UART_0/U0/rx_serial_input
    SLICE_X2Y120         FDRE                                         r  main_i/RX_UART_0/U0/rx_data_in_buf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.230    -0.425    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056    -0.369 r  main_i/clockcontroller_0/debug_clk_INST_0/O
                         net (fo=119, routed)         0.519     0.150    main_i/RX_UART_0/U0/clk
    SLICE_X2Y120         FDRE                                         r  main_i/RX_UART_0/U0/rx_data_in_buf_reg/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/CLR
                            (removal check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.235ns (22.816%)  route 0.794ns (77.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          0.794     1.029    main_i/Pipelining_Controller_0/U0/Reset
    SLICE_X7Y115         FDCE                                         f  main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/CLR
                            (removal check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.235ns (22.816%)  route 0.794ns (77.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          0.794     1.029    main_i/Pipelining_Controller_0/U0/Reset
    SLICE_X7Y115         FDCE                                         f  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/output_forward_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Controller_0/U0/rf_forward_reg[0]/CLR
                            (removal check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.235ns (22.816%)  route 0.794ns (77.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          0.794     1.029    main_i/Pipelining_Controller_0/U0/Reset
    SLICE_X7Y115         FDCE                                         f  main_i/Pipelining_Controller_0/U0/rf_forward_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_forward_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]/CLR
                            (removal check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.235ns (22.816%)  route 0.794ns (77.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          0.794     1.029    main_i/Pipelining_Controller_0/U0/Reset
    SLICE_X6Y115         FDCE                                         f  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X6Y115         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/CLR
                            (removal check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.235ns (22.816%)  route 0.794ns (77.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          0.794     1.029    main_i/ProgramCounter_0/U0/Reset
    SLICE_X7Y115         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X7Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/CLR
                            (removal check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.235ns (22.816%)  route 0.794ns (77.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          0.794     1.029    main_i/ProgramCounter_0/U0/Reset
    SLICE_X6Y115         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/CLR
                            (removal check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.235ns (22.816%)  route 0.794ns (77.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          0.794     1.029    main_i/ProgramCounter_0/U0/Reset
    SLICE_X6Y115         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/CLR
                            (removal check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.235ns (22.816%)  route 0.794ns (77.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          0.794     1.029    main_i/ProgramCounter_0/U0/Reset
    SLICE_X6Y115         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[14]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/CLR
                            (removal check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.235ns (22.816%)  route 0.794ns (77.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.041ns = ( 9.959 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          0.794     1.029    main_i/ProgramCounter_0/U0/Reset
    SLICE_X6Y115         FDCE                                         f  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     7.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     8.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.231     9.576    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X7Y114         LUT2 (Prop_lut2_I1_O)        0.056     9.632 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=20, routed)          0.327     9.959    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X6Y115         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[15]/C





