// Seed: 1269274888
module module_0 ();
  assign id_1 = 1;
  logic [7:0] id_2;
  always id_1 <= id_2[1'h0 : 1] <-> 1;
  module_2();
endmodule
module module_1;
  module_0();
endmodule
module module_2;
  always_latch wait (id_1) if (id_1) $display(id_1, id_1, id_1);
  assign id_1 = 1;
  module_3(
      id_1, id_1
  );
endmodule
module module_3 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
endmodule
module module_4 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
  wire id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  module_3(
      id_6, id_12
  );
endmodule
