Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Feb 26 08:44:38 2024
| Host         : LaptopMateo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_Contador_timing_summary_routed.rpt -pb TOP_Contador_timing_summary_routed.pb -rpx TOP_Contador_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_Contador
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: B1/x_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.202        0.000                      0                   61        0.262        0.000                      0                   61        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.202        0.000                      0                   61        0.262        0.000                      0                   61        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 B1/aux_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/aux_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.704ns (21.292%)  route 2.602ns (78.708%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_T (IN)
                         net (fo=0)                   0.000     0.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.626     5.147    B1/x_reg_0
    SLICE_X0Y19          FDRE                                         r  B1/aux_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  B1/aux_reg[20]/Q
                         net (fo=2, routed)           1.138     6.742    B1/aux[20]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     6.866 r  B1/aux[29]_i_3/O
                         net (fo=2, routed)           0.663     7.528    B1/aux[29]_i_3_n_0
    SLICE_X1Y18          LUT5 (Prop_lut5_I1_O)        0.124     7.652 r  B1/aux[29]_i_1/O
                         net (fo=30, routed)          0.801     8.454    B1/x
    SLICE_X0Y22          FDRE                                         r  B1/aux_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_T (IN)
                         net (fo=0)                   0.000    10.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.505    14.846    B1/x_reg_0
    SLICE_X0Y22          FDRE                                         r  B1/aux_reg[29]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.429    14.656    B1/aux_reg[29]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 B1/aux_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/aux_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.704ns (22.207%)  route 2.466ns (77.793%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_T (IN)
                         net (fo=0)                   0.000     0.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.626     5.147    B1/x_reg_0
    SLICE_X0Y19          FDRE                                         r  B1/aux_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  B1/aux_reg[20]/Q
                         net (fo=2, routed)           1.138     6.742    B1/aux[20]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     6.866 r  B1/aux[29]_i_3/O
                         net (fo=2, routed)           0.663     7.528    B1/aux[29]_i_3_n_0
    SLICE_X1Y18          LUT5 (Prop_lut5_I1_O)        0.124     7.652 r  B1/aux[29]_i_1/O
                         net (fo=30, routed)          0.665     8.317    B1/x
    SLICE_X0Y18          FDRE                                         r  B1/aux_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_T (IN)
                         net (fo=0)                   0.000    10.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509    14.850    B1/x_reg_0
    SLICE_X0Y18          FDRE                                         r  B1/aux_reg[13]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_R)       -0.429    14.660    B1/aux_reg[13]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 B1/aux_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/aux_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.704ns (22.207%)  route 2.466ns (77.793%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_T (IN)
                         net (fo=0)                   0.000     0.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.626     5.147    B1/x_reg_0
    SLICE_X0Y19          FDRE                                         r  B1/aux_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  B1/aux_reg[20]/Q
                         net (fo=2, routed)           1.138     6.742    B1/aux[20]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     6.866 r  B1/aux[29]_i_3/O
                         net (fo=2, routed)           0.663     7.528    B1/aux[29]_i_3_n_0
    SLICE_X1Y18          LUT5 (Prop_lut5_I1_O)        0.124     7.652 r  B1/aux[29]_i_1/O
                         net (fo=30, routed)          0.665     8.317    B1/x
    SLICE_X0Y18          FDRE                                         r  B1/aux_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_T (IN)
                         net (fo=0)                   0.000    10.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509    14.850    B1/x_reg_0
    SLICE_X0Y18          FDRE                                         r  B1/aux_reg[14]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_R)       -0.429    14.660    B1/aux_reg[14]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 B1/aux_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/aux_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.704ns (22.207%)  route 2.466ns (77.793%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_T (IN)
                         net (fo=0)                   0.000     0.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.626     5.147    B1/x_reg_0
    SLICE_X0Y19          FDRE                                         r  B1/aux_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  B1/aux_reg[20]/Q
                         net (fo=2, routed)           1.138     6.742    B1/aux[20]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     6.866 r  B1/aux[29]_i_3/O
                         net (fo=2, routed)           0.663     7.528    B1/aux[29]_i_3_n_0
    SLICE_X1Y18          LUT5 (Prop_lut5_I1_O)        0.124     7.652 r  B1/aux[29]_i_1/O
                         net (fo=30, routed)          0.665     8.317    B1/x
    SLICE_X0Y18          FDRE                                         r  B1/aux_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_T (IN)
                         net (fo=0)                   0.000    10.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509    14.850    B1/x_reg_0
    SLICE_X0Y18          FDRE                                         r  B1/aux_reg[15]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_R)       -0.429    14.660    B1/aux_reg[15]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 B1/aux_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/aux_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.704ns (22.207%)  route 2.466ns (77.793%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_T (IN)
                         net (fo=0)                   0.000     0.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.626     5.147    B1/x_reg_0
    SLICE_X0Y19          FDRE                                         r  B1/aux_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  B1/aux_reg[20]/Q
                         net (fo=2, routed)           1.138     6.742    B1/aux[20]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     6.866 r  B1/aux[29]_i_3/O
                         net (fo=2, routed)           0.663     7.528    B1/aux[29]_i_3_n_0
    SLICE_X1Y18          LUT5 (Prop_lut5_I1_O)        0.124     7.652 r  B1/aux[29]_i_1/O
                         net (fo=30, routed)          0.665     8.317    B1/x
    SLICE_X0Y18          FDRE                                         r  B1/aux_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_T (IN)
                         net (fo=0)                   0.000    10.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509    14.850    B1/x_reg_0
    SLICE_X0Y18          FDRE                                         r  B1/aux_reg[16]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_R)       -0.429    14.660    B1/aux_reg[16]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 B1/aux_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/aux_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 0.704ns (22.222%)  route 2.464ns (77.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_T (IN)
                         net (fo=0)                   0.000     0.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.626     5.147    B1/x_reg_0
    SLICE_X0Y19          FDRE                                         r  B1/aux_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  B1/aux_reg[20]/Q
                         net (fo=2, routed)           1.138     6.742    B1/aux[20]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     6.866 r  B1/aux[29]_i_3/O
                         net (fo=2, routed)           0.663     7.528    B1/aux[29]_i_3_n_0
    SLICE_X1Y18          LUT5 (Prop_lut5_I1_O)        0.124     7.652 r  B1/aux[29]_i_1/O
                         net (fo=30, routed)          0.663     8.315    B1/x
    SLICE_X0Y21          FDRE                                         r  B1/aux_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_T (IN)
                         net (fo=0)                   0.000    10.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.507    14.848    B1/x_reg_0
    SLICE_X0Y21          FDRE                                         r  B1/aux_reg[25]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDRE (Setup_fdre_C_R)       -0.429    14.658    B1/aux_reg[25]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 B1/aux_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/aux_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 0.704ns (22.222%)  route 2.464ns (77.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_T (IN)
                         net (fo=0)                   0.000     0.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.626     5.147    B1/x_reg_0
    SLICE_X0Y19          FDRE                                         r  B1/aux_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  B1/aux_reg[20]/Q
                         net (fo=2, routed)           1.138     6.742    B1/aux[20]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     6.866 r  B1/aux[29]_i_3/O
                         net (fo=2, routed)           0.663     7.528    B1/aux[29]_i_3_n_0
    SLICE_X1Y18          LUT5 (Prop_lut5_I1_O)        0.124     7.652 r  B1/aux[29]_i_1/O
                         net (fo=30, routed)          0.663     8.315    B1/x
    SLICE_X0Y21          FDRE                                         r  B1/aux_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_T (IN)
                         net (fo=0)                   0.000    10.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.507    14.848    B1/x_reg_0
    SLICE_X0Y21          FDRE                                         r  B1/aux_reg[26]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDRE (Setup_fdre_C_R)       -0.429    14.658    B1/aux_reg[26]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 B1/aux_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/aux_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 0.704ns (22.222%)  route 2.464ns (77.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_T (IN)
                         net (fo=0)                   0.000     0.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.626     5.147    B1/x_reg_0
    SLICE_X0Y19          FDRE                                         r  B1/aux_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  B1/aux_reg[20]/Q
                         net (fo=2, routed)           1.138     6.742    B1/aux[20]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     6.866 r  B1/aux[29]_i_3/O
                         net (fo=2, routed)           0.663     7.528    B1/aux[29]_i_3_n_0
    SLICE_X1Y18          LUT5 (Prop_lut5_I1_O)        0.124     7.652 r  B1/aux[29]_i_1/O
                         net (fo=30, routed)          0.663     8.315    B1/x
    SLICE_X0Y21          FDRE                                         r  B1/aux_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_T (IN)
                         net (fo=0)                   0.000    10.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.507    14.848    B1/x_reg_0
    SLICE_X0Y21          FDRE                                         r  B1/aux_reg[27]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDRE (Setup_fdre_C_R)       -0.429    14.658    B1/aux_reg[27]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 B1/aux_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/aux_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 0.704ns (22.222%)  route 2.464ns (77.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_T (IN)
                         net (fo=0)                   0.000     0.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.626     5.147    B1/x_reg_0
    SLICE_X0Y19          FDRE                                         r  B1/aux_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  B1/aux_reg[20]/Q
                         net (fo=2, routed)           1.138     6.742    B1/aux[20]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     6.866 r  B1/aux[29]_i_3/O
                         net (fo=2, routed)           0.663     7.528    B1/aux[29]_i_3_n_0
    SLICE_X1Y18          LUT5 (Prop_lut5_I1_O)        0.124     7.652 r  B1/aux[29]_i_1/O
                         net (fo=30, routed)          0.663     8.315    B1/x
    SLICE_X0Y21          FDRE                                         r  B1/aux_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_T (IN)
                         net (fo=0)                   0.000    10.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.507    14.848    B1/x_reg_0
    SLICE_X0Y21          FDRE                                         r  B1/aux_reg[28]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDRE (Setup_fdre_C_R)       -0.429    14.658    B1/aux_reg[28]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.346ns  (required time - arrival time)
  Source:                 B1/aux_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/aux_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.704ns (22.206%)  route 2.466ns (77.794%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_T (IN)
                         net (fo=0)                   0.000     0.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.626     5.147    B1/x_reg_0
    SLICE_X0Y19          FDRE                                         r  B1/aux_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  B1/aux_reg[20]/Q
                         net (fo=2, routed)           1.138     6.742    B1/aux[20]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.124     6.866 r  B1/aux[29]_i_3/O
                         net (fo=2, routed)           0.663     7.528    B1/aux[29]_i_3_n_0
    SLICE_X1Y18          LUT5 (Prop_lut5_I1_O)        0.124     7.652 r  B1/aux[29]_i_1/O
                         net (fo=30, routed)          0.665     8.318    B1/x
    SLICE_X0Y15          FDRE                                         r  B1/aux_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  I_T (IN)
                         net (fo=0)                   0.000    10.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.513    14.854    B1/x_reg_0
    SLICE_X0Y15          FDRE                                         r  B1/aux_reg[1]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y15          FDRE (Setup_fdre_C_R)       -0.429    14.664    B1/aux_reg[1]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  6.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 B1/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_T (IN)
                         net (fo=0)                   0.000     0.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.474    B1/x_reg_0
    SLICE_X1Y15          FDRE                                         r  B1/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  B1/aux_reg[0]/Q
                         net (fo=3, routed)           0.167     1.782    B1/aux[0]
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  B1/aux[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    B1/p_1_in[0]
    SLICE_X1Y15          FDRE                                         r  B1/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_T (IN)
                         net (fo=0)                   0.000     0.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.860     1.987    B1/x_reg_0
    SLICE_X1Y15          FDRE                                         r  B1/aux_reg[0]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.091     1.565    B1/aux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 B1/x_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/x_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_T (IN)
                         net (fo=0)                   0.000     0.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.588     1.471    B1/x_reg_0
    SLICE_X1Y18          FDRE                                         r  B1/x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  B1/x_reg/Q
                         net (fo=5, routed)           0.168     1.780    B1/CLK
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.045     1.825 r  B1/x_i_1/O
                         net (fo=1, routed)           0.000     1.825    B1/x_i_1_n_0
    SLICE_X1Y18          FDRE                                         r  B1/x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_T (IN)
                         net (fo=0)                   0.000     0.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.857     1.984    B1/x_reg_0
    SLICE_X1Y18          FDRE                                         r  B1/x_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.091     1.562    B1/x_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 B1/aux_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/aux_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_T (IN)
                         net (fo=0)                   0.000     0.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.588     1.471    B1/x_reg_0
    SLICE_X0Y18          FDRE                                         r  B1/aux_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  B1/aux_reg[15]/Q
                         net (fo=2, routed)           0.133     1.745    B1/aux[15]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  B1/aux0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.856    B1/p_1_in[15]
    SLICE_X0Y18          FDRE                                         r  B1/aux_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_T (IN)
                         net (fo=0)                   0.000     0.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.857     1.984    B1/x_reg_0
    SLICE_X0Y18          FDRE                                         r  B1/aux_reg[15]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.105     1.576    B1/aux_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 B1/aux_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/aux_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_T (IN)
                         net (fo=0)                   0.000     0.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.587     1.470    B1/x_reg_0
    SLICE_X0Y19          FDRE                                         r  B1/aux_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  B1/aux_reg[19]/Q
                         net (fo=2, routed)           0.133     1.744    B1/aux[19]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.855 r  B1/aux0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.855    B1/p_1_in[19]
    SLICE_X0Y19          FDRE                                         r  B1/aux_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_T (IN)
                         net (fo=0)                   0.000     0.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.856     1.983    B1/x_reg_0
    SLICE_X0Y19          FDRE                                         r  B1/aux_reg[19]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.105     1.575    B1/aux_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 B1/aux_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/aux_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_T (IN)
                         net (fo=0)                   0.000     0.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.585     1.468    B1/x_reg_0
    SLICE_X0Y21          FDRE                                         r  B1/aux_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  B1/aux_reg[27]/Q
                         net (fo=2, routed)           0.133     1.742    B1/aux[27]
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  B1/aux0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.853    B1/p_1_in[27]
    SLICE_X0Y21          FDRE                                         r  B1/aux_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_T (IN)
                         net (fo=0)                   0.000     0.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.854     1.981    B1/x_reg_0
    SLICE_X0Y21          FDRE                                         r  B1/aux_reg[27]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    B1/aux_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 B1/aux_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/aux_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_T (IN)
                         net (fo=0)                   0.000     0.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.589     1.472    B1/x_reg_0
    SLICE_X0Y17          FDRE                                         r  B1/aux_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  B1/aux_reg[11]/Q
                         net (fo=2, routed)           0.133     1.746    B1/aux[11]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  B1/aux0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.857    B1/p_1_in[11]
    SLICE_X0Y17          FDRE                                         r  B1/aux_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_T (IN)
                         net (fo=0)                   0.000     0.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.858     1.985    B1/x_reg_0
    SLICE_X0Y17          FDRE                                         r  B1/aux_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    B1/aux_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 B1/aux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/aux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_T (IN)
                         net (fo=0)                   0.000     0.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.474    B1/x_reg_0
    SLICE_X0Y15          FDRE                                         r  B1/aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  B1/aux_reg[3]/Q
                         net (fo=2, routed)           0.133     1.748    B1/aux[3]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  B1/aux0_carry/O[2]
                         net (fo=1, routed)           0.000     1.859    B1/p_1_in[3]
    SLICE_X0Y15          FDRE                                         r  B1/aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_T (IN)
                         net (fo=0)                   0.000     0.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.860     1.987    B1/x_reg_0
    SLICE_X0Y15          FDRE                                         r  B1/aux_reg[3]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.105     1.579    B1/aux_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 B1/aux_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/aux_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_T (IN)
                         net (fo=0)                   0.000     0.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.590     1.473    B1/x_reg_0
    SLICE_X0Y16          FDRE                                         r  B1/aux_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  B1/aux_reg[7]/Q
                         net (fo=2, routed)           0.134     1.748    B1/aux[7]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  B1/aux0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.859    B1/p_1_in[7]
    SLICE_X0Y16          FDRE                                         r  B1/aux_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_T (IN)
                         net (fo=0)                   0.000     0.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.859     1.986    B1/x_reg_0
    SLICE_X0Y16          FDRE                                         r  B1/aux_reg[7]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    B1/aux_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 B1/aux_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/aux_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_T (IN)
                         net (fo=0)                   0.000     0.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.586     1.469    B1/x_reg_0
    SLICE_X0Y20          FDRE                                         r  B1/aux_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  B1/aux_reg[23]/Q
                         net (fo=2, routed)           0.134     1.744    B1/aux[23]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.855 r  B1/aux0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.855    B1/p_1_in[23]
    SLICE_X0Y20          FDRE                                         r  B1/aux_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_T (IN)
                         net (fo=0)                   0.000     0.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.855     1.982    B1/x_reg_0
    SLICE_X0Y20          FDRE                                         r  B1/aux_reg[23]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.105     1.574    B1/aux_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 B1/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1/aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.288ns (68.388%)  route 0.133ns (31.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_T (IN)
                         net (fo=0)                   0.000     0.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.474    B1/x_reg_0
    SLICE_X1Y15          FDRE                                         r  B1/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  B1/aux_reg[0]/Q
                         net (fo=3, routed)           0.133     1.748    B1/aux[0]
    SLICE_X0Y15          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.895 r  B1/aux0_carry/O[0]
                         net (fo=1, routed)           0.000     1.895    B1/p_1_in[1]
    SLICE_X0Y15          FDRE                                         r  B1/aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  I_T (IN)
                         net (fo=0)                   0.000     0.000    I_T
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  I_T_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    I_T_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  I_T_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.860     1.987    B1/x_reg_0
    SLICE_X0Y15          FDRE                                         r  B1/aux_reg[1]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.105     1.592    B1/aux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { I_T }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  I_T_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    B1/aux_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    B1/aux_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    B1/aux_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    B1/aux_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    B1/aux_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    B1/aux_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    B1/aux_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    B1/aux_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    B1/aux_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    B1/aux_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    B1/aux_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    B1/aux_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    B1/aux_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    B1/aux_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    B1/aux_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    B1/aux_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    B1/aux_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    B1/aux_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    B1/aux_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    B1/aux_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    B1/aux_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    B1/aux_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    B1/aux_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    B1/aux_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    B1/aux_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    B1/aux_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    B1/aux_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    B1/aux_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    B1/aux_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B2/cont_1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_T[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.639ns  (logic 4.124ns (62.117%)  route 2.515ns (37.883%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  B2/cont_1_reg[1]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  B2/cont_1_reg[1]/Q
                         net (fo=4, routed)           2.515     2.934    Q_T_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.705     6.639 r  Q_T_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.639    Q_T[1]
    E19                                                               r  Q_T[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/cont_1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_T[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.259ns  (logic 3.961ns (63.278%)  route 2.299ns (36.722%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  B2/cont_1_reg[0]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  B2/cont_1_reg[0]/Q
                         net (fo=5, routed)           2.299     2.755    Q_T_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.259 r  Q_T_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.259    Q_T[0]
    U16                                                               r  Q_T[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/cont_1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_T[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.789ns  (logic 4.100ns (70.823%)  route 1.689ns (29.177%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  B2/cont_1_reg[3]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  B2/cont_1_reg[3]/Q
                         net (fo=2, routed)           1.689     2.108    Q_T_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.681     5.789 r  Q_T_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.789    Q_T[3]
    V19                                                               r  Q_T[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/cont_1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_T[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.642ns  (logic 3.957ns (70.133%)  route 1.685ns (29.867%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  B2/cont_1_reg[2]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  B2/cont_1_reg[2]/Q
                         net (fo=3, routed)           1.685     2.141    Q_T_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     5.642 r  Q_T_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.642    Q_T[2]
    U19                                                               r  Q_T[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/cont_1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B2/cont_1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.680ns  (logic 0.744ns (44.282%)  route 0.936ns (55.718%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  B2/cont_1_reg[1]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  B2/cont_1_reg[1]/Q
                         net (fo=4, routed)           0.936     1.355    B2/out[1]
    SLICE_X1Y19          LUT2 (Prop_lut2_I1_O)        0.325     1.680 r  B2/cont_1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.680    B2/plusOp[1]
    SLICE_X1Y19          FDRE                                         r  B2/cont_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/cont_1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B2/cont_1_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.486ns  (logic 0.718ns (48.313%)  route 0.768ns (51.687%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  B2/cont_1_reg[1]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  B2/cont_1_reg[1]/Q
                         net (fo=4, routed)           0.768     1.187    B2/out[1]
    SLICE_X1Y19          LUT3 (Prop_lut3_I1_O)        0.299     1.486 r  B2/cont_1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.486    B2/plusOp[2]
    SLICE_X1Y19          FDRE                                         r  B2/cont_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/cont_1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B2/cont_1_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.481ns  (logic 0.713ns (48.138%)  route 0.768ns (51.862%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  B2/cont_1_reg[1]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  B2/cont_1_reg[1]/Q
                         net (fo=4, routed)           0.768     1.187    B2/out[1]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.294     1.481 r  B2/cont_1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.481    B2/plusOp[3]
    SLICE_X1Y19          FDRE                                         r  B2/cont_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/cont_1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B2/cont_1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.099ns  (logic 0.580ns (52.796%)  route 0.519ns (47.204%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  B2/cont_1_reg[0]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  B2/cont_1_reg[0]/Q
                         net (fo=5, routed)           0.519     0.975    B2/out[0]
    SLICE_X1Y19          LUT1 (Prop_lut1_I0_O)        0.124     1.099 r  B2/cont_1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.099    B2/plusOp[0]
    SLICE_X1Y19          FDRE                                         r  B2/cont_1_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B2/cont_1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B2/cont_1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.183ns (50.196%)  route 0.182ns (49.804%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  B2/cont_1_reg[0]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B2/cont_1_reg[0]/Q
                         net (fo=5, routed)           0.182     0.323    B2/out[0]
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.042     0.365 r  B2/cont_1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.365    B2/plusOp[1]
    SLICE_X1Y19          FDRE                                         r  B2/cont_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/cont_1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B2/cont_1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.602%)  route 0.182ns (49.398%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  B2/cont_1_reg[0]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  B2/cont_1_reg[0]/Q
                         net (fo=5, routed)           0.182     0.323    B2/out[0]
    SLICE_X1Y19          LUT1 (Prop_lut1_I0_O)        0.045     0.368 r  B2/cont_1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.368    B2/plusOp[0]
    SLICE_X1Y19          FDRE                                         r  B2/cont_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/cont_1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B2/cont_1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.184ns (50.058%)  route 0.184ns (49.942%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  B2/cont_1_reg[0]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B2/cont_1_reg[0]/Q
                         net (fo=5, routed)           0.184     0.325    B2/out[0]
    SLICE_X1Y19          LUT4 (Prop_lut4_I1_O)        0.043     0.368 r  B2/cont_1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.368    B2/plusOp[3]
    SLICE_X1Y19          FDRE                                         r  B2/cont_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/cont_1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B2/cont_1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.328%)  route 0.184ns (49.672%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  B2/cont_1_reg[0]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B2/cont_1_reg[0]/Q
                         net (fo=5, routed)           0.184     0.325    B2/out[0]
    SLICE_X1Y19          LUT3 (Prop_lut3_I0_O)        0.045     0.370 r  B2/cont_1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.370    B2/plusOp[2]
    SLICE_X1Y19          FDRE                                         r  B2/cont_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/cont_1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_T[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.679ns  (logic 1.343ns (79.985%)  route 0.336ns (20.015%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  B2/cont_1_reg[2]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B2/cont_1_reg[2]/Q
                         net (fo=3, routed)           0.336     0.477    Q_T_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.679 r  Q_T_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.679    Q_T[2]
    U19                                                               r  Q_T[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/cont_1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_T[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.391ns (79.575%)  route 0.357ns (20.425%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  B2/cont_1_reg[3]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  B2/cont_1_reg[3]/Q
                         net (fo=2, routed)           0.357     0.485    Q_T_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.263     1.748 r  Q_T_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.748    Q_T[3]
    V19                                                               r  Q_T[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/cont_1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_T[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.947ns  (logic 1.347ns (69.162%)  route 0.601ns (30.838%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  B2/cont_1_reg[0]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B2/cont_1_reg[0]/Q
                         net (fo=5, routed)           0.601     0.742    Q_T_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.947 r  Q_T_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.947    Q_T[0]
    U16                                                               r  Q_T[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/cont_1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_T[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.130ns  (logic 1.413ns (66.304%)  route 0.718ns (33.696%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  B2/cont_1_reg[1]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  B2/cont_1_reg[1]/Q
                         net (fo=4, routed)           0.718     0.846    Q_T_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.285     2.130 r  Q_T_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.130    Q_T[1]
    E19                                                               r  Q_T[1] (OUT)
  -------------------------------------------------------------------    -------------------





