{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port ipb_axi -pg 1 -lvl 7 -x 2770 -y 580 -defaultsOSRD
preplace port gt_o -pg 1 -lvl 7 -x 2770 -y 230 -defaultsOSRD
preplace port gt_i -pg 1 -lvl 0 -x 0 -y 230 -defaultsOSRD
preplace port gt_clk -pg 1 -lvl 0 -x 0 -y 190 -defaultsOSRD
preplace port ext_rst -pg 1 -lvl 0 -x 0 -y 1030 -defaultsOSRD
preplace port axiclk_o -pg 1 -lvl 7 -x 2770 -y 870 -defaultsOSRD
preplace port ipb_clk_o -pg 1 -lvl 7 -x 2770 -y 950 -defaultsOSRD
preplace port c2c_aresetn -pg 1 -lvl 0 -x 0 -y 730 -defaultsOSRD
preplace portBus axirstn_o -pg 1 -lvl 7 -x 2770 -y 970 -defaultsOSRD
preplace portBus irq_i -pg 1 -lvl 0 -x 0 -y 490 -defaultsOSRD
preplace portBus ipb_periph_rst_o -pg 1 -lvl 7 -x 2770 -y 1270 -defaultsOSRD
preplace portBus ipb_ic_rst_o -pg 1 -lvl 7 -x 2770 -y 1170 -defaultsOSRD
preplace portBus c2c_stat -pg 1 -lvl 7 -x 2770 -y 450 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 6 -x 2600 -y 1170 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 6 -x 2600 -y 1270 -defaultsOSRD
preplace inst and_2 -pg 1 -lvl 2 -x 850 -y 930 -defaultsOSRD
preplace inst axi_chip2chip_0 -pg 1 -lvl 4 -x 1660 -y 430 -defaultsOSRD
preplace inst axi_chip2chip_0_aurora64 -pg 1 -lvl 5 -x 2170 -y 230 -defaultsOSRD
preplace inst axi_firewall_0 -pg 1 -lvl 3 -x 1200 -y 680 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 850 -y 610 -defaultsOSRD
preplace inst rst_ps8_0 -pg 1 -lvl 5 -x 2170 -y 1050 -defaultsOSRD
preplace inst rst_ps8_1 -pg 1 -lvl 5 -x 2170 -y 1230 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 6 -x 2600 -y 430 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 4 -x 1660 -y 1210 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -x 330 -y 470 -defaultsOSRD
preplace netloc reset_1 1 0 5 NJ 1030 NJ 1030 NJ 1030 NJ 1030 NJ
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 1 4 670 360 NJ 360 1340J 620 1900
preplace netloc zynq_ultra_ps_e_0_pl_clk1 1 0 7 20 360 660 860 1020 770 1370 770 1880 870 NJ 870 NJ
preplace netloc aresetn 1 1 6 680 1000 N 1000 NJ 1000 1910 950 2420 970 NJ
preplace netloc rst_ps8_0_96M_interconnect_aresetn 1 1 5 680 330 NJ 330 1360J 630 NJ 630 2380
preplace netloc zynq_ultra_ps_e_0_pl_clk2 1 1 6 650 350 NJ 350 1320J 640 1890 940 NJ 940 2750J
preplace netloc pl_ps_irq0_0_1 1 0 1 NJ 490
preplace netloc xlconstant_0_dout 1 4 1 NJ 1210
preplace netloc rst_ps8_1_interconnect_aresetn 1 5 1 2410J 1170n
preplace netloc rst_ps8_1_peripheral_aresetn 1 5 1 NJ 1270
preplace netloc util_vector_logic_1_Res 1 6 1 NJ 1270
preplace netloc util_vector_logic_0_Res 1 6 1 NJ 1170
preplace netloc axi_chip2chip_0_aurora64_user_clk_out 1 3 3 1380 610 NJ 610 2380
preplace netloc axi_chip2chip_0_aurora64_channel_up 1 3 3 1390 590 1890J 450 2410
preplace netloc axi_chip2chip_0_aurora64_mmcm_not_locked_out 1 3 3 1400 600 1910J 470 2390
preplace netloc axi_chip2chip_0_aurora_pma_init_out 1 4 1 1900 270n
preplace netloc axi_chip2chip_0_aurora_reset_pb 1 4 1 1890 250n
preplace netloc axi_chip2chip_0_aurora64_gt_pll_lock 1 5 1 2440 130n
preplace netloc axi_chip2chip_0_aurora64_hard_err 1 5 1 2430 150n
preplace netloc axi_chip2chip_0_aurora64_lane_up 1 5 1 2420 170n
preplace netloc axi_chip2chip_0_aurora64_soft_err 1 5 1 2400 210n
preplace netloc zynq_ultra_ps_e_0_pl_clk3 1 1 4 640J 340 NJ 340 1330 280 1910J
preplace netloc axi_chip2chip_0_axi_c2c_config_error_out 1 4 2 N 460 NJ
preplace netloc axi_chip2chip_0_axi_c2c_link_status_out 1 4 2 N 480 NJ
preplace netloc axi_chip2chip_0_axi_c2c_multi_bit_error_out 1 4 2 N 500 NJ
preplace netloc axi_chip2chip_0_axi_c2c_link_error_out 1 4 2 N 520 NJ
preplace netloc c2c_rstn_o 1 2 2 1010 400 N
preplace netloc c2c_aresetn_1 1 0 2 NJ 730 640
preplace netloc xlconcat_0_dout 1 6 1 2750 430n
preplace netloc axi_interconnect_0_M03_AXI 1 2 1 1020 620n
preplace netloc axi_interconnect_0_M05_AXI 1 2 1 1000 660n
preplace netloc axi_chip2chip_0_aurora64_GT_SERIAL_TX 1 5 2 NJ 230 NJ
preplace netloc GT_SERIAL_RX_1 1 0 5 NJ 230 NJ 230 NJ 230 NJ 230 NJ
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 1 1 N 420
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM1_FPD 1 1 1 N 440
preplace netloc GT_DIFF_REFCLK_1 1 0 5 NJ 190 NJ 190 NJ 190 NJ 190 NJ
preplace netloc axi_chip2chip_0_aurora64_USER_DATA_M_AXIS_RX 1 3 3 1390 10 NJ 10 2440
preplace netloc axi_interconnect_0_M01_AXI 1 2 5 NJ 580 NJ 580 NJ 580 NJ 580 NJ
preplace netloc axi_chip2chip_0_AXIS_TX 1 4 1 1880 170n
preplace netloc axi_firewall_0_M_AXI 1 3 1 1350 340n
levelinfo -pg 1 0 330 850 1200 1660 2170 2600 2770
pagesize -pg 1 -db -bbox -sgen -140 -20 2980 1330
"
}
0
