ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_mul_mul_16s_8ns_24_4_1
ViT_act_mul_mul_8ns_16s_24_4_1
ViT_act_mac_muladd_16s_8ns_24s_25_4_1
ViT_act_mac_muladd_8ns_16s_24s_25_4_1
ViT_act_mac_muladd_8ns_16s_25s_26_4_1
ViT_act_mac_muladd_8ns_16s_26s_34_4_1
ViT_act_mac_muladd_8ns_16s_34s_34_4_1
ViT_act_mac_muladd_16s_8ns_34s_34_4_1
ViT_act_flow_control_loop_delay_pipe
ViT_act_fifo_w7_d2_S
ViT_act_fifo_w256_d2_S
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_dataflow_in_loop_ln171_for_block_y_patches31_RAM_AUTO_1R1W_memcore
ViT_act_dataflow_in_loop_ln171_for_block_y_patches31_RAM_AUTO_1R1W
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_mul_32s_16ns_48_1_1
ViT_act_mul_32s_26s_54_1_1
ViT_act_mul_32s_32s_54_1_1
ViT_act_udiv_45s_27ns_32_49_1
ViT_act_mul_32s_54s_54_1_1
ViT_act_mul_32s_16s_43_1_1
ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W_memcore
ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W
ViT_act_fifo_w32_d2_S
ViT_act_fifo_w32_d2_S
ViT_act_load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebkb
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_mul_mul_6ns_10ns_16_4_1
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_mul_22ns_21s_43_1_1
ViT_act_gelu_GELU_DELTA_TABLE_V_ROM_NP_BRAM_1R
ViT_act_mul_32s_16s_46_1_1
ViT_act_compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_0ejP
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_mul_7ns_7ns_14_1_1
ViT_act_mux_21_32_1_1
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_fifo_w64_d4_S
ViT_act_fifo_w512_d48_A
ViT_act_fifo_w512_d2_S
ViT_act_fifo_w10_d2_S
ViT_act_start_for_write_out_stream_direct_U0
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe
ViT_act_mul_32s_20ns_52_1_1
ViT_act_mux_32_32_1_1
ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W
ViT_act_flow_control_loop_pipe
ViT_act_mul_44ns_42ns_86_1_1
ViT_act_mul_50ns_48ns_98_1_1
ViT_act_mul_50ns_50ns_100_1_1
ViT_act_mac_muladd_3ns_4ns_9ns_10_4_1
ViT_act_exp_32_10_s_f_x_msb_4_h_table_V_ROM_AUTO_1R
ViT_act_exp_32_10_s_f_x_msb_4_l_table_V_ROM_AUTO_1R
ViT_act_exp_32_10_s_f_x_lsb_table_V_ROM_AUTO_1R
ViT_act_exp_32_10_s_f_x_msb_3_table_V_ROM_AUTO_1R
ViT_act_exp_32_10_s_f_x_msb_2_table_V_ROM_AUTO_1R
ViT_act_exp_32_10_s_exp_x_msb_1_table_V_ROM_AUTO_1R
ViT_act_sdiv_46ns_32s_32_50_0
ViT_act_mux_42_32_1_1
ViT_act_mul_31ns_32s_54_1_1
ViT_act_flow_control_loop_pipe
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_fifo_w64_d5_S
ViT_act_fifo_w64_d5_S
ViT_act_fifo_w256_d2_S_x
ViT_act_fifo_w256_d2_S_x
ViT_act_fifo_w512_d2_S_x
ViT_act_fifo_w128_d2_S
ViT_act_fifo_w256_d2_S_x
ViT_act_start_for_write_attn_U0
ViT_act_start_for_write_attn_softmax_info_U0
ViT_act_start_for_finalize_attn_U0
ViT_act_flow_control_loop_pipe
ViT_act_flow_control_loop_pipe
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe
ViT_act_compute_attn_matmul_v_7_acc_blocks_0_RAM_AUTO_1R1W
ViT_act_flow_control_loop_pipe
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_fifo_w64_d5_S_x
ViT_act_fifo_w256_d2_S_x0
ViT_act_fifo_w128_d2_S_x
ViT_act_fifo_w256_d2_S_x0
ViT_act_fifo_w512_d2_S_x0
ViT_act_fifo_w256_d2_S_x0
ViT_act_start_for_write_attn_matmul_v_U0
ViT_act_start_for_compute_attn_matmul_v_7_U0
ViT_act_start_for_prepare_attn_U0
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_flow_control_loop_pipe_sequential_init
ViT_act_patch_embed_bias_r_RAM_AUTO_1R1W
ViT_act_patch_embed_weights_r_RAM_AUTO_1R1W
ViT_act_linear_weights_ping_data_RAM_AUTO_1R1W
ViT_act_linear_bias_ping_data_RAM_AUTO_1R1W
ViT_act_norm2_weights_RAM_AUTO_1R1W
ViT_act_inout1_m_axi
ViT_act_inout2_m_axi
ViT_act_inout3_m_axi
ViT_act_inout4_m_axi
ViT_act_weights_m_axi
ViT_act_control_s_axi
load_one_time_weights_Pipeline_ln13_for_block_dim_out
load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l
load_one_time_weights
patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8
patch_embed_accumulate_read_16u_128u_8u_s
patch_embed_accumulate_compute_16u_128u_8u_s
patch_embed_accumulate_16u_128u_8u_s
patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim
patch_embed_output
dataflow_in_loop_ln171_for_block_y
dataflow_parent_loop_proc
compute_patch_embed_Pipeline_ln184_for_block_dim
compute_patch_embed
load_norms_Pipeline_ln16_for_block_dim_out
load_norms_Pipeline_ln28_for_block_dim_out
load_norms_Pipeline_ln40_for_block_dim_out
load_norms_Pipeline_ln52_for_block_dim_out
load_norms
layernorm_accumulate
sqrt_fixed_32_10_s
layernorm_output
dataflow_in_loop_ln131_for_each_patch
compute_norm
load_linear_weights_Pipeline_ln46_for_each_src_block
load_linear_weights
load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block
load_linear_bias_ap_fixed_16_7_5_3_0_s
entry_proc24
read_in_stream_direct_Pipeline_ln181_for_each_i
read_in_stream_direct
gelu
compute_linear_on_stream_Pipeline_ln290_for_each_i
compute_linear_on_stream
write_out_stream_direct_Pipeline_ln231_for_each_i
write_out_stream_direct
compute_linear
entry_proc
read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim
read_x
read_k_v
compute_q_matmul_k_5
exp_32_10_s
recip_fixed_32_10_s
finalize_attn
write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249
write_attn
write_attn_softmax_info_Pipeline_ln277_for_each_q_patch
write_attn_softmax_info
compute_q_matmul_k
entry_proc25
read_k_v_6
read_attn
read_attn_softmax_info_Pipeline_ln388_for_each_q_patch
read_attn_softmax_info
prepare_attn
compute_attn_matmul_v_7
write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim
write_attn_matmul_v
compute_attn_matmul_v
compute_add
load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block
load_linear_bias_ap_fixed_16_5_5_3_0_s
ViT_act
