

================================================================
== Vitis HLS Report for 'read_edge_list_ptr'
================================================================
* Date:           Fri Jun  9 10:19:55 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        kernel_acc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|        ?|  20.000 ns|         ?|    2|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- ptr_rd  |        3|        ?|         3|          -|          -|  1 ~ ?|        no|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 9 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%lenEdgeListPtr_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lenEdgeListPtr"   --->   Operation 12 'read' 'lenEdgeListPtr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %lenEdgeListPtr_c27, i32 %lenEdgeListPtr_read"   --->   Operation 13 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.99ns)   --->   "%icmp_ln12 = icmp_sgt  i32 %lenEdgeListPtr_read, i32 0" [kernel.cpp:12]   --->   Operation 14 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lenEdgeListPtr_c27, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%HLSPtr_i_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %HLSPtr_i"   --->   Operation 16 'read' 'HLSPtr_i_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoEdgeListPtr11, void @empty_2, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_19, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_21, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %._crit_edge, void %.lr.ph" [kernel.cpp:12]   --->   Operation 19 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 20 'alloca' 'i' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i32 %lenEdgeListPtr_read" [kernel.cpp:12]   --->   Operation 21 'trunc' 'trunc_ln12' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %HLSPtr_i_read, i32 2, i32 63" [kernel.cpp:12]   --->   Operation 22 'partselect' 'trunc_ln' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i62 %trunc_ln" [kernel.cpp:12]   --->   Operation 23 'sext' 'sext_ln12' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln12" [kernel.cpp:12]   --->   Operation 24 'getelementptr' 'gmem0_addr' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 25 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %lenEdgeListPtr_read" [kernel.cpp:12]   --->   Operation 25 'readreq' 'empty' <Predicate = (icmp_ln12)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln12 = store i31 0, i31 %i" [kernel.cpp:12]   --->   Operation 26 'store' 'store_ln12' <Predicate = (icmp_ln12)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 27 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %lenEdgeListPtr_read" [kernel.cpp:12]   --->   Operation 27 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 28 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %lenEdgeListPtr_read" [kernel.cpp:12]   --->   Operation 28 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 29 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %lenEdgeListPtr_read" [kernel.cpp:12]   --->   Operation 29 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 30 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %lenEdgeListPtr_read" [kernel.cpp:12]   --->   Operation 30 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 31 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %lenEdgeListPtr_read" [kernel.cpp:12]   --->   Operation 31 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 32 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %lenEdgeListPtr_read" [kernel.cpp:12]   --->   Operation 32 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln12 = br void" [kernel.cpp:12]   --->   Operation 33 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.43>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%i_10 = load i31 %i" [kernel.cpp:12]   --->   Operation 34 'load' 'i_10' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_9 : Operation 35 [1/1] (0.99ns)   --->   "%icmp_ln12_1 = icmp_eq  i31 %i_10, i31 %trunc_ln12" [kernel.cpp:12]   --->   Operation 35 'icmp' 'icmp_ln12_1' <Predicate = (icmp_ln12)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%empty_63 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 36 'speclooptripcount' 'empty_63' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (1.00ns)   --->   "%add_ln12 = add i31 %i_10, i31 1" [kernel.cpp:12]   --->   Operation 37 'add' 'add_ln12' <Predicate = (icmp_ln12)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12_1, void %.split, void %._crit_edge.loopexit" [kernel.cpp:12]   --->   Operation 38 'br' 'br_ln12' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln12 = store i31 %add_ln12, i31 %i" [kernel.cpp:12]   --->   Operation 39 'store' 'store_ln12' <Predicate = (icmp_ln12 & !icmp_ln12_1)> <Delay = 0.42>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 40 'br' 'br_ln0' <Predicate = (icmp_ln12 & icmp_ln12_1)> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln15 = ret" [kernel.cpp:15]   --->   Operation 41 'ret' 'ret_ln15' <Predicate = (icmp_ln12_1) | (!icmp_ln12)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 42 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 42 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.63>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [kernel.cpp:12]   --->   Operation 43 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 44 [1/1] (1.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifoEdgeListPtr11, i32 %gmem0_addr_read" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 44 'write' 'write_ln174' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_11 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.84ns
The critical path consists of the following:
	wire read operation ('lenEdgeListPtr_read') on port 'lenEdgeListPtr' [8]  (0 ns)
	fifo write operation ('write_ln0') on port 'lenEdgeListPtr_c27' [9]  (1.84 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	wire read operation ('HLSPtr_i_read') on port 'HLSPtr_i' [7]  (0 ns)
	'getelementptr' operation ('gmem0_addr', kernel.cpp:12) [19]  (0 ns)
	bus request operation ('empty', kernel.cpp:12) on port 'gmem0' (kernel.cpp:12) [20]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', kernel.cpp:12) on port 'gmem0' (kernel.cpp:12) [20]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', kernel.cpp:12) on port 'gmem0' (kernel.cpp:12) [20]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', kernel.cpp:12) on port 'gmem0' (kernel.cpp:12) [20]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', kernel.cpp:12) on port 'gmem0' (kernel.cpp:12) [20]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', kernel.cpp:12) on port 'gmem0' (kernel.cpp:12) [20]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', kernel.cpp:12) on port 'gmem0' (kernel.cpp:12) [20]  (7.3 ns)

 <State 9>: 1.43ns
The critical path consists of the following:
	'load' operation ('i', kernel.cpp:12) on local variable 'i' [24]  (0 ns)
	'add' operation ('add_ln12', kernel.cpp:12) [27]  (1.01 ns)
	'store' operation ('store_ln12', kernel.cpp:12) of variable 'add_ln12', kernel.cpp:12 on local variable 'i' [33]  (0.427 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read', D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'gmem0' (D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [31]  (7.3 ns)

 <State 11>: 1.64ns
The critical path consists of the following:
	fifo write operation ('write_ln174', D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'fifoEdgeListPtr11' (D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [32]  (1.64 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
