{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665640066368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665640066369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 02:47:46 2022 " "Processing started: Thu Oct 13 02:47:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665640066369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665640066369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pratica2 -c Pratica2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pratica2 -c Pratica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665640066369 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1665640066757 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Shift shift Processador.v(31) " "Verilog HDL Declaration information at Processador.v(31): object \"Shift\" differs only in case from object \"shift\" in the same scope" {  } { { "Processador.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/Processador.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665640066792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/Processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665640066793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665640066793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.v 1 1 " "Found 1 design units, including 1 entities, in source file regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/regn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665640066795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665640066795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665640066797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665640066797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f.v 1 1 " "Found 1 design units, including 1 entities, in source file f.v" { { "Info" "ISGN_ENTITY_NAME" "1 F " "Found entity 1: F" {  } { { "F.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/F.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665640066799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665640066799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665640066800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665640066800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel.v 1 1 " "Found 1 design units, including 1 entities, in source file barrel.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrel " "Found entity 1: barrel" {  } { { "barrel.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/barrel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665640066802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665640066802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665640066804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665640066804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665640066805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665640066805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/dec3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665640066807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665640066807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/TopLevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665640066809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665640066809 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display.v(8) " "Verilog HDL information at display.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "display.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/display.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1665640066810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665640066811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665640066811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulow.v 1 1 " "Found 1 design units, including 1 entities, in source file modulow.v" { { "Info" "ISGN_ENTITY_NAME" "1 moduloW " "Found entity 1: moduloW" {  } { { "moduloW.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/moduloW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665640066812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665640066812 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processador " "Elaborating entity \"Processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665640066875 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Processador.v(144) " "Verilog HDL Case Statement warning at Processador.v(144): incomplete case statement has no default case item" {  } { { "Processador.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/Processador.v" 144 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665640066877 "|Processador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Processador.v(198) " "Verilog HDL Case Statement warning at Processador.v(198): incomplete case statement has no default case item" {  } { { "Processador.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/Processador.v" 198 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665640066877 "|Processador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Processador.v(251) " "Verilog HDL Case Statement warning at Processador.v(251): incomplete case statement has no default case item" {  } { { "Processador.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/Processador.v" 251 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665640066877 "|Processador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Select Processador.v(108) " "Verilog HDL Always Construct warning at Processador.v(108): inferring latch(es) for variable \"Select\", which holds its previous value in one or more paths through the always construct" {  } { { "Processador.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/Processador.v" 108 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665640066877 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[0\] Processador.v(108) " "Inferred latch for \"Select\[0\]\" at Processador.v(108)" {  } { { "Processador.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/Processador.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665640066877 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[1\] Processador.v(108) " "Inferred latch for \"Select\[1\]\" at Processador.v(108)" {  } { { "Processador.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/Processador.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665640066877 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[2\] Processador.v(108) " "Inferred latch for \"Select\[2\]\" at Processador.v(108)" {  } { { "Processador.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/Processador.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665640066877 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[3\] Processador.v(108) " "Inferred latch for \"Select\[3\]\" at Processador.v(108)" {  } { { "Processador.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/Processador.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665640066877 "|Processador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:instrucoes " "Elaborating entity \"ROM\" for hierarchy \"ROM:instrucoes\"" {  } { { "Processador.v" "instrucoes" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/Processador.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:instrucoes\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:instrucoes\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:instrucoes\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:instrucoes\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665640066912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:instrucoes\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:instrucoes\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file caso4.mif " "Parameter \"init_file\" = \"caso4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066913 ""}  } { { "ROM.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1665640066913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pk71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pk71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pk71 " "Found entity 1: altsyncram_pk71" {  } { { "db/altsyncram_pk71.tdf" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/db/altsyncram_pk71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665640066961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665640066961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pk71 ROM:instrucoes\|altsyncram:altsyncram_component\|altsyncram_pk71:auto_generated " "Elaborating entity \"altsyncram_pk71\" for hierarchy \"ROM:instrucoes\|altsyncram:altsyncram_component\|altsyncram_pk71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst_ram " "Elaborating entity \"RAM\" for hierarchy \"RAM:inst_ram\"" {  } { { "Processador.v" "inst_ram" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/Processador.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:inst_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:inst_ram\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/RAM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:inst_ram\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/RAM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665640066974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:inst_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memoria.mif " "Parameter \"init_file\" = \"memoria.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640066974 ""}  } { { "RAM.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/RAM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1665640066974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_72d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_72d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_72d1 " "Found entity 1: altsyncram_72d1" {  } { { "db/altsyncram_72d1.tdf" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/db/altsyncram_72d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665640067022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665640067022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_72d1 RAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_72d1:auto_generated " "Elaborating entity \"altsyncram_72d1\" for hierarchy \"RAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_72d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640067024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"dec3to8:decX\"" {  } { { "Processador.v" "decX" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/Processador.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640067027 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "dec3to8.v(12) " "Verilog HDL Case Statement warning at dec3to8.v(12): incomplete case statement has no default case item" {  } { { "dec3to8.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/dec3to8.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665640067027 "|Processador|dec3to8:decX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y dec3to8.v(9) " "Verilog HDL Always Construct warning at dec3to8.v(9): inferring latch(es) for variable \"Y\", which holds its previous value in one or more paths through the always construct" {  } { { "dec3to8.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/dec3to8.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665640067027 "|Processador|dec3to8:decX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] dec3to8.v(12) " "Inferred latch for \"Y\[0\]\" at dec3to8.v(12)" {  } { { "dec3to8.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/dec3to8.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665640067027 "|Processador|dec3to8:decX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] dec3to8.v(12) " "Inferred latch for \"Y\[1\]\" at dec3to8.v(12)" {  } { { "dec3to8.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/dec3to8.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665640067027 "|Processador|dec3to8:decX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] dec3to8.v(12) " "Inferred latch for \"Y\[2\]\" at dec3to8.v(12)" {  } { { "dec3to8.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/dec3to8.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665640067027 "|Processador|dec3to8:decX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] dec3to8.v(12) " "Inferred latch for \"Y\[3\]\" at dec3to8.v(12)" {  } { { "dec3to8.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/dec3to8.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665640067027 "|Processador|dec3to8:decX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] dec3to8.v(12) " "Inferred latch for \"Y\[4\]\" at dec3to8.v(12)" {  } { { "dec3to8.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/dec3to8.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665640067027 "|Processador|dec3to8:decX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] dec3to8.v(12) " "Inferred latch for \"Y\[5\]\" at dec3to8.v(12)" {  } { { "dec3to8.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/dec3to8.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665640067027 "|Processador|dec3to8:decX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] dec3to8.v(12) " "Inferred latch for \"Y\[6\]\" at dec3to8.v(12)" {  } { { "dec3to8.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/dec3to8.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665640067027 "|Processador|dec3to8:decX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"regn:reg_0\"" {  } { { "Processador.v" "reg_0" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/Processador.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640067029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloW moduloW:habilitador " "Elaborating entity \"moduloW\" for hierarchy \"moduloW:habilitador\"" {  } { { "Processador.v" "habilitador" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/Processador.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640067044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ula " "Elaborating entity \"ULA\" for hierarchy \"ULA:ula\"" {  } { { "Processador.v" "ula" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/Processador.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640067046 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dado ULA.v(20) " "Verilog HDL Always Construct warning at ULA.v(20): inferring latch(es) for variable \"dado\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665640067047 "|Processador|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[0\] ULA.v(35) " "Inferred latch for \"dado\[0\]\" at ULA.v(35)" {  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665640067047 "|Processador|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[1\] ULA.v(35) " "Inferred latch for \"dado\[1\]\" at ULA.v(35)" {  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665640067047 "|Processador|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[2\] ULA.v(35) " "Inferred latch for \"dado\[2\]\" at ULA.v(35)" {  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665640067047 "|Processador|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[3\] ULA.v(35) " "Inferred latch for \"dado\[3\]\" at ULA.v(35)" {  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665640067047 "|Processador|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[4\] ULA.v(35) " "Inferred latch for \"dado\[4\]\" at ULA.v(35)" {  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665640067047 "|Processador|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[5\] ULA.v(35) " "Inferred latch for \"dado\[5\]\" at ULA.v(35)" {  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665640067047 "|Processador|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[6\] ULA.v(35) " "Inferred latch for \"dado\[6\]\" at ULA.v(35)" {  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665640067047 "|Processador|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[7\] ULA.v(35) " "Inferred latch for \"dado\[7\]\" at ULA.v(35)" {  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665640067047 "|Processador|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[8\] ULA.v(35) " "Inferred latch for \"dado\[8\]\" at ULA.v(35)" {  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665640067047 "|Processador|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[9\] ULA.v(35) " "Inferred latch for \"dado\[9\]\" at ULA.v(35)" {  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665640067047 "|Processador|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[10\] ULA.v(35) " "Inferred latch for \"dado\[10\]\" at ULA.v(35)" {  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665640067047 "|Processador|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[11\] ULA.v(35) " "Inferred latch for \"dado\[11\]\" at ULA.v(35)" {  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665640067047 "|Processador|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[12\] ULA.v(35) " "Inferred latch for \"dado\[12\]\" at ULA.v(35)" {  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665640067047 "|Processador|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[13\] ULA.v(35) " "Inferred latch for \"dado\[13\]\" at ULA.v(35)" {  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665640067047 "|Processador|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[14\] ULA.v(35) " "Inferred latch for \"dado\[14\]\" at ULA.v(35)" {  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665640067047 "|Processador|ULA:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado\[15\] ULA.v(35) " "Inferred latch for \"dado\[15\]\" at ULA.v(35)" {  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665640067047 "|Processador|ULA:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F F:moduloF " "Elaborating entity \"F\" for hierarchy \"F:moduloF\"" {  } { { "Processador.v" "moduloF" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/Processador.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640067049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:reg_7 " "Elaborating entity \"PC\" for hierarchy \"PC:reg_7\"" {  } { { "Processador.v" "reg_7" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/Processador.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640067051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel barrel:shift " "Elaborating entity \"barrel\" for hierarchy \"barrel:shift\"" {  } { { "Processador.v" "shift" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/Processador.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665640067053 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 barrel.v(16) " "Verilog HDL assignment warning at barrel.v(16): truncated value with size 32 to match size of target (16)" {  } { { "barrel.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/barrel.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665640067053 "|Processador|barrel:shift"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_a altsyncram_component 6 5 " "Port \"address_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 6. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "ROM.v" "altsyncram_component" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ROM.v" 81 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1665640067081 "|Processador|ROM:instrucoes|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1665640067607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select\[2\] " "Latch Select\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "Processador.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/Processador.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665640067622 ""}  } { { "Processador.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/Processador.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665640067622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select\[1\] " "Latch Select\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|data\[13\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|data\[13\]" {  } { { "regn.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/regn.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665640067622 ""}  } { { "Processador.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/Processador.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665640067622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select\[3\] " "Latch Select\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T5 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T5" {  } { { "Processador.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/Processador.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665640067622 ""}  } { { "Processador.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/Processador.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665640067622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select\[0\] " "Latch Select\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|data\[13\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|data\[13\]" {  } { { "regn.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/regn.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665640067622 ""}  } { { "Processador.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/Processador.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665640067622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ula\|dado\[0\] " "Latch ULA:ula\|dado\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|data\[13\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|data\[13\]" {  } { { "regn.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/regn.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665640067623 ""}  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665640067623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ula\|dado\[3\] " "Latch ULA:ula\|dado\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|data\[13\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|data\[13\]" {  } { { "regn.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/regn.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665640067623 ""}  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665640067623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ula\|dado\[6\] " "Latch ULA:ula\|dado\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|data\[13\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|data\[13\]" {  } { { "regn.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/regn.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665640067623 ""}  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665640067623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ula\|dado\[5\] " "Latch ULA:ula\|dado\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|data\[13\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|data\[13\]" {  } { { "regn.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/regn.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665640067623 ""}  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665640067623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ula\|dado\[9\] " "Latch ULA:ula\|dado\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|data\[13\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|data\[13\]" {  } { { "regn.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/regn.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665640067623 ""}  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665640067623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ula\|dado\[4\] " "Latch ULA:ula\|dado\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|data\[13\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|data\[13\]" {  } { { "regn.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/regn.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665640067623 ""}  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665640067623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ula\|dado\[1\] " "Latch ULA:ula\|dado\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|data\[13\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|data\[13\]" {  } { { "regn.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/regn.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665640067623 ""}  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665640067623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ula\|dado\[2\] " "Latch ULA:ula\|dado\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|data\[13\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|data\[13\]" {  } { { "regn.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/regn.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665640067623 ""}  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665640067623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ula\|dado\[7\] " "Latch ULA:ula\|dado\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|data\[13\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|data\[13\]" {  } { { "regn.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/regn.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665640067623 ""}  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665640067623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ula\|dado\[8\] " "Latch ULA:ula\|dado\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|data\[13\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|data\[13\]" {  } { { "regn.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/regn.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665640067623 ""}  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665640067623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ula\|dado\[10\] " "Latch ULA:ula\|dado\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|data\[13\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|data\[13\]" {  } { { "regn.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/regn.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665640067624 ""}  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665640067624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ula\|dado\[11\] " "Latch ULA:ula\|dado\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|data\[13\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|data\[13\]" {  } { { "regn.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/regn.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665640067624 ""}  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665640067624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ula\|dado\[12\] " "Latch ULA:ula\|dado\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|data\[13\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|data\[13\]" {  } { { "regn.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/regn.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665640067624 ""}  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665640067624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ula\|dado\[13\] " "Latch ULA:ula\|dado\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|data\[13\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|data\[13\]" {  } { { "regn.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/regn.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665640067624 ""}  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665640067624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ula\|dado\[14\] " "Latch ULA:ula\|dado\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|data\[13\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|data\[13\]" {  } { { "regn.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/regn.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665640067624 ""}  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665640067624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ula\|dado\[15\] " "Latch ULA:ula\|dado\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|data\[13\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|data\[13\]" {  } { { "regn.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/regn.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665640067624 ""}  } { { "ULA.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/ULA.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665640067624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec3to8:decX\|Y\[0\] " "Latch dec3to8:decX\|Y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|data\[9\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|data\[9\]" {  } { { "regn.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/regn.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665640067624 ""}  } { { "dec3to8.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/dec3to8.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665640067624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec3to8:decX\|Y\[1\] " "Latch dec3to8:decX\|Y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|data\[9\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|data\[9\]" {  } { { "regn.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/regn.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665640067624 ""}  } { { "dec3to8.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/dec3to8.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665640067624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec3to8:decX\|Y\[2\] " "Latch dec3to8:decX\|Y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|data\[9\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|data\[9\]" {  } { { "regn.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/regn.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665640067624 ""}  } { { "dec3to8.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/dec3to8.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665640067624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec3to8:decX\|Y\[3\] " "Latch dec3to8:decX\|Y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|data\[9\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|data\[9\]" {  } { { "regn.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/regn.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665640067624 ""}  } { { "dec3to8.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/dec3to8.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665640067624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec3to8:decX\|Y\[4\] " "Latch dec3to8:decX\|Y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|data\[9\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|data\[9\]" {  } { { "regn.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/regn.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665640067624 ""}  } { { "dec3to8.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/dec3to8.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665640067624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec3to8:decX\|Y\[6\] " "Latch dec3to8:decX\|Y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|data\[10\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|data\[10\]" {  } { { "regn.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/regn.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665640067625 ""}  } { { "dec3to8.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/dec3to8.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665640067625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec3to8:decX\|Y\[5\] " "Latch dec3to8:decX\|Y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:reg_IR\|data\[9\] " "Ports D and ENA on the latch are fed by the same signal regn:reg_IR\|data\[9\]" {  } { { "regn.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/regn.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665640067625 ""}  } { { "dec3to8.v" "" { Text "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/dec3to8.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665640067625 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1665640069503 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/Documentos/LAOC/Pratica2/output_files/Pratica2.map.smsg " "Generated suppressed messages file C:/Users/user/Desktop/Documentos/LAOC/Pratica2/output_files/Pratica2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1665640069566 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1665640069751 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665640069751 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "879 " "Implemented 879 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1665640069815 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1665640069815 ""} { "Info" "ICUT_CUT_TM_LCELLS" "747 " "Implemented 747 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1665640069815 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1665640069815 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1665640069815 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665640069833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 02:47:49 2022 " "Processing ended: Thu Oct 13 02:47:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665640069833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665640069833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665640069833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665640069833 ""}
