{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1639782633127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639782633130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 17 18:10:32 2021 " "Processing started: Fri Dec 17 18:10:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639782633130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1639782633130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1639782633130 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1639782633596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-Behavior " "Found design unit 1: decoder-Behavior" {  } { { "decoder.vhd" "" { Text "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639782634342 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639782634342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639782634342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch1-Behavior " "Found design unit 1: latch1-Behavior" {  } { { "latch1.vhd" "" { Text "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/latch1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639782634358 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch1 " "Found entity 1: latch1" {  } { { "latch1.vhd" "" { Text "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/latch1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639782634358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639782634358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machine-fsm " "Found design unit 1: machine-fsm" {  } { { "machine.vhd" "" { Text "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/machine.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639782634372 ""} { "Info" "ISGN_ENTITY_NAME" "1 machine " "Found entity 1: machine" {  } { { "machine.vhd" "" { Text "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/machine.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639782634372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639782634372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-calculation " "Found design unit 1: ALU-calculation" {  } { { "ALU.vhd" "" { Text "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639782634387 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639782634387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639782634387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/sseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639782634403 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639782634403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639782634403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file part6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 part6 " "Found entity 1: part6" {  } { { "part6.bdf" "" { Schematic "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/part6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639782634416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639782634416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU2-calculation " "Found design unit 1: ALU2-calculation" {  } { { "ALU2.vhd" "" { Text "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/ALU2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639782634431 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU2 " "Found entity 1: ALU2" {  } { { "ALU2.vhd" "" { Text "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/ALU2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639782634431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639782634431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU3-calculation " "Found design unit 1: ALU3-calculation" {  } { { "ALU3.vhd" "" { Text "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/ALU3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639782634450 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU3 " "Found entity 1: ALU3" {  } { { "ALU3.vhd" "" { Text "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/ALU3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639782634450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639782634450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg3-Behavior " "Found design unit 1: sseg3-Behavior" {  } { { "sseg3.vhd" "" { Text "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/sseg3.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639782634464 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg3 " "Found entity 1: sseg3" {  } { { "sseg3.vhd" "" { Text "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/sseg3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639782634464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639782634464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problem3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file problem3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 problem3 " "Found entity 1: problem3" {  } { { "problem3.bdf" "" { Schematic "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/problem3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639782634479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639782634479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problem2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file problem2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 problem2 " "Found entity 1: problem2" {  } { { "problem2.bdf" "" { Schematic "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/problem2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639782634491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639782634491 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part6 " "Elaborating entity \"part6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1639782634675 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst14 " "Primitive \"GND\" of instance \"inst14\" not used" {  } { { "part6.bdf" "" { Schematic "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/part6.bdf" { { 480 -56 -24 512 "inst14" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1639782634705 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst17 " "Primitive \"GND\" of instance \"inst17\" not used" {  } { { "part6.bdf" "" { Schematic "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/part6.bdf" { { 184 768 800 216 "inst17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1639782634705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst15 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst15\"" {  } { { "part6.bdf" "inst15" { Schematic "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/part6.bdf" { { 128 568 744 208 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639782634710 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ledss sseg.vhd(13) " "VHDL Process Statement warning at sseg.vhd(13): inferring latch(es) for signal or variable \"ledss\", which holds its previous value in one or more paths through the process" {  } { { "sseg.vhd" "" { Text "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/sseg.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1639782634712 "|sseg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "leds sseg.vhd(13) " "VHDL Process Statement warning at sseg.vhd(13): inferring latch(es) for signal or variable \"leds\", which holds its previous value in one or more paths through the process" {  } { { "sseg.vhd" "" { Text "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/sseg.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1639782634712 "|sseg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst8 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst8\"" {  } { { "part6.bdf" "inst8" { Schematic "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/part6.bdf" { { 120 312 504 264 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639782634715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch1 latch1:inst " "Elaborating entity \"latch1\" for hierarchy \"latch1:inst\"" {  } { { "part6.bdf" "inst" { Schematic "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/part6.bdf" { { -24 136 296 88 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639782634720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst10 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst10\"" {  } { { "part6.bdf" "inst10" { Schematic "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/part6.bdf" { { 176 104 264 256 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639782634725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "machine machine:inst11 " "Elaborating entity \"machine\" for hierarchy \"machine:inst11\"" {  } { { "part6.bdf" "inst11" { Schematic "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/part6.bdf" { { 168 -176 24 280 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639782634729 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[0\] GND " "Pin \"Sign\[0\]\" is stuck at GND" {  } { { "part6.bdf" "" { Schematic "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/part6.bdf" { { 312 752 928 328 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639782635971 "|part6|Sign[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[1\] GND " "Pin \"Sign\[1\]\" is stuck at GND" {  } { { "part6.bdf" "" { Schematic "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/part6.bdf" { { 312 752 928 328 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639782635971 "|part6|Sign[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[2\] GND " "Pin \"Sign\[2\]\" is stuck at GND" {  } { { "part6.bdf" "" { Schematic "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/part6.bdf" { { 312 752 928 328 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639782635971 "|part6|Sign[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[3\] GND " "Pin \"Sign\[3\]\" is stuck at GND" {  } { { "part6.bdf" "" { Schematic "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/part6.bdf" { { 312 752 928 328 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639782635971 "|part6|Sign[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[4\] GND " "Pin \"Sign\[4\]\" is stuck at GND" {  } { { "part6.bdf" "" { Schematic "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/part6.bdf" { { 312 752 928 328 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639782635971 "|part6|Sign[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[5\] GND " "Pin \"Sign\[5\]\" is stuck at GND" {  } { { "part6.bdf" "" { Schematic "/home/student2/asazeez/Desktop/COE 328 labs/Lab 6/part6.bdf" { { 312 752 928 328 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639782635971 "|part6|Sign[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1639782635971 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1639782636655 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639782636655 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "208 " "Implemented 208 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1639782636886 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1639782636886 ""} { "Info" "ICUT_CUT_TM_LCELLS" "158 " "Implemented 158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1639782636886 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1639782636886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639782636972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 17 18:10:36 2021 " "Processing ended: Fri Dec 17 18:10:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639782636972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639782636972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639782636972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639782636972 ""}
