Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Dec  6 21:59:49 2024
| Host         : Daniels-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PmodCLS_Demo_timing_summary_routed.rpt -pb PmodCLS_Demo_timing_summary_routed.pb -rpx PmodCLS_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : PmodCLS_Demo
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               69          
TIMING-18  Warning           Missing input or output delay                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.021     -253.044                     69                  212        0.122        0.000                      0                  212        2.000        0.000                       0                   105  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
sys_clk_pin                     {0.000 4.000}        8.000           125.000         
syscon/clk_wizard/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0            {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0            {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                           6.273        0.000                      0                   32        0.122        0.000                      0                   32        3.500        0.000                       0                    34  
syscon/clk_wizard/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                  5.085        0.000                      0                  131        0.170        0.000                      0                  131        4.500        0.000                       0                    67  
  clkfbout_clk_wiz_0                                                                                                                                                              5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -4.021     -253.044                     69                   69        0.778        0.000                      0                   69  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.273ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[31]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.456ns (31.451%)  route 0.994ns (68.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.741     5.410    syscon/XCLK
    SLICE_X40Y50         FDPE                                         r  syscon/reset_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.456     5.866 r  syscon/reset_counter_reg[30]/Q
                         net (fo=2, routed)           0.994     6.860    syscon/reset_counter[30]
    SLICE_X43Y48         FDPE                                         r  syscon/reset_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.580    12.972    syscon/XCLK
    SLICE_X43Y48         FDPE                                         r  syscon/reset_counter_reg[31]/C
                         clock pessimism              0.277    13.249    
                         clock uncertainty           -0.035    13.214    
    SLICE_X43Y48         FDPE (Setup_fdpe_C_D)       -0.081    13.133    syscon/reset_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         13.133    
                         arrival time                          -6.860    
  -------------------------------------------------------------------
                         slack                                  6.273    

Slack (MET) :             6.295ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[31]_replica/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.456ns (31.430%)  route 0.995ns (68.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.741     5.410    syscon/XCLK
    SLICE_X40Y50         FDPE                                         r  syscon/reset_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.456     5.866 r  syscon/reset_counter_reg[30]/Q
                         net (fo=2, routed)           0.995     6.861    syscon/reset_counter[30]
    SLICE_X43Y48         FDPE                                         r  syscon/reset_counter_reg[31]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.580    12.972    syscon/XCLK
    SLICE_X43Y48         FDPE                                         r  syscon/reset_counter_reg[31]_replica/C
                         clock pessimism              0.277    13.249    
                         clock uncertainty           -0.035    13.214    
    SLICE_X43Y48         FDPE (Setup_fdpe_C_D)       -0.058    13.156    syscon/reset_counter_reg[31]_replica
  -------------------------------------------------------------------
                         required time                         13.156    
                         arrival time                          -6.861    
  -------------------------------------------------------------------
                         slack                                  6.295    

Slack (MET) :             6.629ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.478ns (42.897%)  route 0.636ns (57.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.741     5.410    syscon/XCLK
    SLICE_X42Y50         FDPE                                         r  syscon/reset_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDPE (Prop_fdpe_C_Q)         0.478     5.888 r  syscon/reset_counter_reg[9]/Q
                         net (fo=1, routed)           0.636     6.524    syscon/reset_counter[9]
    SLICE_X42Y50         FDPE                                         r  syscon/reset_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564    12.956    syscon/XCLK
    SLICE_X42Y50         FDPE                                         r  syscon/reset_counter_reg[10]/C
                         clock pessimism              0.454    13.410    
                         clock uncertainty           -0.035    13.374    
    SLICE_X42Y50         FDPE (Setup_fdpe_C_D)       -0.221    13.153    syscon/reset_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.153    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                  6.629    

Slack (MET) :             6.656ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[26]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.456ns (36.537%)  route 0.792ns (63.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.741     5.410    syscon/XCLK
    SLICE_X41Y50         FDPE                                         r  syscon/reset_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDPE (Prop_fdpe_C_Q)         0.456     5.866 r  syscon/reset_counter_reg[25]/Q
                         net (fo=1, routed)           0.792     6.658    syscon/reset_counter[25]
    SLICE_X41Y50         FDPE                                         r  syscon/reset_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564    12.956    syscon/XCLK
    SLICE_X41Y50         FDPE                                         r  syscon/reset_counter_reg[26]/C
                         clock pessimism              0.454    13.410    
                         clock uncertainty           -0.035    13.374    
    SLICE_X41Y50         FDPE (Setup_fdpe_C_D)       -0.061    13.313    syscon/reset_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.313    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                  6.656    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[29]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[30]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.456ns (36.542%)  route 0.792ns (63.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.741     5.410    syscon/XCLK
    SLICE_X40Y50         FDPE                                         r  syscon/reset_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.456     5.866 r  syscon/reset_counter_reg[29]/Q
                         net (fo=1, routed)           0.792     6.658    syscon/reset_counter[29]
    SLICE_X40Y50         FDPE                                         r  syscon/reset_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564    12.956    syscon/XCLK
    SLICE_X40Y50         FDPE                                         r  syscon/reset_counter_reg[30]/C
                         clock pessimism              0.454    13.410    
                         clock uncertainty           -0.035    13.374    
    SLICE_X40Y50         FDPE (Setup_fdpe_C_D)       -0.058    13.316    syscon/reset_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         13.316    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             6.663ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.419ns (38.490%)  route 0.670ns (61.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.741     5.410    syscon/XCLK
    SLICE_X43Y50         FDPE                                         r  syscon/reset_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDPE (Prop_fdpe_C_Q)         0.419     5.829 r  syscon/reset_counter_reg[6]/Q
                         net (fo=1, routed)           0.670     6.498    syscon/reset_counter[6]
    SLICE_X43Y50         FDPE                                         r  syscon/reset_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564    12.956    syscon/XCLK
    SLICE_X43Y50         FDPE                                         r  syscon/reset_counter_reg[7]/C
                         clock pessimism              0.454    13.410    
                         clock uncertainty           -0.035    13.374    
    SLICE_X43Y50         FDPE (Setup_fdpe_C_D)       -0.213    13.161    syscon/reset_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.161    
                         arrival time                          -6.498    
  -------------------------------------------------------------------
                         slack                                  6.663    

Slack (MET) :             6.667ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.478ns (43.594%)  route 0.618ns (56.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.741     5.410    syscon/XCLK
    SLICE_X42Y50         FDPE                                         r  syscon/reset_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDPE (Prop_fdpe_C_Q)         0.478     5.888 r  syscon/reset_counter_reg[14]/Q
                         net (fo=1, routed)           0.618     6.506    syscon/reset_counter[14]
    SLICE_X42Y50         FDPE                                         r  syscon/reset_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564    12.956    syscon/XCLK
    SLICE_X42Y50         FDPE                                         r  syscon/reset_counter_reg[15]/C
                         clock pessimism              0.454    13.410    
                         clock uncertainty           -0.035    13.374    
    SLICE_X42Y50         FDPE (Setup_fdpe_C_D)       -0.201    13.173    syscon/reset_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         13.173    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                  6.667    

Slack (MET) :             6.684ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.456ns (38.388%)  route 0.732ns (61.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.741     5.410    syscon/XCLK
    SLICE_X43Y50         FDPE                                         r  syscon/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDPE (Prop_fdpe_C_Q)         0.456     5.866 r  syscon/reset_counter_reg[2]/Q
                         net (fo=1, routed)           0.732     6.598    syscon/reset_counter[2]
    SLICE_X43Y50         FDPE                                         r  syscon/reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564    12.956    syscon/XCLK
    SLICE_X43Y50         FDPE                                         r  syscon/reset_counter_reg[3]/C
                         clock pessimism              0.454    13.410    
                         clock uncertainty           -0.035    13.374    
    SLICE_X43Y50         FDPE (Setup_fdpe_C_D)       -0.093    13.281    syscon/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.281    
                         arrival time                          -6.598    
  -------------------------------------------------------------------
                         slack                                  6.684    

Slack (MET) :             6.713ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.419ns (40.413%)  route 0.618ns (59.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.741     5.410    syscon/XCLK
    SLICE_X43Y50         FDPE                                         r  syscon/reset_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDPE (Prop_fdpe_C_Q)         0.419     5.829 r  syscon/reset_counter_reg[5]/Q
                         net (fo=1, routed)           0.618     6.447    syscon/reset_counter[5]
    SLICE_X43Y50         FDPE                                         r  syscon/reset_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564    12.956    syscon/XCLK
    SLICE_X43Y50         FDPE                                         r  syscon/reset_counter_reg[6]/C
                         clock pessimism              0.454    13.410    
                         clock uncertainty           -0.035    13.374    
    SLICE_X43Y50         FDPE (Setup_fdpe_C_D)       -0.215    13.159    syscon/reset_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.159    
                         arrival time                          -6.447    
  -------------------------------------------------------------------
                         slack                                  6.713    

Slack (MET) :             6.717ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.478ns (48.837%)  route 0.501ns (51.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.741     5.410    syscon/XCLK
    SLICE_X42Y50         FDPE                                         r  syscon/reset_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDPE (Prop_fdpe_C_Q)         0.478     5.888 r  syscon/reset_counter_reg[15]/Q
                         net (fo=1, routed)           0.501     6.389    syscon/reset_counter[15]
    SLICE_X40Y51         FDPE                                         r  syscon/reset_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564    12.956    syscon/XCLK
    SLICE_X40Y51         FDPE                                         r  syscon/reset_counter_reg[16]/C
                         clock pessimism              0.429    13.385    
                         clock uncertainty           -0.035    13.349    
    SLICE_X40Y51         FDPE (Setup_fdpe_C_D)       -0.244    13.105    syscon/reset_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         13.105    
                         arrival time                          -6.389    
  -------------------------------------------------------------------
                         slack                                  6.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.501    syscon/XCLK
    SLICE_X43Y50         FDPE                                         r  syscon/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.642 r  syscon/reset_counter_reg[0]/Q
                         net (fo=1, routed)           0.056     1.698    syscon/reset_counter[0]
    SLICE_X43Y50         FDPE                                         r  syscon/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.859     2.018    syscon/XCLK
    SLICE_X43Y50         FDPE                                         r  syscon/reset_counter_reg[1]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X43Y50         FDPE (Hold_fdpe_C_D)         0.075     1.576    syscon/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.501    syscon/XCLK
    SLICE_X43Y50         FDPE                                         r  syscon/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDPE (Prop_fdpe_C_Q)         0.128     1.629 r  syscon/reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.053     1.683    syscon/reset_counter[1]
    SLICE_X43Y50         FDPE                                         r  syscon/reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.859     2.018    syscon/XCLK
    SLICE_X43Y50         FDPE                                         r  syscon/reset_counter_reg[2]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X43Y50         FDPE (Hold_fdpe_C_D)        -0.007     1.494    syscon/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.339%)  route 0.112ns (40.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.501    syscon/XCLK
    SLICE_X42Y50         FDPE                                         r  syscon/reset_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.665 r  syscon/reset_counter_reg[12]/Q
                         net (fo=1, routed)           0.112     1.778    syscon/reset_counter[12]
    SLICE_X42Y50         FDPE                                         r  syscon/reset_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.859     2.018    syscon/XCLK
    SLICE_X42Y50         FDPE                                         r  syscon/reset_counter_reg[13]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X42Y50         FDPE (Hold_fdpe_C_D)         0.076     1.577    syscon/reset_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.501    syscon/XCLK
    SLICE_X43Y50         FDPE                                         r  syscon/reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.642 r  syscon/reset_counter_reg[3]/Q
                         net (fo=1, routed)           0.112     1.755    syscon/reset_counter[3]
    SLICE_X43Y50         FDPE                                         r  syscon/reset_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.859     2.018    syscon/XCLK
    SLICE_X43Y50         FDPE                                         r  syscon/reset_counter_reg[4]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X43Y50         FDPE (Hold_fdpe_C_D)         0.047     1.548    syscon/reset_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.501    syscon/XCLK
    SLICE_X42Y50         FDPE                                         r  syscon/reset_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.665 r  syscon/reset_counter_reg[13]/Q
                         net (fo=1, routed)           0.112     1.777    syscon/reset_counter[13]
    SLICE_X42Y50         FDPE                                         r  syscon/reset_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.859     2.018    syscon/XCLK
    SLICE_X42Y50         FDPE                                         r  syscon/reset_counter_reg[14]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X42Y50         FDPE (Hold_fdpe_C_D)         0.060     1.561    syscon/reset_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[23]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[24]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.501    syscon/XCLK
    SLICE_X41Y51         FDPE                                         r  syscon/reset_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.642 r  syscon/reset_counter_reg[23]/Q
                         net (fo=1, routed)           0.166     1.808    syscon/reset_counter[23]
    SLICE_X41Y50         FDPE                                         r  syscon/reset_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.859     2.018    syscon/XCLK
    SLICE_X41Y50         FDPE                                         r  syscon/reset_counter_reg[24]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X41Y50         FDPE (Hold_fdpe_C_D)         0.070     1.587    syscon/reset_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[31]_replica/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.141ns (23.986%)  route 0.447ns (76.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.501    syscon/XCLK
    SLICE_X40Y50         FDPE                                         r  syscon/reset_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.642 r  syscon/reset_counter_reg[30]/Q
                         net (fo=2, routed)           0.447     2.089    syscon/reset_counter[30]
    SLICE_X43Y48         FDPE                                         r  syscon/reset_counter_reg[31]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.864     2.023    syscon/XCLK
    SLICE_X43Y48         FDPE                                         r  syscon/reset_counter_reg[31]_replica/C
                         clock pessimism             -0.247     1.777    
    SLICE_X43Y48         FDPE (Hold_fdpe_C_D)         0.072     1.849    syscon/reset_counter_reg[31]_replica
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[26]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[27]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.414%)  route 0.184ns (56.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.501    syscon/XCLK
    SLICE_X41Y50         FDPE                                         r  syscon/reset_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.642 r  syscon/reset_counter_reg[26]/Q
                         net (fo=1, routed)           0.184     1.826    syscon/reset_counter[26]
    SLICE_X40Y50         FDPE                                         r  syscon/reset_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.859     2.018    syscon/XCLK
    SLICE_X40Y50         FDPE                                         r  syscon/reset_counter_reg[27]/C
                         clock pessimism             -0.504     1.514    
    SLICE_X40Y50         FDPE (Hold_fdpe_C_D)         0.070     1.584    syscon/reset_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.501    syscon/XCLK
    SLICE_X40Y51         FDPE                                         r  syscon/reset_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.642 r  syscon/reset_counter_reg[17]/Q
                         net (fo=1, routed)           0.172     1.814    syscon/reset_counter[17]
    SLICE_X40Y51         FDPE                                         r  syscon/reset_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.859     2.018    syscon/XCLK
    SLICE_X40Y51         FDPE                                         r  syscon/reset_counter_reg[18]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X40Y51         FDPE (Hold_fdpe_C_D)         0.070     1.571    syscon/reset_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[28]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/reset_counter_reg[29]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.501    syscon/XCLK
    SLICE_X40Y50         FDPE                                         r  syscon/reset_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.642 r  syscon/reset_counter_reg[28]/Q
                         net (fo=1, routed)           0.172     1.814    syscon/reset_counter[28]
    SLICE_X40Y50         FDPE                                         r  syscon/reset_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.859     2.018    syscon/XCLK
    SLICE_X40Y50         FDPE                                         r  syscon/reset_counter_reg[29]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X40Y50         FDPE (Hold_fdpe_C_D)         0.070     1.571    syscon/reset_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { XCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  XCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X43Y50    syscon/reset_counter_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X42Y50    syscon/reset_counter_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X42Y50    syscon/reset_counter_reg[11]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X42Y50    syscon/reset_counter_reg[12]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X42Y50    syscon/reset_counter_reg[13]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X42Y50    syscon/reset_counter_reg[14]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X42Y50    syscon/reset_counter_reg[15]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X40Y51    syscon/reset_counter_reg[16]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X40Y51    syscon/reset_counter_reg[17]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X43Y50    syscon/reset_counter_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X43Y50    syscon/reset_counter_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    syscon/reset_counter_reg[10]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    syscon/reset_counter_reg[10]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    syscon/reset_counter_reg[11]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    syscon/reset_counter_reg[11]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    syscon/reset_counter_reg[12]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    syscon/reset_counter_reg[12]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    syscon/reset_counter_reg[13]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    syscon/reset_counter_reg[13]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X43Y50    syscon/reset_counter_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X43Y50    syscon/reset_counter_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    syscon/reset_counter_reg[10]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    syscon/reset_counter_reg[10]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    syscon/reset_counter_reg[11]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    syscon/reset_counter_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    syscon/reset_counter_reg[12]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    syscon/reset_counter_reg[12]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    syscon/reset_counter_reg[13]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    syscon/reset_counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  syscon/clk_wizard/inst/clk_in1
  To Clock:  syscon/clk_wizard/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         syscon/clk_wizard/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { syscon/clk_wizard/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  syscon/clk_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  syscon/clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  syscon/clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  syscon/clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  syscon/clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  syscon/clk_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 C0/count_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/count_sel_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 1.054ns (22.881%)  route 3.553ns (77.119%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 11.580 - 10.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.755     1.758    C0/clk_out1
    SLICE_X40Y48         FDRE                                         r  C0/count_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456     2.214 r  C0/count_sel_reg[0]/Q
                         net (fo=14, routed)          1.182     3.396    C0/sel[0]
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.146     3.542 r  C0/STATE[2]_i_4/O
                         net (fo=4, routed)           1.215     4.757    C0/STATE[2]_i_4_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I0_O)        0.328     5.085 r  C0/count_sel[5]_i_3/O
                         net (fo=1, routed)           0.500     5.584    C0/count_sel[5]_i_3_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.124     5.708 r  C0/count_sel[5]_i_1/O
                         net (fo=6, routed)           0.656     6.365    C0/count_sel[5]_i_1_n_0
    SLICE_X41Y48         FDRE                                         r  C0/count_sel_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.577    11.580    C0/clk_out1
    SLICE_X41Y48         FDRE                                         r  C0/count_sel_reg[1]/C
                         clock pessimism              0.146    11.726    
                         clock uncertainty           -0.072    11.654    
    SLICE_X41Y48         FDRE (Setup_fdre_C_CE)      -0.205    11.449    C0/count_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         11.449    
                         arrival time                          -6.365    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 C0/count_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/count_sel_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 1.054ns (22.881%)  route 3.553ns (77.119%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 11.580 - 10.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.755     1.758    C0/clk_out1
    SLICE_X40Y48         FDRE                                         r  C0/count_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456     2.214 r  C0/count_sel_reg[0]/Q
                         net (fo=14, routed)          1.182     3.396    C0/sel[0]
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.146     3.542 r  C0/STATE[2]_i_4/O
                         net (fo=4, routed)           1.215     4.757    C0/STATE[2]_i_4_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I0_O)        0.328     5.085 r  C0/count_sel[5]_i_3/O
                         net (fo=1, routed)           0.500     5.584    C0/count_sel[5]_i_3_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.124     5.708 r  C0/count_sel[5]_i_1/O
                         net (fo=6, routed)           0.656     6.365    C0/count_sel[5]_i_1_n_0
    SLICE_X41Y48         FDRE                                         r  C0/count_sel_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.577    11.580    C0/clk_out1
    SLICE_X41Y48         FDRE                                         r  C0/count_sel_reg[2]/C
                         clock pessimism              0.146    11.726    
                         clock uncertainty           -0.072    11.654    
    SLICE_X41Y48         FDRE (Setup_fdre_C_CE)      -0.205    11.449    C0/count_sel_reg[2]
  -------------------------------------------------------------------
                         required time                         11.449    
                         arrival time                          -6.365    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 C0/count_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/count_sel_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 1.054ns (22.881%)  route 3.553ns (77.119%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 11.580 - 10.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.755     1.758    C0/clk_out1
    SLICE_X40Y48         FDRE                                         r  C0/count_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456     2.214 r  C0/count_sel_reg[0]/Q
                         net (fo=14, routed)          1.182     3.396    C0/sel[0]
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.146     3.542 r  C0/STATE[2]_i_4/O
                         net (fo=4, routed)           1.215     4.757    C0/STATE[2]_i_4_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I0_O)        0.328     5.085 r  C0/count_sel[5]_i_3/O
                         net (fo=1, routed)           0.500     5.584    C0/count_sel[5]_i_3_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.124     5.708 r  C0/count_sel[5]_i_1/O
                         net (fo=6, routed)           0.656     6.365    C0/count_sel[5]_i_1_n_0
    SLICE_X41Y48         FDRE                                         r  C0/count_sel_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.577    11.580    C0/clk_out1
    SLICE_X41Y48         FDRE                                         r  C0/count_sel_reg[3]/C
                         clock pessimism              0.146    11.726    
                         clock uncertainty           -0.072    11.654    
    SLICE_X41Y48         FDRE (Setup_fdre_C_CE)      -0.205    11.449    C0/count_sel_reg[3]
  -------------------------------------------------------------------
                         required time                         11.449    
                         arrival time                          -6.365    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 C0/count_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/count_sel_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 1.054ns (22.881%)  route 3.553ns (77.119%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 11.580 - 10.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.755     1.758    C0/clk_out1
    SLICE_X40Y48         FDRE                                         r  C0/count_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456     2.214 r  C0/count_sel_reg[0]/Q
                         net (fo=14, routed)          1.182     3.396    C0/sel[0]
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.146     3.542 r  C0/STATE[2]_i_4/O
                         net (fo=4, routed)           1.215     4.757    C0/STATE[2]_i_4_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I0_O)        0.328     5.085 r  C0/count_sel[5]_i_3/O
                         net (fo=1, routed)           0.500     5.584    C0/count_sel[5]_i_3_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.124     5.708 r  C0/count_sel[5]_i_1/O
                         net (fo=6, routed)           0.656     6.365    C0/count_sel[5]_i_1_n_0
    SLICE_X41Y48         FDRE                                         r  C0/count_sel_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.577    11.580    C0/clk_out1
    SLICE_X41Y48         FDRE                                         r  C0/count_sel_reg[4]/C
                         clock pessimism              0.146    11.726    
                         clock uncertainty           -0.072    11.654    
    SLICE_X41Y48         FDRE (Setup_fdre_C_CE)      -0.205    11.449    C0/count_sel_reg[4]
  -------------------------------------------------------------------
                         required time                         11.449    
                         arrival time                          -6.365    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 C0/count_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/count_sel_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 1.054ns (22.881%)  route 3.553ns (77.119%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 11.580 - 10.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.755     1.758    C0/clk_out1
    SLICE_X40Y48         FDRE                                         r  C0/count_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456     2.214 r  C0/count_sel_reg[0]/Q
                         net (fo=14, routed)          1.182     3.396    C0/sel[0]
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.146     3.542 r  C0/STATE[2]_i_4/O
                         net (fo=4, routed)           1.215     4.757    C0/STATE[2]_i_4_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I0_O)        0.328     5.085 r  C0/count_sel[5]_i_3/O
                         net (fo=1, routed)           0.500     5.584    C0/count_sel[5]_i_3_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.124     5.708 r  C0/count_sel[5]_i_1/O
                         net (fo=6, routed)           0.656     6.365    C0/count_sel[5]_i_1_n_0
    SLICE_X41Y48         FDRE                                         r  C0/count_sel_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.577    11.580    C0/clk_out1
    SLICE_X41Y48         FDRE                                         r  C0/count_sel_reg[5]/C
                         clock pessimism              0.146    11.726    
                         clock uncertainty           -0.072    11.654    
    SLICE_X41Y48         FDRE (Setup_fdre_C_CE)      -0.205    11.449    C0/count_sel_reg[5]
  -------------------------------------------------------------------
                         required time                         11.449    
                         arrival time                          -6.365    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 C0/count_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/STATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 0.994ns (21.805%)  route 3.565ns (78.195%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 11.580 - 10.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.755     1.758    C0/clk_out1
    SLICE_X41Y48         FDRE                                         r  C0/count_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.419     2.177 r  C0/count_sel_reg[2]/Q
                         net (fo=12, routed)          1.097     3.274    C0/sel[2]
    SLICE_X38Y50         LUT6 (Prop_lut6_I2_O)        0.299     3.573 r  C0/count_sel[5]_i_4/O
                         net (fo=3, routed)           0.961     4.534    C0/count_sel[5]_i_4_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I0_O)        0.124     4.658 r  C0/STATE[1]_i_2/O
                         net (fo=1, routed)           1.032     5.690    C0/STATE[1]_i_2_n_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I1_O)        0.152     5.842 r  C0/STATE[1]_i_1/O
                         net (fo=1, routed)           0.474     6.317    C0/STATE[1]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  C0/STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.577    11.580    C0/clk_out1
    SLICE_X41Y47         FDRE                                         r  C0/STATE_reg[1]/C
                         clock pessimism              0.143    11.723    
                         clock uncertainty           -0.072    11.651    
    SLICE_X41Y47         FDRE (Setup_fdre_C_D)       -0.249    11.402    C0/STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         11.402    
                         arrival time                          -6.317    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.129ns  (required time - arrival time)
  Source:                 C0/count_ss_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/count_ss_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.843ns (37.819%)  route 3.030ns (62.181%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 11.579 - 10.000 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.753     1.756    C0/clk_out1
    SLICE_X38Y48         FDRE                                         r  C0/count_ss_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     2.274 f  C0/count_ss_reg[4]/Q
                         net (fo=3, routed)           0.953     3.227    C0/count_ss_reg[4]
    SLICE_X36Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.351 f  C0/count_ss[0]_i_10/O
                         net (fo=1, routed)           1.282     4.633    C0/count_ss[0]_i_10_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.757 r  C0/count_ss[0]_i_8/O
                         net (fo=1, routed)           0.795     5.552    C0/count_ss[0]_i_8_n_0
    SLICE_X38Y47         LUT3 (Prop_lut3_I2_O)        0.124     5.676 r  C0/count_ss[0]_i_7/O
                         net (fo=1, routed)           0.000     5.676    C0/count_ss[0]_i_7_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.189 r  C0/count_ss_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.189    C0/count_ss_reg[0]_i_2_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.306 r  C0/count_ss_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.306    C0/count_ss_reg[4]_i_1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.629 r  C0/count_ss_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.629    C0/count_ss_reg[8]_i_1_n_6
    SLICE_X38Y49         FDRE                                         r  C0/count_ss_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.576    11.579    C0/clk_out1
    SLICE_X38Y49         FDRE                                         r  C0/count_ss_reg[9]/C
                         clock pessimism              0.142    11.721    
                         clock uncertainty           -0.072    11.649    
    SLICE_X38Y49         FDRE (Setup_fdre_C_D)        0.109    11.758    C0/count_ss_reg[9]
  -------------------------------------------------------------------
                         required time                         11.758    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                  5.129    

Slack (MET) :             5.137ns  (required time - arrival time)
  Source:                 C0/count_ss_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/count_ss_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 1.835ns (37.717%)  route 3.030ns (62.283%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 11.579 - 10.000 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.753     1.756    C0/clk_out1
    SLICE_X38Y48         FDRE                                         r  C0/count_ss_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     2.274 f  C0/count_ss_reg[4]/Q
                         net (fo=3, routed)           0.953     3.227    C0/count_ss_reg[4]
    SLICE_X36Y48         LUT4 (Prop_lut4_I1_O)        0.124     3.351 f  C0/count_ss[0]_i_10/O
                         net (fo=1, routed)           1.282     4.633    C0/count_ss[0]_i_10_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.757 r  C0/count_ss[0]_i_8/O
                         net (fo=1, routed)           0.795     5.552    C0/count_ss[0]_i_8_n_0
    SLICE_X38Y47         LUT3 (Prop_lut3_I2_O)        0.124     5.676 r  C0/count_ss[0]_i_7/O
                         net (fo=1, routed)           0.000     5.676    C0/count_ss[0]_i_7_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.189 r  C0/count_ss_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.189    C0/count_ss_reg[0]_i_2_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.306 r  C0/count_ss_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.306    C0/count_ss_reg[4]_i_1_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.621 r  C0/count_ss_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.621    C0/count_ss_reg[8]_i_1_n_4
    SLICE_X38Y49         FDRE                                         r  C0/count_ss_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.576    11.579    C0/clk_out1
    SLICE_X38Y49         FDRE                                         r  C0/count_ss_reg[11]/C
                         clock pessimism              0.142    11.721    
                         clock uncertainty           -0.072    11.649    
    SLICE_X38Y49         FDRE (Setup_fdre_C_D)        0.109    11.758    C0/count_ss_reg[11]
  -------------------------------------------------------------------
                         required time                         11.758    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                  5.137    

Slack (MET) :             5.167ns  (required time - arrival time)
  Source:                 C1/FSM_onehot_RxTxSTATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/rx_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 1.058ns (24.620%)  route 3.239ns (75.380%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 11.580 - 10.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.755     1.758    C1/clk_out1
    SLICE_X40Y47         FDRE                                         r  C1/FSM_onehot_RxTxSTATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     2.214 r  C1/FSM_onehot_RxTxSTATE_reg[1]/Q
                         net (fo=31, routed)          1.396     3.610    C1/FSM_onehot_RxTxSTATE_reg_n_0_[1]
    SLICE_X40Y49         LUT4 (Prop_lut4_I2_O)        0.152     3.762 f  C1/shift_register[7]_i_3/O
                         net (fo=1, routed)           0.907     4.669    C1/shift_register[7]_i_3_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.326     4.995 r  C1/shift_register[7]_i_1/O
                         net (fo=10, routed)          0.596     5.592    C1/shift_register[7]_i_1_n_0
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.124     5.716 r  C1/rx_count[3]_i_1/O
                         net (fo=4, routed)           0.340     6.055    C1/rx_count[3]_i_1_n_0
    SLICE_X41Y49         FDRE                                         r  C1/rx_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.577    11.580    C1/clk_out1
    SLICE_X41Y49         FDRE                                         r  C1/rx_count_reg[0]/C
                         clock pessimism              0.143    11.723    
                         clock uncertainty           -0.072    11.651    
    SLICE_X41Y49         FDRE (Setup_fdre_C_R)       -0.429    11.222    C1/rx_count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.222    
                         arrival time                          -6.055    
  -------------------------------------------------------------------
                         slack                                  5.167    

Slack (MET) :             5.167ns  (required time - arrival time)
  Source:                 C1/FSM_onehot_RxTxSTATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/rx_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 1.058ns (24.620%)  route 3.239ns (75.380%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 11.580 - 10.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.755     1.758    C1/clk_out1
    SLICE_X40Y47         FDRE                                         r  C1/FSM_onehot_RxTxSTATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     2.214 r  C1/FSM_onehot_RxTxSTATE_reg[1]/Q
                         net (fo=31, routed)          1.396     3.610    C1/FSM_onehot_RxTxSTATE_reg_n_0_[1]
    SLICE_X40Y49         LUT4 (Prop_lut4_I2_O)        0.152     3.762 f  C1/shift_register[7]_i_3/O
                         net (fo=1, routed)           0.907     4.669    C1/shift_register[7]_i_3_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.326     4.995 r  C1/shift_register[7]_i_1/O
                         net (fo=10, routed)          0.596     5.592    C1/shift_register[7]_i_1_n_0
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.124     5.716 r  C1/rx_count[3]_i_1/O
                         net (fo=4, routed)           0.340     6.055    C1/rx_count[3]_i_1_n_0
    SLICE_X41Y49         FDRE                                         r  C1/rx_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.577    11.580    C1/clk_out1
    SLICE_X41Y49         FDRE                                         r  C1/rx_count_reg[1]/C
                         clock pessimism              0.143    11.723    
                         clock uncertainty           -0.072    11.651    
    SLICE_X41Y49         FDRE (Setup_fdre_C_R)       -0.429    11.222    C1/rx_count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.222    
                         arrival time                          -6.055    
  -------------------------------------------------------------------
                         slack                                  5.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 C0/send_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/shift_register_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.807%)  route 0.092ns (33.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.592     0.594    C0/clk_out1
    SLICE_X41Y46         FDRE                                         r  C0/send_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  C0/send_data_reg[6]/Q
                         net (fo=1, routed)           0.092     0.827    C1/shift_register_reg[6]_0[6]
    SLICE_X43Y45         LUT5 (Prop_lut5_I4_O)        0.045     0.872 r  C1/shift_register[6]_i_1/O
                         net (fo=1, routed)           0.000     0.872    C1/shift_register[6]_i_1_n_0
    SLICE_X43Y45         FDRE                                         r  C1/shift_register_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861     0.863    C1/clk_out1
    SLICE_X43Y45         FDRE                                         r  C1/shift_register_reg[6]/C
                         clock pessimism             -0.253     0.610    
    SLICE_X43Y45         FDRE (Hold_fdre_C_D)         0.092     0.702    C1/shift_register_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 C1/shift_register_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/shift_register_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.592     0.594    C1/clk_out1
    SLICE_X43Y46         FDRE                                         r  C1/shift_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  C1/shift_register_reg[3]/Q
                         net (fo=1, routed)           0.105     0.840    C1/in9[4]
    SLICE_X43Y45         LUT5 (Prop_lut5_I0_O)        0.045     0.885 r  C1/shift_register[4]_i_1/O
                         net (fo=1, routed)           0.000     0.885    C1/shift_register[4]_i_1_n_0
    SLICE_X43Y45         FDRE                                         r  C1/shift_register_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861     0.863    C1/clk_out1
    SLICE_X43Y45         FDRE                                         r  C1/shift_register_reg[4]/C
                         clock pessimism             -0.253     0.610    
    SLICE_X43Y45         FDRE (Hold_fdre_C_D)         0.091     0.701    C1/shift_register_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 C0/count_sel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/send_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (53.992%)  route 0.158ns (46.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.593     0.595    C0/clk_out1
    SLICE_X41Y48         FDRE                                         r  C0/count_sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     0.736 f  C0/count_sel_reg[4]/Q
                         net (fo=11, routed)          0.158     0.894    C0/sel[4]
    SLICE_X42Y47         LUT6 (Prop_lut6_I4_O)        0.045     0.939 r  C0/g0_b4/O
                         net (fo=1, routed)           0.000     0.939    C0/g0_b4_n_0
    SLICE_X42Y47         FDRE                                         r  C0/send_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.862     0.864    C0/clk_out1
    SLICE_X42Y47         FDRE                                         r  C0/send_data_reg[4]/C
                         clock pessimism             -0.253     0.611    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.121     0.732    C0/send_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 C0/count_sel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/send_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.680%)  route 0.160ns (46.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.593     0.595    C0/clk_out1
    SLICE_X41Y48         FDRE                                         r  C0/count_sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  C0/count_sel_reg[4]/Q
                         net (fo=11, routed)          0.160     0.896    C0/sel[4]
    SLICE_X42Y47         LUT6 (Prop_lut6_I4_O)        0.045     0.941 r  C0/g0_b3/O
                         net (fo=1, routed)           0.000     0.941    C0/g0_b3_n_0
    SLICE_X42Y47         FDRE                                         r  C0/send_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.862     0.864    C0/clk_out1
    SLICE_X42Y47         FDRE                                         r  C0/send_data_reg[3]/C
                         clock pessimism             -0.253     0.611    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.121     0.732    C0/send_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 C1/shift_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/shift_register_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.592     0.594    C1/clk_out1
    SLICE_X43Y46         FDRE                                         r  C1/shift_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  C1/shift_register_reg[0]/Q
                         net (fo=1, routed)           0.136     0.871    C1/in9[1]
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.045     0.916 r  C1/shift_register[1]_i_1/O
                         net (fo=1, routed)           0.000     0.916    C1/shift_register[1]_i_1_n_0
    SLICE_X43Y46         FDRE                                         r  C1/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861     0.863    C1/clk_out1
    SLICE_X43Y46         FDRE                                         r  C1/shift_register_reg[1]/C
                         clock pessimism             -0.269     0.594    
    SLICE_X43Y46         FDRE (Hold_fdre_C_D)         0.092     0.686    C1/shift_register_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 C1/FSM_onehot_RxTxSTATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/shift_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.541%)  route 0.131ns (38.459%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.592     0.594    C1/clk_out1
    SLICE_X42Y46         FDRE                                         r  C1/FSM_onehot_RxTxSTATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     0.758 r  C1/FSM_onehot_RxTxSTATE_reg[2]/Q
                         net (fo=14, routed)          0.131     0.888    C1/FSM_onehot_RxTxSTATE_reg_n_0_[2]
    SLICE_X43Y46         LUT5 (Prop_lut5_I2_O)        0.045     0.933 r  C1/shift_register[2]_i_1/O
                         net (fo=1, routed)           0.000     0.933    C1/shift_register[2]_i_1_n_0
    SLICE_X43Y46         FDRE                                         r  C1/shift_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861     0.863    C1/clk_out1
    SLICE_X43Y46         FDRE                                         r  C1/shift_register_reg[2]/C
                         clock pessimism             -0.256     0.607    
    SLICE_X43Y46         FDRE (Hold_fdre_C_D)         0.092     0.699    C1/shift_register_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 C1/FSM_onehot_RxTxSTATE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/shift_register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.757%)  route 0.141ns (40.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.592     0.594    C1/clk_out1
    SLICE_X42Y45         FDSE                                         r  C1/FSM_onehot_RxTxSTATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDSE (Prop_fdse_C_Q)         0.164     0.758 r  C1/FSM_onehot_RxTxSTATE_reg[0]/Q
                         net (fo=13, routed)          0.141     0.898    C1/FSM_onehot_RxTxSTATE_reg_n_0_[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I3_O)        0.045     0.943 r  C1/shift_register[5]_i_1/O
                         net (fo=1, routed)           0.000     0.943    C1/shift_register[5]_i_1_n_0
    SLICE_X43Y45         FDRE                                         r  C1/shift_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861     0.863    C1/clk_out1
    SLICE_X43Y45         FDRE                                         r  C1/shift_register_reg[5]/C
                         clock pessimism             -0.256     0.607    
    SLICE_X43Y45         FDRE (Hold_fdre_C_D)         0.092     0.699    C1/shift_register_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 C0/slave_select_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/FSM_onehot_RxTxSTATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.886%)  route 0.172ns (48.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.593     0.595    C0/clk_out1
    SLICE_X41Y47         FDSE                                         r  C0/slave_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDSE (Prop_fdse_C_Q)         0.141     0.736 r  C0/slave_select_reg/Q
                         net (fo=9, routed)           0.172     0.908    C1/LED_OBUF
    SLICE_X40Y47         LUT6 (Prop_lut6_I4_O)        0.045     0.953 r  C1/FSM_onehot_RxTxSTATE[1]_i_1/O
                         net (fo=1, routed)           0.000     0.953    C1/FSM_onehot_RxTxSTATE[1]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  C1/FSM_onehot_RxTxSTATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.862     0.864    C1/clk_out1
    SLICE_X40Y47         FDRE                                         r  C1/FSM_onehot_RxTxSTATE_reg[1]/C
                         clock pessimism             -0.256     0.608    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.092     0.700    C1/FSM_onehot_RxTxSTATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 C0/count_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C0/count_sel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.468%)  route 0.175ns (48.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.593     0.595    C0/clk_out1
    SLICE_X40Y48         FDRE                                         r  C0/count_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  C0/count_sel_reg[0]/Q
                         net (fo=14, routed)          0.175     0.911    C0/sel[0]
    SLICE_X41Y48         LUT6 (Prop_lut6_I4_O)        0.045     0.956 r  C0/count_sel[3]_i_1/O
                         net (fo=1, routed)           0.000     0.956    C0/count_sel[3]_i_1_n_0
    SLICE_X41Y48         FDRE                                         r  C0/count_sel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.862     0.864    C0/clk_out1
    SLICE_X41Y48         FDRE                                         r  C0/count_sel_reg[3]/C
                         clock pessimism             -0.256     0.608    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.092     0.700    C0/count_sel_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 C0/slave_select_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/FSM_onehot_RxTxSTATE_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.241%)  route 0.208ns (52.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.593     0.595    C0/clk_out1
    SLICE_X41Y47         FDSE                                         r  C0/slave_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDSE (Prop_fdse_C_Q)         0.141     0.736 r  C0/slave_select_reg/Q
                         net (fo=9, routed)           0.208     0.943    C1/LED_OBUF
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.045     0.988 r  C1/FSM_onehot_RxTxSTATE[0]_i_1/O
                         net (fo=1, routed)           0.000     0.988    C1/FSM_onehot_RxTxSTATE[0]_i_1_n_0
    SLICE_X42Y45         FDSE                                         r  C1/FSM_onehot_RxTxSTATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861     0.863    C1/clk_out1
    SLICE_X42Y45         FDSE                                         r  C1/FSM_onehot_RxTxSTATE_reg[0]/C
                         clock pessimism             -0.253     0.610    
    SLICE_X42Y45         FDSE (Hold_fdse_C_D)         0.120     0.730    C1/FSM_onehot_RxTxSTATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    syscon/clk_wizard/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y47     C0/STATE_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y47     C0/STATE_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y47     C0/STATE_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y47     C0/begin_transmission_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y48     C0/count_sel_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y48     C0/count_sel_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y48     C0/count_sel_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y48     C0/count_sel_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y47     C0/STATE_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y47     C0/STATE_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y47     C0/STATE_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y47     C0/STATE_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y47     C0/STATE_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y47     C0/STATE_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y47     C0/begin_transmission_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y47     C0/begin_transmission_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y48     C0/count_sel_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y48     C0/count_sel_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y47     C0/STATE_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y47     C0/STATE_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y47     C0/STATE_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y47     C0/STATE_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y47     C0/STATE_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y47     C0/STATE_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y47     C0/begin_transmission_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y47     C0/begin_transmission_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y48     C0/count_sel_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y48     C0/count_sel_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { syscon/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    syscon/clk_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  syscon/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  syscon/clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  syscon/clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  syscon/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           69  Failing Endpoints,  Worst Slack       -4.021ns,  Total Violation     -253.044ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.778ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.021ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C1/spi_clk_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.480ns  (logic 0.580ns (39.191%)  route 0.900ns (60.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns = ( 13.427 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    11.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.758    13.427    syscon/XCLK
    SLICE_X43Y48         FDPE                                         r  syscon/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDPE (Prop_fdpe_C_Q)         0.456    13.883 r  syscon/reset_counter_reg[31]/Q
                         net (fo=16, routed)          0.498    14.380    C1/Q[0]
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.124    14.504 r  C1/spi_clk_count[0]_i_1/O
                         net (fo=12, routed)          0.402    14.907    C1/spi_clk_count[0]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  C1/spi_clk_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.575    11.578    C1/clk_out1
    SLICE_X38Y44         FDRE                                         r  C1/spi_clk_count_reg[10]/C
                         clock pessimism              0.000    11.578    
                         clock uncertainty           -0.169    11.410    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.524    10.886    C1/spi_clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         10.886    
                         arrival time                         -14.907    
  -------------------------------------------------------------------
                         slack                                 -4.021    

Slack (VIOLATED) :        -4.021ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C1/spi_clk_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.480ns  (logic 0.580ns (39.191%)  route 0.900ns (60.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns = ( 13.427 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    11.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.758    13.427    syscon/XCLK
    SLICE_X43Y48         FDPE                                         r  syscon/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDPE (Prop_fdpe_C_Q)         0.456    13.883 r  syscon/reset_counter_reg[31]/Q
                         net (fo=16, routed)          0.498    14.380    C1/Q[0]
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.124    14.504 r  C1/spi_clk_count[0]_i_1/O
                         net (fo=12, routed)          0.402    14.907    C1/spi_clk_count[0]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  C1/spi_clk_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.575    11.578    C1/clk_out1
    SLICE_X38Y44         FDRE                                         r  C1/spi_clk_count_reg[11]/C
                         clock pessimism              0.000    11.578    
                         clock uncertainty           -0.169    11.410    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.524    10.886    C1/spi_clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         10.886    
                         arrival time                         -14.907    
  -------------------------------------------------------------------
                         slack                                 -4.021    

Slack (VIOLATED) :        -4.021ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C1/spi_clk_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.480ns  (logic 0.580ns (39.191%)  route 0.900ns (60.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns = ( 13.427 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    11.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.758    13.427    syscon/XCLK
    SLICE_X43Y48         FDPE                                         r  syscon/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDPE (Prop_fdpe_C_Q)         0.456    13.883 r  syscon/reset_counter_reg[31]/Q
                         net (fo=16, routed)          0.498    14.380    C1/Q[0]
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.124    14.504 r  C1/spi_clk_count[0]_i_1/O
                         net (fo=12, routed)          0.402    14.907    C1/spi_clk_count[0]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  C1/spi_clk_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.575    11.578    C1/clk_out1
    SLICE_X38Y44         FDRE                                         r  C1/spi_clk_count_reg[4]/C
                         clock pessimism              0.000    11.578    
                         clock uncertainty           -0.169    11.410    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.524    10.886    C1/spi_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.886    
                         arrival time                         -14.907    
  -------------------------------------------------------------------
                         slack                                 -4.021    

Slack (VIOLATED) :        -4.021ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C1/spi_clk_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.480ns  (logic 0.580ns (39.191%)  route 0.900ns (60.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns = ( 13.427 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    11.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.758    13.427    syscon/XCLK
    SLICE_X43Y48         FDPE                                         r  syscon/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDPE (Prop_fdpe_C_Q)         0.456    13.883 r  syscon/reset_counter_reg[31]/Q
                         net (fo=16, routed)          0.498    14.380    C1/Q[0]
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.124    14.504 r  C1/spi_clk_count[0]_i_1/O
                         net (fo=12, routed)          0.402    14.907    C1/spi_clk_count[0]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  C1/spi_clk_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.575    11.578    C1/clk_out1
    SLICE_X38Y44         FDRE                                         r  C1/spi_clk_count_reg[5]/C
                         clock pessimism              0.000    11.578    
                         clock uncertainty           -0.169    11.410    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.524    10.886    C1/spi_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.886    
                         arrival time                         -14.907    
  -------------------------------------------------------------------
                         slack                                 -4.021    

Slack (VIOLATED) :        -4.021ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C1/spi_clk_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.480ns  (logic 0.580ns (39.191%)  route 0.900ns (60.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns = ( 13.427 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    11.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.758    13.427    syscon/XCLK
    SLICE_X43Y48         FDPE                                         r  syscon/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDPE (Prop_fdpe_C_Q)         0.456    13.883 r  syscon/reset_counter_reg[31]/Q
                         net (fo=16, routed)          0.498    14.380    C1/Q[0]
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.124    14.504 r  C1/spi_clk_count[0]_i_1/O
                         net (fo=12, routed)          0.402    14.907    C1/spi_clk_count[0]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  C1/spi_clk_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.575    11.578    C1/clk_out1
    SLICE_X38Y44         FDRE                                         r  C1/spi_clk_count_reg[6]/C
                         clock pessimism              0.000    11.578    
                         clock uncertainty           -0.169    11.410    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.524    10.886    C1/spi_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         10.886    
                         arrival time                         -14.907    
  -------------------------------------------------------------------
                         slack                                 -4.021    

Slack (VIOLATED) :        -4.021ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C1/spi_clk_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.480ns  (logic 0.580ns (39.191%)  route 0.900ns (60.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns = ( 13.427 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    11.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.758    13.427    syscon/XCLK
    SLICE_X43Y48         FDPE                                         r  syscon/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDPE (Prop_fdpe_C_Q)         0.456    13.883 r  syscon/reset_counter_reg[31]/Q
                         net (fo=16, routed)          0.498    14.380    C1/Q[0]
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.124    14.504 r  C1/spi_clk_count[0]_i_1/O
                         net (fo=12, routed)          0.402    14.907    C1/spi_clk_count[0]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  C1/spi_clk_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.575    11.578    C1/clk_out1
    SLICE_X38Y44         FDRE                                         r  C1/spi_clk_count_reg[7]/C
                         clock pessimism              0.000    11.578    
                         clock uncertainty           -0.169    11.410    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.524    10.886    C1/spi_clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         10.886    
                         arrival time                         -14.907    
  -------------------------------------------------------------------
                         slack                                 -4.021    

Slack (VIOLATED) :        -4.021ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C1/spi_clk_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.480ns  (logic 0.580ns (39.191%)  route 0.900ns (60.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns = ( 13.427 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    11.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.758    13.427    syscon/XCLK
    SLICE_X43Y48         FDPE                                         r  syscon/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDPE (Prop_fdpe_C_Q)         0.456    13.883 r  syscon/reset_counter_reg[31]/Q
                         net (fo=16, routed)          0.498    14.380    C1/Q[0]
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.124    14.504 r  C1/spi_clk_count[0]_i_1/O
                         net (fo=12, routed)          0.402    14.907    C1/spi_clk_count[0]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  C1/spi_clk_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.575    11.578    C1/clk_out1
    SLICE_X38Y44         FDRE                                         r  C1/spi_clk_count_reg[8]/C
                         clock pessimism              0.000    11.578    
                         clock uncertainty           -0.169    11.410    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.524    10.886    C1/spi_clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         10.886    
                         arrival time                         -14.907    
  -------------------------------------------------------------------
                         slack                                 -4.021    

Slack (VIOLATED) :        -4.021ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C1/spi_clk_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.480ns  (logic 0.580ns (39.191%)  route 0.900ns (60.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns = ( 13.427 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    11.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.758    13.427    syscon/XCLK
    SLICE_X43Y48         FDPE                                         r  syscon/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDPE (Prop_fdpe_C_Q)         0.456    13.883 r  syscon/reset_counter_reg[31]/Q
                         net (fo=16, routed)          0.498    14.380    C1/Q[0]
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.124    14.504 r  C1/spi_clk_count[0]_i_1/O
                         net (fo=12, routed)          0.402    14.907    C1/spi_clk_count[0]_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  C1/spi_clk_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.575    11.578    C1/clk_out1
    SLICE_X38Y44         FDRE                                         r  C1/spi_clk_count_reg[9]/C
                         clock pessimism              0.000    11.578    
                         clock uncertainty           -0.169    11.410    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.524    10.886    C1/spi_clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         10.886    
                         arrival time                         -14.907    
  -------------------------------------------------------------------
                         slack                                 -4.021    

Slack (VIOLATED) :        -4.016ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C1/spi_clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.571ns  (logic 0.580ns (36.911%)  route 0.991ns (63.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 11.579 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns = ( 13.427 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    11.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.758    13.427    syscon/XCLK
    SLICE_X43Y48         FDPE                                         r  syscon/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDPE (Prop_fdpe_C_Q)         0.456    13.883 r  syscon/reset_counter_reg[31]/Q
                         net (fo=16, routed)          0.498    14.380    C1/Q[0]
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.124    14.504 r  C1/spi_clk_count[0]_i_1/O
                         net (fo=12, routed)          0.494    14.998    C1/spi_clk_count[0]_i_1_n_0
    SLICE_X39Y48         FDRE                                         r  C1/spi_clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.576    11.579    C1/clk_out1
    SLICE_X39Y48         FDRE                                         r  C1/spi_clk_count_reg[0]/C
                         clock pessimism              0.000    11.579    
                         clock uncertainty           -0.169    11.411    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    10.982    C1/spi_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                         -14.998    
  -------------------------------------------------------------------
                         slack                                 -4.016    

Slack (VIOLATED) :        -4.016ns  (required time - arrival time)
  Source:                 syscon/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C1/spi_clk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.571ns  (logic 0.580ns (36.911%)  route 0.991ns (63.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 11.579 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns = ( 13.427 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  XCLK (IN)
                         net (fo=0)                   0.000     8.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    11.568    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.669 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.758    13.427    syscon/XCLK
    SLICE_X43Y48         FDPE                                         r  syscon/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDPE (Prop_fdpe_C_Q)         0.456    13.883 r  syscon/reset_counter_reg[31]/Q
                         net (fo=16, routed)          0.498    14.380    C1/Q[0]
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.124    14.504 r  C1/spi_clk_count[0]_i_1/O
                         net (fo=12, routed)          0.494    14.998    C1/spi_clk_count[0]_i_1_n_0
    SLICE_X39Y48         FDRE                                         r  C1/spi_clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.490    11.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.576    11.579    C1/clk_out1
    SLICE_X39Y48         FDRE                                         r  C1/spi_clk_count_reg[1]/C
                         clock pessimism              0.000    11.579    
                         clock uncertainty           -0.169    11.411    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    10.982    C1/spi_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                         -14.998    
  -------------------------------------------------------------------
                         slack                                 -4.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C0/send_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.116%)  route 0.172ns (54.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.595     1.507    syscon/XCLK
    SLICE_X43Y48         FDPE                                         r  syscon/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.648 r  syscon/reset_counter_reg[31]/Q
                         net (fo=16, routed)          0.172     1.820    C0/Q[0]
    SLICE_X42Y47         FDRE                                         r  C0/send_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.862     0.864    C0/clk_out1
    SLICE_X42Y47         FDRE                                         r  C0/send_data_reg[1]/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.169     1.033    
    SLICE_X42Y47         FDRE (Hold_fdre_C_R)         0.009     1.042    C0/send_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C0/send_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.116%)  route 0.172ns (54.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.595     1.507    syscon/XCLK
    SLICE_X43Y48         FDPE                                         r  syscon/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.648 r  syscon/reset_counter_reg[31]/Q
                         net (fo=16, routed)          0.172     1.820    C0/Q[0]
    SLICE_X42Y47         FDRE                                         r  C0/send_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.862     0.864    C0/clk_out1
    SLICE_X42Y47         FDRE                                         r  C0/send_data_reg[2]/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.169     1.033    
    SLICE_X42Y47         FDRE (Hold_fdre_C_R)         0.009     1.042    C0/send_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C0/send_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.116%)  route 0.172ns (54.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.595     1.507    syscon/XCLK
    SLICE_X43Y48         FDPE                                         r  syscon/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.648 r  syscon/reset_counter_reg[31]/Q
                         net (fo=16, routed)          0.172     1.820    C0/Q[0]
    SLICE_X42Y47         FDRE                                         r  C0/send_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.862     0.864    C0/clk_out1
    SLICE_X42Y47         FDRE                                         r  C0/send_data_reg[3]/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.169     1.033    
    SLICE_X42Y47         FDRE (Hold_fdre_C_R)         0.009     1.042    C0/send_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C0/send_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.116%)  route 0.172ns (54.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.595     1.507    syscon/XCLK
    SLICE_X43Y48         FDPE                                         r  syscon/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.648 r  syscon/reset_counter_reg[31]/Q
                         net (fo=16, routed)          0.172     1.820    C0/Q[0]
    SLICE_X42Y47         FDRE                                         r  C0/send_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.862     0.864    C0/clk_out1
    SLICE_X42Y47         FDRE                                         r  C0/send_data_reg[4]/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.169     1.033    
    SLICE_X42Y47         FDRE (Hold_fdre_C_R)         0.009     1.042    C0/send_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C1/mosi_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.116%)  route 0.172ns (54.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.595     1.507    syscon/XCLK
    SLICE_X43Y48         FDPE                                         r  syscon/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.648 r  syscon/reset_counter_reg[31]/Q
                         net (fo=16, routed)          0.172     1.820    C1/Q[0]
    SLICE_X43Y47         FDSE                                         r  C1/mosi_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.862     0.864    C1/clk_out1
    SLICE_X43Y47         FDSE                                         r  C1/mosi_reg/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.169     1.033    
    SLICE_X43Y47         FDSE (Hold_fdse_C_S)        -0.018     1.015    C1/mosi_reg
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C1/FSM_onehot_RxTxSTATE_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.482%)  route 0.225ns (61.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.595     1.507    syscon/XCLK
    SLICE_X43Y48         FDPE                                         r  syscon/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.648 r  syscon/reset_counter_reg[31]/Q
                         net (fo=16, routed)          0.225     1.874    C1/Q[0]
    SLICE_X42Y46         FDRE                                         r  C1/FSM_onehot_RxTxSTATE_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861     0.863    C1/clk_out1
    SLICE_X42Y46         FDRE                                         r  C1/FSM_onehot_RxTxSTATE_reg[2]/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            0.169     1.032    
    SLICE_X42Y46         FDRE (Hold_fdre_C_R)         0.009     1.041    C1/FSM_onehot_RxTxSTATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C1/FSM_onehot_RxTxSTATE_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.842%)  route 0.232ns (62.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.595     1.507    syscon/XCLK
    SLICE_X43Y48         FDPE                                         r  syscon/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.648 r  syscon/reset_counter_reg[31]/Q
                         net (fo=16, routed)          0.232     1.880    C1/Q[0]
    SLICE_X42Y45         FDSE                                         r  C1/FSM_onehot_RxTxSTATE_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861     0.863    C1/clk_out1
    SLICE_X42Y45         FDSE                                         r  C1/FSM_onehot_RxTxSTATE_reg[0]/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            0.169     1.032    
    SLICE_X42Y45         FDSE (Hold_fdse_C_S)         0.009     1.041    C1/FSM_onehot_RxTxSTATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C1/shift_register_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.482%)  route 0.225ns (61.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.595     1.507    syscon/XCLK
    SLICE_X43Y48         FDPE                                         r  syscon/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.648 r  syscon/reset_counter_reg[31]/Q
                         net (fo=16, routed)          0.225     1.874    C1/Q[0]
    SLICE_X43Y46         FDRE                                         r  C1/shift_register_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861     0.863    C1/clk_out1
    SLICE_X43Y46         FDRE                                         r  C1/shift_register_reg[0]/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            0.169     1.032    
    SLICE_X43Y46         FDRE (Hold_fdre_C_R)        -0.018     1.014    C1/shift_register_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C1/shift_register_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.482%)  route 0.225ns (61.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.595     1.507    syscon/XCLK
    SLICE_X43Y48         FDPE                                         r  syscon/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.648 r  syscon/reset_counter_reg[31]/Q
                         net (fo=16, routed)          0.225     1.874    C1/Q[0]
    SLICE_X43Y46         FDRE                                         r  C1/shift_register_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861     0.863    C1/clk_out1
    SLICE_X43Y46         FDRE                                         r  C1/shift_register_reg[1]/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            0.169     1.032    
    SLICE_X43Y46         FDRE (Hold_fdre_C_R)        -0.018     1.014    C1/shift_register_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 syscon/reset_counter_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            C1/shift_register_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.482%)  route 0.225ns (61.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.595     1.507    syscon/XCLK
    SLICE_X43Y48         FDPE                                         r  syscon/reset_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.648 r  syscon/reset_counter_reg[31]/Q
                         net (fo=16, routed)          0.225     1.874    C1/Q[0]
    SLICE_X43Y46         FDRE                                         r  C1/shift_register_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861     0.863    C1/clk_out1
    SLICE_X43Y46         FDRE                                         r  C1/shift_register_reg[2]/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            0.169     1.032    
    SLICE_X43Y46         FDRE (Hold_fdre_C_R)        -0.018     1.014    C1/shift_register_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.860    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C0/slave_select_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_CLS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.556ns  (logic 4.080ns (62.230%)  route 2.476ns (37.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.755     1.758    C0/clk_out1
    SLICE_X41Y47         FDSE                                         r  C0/slave_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDSE (Prop_fdse_C_Q)         0.456     2.214 r  C0/slave_select_reg/Q
                         net (fo=9, routed)           2.476     4.690    LED_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.624     8.314 r  SS_CLS_OBUF_inst/O
                         net (fo=0)                   0.000     8.314    SS_CLS
    V15                                                               r  SS_CLS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/mosi_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.491ns  (logic 4.211ns (64.885%)  route 2.279ns (35.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.755     1.758    C1/clk_out1
    SLICE_X43Y47         FDSE                                         r  C1/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDSE (Prop_fdse_C_Q)         0.419     2.177 r  C1/mosi_reg/Q
                         net (fo=1, routed)           2.279     4.456    MOSI_OBUF
    W15                  OBUF (Prop_obuf_I_O)         3.792     8.249 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     8.249    MOSI
    W15                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C0/slave_select_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.046ns  (logic 3.987ns (65.945%)  route 2.059ns (34.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.755     1.758    C0/clk_out1
    SLICE_X41Y47         FDSE                                         r  C0/slave_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDSE (Prop_fdse_C_Q)         0.456     2.214 r  C0/slave_select_reg/Q
                         net (fo=9, routed)           2.059     4.273    LED_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.531     7.804 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000     7.804    LED
    M14                                                               r  LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/sclk_previous_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.883ns  (logic 4.204ns (71.464%)  route 1.679ns (28.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.680     1.680    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.755     1.758    C1/clk_out1
    SLICE_X41Y47         FDSE                                         r  C1/sclk_previous_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDSE (Prop_fdse_C_Q)         0.419     2.177 r  C1/sclk_previous_reg/Q
                         net (fo=4, routed)           1.679     3.856    SCK_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.785     7.641 r  SCK_OBUF_inst/O
                         net (fo=0)                   0.000     7.641    SCK
    T10                                                               r  SCK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C1/sclk_previous_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.493ns (81.199%)  route 0.346ns (18.801%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.593     0.595    C1/clk_out1
    SLICE_X41Y47         FDSE                                         r  C1/sclk_previous_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDSE (Prop_fdse_C_Q)         0.128     0.723 r  C1/sclk_previous_reg/Q
                         net (fo=4, routed)           0.346     1.068    SCK_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.365     2.434 r  SCK_OBUF_inst/O
                         net (fo=0)                   0.000     2.434    SCK
    T10                                                               r  SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C0/slave_select_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.899ns  (logic 1.373ns (72.300%)  route 0.526ns (27.700%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.593     0.595    C0/clk_out1
    SLICE_X41Y47         FDSE                                         r  C0/slave_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDSE (Prop_fdse_C_Q)         0.141     0.736 r  C0/slave_select_reg/Q
                         net (fo=9, routed)           0.526     1.262    LED_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.232     2.494 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000     2.494    LED
    M14                                                               r  LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/mosi_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.096ns  (logic 1.499ns (71.553%)  route 0.596ns (28.447%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.593     0.595    C1/clk_out1
    SLICE_X43Y47         FDSE                                         r  C1/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDSE (Prop_fdse_C_Q)         0.128     0.723 r  C1/mosi_reg/Q
                         net (fo=1, routed)           0.596     1.319    MOSI_OBUF
    W15                  OBUF (Prop_obuf_I_O)         1.371     2.690 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     2.690    MOSI
    W15                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C0/slave_select_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_CLS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 1.465ns (67.687%)  route 0.699ns (32.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.593     0.595    C0/clk_out1
    SLICE_X41Y47         FDSE                                         r  C0/slave_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDSE (Prop_fdse_C_Q)         0.141     0.736 r  C0/slave_select_reg/Q
                         net (fo=9, routed)           0.699     1.435    LED_OBUF
    V15                  OBUF (Prop_obuf_I_O)         1.324     2.759 r  SS_CLS_OBUF_inst/O
                         net (fo=0)                   0.000     2.759    SS_CLS
    V15                                                               r  SS_CLS (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 syscon/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 f  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.680     5.680    syscon/clk_wizard/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     2.142 f  syscon/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     3.902    syscon/clk_wizard/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.003 f  syscon/clk_wizard/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     5.680    syscon/clk_wizard/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  syscon/clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 syscon/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            syscon/clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.548     0.548    syscon/clk_wizard/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.506 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.024    syscon/clk_wizard/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  syscon/clk_wizard/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.548    syscon/clk_wizard/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 START_CLS
                            (input port)
  Destination:            C0/STATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.381ns  (logic 1.729ns (27.103%)  route 4.652ns (72.897%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  START_CLS (IN)
                         net (fo=0)                   0.000     0.000    START_CLS
    P16                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  START_CLS_IBUF_inst/O
                         net (fo=6, routed)           3.145     4.599    C0/START_CLS_IBUF
    SLICE_X36Y48         LUT6 (Prop_lut6_I3_O)        0.124     4.723 r  C0/STATE[1]_i_2/O
                         net (fo=1, routed)           1.032     5.755    C0/STATE[1]_i_2_n_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I1_O)        0.152     5.907 r  C0/STATE[1]_i_1/O
                         net (fo=1, routed)           0.474     6.381    C0/STATE[1]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  C0/STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.490     1.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.577     1.580    C0/clk_out1
    SLICE_X41Y47         FDRE                                         r  C0/STATE_reg[1]/C

Slack:                    inf
  Source:                 START_CLS
                            (input port)
  Destination:            C0/STATE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.314ns  (logic 2.081ns (32.965%)  route 4.233ns (67.035%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  START_CLS (IN)
                         net (fo=0)                   0.000     0.000    START_CLS
    P16                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  START_CLS_IBUF_inst/O
                         net (fo=6, routed)           2.123     3.577    C0/START_CLS_IBUF
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.150     3.727 r  C0/STATE[2]_i_5/O
                         net (fo=1, routed)           0.967     4.694    C0/STATE[2]_i_5_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.326     5.020 r  C0/STATE[2]_i_3/O
                         net (fo=3, routed)           0.659     5.679    C0/STATE
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.152     5.831 r  C0/STATE[2]_i_1/O
                         net (fo=1, routed)           0.483     6.314    C0/STATE[2]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  C0/STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.490     1.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.577     1.580    C0/clk_out1
    SLICE_X41Y47         FDRE                                         r  C0/STATE_reg[2]/C

Slack:                    inf
  Source:                 START_CLS
                            (input port)
  Destination:            C0/STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.565ns  (logic 2.053ns (36.901%)  route 3.511ns (63.099%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        1.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  START_CLS (IN)
                         net (fo=0)                   0.000     0.000    START_CLS
    P16                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  START_CLS_IBUF_inst/O
                         net (fo=6, routed)           2.123     3.577    C0/START_CLS_IBUF
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.150     3.727 r  C0/STATE[2]_i_5/O
                         net (fo=1, routed)           0.967     4.694    C0/STATE[2]_i_5_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.326     5.020 r  C0/STATE[2]_i_3/O
                         net (fo=3, routed)           0.421     5.441    C0/STATE
    SLICE_X41Y47         LUT6 (Prop_lut6_I4_O)        0.124     5.565 r  C0/STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     5.565    C0/STATE[0]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  C0/STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.490     1.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.577     1.580    C0/clk_out1
    SLICE_X41Y47         FDRE                                         r  C0/STATE_reg[0]/C

Slack:                    inf
  Source:                 CLEAR_CLS
                            (input port)
  Destination:            C0/prevSTATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.373ns  (logic 1.736ns (32.314%)  route 3.637ns (67.686%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  CLEAR_CLS (IN)
                         net (fo=0)                   0.000     0.000    CLEAR_CLS
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  CLEAR_CLS_IBUF_inst/O
                         net (fo=6, routed)           2.810     4.298    C0/CLEAR_CLS_IBUF
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124     4.422 r  C0/prevSTATE[2]_i_2/O
                         net (fo=3, routed)           0.827     5.249    C0/prevSTATE[2]_i_2_n_0
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.124     5.373 r  C0/prevSTATE[0]_i_1/O
                         net (fo=1, routed)           0.000     5.373    C0/prevSTATE[0]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  C0/prevSTATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.490     1.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.577     1.580    C0/clk_out1
    SLICE_X41Y47         FDRE                                         r  C0/prevSTATE_reg[0]/C

Slack:                    inf
  Source:                 CLEAR_CLS
                            (input port)
  Destination:            C0/prevSTATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.967ns  (logic 1.736ns (34.955%)  route 3.231ns (65.045%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  CLEAR_CLS (IN)
                         net (fo=0)                   0.000     0.000    CLEAR_CLS
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  CLEAR_CLS_IBUF_inst/O
                         net (fo=6, routed)           2.810     4.298    C0/CLEAR_CLS_IBUF
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124     4.422 r  C0/prevSTATE[2]_i_2/O
                         net (fo=3, routed)           0.421     4.843    C0/prevSTATE[2]_i_2_n_0
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.124     4.967 r  C0/prevSTATE[1]_i_1/O
                         net (fo=1, routed)           0.000     4.967    C0/prevSTATE[1]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  C0/prevSTATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.490     1.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.577     1.580    C0/clk_out1
    SLICE_X41Y47         FDRE                                         r  C0/prevSTATE_reg[1]/C

Slack:                    inf
  Source:                 CLEAR_CLS
                            (input port)
  Destination:            C0/prevSTATE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.962ns  (logic 1.731ns (34.890%)  route 3.231ns (65.110%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  CLEAR_CLS (IN)
                         net (fo=0)                   0.000     0.000    CLEAR_CLS
    K19                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  CLEAR_CLS_IBUF_inst/O
                         net (fo=6, routed)           2.810     4.298    C0/CLEAR_CLS_IBUF
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124     4.422 r  C0/prevSTATE[2]_i_2/O
                         net (fo=3, routed)           0.421     4.843    C0/prevSTATE[2]_i_2_n_0
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.119     4.962 r  C0/prevSTATE[2]_i_1/O
                         net (fo=1, routed)           0.000     4.962    C0/prevSTATE[2]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  C0/prevSTATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.490     1.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.577     1.580    C0/clk_out1
    SLICE_X41Y47         FDRE                                         r  C0/prevSTATE_reg[2]/C

Slack:                    inf
  Source:                 START_CLS
                            (input port)
  Destination:            C0/slave_select_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.632ns  (logic 1.701ns (36.733%)  route 2.930ns (63.267%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  START_CLS (IN)
                         net (fo=0)                   0.000     0.000    START_CLS
    P16                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  START_CLS_IBUF_inst/O
                         net (fo=6, routed)           2.123     3.577    C0/START_CLS_IBUF
    SLICE_X40Y46         LUT3 (Prop_lut3_I0_O)        0.124     3.701 r  C0/slave_select_i_2/O
                         net (fo=1, routed)           0.807     4.508    C0/slave_select_i_2_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.632 r  C0/slave_select_i_1/O
                         net (fo=1, routed)           0.000     4.632    C0/slave_select_i_1_n_0
    SLICE_X41Y47         FDSE                                         r  C0/slave_select_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.490     1.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.577     1.580    C0/clk_out1
    SLICE_X41Y47         FDSE                                         r  C0/slave_select_reg/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            C1/shift_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.670ns  (logic 1.689ns (63.261%)  route 0.981ns (36.739%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    T11                  IBUF (Prop_ibuf_I_O)         1.565     1.565 r  MISO_IBUF_inst/O
                         net (fo=1, routed)           0.981     2.546    C1/MISO_IBUF
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124     2.670 r  C1/shift_register[0]_i_1/O
                         net (fo=1, routed)           0.000     2.670    C1/shift_register[0]_i_1_n_0
    SLICE_X43Y46         FDRE                                         r  C1/shift_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.490     1.490    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          1.576     1.579    C1/clk_out1
    SLICE_X43Y46         FDRE                                         r  C1/shift_register_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            C1/shift_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.377ns (51.373%)  route 0.357ns (48.627%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    T11                  IBUF (Prop_ibuf_I_O)         0.332     0.332 r  MISO_IBUF_inst/O
                         net (fo=1, routed)           0.357     0.689    C1/MISO_IBUF
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.045     0.734 r  C1/shift_register[0]_i_1/O
                         net (fo=1, routed)           0.000     0.734    C1/shift_register[0]_i_1_n_0
    SLICE_X43Y46         FDRE                                         r  C1/shift_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.861     0.863    C1/clk_out1
    SLICE_X43Y46         FDRE                                         r  C1/shift_register_reg[0]/C

Slack:                    inf
  Source:                 START_CLS
                            (input port)
  Destination:            C0/prevSTATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.312ns (23.096%)  route 1.037ns (76.904%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  START_CLS (IN)
                         net (fo=0)                   0.000     0.000    START_CLS
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  START_CLS_IBUF_inst/O
                         net (fo=6, routed)           0.888     1.109    C0/START_CLS_IBUF
    SLICE_X39Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.154 r  C0/prevSTATE[2]_i_2/O
                         net (fo=3, routed)           0.150     1.304    C0/prevSTATE[2]_i_2_n_0
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.045     1.349 r  C0/prevSTATE[1]_i_1/O
                         net (fo=1, routed)           0.000     1.349    C0/prevSTATE[1]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  C0/prevSTATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.862     0.864    C0/clk_out1
    SLICE_X41Y47         FDRE                                         r  C0/prevSTATE_reg[1]/C

Slack:                    inf
  Source:                 START_CLS
                            (input port)
  Destination:            C0/prevSTATE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.316ns (23.323%)  route 1.037ns (76.677%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  START_CLS (IN)
                         net (fo=0)                   0.000     0.000    START_CLS
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  START_CLS_IBUF_inst/O
                         net (fo=6, routed)           0.888     1.109    C0/START_CLS_IBUF
    SLICE_X39Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.154 r  C0/prevSTATE[2]_i_2/O
                         net (fo=3, routed)           0.150     1.304    C0/prevSTATE[2]_i_2_n_0
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.049     1.353 r  C0/prevSTATE[2]_i_1/O
                         net (fo=1, routed)           0.000     1.353    C0/prevSTATE[2]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  C0/prevSTATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.862     0.864    C0/clk_out1
    SLICE_X41Y47         FDRE                                         r  C0/prevSTATE_reg[2]/C

Slack:                    inf
  Source:                 START_CLS
                            (input port)
  Destination:            C0/slave_select_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.312ns (22.111%)  route 1.097ns (77.889%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  START_CLS (IN)
                         net (fo=0)                   0.000     0.000    START_CLS
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  START_CLS_IBUF_inst/O
                         net (fo=6, routed)           0.820     1.042    C0/START_CLS_IBUF
    SLICE_X40Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.087 r  C0/slave_select_i_2/O
                         net (fo=1, routed)           0.277     1.364    C0/slave_select_i_2_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.409 r  C0/slave_select_i_1/O
                         net (fo=1, routed)           0.000     1.409    C0/slave_select_i_1_n_0
    SLICE_X41Y47         FDSE                                         r  C0/slave_select_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.862     0.864    C0/clk_out1
    SLICE_X41Y47         FDSE                                         r  C0/slave_select_reg/C

Slack:                    inf
  Source:                 START_CLS
                            (input port)
  Destination:            C0/prevSTATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.489ns  (logic 0.312ns (20.924%)  route 1.177ns (79.076%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  START_CLS (IN)
                         net (fo=0)                   0.000     0.000    START_CLS
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  START_CLS_IBUF_inst/O
                         net (fo=6, routed)           0.888     1.109    C0/START_CLS_IBUF
    SLICE_X39Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.154 r  C0/prevSTATE[2]_i_2/O
                         net (fo=3, routed)           0.290     1.444    C0/prevSTATE[2]_i_2_n_0
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.045     1.489 r  C0/prevSTATE[0]_i_1/O
                         net (fo=1, routed)           0.000     1.489    C0/prevSTATE[0]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  C0/prevSTATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.862     0.864    C0/clk_out1
    SLICE_X41Y47         FDRE                                         r  C0/prevSTATE_reg[0]/C

Slack:                    inf
  Source:                 START_CLS
                            (input port)
  Destination:            C0/STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.597ns  (logic 0.312ns (19.504%)  route 1.286ns (80.496%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  START_CLS (IN)
                         net (fo=0)                   0.000     0.000    START_CLS
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  START_CLS_IBUF_inst/O
                         net (fo=6, routed)           1.134     1.355    C0/START_CLS_IBUF
    SLICE_X36Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.400 r  C0/STATE[0]_i_3/O
                         net (fo=1, routed)           0.152     1.552    C0/STATE[0]_i_3_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.597 r  C0/STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     1.597    C0/STATE[0]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  C0/STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.862     0.864    C0/clk_out1
    SLICE_X41Y47         FDRE                                         r  C0/STATE_reg[0]/C

Slack:                    inf
  Source:                 CLEAR_CLS
                            (input port)
  Destination:            C0/STATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.916ns  (logic 0.345ns (17.995%)  route 1.572ns (82.005%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  CLEAR_CLS (IN)
                         net (fo=0)                   0.000     0.000    CLEAR_CLS
    K19                  IBUF (Prop_ibuf_I_O)         0.256     0.256 f  CLEAR_CLS_IBUF_inst/O
                         net (fo=6, routed)           1.034     1.290    C0/CLEAR_CLS_IBUF
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.335 r  C0/STATE[1]_i_2/O
                         net (fo=1, routed)           0.371     1.706    C0/STATE[1]_i_2_n_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I1_O)        0.044     1.750 r  C0/STATE[1]_i_1/O
                         net (fo=1, routed)           0.166     1.916    C0/STATE[1]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  C0/STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.862     0.864    C0/clk_out1
    SLICE_X41Y47         FDRE                                         r  C0/STATE_reg[1]/C

Slack:                    inf
  Source:                 START_CLS
                            (input port)
  Destination:            C0/STATE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.979ns  (logic 0.355ns (17.912%)  route 1.625ns (82.088%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  START_CLS (IN)
                         net (fo=0)                   0.000     0.000    START_CLS
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  START_CLS_IBUF_inst/O
                         net (fo=6, routed)           1.057     1.279    C0/START_CLS_IBUF
    SLICE_X36Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.324 f  C0/STATE[2]_i_10/O
                         net (fo=1, routed)           0.155     1.479    C0/STATE[2]_i_10_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.524 r  C0/STATE[2]_i_3/O
                         net (fo=3, routed)           0.232     1.756    C0/STATE
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.043     1.799 r  C0/STATE[2]_i_1/O
                         net (fo=1, routed)           0.180     1.979    C0/STATE[2]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  C0/STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.814     0.814    syscon/clk_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  syscon/clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    syscon/clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  syscon/clk_wizard/inst/clkout1_buf/O
                         net (fo=65, routed)          0.862     0.864    C0/clk_out1
    SLICE_X41Y47         FDRE                                         r  C0/STATE_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[27]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.877ns  (logic 1.489ns (38.404%)  route 2.388ns (61.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  XRESET_IBUF_inst/O
                         net (fo=34, routed)          2.388     3.877    syscon/AS[0]
    SLICE_X40Y50         FDPE                                         f  syscon/reset_counter_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     4.956    syscon/XCLK
    SLICE_X40Y50         FDPE                                         r  syscon/reset_counter_reg[27]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[28]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.877ns  (logic 1.489ns (38.404%)  route 2.388ns (61.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  XRESET_IBUF_inst/O
                         net (fo=34, routed)          2.388     3.877    syscon/AS[0]
    SLICE_X40Y50         FDPE                                         f  syscon/reset_counter_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     4.956    syscon/XCLK
    SLICE_X40Y50         FDPE                                         r  syscon/reset_counter_reg[28]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[29]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.877ns  (logic 1.489ns (38.404%)  route 2.388ns (61.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  XRESET_IBUF_inst/O
                         net (fo=34, routed)          2.388     3.877    syscon/AS[0]
    SLICE_X40Y50         FDPE                                         f  syscon/reset_counter_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     4.956    syscon/XCLK
    SLICE_X40Y50         FDPE                                         r  syscon/reset_counter_reg[29]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[30]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.877ns  (logic 1.489ns (38.404%)  route 2.388ns (61.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  XRESET_IBUF_inst/O
                         net (fo=34, routed)          2.388     3.877    syscon/AS[0]
    SLICE_X40Y50         FDPE                                         f  syscon/reset_counter_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     4.956    syscon/XCLK
    SLICE_X40Y50         FDPE                                         r  syscon/reset_counter_reg[30]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[24]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.873ns  (logic 1.489ns (38.447%)  route 2.384ns (61.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  XRESET_IBUF_inst/O
                         net (fo=34, routed)          2.384     3.873    syscon/AS[0]
    SLICE_X41Y50         FDPE                                         f  syscon/reset_counter_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     4.956    syscon/XCLK
    SLICE_X41Y50         FDPE                                         r  syscon/reset_counter_reg[24]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[25]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.873ns  (logic 1.489ns (38.447%)  route 2.384ns (61.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  XRESET_IBUF_inst/O
                         net (fo=34, routed)          2.384     3.873    syscon/AS[0]
    SLICE_X41Y50         FDPE                                         f  syscon/reset_counter_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     4.956    syscon/XCLK
    SLICE_X41Y50         FDPE                                         r  syscon/reset_counter_reg[25]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[26]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.873ns  (logic 1.489ns (38.447%)  route 2.384ns (61.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  XRESET_IBUF_inst/O
                         net (fo=34, routed)          2.384     3.873    syscon/AS[0]
    SLICE_X41Y50         FDPE                                         f  syscon/reset_counter_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     4.956    syscon/XCLK
    SLICE_X41Y50         FDPE                                         r  syscon/reset_counter_reg[26]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[16]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.594ns  (logic 1.489ns (41.426%)  route 2.105ns (58.574%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  XRESET_IBUF_inst/O
                         net (fo=34, routed)          2.105     3.594    syscon/AS[0]
    SLICE_X40Y51         FDPE                                         f  syscon/reset_counter_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     4.956    syscon/XCLK
    SLICE_X40Y51         FDPE                                         r  syscon/reset_counter_reg[16]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[17]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.594ns  (logic 1.489ns (41.426%)  route 2.105ns (58.574%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  XRESET_IBUF_inst/O
                         net (fo=34, routed)          2.105     3.594    syscon/AS[0]
    SLICE_X40Y51         FDPE                                         f  syscon/reset_counter_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     4.956    syscon/XCLK
    SLICE_X40Y51         FDPE                                         r  syscon/reset_counter_reg[17]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[18]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.594ns  (logic 1.489ns (41.426%)  route 2.105ns (58.574%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  XRESET_IBUF_inst/O
                         net (fo=34, routed)          2.105     3.594    syscon/AS[0]
    SLICE_X40Y51         FDPE                                         f  syscon/reset_counter_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     4.956    syscon/XCLK
    SLICE_X40Y51         FDPE                                         r  syscon/reset_counter_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 syscon/clk_wizard/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            syscon/reset_counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.045ns (4.621%)  route 0.929ns (95.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  syscon/clk_wizard/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           0.929     0.929    syscon/locked
    SLICE_X43Y50         LUT1 (Prop_lut1_I0_O)        0.045     0.974 r  syscon/reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.974    syscon/p_1_out[0]
    SLICE_X43Y50         FDPE                                         r  syscon/reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.859     2.018    syscon/XCLK
    SLICE_X43Y50         FDPE                                         r  syscon/reset_counter_reg[0]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.257ns (23.435%)  route 0.838ns (76.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  XRESET_IBUF_inst/O
                         net (fo=34, routed)          0.838     1.095    syscon/AS[0]
    SLICE_X43Y50         FDPE                                         f  syscon/reset_counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.859     2.018    syscon/XCLK
    SLICE_X43Y50         FDPE                                         r  syscon/reset_counter_reg[0]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[10]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.257ns (23.435%)  route 0.838ns (76.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  XRESET_IBUF_inst/O
                         net (fo=34, routed)          0.838     1.095    syscon/AS[0]
    SLICE_X42Y50         FDPE                                         f  syscon/reset_counter_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.859     2.018    syscon/XCLK
    SLICE_X42Y50         FDPE                                         r  syscon/reset_counter_reg[10]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[11]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.257ns (23.435%)  route 0.838ns (76.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  XRESET_IBUF_inst/O
                         net (fo=34, routed)          0.838     1.095    syscon/AS[0]
    SLICE_X42Y50         FDPE                                         f  syscon/reset_counter_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.859     2.018    syscon/XCLK
    SLICE_X42Y50         FDPE                                         r  syscon/reset_counter_reg[11]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[12]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.257ns (23.435%)  route 0.838ns (76.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  XRESET_IBUF_inst/O
                         net (fo=34, routed)          0.838     1.095    syscon/AS[0]
    SLICE_X42Y50         FDPE                                         f  syscon/reset_counter_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.859     2.018    syscon/XCLK
    SLICE_X42Y50         FDPE                                         r  syscon/reset_counter_reg[12]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[13]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.257ns (23.435%)  route 0.838ns (76.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  XRESET_IBUF_inst/O
                         net (fo=34, routed)          0.838     1.095    syscon/AS[0]
    SLICE_X42Y50         FDPE                                         f  syscon/reset_counter_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.859     2.018    syscon/XCLK
    SLICE_X42Y50         FDPE                                         r  syscon/reset_counter_reg[13]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[14]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.257ns (23.435%)  route 0.838ns (76.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  XRESET_IBUF_inst/O
                         net (fo=34, routed)          0.838     1.095    syscon/AS[0]
    SLICE_X42Y50         FDPE                                         f  syscon/reset_counter_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.859     2.018    syscon/XCLK
    SLICE_X42Y50         FDPE                                         r  syscon/reset_counter_reg[14]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[15]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.257ns (23.435%)  route 0.838ns (76.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  XRESET_IBUF_inst/O
                         net (fo=34, routed)          0.838     1.095    syscon/AS[0]
    SLICE_X42Y50         FDPE                                         f  syscon/reset_counter_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.859     2.018    syscon/XCLK
    SLICE_X42Y50         FDPE                                         r  syscon/reset_counter_reg[15]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.257ns (23.435%)  route 0.838ns (76.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  XRESET_IBUF_inst/O
                         net (fo=34, routed)          0.838     1.095    syscon/AS[0]
    SLICE_X43Y50         FDPE                                         f  syscon/reset_counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.859     2.018    syscon/XCLK
    SLICE_X43Y50         FDPE                                         r  syscon/reset_counter_reg[1]/C

Slack:                    inf
  Source:                 XRESET
                            (input port)
  Destination:            syscon/reset_counter_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.257ns (23.435%)  route 0.838ns (76.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  XRESET (IN)
                         net (fo=0)                   0.000     0.000    XRESET
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  XRESET_IBUF_inst/O
                         net (fo=34, routed)          0.838     1.095    syscon/AS[0]
    SLICE_X43Y50         FDPE                                         f  syscon/reset_counter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  XCLK (IN)
                         net (fo=0)                   0.000     0.000    XCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  XCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    XCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  XCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.859     2.018    syscon/XCLK
    SLICE_X43Y50         FDPE                                         r  syscon/reset_counter_reg[2]/C





