// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module guitar_effects_wah (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r,
        p_read,
        p_read1,
        wah_values_buffer_address0,
        wah_values_buffer_ce0,
        wah_values_buffer_we0,
        wah_values_buffer_d0,
        wah_values_buffer_q0,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        bandpass_coeffs,
        control_signal_buffer_address0,
        control_signal_buffer_ce0,
        control_signal_buffer_we0,
        control_signal_buffer_d0,
        control_signal_buffer_q0,
        ap_return_0,
        ap_return_1,
        grp_fu_607_p_din0,
        grp_fu_607_p_din1,
        grp_fu_607_p_dout0,
        grp_fu_607_p_ce,
        grp_fu_611_p_din0,
        grp_fu_611_p_dout0,
        grp_fu_611_p_ce
);

parameter    ap_ST_fsm_state1 = 29'd1;
parameter    ap_ST_fsm_state2 = 29'd2;
parameter    ap_ST_fsm_state3 = 29'd4;
parameter    ap_ST_fsm_state4 = 29'd8;
parameter    ap_ST_fsm_state5 = 29'd16;
parameter    ap_ST_fsm_state6 = 29'd32;
parameter    ap_ST_fsm_state7 = 29'd64;
parameter    ap_ST_fsm_state8 = 29'd128;
parameter    ap_ST_fsm_state9 = 29'd256;
parameter    ap_ST_fsm_state10 = 29'd512;
parameter    ap_ST_fsm_state11 = 29'd1024;
parameter    ap_ST_fsm_state12 = 29'd2048;
parameter    ap_ST_fsm_state13 = 29'd4096;
parameter    ap_ST_fsm_state14 = 29'd8192;
parameter    ap_ST_fsm_state15 = 29'd16384;
parameter    ap_ST_fsm_state16 = 29'd32768;
parameter    ap_ST_fsm_state17 = 29'd65536;
parameter    ap_ST_fsm_state18 = 29'd131072;
parameter    ap_ST_fsm_state19 = 29'd262144;
parameter    ap_ST_fsm_state20 = 29'd524288;
parameter    ap_ST_fsm_state21 = 29'd1048576;
parameter    ap_ST_fsm_state22 = 29'd2097152;
parameter    ap_ST_fsm_state23 = 29'd4194304;
parameter    ap_ST_fsm_state24 = 29'd8388608;
parameter    ap_ST_fsm_state25 = 29'd16777216;
parameter    ap_ST_fsm_state26 = 29'd33554432;
parameter    ap_ST_fsm_state27 = 29'd67108864;
parameter    ap_ST_fsm_state28 = 29'd134217728;
parameter    ap_ST_fsm_state29 = 29'd268435456;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] input_r;
input  [30:0] p_read;
input  [15:0] p_read1;
output  [6:0] wah_values_buffer_address0;
output   wah_values_buffer_ce0;
output   wah_values_buffer_we0;
output  [15:0] wah_values_buffer_d0;
input  [15:0] wah_values_buffer_q0;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [31:0] m_axi_gmem_WDATA;
output  [3:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [31:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] bandpass_coeffs;
output  [6:0] control_signal_buffer_address0;
output   control_signal_buffer_ce0;
output   control_signal_buffer_we0;
output  [4:0] control_signal_buffer_d0;
input  [4:0] control_signal_buffer_q0;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [31:0] grp_fu_607_p_din0;
output  [31:0] grp_fu_607_p_din1;
input  [31:0] grp_fu_607_p_dout0;
output   grp_fu_607_p_ce;
output  [31:0] grp_fu_611_p_din0;
input  [31:0] grp_fu_611_p_dout0;
output   grp_fu_611_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[6:0] wah_values_buffer_address0;
reg wah_values_buffer_ce0;
reg wah_values_buffer_we0;
reg m_axi_gmem_ARVALID;
reg m_axi_gmem_RREADY;
reg[6:0] control_signal_buffer_address0;
reg control_signal_buffer_ce0;
reg control_signal_buffer_we0;

(* fsm_encoding = "none" *) reg   [28:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire  signed [31:0] sub_ln227_fu_193_p2;
reg  signed [31:0] sub_ln227_reg_458;
reg   [0:0] tmp_reg_463;
wire    ap_CS_fsm_state2;
wire   [64:0] grp_fu_210_p2;
reg   [64:0] mul_ln227_reg_474;
wire    ap_CS_fsm_state3;
reg   [15:0] tmp_5_reg_479;
wire    ap_CS_fsm_state4;
wire   [15:0] select_ln227_1_fu_253_p3;
reg   [15:0] select_ln227_1_reg_490;
wire  signed [7:0] trunc_ln231_fu_290_p1;
reg  signed [7:0] trunc_ln231_reg_500;
wire    ap_CS_fsm_state24;
wire   [7:0] add_ln240_fu_294_p2;
reg   [7:0] add_ln240_reg_505;
wire    ap_CS_fsm_state25;
reg   [0:0] p_Result_s_reg_515;
wire    ap_CS_fsm_state27;
wire   [22:0] p_Result_7_fu_325_p1;
reg   [22:0] p_Result_7_reg_520;
wire   [0:0] isNeg_fu_339_p3;
reg   [0:0] isNeg_reg_525;
wire   [8:0] ush_fu_357_p3;
reg   [8:0] ush_reg_530;
wire   [15:0] val_fu_419_p3;
reg   [15:0] val_reg_535;
wire    ap_CS_fsm_state28;
wire    grp_wah_Pipeline_WAH_LOOP_fu_159_ap_start;
wire    grp_wah_Pipeline_WAH_LOOP_fu_159_ap_done;
wire    grp_wah_Pipeline_WAH_LOOP_fu_159_ap_idle;
wire    grp_wah_Pipeline_WAH_LOOP_fu_159_ap_ready;
wire   [6:0] grp_wah_Pipeline_WAH_LOOP_fu_159_wah_values_buffer_address0;
wire    grp_wah_Pipeline_WAH_LOOP_fu_159_wah_values_buffer_ce0;
wire   [6:0] grp_wah_Pipeline_WAH_LOOP_fu_159_control_signal_buffer_address0;
wire    grp_wah_Pipeline_WAH_LOOP_fu_159_control_signal_buffer_ce0;
wire    grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_AWVALID;
wire   [63:0] grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_AWADDR;
wire   [0:0] grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_AWID;
wire   [31:0] grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_AWLEN;
wire   [2:0] grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_AWSIZE;
wire   [1:0] grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_AWBURST;
wire   [1:0] grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_AWLOCK;
wire   [3:0] grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_AWCACHE;
wire   [2:0] grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_AWPROT;
wire   [3:0] grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_AWQOS;
wire   [3:0] grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_AWREGION;
wire   [0:0] grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_AWUSER;
wire    grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_WVALID;
wire   [31:0] grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_WDATA;
wire   [3:0] grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_WSTRB;
wire    grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_WLAST;
wire   [0:0] grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_WID;
wire   [0:0] grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_WUSER;
wire    grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARVALID;
wire   [63:0] grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARADDR;
wire   [0:0] grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARID;
wire   [31:0] grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARLEN;
wire   [2:0] grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARSIZE;
wire   [1:0] grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARBURST;
wire   [1:0] grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARLOCK;
wire   [3:0] grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARCACHE;
wire   [2:0] grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARPROT;
wire   [3:0] grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARQOS;
wire   [3:0] grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARREGION;
wire   [0:0] grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARUSER;
wire    grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_RREADY;
wire    grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_BREADY;
wire   [31:0] grp_wah_Pipeline_WAH_LOOP_fu_159_temp_result_out;
wire    grp_wah_Pipeline_WAH_LOOP_fu_159_temp_result_out_ap_vld;
wire   [31:0] grp_wah_Pipeline_WAH_LOOP_fu_159_grp_fu_541_p_din0;
wire   [31:0] grp_wah_Pipeline_WAH_LOOP_fu_159_grp_fu_541_p_din1;
wire    grp_wah_Pipeline_WAH_LOOP_fu_159_grp_fu_541_p_ce;
wire  signed [31:0] grp_wah_Pipeline_WAH_LOOP_fu_159_grp_fu_545_p_din0;
wire    grp_wah_Pipeline_WAH_LOOP_fu_159_grp_fu_545_p_ce;
reg    grp_wah_Pipeline_WAH_LOOP_fu_159_ap_start_reg;
wire    ap_CS_fsm_state26;
wire   [63:0] zext_ln225_fu_280_p1;
wire   [27:0] trunc_ln227_fu_173_p1;
wire   [31:0] shl_ln_fu_177_p3;
wire   [31:0] shl_ln227_1_fu_185_p3;
wire   [33:0] grp_fu_210_p1;
wire   [64:0] sub_ln227_1_fu_226_p2;
wire   [15:0] tmp_4_fu_231_p4;
wire   [15:0] select_ln227_fu_241_p3;
wire   [15:0] sub_ln227_2_fu_247_p2;
wire  signed [15:0] sext_ln231_fu_259_p0;
wire  signed [16:0] sext_ln231_fu_259_p1;
wire   [16:0] grp_fu_269_p0;
wire   [7:0] grp_fu_269_p1;
wire   [4:0] grp_fu_275_p1;
wire    ap_CS_fsm_state5;
wire  signed [15:0] zext_ln225_fu_280_p0;
wire   [4:0] grp_fu_275_p2;
wire   [7:0] grp_fu_269_p2;
wire   [31:0] data_V_fu_303_p1;
wire   [7:0] xs_exp_V_fu_315_p4;
wire   [8:0] zext_ln346_fu_329_p1;
wire   [8:0] add_ln346_fu_333_p2;
wire   [7:0] sub_ln1512_fu_347_p2;
wire  signed [8:0] sext_ln1512_fu_353_p1;
wire   [24:0] mantissa_fu_365_p4;
wire  signed [31:0] sext_ln1488_fu_378_p1;
wire   [62:0] zext_ln15_fu_374_p1;
wire   [62:0] zext_ln1488_fu_381_p1;
wire   [62:0] r_V_fu_385_p2;
wire   [0:0] tmp_10_fu_397_p3;
wire   [62:0] r_V_1_fu_391_p2;
wire   [15:0] zext_ln818_fu_405_p1;
wire   [15:0] tmp_8_fu_409_p4;
wire    ap_CS_fsm_state29;
wire   [15:0] result_V_2_fu_429_p2;
wire   [15:0] result_V_fu_434_p3;
wire  signed [15:0] sext_ln231_1_fu_426_p1;
reg    grp_fu_269_ap_start;
wire    grp_fu_269_ap_done;
reg    grp_fu_275_ap_start;
wire    grp_fu_275_ap_done;
reg    grp_fu_541_ce;
reg    grp_fu_545_ce;
reg   [28:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 29'd1;
#0 grp_wah_Pipeline_WAH_LOOP_fu_159_ap_start_reg = 1'b0;
end

guitar_effects_wah_Pipeline_WAH_LOOP grp_wah_Pipeline_WAH_LOOP_fu_159(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_wah_Pipeline_WAH_LOOP_fu_159_ap_start),
    .ap_done(grp_wah_Pipeline_WAH_LOOP_fu_159_ap_done),
    .ap_idle(grp_wah_Pipeline_WAH_LOOP_fu_159_ap_idle),
    .ap_ready(grp_wah_Pipeline_WAH_LOOP_fu_159_ap_ready),
    .zext_ln238(add_ln240_reg_505),
    .wah_values_buffer_address0(grp_wah_Pipeline_WAH_LOOP_fu_159_wah_values_buffer_address0),
    .wah_values_buffer_ce0(grp_wah_Pipeline_WAH_LOOP_fu_159_wah_values_buffer_ce0),
    .wah_values_buffer_q0(wah_values_buffer_q0),
    .control_signal_buffer_address0(grp_wah_Pipeline_WAH_LOOP_fu_159_control_signal_buffer_address0),
    .control_signal_buffer_ce0(grp_wah_Pipeline_WAH_LOOP_fu_159_control_signal_buffer_ce0),
    .control_signal_buffer_q0(control_signal_buffer_q0),
    .bandpass_coeffs(bandpass_coeffs),
    .m_axi_gmem_AWVALID(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
    .m_axi_gmem_RREADY(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
    .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
    .m_axi_gmem_RID(m_axi_gmem_RID),
    .m_axi_gmem_RFIFONUM(m_axi_gmem_RFIFONUM),
    .m_axi_gmem_RUSER(m_axi_gmem_RUSER),
    .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .temp_result_out(grp_wah_Pipeline_WAH_LOOP_fu_159_temp_result_out),
    .temp_result_out_ap_vld(grp_wah_Pipeline_WAH_LOOP_fu_159_temp_result_out_ap_vld),
    .grp_fu_541_p_din0(grp_wah_Pipeline_WAH_LOOP_fu_159_grp_fu_541_p_din0),
    .grp_fu_541_p_din1(grp_wah_Pipeline_WAH_LOOP_fu_159_grp_fu_541_p_din1),
    .grp_fu_541_p_dout0(grp_fu_607_p_dout0),
    .grp_fu_541_p_ce(grp_wah_Pipeline_WAH_LOOP_fu_159_grp_fu_541_p_ce),
    .grp_fu_545_p_din0(grp_wah_Pipeline_WAH_LOOP_fu_159_grp_fu_545_p_din0),
    .grp_fu_545_p_dout0(grp_fu_611_p_dout0),
    .grp_fu_545_p_ce(grp_wah_Pipeline_WAH_LOOP_fu_159_grp_fu_545_p_ce)
);

guitar_effects_mul_32s_34ns_65_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32s_34ns_65_2_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln227_reg_458),
    .din1(grp_fu_210_p1),
    .ce(1'b1),
    .dout(grp_fu_210_p2)
);

guitar_effects_srem_17ns_8ns_8_21_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 21 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
srem_17ns_8ns_8_21_seq_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_269_ap_start),
    .done(grp_fu_269_ap_done),
    .din0(grp_fu_269_p0),
    .din1(grp_fu_269_p1),
    .ce(1'b1),
    .dout(grp_fu_269_p2)
);

guitar_effects_srem_16ns_5ns_5_20_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 20 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
srem_16ns_5ns_5_20_seq_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_275_ap_start),
    .done(grp_fu_275_ap_done),
    .din0(select_ln227_1_reg_490),
    .din1(grp_fu_275_p1),
    .ce(1'b1),
    .dout(grp_fu_275_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_wah_Pipeline_WAH_LOOP_fu_159_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            grp_wah_Pipeline_WAH_LOOP_fu_159_ap_start_reg <= 1'b1;
        end else if ((grp_wah_Pipeline_WAH_LOOP_fu_159_ap_ready == 1'b1)) begin
            grp_wah_Pipeline_WAH_LOOP_fu_159_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln240_reg_505 <= add_ln240_fu_294_p2;
        trunc_ln231_reg_500 <= trunc_ln231_fu_290_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        isNeg_reg_525 <= add_ln346_fu_333_p2[32'd8];
        p_Result_7_reg_520 <= p_Result_7_fu_325_p1;
        p_Result_s_reg_515 <= data_V_fu_303_p1[32'd31];
        ush_reg_530 <= ush_fu_357_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mul_ln227_reg_474 <= grp_fu_210_p2;
        tmp_5_reg_479 <= {{grp_fu_210_p2[64:49]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        select_ln227_1_reg_490 <= select_ln227_1_fu_253_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        sub_ln227_reg_458[31 : 1] <= sub_ln227_fu_193_p2[31 : 1];
        tmp_reg_463 <= sub_ln227_fu_193_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        val_reg_535 <= val_fu_419_p3;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if ((grp_wah_Pipeline_WAH_LOOP_fu_159_ap_done == 1'b0)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        control_signal_buffer_address0 = zext_ln225_fu_280_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        control_signal_buffer_address0 = grp_wah_Pipeline_WAH_LOOP_fu_159_control_signal_buffer_address0;
    end else begin
        control_signal_buffer_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        control_signal_buffer_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        control_signal_buffer_ce0 = grp_wah_Pipeline_WAH_LOOP_fu_159_control_signal_buffer_ce0;
    end else begin
        control_signal_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        control_signal_buffer_we0 = 1'b1;
    end else begin
        control_signal_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_269_ap_start = 1'b1;
    end else begin
        grp_fu_269_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_275_ap_start = 1'b1;
    end else begin
        grp_fu_275_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_541_ce = grp_wah_Pipeline_WAH_LOOP_fu_159_grp_fu_541_p_ce;
    end else begin
        grp_fu_541_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_545_ce = grp_wah_Pipeline_WAH_LOOP_fu_159_grp_fu_545_p_ce;
    end else begin
        grp_fu_545_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        m_axi_gmem_ARVALID = grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARVALID;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        m_axi_gmem_RREADY = grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_RREADY;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        wah_values_buffer_address0 = zext_ln225_fu_280_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        wah_values_buffer_address0 = grp_wah_Pipeline_WAH_LOOP_fu_159_wah_values_buffer_address0;
    end else begin
        wah_values_buffer_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        wah_values_buffer_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        wah_values_buffer_ce0 = grp_wah_Pipeline_WAH_LOOP_fu_159_wah_values_buffer_ce0;
    end else begin
        wah_values_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        wah_values_buffer_we0 = 1'b1;
    end else begin
        wah_values_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((1'b1 == ap_CS_fsm_state26) & (grp_wah_Pipeline_WAH_LOOP_fu_159_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln240_fu_294_p2 = ($signed(trunc_ln231_fu_290_p1) + $signed(8'd100));

assign add_ln346_fu_333_p2 = ($signed(zext_ln346_fu_329_p1) + $signed(9'd385));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_return_0 = result_V_fu_434_p3;

assign ap_return_1 = sext_ln231_1_fu_426_p1;

assign control_signal_buffer_d0 = grp_fu_275_p2[4:0];

assign data_V_fu_303_p1 = grp_wah_Pipeline_WAH_LOOP_fu_159_temp_result_out;

assign grp_fu_210_p1 = 65'd6382652534;

assign grp_fu_269_p0 = ($signed(sext_ln231_fu_259_p1) + $signed(17'd1));

assign grp_fu_269_p1 = 17'd100;

assign grp_fu_275_p1 = 16'd10;

assign grp_fu_607_p_ce = grp_fu_541_ce;

assign grp_fu_607_p_din0 = grp_wah_Pipeline_WAH_LOOP_fu_159_grp_fu_541_p_din0;

assign grp_fu_607_p_din1 = grp_wah_Pipeline_WAH_LOOP_fu_159_grp_fu_541_p_din1;

assign grp_fu_611_p_ce = grp_fu_545_ce;

assign grp_fu_611_p_din0 = grp_wah_Pipeline_WAH_LOOP_fu_159_grp_fu_545_p_din0;

assign grp_wah_Pipeline_WAH_LOOP_fu_159_ap_start = grp_wah_Pipeline_WAH_LOOP_fu_159_ap_start_reg;

assign isNeg_fu_339_p3 = add_ln346_fu_333_p2[32'd8];

assign m_axi_gmem_ARADDR = grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARADDR;

assign m_axi_gmem_ARBURST = grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARBURST;

assign m_axi_gmem_ARCACHE = grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARCACHE;

assign m_axi_gmem_ARID = grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARID;

assign m_axi_gmem_ARLEN = grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARLEN;

assign m_axi_gmem_ARLOCK = grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARLOCK;

assign m_axi_gmem_ARPROT = grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARPROT;

assign m_axi_gmem_ARQOS = grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARQOS;

assign m_axi_gmem_ARREGION = grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARREGION;

assign m_axi_gmem_ARSIZE = grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARSIZE;

assign m_axi_gmem_ARUSER = grp_wah_Pipeline_WAH_LOOP_fu_159_m_axi_gmem_ARUSER;

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_WDATA = 32'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 4'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign mantissa_fu_365_p4 = {{{{1'd1}, {p_Result_7_reg_520}}}, {1'd0}};

assign p_Result_7_fu_325_p1 = data_V_fu_303_p1[22:0];

assign r_V_1_fu_391_p2 = zext_ln15_fu_374_p1 << zext_ln1488_fu_381_p1;

assign r_V_fu_385_p2 = zext_ln15_fu_374_p1 >> zext_ln1488_fu_381_p1;

assign result_V_2_fu_429_p2 = (16'd0 - val_reg_535);

assign result_V_fu_434_p3 = ((p_Result_s_reg_515[0:0] == 1'b1) ? result_V_2_fu_429_p2 : val_reg_535);

assign select_ln227_1_fu_253_p3 = ((tmp_reg_463[0:0] == 1'b1) ? sub_ln227_2_fu_247_p2 : tmp_5_reg_479);

assign select_ln227_fu_241_p3 = ((tmp_reg_463[0:0] == 1'b1) ? tmp_4_fu_231_p4 : tmp_5_reg_479);

assign sext_ln1488_fu_378_p1 = $signed(ush_reg_530);

assign sext_ln1512_fu_353_p1 = $signed(sub_ln1512_fu_347_p2);

assign sext_ln231_1_fu_426_p1 = trunc_ln231_reg_500;

assign sext_ln231_fu_259_p0 = p_read1;

assign sext_ln231_fu_259_p1 = sext_ln231_fu_259_p0;

assign shl_ln227_1_fu_185_p3 = {{p_read}, {1'd0}};

assign shl_ln_fu_177_p3 = {{trunc_ln227_fu_173_p1}, {4'd0}};

assign sub_ln1512_fu_347_p2 = (8'd127 - xs_exp_V_fu_315_p4);

assign sub_ln227_1_fu_226_p2 = (65'd0 - mul_ln227_reg_474);

assign sub_ln227_2_fu_247_p2 = (16'd0 - select_ln227_fu_241_p3);

assign sub_ln227_fu_193_p2 = (shl_ln_fu_177_p3 - shl_ln227_1_fu_185_p3);

assign tmp_10_fu_397_p3 = r_V_fu_385_p2[32'd24];

assign tmp_4_fu_231_p4 = {{sub_ln227_1_fu_226_p2[64:49]}};

assign tmp_8_fu_409_p4 = {{r_V_1_fu_391_p2[39:24]}};

assign trunc_ln227_fu_173_p1 = p_read[27:0];

assign trunc_ln231_fu_290_p1 = grp_fu_269_p2[7:0];

assign ush_fu_357_p3 = ((isNeg_fu_339_p3[0:0] == 1'b1) ? sext_ln1512_fu_353_p1 : add_ln346_fu_333_p2);

assign val_fu_419_p3 = ((isNeg_reg_525[0:0] == 1'b1) ? zext_ln818_fu_405_p1 : tmp_8_fu_409_p4);

assign wah_values_buffer_d0 = input_r;

assign xs_exp_V_fu_315_p4 = {{data_V_fu_303_p1[30:23]}};

assign zext_ln1488_fu_381_p1 = $unsigned(sext_ln1488_fu_378_p1);

assign zext_ln15_fu_374_p1 = mantissa_fu_365_p4;

assign zext_ln225_fu_280_p0 = p_read1;

assign zext_ln225_fu_280_p1 = $unsigned(zext_ln225_fu_280_p0);

assign zext_ln346_fu_329_p1 = xs_exp_V_fu_315_p4;

assign zext_ln818_fu_405_p1 = tmp_10_fu_397_p3;

always @ (posedge ap_clk) begin
    sub_ln227_reg_458[0] <= 1'b0;
end

endmodule //guitar_effects_wah
