# MIPS-5-Stage-Pipeline-Processor
Designed and simulated a 5 stage pipelined MIPS processor. 
Supported operations include and, or, nor, add, sub, slt, addi, div, mult, lw, sw, mfhi, mflo, beq, j


Top level simulation in processor_top_tb.v file with this loaded instruction: r = a - [a/b] x b
