

================================================================
== Vivado HLS Report for 'axi_timestamper'
================================================================
* Date:           Thu Jul 14 17:17:43 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ProjAXITimestamper
* Solution:       SolutionX
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.30|     2.405|        0.30|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      88|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|     106|     168|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      60|
|Register         |        -|      -|     131|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     237|     316|
+-----------------+---------+-------+--------+--------+
|Available        |     1200|   1920|  484800|  242400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+
    |              Instance             |              Module             | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+
    |axi_timestamper_timestamp_s_axi_U  |axi_timestamper_timestamp_s_axi  |        0|      0|  106|  168|
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+
    |Total                              |                                 |        0|      0|  106|  168|
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |read_latency_counter_1_fu_189_p2  |     +    |      0|  0|  39|          32|           1|
    |tmp_4_fu_253_p2                   |     +    |      0|  0|  39|          32|           1|
    |ret_V_1_fu_208_p2                 |    and   |      0|  0|   2|           1|           1|
    |ret_V_2_fu_238_p2                 |    and   |      0|  0|   2|           1|           1|
    |ret_V_3_fu_272_p2                 |    and   |      0|  0|   2|           1|           1|
    |ret_V_fu_174_p2                   |    and   |      0|  0|   2|           1|           1|
    |tmp_fu_232_p2                     |    and   |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  88|          69|           7|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_read_latency_counter_2_phi_fu_143_p6  |  21|          4|   32|        128|
    |ap_phi_mux_write_latency_counte_1_phi_fu_155_p6  |  21|          4|   32|        128|
    |read_latency_counter                             |   9|          2|   32|         64|
    |write_latency_counte                             |   9|          2|   32|         64|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            |  60|         12|  128|        384|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   1|   0|    1|          0|
    |local_read_timestamp  |  32|   0|   32|          0|
    |local_write_timestam  |  32|   0|   32|          0|
    |read_count_flag_V     |   1|   0|    1|          0|
    |read_latency_counter  |  32|   0|   32|          0|
    |write_count_flag_V    |   1|   0|    1|          0|
    |write_latency_counte  |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 131|   0|  131|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+--------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+-------------------------+-----+-----+--------------+-----------------+--------------+
|s_axi_timestamp_AWVALID  |  in |    1|     s_axi    |    timestamp    |    pointer   |
|s_axi_timestamp_AWREADY  | out |    1|     s_axi    |    timestamp    |    pointer   |
|s_axi_timestamp_AWADDR   |  in |   32|     s_axi    |    timestamp    |    pointer   |
|s_axi_timestamp_WVALID   |  in |    1|     s_axi    |    timestamp    |    pointer   |
|s_axi_timestamp_WREADY   | out |    1|     s_axi    |    timestamp    |    pointer   |
|s_axi_timestamp_WDATA    |  in |   32|     s_axi    |    timestamp    |    pointer   |
|s_axi_timestamp_WSTRB    |  in |    4|     s_axi    |    timestamp    |    pointer   |
|s_axi_timestamp_ARVALID  |  in |    1|     s_axi    |    timestamp    |    pointer   |
|s_axi_timestamp_ARREADY  | out |    1|     s_axi    |    timestamp    |    pointer   |
|s_axi_timestamp_ARADDR   |  in |   32|     s_axi    |    timestamp    |    pointer   |
|s_axi_timestamp_RVALID   | out |    1|     s_axi    |    timestamp    |    pointer   |
|s_axi_timestamp_RREADY   |  in |    1|     s_axi    |    timestamp    |    pointer   |
|s_axi_timestamp_RDATA    | out |   32|     s_axi    |    timestamp    |    pointer   |
|s_axi_timestamp_RRESP    | out |    2|     s_axi    |    timestamp    |    pointer   |
|s_axi_timestamp_BVALID   | out |    1|     s_axi    |    timestamp    |    pointer   |
|s_axi_timestamp_BREADY   |  in |    1|     s_axi    |    timestamp    |    pointer   |
|s_axi_timestamp_BRESP    | out |    2|     s_axi    |    timestamp    |    pointer   |
|ap_clk                   |  in |    1| ap_ctrl_none | axi_timestamper | return value |
|ap_rst_n                 |  in |    1| ap_ctrl_none | axi_timestamper | return value |
|arvalid_V                |  in |    1|    ap_none   |    arvalid_V    |    scalar    |
|arready_V                |  in |    1|    ap_none   |    arready_V    |    scalar    |
|rvalid_V                 |  in |    1|    ap_none   |     rvalid_V    |    scalar    |
|rready_V                 |  in |    1|    ap_none   |     rready_V    |    scalar    |
|wvalid_V                 |  in |    1|    ap_none   |     wvalid_V    |    scalar    |
|wready_V                 |  in |    1|    ap_none   |     wready_V    |    scalar    |
|wlast_V                  |  in |    1|    ap_none   |     wlast_V     |    scalar    |
|bvalid_V                 |  in |    1|    ap_none   |     bvalid_V    |    scalar    |
|bready_V                 |  in |    1|    ap_none   |     bready_V    |    scalar    |
+-------------------------+-----+-----+--------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.40>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %arvalid_V), !map !47"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %arready_V), !map !53"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %rvalid_V), !map !57"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %rready_V), !map !61"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %wvalid_V), !map !65"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %wready_V), !map !69"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %wlast_V), !map !73"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %bvalid_V), !map !77"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %bready_V), !map !81"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %write_timestamp_V), !map !85"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %read_timestamp_V), !map !89"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @axi_timestamper_str) nounwind"   --->   Operation 13 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bready_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %bready_V)" [axi_timestamper.cpp:15]   --->   Operation 14 'read' 'bready_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bvalid_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %bvalid_V)" [axi_timestamper.cpp:15]   --->   Operation 15 'read' 'bvalid_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%wlast_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %wlast_V)" [axi_timestamper.cpp:15]   --->   Operation 16 'read' 'wlast_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%wready_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %wready_V)" [axi_timestamper.cpp:15]   --->   Operation 17 'read' 'wready_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%wvalid_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %wvalid_V)" [axi_timestamper.cpp:15]   --->   Operation 18 'read' 'wvalid_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rready_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %rready_V)" [axi_timestamper.cpp:15]   --->   Operation 19 'read' 'rready_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%rvalid_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %rvalid_V)" [axi_timestamper.cpp:15]   --->   Operation 20 'read' 'rvalid_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arready_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %arready_V)" [axi_timestamper.cpp:15]   --->   Operation 21 'read' 'arready_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arvalid_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %arvalid_V)" [axi_timestamper.cpp:15]   --->   Operation 22 'read' 'arvalid_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [axi_timestamper.cpp:17]   --->   Operation 23 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [axi_timestamper.cpp:18]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %arvalid_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [axi_timestamper.cpp:20]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %arready_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [axi_timestamper.cpp:21]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %rvalid_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [axi_timestamper.cpp:22]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %rready_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [axi_timestamper.cpp:23]   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %wvalid_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [axi_timestamper.cpp:25]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %wready_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [axi_timestamper.cpp:26]   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %wlast_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [axi_timestamper.cpp:27]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %bvalid_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [axi_timestamper.cpp:28]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %bready_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [axi_timestamper.cpp:29]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %write_timestamp_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [10 x i8]* @p_str4, [11 x i8]* @p_str5, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [axi_timestamper.cpp:31]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %read_timestamp_V, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [10 x i8]* @p_str4, [11 x i8]* @p_str6, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [axi_timestamper.cpp:32]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%local_read_timestamp_1 = load i32* @local_read_timestamp, align 4" [axi_timestamper.cpp:41]   --->   Operation 36 'load' 'local_read_timestamp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %read_timestamp_V, i32 %local_read_timestamp_1)" [axi_timestamper.cpp:41]   --->   Operation 37 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%local_write_timestam_1 = load i32* @local_write_timestam, align 4" [axi_timestamper.cpp:42]   --->   Operation 38 'load' 'local_write_timestam_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %write_timestamp_V, i32 %local_write_timestam_1)" [axi_timestamper.cpp:42]   --->   Operation 39 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (0.33ns)   --->   "%ret_V = and i1 %arvalid_V_read, %arready_V_read" [axi_timestamper.cpp:46]   --->   Operation 40 'and' 'ret_V' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%t_V = load i32* @read_latency_counter, align 4" [axi_timestamper.cpp:50]   --->   Operation 41 'load' 't_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %ret_V, label %0, label %1" [axi_timestamper.cpp:46]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%read_count_flag_V_lo = load i1* @read_count_flag_V, align 1" [axi_timestamper.cpp:49]   --->   Operation 43 'load' 'read_count_flag_V_lo' <Predicate = (!ret_V)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.91ns)   --->   "br i1 %read_count_flag_V_lo, label %2, label %._crit_edge281" [axi_timestamper.cpp:49]   --->   Operation 44 'br' <Predicate = (!ret_V)> <Delay = 0.91>
ST_1 : Operation 45 [1/1] (1.48ns)   --->   "%read_latency_counter_1 = add i32 %t_V, 1" [axi_timestamper.cpp:50]   --->   Operation 45 'add' 'read_latency_counter_1' <Predicate = (!ret_V & read_count_flag_V_lo)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.83ns)   --->   "store i32 %read_latency_counter_1, i32* @read_latency_counter, align 4" [axi_timestamper.cpp:50]   --->   Operation 46 'store' <Predicate = (!ret_V & read_count_flag_V_lo)> <Delay = 0.83>
ST_1 : Operation 47 [1/1] (0.91ns)   --->   "br label %._crit_edge281" [axi_timestamper.cpp:51]   --->   Operation 47 'br' <Predicate = (!ret_V & read_count_flag_V_lo)> <Delay = 0.91>
ST_1 : Operation 48 [1/1] (0.83ns)   --->   "store i32 0, i32* @read_latency_counter, align 4" [axi_timestamper.cpp:47]   --->   Operation 48 'store' <Predicate = (ret_V)> <Delay = 0.83>
ST_1 : Operation 49 [1/1] (0.91ns)   --->   "br label %._crit_edge281" [axi_timestamper.cpp:48]   --->   Operation 49 'br' <Predicate = (ret_V)> <Delay = 0.91>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%read_latency_counter_2 = phi i32 [ 0, %0 ], [ %read_latency_counter_1, %2 ], [ %t_V, %1 ]"   --->   Operation 50 'phi' 'read_latency_counter_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %ret_V, label %3, label %4" [axi_timestamper.cpp:53]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.33ns)   --->   "%ret_V_1 = and i1 %rvalid_V_read, %rready_V_read" [axi_timestamper.cpp:56]   --->   Operation 52 'and' 'ret_V_1' <Predicate = (!ret_V)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %ret_V_1, label %5, label %._crit_edge282" [axi_timestamper.cpp:56]   --->   Operation 53 'br' <Predicate = (!ret_V)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.83ns)   --->   "store i1 false, i1* @read_count_flag_V, align 1" [axi_timestamper.cpp:57]   --->   Operation 54 'store' <Predicate = (!ret_V & ret_V_1)> <Delay = 0.83>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "store i32 %read_latency_counter_2, i32* @local_read_timestamp, align 4" [axi_timestamper.cpp:58]   --->   Operation 55 'store' <Predicate = (!ret_V & ret_V_1)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "br label %._crit_edge282" [axi_timestamper.cpp:59]   --->   Operation 56 'br' <Predicate = (!ret_V & ret_V_1)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 57 'br' <Predicate = (!ret_V)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.83ns)   --->   "store i1 true, i1* @read_count_flag_V, align 1" [axi_timestamper.cpp:54]   --->   Operation 58 'store' <Predicate = (ret_V)> <Delay = 0.83>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "br label %6" [axi_timestamper.cpp:55]   --->   Operation 59 'br' <Predicate = (ret_V)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%tmp = and i1 %wready_V_read, %wlast_V_read" [axi_timestamper.cpp:61]   --->   Operation 60 'and' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.33ns) (out node of the LUT)   --->   "%ret_V_2 = and i1 %tmp, %wvalid_V_read" [axi_timestamper.cpp:61]   --->   Operation 61 'and' 'ret_V_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%t_V_1 = load i32* @write_latency_counte, align 4" [axi_timestamper.cpp:65]   --->   Operation 62 'load' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %ret_V_2, label %7, label %8" [axi_timestamper.cpp:61]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%write_count_flag_V_l = load i1* @write_count_flag_V, align 1" [axi_timestamper.cpp:64]   --->   Operation 64 'load' 'write_count_flag_V_l' <Predicate = (!ret_V_2)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.91ns)   --->   "br i1 %write_count_flag_V_l, label %9, label %._crit_edge283" [axi_timestamper.cpp:64]   --->   Operation 65 'br' <Predicate = (!ret_V_2)> <Delay = 0.91>
ST_1 : Operation 66 [1/1] (1.48ns)   --->   "%tmp_4 = add i32 %t_V_1, 1" [axi_timestamper.cpp:65]   --->   Operation 66 'add' 'tmp_4' <Predicate = (!ret_V_2 & write_count_flag_V_l)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.83ns)   --->   "store i32 %tmp_4, i32* @write_latency_counte, align 4" [axi_timestamper.cpp:65]   --->   Operation 67 'store' <Predicate = (!ret_V_2 & write_count_flag_V_l)> <Delay = 0.83>
ST_1 : Operation 68 [1/1] (0.91ns)   --->   "br label %._crit_edge283" [axi_timestamper.cpp:66]   --->   Operation 68 'br' <Predicate = (!ret_V_2 & write_count_flag_V_l)> <Delay = 0.91>
ST_1 : Operation 69 [1/1] (0.83ns)   --->   "store i32 0, i32* @write_latency_counte, align 4" [axi_timestamper.cpp:62]   --->   Operation 69 'store' <Predicate = (ret_V_2)> <Delay = 0.83>
ST_1 : Operation 70 [1/1] (0.91ns)   --->   "br label %._crit_edge283" [axi_timestamper.cpp:63]   --->   Operation 70 'br' <Predicate = (ret_V_2)> <Delay = 0.91>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%write_latency_counte_1 = phi i32 [ 0, %7 ], [ %tmp_4, %9 ], [ %t_V_1, %8 ]"   --->   Operation 71 'phi' 'write_latency_counte_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %ret_V_2, label %10, label %11" [axi_timestamper.cpp:68]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.33ns)   --->   "%ret_V_3 = and i1 %bvalid_V_read, %bready_V_read" [axi_timestamper.cpp:71]   --->   Operation 73 'and' 'ret_V_3' <Predicate = (!ret_V_2)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %ret_V_3, label %12, label %._crit_edge284" [axi_timestamper.cpp:71]   --->   Operation 74 'br' <Predicate = (!ret_V_2)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.83ns)   --->   "store i1 false, i1* @write_count_flag_V, align 1" [axi_timestamper.cpp:72]   --->   Operation 75 'store' <Predicate = (!ret_V_2 & ret_V_3)> <Delay = 0.83>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "store i32 %write_latency_counte_1, i32* @local_write_timestam, align 4" [axi_timestamper.cpp:73]   --->   Operation 76 'store' <Predicate = (!ret_V_2 & ret_V_3)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "br label %._crit_edge284" [axi_timestamper.cpp:74]   --->   Operation 77 'br' <Predicate = (!ret_V_2 & ret_V_3)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "br label %13"   --->   Operation 78 'br' <Predicate = (!ret_V_2)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.83ns)   --->   "store i1 true, i1* @write_count_flag_V, align 1" [axi_timestamper.cpp:69]   --->   Operation 79 'store' <Predicate = (ret_V_2)> <Delay = 0.83>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "br label %13" [axi_timestamper.cpp:70]   --->   Operation 80 'br' <Predicate = (ret_V_2)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "ret void" [axi_timestamper.cpp:75]   --->   Operation 81 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ arvalid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arready_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rvalid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rready_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wvalid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wready_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wlast_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bvalid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bready_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ write_timestamp_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ read_timestamp_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ local_read_timestamp]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ local_write_timestam]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ read_latency_counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ read_count_flag_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_latency_counte]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_count_flag_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2             (specbitsmap  ) [ 00]
StgValue_3             (specbitsmap  ) [ 00]
StgValue_4             (specbitsmap  ) [ 00]
StgValue_5             (specbitsmap  ) [ 00]
StgValue_6             (specbitsmap  ) [ 00]
StgValue_7             (specbitsmap  ) [ 00]
StgValue_8             (specbitsmap  ) [ 00]
StgValue_9             (specbitsmap  ) [ 00]
StgValue_10            (specbitsmap  ) [ 00]
StgValue_11            (specbitsmap  ) [ 00]
StgValue_12            (specbitsmap  ) [ 00]
StgValue_13            (spectopmodule) [ 00]
bready_V_read          (read         ) [ 00]
bvalid_V_read          (read         ) [ 00]
wlast_V_read           (read         ) [ 00]
wready_V_read          (read         ) [ 00]
wvalid_V_read          (read         ) [ 00]
rready_V_read          (read         ) [ 00]
rvalid_V_read          (read         ) [ 00]
arready_V_read         (read         ) [ 00]
arvalid_V_read         (read         ) [ 00]
StgValue_23            (specpipeline ) [ 00]
StgValue_24            (specinterface) [ 00]
StgValue_25            (specinterface) [ 00]
StgValue_26            (specinterface) [ 00]
StgValue_27            (specinterface) [ 00]
StgValue_28            (specinterface) [ 00]
StgValue_29            (specinterface) [ 00]
StgValue_30            (specinterface) [ 00]
StgValue_31            (specinterface) [ 00]
StgValue_32            (specinterface) [ 00]
StgValue_33            (specinterface) [ 00]
StgValue_34            (specinterface) [ 00]
StgValue_35            (specinterface) [ 00]
local_read_timestamp_1 (load         ) [ 00]
StgValue_37            (write        ) [ 00]
local_write_timestam_1 (load         ) [ 00]
StgValue_39            (write        ) [ 00]
ret_V                  (and          ) [ 01]
t_V                    (load         ) [ 00]
StgValue_42            (br           ) [ 00]
read_count_flag_V_lo   (load         ) [ 01]
StgValue_44            (br           ) [ 00]
read_latency_counter_1 (add          ) [ 00]
StgValue_46            (store        ) [ 00]
StgValue_47            (br           ) [ 00]
StgValue_48            (store        ) [ 00]
StgValue_49            (br           ) [ 00]
read_latency_counter_2 (phi          ) [ 00]
StgValue_51            (br           ) [ 00]
ret_V_1                (and          ) [ 01]
StgValue_53            (br           ) [ 00]
StgValue_54            (store        ) [ 00]
StgValue_55            (store        ) [ 00]
StgValue_56            (br           ) [ 00]
StgValue_57            (br           ) [ 00]
StgValue_58            (store        ) [ 00]
StgValue_59            (br           ) [ 00]
tmp                    (and          ) [ 00]
ret_V_2                (and          ) [ 01]
t_V_1                  (load         ) [ 00]
StgValue_63            (br           ) [ 00]
write_count_flag_V_l   (load         ) [ 01]
StgValue_65            (br           ) [ 00]
tmp_4                  (add          ) [ 00]
StgValue_67            (store        ) [ 00]
StgValue_68            (br           ) [ 00]
StgValue_69            (store        ) [ 00]
StgValue_70            (br           ) [ 00]
write_latency_counte_1 (phi          ) [ 00]
StgValue_72            (br           ) [ 00]
ret_V_3                (and          ) [ 01]
StgValue_74            (br           ) [ 00]
StgValue_75            (store        ) [ 00]
StgValue_76            (store        ) [ 00]
StgValue_77            (br           ) [ 00]
StgValue_78            (br           ) [ 00]
StgValue_79            (store        ) [ 00]
StgValue_80            (br           ) [ 00]
StgValue_81            (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arvalid_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arvalid_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arready_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arready_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rvalid_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rvalid_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rready_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rready_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="wvalid_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wvalid_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="wready_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wready_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="wlast_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wlast_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bvalid_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bvalid_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="bready_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bready_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="write_timestamp_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_timestamp_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="read_timestamp_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_timestamp_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="local_read_timestamp">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_read_timestamp"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="local_write_timestam">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_write_timestam"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="read_latency_counter">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_latency_counter"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="read_count_flag_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_count_flag_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="write_latency_counte">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_latency_counte"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="write_count_flag_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_count_flag_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_timestamper_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="bready_V_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bready_V_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="bvalid_V_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bvalid_V_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="wlast_V_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wlast_V_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="wready_V_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wready_V_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="wvalid_V_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wvalid_V_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="rready_V_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rready_V_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="rvalid_V_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rvalid_V_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="arready_V_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arready_V_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="arvalid_V_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arvalid_V_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="StgValue_37_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_37/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="StgValue_39_write_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="0" index="2" bw="32" slack="0"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_39/1 "/>
</bind>
</comp>

<comp id="140" class="1005" name="read_latency_counter_2_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="read_latency_counter_2 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="read_latency_counter_2_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="32" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="4" bw="32" slack="0"/>
<pin id="149" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="read_latency_counter_2/1 "/>
</bind>
</comp>

<comp id="152" class="1005" name="write_latency_counte_1_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="154" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="write_latency_counte_1 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="write_latency_counte_1_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="32" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="4" bw="32" slack="0"/>
<pin id="161" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_latency_counte_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="local_read_timestamp_1_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_read_timestamp_1/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="local_write_timestam_1_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_write_timestam_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="ret_V_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="t_V_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="read_count_flag_V_lo_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_count_flag_V_lo/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="read_latency_counter_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="read_latency_counter_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="StgValue_46_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_46/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="StgValue_48_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_48/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="ret_V_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="StgValue_54_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_54/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="StgValue_55_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_55/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="StgValue_58_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_58/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="ret_V_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_2/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="t_V_1_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_1/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="write_count_flag_V_l_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_count_flag_V_l/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_4_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="StgValue_67_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_67/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="StgValue_69_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_69/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="ret_V_3_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_3/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="StgValue_75_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="StgValue_76_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_76/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="StgValue_79_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_79/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="40" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="40" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="40" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="40" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="40" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="40" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="40" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="40" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="66" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="66" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="151"><net_src comp="48" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="163"><net_src comp="48" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="172"><net_src comp="24" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="178"><net_src comp="120" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="114" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="143" pin=4"/></net>

<net id="188"><net_src comp="28" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="180" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="46" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="189" pin="2"/><net_sink comp="143" pin=2"/></net>

<net id="200"><net_src comp="189" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="26" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="48" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="108" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="102" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="68" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="143" pin="6"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="22" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="70" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="90" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="84" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="96" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="155" pin=4"/></net>

<net id="252"><net_src comp="32" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="244" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="46" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="259"><net_src comp="253" pin="2"/><net_sink comp="155" pin=2"/></net>

<net id="264"><net_src comp="253" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="30" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="48" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="30" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="78" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="72" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="68" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="32" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="155" pin="6"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="24" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="70" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="32" pin="0"/><net_sink comp="290" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: write_timestamp_V | {1 }
	Port: read_timestamp_V | {1 }
	Port: local_read_timestamp | {1 }
	Port: local_write_timestam | {1 }
	Port: read_latency_counter | {1 }
	Port: read_count_flag_V | {1 }
	Port: write_latency_counte | {1 }
	Port: write_count_flag_V | {1 }
 - Input state : 
	Port: axi_timestamper : arvalid_V | {1 }
	Port: axi_timestamper : arready_V | {1 }
	Port: axi_timestamper : rvalid_V | {1 }
	Port: axi_timestamper : rready_V | {1 }
	Port: axi_timestamper : wvalid_V | {1 }
	Port: axi_timestamper : wready_V | {1 }
	Port: axi_timestamper : wlast_V | {1 }
	Port: axi_timestamper : bvalid_V | {1 }
	Port: axi_timestamper : bready_V | {1 }
	Port: axi_timestamper : local_read_timestamp | {1 }
	Port: axi_timestamper : local_write_timestam | {1 }
	Port: axi_timestamper : read_latency_counter | {1 }
	Port: axi_timestamper : read_count_flag_V | {1 }
	Port: axi_timestamper : write_latency_counte | {1 }
	Port: axi_timestamper : write_count_flag_V | {1 }
  - Chain level:
	State 1
		StgValue_37 : 1
		StgValue_39 : 1
		StgValue_44 : 1
		read_latency_counter_1 : 1
		StgValue_46 : 2
		read_latency_counter_2 : 2
		StgValue_55 : 3
		StgValue_65 : 1
		tmp_4 : 1
		StgValue_67 : 2
		write_latency_counte_1 : 2
		StgValue_76 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    add   | read_latency_counter_1_fu_189 |    0    |    39   |
|          |          tmp_4_fu_253         |    0    |    39   |
|----------|-------------------------------|---------|---------|
|          |          ret_V_fu_174         |    0    |    2    |
|          |         ret_V_1_fu_208        |    0    |    2    |
|    and   |           tmp_fu_232          |    0    |    2    |
|          |         ret_V_2_fu_238        |    0    |    2    |
|          |         ret_V_3_fu_272        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |    bready_V_read_read_fu_72   |    0    |    0    |
|          |    bvalid_V_read_read_fu_78   |    0    |    0    |
|          |    wlast_V_read_read_fu_84    |    0    |    0    |
|          |    wready_V_read_read_fu_90   |    0    |    0    |
|   read   |    wvalid_V_read_read_fu_96   |    0    |    0    |
|          |   rready_V_read_read_fu_102   |    0    |    0    |
|          |   rvalid_V_read_read_fu_108   |    0    |    0    |
|          |   arready_V_read_read_fu_114  |    0    |    0    |
|          |   arvalid_V_read_read_fu_120  |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    StgValue_37_write_fu_126   |    0    |    0    |
|          |    StgValue_39_write_fu_133   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    88   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|read_latency_counter_2_reg_140|   32   |
|write_latency_counte_1_reg_152|   32   |
+------------------------------+--------+
|             Total            |   64   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   88   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   64   |    -   |
+-----------+--------+--------+
|   Total   |   64   |   88   |
+-----------+--------+--------+
