# clk_switch

Verilog module that allows glitchless transitions between two clocks via the clock_select input port utilizing the Xilinx BUFGMUX_CTRL primitive.
