Info: constraining clock net 'clk25' to 25.00 MHz

Info: Logic utilisation before packing:
Info:     Total LUT4s:       820/24288     3%
Info:         logic LUTs:    520/24288     2%
Info:         carry LUTs:    300/24288     1%
Info:           RAM LUTs:      0/ 3036     0%
Info:          RAMW LUTs:      0/ 6072     0%

Info:      Total DFFs:       203/24288     0%

Info: Packing IOs..
Info: pin 'gpio[3]$tr_io' constrained to Bel 'X0/Y26/PIOD'.
Info: $gpio[2]$iobuf_i: gpio_TRELLIS_FF_Q.Q
Info: pin 'gpio[2]$tr_io' constrained to Bel 'X0/Y26/PIOC'.
Info: $gpio[1]$iobuf_i: gpio_LUT4_Z_1.Z
Info: pin 'gpio[1]$tr_io' constrained to Bel 'X0/Y26/PIOB'.
Info: $gpio[0]$iobuf_i: gpio_LUT4_Z.Z
Info: pin 'gpio[0]$tr_io' constrained to Bel 'X0/Y26/PIOA'.
Info: pin 'led[3]$tr_io' constrained to Bel 'X67/Y0/PIOA'.
Info: pin 'led[2]$tr_io' constrained to Bel 'X67/Y0/PIOB'.
Info: pin 'led[1]$tr_io' constrained to Bel 'X65/Y0/PIOB'.
Info: pin 'led[0]$tr_io' constrained to Bel 'X65/Y0/PIOA'.
Info: pin 'key[3]$tr_io' constrained to Bel 'X62/Y0/PIOB'.
Info: pin 'key[2]$tr_io' constrained to Bel 'X62/Y0/PIOA'.
Info: pin 'key[1]$tr_io' constrained to Bel 'X60/Y0/PIOB'.
Info: pin 'key[0]$tr_io' constrained to Bel 'X60/Y0/PIOA'.
Info: pin 'clk25$tr_io' constrained to Bel 'X38/Y0/PIOA'.
Info: pin 'adc_spi_sclk$tr_io' constrained to Bel 'X72/Y11/PIOC'.
Info: pin 'adc_spi_mosi$tr_io' constrained to Bel 'X72/Y11/PIOD'.
Info: pin 'adc_spi_miso$tr_io' constrained to Bel 'X72/Y20/PIOA'.
Info: pin 'adc_spi_csn$tr_io' constrained to Bel 'X72/Y14/PIOA'.
Info: Packing constants..
Info: Packing carries...
Info: Packing LUTs...
Info: Packing LUT5-7s...
Info: Packing FFs...
Info:     145 FFs paired with LUTs.
Info: Generating derived timing constraints...
Info: Promoting globals...
Info:     promoting clock net clk25$TRELLIS_IO_IN to global network
Info:     promoting clock net decoder_inst.slow_clk to global network
Info:     promoting clock net adc_capture_inst.clk2 to global network
Info:     promoting clock net control_inst.sclk to global network
Info: Checksum: 0x0c940446

Info: Device utilisation:
Info: 	          TRELLIS_IO:      17/    197     8%
Info: 	                DCCA:       4/     56     7%
Info: 	              DP16KD:       0/     56     0%
Info: 	          MULT18X18D:       0/     28     0%
Info: 	              ALU54B:       0/     14     0%
Info: 	             EHXPLLL:       0/      2     0%
Info: 	             EXTREFB:       0/      1     0%
Info: 	                DCUA:       0/      1     0%
Info: 	           PCSCLKDIV:       0/      2     0%
Info: 	             IOLOGIC:       0/    128     0%
Info: 	            SIOLOGIC:       0/     69     0%
Info: 	                 GSR:       0/      1     0%
Info: 	               JTAGG:       0/      1     0%
Info: 	                OSCG:       0/      1     0%
Info: 	               SEDGA:       0/      1     0%
Info: 	                 DTR:       0/      1     0%
Info: 	             USRMCLK:       0/      1     0%
Info: 	             CLKDIVF:       0/      4     0%
Info: 	           ECLKSYNCB:       0/     10     0%
Info: 	             DLLDELD:       0/      8     0%
Info: 	              DDRDLL:       0/      4     0%
Info: 	             DQSBUFM:       0/      8     0%
Info: 	     TRELLIS_ECLKBUF:       0/      8     0%
Info: 	        ECLKBRIDGECS:       0/      2     0%
Info: 	                DCSC:       0/      2     0%
Info: 	          TRELLIS_FF:     203/  24288     0%
Info: 	        TRELLIS_COMB:     914/  24288     3%
Info: 	        TRELLIS_RAMW:       0/   3036     0%

Info: Placed 17 cells based on constraints.
Info: Creating initial analytic placement for 421 cells, random placement wirelen = 30520.
Info:     at initial placer iter 0, wirelen = 1106
Info:     at initial placer iter 1, wirelen = 866
Info:     at initial placer iter 2, wirelen = 882
Info:     at initial placer iter 3, wirelen = 867
Info: Running main analytical placer, max placement attempts per cell = 161880.
Info:     at iteration #1, type ALL: wirelen solved = 839, spread = 3855, legal = 3912; time = 0.03s
Info:     at iteration #2, type ALL: wirelen solved = 967, spread = 3148, legal = 3383; time = 0.02s
Info:     at iteration #3, type ALL: wirelen solved = 994, spread = 2713, legal = 2907; time = 0.02s
Info:     at iteration #4, type ALL: wirelen solved = 1009, spread = 2739, legal = 2852; time = 0.02s
Info:     at iteration #5, type ALL: wirelen solved = 1111, spread = 2525, legal = 2764; time = 0.02s
Info:     at iteration #6, type ALL: wirelen solved = 1076, spread = 2277, legal = 2488; time = 0.02s
Info:     at iteration #7, type ALL: wirelen solved = 1138, spread = 2570, legal = 2923; time = 0.02s
Info:     at iteration #8, type ALL: wirelen solved = 1192, spread = 2605, legal = 2773; time = 0.02s
Info:     at iteration #9, type ALL: wirelen solved = 1224, spread = 2520, legal = 2704; time = 0.02s
Info:     at iteration #10, type ALL: wirelen solved = 1210, spread = 2338, legal = 2565; time = 0.02s
Info:     at iteration #11, type ALL: wirelen solved = 1233, spread = 2889, legal = 2900; time = 0.02s
Info: HeAP Placer Time: 0.32s
Info:   of which solving equations: 0.21s
Info:   of which spreading cells: 0.02s
Info:   of which strict legalisation: 0.01s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 448, wirelen = 2488
Info:   at iteration #5: temp = 0.000000, timing cost = 357, wirelen = 2116
Info:   at iteration #10: temp = 0.000000, timing cost = 335, wirelen = 2047
Info:   at iteration #15: temp = 0.000000, timing cost = 351, wirelen = 1991
Info:   at iteration #20: temp = 0.000000, timing cost = 323, wirelen = 1966
Info:   at iteration #21: temp = 0.000000, timing cost = 331, wirelen = 1969 
Info: SA placement time 1.17s

Info: Max frequency for clock '$glbnet$adc_capture_inst.clk2': 162.50 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock   '$glbnet$clk25$TRELLIS_IO_IN': 160.95 MHz (PASS at 25.00 MHz)
Info: Max frequency for clock     '$glbnet$control_inst.sclk': 147.34 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock '$glbnet$decoder_inst.slow_clk': 107.10 MHz (PASS at 12.00 MHz)

Info: Clock 'adc_spi_sclk$TRELLIS_IO_OUT' has no interior paths

Info: Max delay <async>                               -> <async>                              : 4.39 ns
Info: Max delay <async>                               -> posedge $glbnet$adc_capture_inst.clk2: 3.20 ns
Info: Max delay <async>                               -> negedge $glbnet$adc_capture_inst.clk2: 2.34 ns
Info: Max delay <async>                               -> posedge $glbnet$clk25$TRELLIS_IO_IN  : 10.25 ns
Info: Max delay <async>                               -> posedge $glbnet$control_inst.sclk    : 2.82 ns
Info: Max delay <async>                               -> posedge $glbnet$decoder_inst.slow_clk: 10.87 ns
Info: Max delay <async>                               -> posedge adc_spi_sclk$TRELLIS_IO_OUT  : 2.64 ns
Info: Max delay posedge $glbnet$adc_capture_inst.clk2 -> <async>                              : 3.24 ns
Info: Max delay posedge $glbnet$adc_capture_inst.clk2 -> posedge $glbnet$clk25$TRELLIS_IO_IN  : 3.34 ns
Info: Max delay posedge $glbnet$adc_capture_inst.clk2 -> posedge $glbnet$control_inst.sclk    : 6.44 ns
Info: Max delay negedge $glbnet$adc_capture_inst.clk2 -> <async>                              : 2.61 ns
Info: Max delay posedge $glbnet$clk25$TRELLIS_IO_IN   -> <async>                              : 11.22 ns
Info: Max delay posedge $glbnet$clk25$TRELLIS_IO_IN   -> posedge $glbnet$control_inst.sclk    : 5.56 ns
Info: Max delay posedge $glbnet$control_inst.sclk     -> <async>                              : 12.13 ns
Info: Max delay posedge $glbnet$control_inst.sclk     -> posedge $glbnet$adc_capture_inst.clk2: 3.56 ns
Info: Max delay posedge $glbnet$control_inst.sclk     -> negedge $glbnet$adc_capture_inst.clk2: 3.47 ns
Info: Max delay posedge $glbnet$control_inst.sclk     -> posedge $glbnet$clk25$TRELLIS_IO_IN  : 8.70 ns
Info: Max delay posedge $glbnet$control_inst.sclk     -> posedge $glbnet$decoder_inst.slow_clk: 1.88 ns
Info: Max delay posedge $glbnet$decoder_inst.slow_clk -> posedge $glbnet$control_inst.sclk    : 8.53 ns
Info: Max delay posedge adc_spi_sclk$TRELLIS_IO_OUT   -> posedge $glbnet$adc_capture_inst.clk2: 3.24 ns
Info: Max delay posedge adc_spi_sclk$TRELLIS_IO_OUT   -> negedge $glbnet$adc_capture_inst.clk2: 3.15 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 33787,  36215) |****************************************+
Info: [ 36215,  38643) |********************************************************+
Info: [ 38643,  41071) |*****+
Info: [ 41071,  43499) | 
Info: [ 43499,  45927) | 
Info: [ 45927,  48355) | 
Info: [ 48355,  50783) | 
Info: [ 50783,  53211) | 
Info: [ 53211,  55639) | 
Info: [ 55639,  58067) | 
Info: [ 58067,  60495) | 
Info: [ 60495,  62923) | 
Info: [ 62923,  65351) | 
Info: [ 65351,  67779) | 
Info: [ 67779,  70207) | 
Info: [ 70207,  72635) | 
Info: [ 72635,  75063) |************************+
Info: [ 75063,  77491) |***************+
Info: [ 77491,  79919) |************************************************************ 
Info: [ 79919,  82347) |***************************************+
Info: Checksum: 0x731cbdd3
Info: Routing globals...
Info:     routing clock net $glbnet$control_inst.sclk using global 0
Info:     routing clock net $glbnet$adc_capture_inst.clk2 using global 1
Info:     routing clock net $glbnet$decoder_inst.slow_clk using global 2
Info:     routing clock net $glbnet$clk25$TRELLIS_IO_IN using global 3

Info: Routing..
Info: Setting up routing queue.
Info: Routing 2771 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |      357        642 |  357   642 |      2198|       0.27       0.27|
Info:       2000 |      721       1227 |  364   585 |      1608|       0.18       0.45|
Info:       3000 |      972       1829 |  251   602 |       872|       0.14       0.59|
Info:       3951 |     1042       2587 |   70   758 |         0|       0.18       0.77|
Info: Routing complete.
Info: Router1 time 0.77s
Info: Checksum: 0x7e2d5a9d

Info: Critical path report for clock '$glbnet$adc_capture_inst.clk2' (posedge -> negedge):
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source adc_capture_inst.cs_TRELLIS_FF_Q.Q
Info:    routing  0.51  1.04 Net adc_spi_csn$TRELLIS_IO_OUT (64,8) -> (64,6)
Info:                          Sink adc_capture_inst.cs_LUT4_C.C
Info:                          Defined in:
Info:                               top.sv:30.8-30.10
Info:      logic  0.24  1.27 Source adc_capture_inst.cs_LUT4_C.F
Info:    routing  0.74  2.02 Net adc_capture_inst.cs_LUT4_C_Z[0] (64,6) -> (65,7)
Info:                          Sink adc_capture_inst.din_bit_TRELLIS_FF_Q_CE_LUT4_Z.D
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  2.25 Source adc_capture_inst.din_bit_TRELLIS_FF_Q_CE_LUT4_Z.F
Info:    routing  0.40  2.65 Net adc_capture_inst.din_bit_TRELLIS_FF_Q_CE (65,7) -> (65,7)
Info:                          Sink adc_capture_inst.din_bit_TRELLIS_FF_Q.CE
Info:      setup  0.00  2.65 Source adc_capture_inst.din_bit_TRELLIS_FF_Q.CE
Info: 1.00 ns logic, 1.65 ns routing

Info: Critical path report for clock '$glbnet$clk25$TRELLIS_IO_IN' (posedge -> posedge):
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source servo_inst.pdmw_counter_TRELLIS_FF_Q_14.Q
Info:    routing  0.92  1.45 Net servo_inst.pdmw_counter[1] (52,7) -> (52,9)
Info:                          Sink gpio_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_A_LUT4_Z_1_C_LUT4_Z_1_D_LUT4_Z.A
Info:                          Defined in:
Info:                               ./servo_pdm/servo_pdm.v:13.13-13.25
Info:      logic  0.24  1.68 Source gpio_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_A_LUT4_Z_1_C_LUT4_Z_1_D_LUT4_Z.F
Info:    routing  0.63  2.32 Net gpio_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_A_LUT4_Z_1_C_LUT4_Z_1_D[2] (52,9) -> (53,9)
Info:                          Sink gpio_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_A_LUT4_Z_1_C_LUT4_Z_1.D
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  2.56 Source gpio_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_A_LUT4_Z_1_C_LUT4_Z_1.F
Info:    routing  0.42  2.97 Net gpio_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_A_LUT4_Z_1_C[2] (53,9) -> (53,9)
Info:                          Sink gpio_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_A_LUT4_Z_1.C
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  3.21 Source gpio_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_A_LUT4_Z_1.F
Info:    routing  1.18  4.39 Net gpio_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_A[2] (53,9) -> (50,10)
Info:                          Sink gpio_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_A_LUT4_A.C
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  4.63 Source gpio_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_A_LUT4_A.F
Info:    routing  0.00  4.63 Net gpio_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_A_LUT4_A_Z (50,10) -> (50,10)
Info:                          Sink gpio_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_BLUT_LUT4_Z.F1
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24
Info:      logic  0.17  4.79 Source gpio_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_BLUT_LUT4_Z.OFX
Info:    routing  0.99  5.78 Net gpio_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z (50,10) -> (49,7)
Info:                          Sink servo_inst.div_counter_TRELLIS_FF_Q_5.CE
Info:      setup  0.00  5.78 Source servo_inst.div_counter_TRELLIS_FF_Q_5.CE
Info: 1.63 ns logic, 4.14 ns routing

Info: Critical path report for clock '$glbnet$control_inst.sclk' (posedge -> posedge):
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source control_inst.motor_dc_TRELLIS_FF_Q_7.Q
Info:    routing  1.07  1.59 Net motor_dc[0] (59,3) -> (60,2)
Info:                          Sink hysteresis_inst.can_move_fwd_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_2$CCU2_COMB0.A
Info:                          Defined in:
Info:                               ./motor_drv/motor_drv.sv:10.20-10.30
Info:      logic  0.45  2.04 Source hysteresis_inst.can_move_fwd_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_2$CCU2_COMB0.FCO
Info:    routing  0.00  2.04 Net hysteresis_inst.can_move_fwd_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_2$CCU2_FCI_INT (60,2) -> (60,2)
Info:                          Sink hysteresis_inst.can_move_fwd_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_2$CCU2_COMB1.FCI
Info:      logic  0.00  2.04 Source hysteresis_inst.can_move_fwd_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_2$CCU2_COMB1.FCO
Info:    routing  0.00  2.04 Net hysteresis_inst.can_move_fwd_LUT4_D_C[1] (60,2) -> (60,2)
Info:                          Sink hysteresis_inst.can_move_fwd_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_1$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               ./control/control.sv:93.40-93.78
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:      logic  0.07  2.11 Source hysteresis_inst.can_move_fwd_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_1$CCU2_COMB0.FCO
Info:    routing  0.00  2.11 Net hysteresis_inst.can_move_fwd_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_1$CCU2_FCI_INT (60,2) -> (60,2)
Info:                          Sink hysteresis_inst.can_move_fwd_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_1$CCU2_COMB1.FCI
Info:      logic  0.00  2.11 Source hysteresis_inst.can_move_fwd_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_1$CCU2_COMB1.FCO
Info:    routing  0.00  2.11 Net hysteresis_inst.can_move_fwd_LUT4_D_C[3] (60,2) -> (60,2)
Info:                          Sink hysteresis_inst.can_move_fwd_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               ./control/control.sv:93.40-93.78
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:      logic  0.07  2.18 Source hysteresis_inst.can_move_fwd_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0$CCU2_COMB0.FCO
Info:    routing  0.00  2.18 Net hysteresis_inst.can_move_fwd_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0$CCU2_FCI_INT (60,2) -> (60,2)
Info:                          Sink hysteresis_inst.can_move_fwd_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0$CCU2_COMB1.FCI
Info:      logic  0.00  2.18 Source hysteresis_inst.can_move_fwd_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0$CCU2_COMB1.FCO
Info:    routing  0.00  2.18 Net hysteresis_inst.can_move_fwd_LUT4_D_C[5] (60,2) -> (61,2)
Info:                          Sink hysteresis_inst.can_move_fwd_LUT4_D_C_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               ./control/control.sv:93.40-93.78
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:      logic  0.07  2.25 Source hysteresis_inst.can_move_fwd_LUT4_D_C_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.25 Net hysteresis_inst.can_move_fwd_LUT4_D_C_CCU2C_COUT$CCU2_FCI_INT (61,2) -> (61,2)
Info:                          Sink hysteresis_inst.can_move_fwd_LUT4_D_C_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  2.25 Source hysteresis_inst.can_move_fwd_LUT4_D_C_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.25 Net $nextpnr_CCU2C_35$CIN (61,2) -> (61,2)
Info:                          Sink $nextpnr_CCU2C_35$CCU2_COMB0.FCI
Info:      logic  0.44  2.69 Source $nextpnr_CCU2C_35$CCU2_COMB0.F
Info:    routing  0.21  2.91 Net hysteresis_inst.can_move_fwd_LUT4_D_A[2] (61,2) -> (61,2)
Info:                          Sink hysteresis_inst.can_move_fwd_LUT4_D.C
Info:                          Defined in:
Info:                               ./control/control.sv:93.40-93.78
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:38.23-38.25
Info:      logic  0.24  3.14 Source hysteresis_inst.can_move_fwd_LUT4_D.F
Info:    routing  0.92  4.07 Net adc_capture_inst.adc_ready_LUT4_D_Z[2] (61,2) -> (61,3)
Info:                          Sink control_inst.motor_dc_TRELLIS_FF_Q_1_DI_L6MUX21_Z_SD_L6MUX21_Z_SD_LUT4_D.C
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  4.30 Source control_inst.motor_dc_TRELLIS_FF_Q_1_DI_L6MUX21_Z_SD_L6MUX21_Z_SD_LUT4_D.F
Info:    routing  0.74  5.05 Net control_inst.motor_dc_TRELLIS_FF_Q_1_DI_L6MUX21_Z_SD_L6MUX21_Z_SD_LUT4_D_Z[3] (61,3) -> (62,4)
Info:                          Sink control_inst.motor_dc_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z.D
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.40  5.45 Source control_inst.motor_dc_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z.OFX
Info:    routing  0.00  5.45 Net control_inst.motor_dc_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1 (62,4) -> (62,4)
Info:                          Sink control_inst.motor_dc_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.FXB
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40
Info:      logic  0.24  5.69 Source control_inst.motor_dc_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.OFX
Info:    routing  0.62  6.30 Net control_inst.motor_dc_TRELLIS_FF_Q_2_DI (62,4) -> (61,4)
Info:                          Sink control_inst.motor_dc_TRELLIS_FF_Q_2.M
Info:                          Defined in:
Info:                               ./control/control.sv:47.2-114.5
Info:      setup  0.00  6.30 Source control_inst.motor_dc_TRELLIS_FF_Q_2.M
Info: 2.74 ns logic, 3.56 ns routing

Info: Critical path report for clock '$glbnet$decoder_inst.slow_clk' (posedge -> posedge):
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source decoder_inst.t1_TRELLIS_FF_Q_19.Q
Info:    routing  1.13  1.65 Net decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_2_A_LUT4_Z_D[0] (51,4) -> (50,3)
Info:                          Sink decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_9$CCU2_COMB1.A
Info:                          Defined in:
Info:                               ./ir_decoder/ir_decoder.v:23.13-23.15
Info:      logic  0.45  2.10 Source decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_9$CCU2_COMB1.FCO
Info:    routing  0.00  2.10 Net decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D[2] (50,3) -> (50,3)
Info:                          Sink decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_3$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               ./ir_decoder/ir_decoder.v:78.23-78.32
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:      logic  0.07  2.17 Source decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_3$CCU2_COMB0.FCO
Info:    routing  0.00  2.17 Net decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_3$CCU2_FCI_INT (50,3) -> (50,3)
Info:                          Sink decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_3$CCU2_COMB1.FCI
Info:      logic  0.00  2.17 Source decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_3$CCU2_COMB1.FCO
Info:    routing  0.00  2.17 Net decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D[4] (50,3) -> (50,3)
Info:                          Sink decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_2$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               ./ir_decoder/ir_decoder.v:78.23-78.32
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:      logic  0.07  2.24 Source decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_2$CCU2_COMB0.FCO
Info:    routing  0.00  2.24 Net decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_2$CCU2_FCI_INT (50,3) -> (50,3)
Info:                          Sink decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_2$CCU2_COMB1.FCI
Info:      logic  0.00  2.24 Source decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_2$CCU2_COMB1.FCO
Info:    routing  0.00  2.24 Net decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D[6] (50,3) -> (51,3)
Info:                          Sink decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_1$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               ./ir_decoder/ir_decoder.v:78.23-78.32
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:      logic  0.07  2.31 Source decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_1$CCU2_COMB0.FCO
Info:    routing  0.00  2.31 Net decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_1$CCU2_FCI_INT (51,3) -> (51,3)
Info:                          Sink decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_1$CCU2_COMB1.FCI
Info:      logic  0.00  2.31 Source decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_1$CCU2_COMB1.FCO
Info:    routing  0.00  2.31 Net decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D[8] (51,3) -> (51,3)
Info:                          Sink decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               ./ir_decoder/ir_decoder.v:78.23-78.32
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:      logic  0.07  2.38 Source decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.38 Net decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT$CCU2_FCI_INT (51,3) -> (51,3)
Info:                          Sink decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  2.38 Source decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.38 Net decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D[10] (51,3) -> (51,3)
Info:                          Sink decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_8$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               ./ir_decoder/ir_decoder.v:78.23-78.32
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:      logic  0.07  2.45 Source decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_8$CCU2_COMB0.FCO
Info:    routing  0.00  2.45 Net decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_8$CCU2_FCI_INT (51,3) -> (51,3)
Info:                          Sink decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_8$CCU2_COMB1.FCI
Info:      logic  0.00  2.45 Source decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_8$CCU2_COMB1.FCO
Info:    routing  0.00  2.45 Net decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D[12] (51,3) -> (51,3)
Info:                          Sink decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_7$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               ./ir_decoder/ir_decoder.v:78.23-78.32
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:      logic  0.07  2.53 Source decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_7$CCU2_COMB0.FCO
Info:    routing  0.00  2.53 Net decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_7$CCU2_FCI_INT (51,3) -> (51,3)
Info:                          Sink decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_7$CCU2_COMB1.FCI
Info:      logic  0.00  2.53 Source decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_7$CCU2_COMB1.FCO
Info:    routing  0.00  2.53 Net decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D[14] (51,3) -> (52,3)
Info:                          Sink decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_6$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               ./ir_decoder/ir_decoder.v:78.23-78.32
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:      logic  0.07  2.60 Source decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_6$CCU2_COMB0.FCO
Info:    routing  0.00  2.60 Net decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_6$CCU2_FCI_INT (52,3) -> (52,3)
Info:                          Sink decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_6$CCU2_COMB1.FCI
Info:      logic  0.00  2.60 Source decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_6$CCU2_COMB1.FCO
Info:    routing  0.00  2.60 Net decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D[16] (52,3) -> (52,3)
Info:                          Sink decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_5$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               ./ir_decoder/ir_decoder.v:78.23-78.32
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:      logic  0.07  2.67 Source decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_5$CCU2_COMB0.FCO
Info:    routing  0.00  2.67 Net decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_5$CCU2_FCI_INT (52,3) -> (52,3)
Info:                          Sink decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_5$CCU2_COMB1.FCI
Info:      logic  0.00  2.67 Source decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_5$CCU2_COMB1.FCO
Info:    routing  0.00  2.67 Net decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D[18] (52,3) -> (52,3)
Info:                          Sink decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_4$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               ./ir_decoder/ir_decoder.v:78.23-78.32
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:      logic  0.07  2.74 Source decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_4$CCU2_COMB0.FCO
Info:    routing  0.00  2.74 Net decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_4$CCU2_FCI_INT (52,3) -> (52,3)
Info:                          Sink decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_4$CCU2_COMB1.FCI
Info:      logic  0.00  2.74 Source decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D_CCU2C_COUT_4$CCU2_COMB1.FCO
Info:    routing  0.00  2.74 Net $nextpnr_CCU2C_37$CIN (52,3) -> (52,3)
Info:                          Sink $nextpnr_CCU2C_37$CCU2_COMB0.FCI
Info:      logic  0.44  3.18 Source $nextpnr_CCU2C_37$CCU2_COMB0.F
Info:    routing  0.66  3.85 Net decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z_D[20] (52,3) -> (53,5)
Info:                          Sink decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z.D
Info:                          Defined in:
Info:                               ./ir_decoder/ir_decoder.v:78.23-78.32
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:      logic  0.24  4.08 Source decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A_LUT4_Z.F
Info:    routing  1.27  5.36 Net decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1_A[3] (53,5) -> (59,8)
Info:                          Sink decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1.D
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  5.59 Source decoder_inst.bit_count_TRELLIS_FF_Q_6_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_CCU2C_S1_S0_LUT4_Z_1.F
Info:    routing  0.98  6.57 Net decoder_inst.bit_count_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B[2] (59,8) -> (60,9)
Info:                          Sink decoder_inst.bit_count_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z.D
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  6.81 Source decoder_inst.bit_count_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z.F
Info:    routing  0.00  6.81 Net decoder_inst.bit_count_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT (60,9) -> (60,9)
Info:                          Sink decoder_inst.bit_count_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z.F1
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.22-157.24
Info:      logic  0.17  6.97 Source decoder_inst.bit_count_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z.OFX
Info:    routing  0.00  6.97 Net decoder_inst.bit_count_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D0 (60,9) -> (60,9)
Info:                          Sink decoder_inst.bit_count_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.FXA
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.50-157.52
Info:      logic  0.24  7.21 Source decoder_inst.bit_count_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.OFX
Info:    routing  0.00  7.21 Net decoder_inst.bit_count_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0 (60,9) -> (60,9)
Info:                          Sink decoder_inst.bit_count_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z.FXA
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.66-157.68
Info:      logic  0.24  7.45 Source decoder_inst.bit_count_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z.OFX
Info:    routing  0.62  8.07 Net decoder_inst.bit_count_TRELLIS_FF_Q_1_DI (60,9) -> (60,10)
Info:                          Sink decoder_inst.bit_count_TRELLIS_FF_Q_1.M
Info:      setup  0.00  8.07 Source decoder_inst.bit_count_TRELLIS_FF_Q_1.M
Info: 3.40 ns logic, 4.67 ns routing

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info:       type curr  total name
Info:     source  0.00  0.00 Source key[2]$tr_io.O
Info:    routing  1.72  1.72 Net key[2]$TRELLIS_IO_IN (62,0) -> (64,2)
Info:                          Sink led_LUT4_Z_C_LUT4_Z_1_A_LUT4_Z_1.C
Info:                          Defined in:
Info:                               top.sv:3.21-3.24
Info:      logic  0.24  1.96 Source led_LUT4_Z_C_LUT4_Z_1_A_LUT4_Z_1.F
Info:    routing  0.64  2.59 Net led_LUT4_Z_C_LUT4_Z_1_A[0] (64,2) -> (65,2)
Info:                          Sink led_LUT4_Z_1_C_LUT4_Z_1.A
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  2.83 Source led_LUT4_Z_1_C_LUT4_Z_1.F
Info:    routing  0.62  3.45 Net led_LUT4_Z_1_C[3] (65,2) -> (65,2)
Info:                          Sink led_LUT4_Z_1.D
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  3.69 Source led_LUT4_Z_1.F
Info:    routing  0.99  4.68 Net led[2]$TRELLIS_IO_OUT (65,2) -> (67,0)
Info:                          Sink led[2]$tr_io.I
Info:                          Defined in:
Info:                               top.sv:5.21-5.24
Info: 0.71 ns logic, 3.97 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$adc_capture_inst.clk2':
Info:       type curr  total name
Info:     source  0.00  0.00 Source key[3]$tr_io.O
Info:    routing  1.77  1.77 Net key[3]$TRELLIS_IO_IN (62,0) -> (65,8)
Info:                          Sink adc_capture_inst.cs_reg_TRELLIS_FF_Q_4.LSR
Info:                          Defined in:
Info:                               ./servo_pdm/servo_pdm.v:5.27-5.30
Info:      setup  0.42  2.19 Source adc_capture_inst.cs_reg_TRELLIS_FF_Q_4.LSR
Info: 0.42 ns logic, 1.77 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'negedge $glbnet$adc_capture_inst.clk2':
Info:       type curr  total name
Info:     source  0.00  0.00 Source key[3]$tr_io.O
Info:    routing  1.29  1.29 Net key[3]$TRELLIS_IO_IN (62,0) -> (64,7)
Info:                          Sink adc_capture_inst.din_TRELLIS_FF_Q.LSR
Info:                          Defined in:
Info:                               ./servo_pdm/servo_pdm.v:5.27-5.30
Info:      setup  0.42  1.72 Source adc_capture_inst.din_TRELLIS_FF_Q.LSR
Info: 0.42 ns logic, 1.29 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$clk25$TRELLIS_IO_IN':
Info:       type curr  total name
Info:     source  0.00  0.00 Source gpio[2]$tr_io.O
Info:    routing  4.42  4.42 Net gpio[2]$TRELLIS_IO_IN (0,26) -> (50,9)
Info:                          Sink gpio_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z_4.A
Info:                          Defined in:
Info:                               ./servo_pdm/servo_pdm.v:20.6-20.18
Info:      logic  0.24  4.65 Source gpio_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z_4.F
Info:    routing  0.42  5.07 Net gpio_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0[0] (50,9) -> (50,9)
Info:                          Sink gpio_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z.A
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  5.31 Source gpio_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z.F
Info:    routing  0.00  5.31 Net gpio_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_ALUT (50,9) -> (50,9)
Info:                          Sink gpio_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z.F1
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24
Info:      logic  0.17  5.47 Source gpio_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z.OFX
Info:    routing  0.72  6.20 Net gpio_TRELLIS_FF_Q_DI_PFUMX_Z_C0[5] (50,9) -> (52,10)
Info:                          Sink gpio_TRELLIS_FF_Q_DI_PFUMX_Z_C0_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z.M
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.26  6.45 Source gpio_TRELLIS_FF_Q_DI_PFUMX_Z_C0_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z.OFX
Info:    routing  1.02  7.47 Net gpio_TRELLIS_FF_Q_DI_PFUMX_Z_C0_L6MUX21_SD_Z (52,10) -> (54,7)
Info:                          Sink servo_inst.pdmw_counter_TRELLIS_FF_Q.CE
Info:      setup  0.00  7.47 Source servo_inst.pdmw_counter_TRELLIS_FF_Q.CE
Info: 0.89 ns logic, 6.58 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$control_inst.sclk':
Info:       type curr  total name
Info:     source  0.00  0.00 Source key[3]$tr_io.O
Info:    routing  1.50  1.50 Net key[3]$TRELLIS_IO_IN (62,0) -> (62,7)
Info:                          Sink control_inst.ctl_valid_TRELLIS_FF_Q.LSR
Info:                          Defined in:
Info:                               ./servo_pdm/servo_pdm.v:5.27-5.30
Info:      setup  0.42  1.92 Source control_inst.ctl_valid_TRELLIS_FF_Q.LSR
Info: 0.42 ns logic, 1.50 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$decoder_inst.slow_clk':
Info:       type curr  total name
Info:     source  0.00  0.00 Source gpio[3]$tr_io.O
Info:    routing  3.87  3.87 Net gpio[3]$TRELLIS_IO_IN (0,26) -> (30,7)
Info:                          Sink decoder_inst.strobe_front_LUT4_Z.D
Info:                          Defined in:
Info:                               top.sv:18.8-18.16
Info:      logic  0.24  4.10 Source decoder_inst.strobe_front_LUT4_Z.F
Info:    routing  2.16  6.26 Net control_inst.ack_LUT4_D_1_A[1] (30,7) -> (59,7)
Info:                          Sink decoder_inst.ready_LUT4_C.D
Info:                          Defined in:
Info:                               ./ir_decoder/ir_decoder.v:20.14-20.26
Info:      logic  0.24  6.49 Source decoder_inst.ready_LUT4_C.F
Info:    routing  1.22  7.71 Net decoder_inst.ready_LUT4_C_Z[2] (59,7) -> (59,3)
Info:                          Sink decoder_inst.cmd_TRELLIS_FF_Q_CE_LUT4_Z.D
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  7.95 Source decoder_inst.cmd_TRELLIS_FF_Q_CE_LUT4_Z.F
Info:    routing  0.47  8.41 Net decoder_inst.cmd_TRELLIS_FF_Q_CE (59,3) -> (58,3)
Info:                          Sink decoder_inst.cmd_TRELLIS_FF_Q.CE
Info:      setup  0.00  8.41 Source decoder_inst.cmd_TRELLIS_FF_Q.CE
Info: 0.71 ns logic, 7.71 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge adc_spi_sclk$TRELLIS_IO_OUT':
Info:       type curr  total name
Info:     source  0.00  0.00 Source key[1]$tr_io.O
Info:    routing  1.63  1.63 Net key[1]$TRELLIS_IO_IN (60,0) -> (63,2)
Info:                          Sink test_flag_TRELLIS_FF_Q_CE_LUT4_Z.B
Info:                          Defined in:
Info:                               top.sv:3.21-3.24
Info:      logic  0.24  1.86 Source test_flag_TRELLIS_FF_Q_CE_LUT4_Z.F
Info:    routing  1.10  2.97 Net test_flag_TRELLIS_FF_Q_CE (63,2) -> (63,6)
Info:                          Sink test_flag_TRELLIS_FF_Q.CE
Info:      setup  0.00  2.97 Source test_flag_TRELLIS_FF_Q.CE
Info: 0.24 ns logic, 2.73 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$adc_capture_inst.clk2' -> '<async>':
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source adc_capture_inst.dout_TRELLIS_FF_Q_9.Q
Info:    routing  1.13  1.66 Net d_signal[2] (65,3) -> (65,2)
Info:                          Sink led_LUT4_Z_1_C_LUT4_Z_1.B
Info:                          Defined in:
Info:                               ./adc_hysteresis/adc_hysteresis.sv:8.22-8.30
Info:      logic  0.24  1.89 Source led_LUT4_Z_1_C_LUT4_Z_1.F
Info:    routing  0.62  2.52 Net led_LUT4_Z_1_C[3] (65,2) -> (65,2)
Info:                          Sink led_LUT4_Z_1.D
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  2.75 Source led_LUT4_Z_1.F
Info:    routing  0.99  3.74 Net led[2]$TRELLIS_IO_OUT (65,2) -> (67,0)
Info:                          Sink led[2]$tr_io.I
Info:                          Defined in:
Info:                               top.sv:5.21-5.24
Info: 1.00 ns logic, 2.75 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$adc_capture_inst.clk2' -> 'posedge $glbnet$clk25$TRELLIS_IO_IN':
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source adc_capture_inst.dout_TRELLIS_FF_Q_11.Q
Info:    routing  0.68  1.20 Net d_signal[0] (64,4) -> (63,4)
Info:                          Sink hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0_B0_LUT4_Z_8.D
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  1.44 Source hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0_B0_LUT4_Z_8.F
Info:    routing  0.88  2.32 Net hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT[0] (63,4) -> (63,3)
Info:                          Sink hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0_5$CCU2_COMB0.B
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:      logic  0.45  2.76 Source hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0_5$CCU2_COMB0.FCO
Info:    routing  0.00  2.76 Net hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0_5$CCU2_FCI_INT (63,3) -> (63,3)
Info:                          Sink hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0_5$CCU2_COMB1.FCI
Info:      logic  0.00  2.76 Source hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0_5$CCU2_COMB1.FCO
Info:    routing  0.00  2.76 Net hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT[1] (63,3) -> (63,3)
Info:                          Sink hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0_3$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:      logic  0.07  2.83 Source hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0_3$CCU2_COMB0.FCO
Info:    routing  0.00  2.83 Net hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0_3$CCU2_FCI_INT (63,3) -> (63,3)
Info:                          Sink hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0_3$CCU2_COMB1.FCI
Info:      logic  0.00  2.83 Source hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0_3$CCU2_COMB1.FCO
Info:    routing  0.00  2.83 Net hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT[3] (63,3) -> (63,3)
Info:                          Sink hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0_2$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:      logic  0.07  2.90 Source hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0_2$CCU2_COMB0.FCO
Info:    routing  0.00  2.90 Net hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0_2$CCU2_FCI_INT (63,3) -> (63,3)
Info:                          Sink hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0_2$CCU2_COMB1.FCI
Info:      logic  0.00  2.90 Source hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0_2$CCU2_COMB1.FCO
Info:    routing  0.00  2.90 Net hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT[5] (63,3) -> (64,3)
Info:                          Sink hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0_1$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:      logic  0.07  2.98 Source hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0_1$CCU2_COMB0.FCO
Info:    routing  0.00  2.98 Net hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0_1$CCU2_FCI_INT (64,3) -> (64,3)
Info:                          Sink hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0_1$CCU2_COMB1.FCI
Info:      logic  0.00  2.98 Source hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0_1$CCU2_COMB1.FCO
Info:    routing  0.00  2.98 Net hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT[7] (64,3) -> (64,3)
Info:                          Sink hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:      logic  0.07  3.05 Source hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0$CCU2_COMB0.FCO
Info:    routing  0.00  3.05 Net hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0$CCU2_FCI_INT (64,3) -> (64,3)
Info:                          Sink hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0$CCU2_COMB1.FCI
Info:      logic  0.00  3.05 Source hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0$CCU2_COMB1.FCO
Info:    routing  0.00  3.05 Net hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT[9] (64,3) -> (64,3)
Info:                          Sink hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0_4$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:      logic  0.44  3.49 Source hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI_CCU2C_S0_4$CCU2_COMB0.F
Info:    routing  0.13  3.62 Net hysteresis_inst.not_d_signal_TRELLIS_FF_Q_DI[10] (64,3) -> (64,3)
Info:                          Sink hysteresis_inst.not_d_signal_TRELLIS_FF_Q_1.DI
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27
Info:      setup  0.00  3.62 Source hysteresis_inst.not_d_signal_TRELLIS_FF_Q_1.DI
Info: 1.93 ns logic, 1.68 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$adc_capture_inst.clk2' -> 'posedge $glbnet$control_inst.sclk':
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source adc_capture_inst.adc_ready_TRELLIS_FF_Q.Q
Info:    routing  1.21  1.74 Net adc_ready (63,7) -> (62,4)
Info:                          Sink adc_capture_inst.adc_ready_LUT4_D.D
Info:                          Defined in:
Info:                               ./control/control.sv:16.15-16.24
Info:      logic  0.24  1.97 Source adc_capture_inst.adc_ready_LUT4_D.F
Info:    routing  0.96  2.93 Net adc_capture_inst.adc_ready_LUT4_D_Z[1] (62,4) -> (62,7)
Info:                          Sink control_inst.motor_dc_TRELLIS_FF_Q_1_DI_L6MUX21_Z_SD_L6MUX21_Z_SD_LUT4_D_Z_LUT4_Z.D
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  3.17 Source control_inst.motor_dc_TRELLIS_FF_Q_1_DI_L6MUX21_Z_SD_L6MUX21_Z_SD_LUT4_D_Z_LUT4_Z.F
Info:    routing  1.26  4.42 Net control_inst.motor_dc_TRELLIS_FF_Q_1_DI_L6MUX21_Z_SD[3] (62,7) -> (61,4)
Info:                          Sink control_inst.motor_dc_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z.D
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.40  4.82 Source control_inst.motor_dc_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z.OFX
Info:    routing  0.00  4.82 Net control_inst.motor_dc_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D0 (61,4) -> (61,4)
Info:                          Sink control_inst.motor_dc_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.FXA
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36
Info:      logic  0.24  5.06 Source control_inst.motor_dc_TRELLIS_FF_Q_1_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.OFX
Info:    routing  0.38  5.44 Net control_inst.motor_dc_TRELLIS_FF_Q_1_DI (61,4) -> (61,4)
Info:                          Sink control_inst.motor_dc_TRELLIS_FF_Q_1.M
Info:                          Defined in:
Info:                               ./control/control.sv:47.2-114.5
Info:      setup  0.00  5.44 Source control_inst.motor_dc_TRELLIS_FF_Q_1.M
Info: 1.64 ns logic, 3.81 ns routing

Info: Critical path report for cross-domain path 'negedge $glbnet$adc_capture_inst.clk2' -> '<async>':
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source adc_capture_inst.din_bit_TRELLIS_FF_Q.Q
Info:    routing  1.53  2.05 Net adc_spi_mosi$TRELLIS_IO_OUT (65,7) -> (72,11)
Info:                          Sink adc_spi_mosi$tr_io.I
Info:                          Defined in:
Info:                               top.sv:32.8-32.15
Info: 0.52 ns logic, 1.53 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk25$TRELLIS_IO_IN' -> '<async>':
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source motor_inst.pwm_counter_TRELLIS_FF_Q_3.Q
Info:    routing  1.36  1.89 Net motor_inst.pwm_counter[4] (56,3) -> (56,2)
Info:                          Sink gpio_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0$CCU2_COMB0.A
Info:                          Defined in:
Info:                               ./motor_drv/motor_drv.sv:17.14-17.25
Info:      logic  0.45  2.34 Source gpio_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0$CCU2_COMB0.FCO
Info:    routing  0.00  2.34 Net gpio_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0$CCU2_FCI_INT (56,2) -> (56,2)
Info:                          Sink gpio_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0$CCU2_COMB1.FCI
Info:      logic  0.00  2.34 Source gpio_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0$CCU2_COMB1.FCO
Info:    routing  0.00  2.34 Net gpio_LUT4_Z_C[5] (56,2) -> (57,2)
Info:                          Sink gpio_LUT4_Z_C_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               ./motor_drv/motor_drv.sv:33.16-33.40
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:      logic  0.07  2.41 Source gpio_LUT4_Z_C_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.41 Net gpio_LUT4_Z_C_CCU2C_COUT$CCU2_FCI_INT (57,2) -> (57,2)
Info:                          Sink gpio_LUT4_Z_C_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  2.41 Source gpio_LUT4_Z_C_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.41 Net $nextpnr_CCU2C_7$CIN (57,2) -> (57,2)
Info:                          Sink $nextpnr_CCU2C_7$CCU2_COMB0.FCI
Info:      logic  0.44  2.85 Source $nextpnr_CCU2C_7$CCU2_COMB0.F
Info:    routing  4.55  7.40 Net gpio_LUT4_Z_C[7] (57,2) -> (3,23)
Info:                          Sink gpio_LUT4_Z.C
Info:                          Defined in:
Info:                               ./motor_drv/motor_drv.sv:33.16-33.40
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:38.23-38.25
Info:      logic  0.24  7.64 Source gpio_LUT4_Z.F
Info:    routing  1.25  8.89 Net $gpio[0]$iobuf_i (3,23) -> (0,26)
Info:                          Sink gpio[0]$tr_io.I
Info: 1.72 ns logic, 7.17 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk25$TRELLIS_IO_IN' -> 'posedge $glbnet$control_inst.sclk':
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source hysteresis_inst.can_move_fwd_TRELLIS_FF_Q.Q
Info:    routing  0.95  1.48 Net can_move_fwd (63,4) -> (61,2)
Info:                          Sink hysteresis_inst.can_move_fwd_LUT4_D.D
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  1.71 Source hysteresis_inst.can_move_fwd_LUT4_D.F
Info:    routing  0.92  2.63 Net adc_capture_inst.adc_ready_LUT4_D_Z[2] (61,2) -> (61,3)
Info:                          Sink control_inst.motor_dc_TRELLIS_FF_Q_1_DI_L6MUX21_Z_SD_L6MUX21_Z_SD_LUT4_D.C
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  2.87 Source control_inst.motor_dc_TRELLIS_FF_Q_1_DI_L6MUX21_Z_SD_L6MUX21_Z_SD_LUT4_D.F
Info:    routing  0.74  3.61 Net control_inst.motor_dc_TRELLIS_FF_Q_1_DI_L6MUX21_Z_SD_L6MUX21_Z_SD_LUT4_D_Z[3] (61,3) -> (62,4)
Info:                          Sink control_inst.motor_dc_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z.D
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.40  4.01 Source control_inst.motor_dc_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z.OFX
Info:    routing  0.00  4.01 Net control_inst.motor_dc_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1 (62,4) -> (62,4)
Info:                          Sink control_inst.motor_dc_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.FXB
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40
Info:      logic  0.24  4.26 Source control_inst.motor_dc_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.OFX
Info:    routing  0.62  4.87 Net control_inst.motor_dc_TRELLIS_FF_Q_2_DI (62,4) -> (61,4)
Info:                          Sink control_inst.motor_dc_TRELLIS_FF_Q_2.M
Info:                          Defined in:
Info:                               ./control/control.sv:47.2-114.5
Info:      setup  0.00  4.87 Source control_inst.motor_dc_TRELLIS_FF_Q_2.M
Info: 1.64 ns logic, 3.23 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$control_inst.sclk' -> '<async>':
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source control_inst.motor_dc_TRELLIS_FF_Q_5.Q
Info:    routing  1.44  1.97 Net motor_dc[2] (61,3) -> (56,2)
Info:                          Sink gpio_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_1$CCU2_COMB0.B
Info:                          Defined in:
Info:                               ./motor_drv/motor_drv.sv:10.20-10.30
Info:      logic  0.45  2.41 Source gpio_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_1$CCU2_COMB0.FCO
Info:    routing  0.00  2.41 Net gpio_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_1$CCU2_FCI_INT (56,2) -> (56,2)
Info:                          Sink gpio_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_1$CCU2_COMB1.FCI
Info:      logic  0.00  2.41 Source gpio_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_1$CCU2_COMB1.FCO
Info:    routing  0.00  2.41 Net gpio_LUT4_Z_C[3] (56,2) -> (56,2)
Info:                          Sink gpio_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               ./motor_drv/motor_drv.sv:33.16-33.40
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:      logic  0.07  2.48 Source gpio_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0$CCU2_COMB0.FCO
Info:    routing  0.00  2.48 Net gpio_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0$CCU2_FCI_INT (56,2) -> (56,2)
Info:                          Sink gpio_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0$CCU2_COMB1.FCI
Info:      logic  0.00  2.48 Source gpio_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0$CCU2_COMB1.FCO
Info:    routing  0.00  2.48 Net gpio_LUT4_Z_C[5] (56,2) -> (57,2)
Info:                          Sink gpio_LUT4_Z_C_CCU2C_COUT$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               ./motor_drv/motor_drv.sv:33.16-33.40
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:      logic  0.07  2.55 Source gpio_LUT4_Z_C_CCU2C_COUT$CCU2_COMB0.FCO
Info:    routing  0.00  2.55 Net gpio_LUT4_Z_C_CCU2C_COUT$CCU2_FCI_INT (57,2) -> (57,2)
Info:                          Sink gpio_LUT4_Z_C_CCU2C_COUT$CCU2_COMB1.FCI
Info:      logic  0.00  2.55 Source gpio_LUT4_Z_C_CCU2C_COUT$CCU2_COMB1.FCO
Info:    routing  0.00  2.55 Net $nextpnr_CCU2C_7$CIN (57,2) -> (57,2)
Info:                          Sink $nextpnr_CCU2C_7$CCU2_COMB0.FCI
Info:      logic  0.44  3.00 Source $nextpnr_CCU2C_7$CCU2_COMB0.F
Info:    routing  4.55  7.55 Net gpio_LUT4_Z_C[7] (57,2) -> (3,23)
Info:                          Sink gpio_LUT4_Z.C
Info:                          Defined in:
Info:                               ./motor_drv/motor_drv.sv:33.16-33.40
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:38.23-38.25
Info:      logic  0.24  7.79 Source gpio_LUT4_Z.F
Info:    routing  1.25  9.04 Net $gpio[0]$iobuf_i (3,23) -> (0,26)
Info:                          Sink gpio[0]$tr_io.I
Info: 1.79 ns logic, 7.25 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$control_inst.sclk' -> 'posedge $glbnet$adc_capture_inst.clk2':
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source control_inst.ctl_valid_TRELLIS_FF_Q.Q
Info:    routing  0.94  1.47 Net ctl_valid (62,7) -> (64,6)
Info:                          Sink adc_capture_inst.ctl_valid_LUT4_Z.C
Info:                          Defined in:
Info:                               top.sv:25.8-25.17
Info:      logic  0.24  1.71 Source adc_capture_inst.ctl_valid_LUT4_Z.F
Info:    routing  0.43  2.14 Net adc_capture_inst.ctl_valid (64,6) -> (64,6)
Info:                          Sink adc_capture_inst.cs_LUT4_C.D
Info:                          Defined in:
Info:                               ./adc_capture/adc_capture.sv:9.15-9.24
Info:      logic  0.24  2.37 Source adc_capture_inst.cs_LUT4_C.F
Info:    routing  0.47  2.84 Net adc_capture_inst.cs_LUT4_C_Z[0] (64,6) -> (64,7)
Info:                          Sink adc_capture_inst.adc_ready_TRELLIS_FF_Q_CE_LUT4_Z.C
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  3.08 Source adc_capture_inst.adc_ready_TRELLIS_FF_Q_CE_LUT4_Z.F
Info:    routing  0.47  3.54 Net adc_capture_inst.adc_ready_TRELLIS_FF_Q_CE (64,7) -> (63,7)
Info:                          Sink adc_capture_inst.adc_ready_TRELLIS_FF_Q.CE
Info:      setup  0.00  3.54 Source adc_capture_inst.adc_ready_TRELLIS_FF_Q.CE
Info: 1.23 ns logic, 2.31 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$control_inst.sclk' -> 'negedge $glbnet$adc_capture_inst.clk2':
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source control_inst.ctl_valid_TRELLIS_FF_Q.Q
Info:    routing  0.94  1.47 Net ctl_valid (62,7) -> (64,6)
Info:                          Sink adc_capture_inst.ctl_valid_LUT4_Z.C
Info:                          Defined in:
Info:                               top.sv:25.8-25.17
Info:      logic  0.24  1.71 Source adc_capture_inst.ctl_valid_LUT4_Z.F
Info:    routing  0.43  2.14 Net adc_capture_inst.ctl_valid (64,6) -> (64,6)
Info:                          Sink adc_capture_inst.cs_LUT4_C.D
Info:                          Defined in:
Info:                               ./adc_capture/adc_capture.sv:9.15-9.24
Info:      logic  0.24  2.37 Source adc_capture_inst.cs_LUT4_C.F
Info:    routing  0.74  3.12 Net adc_capture_inst.cs_LUT4_C_Z[0] (64,6) -> (65,7)
Info:                          Sink adc_capture_inst.din_bit_TRELLIS_FF_Q_CE_LUT4_Z.D
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  3.35 Source adc_capture_inst.din_bit_TRELLIS_FF_Q_CE_LUT4_Z.F
Info:    routing  0.40  3.75 Net adc_capture_inst.din_bit_TRELLIS_FF_Q_CE (65,7) -> (65,7)
Info:                          Sink adc_capture_inst.din_bit_TRELLIS_FF_Q.CE
Info:      setup  0.00  3.75 Source adc_capture_inst.din_bit_TRELLIS_FF_Q.CE
Info: 1.23 ns logic, 2.52 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$control_inst.sclk' -> 'posedge $glbnet$clk25$TRELLIS_IO_IN':
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source control_inst.servo_dc_TRELLIS_FF_Q_2.Q
Info:    routing  1.34  1.86 Net servo_dc[1] (56,7) -> (55,9)
Info:                          Sink servo_inst.pdm_width_CCU2C_S0_4$CCU2_COMB1.A
Info:                          Defined in:
Info:                               ./servo_pdm/servo_pdm.v:8.28-8.32
Info:      logic  0.45  2.31 Source servo_inst.pdm_width_CCU2C_S0_4$CCU2_COMB1.FCO
Info:    routing  0.00  2.31 Net servo_inst.pdm_width_CCU2C_S0_4_COUT[2] (55,9) -> (55,9)
Info:                          Sink servo_inst.pdm_width_CCU2C_S0_3$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               ./servo_pdm/servo_pdm.v:23.21-23.42
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:38.23-38.25
Info:      logic  0.07  2.38 Source servo_inst.pdm_width_CCU2C_S0_3$CCU2_COMB0.FCO
Info:    routing  0.00  2.38 Net servo_inst.pdm_width_CCU2C_S0_3$CCU2_FCI_INT (55,9) -> (55,9)
Info:                          Sink servo_inst.pdm_width_CCU2C_S0_3$CCU2_COMB1.FCI
Info:      logic  0.00  2.38 Source servo_inst.pdm_width_CCU2C_S0_3$CCU2_COMB1.FCO
Info:    routing  0.00  2.38 Net servo_inst.pdm_width_CCU2C_S0_4_COUT[4] (55,9) -> (55,9)
Info:                          Sink servo_inst.pdm_width_CCU2C_S0_2$CCU2_COMB0.FCI
Info:                          Defined in:
Info:                               ./servo_pdm/servo_pdm.v:23.21-23.42
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:38.23-38.25
Info:      logic  0.44  2.82 Source servo_inst.pdm_width_CCU2C_S0_2$CCU2_COMB0.F
Info:    routing  0.71  3.53 Net gpio_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_A_LUT4_Z_2_C[1] (55,9) -> (55,10)
Info:                          Sink gpio_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_A_LUT4_Z_C_LUT4_Z_1_C_LUT4_Z_1.C
Info:                          Defined in:
Info:                               ./servo_pdm/servo_pdm.v:12.14-12.23
Info:      logic  0.24  3.77 Source gpio_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_A_LUT4_Z_C_LUT4_Z_1_C_LUT4_Z_1.F
Info:    routing  0.59  4.36 Net gpio_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_A_LUT4_Z_C_LUT4_Z_1_C[2] (55,10) -> (55,10)
Info:                          Sink gpio_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_A_LUT4_Z_C_LUT4_Z_1.C
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  4.60 Source gpio_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_A_LUT4_Z_C_LUT4_Z_1.F
Info:    routing  0.47  5.07 Net gpio_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_A_LUT4_Z_C[2] (55,10) -> (54,10)
Info:                          Sink gpio_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_A_LUT4_Z.C
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  5.31 Source gpio_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_A_LUT4_Z.F
Info:    routing  0.60  5.91 Net gpio_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_A[0] (54,10) -> (52,10)
Info:                          Sink gpio_TRELLIS_FF_Q_DI_PFUMX_Z_C0_L6MUX21_SD_D0_PFUMX_Z_ALUT_LUT4_Z.C
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  6.15 Source gpio_TRELLIS_FF_Q_DI_PFUMX_Z_C0_L6MUX21_SD_D0_PFUMX_Z_ALUT_LUT4_Z.F
Info:    routing  0.00  6.15 Net gpio_TRELLIS_FF_Q_DI_PFUMX_Z_C0_L6MUX21_SD_D0_PFUMX_Z_ALUT (52,10) -> (52,10)
Info:                          Sink gpio_TRELLIS_FF_Q_DI_PFUMX_Z_C0_L6MUX21_SD_D0_PFUMX_Z_BLUT_LUT4_Z.F1
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.22-141.24
Info:      logic  0.17  6.31 Source gpio_TRELLIS_FF_Q_DI_PFUMX_Z_C0_L6MUX21_SD_D0_PFUMX_Z_BLUT_LUT4_Z.OFX
Info:    routing  0.00  6.31 Net gpio_TRELLIS_FF_Q_DI_PFUMX_Z_C0_L6MUX21_SD_D0 (52,10) -> (52,10)
Info:                          Sink gpio_TRELLIS_FF_Q_DI_PFUMX_Z_C0_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z.FXA
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36
Info:      logic  0.24  6.55 Source gpio_TRELLIS_FF_Q_DI_PFUMX_Z_C0_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z.OFX
Info:    routing  1.02  7.57 Net gpio_TRELLIS_FF_Q_DI_PFUMX_Z_C0_L6MUX21_SD_Z (52,10) -> (54,7)
Info:                          Sink servo_inst.pdmw_counter_TRELLIS_FF_Q.CE
Info:      setup  0.00  7.57 Source servo_inst.pdmw_counter_TRELLIS_FF_Q.CE
Info: 2.83 ns logic, 4.74 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$control_inst.sclk' -> 'posedge $glbnet$decoder_inst.slow_clk':
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source control_inst.ack_TRELLIS_FF_Q.Q
Info:    routing  0.89  1.41 Net ack (60,7) -> (60,8)
Info:                          Sink control_inst.ack_LUT4_D_1.D
Info:                          Defined in:
Info:                               ./ir_decoder/ir_decoder.v:4.13-4.16
Info:      logic  0.24  1.65 Source control_inst.ack_LUT4_D_1.F
Info:    routing  0.40  2.05 Net decoder_inst.ready_TRELLIS_FF_Q_CE (60,8) -> (60,8)
Info:                          Sink decoder_inst.ready_TRELLIS_FF_Q.CE
Info:      setup  0.00  2.05 Source decoder_inst.ready_TRELLIS_FF_Q.CE
Info: 0.76 ns logic, 1.28 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$decoder_inst.slow_clk' -> 'posedge $glbnet$control_inst.sclk':
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source decoder_inst.cmd_TRELLIS_FF_Q_27.Q
Info:    routing  1.14  1.67 Net command[5] (62,6) -> (60,4)
Info:                          Sink adc_capture_inst.adc_ready_LUT4_C_Z_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z.D
Info:                          Defined in:
Info:                               ./ir_decoder/ir_decoder.v:8.28-8.35
Info:      logic  0.40  2.07 Source adc_capture_inst.adc_ready_LUT4_C_Z_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z.OFX
Info:    routing  0.00  2.07 Net adc_capture_inst.adc_ready_LUT4_C_Z_LUT4_Z_B_L6MUX21_Z_D0 (60,4) -> (60,4)
Info:                          Sink adc_capture_inst.adc_ready_LUT4_C_Z_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.FXA
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.34-141.36
Info:      logic  0.24  2.31 Source adc_capture_inst.adc_ready_LUT4_C_Z_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.OFX
Info:    routing  0.72  3.03 Net adc_capture_inst.adc_ready_LUT4_C_Z_LUT4_Z_B[3] (60,4) -> (59,5)
Info:                          Sink control_inst.state_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_B_LUT4_A.D
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  3.27 Source control_inst.state_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_B_LUT4_A.F
Info:    routing  0.00  3.27 Net control_inst.state_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_B_LUT4_A_Z (59,5) -> (59,5)
Info:                          Sink control_inst.state_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_B_LUT4_A_Z_PFUMX_ALUT_BLUT_LUT4_Z.F1
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48
Info:      logic  0.17  3.43 Source control_inst.state_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_B_LUT4_A_Z_PFUMX_ALUT_BLUT_LUT4_Z.OFX
Info:    routing  0.00  3.43 Net control_inst.state_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_B_LUT4_A_Z_PFUMX_ALUT_Z (59,5) -> (59,5)
Info:                          Sink control_inst.state_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_B_LUT4_A.FXB
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64
Info:      logic  0.24  3.67 Source control_inst.state_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_B_LUT4_A.OFX
Info:    routing  0.00  3.67 Net control_inst.motor_dc_TRELLIS_FF_Q_1_DI_L6MUX21_Z_SD_L6MUX21_Z_SD_L6MUX21_Z_1_D1 (59,5) -> (59,5)
Info:                          Sink control_inst.motor_dc_TRELLIS_FF_Q_1_DI_L6MUX21_Z_SD_L6MUX21_Z_SD_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z.FXB
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72
Info:      logic  0.24  3.91 Source control_inst.motor_dc_TRELLIS_FF_Q_1_DI_L6MUX21_Z_SD_L6MUX21_Z_SD_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z.OFX
Info:    routing  0.96  4.87 Net adc_capture_inst.adc_ready_LUT4_D_Z[5] (59,5) -> (61,3)
Info:                          Sink control_inst.motor_dc_TRELLIS_FF_Q_1_DI_L6MUX21_Z_SD_L6MUX21_Z_SD_LUT4_D.D
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  5.11 Source control_inst.motor_dc_TRELLIS_FF_Q_1_DI_L6MUX21_Z_SD_L6MUX21_Z_SD_LUT4_D.F
Info:    routing  0.74  5.85 Net control_inst.motor_dc_TRELLIS_FF_Q_1_DI_L6MUX21_Z_SD_L6MUX21_Z_SD_LUT4_D_Z[3] (61,3) -> (62,4)
Info:                          Sink control_inst.motor_dc_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z.D
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.40  6.25 Source control_inst.motor_dc_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z.OFX
Info:    routing  0.00  6.25 Net control_inst.motor_dc_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1 (62,4) -> (62,4)
Info:                          Sink control_inst.motor_dc_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.FXB
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40
Info:      logic  0.24  6.49 Source control_inst.motor_dc_TRELLIS_FF_Q_2_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.OFX
Info:    routing  0.62  7.11 Net control_inst.motor_dc_TRELLIS_FF_Q_2_DI (62,4) -> (61,4)
Info:                          Sink control_inst.motor_dc_TRELLIS_FF_Q_2.M
Info:                          Defined in:
Info:                               ./control/control.sv:47.2-114.5
Info:      setup  0.00  7.11 Source control_inst.motor_dc_TRELLIS_FF_Q_2.M
Info: 2.93 ns logic, 4.18 ns routing

Info: Critical path report for cross-domain path 'posedge adc_spi_sclk$TRELLIS_IO_OUT' -> 'posedge $glbnet$adc_capture_inst.clk2':
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source test_flag_TRELLIS_FF_Q.Q
Info:    routing  0.47  1.00 Net test_flag (63,6) -> (64,6)
Info:                          Sink adc_capture_inst.ctl_valid_LUT4_Z.D
Info:                          Defined in:
Info:                               top.sv:19.8-19.17
Info:      logic  0.24  1.23 Source adc_capture_inst.ctl_valid_LUT4_Z.F
Info:    routing  0.43  1.66 Net adc_capture_inst.ctl_valid (64,6) -> (64,6)
Info:                          Sink adc_capture_inst.cs_LUT4_C.D
Info:                          Defined in:
Info:                               ./adc_capture/adc_capture.sv:9.15-9.24
Info:      logic  0.24  1.90 Source adc_capture_inst.cs_LUT4_C.F
Info:    routing  0.47  2.37 Net adc_capture_inst.cs_LUT4_C_Z[0] (64,6) -> (64,7)
Info:                          Sink adc_capture_inst.adc_ready_TRELLIS_FF_Q_CE_LUT4_Z.C
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  2.60 Source adc_capture_inst.adc_ready_TRELLIS_FF_Q_CE_LUT4_Z.F
Info:    routing  0.47  3.07 Net adc_capture_inst.adc_ready_TRELLIS_FF_Q_CE (64,7) -> (63,7)
Info:                          Sink adc_capture_inst.adc_ready_TRELLIS_FF_Q.CE
Info:      setup  0.00  3.07 Source adc_capture_inst.adc_ready_TRELLIS_FF_Q.CE
Info: 1.23 ns logic, 1.84 ns routing

Info: Critical path report for cross-domain path 'posedge adc_spi_sclk$TRELLIS_IO_OUT' -> 'negedge $glbnet$adc_capture_inst.clk2':
Info:       type curr  total name
Info:   clk-to-q  0.52  0.52 Source test_flag_TRELLIS_FF_Q.Q
Info:    routing  0.47  1.00 Net test_flag (63,6) -> (64,6)
Info:                          Sink adc_capture_inst.ctl_valid_LUT4_Z.D
Info:                          Defined in:
Info:                               top.sv:19.8-19.17
Info:      logic  0.24  1.23 Source adc_capture_inst.ctl_valid_LUT4_Z.F
Info:    routing  0.43  1.66 Net adc_capture_inst.ctl_valid (64,6) -> (64,6)
Info:                          Sink adc_capture_inst.cs_LUT4_C.D
Info:                          Defined in:
Info:                               ./adc_capture/adc_capture.sv:9.15-9.24
Info:      logic  0.24  1.90 Source adc_capture_inst.cs_LUT4_C.F
Info:    routing  0.74  2.64 Net adc_capture_inst.cs_LUT4_C_Z[0] (64,6) -> (65,7)
Info:                          Sink adc_capture_inst.din_bit_TRELLIS_FF_Q_CE_LUT4_Z.D
Info:                          Defined in:
Info:                               /home/aquatic72/Applications/oss-cad-suite-linux-x64-20250322/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:      logic  0.24  2.88 Source adc_capture_inst.din_bit_TRELLIS_FF_Q_CE_LUT4_Z.F
Info:    routing  0.40  3.28 Net adc_capture_inst.din_bit_TRELLIS_FF_Q_CE (65,7) -> (65,7)
Info:                          Sink adc_capture_inst.din_bit_TRELLIS_FF_Q.CE
Info:      setup  0.00  3.28 Source adc_capture_inst.din_bit_TRELLIS_FF_Q.CE
Info: 1.23 ns logic, 2.04 ns routing

Info: Max frequency for clock '$glbnet$adc_capture_inst.clk2': 188.75 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock   '$glbnet$clk25$TRELLIS_IO_IN': 173.07 MHz (PASS at 25.00 MHz)
Info: Max frequency for clock     '$glbnet$control_inst.sclk': 158.60 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock '$glbnet$decoder_inst.slow_clk': 123.85 MHz (PASS at 12.00 MHz)

Info: Clock 'adc_spi_sclk$TRELLIS_IO_OUT' has no interior paths

Info: Max delay <async>                               -> <async>                              : 4.68 ns
Info: Max delay <async>                               -> posedge $glbnet$adc_capture_inst.clk2: 2.19 ns
Info: Max delay <async>                               -> negedge $glbnet$adc_capture_inst.clk2: 1.72 ns
Info: Max delay <async>                               -> posedge $glbnet$clk25$TRELLIS_IO_IN  : 7.47 ns
Info: Max delay <async>                               -> posedge $glbnet$control_inst.sclk    : 1.92 ns
Info: Max delay <async>                               -> posedge $glbnet$decoder_inst.slow_clk: 8.41 ns
Info: Max delay <async>                               -> posedge adc_spi_sclk$TRELLIS_IO_OUT  : 2.97 ns
Info: Max delay posedge $glbnet$adc_capture_inst.clk2 -> <async>                              : 3.74 ns
Info: Max delay posedge $glbnet$adc_capture_inst.clk2 -> posedge $glbnet$clk25$TRELLIS_IO_IN  : 3.62 ns
Info: Max delay posedge $glbnet$adc_capture_inst.clk2 -> posedge $glbnet$control_inst.sclk    : 5.44 ns
Info: Max delay negedge $glbnet$adc_capture_inst.clk2 -> <async>                              : 2.05 ns
Info: Max delay posedge $glbnet$clk25$TRELLIS_IO_IN   -> <async>                              : 8.89 ns
Info: Max delay posedge $glbnet$clk25$TRELLIS_IO_IN   -> posedge $glbnet$control_inst.sclk    : 4.87 ns
Info: Max delay posedge $glbnet$control_inst.sclk     -> <async>                              : 9.04 ns
Info: Max delay posedge $glbnet$control_inst.sclk     -> posedge $glbnet$adc_capture_inst.clk2: 3.54 ns
Info: Max delay posedge $glbnet$control_inst.sclk     -> negedge $glbnet$adc_capture_inst.clk2: 3.75 ns
Info: Max delay posedge $glbnet$control_inst.sclk     -> posedge $glbnet$clk25$TRELLIS_IO_IN  : 7.57 ns
Info: Max delay posedge $glbnet$control_inst.sclk     -> posedge $glbnet$decoder_inst.slow_clk: 2.05 ns
Info: Max delay posedge $glbnet$decoder_inst.slow_clk -> posedge $glbnet$control_inst.sclk    : 7.11 ns
Info: Max delay posedge adc_spi_sclk$TRELLIS_IO_OUT   -> posedge $glbnet$adc_capture_inst.clk2: 3.07 ns
Info: Max delay posedge adc_spi_sclk$TRELLIS_IO_OUT   -> negedge $glbnet$adc_capture_inst.clk2: 3.28 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 34222,  36631) |************************************************************ 
Info: [ 36631,  39040) |*******************+
Info: [ 39040,  41449) |+
Info: [ 41449,  43858) | 
Info: [ 43858,  46267) | 
Info: [ 46267,  48676) | 
Info: [ 48676,  51085) | 
Info: [ 51085,  53494) | 
Info: [ 53494,  55903) | 
Info: [ 55903,  58312) | 
Info: [ 58312,  60721) | 
Info: [ 60721,  63130) | 
Info: [ 63130,  65539) | 
Info: [ 65539,  67948) | 
Info: [ 67948,  70357) | 
Info: [ 70357,  72766) | 
Info: [ 72766,  75175) | 
Info: [ 75175,  77584) |******************************+
Info: [ 77584,  79993) |*********************************************+
Info: [ 79993,  82402) |******************************+

Info: Program finished normally.
