{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528186995298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528186995302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 05 01:23:15 2018 " "Processing started: Tue Jun 05 01:23:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528186995302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528186995302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snake -c snake " "Command: quartus_map --read_settings_files=on --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528186995303 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528186996378 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528186996378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake.vhd 2 1 " "Found 2 design units, including 1 entities, in source file snake.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 snake-snake " "Found design unit 1: snake-snake" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake/snake.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528187008849 ""} { "Info" "ISGN_ENTITY_NAME" "1 snake " "Found entity 1: snake" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake/snake.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528187008849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528187008849 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "snake " "Elaborating entity \"snake\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528187008905 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ssd_score snake.vhd(14) " "VHDL Signal Declaration warning at snake.vhd(14): used implicit default value for signal \"ssd_score\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake/snake.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528187008907 "|snake"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "apple snake.vhd(25) " "VHDL Signal Declaration warning at snake.vhd(25): used explicit default value for signal \"apple\" because signal was never assigned a value" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake/snake.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1528187008913 "|snake"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "game_grid snake.vhd(27) " "Verilog HDL or VHDL warning at snake.vhd(27): object \"game_grid\" assigned a value but never read" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake/snake.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528187008914 "|snake"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_end snake.vhd(47) " "VHDL Process Statement warning at snake.vhd(47): signal \"game_end\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake/snake.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528187009247 "|snake"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst snake.vhd(113) " "VHDL Process Statement warning at snake.vhd(113): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake/snake.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528187011565 "|snake"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "snake_body " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"snake_body\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1528187018682 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "game_grid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"game_grid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1528187018682 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_score\[0\] GND " "Pin \"ssd_score\[0\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake/snake.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528187019336 "|snake|ssd_score[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_score\[1\] GND " "Pin \"ssd_score\[1\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake/snake.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528187019336 "|snake|ssd_score[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_score\[2\] GND " "Pin \"ssd_score\[2\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake/snake.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528187019336 "|snake|ssd_score[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_score\[3\] GND " "Pin \"ssd_score\[3\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake/snake.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528187019336 "|snake|ssd_score[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_score\[4\] GND " "Pin \"ssd_score\[4\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake/snake.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528187019336 "|snake|ssd_score[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_score\[5\] GND " "Pin \"ssd_score\[5\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake/snake.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528187019336 "|snake|ssd_score[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd_score\[6\] GND " "Pin \"ssd_score\[6\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake/snake.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528187019336 "|snake|ssd_score[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1528187019336 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528187019491 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528187019491 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_sys " "No output dependent on input pin \"clk_sys\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake/snake.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528187019553 "|snake|clk_sys"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake/snake.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528187019553 "|snake|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ukey " "No output dependent on input pin \"ukey\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake/snake.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528187019553 "|snake|ukey"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dkey " "No output dependent on input pin \"dkey\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake/snake.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528187019553 "|snake|dkey"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lkey " "No output dependent on input pin \"lkey\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake/snake.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528187019553 "|snake|lkey"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rkey " "No output dependent on input pin \"rkey\"" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake/snake.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528187019553 "|snake|rkey"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1528187019553 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528187019554 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528187019554 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528187019554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1049 " "Peak virtual memory: 1049 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528187019575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 05 01:23:39 2018 " "Processing ended: Tue Jun 05 01:23:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528187019575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528187019575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528187019575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528187019575 ""}
