Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Mar 11 16:23:50 2021

All signals are completely routed.

WARNING:ParHelpers:361 - There are 10 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   Col_IBUF
   Crs_IBUF
   MuxClock_in_IBUF
   RxClk_IBUF
   RxD<0>_IBUF
   RxD<1>_IBUF
   RxD<2>_IBUF
   RxD<3>_IBUF
   RxDv_IBUF
   TxClk_IBUF


