--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml pid_controller.twx pid_controller.ncd -o
pid_controller.twr pid_controller.pcf

Design file:              pid_controller.ncd
Physical constraint file: pid_controller.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - hi_in<0> does not clock data to hi_out<1>
WARNING:Timing:3225 - Timing constraint COMP "hi_out<1>" OFFSET = OUT 11.93 ns 
   AFTER COMP "hi_in<0>" "RISING"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/flop4 (SLICE_X31Y2.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fp_intf/hostIf/flop3 (FF)
  Destination:          fp_intf/hostIf/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.440ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fp_intf/hostIf/flop3 to fp_intf/hostIf/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y2.AQ       Tcko                  0.430   fp_intf/hostIf/rst4
                                                       fp_intf/hostIf/flop3
    SLICE_X31Y2.BX       net (fanout=2)        0.896   fp_intf/hostIf/rst3
    SLICE_X31Y2.CLK      Tdick                 0.114   fp_intf/hostIf/rst4
                                                       fp_intf/hostIf/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.440ns (0.544ns logic, 0.896ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/flop2 (SLICE_X33Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fp_intf/hostIf/flop1 (FF)
  Destination:          fp_intf/hostIf/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.310ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.119 - 0.126)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fp_intf/hostIf/flop1 to fp_intf/hostIf/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y3.AQ       Tcko                  0.476   fp_intf/hostIf/rst1
                                                       fp_intf/hostIf/flop1
    SLICE_X33Y3.AX       net (fanout=1)        0.720   fp_intf/hostIf/rst1
    SLICE_X33Y3.CLK      Tdick                 0.114   fp_intf/hostIf/rst2
                                                       fp_intf/hostIf/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.310ns (0.590ns logic, 0.720ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/flop3 (SLICE_X31Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fp_intf/hostIf/flop2 (FF)
  Destination:          fp_intf/hostIf/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.052ns (Levels of Logic = 0)
  Clock Path Skew:      -0.258ns (0.535 - 0.793)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fp_intf/hostIf/flop2 to fp_intf/hostIf/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y3.AQ       Tcko                  0.430   fp_intf/hostIf/rst2
                                                       fp_intf/hostIf/flop2
    SLICE_X31Y2.AX       net (fanout=2)        0.508   fp_intf/hostIf/rst2
    SLICE_X31Y2.CLK      Tdick                 0.114   fp_intf/hostIf/rst4
                                                       fp_intf/hostIf/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.052ns (0.544ns logic, 0.508ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/flop2 (SLICE_X33Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fp_intf/hostIf/flop1 (FF)
  Destination:          fp_intf/hostIf/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.543ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fp_intf/hostIf/flop1 to fp_intf/hostIf/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y3.AQ       Tcko                  0.200   fp_intf/hostIf/rst1
                                                       fp_intf/hostIf/flop1
    SLICE_X33Y3.AX       net (fanout=1)        0.284   fp_intf/hostIf/rst1
    SLICE_X33Y3.CLK      Tckdi       (-Th)    -0.059   fp_intf/hostIf/rst2
                                                       fp_intf/hostIf/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.543ns (0.259ns logic, 0.284ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/flop3 (SLICE_X31Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.609ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fp_intf/hostIf/flop2 (FF)
  Destination:          fp_intf/hostIf/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.492ns (Levels of Logic = 0)
  Clock Path Skew:      -0.117ns (0.250 - 0.367)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fp_intf/hostIf/flop2 to fp_intf/hostIf/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y3.AQ       Tcko                  0.198   fp_intf/hostIf/rst2
                                                       fp_intf/hostIf/flop2
    SLICE_X31Y2.AX       net (fanout=2)        0.235   fp_intf/hostIf/rst2
    SLICE_X31Y2.CLK      Tckdi       (-Th)    -0.059   fp_intf/hostIf/rst4
                                                       fp_intf/hostIf/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.492ns (0.257ns logic, 0.235ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/flop4 (SLICE_X31Y2.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.698ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fp_intf/hostIf/flop3 (FF)
  Destination:          fp_intf/hostIf/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.698ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fp_intf/hostIf/flop3 to fp_intf/hostIf/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y2.AQ       Tcko                  0.198   fp_intf/hostIf/rst4
                                                       fp_intf/hostIf/flop3
    SLICE_X31Y2.BX       net (fanout=2)        0.441   fp_intf/hostIf/rst3
    SLICE_X31Y2.CLK      Tckdi       (-Th)    -0.059   fp_intf/hostIf/rst4
                                                       fp_intf/hostIf/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.698ns (0.257ns logic, 0.441ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: fp_intf/hostIf/hi_dcm/CLKIN
  Logical resource: fp_intf/hostIf/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: fp_intf/hostIf/hi_dcm/CLKIN
  Logical resource: fp_intf/hostIf/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: fp_intf/hostIf/hi_dcm/CLKIN
  Logical resource: fp_intf/hostIf/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk17 = PERIOD TIMEGRP "clk17_in" 60 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1198 paths analyzed, 439 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.832ns.
--------------------------------------------------------------------------------

Paths for end point adc_cntrl/adc_clk_fwd (OLOGIC_X3Y118.SR), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_cntrl/rd_cur_state_FSM_FFd2 (FF)
  Destination:          adc_cntrl/adc_clk_fwd (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.367ns (Levels of Logic = 1)
  Clock Path Skew:      0.486ns (1.126 - 0.640)
  Source Clock:         clk17_in_BUFGP rising at 0.000ns
  Destination Clock:    clk17_in_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_cntrl/rd_cur_state_FSM_FFd2 to adc_cntrl/adc_clk_fwd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y91.BQ      Tcko                  0.525   adc_cntrl/rd_cur_state_FSM_FFd2
                                                       adc_cntrl/rd_cur_state_FSM_FFd2
    SLICE_X10Y91.C2      net (fanout=27)       0.750   adc_cntrl/rd_cur_state_FSM_FFd2
    SLICE_X10Y91.C       Tilo                  0.255   adc_cntrl/rd_cur_state_FSM_FFd2
                                                       adc_cntrl/_n017711
    OLOGIC_X3Y118.SR     net (fanout=2)        3.024   adc_n_cs_out_OBUF
    OLOGIC_X3Y118.CLK1   Tosrck                0.813   adc_sclk_out_OBUF
                                                       adc_cntrl/adc_clk_fwd
    -------------------------------------------------  ---------------------------
    Total                                      5.367ns (1.593ns logic, 3.774ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_cntrl/rd_counter_5 (FF)
  Destination:          adc_cntrl/adc_clk_fwd (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.358ns (Levels of Logic = 1)
  Clock Path Skew:      0.488ns (1.126 - 0.638)
  Source Clock:         clk17_in_BUFGP rising at 0.000ns
  Destination Clock:    clk17_in_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_cntrl/rd_counter_5 to adc_cntrl/adc_clk_fwd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y90.BQ      Tcko                  0.525   adc_cntrl/rd_counter<7>
                                                       adc_cntrl/rd_counter_5
    SLICE_X10Y91.C1      net (fanout=5)        0.741   adc_cntrl/rd_counter<5>
    SLICE_X10Y91.C       Tilo                  0.255   adc_cntrl/rd_cur_state_FSM_FFd2
                                                       adc_cntrl/_n017711
    OLOGIC_X3Y118.SR     net (fanout=2)        3.024   adc_n_cs_out_OBUF
    OLOGIC_X3Y118.CLK1   Tosrck                0.813   adc_sclk_out_OBUF
                                                       adc_cntrl/adc_clk_fwd
    -------------------------------------------------  ---------------------------
    Total                                      5.358ns (1.593ns logic, 3.765ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_cntrl/rd_counter_4 (FF)
  Destination:          adc_cntrl/adc_clk_fwd (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.209ns (Levels of Logic = 1)
  Clock Path Skew:      0.488ns (1.126 - 0.638)
  Source Clock:         clk17_in_BUFGP rising at 0.000ns
  Destination Clock:    clk17_in_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_cntrl/rd_counter_4 to adc_cntrl/adc_clk_fwd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y90.AQ      Tcko                  0.525   adc_cntrl/rd_counter<7>
                                                       adc_cntrl/rd_counter_4
    SLICE_X10Y91.C3      net (fanout=5)        0.592   adc_cntrl/rd_counter<4>
    SLICE_X10Y91.C       Tilo                  0.255   adc_cntrl/rd_cur_state_FSM_FFd2
                                                       adc_cntrl/_n017711
    OLOGIC_X3Y118.SR     net (fanout=2)        3.024   adc_n_cs_out_OBUF
    OLOGIC_X3Y118.CLK1   Tosrck                0.813   adc_sclk_out_OBUF
                                                       adc_cntrl/adc_clk_fwd
    -------------------------------------------------  ---------------------------
    Total                                      5.209ns (1.593ns logic, 3.616ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y39.WEBWEU1), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     50.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_cntrl/chan_out_0 (FF)
  Destination:          adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          60.000ns
  Data Path Delay:      8.982ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk17_in_BUFGP rising at 0.000ns
  Destination Clock:    clk17_in_BUFGP rising at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_cntrl/chan_out_0 to adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y86.AQ      Tcko                  0.525   adc_cntrl/chan_out<2>
                                                       adc_cntrl/chan_out_0
    SLICE_X50Y92.D4      net (fanout=3)        2.284   adc_cntrl/chan_out<0>
    SLICE_X50Y92.CMUX    Topdc                 0.402   adc_src[2]_adc_shutdown[7]_Mux_2_o
                                                       Mmux_adc_src[2]_adc_shutdown[7]_Mux_2_o_4
                                                       Mmux_adc_src[2]_adc_shutdown[7]_Mux_2_o_2_f7
    SLICE_X17Y91.B4      net (fanout=1)        2.384   adc_src[2]_adc_shutdown[7]_Mux_2_o
    SLICE_X17Y91.B       Tilo                  0.259   adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       Mmux_killswitch_dv11
    SLICE_X17Y89.A5      net (fanout=2)        0.451   killswitch_dv
    SLICE_X17Y89.A       Tilo                  0.259   adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X1Y39.WEBWEU1  net (fanout=7)        2.088   adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X1Y39.CLKAWRCLKTrcck_WEB             0.330   adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.982ns (1.775ns logic, 7.207ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     51.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_cntrl/chan_out_1 (FF)
  Destination:          adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          60.000ns
  Data Path Delay:      8.722ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk17_in_BUFGP rising at 0.000ns
  Destination Clock:    clk17_in_BUFGP rising at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_cntrl/chan_out_1 to adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y86.BQ      Tcko                  0.525   adc_cntrl/chan_out<2>
                                                       adc_cntrl/chan_out_1
    SLICE_X50Y92.C5      net (fanout=3)        2.023   adc_cntrl/chan_out<1>
    SLICE_X50Y92.CMUX    Tilo                  0.403   adc_src[2]_adc_shutdown[7]_Mux_2_o
                                                       Mmux_adc_src[2]_adc_shutdown[7]_Mux_2_o_3
                                                       Mmux_adc_src[2]_adc_shutdown[7]_Mux_2_o_2_f7
    SLICE_X17Y91.B4      net (fanout=1)        2.384   adc_src[2]_adc_shutdown[7]_Mux_2_o
    SLICE_X17Y91.B       Tilo                  0.259   adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       Mmux_killswitch_dv11
    SLICE_X17Y89.A5      net (fanout=2)        0.451   killswitch_dv
    SLICE_X17Y89.A       Tilo                  0.259   adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X1Y39.WEBWEU1  net (fanout=7)        2.088   adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X1Y39.CLKAWRCLKTrcck_WEB             0.330   adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.722ns (1.776ns logic, 6.946ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     51.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_cntrl/chan_out_2 (FF)
  Destination:          adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          60.000ns
  Data Path Delay:      8.714ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk17_in_BUFGP rising at 0.000ns
  Destination Clock:    clk17_in_BUFGP rising at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_cntrl/chan_out_2 to adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y86.CQ      Tcko                  0.525   adc_cntrl/chan_out<2>
                                                       adc_cntrl/chan_out_2
    SLICE_X50Y92.CX      net (fanout=2)        2.226   adc_cntrl/chan_out<2>
    SLICE_X50Y92.CMUX    Tcxc                  0.192   adc_src[2]_adc_shutdown[7]_Mux_2_o
                                                       Mmux_adc_src[2]_adc_shutdown[7]_Mux_2_o_2_f7
    SLICE_X17Y91.B4      net (fanout=1)        2.384   adc_src[2]_adc_shutdown[7]_Mux_2_o
    SLICE_X17Y91.B       Tilo                  0.259   adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       Mmux_killswitch_dv11
    SLICE_X17Y89.A5      net (fanout=2)        0.451   killswitch_dv
    SLICE_X17Y89.A       Tilo                  0.259   adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X1Y39.WEBWEU1  net (fanout=7)        2.088   adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X1Y39.CLKAWRCLKTrcck_WEB             0.330   adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.714ns (1.565ns logic, 7.149ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y39.WEBWEU0), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     51.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_cntrl/chan_out_0 (FF)
  Destination:          adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          60.000ns
  Data Path Delay:      8.777ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk17_in_BUFGP rising at 0.000ns
  Destination Clock:    clk17_in_BUFGP rising at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_cntrl/chan_out_0 to adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y86.AQ      Tcko                  0.525   adc_cntrl/chan_out<2>
                                                       adc_cntrl/chan_out_0
    SLICE_X50Y92.D4      net (fanout=3)        2.284   adc_cntrl/chan_out<0>
    SLICE_X50Y92.CMUX    Topdc                 0.402   adc_src[2]_adc_shutdown[7]_Mux_2_o
                                                       Mmux_adc_src[2]_adc_shutdown[7]_Mux_2_o_4
                                                       Mmux_adc_src[2]_adc_shutdown[7]_Mux_2_o_2_f7
    SLICE_X17Y91.B4      net (fanout=1)        2.384   adc_src[2]_adc_shutdown[7]_Mux_2_o
    SLICE_X17Y91.B       Tilo                  0.259   adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       Mmux_killswitch_dv11
    SLICE_X17Y89.A5      net (fanout=2)        0.451   killswitch_dv
    SLICE_X17Y89.A       Tilo                  0.259   adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X1Y39.WEBWEU0  net (fanout=7)        1.883   adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X1Y39.CLKAWRCLKTrcck_WEB             0.330   adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.777ns (1.775ns logic, 7.002ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     51.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_cntrl/chan_out_1 (FF)
  Destination:          adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          60.000ns
  Data Path Delay:      8.517ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk17_in_BUFGP rising at 0.000ns
  Destination Clock:    clk17_in_BUFGP rising at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_cntrl/chan_out_1 to adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y86.BQ      Tcko                  0.525   adc_cntrl/chan_out<2>
                                                       adc_cntrl/chan_out_1
    SLICE_X50Y92.C5      net (fanout=3)        2.023   adc_cntrl/chan_out<1>
    SLICE_X50Y92.CMUX    Tilo                  0.403   adc_src[2]_adc_shutdown[7]_Mux_2_o
                                                       Mmux_adc_src[2]_adc_shutdown[7]_Mux_2_o_3
                                                       Mmux_adc_src[2]_adc_shutdown[7]_Mux_2_o_2_f7
    SLICE_X17Y91.B4      net (fanout=1)        2.384   adc_src[2]_adc_shutdown[7]_Mux_2_o
    SLICE_X17Y91.B       Tilo                  0.259   adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       Mmux_killswitch_dv11
    SLICE_X17Y89.A5      net (fanout=2)        0.451   killswitch_dv
    SLICE_X17Y89.A       Tilo                  0.259   adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X1Y39.WEBWEU0  net (fanout=7)        1.883   adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X1Y39.CLKAWRCLKTrcck_WEB             0.330   adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.517ns (1.776ns logic, 6.741ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     51.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_cntrl/chan_out_2 (FF)
  Destination:          adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          60.000ns
  Data Path Delay:      8.509ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk17_in_BUFGP rising at 0.000ns
  Destination Clock:    clk17_in_BUFGP rising at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_cntrl/chan_out_2 to adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y86.CQ      Tcko                  0.525   adc_cntrl/chan_out<2>
                                                       adc_cntrl/chan_out_2
    SLICE_X50Y92.CX      net (fanout=2)        2.226   adc_cntrl/chan_out<2>
    SLICE_X50Y92.CMUX    Tcxc                  0.192   adc_src[2]_adc_shutdown[7]_Mux_2_o
                                                       Mmux_adc_src[2]_adc_shutdown[7]_Mux_2_o_2_f7
    SLICE_X17Y91.B4      net (fanout=1)        2.384   adc_src[2]_adc_shutdown[7]_Mux_2_o
    SLICE_X17Y91.B       Tilo                  0.259   adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       Mmux_killswitch_dv11
    SLICE_X17Y89.A5      net (fanout=2)        0.451   killswitch_dv
    SLICE_X17Y89.A       Tilo                  0.259   adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X1Y39.WEBWEU0  net (fanout=7)        1.883   adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X1Y39.CLKAWRCLKTrcck_WEB             0.330   adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.509ns (1.565ns logic, 6.944ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk17 = PERIOD TIMEGRP "clk17_in" 60 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y39.DIADI12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_cntrl/data_out_10 (FF)
  Destination:          adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.241 - 0.208)
  Source Clock:         clk17_in_BUFGP rising at 60.000ns
  Destination Clock:    clk17_in_BUFGP rising at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adc_cntrl/data_out_10 to adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y80.CQ      Tcko                  0.198   adc_cntrl/data_out<11>
                                                       adc_cntrl/data_out_10
    RAMB8_X1Y39.DIADI12  net (fanout=1)        0.278   adc_cntrl/data_out<10>
    RAMB8_X1Y39.CLKAWRCLKTrckd_DIA   (-Th)     0.053   adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.145ns logic, 0.278ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point adc_cntrl/data_b_tx_15 (SLICE_X8Y80.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_cntrl/data_b_tx_14 (FF)
  Destination:          adc_cntrl/data_b_tx_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk17_in_BUFGP rising at 60.000ns
  Destination Clock:    clk17_in_BUFGP rising at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adc_cntrl/data_b_tx_14 to adc_cntrl/data_b_tx_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y80.CQ       Tcko                  0.200   adc_cntrl/data_b_tx<15>
                                                       adc_cntrl/data_b_tx_14
    SLICE_X8Y80.DX       net (fanout=2)        0.144   adc_cntrl/data_b_tx<14>
    SLICE_X8Y80.CLK      Tckdi       (-Th)    -0.048   adc_cntrl/data_b_tx<15>
                                                       adc_cntrl/data_b_tx_15
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.248ns logic, 0.144ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point adc_cntrl/data_b_reg_10 (SLICE_X8Y81.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_cntrl/data_b_tx_10 (FF)
  Destination:          adc_cntrl/data_b_reg_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         clk17_in_BUFGP rising at 60.000ns
  Destination Clock:    clk17_in_BUFGP rising at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adc_cntrl/data_b_tx_10 to adc_cntrl/data_b_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y81.CQ       Tcko                  0.198   adc_cntrl/data_b_tx<11>
                                                       adc_cntrl/data_b_tx_10
    SLICE_X8Y81.CX       net (fanout=2)        0.161   adc_cntrl/data_b_tx<10>
    SLICE_X8Y81.CLK      Tckdi       (-Th)    -0.048   adc_cntrl/data_b_reg<11>
                                                       adc_cntrl/data_b_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.246ns logic, 0.161ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk17 = PERIOD TIMEGRP "clk17_in" 60 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 56.430ns (period - min period limit)
  Period: 60.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y39.CLKAWRCLK
  Clock network: clk17_in_BUFGP
--------------------------------------------------------------------------------
Slack: 57.334ns (period - min period limit)
  Period: 60.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk17_in_BUFGP/BUFG/I0
  Logical resource: clk17_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk17_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 57.751ns (period - min period limit)
  Period: 60.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: adc_sclk_out_OBUF/CLK0
  Logical resource: adc_cntrl/adc_clk_fwd/CK0
  Location pin: OLOGIC_X3Y118.CLK0
  Clock network: clk17_in_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk50 = PERIOD TIMEGRP "clk50_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 621655176045 paths analyzed, 39320 endpoints analyzed, 48 failing endpoints
 48 timing errors detected. (48 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.344ns.
--------------------------------------------------------------------------------

Paths for end point pid_pipe/opt/dout_p5_46 (SLICE_X59Y34.D6), 24127951640 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pid_pipe/opt/add_chan_p1_0_7 (FF)
  Destination:          pid_pipe/opt/dout_p5_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.249ns (Levels of Logic = 32)
  Clock Path Skew:      -0.060ns (0.591 - 0.651)
  Source Clock:         clk50_in_BUFGP rising at 0.000ns
  Destination Clock:    clk50_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pid_pipe/opt/add_chan_p1_0_7 to pid_pipe/opt/dout_p5_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y11.BQ      Tcko                  0.476   pid_pipe/opt/add_chan_p1_0_7
                                                       pid_pipe/opt/add_chan_p1_0_7
    SLICE_X50Y9.C3       net (fanout=16)       1.833   pid_pipe/opt/add_chan_p1_0_7
    SLICE_X50Y9.C        Tilo                  0.235   pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_993
                                                       pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_945
    SLICE_X50Y10.D6      net (fanout=1)        0.445   pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_945
    SLICE_X50Y10.CMUX    Topdc                 0.402   pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_822
                                                       pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_422
                                                       pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_2_f7_21
    SLICE_X44Y15.C5      net (fanout=2)        0.954   pid_pipe/opt/add_chan_p1[4]_X_30_o_wide_mux_273_OUT<2>
    SLICE_X44Y15.COUT    Topcyc                0.328   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<3>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_lut<2>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<3>
    SLICE_X44Y16.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<3>
    SLICE_X44Y16.COUT    Tbyp                  0.093   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<7>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<7>
    SLICE_X44Y17.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<7>
    SLICE_X44Y17.COUT    Tbyp                  0.093   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<11>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<11>
    SLICE_X44Y18.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<11>
    SLICE_X44Y18.COUT    Tbyp                  0.093   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<15>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<15>
    SLICE_X44Y19.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<15>
    SLICE_X44Y19.AMUX    Tcina                 0.220   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<19>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<19>
    DSP48_X1Y5.A16       net (fanout=1)        1.091   pid_pipe/opt/add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT<16>
    DSP48_X1Y5.P22       Tdspdo_A_P            3.926   pid_pipe/opt/Mmult_n1419_submult_0
                                                       pid_pipe/opt/Mmult_n1419_submult_0
    DSP48_X1Y6.C5        net (fanout=1)        1.156   pid_pipe/opt/Mmult_n1419_submult_0_P22_to_Mmult_n1419_submult_01
    DSP48_X1Y6.P17       Tdspdo_C_P            3.141   pid_pipe/opt/Mmult_n1419_submult_01
                                                       pid_pipe/opt/Mmult_n1419_submult_01
    SLICE_X56Y23.A6      net (fanout=1)        1.221   pid_pipe/opt/Mmult_n1419_submult_0_34
    SLICE_X56Y23.COUT    Topcya                0.474   pid_pipe/opt/Mmult_n14190_Madd_cy<37>
                                                       pid_pipe/opt/Mmult_n14190_Madd_lut<34>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<37>
    SLICE_X56Y24.CIN     net (fanout=1)        0.082   pid_pipe/opt/Mmult_n14190_Madd_cy<37>
    SLICE_X56Y24.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<41>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<41>
    SLICE_X56Y25.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<41>
    SLICE_X56Y25.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<45>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<45>
    SLICE_X56Y26.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<45>
    SLICE_X56Y26.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<49>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<49>
    SLICE_X56Y27.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<49>
    SLICE_X56Y27.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<53>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<53>
    SLICE_X56Y28.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<53>
    SLICE_X56Y28.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<57>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<57>
    SLICE_X56Y29.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<57>
    SLICE_X56Y29.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<61>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<61>
    SLICE_X56Y30.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<61>
    SLICE_X56Y30.CMUX    Tcinc                 0.279   pid_pipe/opt/Sh271
                                                       pid_pipe/opt/Mmult_n14190_Madd_xor<64>
    SLICE_X56Y31.A3      net (fanout=37)       0.707   pid_pipe/opt/Sh211
    SLICE_X56Y31.A       Tilo                  0.254   pid_pipe/opt/Sh265
                                                       pid_pipe/opt/Sh2081
    SLICE_X55Y28.D4      net (fanout=5)        0.860   pid_pipe/opt/Sh208
    SLICE_X55Y28.D       Tilo                  0.259   pid_pipe/opt/Sh261
                                                       pid_pipe/opt/Sh2611
    SLICE_X58Y23.B3      net (fanout=3)        1.237   pid_pipe/opt/Sh261
    SLICE_X58Y23.COUT    Topcyb                0.448   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<3>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_lut<1>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<3>
    SLICE_X58Y24.CIN     net (fanout=1)        0.082   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<3>
    SLICE_X58Y24.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<7>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<7>
    SLICE_X58Y25.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<7>
    SLICE_X58Y25.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<11>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<11>
    SLICE_X58Y26.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<11>
    SLICE_X58Y26.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<15>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<15>
    SLICE_X58Y27.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<15>
    SLICE_X58Y27.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<19>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<19>
    SLICE_X58Y28.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<19>
    SLICE_X58Y28.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<23>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<23>
    SLICE_X58Y29.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<23>
    SLICE_X58Y29.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<27>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<27>
    SLICE_X58Y30.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<27>
    SLICE_X58Y30.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<31>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<31>
    SLICE_X58Y31.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<31>
    SLICE_X58Y31.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<35>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<35>
    SLICE_X58Y32.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<35>
    SLICE_X58Y32.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<39>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<39>
    SLICE_X58Y33.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<39>
    SLICE_X58Y33.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<43>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<43>
    SLICE_X58Y34.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<43>
    SLICE_X58Y34.CMUX    Tcinc                 0.289   pid_pipe/opt/chan_in[4]_add_chan_p1[4]_sub_280_OUT<47>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_xor<47>
    SLICE_X59Y34.D6      net (fanout=1)        0.670   pid_pipe/opt/chan_in[4]_add_chan_p1[4]_sub_280_OUT<46>
    SLICE_X59Y34.CLK     Tas                   0.373   pid_pipe/opt/dout_p5<46>
                                                       pid_pipe/opt/Mmux_dout_int_p5[48]_chan_in[4]_mux_280_OUT411
                                                       pid_pipe/opt/dout_p5_46
    -------------------------------------------------  ---------------------------
    Total                                     23.249ns (12.851ns logic, 10.398ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pid_pipe/opt/add_chan_p1_0_7 (FF)
  Destination:          pid_pipe/opt/dout_p5_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.240ns (Levels of Logic = 32)
  Clock Path Skew:      -0.060ns (0.591 - 0.651)
  Source Clock:         clk50_in_BUFGP rising at 0.000ns
  Destination Clock:    clk50_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pid_pipe/opt/add_chan_p1_0_7 to pid_pipe/opt/dout_p5_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y11.BQ      Tcko                  0.476   pid_pipe/opt/add_chan_p1_0_7
                                                       pid_pipe/opt/add_chan_p1_0_7
    SLICE_X50Y9.C3       net (fanout=16)       1.833   pid_pipe/opt/add_chan_p1_0_7
    SLICE_X50Y9.C        Tilo                  0.235   pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_993
                                                       pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_945
    SLICE_X50Y10.D6      net (fanout=1)        0.445   pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_945
    SLICE_X50Y10.CMUX    Topdc                 0.402   pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_822
                                                       pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_422
                                                       pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_2_f7_21
    SLICE_X44Y15.C5      net (fanout=2)        0.954   pid_pipe/opt/add_chan_p1[4]_X_30_o_wide_mux_273_OUT<2>
    SLICE_X44Y15.COUT    Topcyc                0.328   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<3>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_lut<2>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<3>
    SLICE_X44Y16.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<3>
    SLICE_X44Y16.COUT    Tbyp                  0.093   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<7>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<7>
    SLICE_X44Y17.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<7>
    SLICE_X44Y17.COUT    Tbyp                  0.093   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<11>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<11>
    SLICE_X44Y18.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<11>
    SLICE_X44Y18.COUT    Tbyp                  0.093   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<15>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<15>
    SLICE_X44Y19.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<15>
    SLICE_X44Y19.AMUX    Tcina                 0.220   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<19>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<19>
    DSP48_X1Y5.A16       net (fanout=1)        1.091   pid_pipe/opt/add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT<16>
    DSP48_X1Y5.P22       Tdspdo_A_P            3.926   pid_pipe/opt/Mmult_n1419_submult_0
                                                       pid_pipe/opt/Mmult_n1419_submult_0
    DSP48_X1Y6.C5        net (fanout=1)        1.156   pid_pipe/opt/Mmult_n1419_submult_0_P22_to_Mmult_n1419_submult_01
    DSP48_X1Y6.P18       Tdspdo_C_P            3.141   pid_pipe/opt/Mmult_n1419_submult_01
                                                       pid_pipe/opt/Mmult_n1419_submult_01
    SLICE_X56Y23.B6      net (fanout=1)        1.203   pid_pipe/opt/Mmult_n1419_submult_0_35
    SLICE_X56Y23.COUT    Topcyb                0.483   pid_pipe/opt/Mmult_n14190_Madd_cy<37>
                                                       pid_pipe/opt/Mmult_n14190_Madd_lut<35>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<37>
    SLICE_X56Y24.CIN     net (fanout=1)        0.082   pid_pipe/opt/Mmult_n14190_Madd_cy<37>
    SLICE_X56Y24.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<41>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<41>
    SLICE_X56Y25.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<41>
    SLICE_X56Y25.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<45>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<45>
    SLICE_X56Y26.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<45>
    SLICE_X56Y26.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<49>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<49>
    SLICE_X56Y27.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<49>
    SLICE_X56Y27.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<53>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<53>
    SLICE_X56Y28.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<53>
    SLICE_X56Y28.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<57>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<57>
    SLICE_X56Y29.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<57>
    SLICE_X56Y29.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<61>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<61>
    SLICE_X56Y30.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<61>
    SLICE_X56Y30.CMUX    Tcinc                 0.279   pid_pipe/opt/Sh271
                                                       pid_pipe/opt/Mmult_n14190_Madd_xor<64>
    SLICE_X56Y31.A3      net (fanout=37)       0.707   pid_pipe/opt/Sh211
    SLICE_X56Y31.A       Tilo                  0.254   pid_pipe/opt/Sh265
                                                       pid_pipe/opt/Sh2081
    SLICE_X55Y28.D4      net (fanout=5)        0.860   pid_pipe/opt/Sh208
    SLICE_X55Y28.D       Tilo                  0.259   pid_pipe/opt/Sh261
                                                       pid_pipe/opt/Sh2611
    SLICE_X58Y23.B3      net (fanout=3)        1.237   pid_pipe/opt/Sh261
    SLICE_X58Y23.COUT    Topcyb                0.448   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<3>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_lut<1>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<3>
    SLICE_X58Y24.CIN     net (fanout=1)        0.082   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<3>
    SLICE_X58Y24.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<7>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<7>
    SLICE_X58Y25.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<7>
    SLICE_X58Y25.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<11>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<11>
    SLICE_X58Y26.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<11>
    SLICE_X58Y26.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<15>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<15>
    SLICE_X58Y27.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<15>
    SLICE_X58Y27.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<19>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<19>
    SLICE_X58Y28.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<19>
    SLICE_X58Y28.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<23>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<23>
    SLICE_X58Y29.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<23>
    SLICE_X58Y29.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<27>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<27>
    SLICE_X58Y30.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<27>
    SLICE_X58Y30.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<31>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<31>
    SLICE_X58Y31.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<31>
    SLICE_X58Y31.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<35>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<35>
    SLICE_X58Y32.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<35>
    SLICE_X58Y32.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<39>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<39>
    SLICE_X58Y33.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<39>
    SLICE_X58Y33.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<43>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<43>
    SLICE_X58Y34.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<43>
    SLICE_X58Y34.CMUX    Tcinc                 0.289   pid_pipe/opt/chan_in[4]_add_chan_p1[4]_sub_280_OUT<47>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_xor<47>
    SLICE_X59Y34.D6      net (fanout=1)        0.670   pid_pipe/opt/chan_in[4]_add_chan_p1[4]_sub_280_OUT<46>
    SLICE_X59Y34.CLK     Tas                   0.373   pid_pipe/opt/dout_p5<46>
                                                       pid_pipe/opt/Mmux_dout_int_p5[48]_chan_in[4]_mux_280_OUT411
                                                       pid_pipe/opt/dout_p5_46
    -------------------------------------------------  ---------------------------
    Total                                     23.240ns (12.860ns logic, 10.380ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pid_pipe/opt/add_chan_p1_0_7 (FF)
  Destination:          pid_pipe/opt/dout_p5_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.234ns (Levels of Logic = 31)
  Clock Path Skew:      -0.060ns (0.591 - 0.651)
  Source Clock:         clk50_in_BUFGP rising at 0.000ns
  Destination Clock:    clk50_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pid_pipe/opt/add_chan_p1_0_7 to pid_pipe/opt/dout_p5_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y11.BQ      Tcko                  0.476   pid_pipe/opt/add_chan_p1_0_7
                                                       pid_pipe/opt/add_chan_p1_0_7
    SLICE_X50Y9.C3       net (fanout=16)       1.833   pid_pipe/opt/add_chan_p1_0_7
    SLICE_X50Y9.C        Tilo                  0.235   pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_993
                                                       pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_945
    SLICE_X50Y10.D6      net (fanout=1)        0.445   pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_945
    SLICE_X50Y10.CMUX    Topdc                 0.402   pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_822
                                                       pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_422
                                                       pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_2_f7_21
    SLICE_X44Y15.C5      net (fanout=2)        0.954   pid_pipe/opt/add_chan_p1[4]_X_30_o_wide_mux_273_OUT<2>
    SLICE_X44Y15.COUT    Topcyc                0.328   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<3>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_lut<2>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<3>
    SLICE_X44Y16.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<3>
    SLICE_X44Y16.COUT    Tbyp                  0.093   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<7>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<7>
    SLICE_X44Y17.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<7>
    SLICE_X44Y17.COUT    Tbyp                  0.093   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<11>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<11>
    SLICE_X44Y18.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<11>
    SLICE_X44Y18.DMUX    Tcind                 0.320   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<15>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<15>
    DSP48_X1Y5.A15       net (fanout=1)        1.072   pid_pipe/opt/add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT<15>
    DSP48_X1Y5.P22       Tdspdo_A_P            3.926   pid_pipe/opt/Mmult_n1419_submult_0
                                                       pid_pipe/opt/Mmult_n1419_submult_0
    DSP48_X1Y6.C5        net (fanout=1)        1.156   pid_pipe/opt/Mmult_n1419_submult_0_P22_to_Mmult_n1419_submult_01
    DSP48_X1Y6.P17       Tdspdo_C_P            3.141   pid_pipe/opt/Mmult_n1419_submult_01
                                                       pid_pipe/opt/Mmult_n1419_submult_01
    SLICE_X56Y23.A6      net (fanout=1)        1.221   pid_pipe/opt/Mmult_n1419_submult_0_34
    SLICE_X56Y23.COUT    Topcya                0.474   pid_pipe/opt/Mmult_n14190_Madd_cy<37>
                                                       pid_pipe/opt/Mmult_n14190_Madd_lut<34>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<37>
    SLICE_X56Y24.CIN     net (fanout=1)        0.082   pid_pipe/opt/Mmult_n14190_Madd_cy<37>
    SLICE_X56Y24.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<41>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<41>
    SLICE_X56Y25.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<41>
    SLICE_X56Y25.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<45>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<45>
    SLICE_X56Y26.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<45>
    SLICE_X56Y26.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<49>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<49>
    SLICE_X56Y27.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<49>
    SLICE_X56Y27.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<53>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<53>
    SLICE_X56Y28.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<53>
    SLICE_X56Y28.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<57>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<57>
    SLICE_X56Y29.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<57>
    SLICE_X56Y29.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<61>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<61>
    SLICE_X56Y30.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<61>
    SLICE_X56Y30.CMUX    Tcinc                 0.279   pid_pipe/opt/Sh271
                                                       pid_pipe/opt/Mmult_n14190_Madd_xor<64>
    SLICE_X56Y31.A3      net (fanout=37)       0.707   pid_pipe/opt/Sh211
    SLICE_X56Y31.A       Tilo                  0.254   pid_pipe/opt/Sh265
                                                       pid_pipe/opt/Sh2081
    SLICE_X55Y28.D4      net (fanout=5)        0.860   pid_pipe/opt/Sh208
    SLICE_X55Y28.D       Tilo                  0.259   pid_pipe/opt/Sh261
                                                       pid_pipe/opt/Sh2611
    SLICE_X58Y23.B3      net (fanout=3)        1.237   pid_pipe/opt/Sh261
    SLICE_X58Y23.COUT    Topcyb                0.448   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<3>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_lut<1>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<3>
    SLICE_X58Y24.CIN     net (fanout=1)        0.082   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<3>
    SLICE_X58Y24.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<7>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<7>
    SLICE_X58Y25.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<7>
    SLICE_X58Y25.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<11>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<11>
    SLICE_X58Y26.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<11>
    SLICE_X58Y26.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<15>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<15>
    SLICE_X58Y27.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<15>
    SLICE_X58Y27.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<19>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<19>
    SLICE_X58Y28.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<19>
    SLICE_X58Y28.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<23>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<23>
    SLICE_X58Y29.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<23>
    SLICE_X58Y29.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<27>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<27>
    SLICE_X58Y30.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<27>
    SLICE_X58Y30.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<31>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<31>
    SLICE_X58Y31.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<31>
    SLICE_X58Y31.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<35>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<35>
    SLICE_X58Y32.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<35>
    SLICE_X58Y32.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<39>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<39>
    SLICE_X58Y33.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<39>
    SLICE_X58Y33.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<43>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<43>
    SLICE_X58Y34.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<43>
    SLICE_X58Y34.CMUX    Tcinc                 0.289   pid_pipe/opt/chan_in[4]_add_chan_p1[4]_sub_280_OUT<47>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_xor<47>
    SLICE_X59Y34.D6      net (fanout=1)        0.670   pid_pipe/opt/chan_in[4]_add_chan_p1[4]_sub_280_OUT<46>
    SLICE_X59Y34.CLK     Tas                   0.373   pid_pipe/opt/dout_p5<46>
                                                       pid_pipe/opt/Mmux_dout_int_p5[48]_chan_in[4]_mux_280_OUT411
                                                       pid_pipe/opt/dout_p5_46
    -------------------------------------------------  ---------------------------
    Total                                     23.234ns (12.858ns logic, 10.376ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point pid_pipe/opt/dout_p5_26 (SLICE_X57Y32.C6), 14781844691 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pid_pipe/opt/add_chan_p1_0_7 (FF)
  Destination:          pid_pipe/opt/dout_p5_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.083ns (Levels of Logic = 27)
  Clock Path Skew:      -0.059ns (0.592 - 0.651)
  Source Clock:         clk50_in_BUFGP rising at 0.000ns
  Destination Clock:    clk50_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pid_pipe/opt/add_chan_p1_0_7 to pid_pipe/opt/dout_p5_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y11.BQ      Tcko                  0.476   pid_pipe/opt/add_chan_p1_0_7
                                                       pid_pipe/opt/add_chan_p1_0_7
    SLICE_X50Y9.C3       net (fanout=16)       1.833   pid_pipe/opt/add_chan_p1_0_7
    SLICE_X50Y9.C        Tilo                  0.235   pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_993
                                                       pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_945
    SLICE_X50Y10.D6      net (fanout=1)        0.445   pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_945
    SLICE_X50Y10.CMUX    Topdc                 0.402   pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_822
                                                       pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_422
                                                       pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_2_f7_21
    SLICE_X44Y15.C5      net (fanout=2)        0.954   pid_pipe/opt/add_chan_p1[4]_X_30_o_wide_mux_273_OUT<2>
    SLICE_X44Y15.COUT    Topcyc                0.328   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<3>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_lut<2>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<3>
    SLICE_X44Y16.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<3>
    SLICE_X44Y16.COUT    Tbyp                  0.093   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<7>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<7>
    SLICE_X44Y17.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<7>
    SLICE_X44Y17.COUT    Tbyp                  0.093   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<11>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<11>
    SLICE_X44Y18.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<11>
    SLICE_X44Y18.COUT    Tbyp                  0.093   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<15>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<15>
    SLICE_X44Y19.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<15>
    SLICE_X44Y19.AMUX    Tcina                 0.220   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<19>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<19>
    DSP48_X1Y5.A16       net (fanout=1)        1.091   pid_pipe/opt/add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT<16>
    DSP48_X1Y5.P22       Tdspdo_A_P            3.926   pid_pipe/opt/Mmult_n1419_submult_0
                                                       pid_pipe/opt/Mmult_n1419_submult_0
    DSP48_X1Y6.C5        net (fanout=1)        1.156   pid_pipe/opt/Mmult_n1419_submult_0_P22_to_Mmult_n1419_submult_01
    DSP48_X1Y6.P17       Tdspdo_C_P            3.141   pid_pipe/opt/Mmult_n1419_submult_01
                                                       pid_pipe/opt/Mmult_n1419_submult_01
    SLICE_X56Y23.A6      net (fanout=1)        1.221   pid_pipe/opt/Mmult_n1419_submult_0_34
    SLICE_X56Y23.COUT    Topcya                0.474   pid_pipe/opt/Mmult_n14190_Madd_cy<37>
                                                       pid_pipe/opt/Mmult_n14190_Madd_lut<34>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<37>
    SLICE_X56Y24.CIN     net (fanout=1)        0.082   pid_pipe/opt/Mmult_n14190_Madd_cy<37>
    SLICE_X56Y24.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<41>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<41>
    SLICE_X56Y25.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<41>
    SLICE_X56Y25.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<45>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<45>
    SLICE_X56Y26.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<45>
    SLICE_X56Y26.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<49>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<49>
    SLICE_X56Y27.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<49>
    SLICE_X56Y27.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<53>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<53>
    SLICE_X56Y28.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<53>
    SLICE_X56Y28.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<57>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<57>
    SLICE_X56Y29.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<57>
    SLICE_X56Y29.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<61>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<61>
    SLICE_X56Y30.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<61>
    SLICE_X56Y30.CMUX    Tcinc                 0.279   pid_pipe/opt/Sh271
                                                       pid_pipe/opt/Mmult_n14190_Madd_xor<64>
    SLICE_X56Y31.A3      net (fanout=37)       0.707   pid_pipe/opt/Sh211
    SLICE_X56Y31.A       Tilo                  0.254   pid_pipe/opt/Sh265
                                                       pid_pipe/opt/Sh2081
    SLICE_X55Y28.D4      net (fanout=5)        0.860   pid_pipe/opt/Sh208
    SLICE_X55Y28.D       Tilo                  0.259   pid_pipe/opt/Sh261
                                                       pid_pipe/opt/Sh2611
    SLICE_X58Y23.B3      net (fanout=3)        1.237   pid_pipe/opt/Sh261
    SLICE_X58Y23.COUT    Topcyb                0.448   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<3>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_lut<1>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<3>
    SLICE_X58Y24.CIN     net (fanout=1)        0.082   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<3>
    SLICE_X58Y24.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<7>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<7>
    SLICE_X58Y25.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<7>
    SLICE_X58Y25.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<11>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<11>
    SLICE_X58Y26.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<11>
    SLICE_X58Y26.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<15>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<15>
    SLICE_X58Y27.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<15>
    SLICE_X58Y27.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<19>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<19>
    SLICE_X58Y28.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<19>
    SLICE_X58Y28.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<23>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<23>
    SLICE_X58Y29.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<23>
    SLICE_X58Y29.CMUX    Tcinc                 0.289   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<27>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<27>
    SLICE_X57Y32.C6      net (fanout=1)        0.974   pid_pipe/opt/chan_in[4]_add_chan_p1[4]_sub_280_OUT<26>
    SLICE_X57Y32.CLK     Tas                   0.373   pid_pipe/opt/dout_p5<32>
                                                       pid_pipe/opt/Mmux_dout_int_p5[48]_chan_in[4]_mux_280_OUT191
                                                       pid_pipe/opt/dout_p5_26
    -------------------------------------------------  ---------------------------
    Total                                     23.083ns (12.396ns logic, 10.687ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pid_pipe/opt/add_chan_p1_0_7 (FF)
  Destination:          pid_pipe/opt/dout_p5_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.074ns (Levels of Logic = 27)
  Clock Path Skew:      -0.059ns (0.592 - 0.651)
  Source Clock:         clk50_in_BUFGP rising at 0.000ns
  Destination Clock:    clk50_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pid_pipe/opt/add_chan_p1_0_7 to pid_pipe/opt/dout_p5_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y11.BQ      Tcko                  0.476   pid_pipe/opt/add_chan_p1_0_7
                                                       pid_pipe/opt/add_chan_p1_0_7
    SLICE_X50Y9.C3       net (fanout=16)       1.833   pid_pipe/opt/add_chan_p1_0_7
    SLICE_X50Y9.C        Tilo                  0.235   pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_993
                                                       pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_945
    SLICE_X50Y10.D6      net (fanout=1)        0.445   pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_945
    SLICE_X50Y10.CMUX    Topdc                 0.402   pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_822
                                                       pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_422
                                                       pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_2_f7_21
    SLICE_X44Y15.C5      net (fanout=2)        0.954   pid_pipe/opt/add_chan_p1[4]_X_30_o_wide_mux_273_OUT<2>
    SLICE_X44Y15.COUT    Topcyc                0.328   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<3>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_lut<2>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<3>
    SLICE_X44Y16.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<3>
    SLICE_X44Y16.COUT    Tbyp                  0.093   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<7>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<7>
    SLICE_X44Y17.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<7>
    SLICE_X44Y17.COUT    Tbyp                  0.093   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<11>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<11>
    SLICE_X44Y18.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<11>
    SLICE_X44Y18.COUT    Tbyp                  0.093   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<15>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<15>
    SLICE_X44Y19.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<15>
    SLICE_X44Y19.AMUX    Tcina                 0.220   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<19>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<19>
    DSP48_X1Y5.A16       net (fanout=1)        1.091   pid_pipe/opt/add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT<16>
    DSP48_X1Y5.P22       Tdspdo_A_P            3.926   pid_pipe/opt/Mmult_n1419_submult_0
                                                       pid_pipe/opt/Mmult_n1419_submult_0
    DSP48_X1Y6.C5        net (fanout=1)        1.156   pid_pipe/opt/Mmult_n1419_submult_0_P22_to_Mmult_n1419_submult_01
    DSP48_X1Y6.P18       Tdspdo_C_P            3.141   pid_pipe/opt/Mmult_n1419_submult_01
                                                       pid_pipe/opt/Mmult_n1419_submult_01
    SLICE_X56Y23.B6      net (fanout=1)        1.203   pid_pipe/opt/Mmult_n1419_submult_0_35
    SLICE_X56Y23.COUT    Topcyb                0.483   pid_pipe/opt/Mmult_n14190_Madd_cy<37>
                                                       pid_pipe/opt/Mmult_n14190_Madd_lut<35>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<37>
    SLICE_X56Y24.CIN     net (fanout=1)        0.082   pid_pipe/opt/Mmult_n14190_Madd_cy<37>
    SLICE_X56Y24.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<41>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<41>
    SLICE_X56Y25.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<41>
    SLICE_X56Y25.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<45>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<45>
    SLICE_X56Y26.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<45>
    SLICE_X56Y26.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<49>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<49>
    SLICE_X56Y27.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<49>
    SLICE_X56Y27.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<53>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<53>
    SLICE_X56Y28.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<53>
    SLICE_X56Y28.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<57>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<57>
    SLICE_X56Y29.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<57>
    SLICE_X56Y29.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<61>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<61>
    SLICE_X56Y30.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<61>
    SLICE_X56Y30.CMUX    Tcinc                 0.279   pid_pipe/opt/Sh271
                                                       pid_pipe/opt/Mmult_n14190_Madd_xor<64>
    SLICE_X56Y31.A3      net (fanout=37)       0.707   pid_pipe/opt/Sh211
    SLICE_X56Y31.A       Tilo                  0.254   pid_pipe/opt/Sh265
                                                       pid_pipe/opt/Sh2081
    SLICE_X55Y28.D4      net (fanout=5)        0.860   pid_pipe/opt/Sh208
    SLICE_X55Y28.D       Tilo                  0.259   pid_pipe/opt/Sh261
                                                       pid_pipe/opt/Sh2611
    SLICE_X58Y23.B3      net (fanout=3)        1.237   pid_pipe/opt/Sh261
    SLICE_X58Y23.COUT    Topcyb                0.448   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<3>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_lut<1>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<3>
    SLICE_X58Y24.CIN     net (fanout=1)        0.082   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<3>
    SLICE_X58Y24.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<7>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<7>
    SLICE_X58Y25.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<7>
    SLICE_X58Y25.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<11>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<11>
    SLICE_X58Y26.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<11>
    SLICE_X58Y26.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<15>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<15>
    SLICE_X58Y27.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<15>
    SLICE_X58Y27.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<19>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<19>
    SLICE_X58Y28.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<19>
    SLICE_X58Y28.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<23>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<23>
    SLICE_X58Y29.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<23>
    SLICE_X58Y29.CMUX    Tcinc                 0.289   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<27>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<27>
    SLICE_X57Y32.C6      net (fanout=1)        0.974   pid_pipe/opt/chan_in[4]_add_chan_p1[4]_sub_280_OUT<26>
    SLICE_X57Y32.CLK     Tas                   0.373   pid_pipe/opt/dout_p5<32>
                                                       pid_pipe/opt/Mmux_dout_int_p5[48]_chan_in[4]_mux_280_OUT191
                                                       pid_pipe/opt/dout_p5_26
    -------------------------------------------------  ---------------------------
    Total                                     23.074ns (12.405ns logic, 10.669ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pid_pipe/opt/add_chan_p1_0_7 (FF)
  Destination:          pid_pipe/opt/dout_p5_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.068ns (Levels of Logic = 26)
  Clock Path Skew:      -0.059ns (0.592 - 0.651)
  Source Clock:         clk50_in_BUFGP rising at 0.000ns
  Destination Clock:    clk50_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pid_pipe/opt/add_chan_p1_0_7 to pid_pipe/opt/dout_p5_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y11.BQ      Tcko                  0.476   pid_pipe/opt/add_chan_p1_0_7
                                                       pid_pipe/opt/add_chan_p1_0_7
    SLICE_X50Y9.C3       net (fanout=16)       1.833   pid_pipe/opt/add_chan_p1_0_7
    SLICE_X50Y9.C        Tilo                  0.235   pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_993
                                                       pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_945
    SLICE_X50Y10.D6      net (fanout=1)        0.445   pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_945
    SLICE_X50Y10.CMUX    Topdc                 0.402   pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_822
                                                       pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_422
                                                       pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_2_f7_21
    SLICE_X44Y15.C5      net (fanout=2)        0.954   pid_pipe/opt/add_chan_p1[4]_X_30_o_wide_mux_273_OUT<2>
    SLICE_X44Y15.COUT    Topcyc                0.328   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<3>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_lut<2>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<3>
    SLICE_X44Y16.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<3>
    SLICE_X44Y16.COUT    Tbyp                  0.093   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<7>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<7>
    SLICE_X44Y17.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<7>
    SLICE_X44Y17.COUT    Tbyp                  0.093   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<11>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<11>
    SLICE_X44Y18.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<11>
    SLICE_X44Y18.DMUX    Tcind                 0.320   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<15>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<15>
    DSP48_X1Y5.A15       net (fanout=1)        1.072   pid_pipe/opt/add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT<15>
    DSP48_X1Y5.P22       Tdspdo_A_P            3.926   pid_pipe/opt/Mmult_n1419_submult_0
                                                       pid_pipe/opt/Mmult_n1419_submult_0
    DSP48_X1Y6.C5        net (fanout=1)        1.156   pid_pipe/opt/Mmult_n1419_submult_0_P22_to_Mmult_n1419_submult_01
    DSP48_X1Y6.P17       Tdspdo_C_P            3.141   pid_pipe/opt/Mmult_n1419_submult_01
                                                       pid_pipe/opt/Mmult_n1419_submult_01
    SLICE_X56Y23.A6      net (fanout=1)        1.221   pid_pipe/opt/Mmult_n1419_submult_0_34
    SLICE_X56Y23.COUT    Topcya                0.474   pid_pipe/opt/Mmult_n14190_Madd_cy<37>
                                                       pid_pipe/opt/Mmult_n14190_Madd_lut<34>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<37>
    SLICE_X56Y24.CIN     net (fanout=1)        0.082   pid_pipe/opt/Mmult_n14190_Madd_cy<37>
    SLICE_X56Y24.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<41>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<41>
    SLICE_X56Y25.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<41>
    SLICE_X56Y25.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<45>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<45>
    SLICE_X56Y26.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<45>
    SLICE_X56Y26.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<49>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<49>
    SLICE_X56Y27.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<49>
    SLICE_X56Y27.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<53>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<53>
    SLICE_X56Y28.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<53>
    SLICE_X56Y28.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<57>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<57>
    SLICE_X56Y29.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<57>
    SLICE_X56Y29.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<61>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<61>
    SLICE_X56Y30.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<61>
    SLICE_X56Y30.CMUX    Tcinc                 0.279   pid_pipe/opt/Sh271
                                                       pid_pipe/opt/Mmult_n14190_Madd_xor<64>
    SLICE_X56Y31.A3      net (fanout=37)       0.707   pid_pipe/opt/Sh211
    SLICE_X56Y31.A       Tilo                  0.254   pid_pipe/opt/Sh265
                                                       pid_pipe/opt/Sh2081
    SLICE_X55Y28.D4      net (fanout=5)        0.860   pid_pipe/opt/Sh208
    SLICE_X55Y28.D       Tilo                  0.259   pid_pipe/opt/Sh261
                                                       pid_pipe/opt/Sh2611
    SLICE_X58Y23.B3      net (fanout=3)        1.237   pid_pipe/opt/Sh261
    SLICE_X58Y23.COUT    Topcyb                0.448   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<3>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_lut<1>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<3>
    SLICE_X58Y24.CIN     net (fanout=1)        0.082   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<3>
    SLICE_X58Y24.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<7>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<7>
    SLICE_X58Y25.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<7>
    SLICE_X58Y25.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<11>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<11>
    SLICE_X58Y26.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<11>
    SLICE_X58Y26.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<15>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<15>
    SLICE_X58Y27.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<15>
    SLICE_X58Y27.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<19>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<19>
    SLICE_X58Y28.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<19>
    SLICE_X58Y28.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<23>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<23>
    SLICE_X58Y29.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<23>
    SLICE_X58Y29.CMUX    Tcinc                 0.289   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<27>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<27>
    SLICE_X57Y32.C6      net (fanout=1)        0.974   pid_pipe/opt/chan_in[4]_add_chan_p1[4]_sub_280_OUT<26>
    SLICE_X57Y32.CLK     Tas                   0.373   pid_pipe/opt/dout_p5<32>
                                                       pid_pipe/opt/Mmux_dout_int_p5[48]_chan_in[4]_mux_280_OUT191
                                                       pid_pipe/opt/dout_p5_26
    -------------------------------------------------  ---------------------------
    Total                                     23.068ns (12.403ns logic, 10.665ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Paths for end point pid_pipe/opt/dout_p5_45 (SLICE_X58Y35.B4), 23699171092 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pid_pipe/opt/add_chan_p1_0_7 (FF)
  Destination:          pid_pipe/opt/dout_p5_45 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.054ns (Levels of Logic = 32)
  Clock Path Skew:      -0.061ns (0.590 - 0.651)
  Source Clock:         clk50_in_BUFGP rising at 0.000ns
  Destination Clock:    clk50_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pid_pipe/opt/add_chan_p1_0_7 to pid_pipe/opt/dout_p5_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y11.BQ      Tcko                  0.476   pid_pipe/opt/add_chan_p1_0_7
                                                       pid_pipe/opt/add_chan_p1_0_7
    SLICE_X50Y9.C3       net (fanout=16)       1.833   pid_pipe/opt/add_chan_p1_0_7
    SLICE_X50Y9.C        Tilo                  0.235   pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_993
                                                       pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_945
    SLICE_X50Y10.D6      net (fanout=1)        0.445   pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_945
    SLICE_X50Y10.CMUX    Topdc                 0.402   pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_822
                                                       pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_422
                                                       pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_2_f7_21
    SLICE_X44Y15.C5      net (fanout=2)        0.954   pid_pipe/opt/add_chan_p1[4]_X_30_o_wide_mux_273_OUT<2>
    SLICE_X44Y15.COUT    Topcyc                0.328   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<3>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_lut<2>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<3>
    SLICE_X44Y16.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<3>
    SLICE_X44Y16.COUT    Tbyp                  0.093   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<7>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<7>
    SLICE_X44Y17.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<7>
    SLICE_X44Y17.COUT    Tbyp                  0.093   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<11>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<11>
    SLICE_X44Y18.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<11>
    SLICE_X44Y18.COUT    Tbyp                  0.093   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<15>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<15>
    SLICE_X44Y19.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<15>
    SLICE_X44Y19.AMUX    Tcina                 0.220   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<19>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<19>
    DSP48_X1Y5.A16       net (fanout=1)        1.091   pid_pipe/opt/add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT<16>
    DSP48_X1Y5.P22       Tdspdo_A_P            3.926   pid_pipe/opt/Mmult_n1419_submult_0
                                                       pid_pipe/opt/Mmult_n1419_submult_0
    DSP48_X1Y6.C5        net (fanout=1)        1.156   pid_pipe/opt/Mmult_n1419_submult_0_P22_to_Mmult_n1419_submult_01
    DSP48_X1Y6.P17       Tdspdo_C_P            3.141   pid_pipe/opt/Mmult_n1419_submult_01
                                                       pid_pipe/opt/Mmult_n1419_submult_01
    SLICE_X56Y23.A6      net (fanout=1)        1.221   pid_pipe/opt/Mmult_n1419_submult_0_34
    SLICE_X56Y23.COUT    Topcya                0.474   pid_pipe/opt/Mmult_n14190_Madd_cy<37>
                                                       pid_pipe/opt/Mmult_n14190_Madd_lut<34>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<37>
    SLICE_X56Y24.CIN     net (fanout=1)        0.082   pid_pipe/opt/Mmult_n14190_Madd_cy<37>
    SLICE_X56Y24.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<41>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<41>
    SLICE_X56Y25.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<41>
    SLICE_X56Y25.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<45>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<45>
    SLICE_X56Y26.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<45>
    SLICE_X56Y26.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<49>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<49>
    SLICE_X56Y27.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<49>
    SLICE_X56Y27.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<53>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<53>
    SLICE_X56Y28.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<53>
    SLICE_X56Y28.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<57>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<57>
    SLICE_X56Y29.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<57>
    SLICE_X56Y29.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<61>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<61>
    SLICE_X56Y30.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<61>
    SLICE_X56Y30.CMUX    Tcinc                 0.279   pid_pipe/opt/Sh271
                                                       pid_pipe/opt/Mmult_n14190_Madd_xor<64>
    SLICE_X56Y31.A3      net (fanout=37)       0.707   pid_pipe/opt/Sh211
    SLICE_X56Y31.A       Tilo                  0.254   pid_pipe/opt/Sh265
                                                       pid_pipe/opt/Sh2081
    SLICE_X55Y28.D4      net (fanout=5)        0.860   pid_pipe/opt/Sh208
    SLICE_X55Y28.D       Tilo                  0.259   pid_pipe/opt/Sh261
                                                       pid_pipe/opt/Sh2611
    SLICE_X58Y23.B3      net (fanout=3)        1.237   pid_pipe/opt/Sh261
    SLICE_X58Y23.COUT    Topcyb                0.448   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<3>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_lut<1>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<3>
    SLICE_X58Y24.CIN     net (fanout=1)        0.082   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<3>
    SLICE_X58Y24.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<7>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<7>
    SLICE_X58Y25.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<7>
    SLICE_X58Y25.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<11>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<11>
    SLICE_X58Y26.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<11>
    SLICE_X58Y26.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<15>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<15>
    SLICE_X58Y27.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<15>
    SLICE_X58Y27.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<19>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<19>
    SLICE_X58Y28.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<19>
    SLICE_X58Y28.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<23>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<23>
    SLICE_X58Y29.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<23>
    SLICE_X58Y29.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<27>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<27>
    SLICE_X58Y30.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<27>
    SLICE_X58Y30.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<31>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<31>
    SLICE_X58Y31.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<31>
    SLICE_X58Y31.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<35>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<35>
    SLICE_X58Y32.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<35>
    SLICE_X58Y32.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<39>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<39>
    SLICE_X58Y33.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<39>
    SLICE_X58Y33.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<43>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<43>
    SLICE_X58Y34.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<43>
    SLICE_X58Y34.BMUX    Tcinb                 0.277   pid_pipe/opt/chan_in[4]_add_chan_p1[4]_sub_280_OUT<47>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_xor<47>
    SLICE_X58Y35.B4      net (fanout=1)        0.511   pid_pipe/opt/chan_in[4]_add_chan_p1[4]_sub_280_OUT<45>
    SLICE_X58Y35.CLK     Tas                   0.349   pid_pipe/opt/dout_p5<44>
                                                       pid_pipe/opt/Mmux_dout_int_p5[48]_chan_in[4]_mux_280_OUT401
                                                       pid_pipe/opt/dout_p5_45
    -------------------------------------------------  ---------------------------
    Total                                     23.054ns (12.815ns logic, 10.239ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pid_pipe/opt/add_chan_p1_0_7 (FF)
  Destination:          pid_pipe/opt/dout_p5_45 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.045ns (Levels of Logic = 32)
  Clock Path Skew:      -0.061ns (0.590 - 0.651)
  Source Clock:         clk50_in_BUFGP rising at 0.000ns
  Destination Clock:    clk50_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pid_pipe/opt/add_chan_p1_0_7 to pid_pipe/opt/dout_p5_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y11.BQ      Tcko                  0.476   pid_pipe/opt/add_chan_p1_0_7
                                                       pid_pipe/opt/add_chan_p1_0_7
    SLICE_X50Y9.C3       net (fanout=16)       1.833   pid_pipe/opt/add_chan_p1_0_7
    SLICE_X50Y9.C        Tilo                  0.235   pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_993
                                                       pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_945
    SLICE_X50Y10.D6      net (fanout=1)        0.445   pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_945
    SLICE_X50Y10.CMUX    Topdc                 0.402   pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_822
                                                       pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_422
                                                       pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_2_f7_21
    SLICE_X44Y15.C5      net (fanout=2)        0.954   pid_pipe/opt/add_chan_p1[4]_X_30_o_wide_mux_273_OUT<2>
    SLICE_X44Y15.COUT    Topcyc                0.328   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<3>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_lut<2>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<3>
    SLICE_X44Y16.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<3>
    SLICE_X44Y16.COUT    Tbyp                  0.093   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<7>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<7>
    SLICE_X44Y17.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<7>
    SLICE_X44Y17.COUT    Tbyp                  0.093   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<11>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<11>
    SLICE_X44Y18.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<11>
    SLICE_X44Y18.COUT    Tbyp                  0.093   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<15>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<15>
    SLICE_X44Y19.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<15>
    SLICE_X44Y19.AMUX    Tcina                 0.220   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<19>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<19>
    DSP48_X1Y5.A16       net (fanout=1)        1.091   pid_pipe/opt/add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT<16>
    DSP48_X1Y5.P22       Tdspdo_A_P            3.926   pid_pipe/opt/Mmult_n1419_submult_0
                                                       pid_pipe/opt/Mmult_n1419_submult_0
    DSP48_X1Y6.C5        net (fanout=1)        1.156   pid_pipe/opt/Mmult_n1419_submult_0_P22_to_Mmult_n1419_submult_01
    DSP48_X1Y6.P18       Tdspdo_C_P            3.141   pid_pipe/opt/Mmult_n1419_submult_01
                                                       pid_pipe/opt/Mmult_n1419_submult_01
    SLICE_X56Y23.B6      net (fanout=1)        1.203   pid_pipe/opt/Mmult_n1419_submult_0_35
    SLICE_X56Y23.COUT    Topcyb                0.483   pid_pipe/opt/Mmult_n14190_Madd_cy<37>
                                                       pid_pipe/opt/Mmult_n14190_Madd_lut<35>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<37>
    SLICE_X56Y24.CIN     net (fanout=1)        0.082   pid_pipe/opt/Mmult_n14190_Madd_cy<37>
    SLICE_X56Y24.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<41>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<41>
    SLICE_X56Y25.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<41>
    SLICE_X56Y25.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<45>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<45>
    SLICE_X56Y26.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<45>
    SLICE_X56Y26.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<49>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<49>
    SLICE_X56Y27.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<49>
    SLICE_X56Y27.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<53>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<53>
    SLICE_X56Y28.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<53>
    SLICE_X56Y28.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<57>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<57>
    SLICE_X56Y29.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<57>
    SLICE_X56Y29.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<61>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<61>
    SLICE_X56Y30.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<61>
    SLICE_X56Y30.CMUX    Tcinc                 0.279   pid_pipe/opt/Sh271
                                                       pid_pipe/opt/Mmult_n14190_Madd_xor<64>
    SLICE_X56Y31.A3      net (fanout=37)       0.707   pid_pipe/opt/Sh211
    SLICE_X56Y31.A       Tilo                  0.254   pid_pipe/opt/Sh265
                                                       pid_pipe/opt/Sh2081
    SLICE_X55Y28.D4      net (fanout=5)        0.860   pid_pipe/opt/Sh208
    SLICE_X55Y28.D       Tilo                  0.259   pid_pipe/opt/Sh261
                                                       pid_pipe/opt/Sh2611
    SLICE_X58Y23.B3      net (fanout=3)        1.237   pid_pipe/opt/Sh261
    SLICE_X58Y23.COUT    Topcyb                0.448   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<3>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_lut<1>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<3>
    SLICE_X58Y24.CIN     net (fanout=1)        0.082   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<3>
    SLICE_X58Y24.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<7>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<7>
    SLICE_X58Y25.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<7>
    SLICE_X58Y25.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<11>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<11>
    SLICE_X58Y26.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<11>
    SLICE_X58Y26.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<15>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<15>
    SLICE_X58Y27.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<15>
    SLICE_X58Y27.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<19>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<19>
    SLICE_X58Y28.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<19>
    SLICE_X58Y28.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<23>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<23>
    SLICE_X58Y29.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<23>
    SLICE_X58Y29.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<27>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<27>
    SLICE_X58Y30.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<27>
    SLICE_X58Y30.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<31>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<31>
    SLICE_X58Y31.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<31>
    SLICE_X58Y31.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<35>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<35>
    SLICE_X58Y32.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<35>
    SLICE_X58Y32.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<39>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<39>
    SLICE_X58Y33.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<39>
    SLICE_X58Y33.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<43>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<43>
    SLICE_X58Y34.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<43>
    SLICE_X58Y34.BMUX    Tcinb                 0.277   pid_pipe/opt/chan_in[4]_add_chan_p1[4]_sub_280_OUT<47>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_xor<47>
    SLICE_X58Y35.B4      net (fanout=1)        0.511   pid_pipe/opt/chan_in[4]_add_chan_p1[4]_sub_280_OUT<45>
    SLICE_X58Y35.CLK     Tas                   0.349   pid_pipe/opt/dout_p5<44>
                                                       pid_pipe/opt/Mmux_dout_int_p5[48]_chan_in[4]_mux_280_OUT401
                                                       pid_pipe/opt/dout_p5_45
    -------------------------------------------------  ---------------------------
    Total                                     23.045ns (12.824ns logic, 10.221ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pid_pipe/opt/add_chan_p1_0_7 (FF)
  Destination:          pid_pipe/opt/dout_p5_45 (FF)
  Requirement:          20.000ns
  Data Path Delay:      23.039ns (Levels of Logic = 31)
  Clock Path Skew:      -0.061ns (0.590 - 0.651)
  Source Clock:         clk50_in_BUFGP rising at 0.000ns
  Destination Clock:    clk50_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pid_pipe/opt/add_chan_p1_0_7 to pid_pipe/opt/dout_p5_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y11.BQ      Tcko                  0.476   pid_pipe/opt/add_chan_p1_0_7
                                                       pid_pipe/opt/add_chan_p1_0_7
    SLICE_X50Y9.C3       net (fanout=16)       1.833   pid_pipe/opt/add_chan_p1_0_7
    SLICE_X50Y9.C        Tilo                  0.235   pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_993
                                                       pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_945
    SLICE_X50Y10.D6      net (fanout=1)        0.445   pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_945
    SLICE_X50Y10.CMUX    Topdc                 0.402   pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_822
                                                       pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_422
                                                       pid_pipe/opt/Mmux_add_chan_p1[4]_X_30_o_wide_mux_273_OUT_2_f7_21
    SLICE_X44Y15.C5      net (fanout=2)        0.954   pid_pipe/opt/add_chan_p1[4]_X_30_o_wide_mux_273_OUT<2>
    SLICE_X44Y15.COUT    Topcyc                0.328   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<3>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_lut<2>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<3>
    SLICE_X44Y16.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<3>
    SLICE_X44Y16.COUT    Tbyp                  0.093   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<7>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<7>
    SLICE_X44Y17.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<7>
    SLICE_X44Y17.COUT    Tbyp                  0.093   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<11>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<11>
    SLICE_X44Y18.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<11>
    SLICE_X44Y18.DMUX    Tcind                 0.320   pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<15>
                                                       pid_pipe/opt/Msub_add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT_cy<15>
    DSP48_X1Y5.A15       net (fanout=1)        1.072   pid_pipe/opt/add_chan_p1[4]_add_chan_p1[4]_sub_276_OUT<15>
    DSP48_X1Y5.P22       Tdspdo_A_P            3.926   pid_pipe/opt/Mmult_n1419_submult_0
                                                       pid_pipe/opt/Mmult_n1419_submult_0
    DSP48_X1Y6.C5        net (fanout=1)        1.156   pid_pipe/opt/Mmult_n1419_submult_0_P22_to_Mmult_n1419_submult_01
    DSP48_X1Y6.P17       Tdspdo_C_P            3.141   pid_pipe/opt/Mmult_n1419_submult_01
                                                       pid_pipe/opt/Mmult_n1419_submult_01
    SLICE_X56Y23.A6      net (fanout=1)        1.221   pid_pipe/opt/Mmult_n1419_submult_0_34
    SLICE_X56Y23.COUT    Topcya                0.474   pid_pipe/opt/Mmult_n14190_Madd_cy<37>
                                                       pid_pipe/opt/Mmult_n14190_Madd_lut<34>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<37>
    SLICE_X56Y24.CIN     net (fanout=1)        0.082   pid_pipe/opt/Mmult_n14190_Madd_cy<37>
    SLICE_X56Y24.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<41>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<41>
    SLICE_X56Y25.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<41>
    SLICE_X56Y25.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<45>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<45>
    SLICE_X56Y26.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<45>
    SLICE_X56Y26.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<49>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<49>
    SLICE_X56Y27.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<49>
    SLICE_X56Y27.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<53>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<53>
    SLICE_X56Y28.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<53>
    SLICE_X56Y28.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<57>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<57>
    SLICE_X56Y29.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<57>
    SLICE_X56Y29.COUT    Tbyp                  0.093   pid_pipe/opt/Mmult_n14190_Madd_cy<61>
                                                       pid_pipe/opt/Mmult_n14190_Madd_cy<61>
    SLICE_X56Y30.CIN     net (fanout=1)        0.003   pid_pipe/opt/Mmult_n14190_Madd_cy<61>
    SLICE_X56Y30.CMUX    Tcinc                 0.279   pid_pipe/opt/Sh271
                                                       pid_pipe/opt/Mmult_n14190_Madd_xor<64>
    SLICE_X56Y31.A3      net (fanout=37)       0.707   pid_pipe/opt/Sh211
    SLICE_X56Y31.A       Tilo                  0.254   pid_pipe/opt/Sh265
                                                       pid_pipe/opt/Sh2081
    SLICE_X55Y28.D4      net (fanout=5)        0.860   pid_pipe/opt/Sh208
    SLICE_X55Y28.D       Tilo                  0.259   pid_pipe/opt/Sh261
                                                       pid_pipe/opt/Sh2611
    SLICE_X58Y23.B3      net (fanout=3)        1.237   pid_pipe/opt/Sh261
    SLICE_X58Y23.COUT    Topcyb                0.448   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<3>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_lut<1>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<3>
    SLICE_X58Y24.CIN     net (fanout=1)        0.082   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<3>
    SLICE_X58Y24.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<7>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<7>
    SLICE_X58Y25.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<7>
    SLICE_X58Y25.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<11>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<11>
    SLICE_X58Y26.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<11>
    SLICE_X58Y26.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<15>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<15>
    SLICE_X58Y27.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<15>
    SLICE_X58Y27.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<19>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<19>
    SLICE_X58Y28.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<19>
    SLICE_X58Y28.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<23>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<23>
    SLICE_X58Y29.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<23>
    SLICE_X58Y29.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<27>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<27>
    SLICE_X58Y30.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<27>
    SLICE_X58Y30.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<31>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<31>
    SLICE_X58Y31.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<31>
    SLICE_X58Y31.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<35>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<35>
    SLICE_X58Y32.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<35>
    SLICE_X58Y32.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<39>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<39>
    SLICE_X58Y33.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<39>
    SLICE_X58Y33.COUT    Tbyp                  0.091   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<43>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<43>
    SLICE_X58Y34.CIN     net (fanout=1)        0.003   pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_cy<43>
    SLICE_X58Y34.BMUX    Tcinb                 0.277   pid_pipe/opt/chan_in[4]_add_chan_p1[4]_sub_280_OUT<47>
                                                       pid_pipe/opt/Msub_chan_in[4]_add_chan_p1[4]_sub_280_OUT_xor<47>
    SLICE_X58Y35.B4      net (fanout=1)        0.511   pid_pipe/opt/chan_in[4]_add_chan_p1[4]_sub_280_OUT<45>
    SLICE_X58Y35.CLK     Tas                   0.349   pid_pipe/opt/dout_p5<44>
                                                       pid_pipe/opt/Mmux_dout_int_p5[48]_chan_in[4]_mux_280_OUT401
                                                       pid_pipe/opt/dout_p5_45
    -------------------------------------------------  ---------------------------
    Total                                     23.039ns (12.822ns logic, 10.217ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk50 = PERIOD TIMEGRP "clk50_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pid_pipe/opt/Mmult_delta_p1[26]_mult_p1[15]_MuLt_183_OUT (DSP48_X1Y9.A11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.282ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pid_pipe/pid/dout_p6_11 (FF)
  Destination:          pid_pipe/opt/Mmult_delta_p1[26]_mult_p1[15]_MuLt_183_OUT (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.288ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.067 - 0.061)
  Source Clock:         clk50_in_BUFGP rising at 20.000ns
  Destination Clock:    clk50_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pid_pipe/pid/dout_p6_11 to pid_pipe/opt/Mmult_delta_p1[26]_mult_p1[15]_MuLt_183_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y39.DQ      Tcko                  0.198   pid_pipe/pid/dout_p6<11>
                                                       pid_pipe/pid/dout_p6_11
    DSP48_X1Y9.A11       net (fanout=1)        0.127   pid_pipe/pid/dout_p6<11>
    DSP48_X1Y9.CLK       Tdspckd_A_A1REG(-Th)     0.037   pid_pipe/opt/Mmult_delta_p1[26]_mult_p1[15]_MuLt_183_OUT
                                                       pid_pipe/opt/Mmult_delta_p1[26]_mult_p1[15]_MuLt_183_OUT
    -------------------------------------------------  ---------------------------
    Total                                      0.288ns (0.161ns logic, 0.127ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Paths for end point pid_pipe/opt/Mmult_delta_p1[26]_mult_p1[15]_MuLt_183_OUT1 (DSP48_X1Y10.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pid_pipe/pid/dout_p6_18 (FF)
  Destination:          pid_pipe/opt/Mmult_delta_p1[26]_mult_p1[15]_MuLt_183_OUT1 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.322ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.070 - 0.065)
  Source Clock:         clk50_in_BUFGP rising at 20.000ns
  Destination Clock:    clk50_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pid_pipe/pid/dout_p6_18 to pid_pipe/opt/Mmult_delta_p1[26]_mult_p1[15]_MuLt_183_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y42.CQ      Tcko                  0.198   pid_pipe/pid/dout_p6<19>
                                                       pid_pipe/pid/dout_p6_18
    DSP48_X1Y10.A1       net (fanout=1)        0.161   pid_pipe/pid/dout_p6<18>
    DSP48_X1Y10.CLK      Tdspckd_A_A1REG(-Th)     0.037   pid_pipe/opt/Mmult_delta_p1[26]_mult_p1[15]_MuLt_183_OUT1
                                                       pid_pipe/opt/Mmult_delta_p1[26]_mult_p1[15]_MuLt_183_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      0.322ns (0.161ns logic, 0.161ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point pid_pipe/idp/input_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y32.ADDRAWRADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.339ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pid_pipe/idp/input_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2 (FF)
  Destination:          pid_pipe/idp/input_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.077 - 0.075)
  Source Clock:         clk50_in_BUFGP rising at 20.000ns
  Destination Clock:    clk50_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pid_pipe/idp/input_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2 to pid_pipe/idp/input_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y65.CQ          Tcko                  0.234   pid_pipe/idp/input_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                           pid_pipe/idp/input_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2
    RAMB8_X1Y32.ADDRAWRADDR7 net (fanout=3)        0.173   pid_pipe/idp/input_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<2>
    RAMB8_X1Y32.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   pid_pipe/idp/input_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                           pid_pipe/idp/input_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.341ns (0.168ns logic, 0.173ns route)
                                                           (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk50 = PERIOD TIMEGRP "clk50_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.148ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.852ns (206.101MHz) (Tdspper_AREG_PREG)
  Physical resource: pid_pipe/pid/Mmult_k1_p2[17]_error_p2[27]_MuLt_175_OUT1/CLK
  Logical resource: pid_pipe/pid/Mmult_k1_p2[17]_error_p2[27]_MuLt_175_OUT1/CLK
  Location pin: DSP48_X0Y14.CLK
  Clock network: clk50_in_BUFGP
--------------------------------------------------------------------------------
Slack: 15.148ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.852ns (206.101MHz) (Tdspper_AREG_PREG)
  Physical resource: pid_pipe/pid/Mmult_k2_p2[17]_error_prev1_p2[27]_MuLt_177_OUT1/CLK
  Logical resource: pid_pipe/pid/Mmult_k2_p2[17]_error_prev1_p2[27]_MuLt_177_OUT1/CLK
  Location pin: DSP48_X0Y16.CLK
  Clock network: clk50_in_BUFGP
--------------------------------------------------------------------------------
Slack: 15.148ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.852ns (206.101MHz) (Tdspper_AREG_PREG)
  Physical resource: pid_pipe/pid/Mmult_n20871/CLK
  Logical resource: pid_pipe/pid/Mmult_n20871/CLK
  Location pin: DSP48_X0Y11.CLK
  Clock network: clk50_in_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fp_intf_hostIf_dcm_clk0 = PERIOD TIMEGRP 
"fp_intf_hostIf_dcm_clk0"         TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24863 paths analyzed, 4421 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.037ns.
--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/delays[15].fdreout0 (OLOGIC_X25Y1.D1), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fp_intf/hostIf/core0/core0/ti_addr_1 (FF)
  Destination:          fp_intf/hostIf/delays[15].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      13.404ns (Levels of Logic = 7)
  Clock Path Skew:      0.502ns (1.170 - 0.668)
  Source Clock:         fp_intf/ok1<24> rising at 0.000ns
  Destination Clock:    fp_intf/ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fp_intf/hostIf/core0/core0/ti_addr_1 to fp_intf/hostIf/delays[15].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y6.AQ       Tcko                  0.476   fp_intf/ok1<20>
                                                       fp_intf/hostIf/core0/core0/ti_addr_1
    SLICE_X17Y16.A2      net (fanout=35)       2.464   fp_intf/ok1<17>
    SLICE_X17Y16.A       Tilo                  0.259   fp_intf/log_owo_arr[19].log_owo/wirehold<3>
                                                       fp_intf/log_owo_arr[17].log_owo/ti_addr[7]_ep_addr[7]_equal_2_o81
    SLICE_X14Y17.A6      net (fanout=1)        0.531   fp_intf/log_owo_arr[17].log_owo/ti_addr[7]_ep_addr[7]_equal_2_o8
    SLICE_X14Y17.A       Tilo                  0.254   fp_intf/ok2x<301>
                                                       fp_intf/log_owo_arr[17].log_owo/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X17Y20.A4      net (fanout=8)        0.933   fp_intf/log_owo_arr[17].log_owo/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X17Y20.AMUX    Tilo                  0.337   fp_intf/log_owo_arr[15].log_owo/wirehold<15>
                                                       fp_intf/log_owo_arr[17].log_owo/Mmux_ok2<15:0>71
    SLICE_X17Y17.B4      net (fanout=1)        0.750   fp_intf/ok2x<304>
    SLICE_X17Y17.B       Tilo                  0.259   fp_intf/ok2x<337>
                                                       fp_intf/wireOR/ok2<100>1
    SLICE_X18Y10.C4      net (fanout=1)        1.118   fp_intf/wireOR/ok2<100>
    SLICE_X18Y10.C       Tilo                  0.255   fp_intf/wireOR/ok2<100>2
                                                       fp_intf/wireOR/ok2<100>3
    SLICE_X21Y4.B3       net (fanout=1)        1.023   fp_intf/wireOR/ok2<100>2
    SLICE_X21Y4.B        Tilo                  0.259   fp_intf/log_owo_arr[8].log_owo/wirehold<15>
                                                       fp_intf/wireOR/ok2<100>5
    SLICE_X21Y4.C4       net (fanout=1)        0.320   fp_intf/ok2<15>
    SLICE_X21Y4.CMUX     Tilo                  0.337   fp_intf/log_owo_arr[8].log_owo/wirehold<15>
                                                       fp_intf/hostIf/core0/core0/Mmux_hi_dataout171
    OLOGIC_X25Y1.D1      net (fanout=1)        2.651   fp_intf/hostIf/okCH<18>
    OLOGIC_X25Y1.CLK0    Todck                 1.178   fp_intf/hostIf/fdreout0_hi_dataout<15>
                                                       fp_intf/hostIf/delays[15].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     13.404ns (3.614ns logic, 9.790ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fp_intf/hostIf/core0/core0/ti_addr_5 (FF)
  Destination:          fp_intf/hostIf/delays[15].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      13.254ns (Levels of Logic = 7)
  Clock Path Skew:      0.499ns (1.170 - 0.671)
  Source Clock:         fp_intf/ok1<24> rising at 0.000ns
  Destination Clock:    fp_intf/ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fp_intf/hostIf/core0/core0/ti_addr_5 to fp_intf/hostIf/delays[15].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y5.AQ       Tcko                  0.476   fp_intf/ok1<23>
                                                       fp_intf/hostIf/core0/core0/ti_addr_5
    SLICE_X19Y18.B1      net (fanout=32)       2.363   fp_intf/ok1<21>
    SLICE_X19Y18.B       Tilo                  0.259   fp_intf/log_owo_arr[15].log_owo/ti_addr[7]_ep_addr[7]_equal_2_o8
                                                       fp_intf/log_owo_arr[15].log_owo/ti_addr[7]_ep_addr[7]_equal_2_o81
    SLICE_X17Y18.B5      net (fanout=1)        0.651   fp_intf/log_owo_arr[15].log_owo/ti_addr[7]_ep_addr[7]_equal_2_o8
    SLICE_X17Y18.B       Tilo                  0.259   fp_intf/ok2x<265>
                                                       fp_intf/log_owo_arr[15].log_owo/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X14Y20.B5      net (fanout=8)        0.676   fp_intf/log_owo_arr[15].log_owo/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X14Y20.BMUX    Tilo                  0.326   fp_intf/ok2x<256>
                                                       fp_intf/log_owo_arr[15].log_owo/Mmux_ok2<15:0>71
    SLICE_X17Y17.B3      net (fanout=1)        0.844   fp_intf/ok2x<270>
    SLICE_X17Y17.B       Tilo                  0.259   fp_intf/ok2x<337>
                                                       fp_intf/wireOR/ok2<100>1
    SLICE_X18Y10.C4      net (fanout=1)        1.118   fp_intf/wireOR/ok2<100>
    SLICE_X18Y10.C       Tilo                  0.255   fp_intf/wireOR/ok2<100>2
                                                       fp_intf/wireOR/ok2<100>3
    SLICE_X21Y4.B3       net (fanout=1)        1.023   fp_intf/wireOR/ok2<100>2
    SLICE_X21Y4.B        Tilo                  0.259   fp_intf/log_owo_arr[8].log_owo/wirehold<15>
                                                       fp_intf/wireOR/ok2<100>5
    SLICE_X21Y4.C4       net (fanout=1)        0.320   fp_intf/ok2<15>
    SLICE_X21Y4.CMUX     Tilo                  0.337   fp_intf/log_owo_arr[8].log_owo/wirehold<15>
                                                       fp_intf/hostIf/core0/core0/Mmux_hi_dataout171
    OLOGIC_X25Y1.D1      net (fanout=1)        2.651   fp_intf/hostIf/okCH<18>
    OLOGIC_X25Y1.CLK0    Todck                 1.178   fp_intf/hostIf/fdreout0_hi_dataout<15>
                                                       fp_intf/hostIf/delays[15].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     13.254ns (3.608ns logic, 9.646ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fp_intf/hostIf/core0/core0/ti_addr_3 (FF)
  Destination:          fp_intf/hostIf/delays[15].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      13.063ns (Levels of Logic = 6)
  Clock Path Skew:      0.502ns (1.170 - 0.668)
  Source Clock:         fp_intf/ok1<24> rising at 0.000ns
  Destination Clock:    fp_intf/ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fp_intf/hostIf/core0/core0/ti_addr_3 to fp_intf/hostIf/delays[15].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y6.CQ       Tcko                  0.476   fp_intf/ok1<20>
                                                       fp_intf/hostIf/core0/core0/ti_addr_3
    SLICE_X14Y17.A2      net (fanout=34)       2.913   fp_intf/ok1<19>
    SLICE_X14Y17.A       Tilo                  0.254   fp_intf/ok2x<301>
                                                       fp_intf/log_owo_arr[17].log_owo/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X17Y20.A4      net (fanout=8)        0.933   fp_intf/log_owo_arr[17].log_owo/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X17Y20.AMUX    Tilo                  0.337   fp_intf/log_owo_arr[15].log_owo/wirehold<15>
                                                       fp_intf/log_owo_arr[17].log_owo/Mmux_ok2<15:0>71
    SLICE_X17Y17.B4      net (fanout=1)        0.750   fp_intf/ok2x<304>
    SLICE_X17Y17.B       Tilo                  0.259   fp_intf/ok2x<337>
                                                       fp_intf/wireOR/ok2<100>1
    SLICE_X18Y10.C4      net (fanout=1)        1.118   fp_intf/wireOR/ok2<100>
    SLICE_X18Y10.C       Tilo                  0.255   fp_intf/wireOR/ok2<100>2
                                                       fp_intf/wireOR/ok2<100>3
    SLICE_X21Y4.B3       net (fanout=1)        1.023   fp_intf/wireOR/ok2<100>2
    SLICE_X21Y4.B        Tilo                  0.259   fp_intf/log_owo_arr[8].log_owo/wirehold<15>
                                                       fp_intf/wireOR/ok2<100>5
    SLICE_X21Y4.C4       net (fanout=1)        0.320   fp_intf/ok2<15>
    SLICE_X21Y4.CMUX     Tilo                  0.337   fp_intf/log_owo_arr[8].log_owo/wirehold<15>
                                                       fp_intf/hostIf/core0/core0/Mmux_hi_dataout171
    OLOGIC_X25Y1.D1      net (fanout=1)        2.651   fp_intf/hostIf/okCH<18>
    OLOGIC_X25Y1.CLK0    Todck                 1.178   fp_intf/hostIf/fdreout0_hi_dataout<15>
                                                       fp_intf/hostIf/delays[15].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     13.063ns (3.355ns logic, 9.708ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/delays[6].fdreout0 (OLOGIC_X1Y0.D1), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fp_intf/hostIf/core0/core0/ti_addr_1 (FF)
  Destination:          fp_intf/hostIf/delays[6].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      13.135ns (Levels of Logic = 7)
  Clock Path Skew:      0.541ns (0.846 - 0.305)
  Source Clock:         fp_intf/ok1<24> rising at 0.000ns
  Destination Clock:    fp_intf/ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fp_intf/hostIf/core0/core0/ti_addr_1 to fp_intf/hostIf/delays[6].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y6.AQ       Tcko                  0.476   fp_intf/ok1<20>
                                                       fp_intf/hostIf/core0/core0/ti_addr_1
    SLICE_X17Y16.A2      net (fanout=35)       2.464   fp_intf/ok1<17>
    SLICE_X17Y16.A       Tilo                  0.259   fp_intf/log_owo_arr[19].log_owo/wirehold<3>
                                                       fp_intf/log_owo_arr[17].log_owo/ti_addr[7]_ep_addr[7]_equal_2_o81
    SLICE_X14Y17.A6      net (fanout=1)        0.531   fp_intf/log_owo_arr[17].log_owo/ti_addr[7]_ep_addr[7]_equal_2_o8
    SLICE_X14Y17.A       Tilo                  0.254   fp_intf/ok2x<301>
                                                       fp_intf/log_owo_arr[17].log_owo/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X14Y21.A1      net (fanout=8)        1.181   fp_intf/log_owo_arr[17].log_owo/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X14Y21.A       Tilo                  0.254   fp_intf/ok2x<295>
                                                       fp_intf/log_owo_arr[17].log_owo/Mmux_ok2<15:0>131
    SLICE_X15Y15.B5      net (fanout=1)        1.287   fp_intf/ok2x<295>
    SLICE_X15Y15.B       Tilo                  0.259   fp_intf/log_owo_arr[19].log_owo/wirehold<7>
                                                       fp_intf/wireOR/ok2<91>1
    SLICE_X19Y15.C6      net (fanout=1)        0.802   fp_intf/wireOR/ok2<91>
    SLICE_X19Y15.C       Tilo                  0.259   fp_intf/log_owo_arr[11].log_owo/wirehold<7>
                                                       fp_intf/wireOR/ok2<91>3
    SLICE_X21Y4.A4       net (fanout=1)        1.222   fp_intf/wireOR/ok2<91>2
    SLICE_X21Y4.A        Tilo                  0.259   fp_intf/log_owo_arr[8].log_owo/wirehold<15>
                                                       fp_intf/wireOR/ok2<91>5
    SLICE_X21Y4.C2       net (fanout=1)        0.530   fp_intf/ok2<6>
    SLICE_X21Y4.C        Tilo                  0.259   fp_intf/log_owo_arr[8].log_owo/wirehold<15>
                                                       fp_intf/hostIf/core0/core0/Mmux_hi_dataout1011
    OLOGIC_X1Y0.D1       net (fanout=1)        1.661   fp_intf/hostIf/okCH<9>
    OLOGIC_X1Y0.CLK0     Todck                 1.178   fp_intf/hostIf/fdreout0_hi_dataout<6>
                                                       fp_intf/hostIf/delays[6].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     13.135ns (3.457ns logic, 9.678ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fp_intf/hostIf/core0/core0/ti_addr_3 (FF)
  Destination:          fp_intf/hostIf/delays[6].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      12.794ns (Levels of Logic = 6)
  Clock Path Skew:      0.541ns (0.846 - 0.305)
  Source Clock:         fp_intf/ok1<24> rising at 0.000ns
  Destination Clock:    fp_intf/ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fp_intf/hostIf/core0/core0/ti_addr_3 to fp_intf/hostIf/delays[6].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y6.CQ       Tcko                  0.476   fp_intf/ok1<20>
                                                       fp_intf/hostIf/core0/core0/ti_addr_3
    SLICE_X14Y17.A2      net (fanout=34)       2.913   fp_intf/ok1<19>
    SLICE_X14Y17.A       Tilo                  0.254   fp_intf/ok2x<301>
                                                       fp_intf/log_owo_arr[17].log_owo/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X14Y21.A1      net (fanout=8)        1.181   fp_intf/log_owo_arr[17].log_owo/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X14Y21.A       Tilo                  0.254   fp_intf/ok2x<295>
                                                       fp_intf/log_owo_arr[17].log_owo/Mmux_ok2<15:0>131
    SLICE_X15Y15.B5      net (fanout=1)        1.287   fp_intf/ok2x<295>
    SLICE_X15Y15.B       Tilo                  0.259   fp_intf/log_owo_arr[19].log_owo/wirehold<7>
                                                       fp_intf/wireOR/ok2<91>1
    SLICE_X19Y15.C6      net (fanout=1)        0.802   fp_intf/wireOR/ok2<91>
    SLICE_X19Y15.C       Tilo                  0.259   fp_intf/log_owo_arr[11].log_owo/wirehold<7>
                                                       fp_intf/wireOR/ok2<91>3
    SLICE_X21Y4.A4       net (fanout=1)        1.222   fp_intf/wireOR/ok2<91>2
    SLICE_X21Y4.A        Tilo                  0.259   fp_intf/log_owo_arr[8].log_owo/wirehold<15>
                                                       fp_intf/wireOR/ok2<91>5
    SLICE_X21Y4.C2       net (fanout=1)        0.530   fp_intf/ok2<6>
    SLICE_X21Y4.C        Tilo                  0.259   fp_intf/log_owo_arr[8].log_owo/wirehold<15>
                                                       fp_intf/hostIf/core0/core0/Mmux_hi_dataout1011
    OLOGIC_X1Y0.D1       net (fanout=1)        1.661   fp_intf/hostIf/okCH<9>
    OLOGIC_X1Y0.CLK0     Todck                 1.178   fp_intf/hostIf/fdreout0_hi_dataout<6>
                                                       fp_intf/hostIf/delays[6].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     12.794ns (3.198ns logic, 9.596ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fp_intf/hostIf/core0/core0/ti_addr_0 (FF)
  Destination:          fp_intf/hostIf/delays[6].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      12.582ns (Levels of Logic = 6)
  Clock Path Skew:      0.534ns (0.846 - 0.312)
  Source Clock:         fp_intf/ok1<24> rising at 0.000ns
  Destination Clock:    fp_intf/ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fp_intf/hostIf/core0/core0/ti_addr_0 to fp_intf/hostIf/delays[6].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y4.DQ       Tcko                  0.476   fp_intf/ok1<16>
                                                       fp_intf/hostIf/core0/core0/ti_addr_0
    SLICE_X13Y18.A1      net (fanout=36)       2.747   fp_intf/ok1<16>
    SLICE_X13Y18.A       Tilo                  0.259   fp_intf/log_owo_arr[1].log_owo/wirehold<15>
                                                       fp_intf/log_owo_arr[1].log_owo/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X14Y19.D2      net (fanout=8)        0.994   fp_intf/log_owo_arr[1].log_owo/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X14Y19.D       Tilo                  0.254   fp_intf/ok2x<23>
                                                       fp_intf/log_owo_arr[1].log_owo/Mmux_ok2<15:0>131
    SLICE_X15Y15.B1      net (fanout=1)        1.423   fp_intf/ok2x<23>
    SLICE_X15Y15.B       Tilo                  0.259   fp_intf/log_owo_arr[19].log_owo/wirehold<7>
                                                       fp_intf/wireOR/ok2<91>1
    SLICE_X19Y15.C6      net (fanout=1)        0.802   fp_intf/wireOR/ok2<91>
    SLICE_X19Y15.C       Tilo                  0.259   fp_intf/log_owo_arr[11].log_owo/wirehold<7>
                                                       fp_intf/wireOR/ok2<91>3
    SLICE_X21Y4.A4       net (fanout=1)        1.222   fp_intf/wireOR/ok2<91>2
    SLICE_X21Y4.A        Tilo                  0.259   fp_intf/log_owo_arr[8].log_owo/wirehold<15>
                                                       fp_intf/wireOR/ok2<91>5
    SLICE_X21Y4.C2       net (fanout=1)        0.530   fp_intf/ok2<6>
    SLICE_X21Y4.C        Tilo                  0.259   fp_intf/log_owo_arr[8].log_owo/wirehold<15>
                                                       fp_intf/hostIf/core0/core0/Mmux_hi_dataout1011
    OLOGIC_X1Y0.D1       net (fanout=1)        1.661   fp_intf/hostIf/okCH<9>
    OLOGIC_X1Y0.CLK0     Todck                 1.178   fp_intf/hostIf/fdreout0_hi_dataout<6>
                                                       fp_intf/hostIf/delays[6].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     12.582ns (3.203ns logic, 9.379ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/delays[13].fdreout0 (OLOGIC_X21Y2.D1), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fp_intf/hostIf/core0/core0/ti_addr_3 (FF)
  Destination:          fp_intf/hostIf/delays[13].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      12.636ns (Levels of Logic = 6)
  Clock Path Skew:      0.501ns (1.169 - 0.668)
  Source Clock:         fp_intf/ok1<24> rising at 0.000ns
  Destination Clock:    fp_intf/ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fp_intf/hostIf/core0/core0/ti_addr_3 to fp_intf/hostIf/delays[13].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y6.CQ       Tcko                  0.476   fp_intf/ok1<20>
                                                       fp_intf/hostIf/core0/core0/ti_addr_3
    SLICE_X14Y16.C1      net (fanout=34)       2.922   fp_intf/ok1<19>
    SLICE_X14Y16.C       Tilo                  0.255   fp_intf/log_owo_arr[18].log_owo/wirehold<7>
                                                       fp_intf/log_owo_arr[16].log_owo/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X16Y18.C2      net (fanout=8)        1.080   fp_intf/log_owo_arr[16].log_owo/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X16Y18.CMUX    Tilo                  0.298   fp_intf/ok2x<320>
                                                       fp_intf/log_owo_arr[16].log_owo/Mmux_ok2<15:0>51
    SLICE_X16Y18.A1      net (fanout=1)        0.761   fp_intf/ok2x<285>
    SLICE_X16Y18.A       Tilo                  0.235   fp_intf/ok2x<320>
                                                       fp_intf/wireOR/ok2<98>1
    SLICE_X19Y11.C3      net (fanout=1)        1.146   fp_intf/wireOR/ok2<98>
    SLICE_X19Y11.C       Tilo                  0.259   fp_intf/log_owo_arr[9].log_owo/wirehold<3>
                                                       fp_intf/wireOR/ok2<98>3
    SLICE_X22Y4.A3       net (fanout=1)        1.051   fp_intf/wireOR/ok2<98>2
    SLICE_X22Y4.A        Tilo                  0.254   fp_intf/ok2x<354>
                                                       fp_intf/wireOR/ok2<98>5
    SLICE_X22Y4.C1       net (fanout=1)        0.540   fp_intf/ok2<13>
    SLICE_X22Y4.C        Tilo                  0.255   fp_intf/ok2x<354>
                                                       fp_intf/hostIf/core0/core0/Mmux_hi_dataout311
    OLOGIC_X21Y2.D1      net (fanout=1)        1.926   fp_intf/hostIf/okCH<16>
    OLOGIC_X21Y2.CLK0    Todck                 1.178   fp_intf/hostIf/fdreout0_hi_dataout<13>
                                                       fp_intf/hostIf/delays[13].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     12.636ns (3.210ns logic, 9.426ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fp_intf/hostIf/core0/core0/ti_addr_1 (FF)
  Destination:          fp_intf/hostIf/delays[13].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      12.531ns (Levels of Logic = 7)
  Clock Path Skew:      0.501ns (1.169 - 0.668)
  Source Clock:         fp_intf/ok1<24> rising at 0.000ns
  Destination Clock:    fp_intf/ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fp_intf/hostIf/core0/core0/ti_addr_1 to fp_intf/hostIf/delays[13].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y6.AQ       Tcko                  0.476   fp_intf/ok1<20>
                                                       fp_intf/hostIf/core0/core0/ti_addr_1
    SLICE_X14Y16.D3      net (fanout=35)       2.107   fp_intf/ok1<17>
    SLICE_X14Y16.D       Tilo                  0.254   fp_intf/log_owo_arr[18].log_owo/wirehold<7>
                                                       fp_intf/log_owo_arr[16].log_owo/ti_addr[7]_ep_addr[7]_equal_2_o81
    SLICE_X14Y16.C4      net (fanout=1)        0.456   fp_intf/log_owo_arr[16].log_owo/ti_addr[7]_ep_addr[7]_equal_2_o8
    SLICE_X14Y16.C       Tilo                  0.255   fp_intf/log_owo_arr[18].log_owo/wirehold<7>
                                                       fp_intf/log_owo_arr[16].log_owo/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X16Y18.C2      net (fanout=8)        1.080   fp_intf/log_owo_arr[16].log_owo/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X16Y18.CMUX    Tilo                  0.298   fp_intf/ok2x<320>
                                                       fp_intf/log_owo_arr[16].log_owo/Mmux_ok2<15:0>51
    SLICE_X16Y18.A1      net (fanout=1)        0.761   fp_intf/ok2x<285>
    SLICE_X16Y18.A       Tilo                  0.235   fp_intf/ok2x<320>
                                                       fp_intf/wireOR/ok2<98>1
    SLICE_X19Y11.C3      net (fanout=1)        1.146   fp_intf/wireOR/ok2<98>
    SLICE_X19Y11.C       Tilo                  0.259   fp_intf/log_owo_arr[9].log_owo/wirehold<3>
                                                       fp_intf/wireOR/ok2<98>3
    SLICE_X22Y4.A3       net (fanout=1)        1.051   fp_intf/wireOR/ok2<98>2
    SLICE_X22Y4.A        Tilo                  0.254   fp_intf/ok2x<354>
                                                       fp_intf/wireOR/ok2<98>5
    SLICE_X22Y4.C1       net (fanout=1)        0.540   fp_intf/ok2<13>
    SLICE_X22Y4.C        Tilo                  0.255   fp_intf/ok2x<354>
                                                       fp_intf/hostIf/core0/core0/Mmux_hi_dataout311
    OLOGIC_X21Y2.D1      net (fanout=1)        1.926   fp_intf/hostIf/okCH<16>
    OLOGIC_X21Y2.CLK0    Todck                 1.178   fp_intf/hostIf/fdreout0_hi_dataout<13>
                                                       fp_intf/hostIf/delays[13].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     12.531ns (3.464ns logic, 9.067ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fp_intf/hostIf/core0/core0/ti_addr_5 (FF)
  Destination:          fp_intf/hostIf/delays[13].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      12.337ns (Levels of Logic = 7)
  Clock Path Skew:      0.498ns (1.169 - 0.671)
  Source Clock:         fp_intf/ok1<24> rising at 0.000ns
  Destination Clock:    fp_intf/ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fp_intf/hostIf/core0/core0/ti_addr_5 to fp_intf/hostIf/delays[13].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y5.AQ       Tcko                  0.476   fp_intf/ok1<23>
                                                       fp_intf/hostIf/core0/core0/ti_addr_5
    SLICE_X14Y16.D4      net (fanout=32)       1.913   fp_intf/ok1<21>
    SLICE_X14Y16.D       Tilo                  0.254   fp_intf/log_owo_arr[18].log_owo/wirehold<7>
                                                       fp_intf/log_owo_arr[16].log_owo/ti_addr[7]_ep_addr[7]_equal_2_o81
    SLICE_X14Y16.C4      net (fanout=1)        0.456   fp_intf/log_owo_arr[16].log_owo/ti_addr[7]_ep_addr[7]_equal_2_o8
    SLICE_X14Y16.C       Tilo                  0.255   fp_intf/log_owo_arr[18].log_owo/wirehold<7>
                                                       fp_intf/log_owo_arr[16].log_owo/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X16Y18.C2      net (fanout=8)        1.080   fp_intf/log_owo_arr[16].log_owo/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X16Y18.CMUX    Tilo                  0.298   fp_intf/ok2x<320>
                                                       fp_intf/log_owo_arr[16].log_owo/Mmux_ok2<15:0>51
    SLICE_X16Y18.A1      net (fanout=1)        0.761   fp_intf/ok2x<285>
    SLICE_X16Y18.A       Tilo                  0.235   fp_intf/ok2x<320>
                                                       fp_intf/wireOR/ok2<98>1
    SLICE_X19Y11.C3      net (fanout=1)        1.146   fp_intf/wireOR/ok2<98>
    SLICE_X19Y11.C       Tilo                  0.259   fp_intf/log_owo_arr[9].log_owo/wirehold<3>
                                                       fp_intf/wireOR/ok2<98>3
    SLICE_X22Y4.A3       net (fanout=1)        1.051   fp_intf/wireOR/ok2<98>2
    SLICE_X22Y4.A        Tilo                  0.254   fp_intf/ok2x<354>
                                                       fp_intf/wireOR/ok2<98>5
    SLICE_X22Y4.C1       net (fanout=1)        0.540   fp_intf/ok2<13>
    SLICE_X22Y4.C        Tilo                  0.255   fp_intf/ok2x<354>
                                                       fp_intf/hostIf/core0/core0/Mmux_hi_dataout311
    OLOGIC_X21Y2.D1      net (fanout=1)        1.926   fp_intf/hostIf/okCH<16>
    OLOGIC_X21Y2.CLK0    Todck                 1.178   fp_intf/hostIf/fdreout0_hi_dataout<13>
                                                       fp_intf/hostIf/delays[13].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     12.337ns (3.464ns logic, 8.873ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_fp_intf_hostIf_dcm_clk0 = PERIOD TIMEGRP "fp_intf_hostIf_dcm_clk0"
        TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/a0/c0/atmel_t (SLICE_X6Y2.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.368ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fp_intf/hostIf/core0/core0/a0/c0/baud_en (FF)
  Destination:          fp_intf/hostIf/core0/core0/a0/c0/atmel_t (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.371ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         fp_intf/ok1<24> rising at 20.830ns
  Destination Clock:    fp_intf/ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fp_intf/hostIf/core0/core0/a0/c0/baud_en to fp_intf/hostIf/core0/core0/a0/c0/atmel_t
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y2.AQ        Tcko                  0.198   fp_intf/hostIf/core0/core0/a0/c0/baud_en
                                                       fp_intf/hostIf/core0/core0/a0/c0/baud_en
    SLICE_X6Y2.CE        net (fanout=23)       0.275   fp_intf/hostIf/core0/core0/a0/c0/baud_en
    SLICE_X6Y2.CLK       Tckce       (-Th)     0.102   fp_intf/hostIf/okCH<20>
                                                       fp_intf/hostIf/core0/core0/a0/c0/atmel_t
    -------------------------------------------------  ---------------------------
    Total                                      0.371ns (0.096ns logic, 0.275ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/log_owo_arr[7].log_owo/wirehold_0 (SLICE_X15Y5.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.371ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fp_intf/hostIf/core0/core0/ti_reset (FF)
  Destination:          fp_intf/log_owo_arr[7].log_owo/wirehold_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.372ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.070 - 0.069)
  Source Clock:         fp_intf/ok1<24> rising at 20.830ns
  Destination Clock:    fp_intf/ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fp_intf/hostIf/core0/core0/ti_reset to fp_intf/log_owo_arr[7].log_owo/wirehold_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y4.AMUX     Tshcko                0.244   fp_intf/wireOR/ok2<91>3
                                                       fp_intf/hostIf/core0/core0/ti_reset
    SLICE_X15Y5.SR       net (fanout=117)      0.259   fp_intf/ok1<25>
    SLICE_X15Y5.CLK      Tcksr       (-Th)     0.131   fp_intf/hostIf/core0/core0/a0/pc0/KCPSM6_VECTOR1
                                                       fp_intf/log_owo_arr[7].log_owo/wirehold_0
    -------------------------------------------------  ---------------------------
    Total                                      0.372ns (0.113ns logic, 0.259ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/log_owo_arr[7].log_owo/wirehold_1 (SLICE_X15Y5.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fp_intf/hostIf/core0/core0/ti_reset (FF)
  Destination:          fp_intf/log_owo_arr[7].log_owo/wirehold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.070 - 0.069)
  Source Clock:         fp_intf/ok1<24> rising at 20.830ns
  Destination Clock:    fp_intf/ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fp_intf/hostIf/core0/core0/ti_reset to fp_intf/log_owo_arr[7].log_owo/wirehold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y4.AMUX     Tshcko                0.244   fp_intf/wireOR/ok2<91>3
                                                       fp_intf/hostIf/core0/core0/ti_reset
    SLICE_X15Y5.SR       net (fanout=117)      0.259   fp_intf/ok1<25>
    SLICE_X15Y5.CLK      Tcksr       (-Th)     0.128   fp_intf/hostIf/core0/core0/a0/pc0/KCPSM6_VECTOR1
                                                       fp_intf/log_owo_arr[7].log_owo/wirehold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.116ns logic, 0.259ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fp_intf_hostIf_dcm_clk0 = PERIOD TIMEGRP "fp_intf_hostIf_dcm_clk0"
        TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fp_intf/hostIf/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: fp_intf/hostIf/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X1Y0.CLKA
  Clock network: fp_intf/ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fp_intf/log_pipe_buf/pipe_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fp_intf/log_pipe_buf/pipe_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y4.CLKB
  Clock network: fp_intf/ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fp_intf/log_pipe_buf/pipe_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fp_intf/log_pipe_buf/pipe_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y2.CLKB
  Clock network: fp_intf/ok1<24>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<1>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   9.004ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.926ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               fp_intf/hostIf/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         fp_intf/ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      7.098ns (Levels of Logic = 1)
  Clock Path Delay:     1.631ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X27Y4.CLK      net (fanout=349)      1.770   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.631ns (-5.511ns logic, 7.142ns route)

  Maximum Data Path at Slow Process Corner: fp_intf/hostIf/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y4.AQ       Tcko                  0.430   fp_intf/hostIf/okCH<0>
                                                       fp_intf/hostIf/core0/core0/hi_busy
    Y19.O                net (fanout=1)        3.946   fp_intf/hostIf/okCH<0>
    Y19.PAD              Tioop                 2.722   hi_out<0>
                                                       fp_intf/hostIf/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      7.098ns (3.152ns logic, 3.946ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.538ns (clock arrival + clock path + data path - uncertainty)
  Source:               fp_intf/hostIf/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         fp_intf/ok1<24> rising at 0.000ns
  Data Path Delay:      3.693ns (Levels of Logic = 1)
  Clock Path Delay:     1.120ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X27Y4.CLK      net (fanout=349)      0.726   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.120ns (-1.699ns logic, 2.819ns route)

  Minimum Data Path at Fast Process Corner: fp_intf/hostIf/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y4.AQ       Tcko                  0.198   fp_intf/hostIf/okCH<0>
                                                       fp_intf/hostIf/core0/core0/hi_busy
    Y19.O                net (fanout=1)        2.099   fp_intf/hostIf/okCH<0>
    Y19.PAD              Tioop                 1.396   hi_out<0>
                                                       fp_intf/hostIf/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.693ns (1.594ns logic, 2.099ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.009ns.
--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/a0/d0/div_2 (SLICE_X0Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.321ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/a0/d0/div_2 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.052ns (Levels of Logic = 2)
  Clock Path Delay:     1.318ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to fp_intf/hostIf/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp727.IMUX.20
    SLICE_X7Y27.A4       net (fanout=15)       4.126   hi_in_7_IBUF
    SLICE_X7Y27.AMUX     Tilo                  0.337   fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X0Y83.SR       net (fanout=31)       4.706   fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X0Y83.CLK      Trck                  0.326   fp_intf/hostIf/core0/core0/a0/d0/div<4>
                                                       fp_intf/hostIf/core0/core0/a0/d0/div_2
    -------------------------------------------------  ---------------------------
    Total                                     11.052ns (2.220ns logic, 8.832ns route)
                                                       (20.1% logic, 79.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X0Y83.CLK      net (fanout=349)      1.395   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.318ns (-4.752ns logic, 6.070ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/ti_dataout_14 (SLICE_X28Y4.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.347ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/ti_dataout_14 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.056ns (Levels of Logic = 2)
  Clock Path Delay:     1.348ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to fp_intf/hostIf/core0/core0/ti_dataout_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp727.IMUX.20
    SLICE_X4Y37.D2       net (fanout=15)       5.093   hi_in_7_IBUF
    SLICE_X4Y37.D        Tilo                  0.235   fp_intf/hostIf/core0/core0/a0/edna_10
                                                       fp_intf/hostIf/core0/core0/reset_inv1
    SLICE_X28Y4.CE       net (fanout=7)        3.857   fp_intf/hostIf/core0/core0/reset_inv
    SLICE_X28Y4.CLK      Tceck                 0.314   fp_intf/ok1<16>
                                                       fp_intf/hostIf/core0/core0/ti_dataout_14
    -------------------------------------------------  ---------------------------
    Total                                     11.056ns (2.106ns logic, 8.950ns route)
                                                       (19.0% logic, 81.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/ti_dataout_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X28Y4.CLK      net (fanout=349)      1.425   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.348ns (-4.752ns logic, 6.100ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/a0/d0/div_1 (SLICE_X0Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.353ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/a0/d0/div_1 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.020ns (Levels of Logic = 2)
  Clock Path Delay:     1.318ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to fp_intf/hostIf/core0/core0/a0/d0/div_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp727.IMUX.20
    SLICE_X7Y27.A4       net (fanout=15)       4.126   hi_in_7_IBUF
    SLICE_X7Y27.AMUX     Tilo                  0.337   fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X0Y83.SR       net (fanout=31)       4.706   fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X0Y83.CLK      Trck                  0.294   fp_intf/hostIf/core0/core0/a0/d0/div<4>
                                                       fp_intf/hostIf/core0/core0/a0/d0/div_1
    -------------------------------------------------  ---------------------------
    Total                                     11.020ns (2.188ns logic, 8.832ns route)
                                                       (19.9% logic, 80.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/a0/d0/div_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X0Y83.CLK      net (fanout=349)      1.395   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.318ns (-4.752ns logic, 6.070ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/ti_reset (SLICE_X17Y4.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.539ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/ti_reset (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.479ns (Levels of Logic = 2)
  Clock Path Delay:     1.165ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to fp_intf/hostIf/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp727.IMUX.20
    SLICE_X17Y4.A1       net (fanout=15)       1.561   hi_in_7_IBUF
    SLICE_X17Y4.CLK      Tah         (-Th)    -0.155   fp_intf/wireOR/ok2<91>3
                                                       fp_intf/hostIf/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11
                                                       fp_intf/hostIf/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      2.479ns (0.918ns logic, 1.561ns route)
                                                       (37.0% logic, 63.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X17Y4.CLK      net (fanout=349)      0.744   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.165ns (-1.826ns logic, 2.991ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/block_size_7 (SLICE_X26Y2.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.618ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/block_size_7 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.563ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to fp_intf/hostIf/core0/core0/block_size_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp727.IMUX.20
    SLICE_X23Y2.A5       net (fanout=15)       1.515   hi_in_7_IBUF
    SLICE_X23Y2.A        Tilo                  0.156   fp_intf/hostIf/core0/core0/block_size<10>
                                                       fp_intf/hostIf/core0/core0/state__n0201_inv1
    SLICE_X26Y2.CE       net (fanout=3)        0.237   fp_intf/hostIf/core0/core0/_n0201_inv
    SLICE_X26Y2.CLK      Tckce       (-Th)     0.108   fp_intf/hostIf/core0/core0/block_size<7>
                                                       fp_intf/hostIf/core0/core0/block_size_7
    -------------------------------------------------  ---------------------------
    Total                                      2.563ns (0.811ns logic, 1.752ns route)
                                                       (31.6% logic, 68.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/block_size_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X26Y2.CLK      net (fanout=349)      0.749   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.826ns logic, 2.996ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/block_size_6 (SLICE_X26Y2.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.622ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/block_size_6 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.567ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to fp_intf/hostIf/core0/core0/block_size_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp727.IMUX.20
    SLICE_X23Y2.A5       net (fanout=15)       1.515   hi_in_7_IBUF
    SLICE_X23Y2.A        Tilo                  0.156   fp_intf/hostIf/core0/core0/block_size<10>
                                                       fp_intf/hostIf/core0/core0/state__n0201_inv1
    SLICE_X26Y2.CE       net (fanout=3)        0.237   fp_intf/hostIf/core0/core0/_n0201_inv
    SLICE_X26Y2.CLK      Tckce       (-Th)     0.104   fp_intf/hostIf/core0/core0/block_size<7>
                                                       fp_intf/hostIf/core0/core0/block_size_6
    -------------------------------------------------  ---------------------------
    Total                                      2.567ns (0.815ns logic, 1.752ns route)
                                                       (31.7% logic, 68.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/block_size_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X26Y2.CLK      net (fanout=349)      0.749   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.826ns logic, 2.996ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.279ns.
--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/a0/d0/div_2 (SLICE_X0Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.051ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/a0/d0/div_2 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.322ns (Levels of Logic = 2)
  Clock Path Delay:     1.318ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to fp_intf/hostIf/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp727.IMUX.19
    SLICE_X7Y27.A2       net (fanout=14)       4.396   hi_in_6_IBUF
    SLICE_X7Y27.AMUX     Tilo                  0.337   fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X0Y83.SR       net (fanout=31)       4.706   fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X0Y83.CLK      Trck                  0.326   fp_intf/hostIf/core0/core0/a0/d0/div<4>
                                                       fp_intf/hostIf/core0/core0/a0/d0/div_2
    -------------------------------------------------  ---------------------------
    Total                                     11.322ns (2.220ns logic, 9.102ns route)
                                                       (19.6% logic, 80.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X0Y83.CLK      net (fanout=349)      1.395   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.318ns (-4.752ns logic, 6.070ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/a0/d0/div_1 (SLICE_X0Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.083ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/a0/d0/div_1 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.290ns (Levels of Logic = 2)
  Clock Path Delay:     1.318ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to fp_intf/hostIf/core0/core0/a0/d0/div_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp727.IMUX.19
    SLICE_X7Y27.A2       net (fanout=14)       4.396   hi_in_6_IBUF
    SLICE_X7Y27.AMUX     Tilo                  0.337   fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X0Y83.SR       net (fanout=31)       4.706   fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X0Y83.CLK      Trck                  0.294   fp_intf/hostIf/core0/core0/a0/d0/div<4>
                                                       fp_intf/hostIf/core0/core0/a0/d0/div_1
    -------------------------------------------------  ---------------------------
    Total                                     11.290ns (2.188ns logic, 9.102ns route)
                                                       (19.4% logic, 80.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/a0/d0/div_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X0Y83.CLK      net (fanout=349)      1.395   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.318ns (-4.752ns logic, 6.070ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/a0/d0/div_0 (SLICE_X0Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.094ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/a0/d0/div_0 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.279ns (Levels of Logic = 2)
  Clock Path Delay:     1.318ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to fp_intf/hostIf/core0/core0/a0/d0/div_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp727.IMUX.19
    SLICE_X7Y27.A2       net (fanout=14)       4.396   hi_in_6_IBUF
    SLICE_X7Y27.AMUX     Tilo                  0.337   fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X0Y83.SR       net (fanout=31)       4.706   fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X0Y83.CLK      Trck                  0.283   fp_intf/hostIf/core0/core0/a0/d0/div<4>
                                                       fp_intf/hostIf/core0/core0/a0/d0/div_0
    -------------------------------------------------  ---------------------------
    Total                                     11.279ns (2.177ns logic, 9.102ns route)
                                                       (19.3% logic, 80.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/a0/d0/div_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X0Y83.CLK      net (fanout=349)      1.395   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.318ns (-4.752ns logic, 6.070ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/ti_reset (SLICE_X17Y4.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.332ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/ti_reset (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.272ns (Levels of Logic = 2)
  Clock Path Delay:     1.165ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to fp_intf/hostIf/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp727.IMUX.19
    SLICE_X17Y4.A3       net (fanout=14)       1.354   hi_in_6_IBUF
    SLICE_X17Y4.CLK      Tah         (-Th)    -0.155   fp_intf/wireOR/ok2<91>3
                                                       fp_intf/hostIf/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11
                                                       fp_intf/hostIf/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      2.272ns (0.918ns logic, 1.354ns route)
                                                       (40.4% logic, 59.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X17Y4.CLK      net (fanout=349)      0.744   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.165ns (-1.826ns logic, 2.991ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/ti_wireupdate (SLICE_X22Y2.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.732ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/ti_wireupdate (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.677ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to fp_intf/hostIf/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp727.IMUX.19
    SLICE_X22Y2.A4       net (fanout=14)       1.717   hi_in_6_IBUF
    SLICE_X22Y2.CLK      Tah         (-Th)    -0.197   fp_intf/ok1<28>
                                                       fp_intf/hostIf/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11
                                                       fp_intf/hostIf/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      2.677ns (0.960ns logic, 1.717ns route)
                                                       (35.9% logic, 64.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X22Y2.CLK      net (fanout=349)      0.749   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.826ns logic, 2.996ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/block_size_7 (SLICE_X26Y2.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.869ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/block_size_7 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.814ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to fp_intf/hostIf/core0/core0/block_size_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp727.IMUX.19
    SLICE_X23Y2.A3       net (fanout=14)       1.766   hi_in_6_IBUF
    SLICE_X23Y2.A        Tilo                  0.156   fp_intf/hostIf/core0/core0/block_size<10>
                                                       fp_intf/hostIf/core0/core0/state__n0201_inv1
    SLICE_X26Y2.CE       net (fanout=3)        0.237   fp_intf/hostIf/core0/core0/_n0201_inv
    SLICE_X26Y2.CLK      Tckce       (-Th)     0.108   fp_intf/hostIf/core0/core0/block_size<7>
                                                       fp_intf/hostIf/core0/core0/block_size_7
    -------------------------------------------------  ---------------------------
    Total                                      2.814ns (0.811ns logic, 2.003ns route)
                                                       (28.8% logic, 71.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/block_size_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X26Y2.CLK      net (fanout=349)      0.749   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.826ns logic, 2.996ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.097ns.
--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/a0/d0/div_2 (SLICE_X0Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.233ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/a0/d0/div_2 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.140ns (Levels of Logic = 2)
  Clock Path Delay:     1.318ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to fp_intf/hostIf/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp727.IMUX.18
    SLICE_X7Y27.A5       net (fanout=14)       4.214   hi_in_5_IBUF
    SLICE_X7Y27.AMUX     Tilo                  0.337   fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X0Y83.SR       net (fanout=31)       4.706   fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X0Y83.CLK      Trck                  0.326   fp_intf/hostIf/core0/core0/a0/d0/div<4>
                                                       fp_intf/hostIf/core0/core0/a0/d0/div_2
    -------------------------------------------------  ---------------------------
    Total                                     11.140ns (2.220ns logic, 8.920ns route)
                                                       (19.9% logic, 80.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X0Y83.CLK      net (fanout=349)      1.395   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.318ns (-4.752ns logic, 6.070ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/a0/d0/div_1 (SLICE_X0Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.265ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/a0/d0/div_1 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.108ns (Levels of Logic = 2)
  Clock Path Delay:     1.318ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to fp_intf/hostIf/core0/core0/a0/d0/div_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp727.IMUX.18
    SLICE_X7Y27.A5       net (fanout=14)       4.214   hi_in_5_IBUF
    SLICE_X7Y27.AMUX     Tilo                  0.337   fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X0Y83.SR       net (fanout=31)       4.706   fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X0Y83.CLK      Trck                  0.294   fp_intf/hostIf/core0/core0/a0/d0/div<4>
                                                       fp_intf/hostIf/core0/core0/a0/d0/div_1
    -------------------------------------------------  ---------------------------
    Total                                     11.108ns (2.188ns logic, 8.920ns route)
                                                       (19.7% logic, 80.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/a0/d0/div_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X0Y83.CLK      net (fanout=349)      1.395   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.318ns (-4.752ns logic, 6.070ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/a0/d0/div_0 (SLICE_X0Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.276ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/a0/d0/div_0 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.097ns (Levels of Logic = 2)
  Clock Path Delay:     1.318ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to fp_intf/hostIf/core0/core0/a0/d0/div_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp727.IMUX.18
    SLICE_X7Y27.A5       net (fanout=14)       4.214   hi_in_5_IBUF
    SLICE_X7Y27.AMUX     Tilo                  0.337   fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X0Y83.SR       net (fanout=31)       4.706   fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X0Y83.CLK      Trck                  0.283   fp_intf/hostIf/core0/core0/a0/d0/div<4>
                                                       fp_intf/hostIf/core0/core0/a0/d0/div_0
    -------------------------------------------------  ---------------------------
    Total                                     11.097ns (2.177ns logic, 8.920ns route)
                                                       (19.6% logic, 80.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/a0/d0/div_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X0Y83.CLK      net (fanout=349)      1.395   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.318ns (-4.752ns logic, 6.070ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/ti_reset (SLICE_X17Y4.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.436ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/ti_reset (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.376ns (Levels of Logic = 2)
  Clock Path Delay:     1.165ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to fp_intf/hostIf/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp727.IMUX.18
    SLICE_X17Y4.A5       net (fanout=14)       1.458   hi_in_5_IBUF
    SLICE_X17Y4.CLK      Tah         (-Th)    -0.155   fp_intf/wireOR/ok2<91>3
                                                       fp_intf/hostIf/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11
                                                       fp_intf/hostIf/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      2.376ns (0.918ns logic, 1.458ns route)
                                                       (38.6% logic, 61.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X17Y4.CLK      net (fanout=349)      0.744   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.165ns (-1.826ns logic, 2.991ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/ti_wireupdate (SLICE_X22Y2.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.752ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/ti_wireupdate (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.697ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to fp_intf/hostIf/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp727.IMUX.18
    SLICE_X22Y2.A6       net (fanout=14)       1.737   hi_in_5_IBUF
    SLICE_X22Y2.CLK      Tah         (-Th)    -0.197   fp_intf/ok1<28>
                                                       fp_intf/hostIf/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11
                                                       fp_intf/hostIf/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      2.697ns (0.960ns logic, 1.737ns route)
                                                       (35.6% logic, 64.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X22Y2.CLK      net (fanout=349)      0.749   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.826ns logic, 2.996ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/block_size_7 (SLICE_X26Y2.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.936ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/block_size_7 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.881ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to fp_intf/hostIf/core0/core0/block_size_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp727.IMUX.18
    SLICE_X23Y2.A4       net (fanout=14)       1.833   hi_in_5_IBUF
    SLICE_X23Y2.A        Tilo                  0.156   fp_intf/hostIf/core0/core0/block_size<10>
                                                       fp_intf/hostIf/core0/core0/state__n0201_inv1
    SLICE_X26Y2.CE       net (fanout=3)        0.237   fp_intf/hostIf/core0/core0/_n0201_inv
    SLICE_X26Y2.CLK      Tckce       (-Th)     0.108   fp_intf/hostIf/core0/core0/block_size<7>
                                                       fp_intf/hostIf/core0/core0/block_size_7
    -------------------------------------------------  ---------------------------
    Total                                      2.881ns (0.811ns logic, 2.070ns route)
                                                       (28.1% logic, 71.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/block_size_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X26Y2.CLK      net (fanout=349)      0.749   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.826ns logic, 2.996ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.914ns.
--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/a0/d0/div_2 (SLICE_X0Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.416ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/a0/d0/div_2 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.957ns (Levels of Logic = 2)
  Clock Path Delay:     1.318ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to fp_intf/hostIf/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp727.IMUX.17
    SLICE_X7Y27.A3       net (fanout=14)       4.031   hi_in_4_IBUF
    SLICE_X7Y27.AMUX     Tilo                  0.337   fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X0Y83.SR       net (fanout=31)       4.706   fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X0Y83.CLK      Trck                  0.326   fp_intf/hostIf/core0/core0/a0/d0/div<4>
                                                       fp_intf/hostIf/core0/core0/a0/d0/div_2
    -------------------------------------------------  ---------------------------
    Total                                     10.957ns (2.220ns logic, 8.737ns route)
                                                       (20.3% logic, 79.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X0Y83.CLK      net (fanout=349)      1.395   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.318ns (-4.752ns logic, 6.070ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/a0/d0/div_1 (SLICE_X0Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.448ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/a0/d0/div_1 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.925ns (Levels of Logic = 2)
  Clock Path Delay:     1.318ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to fp_intf/hostIf/core0/core0/a0/d0/div_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp727.IMUX.17
    SLICE_X7Y27.A3       net (fanout=14)       4.031   hi_in_4_IBUF
    SLICE_X7Y27.AMUX     Tilo                  0.337   fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X0Y83.SR       net (fanout=31)       4.706   fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X0Y83.CLK      Trck                  0.294   fp_intf/hostIf/core0/core0/a0/d0/div<4>
                                                       fp_intf/hostIf/core0/core0/a0/d0/div_1
    -------------------------------------------------  ---------------------------
    Total                                     10.925ns (2.188ns logic, 8.737ns route)
                                                       (20.0% logic, 80.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/a0/d0/div_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X0Y83.CLK      net (fanout=349)      1.395   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.318ns (-4.752ns logic, 6.070ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/a0/d0/div_0 (SLICE_X0Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.459ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/a0/d0/div_0 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.914ns (Levels of Logic = 2)
  Clock Path Delay:     1.318ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to fp_intf/hostIf/core0/core0/a0/d0/div_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp727.IMUX.17
    SLICE_X7Y27.A3       net (fanout=14)       4.031   hi_in_4_IBUF
    SLICE_X7Y27.AMUX     Tilo                  0.337   fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X0Y83.SR       net (fanout=31)       4.706   fp_intf/hostIf/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X0Y83.CLK      Trck                  0.283   fp_intf/hostIf/core0/core0/a0/d0/div<4>
                                                       fp_intf/hostIf/core0/core0/a0/d0/div_0
    -------------------------------------------------  ---------------------------
    Total                                     10.914ns (2.177ns logic, 8.737ns route)
                                                       (19.9% logic, 80.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/a0/d0/div_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X0Y83.CLK      net (fanout=349)      1.395   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.318ns (-4.752ns logic, 6.070ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/ti_reset (SLICE_X17Y4.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.456ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/ti_reset (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.396ns (Levels of Logic = 2)
  Clock Path Delay:     1.165ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to fp_intf/hostIf/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp727.IMUX.17
    SLICE_X17Y4.A4       net (fanout=14)       1.478   hi_in_4_IBUF
    SLICE_X17Y4.CLK      Tah         (-Th)    -0.155   fp_intf/wireOR/ok2<91>3
                                                       fp_intf/hostIf/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11
                                                       fp_intf/hostIf/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      2.396ns (0.918ns logic, 1.478ns route)
                                                       (38.3% logic, 61.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X17Y4.CLK      net (fanout=349)      0.744   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.165ns (-1.826ns logic, 2.991ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/ti_addr_7 (SLICE_X24Y5.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.144ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/ti_addr_7 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.083ns (Levels of Logic = 3)
  Clock Path Delay:     1.164ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to fp_intf/hostIf/core0/core0/ti_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp727.IMUX.17
    SLICE_X24Y5.D4       net (fanout=14)       1.977   hi_in_4_IBUF
    SLICE_X24Y5.D        Tilo                  0.142   fp_intf/ok1<23>
                                                       fp_intf/hostIf/core0/core0/state[31]_ti_addr[7]_select_89_OUT<7>_SW0
    SLICE_X24Y5.C6       net (fanout=1)        0.011   fp_intf/hostIf/core0/N10
    SLICE_X24Y5.CLK      Tah         (-Th)    -0.190   fp_intf/ok1<23>
                                                       fp_intf/hostIf/core0/core0/state[31]_ti_addr[7]_select_89_OUT<7>
                                                       fp_intf/hostIf/core0/core0/ti_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      3.083ns (1.095ns logic, 1.988ns route)
                                                       (35.5% logic, 64.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/ti_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X24Y5.CLK      net (fanout=349)      0.743   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.164ns (-1.826ns logic, 2.990ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/ti_wireupdate (SLICE_X22Y2.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.245ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/ti_wireupdate (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.190ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to fp_intf/hostIf/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp727.IMUX.17
    SLICE_X22Y2.A1       net (fanout=14)       2.230   hi_in_4_IBUF
    SLICE_X22Y2.CLK      Tah         (-Th)    -0.197   fp_intf/ok1<28>
                                                       fp_intf/hostIf/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11
                                                       fp_intf/hostIf/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      3.190ns (0.960ns logic, 2.230ns route)
                                                       (30.1% logic, 69.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X22Y2.CLK      net (fanout=349)      0.749   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.826ns logic, 2.996ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.252ns.
--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/state_FSM_FFd16 (SLICE_X30Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.878ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.304ns (Levels of Logic = 2)
  Clock Path Delay:     1.327ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to fp_intf/hostIf/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp727.IMUX.16
    SLICE_X27Y2.A2       net (fanout=1)        3.101   hi_in_3_IBUF
    SLICE_X27Y2.AMUX     Tilo                  0.337   fp_intf/hostIf/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>111
                                                       fp_intf/hostIf/core0/core0/hi_cmd<2>_01
    SLICE_X30Y3.SR       net (fanout=2)        0.881   fp_intf/hostIf/core0/core0/hi_cmd<2>_0
    SLICE_X30Y3.CLK      Tsrck                 0.428   fp_intf/hostIf/core0/core0/state_FSM_FFd16
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.304ns (2.322ns logic, 3.982ns route)
                                                       (36.8% logic, 63.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X30Y3.CLK      net (fanout=349)      1.404   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (-4.752ns logic, 6.079ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/state_FSM_FFd9 (SLICE_X29Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.111ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.094ns (Levels of Logic = 2)
  Clock Path Delay:     1.350ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to fp_intf/hostIf/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp727.IMUX.16
    SLICE_X27Y2.A2       net (fanout=1)        3.101   hi_in_3_IBUF
    SLICE_X27Y2.A        Tilo                  0.259   fp_intf/hostIf/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>111
                                                       fp_intf/hostIf/core0/core0/hi_cmd<2>_21
    SLICE_X29Y3.SR       net (fanout=2)        0.767   fp_intf/hostIf/core0/core0/hi_cmd<2>_2
    SLICE_X29Y3.CLK      Tsrck                 0.410   fp_intf/hostIf/core0/core0/state_FSM_FFd9
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.094ns (2.226ns logic, 3.868ns route)
                                                       (36.5% logic, 63.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X29Y3.CLK      net (fanout=349)      1.427   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (-4.752ns logic, 6.102ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/state_FSM_FFd6 (SLICE_X26Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.273ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.930ns (Levels of Logic = 2)
  Clock Path Delay:     1.348ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to fp_intf/hostIf/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp727.IMUX.16
    SLICE_X27Y2.A2       net (fanout=1)        3.101   hi_in_3_IBUF
    SLICE_X27Y2.A        Tilo                  0.259   fp_intf/hostIf/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>111
                                                       fp_intf/hostIf/core0/core0/hi_cmd<2>_21
    SLICE_X26Y3.SR       net (fanout=2)        0.563   fp_intf/hostIf/core0/core0/hi_cmd<2>_2
    SLICE_X26Y3.CLK      Tsrck                 0.450   fp_intf/hostIf/core0/core0/state_FSM_FFd6
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      5.930ns (2.266ns logic, 3.664ns route)
                                                       (38.2% logic, 61.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X26Y3.CLK      net (fanout=349)      1.425   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.348ns (-4.752ns logic, 6.100ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/state_FSM_FFd14 (SLICE_X27Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.628ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.371ns (Levels of Logic = 2)
  Clock Path Delay:     1.168ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to fp_intf/hostIf/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp727.IMUX.16
    SLICE_X27Y2.A2       net (fanout=1)        1.414   hi_in_3_IBUF
    SLICE_X27Y2.AMUX     Tilo                  0.203   fp_intf/hostIf/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>111
                                                       fp_intf/hostIf/core0/core0/hi_cmd<2>_01
    SLICE_X27Y3.SR       net (fanout=2)        0.122   fp_intf/hostIf/core0/core0/hi_cmd<2>_0
    SLICE_X27Y3.CLK      Tcksr       (-Th)     0.131   fp_intf/hostIf/core0/core0/state_FSM_FFd14
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.371ns (0.835ns logic, 1.536ns route)
                                                       (35.2% logic, 64.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X27Y3.CLK      net (fanout=349)      0.747   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (-1.826ns logic, 2.994ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/state_FSM_FFd9 (SLICE_X29Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.827ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.572ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to fp_intf/hostIf/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp727.IMUX.16
    SLICE_X27Y2.A2       net (fanout=1)        1.414   hi_in_3_IBUF
    SLICE_X27Y2.A        Tilo                  0.156   fp_intf/hostIf/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>111
                                                       fp_intf/hostIf/core0/core0/hi_cmd<2>_21
    SLICE_X29Y3.SR       net (fanout=2)        0.370   fp_intf/hostIf/core0/core0/hi_cmd<2>_2
    SLICE_X29Y3.CLK      Tcksr       (-Th)     0.131   fp_intf/hostIf/core0/core0/state_FSM_FFd9
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.572ns (0.788ns logic, 1.784ns route)
                                                       (30.6% logic, 69.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X29Y3.CLK      net (fanout=349)      0.749   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.826ns logic, 2.996ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/state_FSM_FFd6 (SLICE_X26Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.918ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.661ns (Levels of Logic = 2)
  Clock Path Delay:     1.168ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to fp_intf/hostIf/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp727.IMUX.16
    SLICE_X27Y2.A2       net (fanout=1)        1.414   hi_in_3_IBUF
    SLICE_X27Y2.A        Tilo                  0.156   fp_intf/hostIf/core0/core0/state[31]_ti_addr[7]_select_89_OUT<1>111
                                                       fp_intf/hostIf/core0/core0/hi_cmd<2>_21
    SLICE_X26Y3.SR       net (fanout=2)        0.262   fp_intf/hostIf/core0/core0/hi_cmd<2>_2
    SLICE_X26Y3.CLK      Tcksr       (-Th)    -0.066   fp_intf/hostIf/core0/core0/state_FSM_FFd6
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.661ns (0.985ns logic, 1.676ns route)
                                                       (37.0% logic, 63.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X26Y3.CLK      net (fanout=349)      0.747   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (-1.826ns logic, 2.994ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.568ns.
--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/state_FSM_FFd17 (SLICE_X29Y2.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.562ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.645ns (Levels of Logic = 4)
  Clock Path Delay:     1.352ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to fp_intf/hostIf/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp727.IMUX.15
    SLICE_X29Y3.A1       net (fanout=2)        3.292   hi_in_2_IBUF
    SLICE_X29Y3.AMUX     Tilo                  0.337   fp_intf/hostIf/core0/core0/state_FSM_FFd9
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd17-In2
    SLICE_X29Y2.C1       net (fanout=1)        0.702   fp_intf/hostIf/core0/core0/state_FSM_FFd17-In2
    SLICE_X29Y2.C        Tilo                  0.259   fp_intf/hostIf/core0/core0/state_FSM_FFd7
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd17-In3
    SLICE_X29Y2.D5       net (fanout=1)        0.234   fp_intf/hostIf/core0/core0/state_FSM_FFd17-In3
    SLICE_X29Y2.CLK      Tas                   0.264   fp_intf/hostIf/core0/core0/state_FSM_FFd7
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd17-In4
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      6.645ns (2.417ns logic, 4.228ns route)
                                                       (36.4% logic, 63.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X29Y2.CLK      net (fanout=349)      1.429   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (-4.752ns logic, 6.104ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/state_FSM_FFd16 (SLICE_X30Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.080ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.102ns (Levels of Logic = 2)
  Clock Path Delay:     1.327ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to fp_intf/hostIf/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp727.IMUX.15
    SLICE_X29Y3.A1       net (fanout=2)        3.292   hi_in_2_IBUF
    SLICE_X29Y3.A        Tilo                  0.259   fp_intf/hostIf/core0/core0/state_FSM_FFd9
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd16-In11
    SLICE_X30Y3.AX       net (fanout=1)        0.909   fp_intf/hostIf/core0/core0/state_FSM_FFd16-In1
    SLICE_X30Y3.CLK      Tdick                 0.085   fp_intf/hostIf/core0/core0/state_FSM_FFd16
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.102ns (1.901ns logic, 4.201ns route)
                                                       (31.2% logic, 68.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X30Y3.CLK      net (fanout=349)      1.404   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (-4.752ns logic, 6.079ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/state_FSM_FFd14 (SLICE_X27Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.518ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.685ns (Levels of Logic = 2)
  Clock Path Delay:     1.348ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to fp_intf/hostIf/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp727.IMUX.15
    SLICE_X26Y3.B5       net (fanout=2)        2.914   hi_in_2_IBUF
    SLICE_X26Y3.B        Tilo                  0.254   fp_intf/hostIf/core0/core0/state_FSM_FFd6
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd14-In11
    SLICE_X27Y3.AX       net (fanout=1)        0.846   fp_intf/hostIf/core0/core0/state_FSM_FFd14-In1
    SLICE_X27Y3.CLK      Tdick                 0.114   fp_intf/hostIf/core0/core0/state_FSM_FFd14
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      5.685ns (1.925ns logic, 3.760ns route)
                                                       (33.9% logic, 66.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X27Y3.CLK      net (fanout=349)      1.425   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.348ns (-4.752ns logic, 6.100ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/state_FSM_FFd6 (SLICE_X26Y3.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.592ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.335ns (Levels of Logic = 2)
  Clock Path Delay:     1.168ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to fp_intf/hostIf/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp727.IMUX.15
    SLICE_X26Y3.B5       net (fanout=2)        1.375   hi_in_2_IBUF
    SLICE_X26Y3.CLK      Tah         (-Th)    -0.197   fp_intf/hostIf/core0/core0/state_FSM_FFd6
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd14-In11
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.335ns (0.960ns logic, 1.375ns route)
                                                       (41.1% logic, 58.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X26Y3.CLK      net (fanout=349)      0.747   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (-1.826ns logic, 2.994ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/state_FSM_FFd9 (SLICE_X29Y3.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.836ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.581ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to fp_intf/hostIf/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp727.IMUX.15
    SLICE_X29Y3.A1       net (fanout=2)        1.603   hi_in_2_IBUF
    SLICE_X29Y3.CLK      Tah         (-Th)    -0.215   fp_intf/hostIf/core0/core0/state_FSM_FFd9
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd16-In11
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.581ns (0.978ns logic, 1.603ns route)
                                                       (37.9% logic, 62.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X29Y3.CLK      net (fanout=349)      0.749   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.826ns logic, 2.996ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/state_FSM_FFd14 (SLICE_X27Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.997ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.740ns (Levels of Logic = 2)
  Clock Path Delay:     1.168ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to fp_intf/hostIf/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp727.IMUX.15
    SLICE_X26Y3.B5       net (fanout=2)        1.375   hi_in_2_IBUF
    SLICE_X26Y3.B        Tilo                  0.156   fp_intf/hostIf/core0/core0/state_FSM_FFd6
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd14-In11
    SLICE_X27Y3.AX       net (fanout=1)        0.387   fp_intf/hostIf/core0/core0/state_FSM_FFd14-In1
    SLICE_X27Y3.CLK      Tckdi       (-Th)    -0.059   fp_intf/hostIf/core0/core0/state_FSM_FFd14
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.740ns (0.978ns logic, 1.762ns route)
                                                       (35.7% logic, 64.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X27Y3.CLK      net (fanout=349)      0.747   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (-1.826ns logic, 2.994ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.490ns.
--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/state_FSM_FFd17 (SLICE_X29Y2.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.640ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.567ns (Levels of Logic = 4)
  Clock Path Delay:     1.352ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to fp_intf/hostIf/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp727.IMUX.14
    SLICE_X29Y3.A3       net (fanout=2)        4.214   hi_in_1_IBUF
    SLICE_X29Y3.AMUX     Tilo                  0.337   fp_intf/hostIf/core0/core0/state_FSM_FFd9
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd17-In2
    SLICE_X29Y2.C1       net (fanout=1)        0.702   fp_intf/hostIf/core0/core0/state_FSM_FFd17-In2
    SLICE_X29Y2.C        Tilo                  0.259   fp_intf/hostIf/core0/core0/state_FSM_FFd7
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd17-In3
    SLICE_X29Y2.D5       net (fanout=1)        0.234   fp_intf/hostIf/core0/core0/state_FSM_FFd17-In3
    SLICE_X29Y2.CLK      Tas                   0.264   fp_intf/hostIf/core0/core0/state_FSM_FFd7
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd17-In4
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      7.567ns (2.417ns logic, 5.150ns route)
                                                       (31.9% logic, 68.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X29Y2.CLK      net (fanout=349)      1.429   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (-4.752ns logic, 6.104ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/state_FSM_FFd14 (SLICE_X27Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.850ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.353ns (Levels of Logic = 2)
  Clock Path Delay:     1.348ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to fp_intf/hostIf/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp727.IMUX.14
    SLICE_X26Y3.B2       net (fanout=2)        4.582   hi_in_1_IBUF
    SLICE_X26Y3.B        Tilo                  0.254   fp_intf/hostIf/core0/core0/state_FSM_FFd6
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd14-In11
    SLICE_X27Y3.AX       net (fanout=1)        0.846   fp_intf/hostIf/core0/core0/state_FSM_FFd14-In1
    SLICE_X27Y3.CLK      Tdick                 0.114   fp_intf/hostIf/core0/core0/state_FSM_FFd14
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      7.353ns (1.925ns logic, 5.428ns route)
                                                       (26.2% logic, 73.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X27Y3.CLK      net (fanout=349)      1.425   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.348ns (-4.752ns logic, 6.100ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/state_FSM_FFd16 (SLICE_X30Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.158ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.024ns (Levels of Logic = 2)
  Clock Path Delay:     1.327ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to fp_intf/hostIf/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp727.IMUX.14
    SLICE_X29Y3.A3       net (fanout=2)        4.214   hi_in_1_IBUF
    SLICE_X29Y3.A        Tilo                  0.259   fp_intf/hostIf/core0/core0/state_FSM_FFd9
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd16-In11
    SLICE_X30Y3.AX       net (fanout=1)        0.909   fp_intf/hostIf/core0/core0/state_FSM_FFd16-In1
    SLICE_X30Y3.CLK      Tdick                 0.085   fp_intf/hostIf/core0/core0/state_FSM_FFd16
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      7.024ns (1.901ns logic, 5.123ns route)
                                                       (27.1% logic, 72.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X30Y3.CLK      net (fanout=349)      1.404   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (-4.752ns logic, 6.079ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/state_FSM_FFd9 (SLICE_X29Y3.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.475ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.220ns (Levels of Logic = 2)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to fp_intf/hostIf/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp727.IMUX.14
    SLICE_X29Y3.A3       net (fanout=2)        2.242   hi_in_1_IBUF
    SLICE_X29Y3.CLK      Tah         (-Th)    -0.215   fp_intf/hostIf/core0/core0/state_FSM_FFd9
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd16-In11
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.220ns (0.978ns logic, 2.242ns route)
                                                       (30.4% logic, 69.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X29Y3.CLK      net (fanout=349)      0.749   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.826ns logic, 2.996ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/state_FSM_FFd6 (SLICE_X26Y3.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.637ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.380ns (Levels of Logic = 2)
  Clock Path Delay:     1.168ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to fp_intf/hostIf/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp727.IMUX.14
    SLICE_X26Y3.B2       net (fanout=2)        2.420   hi_in_1_IBUF
    SLICE_X26Y3.CLK      Tah         (-Th)    -0.197   fp_intf/hostIf/core0/core0/state_FSM_FFd6
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd14-In11
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.380ns (0.960ns logic, 2.420ns route)
                                                       (28.4% logic, 71.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X26Y3.CLK      net (fanout=349)      0.747   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (-1.826ns logic, 2.994ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/core0/core0/state_FSM_FFd16 (SLICE_X30Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.990ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          fp_intf/hostIf/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.712ns (Levels of Logic = 2)
  Clock Path Delay:     1.147ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to fp_intf/hostIf/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp727.IMUX.14
    SLICE_X29Y3.A3       net (fanout=2)        2.242   hi_in_1_IBUF
    SLICE_X29Y3.A        Tilo                  0.156   fp_intf/hostIf/core0/core0/state_FSM_FFd9
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd16-In11
    SLICE_X30Y3.AX       net (fanout=1)        0.510   fp_intf/hostIf/core0/core0/state_FSM_FFd16-In1
    SLICE_X30Y3.CLK      Tckdi       (-Th)    -0.041   fp_intf/hostIf/core0/core0/state_FSM_FFd16
                                                       fp_intf/hostIf/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.712ns (0.960ns logic, 2.752ns route)
                                                       (25.9% logic, 74.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to fp_intf/hostIf/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    SLICE_X30Y3.CLK      net (fanout=349)      0.726   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.147ns (-1.826ns logic, 2.973ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "adc_data_a_in" OFFSET = IN 7 ns VALID 14 ns BEFORE 
COMP "clk17_in"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   3.754ns.
--------------------------------------------------------------------------------

Paths for end point adc_cntrl/data_a_tx_0 (SLICE_X15Y87.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.246ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               adc_data_a_in (PAD)
  Destination:          adc_cntrl/data_a_tx_0 (FF)
  Destination Clock:    clk17_in_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      7.428ns (Levels of Logic = 1)
  Clock Path Delay:     3.699ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_data_a_in to adc_cntrl/data_a_tx_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B6.I                 Tiopi                 1.557   adc_data_a_in
                                                       adc_data_a_in
                                                       adc_data_a_in_IBUF
                                                       ProtoComp727.IMUX.1
    SLICE_X15Y87.AX      net (fanout=1)        5.757   adc_data_a_in_IBUF
    SLICE_X15Y87.CLK     Tdick                 0.114   adc_cntrl/data_a_tx<3>
                                                       adc_cntrl/data_a_tx_0
    -------------------------------------------------  ---------------------------
    Total                                      7.428ns (1.671ns logic, 5.757ns route)
                                                       (22.5% logic, 77.5% route)

  Minimum Clock Path at Slow Process Corner: clk17_in to adc_cntrl/data_a_tx_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB13.I               Tiopi                 1.344   clk17_in
                                                       clk17_in
                                                       clk17_in_BUFGP/IBUFG
                                                       ProtoComp727.IMUX.11
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.775   clk17_in_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   clk17_in_BUFGP/BUFG
                                                       clk17_in_BUFGP/BUFG
    SLICE_X15Y87.CLK     net (fanout=45)       1.383   clk17_in_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.699ns (1.541ns logic, 2.158ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "adc_data_a_in" OFFSET = IN 7 ns VALID 14 ns BEFORE COMP "clk17_in"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point adc_cntrl/data_a_tx_0 (SLICE_X15Y87.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.864ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               adc_data_a_in (PAD)
  Destination:          adc_cntrl/data_a_tx_0 (FF)
  Destination Clock:    clk17_in_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.793ns (Levels of Logic = 1)
  Clock Path Delay:     1.904ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: adc_data_a_in to adc_cntrl/data_a_tx_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B6.I                 Tiopi                 0.763   adc_data_a_in
                                                       adc_data_a_in
                                                       adc_data_a_in_IBUF
                                                       ProtoComp727.IMUX.1
    SLICE_X15Y87.AX      net (fanout=1)        2.971   adc_data_a_in_IBUF
    SLICE_X15Y87.CLK     Tckdi       (-Th)    -0.059   adc_cntrl/data_a_tx<3>
                                                       adc_cntrl/data_a_tx_0
    -------------------------------------------------  ---------------------------
    Total                                      3.793ns (0.822ns logic, 2.971ns route)
                                                       (21.7% logic, 78.3% route)

  Maximum Clock Path at Fast Process Corner: clk17_in to adc_cntrl/data_a_tx_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB13.I               Tiopi                 0.887   clk17_in
                                                       clk17_in
                                                       clk17_in_BUFGP/IBUFG
                                                       ProtoComp727.IMUX.11
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.249   clk17_in_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   clk17_in_BUFGP/BUFG
                                                       clk17_in_BUFGP/BUFG
    SLICE_X15Y87.CLK     net (fanout=45)       0.705   clk17_in_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.904ns (0.950ns logic, 0.954ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "adc_data_b_in" OFFSET = IN 7 ns VALID 14 ns BEFORE 
COMP "clk17_in"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.316ns.
--------------------------------------------------------------------------------

Paths for end point adc_cntrl/data_b_tx_0 (SLICE_X17Y88.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.684ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               adc_data_b_in (PAD)
  Destination:          adc_cntrl/data_b_tx_0 (FF)
  Destination Clock:    clk17_in_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      7.990ns (Levels of Logic = 1)
  Clock Path Delay:     3.699ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_data_b_in to adc_cntrl/data_b_tx_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C16.I                Tiopi                 1.557   adc_data_b_in
                                                       adc_data_b_in
                                                       adc_data_b_in_IBUF
                                                       ProtoComp727.IMUX.2
    SLICE_X17Y88.AX      net (fanout=1)        6.319   adc_data_b_in_IBUF
    SLICE_X17Y88.CLK     Tdick                 0.114   adc_cntrl/data_b_tx<3>
                                                       adc_cntrl/data_b_tx_0
    -------------------------------------------------  ---------------------------
    Total                                      7.990ns (1.671ns logic, 6.319ns route)
                                                       (20.9% logic, 79.1% route)

  Minimum Clock Path at Slow Process Corner: clk17_in to adc_cntrl/data_b_tx_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB13.I               Tiopi                 1.344   clk17_in
                                                       clk17_in
                                                       clk17_in_BUFGP/IBUFG
                                                       ProtoComp727.IMUX.11
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.775   clk17_in_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   clk17_in_BUFGP/BUFG
                                                       clk17_in_BUFGP/BUFG
    SLICE_X17Y88.CLK     net (fanout=45)       1.383   clk17_in_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.699ns (1.541ns logic, 2.158ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "adc_data_b_in" OFFSET = IN 7 ns VALID 14 ns BEFORE COMP "clk17_in"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point adc_cntrl/data_b_tx_0 (SLICE_X17Y88.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.295ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               adc_data_b_in (PAD)
  Destination:          adc_cntrl/data_b_tx_0 (FF)
  Destination Clock:    clk17_in_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      4.224ns (Levels of Logic = 1)
  Clock Path Delay:     1.904ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: adc_data_b_in to adc_cntrl/data_b_tx_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C16.I                Tiopi                 0.763   adc_data_b_in
                                                       adc_data_b_in
                                                       adc_data_b_in_IBUF
                                                       ProtoComp727.IMUX.2
    SLICE_X17Y88.AX      net (fanout=1)        3.402   adc_data_b_in_IBUF
    SLICE_X17Y88.CLK     Tckdi       (-Th)    -0.059   adc_cntrl/data_b_tx<3>
                                                       adc_cntrl/data_b_tx_0
    -------------------------------------------------  ---------------------------
    Total                                      4.224ns (0.822ns logic, 3.402ns route)
                                                       (19.5% logic, 80.5% route)

  Maximum Clock Path at Fast Process Corner: clk17_in to adc_cntrl/data_b_tx_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB13.I               Tiopi                 0.887   clk17_in
                                                       clk17_in
                                                       clk17_in_BUFGP/IBUFG
                                                       ProtoComp727.IMUX.11
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.249   clk17_in_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   clk17_in_BUFGP/BUFG
                                                       clk17_in_BUFGP/BUFG
    SLICE_X17Y88.CLK     net (fanout=45)       0.705   clk17_in_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.904ns (0.950ns logic, 0.954ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dds_sdio_out<3>" OFFSET = OUT 8 ns AFTER COMP 
"clk50_in" "FALLING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is  11.195ns.
--------------------------------------------------------------------------------

Paths for end point dds_sdio_out<3> (A10.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -3.195ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               dds_array[3].dds_cntrl/tx_data_63 (FF)
  Destination:          dds_sdio_out<3> (PAD)
  Source Clock:         clk50_in_BUFGP falling at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      6.760ns (Levels of Logic = 1)
  Clock Path Delay:     4.410ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk50_in to dds_array[3].dds_cntrl/tx_data_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y11.I                Tiopi                 1.557   clk50_in
                                                       clk50_in
                                                       clk50_in_BUFGP/IBUFG
                                                       ProtoComp727.IMUX.12
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.919   clk50_in_BUFGP/IBUFG
    BUFGMUX_X3Y15.O      Tgi0o                 0.209   clk50_in_BUFGP/BUFG
                                                       clk50_in_BUFGP/BUFG
    SLICE_X35Y110.CLK    net (fanout=2119)     1.725   clk50_in_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.410ns (1.766ns logic, 2.644ns route)
                                                       (40.0% logic, 60.0% route)

  Maximum Data Path at Slow Process Corner: dds_array[3].dds_cntrl/tx_data_63 to dds_sdio_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y110.DQ     Tcko                  0.430   dds_array[3].dds_cntrl/tx_data<63>
                                                       dds_array[3].dds_cntrl/tx_data_63
    A10.O                net (fanout=2)        3.608   dds_array[3].dds_cntrl/tx_data<63>
    A10.PAD              Tioop                 2.722   dds_sdio_out<3>
                                                       dds_sdio_out_3_OBUF
                                                       dds_sdio_out<3>
    -------------------------------------------------  ---------------------------
    Total                                      6.760ns (3.152ns logic, 3.608ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dds_sdio_out<3>" OFFSET = OUT 8 ns AFTER COMP "clk50_in" "FALLING";
--------------------------------------------------------------------------------

Paths for end point dds_sdio_out<3> (A10.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.149ns (clock arrival + clock path + data path - uncertainty)
  Source:               dds_array[3].dds_cntrl/tx_data_63 (FF)
  Destination:          dds_sdio_out<3> (PAD)
  Source Clock:         clk50_in_BUFGP falling at 0.000ns
  Data Path Delay:      3.474ns (Levels of Logic = 1)
  Clock Path Delay:     1.700ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk50_in to dds_array[3].dds_cntrl/tx_data_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y11.I                Tiopi                 0.763   clk50_in
                                                       clk50_in
                                                       clk50_in_BUFGP/IBUFG
                                                       ProtoComp727.IMUX.12
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.197   clk50_in_BUFGP/IBUFG
    BUFGMUX_X3Y15.O      Tgi0o                 0.059   clk50_in_BUFGP/BUFG
                                                       clk50_in_BUFGP/BUFG
    SLICE_X35Y110.CLK    net (fanout=2119)     0.681   clk50_in_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.700ns (0.822ns logic, 0.878ns route)
                                                       (48.4% logic, 51.6% route)

  Minimum Data Path at Fast Process Corner: dds_array[3].dds_cntrl/tx_data_63 to dds_sdio_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y110.DQ     Tcko                  0.198   dds_array[3].dds_cntrl/tx_data<63>
                                                       dds_array[3].dds_cntrl/tx_data_63
    A10.O                net (fanout=2)        1.880   dds_array[3].dds_cntrl/tx_data<63>
    A10.PAD              Tioop                 1.396   dds_sdio_out<3>
                                                       dds_sdio_out_3_OBUF
                                                       dds_sdio_out<3>
    -------------------------------------------------  ---------------------------
    Total                                      3.474ns (1.594ns logic, 1.880ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dds_sdio_out<2>" OFFSET = OUT 8 ns AFTER COMP 
"clk50_in" "FALLING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is  11.074ns.
--------------------------------------------------------------------------------

Paths for end point dds_sdio_out<2> (A3.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -3.074ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               dds_array[2].dds_cntrl/tx_data_63 (FF)
  Destination:          dds_sdio_out<2> (PAD)
  Source Clock:         clk50_in_BUFGP falling at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      6.635ns (Levels of Logic = 1)
  Clock Path Delay:     4.414ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk50_in to dds_array[2].dds_cntrl/tx_data_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y11.I                Tiopi                 1.557   clk50_in
                                                       clk50_in
                                                       clk50_in_BUFGP/IBUFG
                                                       ProtoComp727.IMUX.12
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.919   clk50_in_BUFGP/IBUFG
    BUFGMUX_X3Y15.O      Tgi0o                 0.209   clk50_in_BUFGP/BUFG
                                                       clk50_in_BUFGP/BUFG
    SLICE_X7Y110.CLK     net (fanout=2119)     1.729   clk50_in_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.414ns (1.766ns logic, 2.648ns route)
                                                       (40.0% logic, 60.0% route)

  Maximum Data Path at Slow Process Corner: dds_array[2].dds_cntrl/tx_data_63 to dds_sdio_out<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y110.DQ      Tcko                  0.430   dds_array[2].dds_cntrl/tx_data<63>
                                                       dds_array[2].dds_cntrl/tx_data_63
    A3.O                 net (fanout=2)        3.483   dds_array[2].dds_cntrl/tx_data<63>
    A3.PAD               Tioop                 2.722   dds_sdio_out<2>
                                                       dds_sdio_out_2_OBUF
                                                       dds_sdio_out<2>
    -------------------------------------------------  ---------------------------
    Total                                      6.635ns (3.152ns logic, 3.483ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dds_sdio_out<2>" OFFSET = OUT 8 ns AFTER COMP "clk50_in" "FALLING";
--------------------------------------------------------------------------------

Paths for end point dds_sdio_out<2> (A3.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.024ns (clock arrival + clock path + data path - uncertainty)
  Source:               dds_array[2].dds_cntrl/tx_data_63 (FF)
  Destination:          dds_sdio_out<2> (PAD)
  Source Clock:         clk50_in_BUFGP falling at 0.000ns
  Data Path Delay:      3.345ns (Levels of Logic = 1)
  Clock Path Delay:     1.704ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk50_in to dds_array[2].dds_cntrl/tx_data_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y11.I                Tiopi                 0.763   clk50_in
                                                       clk50_in
                                                       clk50_in_BUFGP/IBUFG
                                                       ProtoComp727.IMUX.12
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.197   clk50_in_BUFGP/IBUFG
    BUFGMUX_X3Y15.O      Tgi0o                 0.059   clk50_in_BUFGP/BUFG
                                                       clk50_in_BUFGP/BUFG
    SLICE_X7Y110.CLK     net (fanout=2119)     0.685   clk50_in_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.704ns (0.822ns logic, 0.882ns route)
                                                       (48.2% logic, 51.8% route)

  Minimum Data Path at Fast Process Corner: dds_array[2].dds_cntrl/tx_data_63 to dds_sdio_out<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y110.DQ      Tcko                  0.198   dds_array[2].dds_cntrl/tx_data<63>
                                                       dds_array[2].dds_cntrl/tx_data_63
    A3.O                 net (fanout=2)        1.751   dds_array[2].dds_cntrl/tx_data<63>
    A3.PAD               Tioop                 1.396   dds_sdio_out<2>
                                                       dds_sdio_out_2_OBUF
                                                       dds_sdio_out<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.345ns (1.594ns logic, 1.751ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dds_sdio_out<1>" OFFSET = OUT 8 ns AFTER COMP 
"clk50_in" "FALLING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is  11.644ns.
--------------------------------------------------------------------------------

Paths for end point dds_sdio_out<1> (C11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -3.644ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               dds_array[1].dds_cntrl/tx_data_63 (FF)
  Destination:          dds_sdio_out<1> (PAD)
  Source Clock:         clk50_in_BUFGP falling at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      7.216ns (Levels of Logic = 1)
  Clock Path Delay:     4.403ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk50_in to dds_array[1].dds_cntrl/tx_data_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y11.I                Tiopi                 1.557   clk50_in
                                                       clk50_in
                                                       clk50_in_BUFGP/IBUFG
                                                       ProtoComp727.IMUX.12
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.919   clk50_in_BUFGP/IBUFG
    BUFGMUX_X3Y15.O      Tgi0o                 0.209   clk50_in_BUFGP/BUFG
                                                       clk50_in_BUFGP/BUFG
    SLICE_X37Y101.CLK    net (fanout=2119)     1.718   clk50_in_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.403ns (1.766ns logic, 2.637ns route)
                                                       (40.1% logic, 59.9% route)

  Maximum Data Path at Slow Process Corner: dds_array[1].dds_cntrl/tx_data_63 to dds_sdio_out<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y101.DQ     Tcko                  0.430   dds_array[1].dds_cntrl/tx_data<63>
                                                       dds_array[1].dds_cntrl/tx_data_63
    C11.O                net (fanout=2)        4.064   dds_array[1].dds_cntrl/tx_data<63>
    C11.PAD              Tioop                 2.722   dds_sdio_out<1>
                                                       dds_sdio_out_1_OBUF
                                                       dds_sdio_out<1>
    -------------------------------------------------  ---------------------------
    Total                                      7.216ns (3.152ns logic, 4.064ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dds_sdio_out<1>" OFFSET = OUT 8 ns AFTER COMP "clk50_in" "FALLING";
--------------------------------------------------------------------------------

Paths for end point dds_sdio_out<1> (C11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.381ns (clock arrival + clock path + data path - uncertainty)
  Source:               dds_array[1].dds_cntrl/tx_data_63 (FF)
  Destination:          dds_sdio_out<1> (PAD)
  Source Clock:         clk50_in_BUFGP falling at 0.000ns
  Data Path Delay:      3.713ns (Levels of Logic = 1)
  Clock Path Delay:     1.693ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk50_in to dds_array[1].dds_cntrl/tx_data_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y11.I                Tiopi                 0.763   clk50_in
                                                       clk50_in
                                                       clk50_in_BUFGP/IBUFG
                                                       ProtoComp727.IMUX.12
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.197   clk50_in_BUFGP/IBUFG
    BUFGMUX_X3Y15.O      Tgi0o                 0.059   clk50_in_BUFGP/BUFG
                                                       clk50_in_BUFGP/BUFG
    SLICE_X37Y101.CLK    net (fanout=2119)     0.674   clk50_in_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.693ns (0.822ns logic, 0.871ns route)
                                                       (48.6% logic, 51.4% route)

  Minimum Data Path at Fast Process Corner: dds_array[1].dds_cntrl/tx_data_63 to dds_sdio_out<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y101.DQ     Tcko                  0.198   dds_array[1].dds_cntrl/tx_data<63>
                                                       dds_array[1].dds_cntrl/tx_data_63
    C11.O                net (fanout=2)        2.119   dds_array[1].dds_cntrl/tx_data<63>
    C11.PAD              Tioop                 1.396   dds_sdio_out<1>
                                                       dds_sdio_out_1_OBUF
                                                       dds_sdio_out<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.713ns (1.594ns logic, 2.119ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dds_sdio_out<0>" OFFSET = OUT 8 ns AFTER COMP 
"clk50_in" "FALLING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is  10.740ns.
--------------------------------------------------------------------------------

Paths for end point dds_sdio_out<0> (C15.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -2.740ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               dds_array[0].dds_cntrl/tx_data_63 (FF)
  Destination:          dds_sdio_out<0> (PAD)
  Source Clock:         clk50_in_BUFGP falling at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      6.307ns (Levels of Logic = 1)
  Clock Path Delay:     4.408ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk50_in to dds_array[0].dds_cntrl/tx_data_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y11.I                Tiopi                 1.557   clk50_in
                                                       clk50_in
                                                       clk50_in_BUFGP/IBUFG
                                                       ProtoComp727.IMUX.12
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.919   clk50_in_BUFGP/IBUFG
    BUFGMUX_X3Y15.O      Tgi0o                 0.209   clk50_in_BUFGP/BUFG
                                                       clk50_in_BUFGP/BUFG
    SLICE_X54Y110.CLK    net (fanout=2119)     1.723   clk50_in_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.408ns (1.766ns logic, 2.642ns route)
                                                       (40.1% logic, 59.9% route)

  Maximum Data Path at Slow Process Corner: dds_array[0].dds_cntrl/tx_data_63 to dds_sdio_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y110.DQ     Tcko                  0.476   dds_array[0].dds_cntrl/tx_data<63>
                                                       dds_array[0].dds_cntrl/tx_data_63
    C15.O                net (fanout=2)        3.109   dds_array[0].dds_cntrl/tx_data<63>
    C15.PAD              Tioop                 2.722   dds_sdio_out<0>
                                                       dds_sdio_out_0_OBUF
                                                       dds_sdio_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      6.307ns (3.198ns logic, 3.109ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dds_sdio_out<0>" OFFSET = OUT 8 ns AFTER COMP "clk50_in" "FALLING";
--------------------------------------------------------------------------------

Paths for end point dds_sdio_out<0> (C15.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.774ns (clock arrival + clock path + data path - uncertainty)
  Source:               dds_array[0].dds_cntrl/tx_data_63 (FF)
  Destination:          dds_sdio_out<0> (PAD)
  Source Clock:         clk50_in_BUFGP falling at 0.000ns
  Data Path Delay:      3.101ns (Levels of Logic = 1)
  Clock Path Delay:     1.698ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk50_in to dds_array[0].dds_cntrl/tx_data_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y11.I                Tiopi                 0.763   clk50_in
                                                       clk50_in
                                                       clk50_in_BUFGP/IBUFG
                                                       ProtoComp727.IMUX.12
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.197   clk50_in_BUFGP/IBUFG
    BUFGMUX_X3Y15.O      Tgi0o                 0.059   clk50_in_BUFGP/BUFG
                                                       clk50_in_BUFGP/BUFG
    SLICE_X54Y110.CLK    net (fanout=2119)     0.679   clk50_in_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.698ns (0.822ns logic, 0.876ns route)
                                                       (48.4% logic, 51.6% route)

  Minimum Data Path at Fast Process Corner: dds_array[0].dds_cntrl/tx_data_63 to dds_sdio_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y110.DQ     Tcko                  0.200   dds_array[0].dds_cntrl/tx_data<63>
                                                       dds_array[0].dds_cntrl/tx_data_63
    C15.O                net (fanout=2)        1.505   dds_array[0].dds_cntrl/tx_data<63>
    C15.PAD              Tioop                 1.396   dds_sdio_out<0>
                                                       dds_sdio_out_0_OBUF
                                                       dds_sdio_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.101ns (1.596ns logic, 1.505ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dac_din_out" OFFSET = OUT 6 ns AFTER COMP "clk50_in" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is  11.008ns.
--------------------------------------------------------------------------------

Paths for end point dac_din_out (A16.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -5.008ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               dac_cntrl/tx_data_31 (FF)
  Destination:          dac_din_out (PAD)
  Source Clock:         clk50_in_BUFGP rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      6.574ns (Levels of Logic = 1)
  Clock Path Delay:     4.409ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk50_in to dac_cntrl/tx_data_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y11.I                Tiopi                 1.557   clk50_in
                                                       clk50_in
                                                       clk50_in_BUFGP/IBUFG
                                                       ProtoComp727.IMUX.12
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.919   clk50_in_BUFGP/IBUFG
    BUFGMUX_X3Y15.O      Tgi0o                 0.209   clk50_in_BUFGP/BUFG
                                                       clk50_in_BUFGP/BUFG
    SLICE_X59Y110.CLK    net (fanout=2119)     1.724   clk50_in_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.409ns (1.766ns logic, 2.643ns route)
                                                       (40.1% logic, 59.9% route)

  Maximum Data Path at Slow Process Corner: dac_cntrl/tx_data_31 to dac_din_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y110.BMUX   Tshcko                0.518   dac_cntrl/tx_data<6>
                                                       dac_cntrl/tx_data_31
    A16.O                net (fanout=1)        3.334   dac_cntrl/tx_data<31>
    A16.PAD              Tioop                 2.722   dac_din_out
                                                       dac_din_out_OBUF
                                                       dac_din_out
    -------------------------------------------------  ---------------------------
    Total                                      6.574ns (3.240ns logic, 3.334ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "dac_din_out" OFFSET = OUT 6 ns AFTER COMP "clk50_in" "RISING";
--------------------------------------------------------------------------------

Paths for end point dac_din_out (A16.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.969ns (clock arrival + clock path + data path - uncertainty)
  Source:               dac_cntrl/tx_data_31 (FF)
  Destination:          dac_din_out (PAD)
  Source Clock:         clk50_in_BUFGP rising at 0.000ns
  Data Path Delay:      3.295ns (Levels of Logic = 1)
  Clock Path Delay:     1.699ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk50_in to dac_cntrl/tx_data_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y11.I                Tiopi                 0.763   clk50_in
                                                       clk50_in
                                                       clk50_in_BUFGP/IBUFG
                                                       ProtoComp727.IMUX.12
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.197   clk50_in_BUFGP/IBUFG
    BUFGMUX_X3Y15.O      Tgi0o                 0.059   clk50_in_BUFGP/BUFG
                                                       clk50_in_BUFGP/BUFG
    SLICE_X59Y110.CLK    net (fanout=2119)     0.680   clk50_in_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.699ns (0.822ns logic, 0.877ns route)
                                                       (48.4% logic, 51.6% route)

  Minimum Data Path at Fast Process Corner: dac_cntrl/tx_data_31 to dac_din_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y110.BMUX   Tshcko                0.244   dac_cntrl/tx_data<6>
                                                       dac_cntrl/tx_data_31
    A16.O                net (fanout=1)        1.655   dac_cntrl/tx_data<31>
    A16.PAD              Tioop                 1.396   dac_din_out
                                                       dac_din_out_OBUF
                                                       dac_din_out
    -------------------------------------------------  ---------------------------
    Total                                      3.295ns (1.640ns logic, 1.655ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.720ns.
--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/delays[5].fdrein0 (ILOGIC_X20Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<5> (PAD)
  Destination:          fp_intf/hostIf/delays[5].fdrein0 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.886ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<5> to fp_intf/hostIf/delays[5].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V15.I                Tiopi                 1.557   hi_inout<5>
                                                       hi_inout<5>
                                                       fp_intf/hostIf/delays[5].iobf0/IBUF
                                                       ProtoComp728.IMUX.5
    IODELAY_X20Y0.IDATAINnet (fanout=1)        0.153   fp_intf/hostIf/iobf0_hi_datain<5>
    IODELAY_X20Y0.DATAOUTTioddo_IDATAIN        5.082   fp_intf/hostIf/delays[5].iodelay_inst
                                                       fp_intf/hostIf/delays[5].iodelay_inst
    ILOGIC_X20Y0.DDLY    net (fanout=1)        0.007   fp_intf/hostIf/iodly0_datain<5>
    ILOGIC_X20Y0.CLK0    Tidockd               0.532   fp_intf/hostIf/hi_datain<5>
                                                       ProtoComp743.D2OFFBYP_SRC.5
                                                       fp_intf/hostIf/delays[5].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to fp_intf/hostIf/delays[5].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    ILOGIC_X20Y0.CLK0    net (fanout=349)      1.963   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (-4.752ns logic, 6.638ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/delays[15].fdrein0 (ILOGIC_X25Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<15> (PAD)
  Destination:          fp_intf/hostIf/delays[15].fdrein0 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.886ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<15> to fp_intf/hostIf/delays[15].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.557   hi_inout<15>
                                                       hi_inout<15>
                                                       fp_intf/hostIf/delays[15].iobf0/IBUF
                                                       ProtoComp728.IMUX.16
    IODELAY_X25Y1.IDATAINnet (fanout=1)        0.153   fp_intf/hostIf/iobf0_hi_datain<15>
    IODELAY_X25Y1.DATAOUTTioddo_IDATAIN        5.082   fp_intf/hostIf/delays[15].iodelay_inst
                                                       fp_intf/hostIf/delays[15].iodelay_inst
    ILOGIC_X25Y1.DDLY    net (fanout=1)        0.007   fp_intf/hostIf/iodly0_datain<15>
    ILOGIC_X25Y1.CLK0    Tidockd               0.532   fp_intf/hostIf/hi_datain<15>
                                                       ProtoComp743.D2OFFBYP_SRC.15
                                                       fp_intf/hostIf/delays[15].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to fp_intf/hostIf/delays[15].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    ILOGIC_X25Y1.CLK0    net (fanout=349)      1.963   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (-4.752ns logic, 6.638ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/delays[11].fdrein0 (ILOGIC_X7Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.132ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<11> (PAD)
  Destination:          fp_intf/hostIf/delays[11].fdrein0 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.908ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<11> to fp_intf/hostIf/delays[11].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB6.I                Tiopi                 1.557   hi_inout<11>
                                                       hi_inout<11>
                                                       fp_intf/hostIf/delays[11].iobf0/IBUF
                                                       ProtoComp728.IMUX.12
    IODELAY_X7Y0.IDATAIN net (fanout=1)        0.153   fp_intf/hostIf/iobf0_hi_datain<11>
    IODELAY_X7Y0.DATAOUT Tioddo_IDATAIN        5.082   fp_intf/hostIf/delays[11].iodelay_inst
                                                       fp_intf/hostIf/delays[11].iodelay_inst
    ILOGIC_X7Y0.DDLY     net (fanout=1)        0.007   fp_intf/hostIf/iodly0_datain<11>
    ILOGIC_X7Y0.CLK0     Tidockd               0.532   fp_intf/hostIf/hi_datain<11>
                                                       ProtoComp743.D2OFFBYP_SRC.11
                                                       fp_intf/hostIf/delays[11].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to fp_intf/hostIf/delays[11].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.472   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    ILOGIC_X7Y0.CLK0     net (fanout=349)      1.985   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.908ns (-4.752ns logic, 6.660ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/delays[8].fdrein0 (ILOGIC_X8Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<8> (PAD)
  Destination:          fp_intf/hostIf/delays[8].fdrein0 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.431ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<8> to fp_intf/hostIf/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y7.I                 Tiopi                 0.763   hi_inout<8>
                                                       hi_inout<8>
                                                       fp_intf/hostIf/delays[8].iobf0/IBUF
                                                       ProtoComp728.IMUX.8
    IODELAY_X8Y3.IDATAIN net (fanout=1)        0.093   fp_intf/hostIf/iobf0_hi_datain<8>
    IODELAY_X8Y3.DATAOUT Tioddo_IDATAIN        1.178   fp_intf/hostIf/delays[8].iodelay_inst
                                                       fp_intf/hostIf/delays[8].iodelay_inst
    ILOGIC_X8Y3.DDLY     net (fanout=1)        0.005   fp_intf/hostIf/iodly0_datain<8>
    ILOGIC_X8Y3.CLK0     Tiockdd     (-Th)    -0.136   fp_intf/hostIf/hi_datain<8>
                                                       ProtoComp743.D2OFFBYP_SRC.8
                                                       fp_intf/hostIf/delays[8].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to fp_intf/hostIf/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    ILOGIC_X8Y3.CLK0     net (fanout=349)      1.010   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.431ns (-1.826ns logic, 3.257ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/delays[2].fdrein0 (ILOGIC_X14Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<2> (PAD)
  Destination:          fp_intf/hostIf/delays[2].fdrein0 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<2> to fp_intf/hostIf/delays[2].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y13.I                Tiopi                 0.763   hi_inout<2>
                                                       hi_inout<2>
                                                       fp_intf/hostIf/delays[2].iobf0/IBUF
                                                       ProtoComp728.IMUX.2
    IODELAY_X14Y3.IDATAINnet (fanout=1)        0.093   fp_intf/hostIf/iobf0_hi_datain<2>
    IODELAY_X14Y3.DATAOUTTioddo_IDATAIN        1.178   fp_intf/hostIf/delays[2].iodelay_inst
                                                       fp_intf/hostIf/delays[2].iodelay_inst
    ILOGIC_X14Y3.DDLY    net (fanout=1)        0.005   fp_intf/hostIf/iodly0_datain<2>
    ILOGIC_X14Y3.CLK0    Tiockdd     (-Th)    -0.136   fp_intf/hostIf/hi_datain<2>
                                                       ProtoComp743.D2OFFBYP_SRC.2
                                                       fp_intf/hostIf/delays[2].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to fp_intf/hostIf/delays[2].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    ILOGIC_X14Y3.CLK0    net (fanout=349)      0.989   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-1.826ns logic, 3.236ns route)

--------------------------------------------------------------------------------

Paths for end point fp_intf/hostIf/delays[3].fdrein0 (ILOGIC_X20Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          fp_intf/hostIf/delays[3].fdrein0 (FF)
  Destination Clock:    fp_intf/ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 3)
  Clock Path Delay:     1.408ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to fp_intf/hostIf/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       fp_intf/hostIf/delays[3].iobf0/IBUF
                                                       ProtoComp728.IMUX.3
    IODELAY_X20Y2.IDATAINnet (fanout=1)        0.091   fp_intf/hostIf/iobf0_hi_datain<3>
    IODELAY_X20Y2.DATAOUTTioddo_IDATAIN        1.178   fp_intf/hostIf/delays[3].iodelay_inst
                                                       fp_intf/hostIf/delays[3].iodelay_inst
    ILOGIC_X20Y2.DDLY    net (fanout=1)        0.005   fp_intf/hostIf/iodly0_datain<3>
    ILOGIC_X20Y2.CLK0    Tiockdd     (-Th)    -0.136   fp_intf/hostIf/hi_datain<3>
                                                       ProtoComp743.D2OFFBYP_SRC.3
                                                       fp_intf/hostIf/delays[3].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (2.077ns logic, 0.096ns route)
                                                       (95.6% logic, 4.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to fp_intf/hostIf/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.906   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    ILOGIC_X20Y2.CLK0    net (fanout=349)      0.987   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.408ns (-1.826ns logic, 3.234ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.779ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<8> (Y7.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.851ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               fp_intf/hostIf/delays[8].fdreout0 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         fp_intf/ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.264ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to fp_intf/hostIf/delays[8].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    OLOGIC_X8Y3.CLK0     net (fanout=349)      2.403   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.264ns (-5.511ns logic, 7.775ns route)

  Maximum Data Path at Slow Process Corner: fp_intf/hostIf/delays[8].fdreout0 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y3.OQ       Tockq                 1.080   fp_intf/hostIf/fdreout0_hi_dataout<8>
                                                       fp_intf/hostIf/delays[8].fdreout0
    Y7.O                 net (fanout=1)        0.438   fp_intf/hostIf/fdreout0_hi_dataout<8>
    Y7.PAD               Tioop                 2.722   hi_inout<8>
                                                       fp_intf/hostIf/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.232ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               fp_intf/hostIf/delays[8].fdreout1 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         fp_intf/ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.264ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to fp_intf/hostIf/delays[8].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    OLOGIC_X8Y3.CLK0     net (fanout=349)      2.403   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.264ns (-5.511ns logic, 7.775ns route)

  Maximum Data Path at Slow Process Corner: fp_intf/hostIf/delays[8].fdreout1 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y3.TQ       Tockq                 0.699   fp_intf/hostIf/fdreout0_hi_dataout<8>
                                                       fp_intf/hostIf/delays[8].fdreout1
    Y7.T                 net (fanout=1)        0.438   fp_intf/hostIf/fdreout1_hi_drive<8>
    Y7.PAD               Tiotp                 2.722   hi_inout<8>
                                                       fp_intf/hostIf/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<2> (Y13.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.871ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               fp_intf/hostIf/delays[2].fdreout0 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         fp_intf/ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.244ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to fp_intf/hostIf/delays[2].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    OLOGIC_X14Y3.CLK0    net (fanout=349)      2.383   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.244ns (-5.511ns logic, 7.755ns route)

  Maximum Data Path at Slow Process Corner: fp_intf/hostIf/delays[2].fdreout0 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y3.OQ      Tockq                 1.080   fp_intf/hostIf/fdreout0_hi_dataout<2>
                                                       fp_intf/hostIf/delays[2].fdreout0
    Y13.O                net (fanout=1)        0.438   fp_intf/hostIf/fdreout0_hi_dataout<2>
    Y13.PAD              Tioop                 2.722   hi_inout<2>
                                                       fp_intf/hostIf/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.252ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               fp_intf/hostIf/delays[2].fdreout1 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         fp_intf/ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.244ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to fp_intf/hostIf/delays[2].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    OLOGIC_X14Y3.CLK0    net (fanout=349)      2.383   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.244ns (-5.511ns logic, 7.755ns route)

  Maximum Data Path at Slow Process Corner: fp_intf/hostIf/delays[2].fdreout1 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y3.TQ      Tockq                 0.699   fp_intf/hostIf/fdreout0_hi_dataout<2>
                                                       fp_intf/hostIf/delays[2].fdreout1
    Y13.T                net (fanout=1)        0.438   fp_intf/hostIf/fdreout1_hi_drive<2>
    Y13.PAD              Tiotp                 2.722   hi_inout<2>
                                                       fp_intf/hostIf/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<3> (AB18.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.873ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               fp_intf/hostIf/delays[3].fdreout0 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         fp_intf/ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     2.242ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to fp_intf/hostIf/delays[3].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    OLOGIC_X20Y2.CLK0    net (fanout=349)      2.381   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.242ns (-5.511ns logic, 7.753ns route)

  Maximum Data Path at Slow Process Corner: fp_intf/hostIf/delays[3].fdreout0 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y2.OQ      Tockq                 1.080   fp_intf/hostIf/fdreout0_hi_dataout<3>
                                                       fp_intf/hostIf/delays[3].fdreout0
    AB18.O               net (fanout=1)        0.438   fp_intf/hostIf/fdreout0_hi_dataout<3>
    AB18.PAD             Tioop                 2.722   hi_inout<3>
                                                       fp_intf/hostIf/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.254ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               fp_intf/hostIf/delays[3].fdreout1 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         fp_intf/ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     2.242ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to fp_intf/hostIf/delays[3].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.467   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    OLOGIC_X20Y2.CLK0    net (fanout=349)      2.381   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.242ns (-5.511ns logic, 7.753ns route)

  Maximum Data Path at Slow Process Corner: fp_intf/hostIf/delays[3].fdreout1 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y2.TQ      Tockq                 0.699   fp_intf/hostIf/fdreout0_hi_dataout<3>
                                                       fp_intf/hostIf/delays[3].fdreout1
    AB18.T               net (fanout=1)        0.438   fp_intf/hostIf/fdreout1_hi_drive<3>
    AB18.PAD             Tiotp                 2.722   hi_inout<3>
                                                       fp_intf/hostIf/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<15> (AA20.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.052ns (clock arrival + clock path + data path - uncertainty)
  Source:               fp_intf/hostIf/delays[15].fdreout0 (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         fp_intf/ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.327ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to fp_intf/hostIf/delays[15].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    OLOGIC_X25Y1.CLK0    net (fanout=349)      0.933   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (-1.699ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: fp_intf/hostIf/delays[15].fdreout0 to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.OQ      Tockq                 0.336   fp_intf/hostIf/fdreout0_hi_dataout<15>
                                                       fp_intf/hostIf/delays[15].fdreout0
    AA20.O               net (fanout=1)        0.268   fp_intf/hostIf/fdreout0_hi_dataout<15>
    AA20.PAD             Tioop                 1.396   hi_inout<15>
                                                       fp_intf/hostIf/delays[15].iobf0/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.944ns (clock arrival + clock path + data path - uncertainty)
  Source:               fp_intf/hostIf/delays[15].fdreout1 (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         fp_intf/ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.327ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to fp_intf/hostIf/delays[15].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    OLOGIC_X25Y1.CLK0    net (fanout=349)      0.933   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (-1.699ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: fp_intf/hostIf/delays[15].fdreout1 to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.TQ      Tockq                 0.228   fp_intf/hostIf/fdreout0_hi_dataout<15>
                                                       fp_intf/hostIf/delays[15].fdreout1
    AA20.T               net (fanout=1)        0.268   fp_intf/hostIf/fdreout1_hi_drive<15>
    AA20.PAD             Tiotp                 1.396   hi_inout<15>
                                                       fp_intf/hostIf/delays[15].iobf0/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<5> (V15.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.053ns (clock arrival + clock path + data path - uncertainty)
  Source:               fp_intf/hostIf/delays[5].fdreout0 (FF)
  Destination:          hi_inout<5> (PAD)
  Source Clock:         fp_intf/ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.328ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to fp_intf/hostIf/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    OLOGIC_X20Y0.CLK0    net (fanout=349)      0.934   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.328ns (-1.699ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: fp_intf/hostIf/delays[5].fdreout0 to hi_inout<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y0.OQ      Tockq                 0.336   fp_intf/hostIf/fdreout0_hi_dataout<5>
                                                       fp_intf/hostIf/delays[5].fdreout0
    V15.O                net (fanout=1)        0.268   fp_intf/hostIf/fdreout0_hi_dataout<5>
    V15.PAD              Tioop                 1.396   hi_inout<5>
                                                       fp_intf/hostIf/delays[5].iobf0/OBUFT
                                                       hi_inout<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.945ns (clock arrival + clock path + data path - uncertainty)
  Source:               fp_intf/hostIf/delays[5].fdreout1 (FF)
  Destination:          hi_inout<5> (PAD)
  Source Clock:         fp_intf/ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.328ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to fp_intf/hostIf/delays[5].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    OLOGIC_X20Y0.CLK0    net (fanout=349)      0.934   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.328ns (-1.699ns logic, 3.027ns route)

  Minimum Data Path at Fast Process Corner: fp_intf/hostIf/delays[5].fdreout1 to hi_inout<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y0.TQ      Tockq                 0.228   fp_intf/hostIf/fdreout0_hi_dataout<5>
                                                       fp_intf/hostIf/delays[5].fdreout1
    V15.T                net (fanout=1)        0.268   fp_intf/hostIf/fdreout1_hi_drive<5>
    V15.PAD              Tiotp                 1.396   hi_inout<5>
                                                       fp_intf/hostIf/delays[5].iobf0/OBUFT
                                                       hi_inout<5>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<6> (AB2.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.075ns (clock arrival + clock path + data path - uncertainty)
  Source:               fp_intf/hostIf/delays[6].fdreout0 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         fp_intf/ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.350ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to fp_intf/hostIf/delays[6].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    OLOGIC_X1Y0.CLK0     net (fanout=349)      0.956   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (-1.699ns logic, 3.049ns route)

  Minimum Data Path at Fast Process Corner: fp_intf/hostIf/delays[6].fdreout0 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y0.OQ       Tockq                 0.336   fp_intf/hostIf/fdreout0_hi_dataout<6>
                                                       fp_intf/hostIf/delays[6].fdreout0
    AB2.O                net (fanout=1)        0.268   fp_intf/hostIf/fdreout0_hi_dataout<6>
    AB2.PAD              Tioop                 1.396   hi_inout<6>
                                                       fp_intf/hostIf/delays[6].iobf0/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  2.967ns (clock arrival + clock path + data path - uncertainty)
  Source:               fp_intf/hostIf/delays[6].fdreout1 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         fp_intf/ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     1.350ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to fp_intf/hostIf/delays[6].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp727.IMUX.13
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   fp_intf/hostIf/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.643   fp_intf/hostIf/hi_dcm
                                                       fp_intf/hostIf/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   fp_intf/hostIf/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   fp_intf/hostIf/clkout1_buf
                                                       fp_intf/hostIf/clkout1_buf
    OLOGIC_X1Y0.CLK0     net (fanout=349)      0.956   fp_intf/ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (-1.699ns logic, 3.049ns route)

  Minimum Data Path at Fast Process Corner: fp_intf/hostIf/delays[6].fdreout1 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y0.TQ       Tockq                 0.228   fp_intf/hostIf/fdreout0_hi_dataout<6>
                                                       fp_intf/hostIf/delays[6].fdreout1
    AB2.T                net (fanout=1)        0.268   fp_intf/hostIf/fdreout1_hi_drive<6>
    AB2.PAD              Tiotp                 1.396   hi_inout<6>
                                                       fp_intf/hostIf/delays[6].iobf0/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|     13.037ns|            0|            0|            3|        24863|
| TS_fp_intf_hostIf_dcm_clk0    |     20.830ns|     13.037ns|          N/A|            0|            0|        24863|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

6 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk17_in
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
adc_data_a_in|    3.754(R)|      SLOW  |   -1.864(R)|      FAST  |clk17_in_BUFGP    |   0.000|
adc_data_b_in|    4.316(R)|      SLOW  |   -2.295(R)|      FAST  |clk17_in_BUFGP    |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    6.490(R)|      SLOW  |   -1.775(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_in<2>    |    5.568(R)|      SLOW  |   -0.892(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_in<3>    |    5.252(R)|      SLOW  |   -0.928(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_in<4>    |    9.914(R)|      SLOW  |   -0.956(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_in<5>    |   10.097(R)|      SLOW  |   -0.936(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_in<6>    |   10.279(R)|      SLOW  |   -0.832(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_in<7>    |   10.009(R)|      SLOW  |   -1.039(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_inout<0> |    5.694(R)|      SLOW  |   -0.523(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_inout<1> |    5.694(R)|      SLOW  |   -0.523(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_inout<2> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_inout<3> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_inout<4> |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_inout<5> |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_inout<6> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_inout<7> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_inout<8> |    5.640(R)|      SLOW  |   -0.469(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_inout<9> |    5.696(R)|      SLOW  |   -0.525(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_inout<10>|    5.696(R)|      SLOW  |   -0.525(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_inout<11>|    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_inout<12>|    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_inout<13>|    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_inout<14>|    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_inout<15>|    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk50_in to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
dac_din_out    |        11.008(R)|      SLOW  |         4.969(R)|      FAST  |clk50_in_BUFGP    |   0.000|
dds_sdio_out<0>|        10.740(F)|      SLOW  |         4.774(F)|      FAST  |clk50_in_BUFGP    |   0.000|
dds_sdio_out<1>|        11.644(F)|      SLOW  |         5.381(F)|      FAST  |clk50_in_BUFGP    |   0.000|
dds_sdio_out<2>|        11.074(F)|      SLOW  |         5.024(F)|      FAST  |clk50_in_BUFGP    |   0.000|
dds_sdio_out<3>|        11.195(F)|      SLOW  |         5.149(F)|      FAST  |clk50_in_BUFGP    |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         6.732(R)|      SLOW  |         2.970(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_inout<1> |         6.732(R)|      SLOW  |         2.970(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_inout<2> |         6.759(R)|      SLOW  |         2.997(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_inout<3> |         6.757(R)|      SLOW  |         2.995(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_inout<4> |         6.757(R)|      SLOW  |         2.995(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_inout<5> |         6.707(R)|      SLOW  |         2.945(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_inout<6> |         6.729(R)|      SLOW  |         2.967(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_inout<7> |         6.729(R)|      SLOW  |         2.967(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_inout<8> |         6.779(R)|      SLOW  |         3.017(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_inout<9> |         6.731(R)|      SLOW  |         2.969(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_inout<10>|         6.731(R)|      SLOW  |         2.969(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_inout<11>|         6.729(R)|      SLOW  |         2.967(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_inout<12>|         6.729(R)|      SLOW  |         2.967(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_inout<13>|         6.756(R)|      SLOW  |         2.994(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_inout<14>|         6.756(R)|      SLOW  |         2.994(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_inout<15>|         6.706(R)|      SLOW  |         2.944(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
hi_out<0>   |         9.004(R)|      SLOW  |         4.538(R)|      FAST  |fp_intf/ok1<24>   |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk17_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk17_in       |    9.017|         |    4.916|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk50_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50_in       |   23.344|    8.136|    9.493|    5.351|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   13.037|         |         |         |
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 8.970; Ideal Clock Offset To Actual Clock 2.609; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |   10.009(R)|      SLOW  |   -1.039(R)|      FAST  |    3.321|    8.539|       -2.609|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.009|         -  |      -1.039|         -  |    3.321|    8.539|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 9.447; Ideal Clock Offset To Actual Clock 2.641; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |   10.279(R)|      SLOW  |   -0.832(R)|      FAST  |    3.051|    8.332|       -2.641|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.279|         -  |      -0.832|         -  |    3.051|    8.332|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 9.161; Ideal Clock Offset To Actual Clock 2.601; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |   10.097(R)|      SLOW  |   -0.936(R)|      FAST  |    3.233|    8.436|       -2.601|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.097|         -  |      -0.936|         -  |    3.233|    8.436|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 8.958; Ideal Clock Offset To Actual Clock 2.520; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |    9.914(R)|      SLOW  |   -0.956(R)|      FAST  |    3.416|    8.456|       -2.520|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.914|         -  |      -0.956|         -  |    3.416|    8.456|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.324; Ideal Clock Offset To Actual Clock -0.625; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    5.252(R)|      SLOW  |   -0.928(R)|      FAST  |    8.878|    7.628|        0.625|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.252|         -  |      -0.928|         -  |    8.878|    7.628|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.676; Ideal Clock Offset To Actual Clock -0.485; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    5.568(R)|      SLOW  |   -0.892(R)|      FAST  |    8.562|    7.592|        0.485|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.568|         -  |      -0.892|         -  |    8.562|    7.592|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.715; Ideal Clock Offset To Actual Clock 0.418; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    6.490(R)|      SLOW  |   -1.775(R)|      FAST  |    7.640|    8.475|       -0.418|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.490|         -  |      -1.775|         -  |    7.640|    8.475|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "adc_data_a_in" OFFSET = IN 7 ns VALID 14 ns BEFORE COMP "clk17_in"         "RISING";
Worst Case Data Window 1.890; Ideal Clock Offset To Actual Clock 2.809; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
adc_data_a_in     |    3.754(R)|      SLOW  |   -1.864(R)|      FAST  |    3.246|    8.864|       -2.809|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       3.754|         -  |      -1.864|         -  |    3.246|    8.864|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "adc_data_b_in" OFFSET = IN 7 ns VALID 14 ns BEFORE COMP "clk17_in"         "RISING";
Worst Case Data Window 2.021; Ideal Clock Offset To Actual Clock 3.306; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
adc_data_b_in     |    4.316(R)|      SLOW  |   -2.295(R)|      FAST  |    2.684|    9.295|       -3.306|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       4.316|         -  |      -2.295|         -  |    2.684|    9.295|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 5.251; Ideal Clock Offset To Actual Clock -1.821; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    5.694(R)|      SLOW  |   -0.523(R)|      FAST  |    4.136|    0.523|        1.807|
hi_inout<1>       |    5.694(R)|      SLOW  |   -0.523(R)|      FAST  |    4.136|    0.523|        1.807|
hi_inout<2>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<3>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<4>       |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |    4.167|    0.492|        1.838|
hi_inout<5>       |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |    4.110|    0.549|        1.781|
hi_inout<6>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<7>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<8>       |    5.640(R)|      SLOW  |   -0.469(R)|      FAST  |    4.190|    0.469|        1.861|
hi_inout<9>       |    5.696(R)|      SLOW  |   -0.525(R)|      FAST  |    4.134|    0.525|        1.805|
hi_inout<10>      |    5.696(R)|      SLOW  |   -0.525(R)|      FAST  |    4.134|    0.525|        1.805|
hi_inout<11>      |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<12>      |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<13>      |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<14>      |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |    4.167|    0.492|        1.838|
hi_inout<15>      |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |    4.110|    0.549|        1.781|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.720|         -  |      -0.469|         -  |    4.110|    0.469|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |        9.004|      SLOW  |        4.538|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "dds_sdio_out<3>" OFFSET = OUT 8 ns AFTER COMP "clk50_in" "FALLING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
dds_sdio_out<3>                                |       11.195|      SLOW  |        5.149|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "dds_sdio_out<2>" OFFSET = OUT 8 ns AFTER COMP "clk50_in" "FALLING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
dds_sdio_out<2>                                |       11.074|      SLOW  |        5.024|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "dds_sdio_out<1>" OFFSET = OUT 8 ns AFTER COMP "clk50_in" "FALLING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
dds_sdio_out<1>                                |       11.644|      SLOW  |        5.381|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "dds_sdio_out<0>" OFFSET = OUT 8 ns AFTER COMP "clk50_in" "FALLING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
dds_sdio_out<0>                                |       10.740|      SLOW  |        4.774|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "dac_din_out" OFFSET = OUT 6 ns AFTER COMP "clk50_in" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
dac_din_out                                    |       11.008|      SLOW  |        4.969|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 0.073 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        6.732|      SLOW  |        2.970|      FAST  |         0.026|
hi_inout<1>                                    |        6.732|      SLOW  |        2.970|      FAST  |         0.026|
hi_inout<2>                                    |        6.759|      SLOW  |        2.997|      FAST  |         0.053|
hi_inout<3>                                    |        6.757|      SLOW  |        2.995|      FAST  |         0.051|
hi_inout<4>                                    |        6.757|      SLOW  |        2.995|      FAST  |         0.051|
hi_inout<5>                                    |        6.707|      SLOW  |        2.945|      FAST  |         0.001|
hi_inout<6>                                    |        6.729|      SLOW  |        2.967|      FAST  |         0.023|
hi_inout<7>                                    |        6.729|      SLOW  |        2.967|      FAST  |         0.023|
hi_inout<8>                                    |        6.779|      SLOW  |        3.017|      FAST  |         0.073|
hi_inout<9>                                    |        6.731|      SLOW  |        2.969|      FAST  |         0.025|
hi_inout<10>                                   |        6.731|      SLOW  |        2.969|      FAST  |         0.025|
hi_inout<11>                                   |        6.729|      SLOW  |        2.967|      FAST  |         0.023|
hi_inout<12>                                   |        6.729|      SLOW  |        2.967|      FAST  |         0.023|
hi_inout<13>                                   |        6.756|      SLOW  |        2.994|      FAST  |         0.050|
hi_inout<14>                                   |        6.756|      SLOW  |        2.994|      FAST  |         0.050|
hi_inout<15>                                   |        6.706|      SLOW  |        2.944|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 53  Score: 148877  (Setup/Max: 148877, Hold: 0)

Constraints cover 621655203175 paths, 0 nets, and 63874 connections

Design statistics:
   Minimum period:  23.344ns{1}   (Maximum frequency:  42.838MHz)
   Minimum input required time before clock:  10.279ns
   Minimum output required time after clock:  11.644ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 05 12:02:20 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 521 MB



