

================================================================
== Vitis HLS Report for 'conv_fprop3_Pipeline_VITIS_LOOP_189_3'
================================================================
* Date:           Wed Mar 12 17:42:33 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       conv_fprop3_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.354 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_189_3  |        ?|        ?|        80|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       93|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    58|     3948|     5090|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|       36|    -|
|Register             |        -|     -|      705|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    58|     4653|     5251|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     6|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+---------------------------------+---------+----+------+------+-----+
    |               Instance              |              Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------+---------------------------------+---------+----+------+------+-----+
    |dadd_64ns_64ns_64_8_full_dsp_1_U20   |dadd_64ns_64ns_64_8_full_dsp_1   |        0|   3|   685|   635|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U22   |dadd_64ns_64ns_64_8_full_dsp_1   |        0|   3|   685|   635|    0|
    |ddiv_64ns_64ns_64_31_no_dsp_1_U23    |ddiv_64ns_64ns_64_31_no_dsp_1    |        0|   0|     0|     0|    0|
    |dexp_64ns_64ns_64_30_full_dsp_1_U24  |dexp_64ns_64ns_64_30_full_dsp_1  |        0|  26|  1289|  1910|    0|
    |dexp_64ns_64ns_64_30_full_dsp_1_U25  |dexp_64ns_64ns_64_30_full_dsp_1  |        0|  26|  1289|  1910|    0|
    +-------------------------------------+---------------------------------+---------+----+------+------+-----+
    |Total                                |                                 |        0|  58|  3948|  5090|    0|
    +-------------------------------------+---------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln189_fu_142_p2   |         +|   0|  0|  24|          17|           1|
    |add_ln191_fu_153_p2   |         +|   0|  0|  24|          17|          17|
    |ap_condition_302      |       and|   0|  0|   2|           1|           1|
    |icmp_ln189_fu_136_p2  |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |xor_ln11_fu_179_p2    |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  93|          69|          55|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_1     |   9|          2|   17|         34|
    |k_fu_50                  |   9|          2|   17|         34|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   36|         72|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_i_reg_274                          |  64|   0|   64|          0|
    |add_ln191_reg_226                      |  17|   0|   17|          0|
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter74               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter75               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter76               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter77               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter78               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter79               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter69_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter70_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter71_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter72_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter73_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter74_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter75_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter76_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter77_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter78_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg       |   1|   0|    1|          0|
    |c5_conv_layer_map_common_load_reg_236  |  64|   0|   64|          0|
    |div_i_reg_279                          |  64|   0|   64|          0|
    |em_reg_263                             |  64|   0|   64|          0|
    |ep_reg_257                             |  64|   0|   64|          0|
    |k_fu_50                                |  17|   0|   17|          0|
    |sub1_i_reg_269                         |  64|   0|   64|          0|
    |val_assign_reg_246                     |  64|   0|   64|          0|
    |add_ln191_reg_226                      |  64|  32|   17|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 705|  32|  658|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+---------------------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-----------------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|  conv_fprop3_Pipeline_VITIS_LOOP_189_3|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|  conv_fprop3_Pipeline_VITIS_LOOP_189_3|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|  conv_fprop3_Pipeline_VITIS_LOOP_189_3|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|  conv_fprop3_Pipeline_VITIS_LOOP_189_3|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|  conv_fprop3_Pipeline_VITIS_LOOP_189_3|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|  conv_fprop3_Pipeline_VITIS_LOOP_189_3|  return value|
|ap_ce                              |   in|    1|  ap_ctrl_hs|  conv_fprop3_Pipeline_VITIS_LOOP_189_3|  return value|
|grp_fu_274_p_din0                  |  out|   64|  ap_ctrl_hs|  conv_fprop3_Pipeline_VITIS_LOOP_189_3|  return value|
|grp_fu_274_p_din1                  |  out|   64|  ap_ctrl_hs|  conv_fprop3_Pipeline_VITIS_LOOP_189_3|  return value|
|grp_fu_274_p_opcode                |  out|    1|  ap_ctrl_hs|  conv_fprop3_Pipeline_VITIS_LOOP_189_3|  return value|
|grp_fu_274_p_dout0                 |   in|   64|  ap_ctrl_hs|  conv_fprop3_Pipeline_VITIS_LOOP_189_3|  return value|
|grp_fu_274_p_ce                    |  out|    1|  ap_ctrl_hs|  conv_fprop3_Pipeline_VITIS_LOOP_189_3|  return value|
|size                               |   in|   32|     ap_none|                                   size|        scalar|
|zext_ln191                         |   in|   17|     ap_none|                             zext_ln191|        scalar|
|c5_conv_layer_map_data_address0    |  out|   17|   ap_memory|                 c5_conv_layer_map_data|         array|
|c5_conv_layer_map_data_ce0         |  out|    1|   ap_memory|                 c5_conv_layer_map_data|         array|
|c5_conv_layer_map_data_we0         |  out|    1|   ap_memory|                 c5_conv_layer_map_data|         array|
|c5_conv_layer_map_data_d0          |  out|   64|   ap_memory|                 c5_conv_layer_map_data|         array|
|c5_conv_layer_map_common_address0  |  out|   10|   ap_memory|               c5_conv_layer_map_common|         array|
|c5_conv_layer_map_common_ce0       |  out|    1|   ap_memory|               c5_conv_layer_map_common|         array|
|c5_conv_layer_map_common_q0        |   in|   64|   ap_memory|               c5_conv_layer_map_common|         array|
|empty                              |   in|   64|     ap_none|                                  empty|        scalar|
+-----------------------------------+-----+-----+------------+---------------------------------------+--------------+

