 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : ticket_machine_dsr
Version: T-2022.03-SP2
Date   : Thu May 15 22:35:51 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: State_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: State_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ticket_machine_dsr 5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  State_reg_0_/CK (DFF_X1)                 0.00      0.00       0.00 r
  State_reg_0_/Q (DFF_X1)                  0.01      0.09       0.09 f
  State[0] (net)                 5                   0.00       0.09 f
  U33/ZN (OR2_X1)                          0.01      0.06       0.15 f
  n63 (net)                      1                   0.00       0.15 f
  U63/ZN (OAI211_X1)                       0.02      0.04       0.19 r
  n64 (net)                      1                   0.00       0.19 r
  U62/ZN (NAND2_X1)                        0.01      0.03       0.22 f
  n70 (net)                      1                   0.00       0.22 f
  U80/ZN (NAND3_X1)                        0.01      0.03       0.24 r
  n25 (net)                      1                   0.00       0.24 r
  State_reg_0_/D (DFF_X1)                  0.01      0.01       0.25 r
  data arrival time                                             0.25

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  State_reg_0_/CK (DFF_X1)                           0.00       0.10 r
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -0.25
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.19


  Startpoint: State_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: State_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ticket_machine_dsr 5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  State_reg_0_/CK (DFF_X1)                 0.00      0.00       0.00 r
  State_reg_0_/QN (DFF_X1)                 0.03      0.08       0.08 r
  n45 (net)                      5                   0.00       0.08 r
  U61/ZN (INV_X1)                          0.01      0.03       0.12 f
  n39 (net)                      2                   0.00       0.12 f
  U38/ZN (NAND2_X1)                        0.01      0.03       0.14 r
  n27 (net)                      1                   0.00       0.14 r
  U71/ZN (NAND3_X1)                        0.01      0.03       0.18 f
  n46 (net)                      1                   0.00       0.18 f
  U73/ZN (NAND3_X1)                        0.01      0.03       0.21 r
  n48 (net)                      1                   0.00       0.21 r
  U75/ZN (NAND3_X1)                        0.01      0.03       0.24 f
  n23 (net)                      1                   0.00       0.24 f
  State_reg_2_/D (DFF_X1)                  0.01      0.01       0.24 f
  data arrival time                                             0.24

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  State_reg_2_/CK (DFF_X1)                           0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.24
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.19


  Startpoint: State_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: State_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ticket_machine_dsr 5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  State_reg_0_/CK (DFF_X1)                 0.00      0.00       0.00 r
  State_reg_0_/QN (DFF_X1)                 0.03      0.08       0.08 r
  n45 (net)                      5                   0.00       0.08 r
  U61/ZN (INV_X1)                          0.01      0.03       0.12 f
  n39 (net)                      2                   0.00       0.12 f
  U65/ZN (INV_X1)                          0.01      0.03       0.14 r
  n59 (net)                      1                   0.00       0.14 r
  U60/ZN (NOR2_X1)                         0.01      0.02       0.16 f
  n53 (net)                      1                   0.00       0.16 f
  U54/ZN (NAND2_X1)                        0.01      0.03       0.19 r
  n56 (net)                      1                   0.00       0.19 r
  U57/ZN (NAND4_X1)                        0.01      0.04       0.23 f
  n24 (net)                      1                   0.00       0.23 f
  State_reg_1_/D (DFF_X1)                  0.01      0.01       0.24 f
  data arrival time                                             0.24

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  State_reg_1_/CK (DFF_X1)                           0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.24
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.18


  Startpoint: State_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: return_sig (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ticket_machine_dsr 5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  State_reg_0_/CK (DFF_X1)                 0.00      0.00       0.00 r
  State_reg_0_/QN (DFF_X1)                 0.03      0.08       0.08 r
  n45 (net)                      5                   0.00       0.08 r
  U39/Z (BUF_X1)                           0.01      0.04       0.12 r
  n29 (net)                      1                   0.00       0.12 r
  U64/ZN (INV_X1)                          0.01      0.02       0.15 f
  n42 (net)                      2                   0.00       0.15 f
  U82/ZN (NOR3_X1)                         0.02      0.03       0.18 r
  return_sig (net)               1                   0.00       0.18 r
  return_sig (out)                         0.02      0.00       0.18 r
  data arrival time                                             0.18

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.18
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.08


  Startpoint: State_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: bill (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ticket_machine_dsr 5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  State_reg_0_/CK (DFF_X1)                 0.00      0.00       0.00 r
  State_reg_0_/QN (DFF_X1)                 0.03      0.08       0.08 r
  n45 (net)                      5                   0.00       0.08 r
  U42/ZN (NOR2_X1)                         0.01      0.03       0.11 f
  n72 (net)                      2                   0.00       0.11 f
  U81/Z (MUX2_X1)                          0.01      0.06       0.18 f
  bill (net)                     1                   0.00       0.18 f
  bill (out)                               0.01      0.00       0.18 f
  data arrival time                                             0.18

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.18
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.08


  Startpoint: State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dispense (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ticket_machine_dsr 5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  State_reg_1_/CK (DFF_X1)                 0.00      0.00       0.00 r
  State_reg_1_/QN (DFF_X1)                 0.03      0.08       0.08 r
  n43 (net)                      5                   0.00       0.08 r
  U34/Z (BUF_X1)                           0.01      0.04       0.12 r
  n30 (net)                      2                   0.00       0.12 r
  U41/ZN (AND3_X1)                         0.01      0.05       0.17 r
  dispense (net)                 1                   0.00       0.17 r
  dispense (out)                           0.01      0.00       0.17 r
  data arrival time                                             0.17

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.17
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.07


  Startpoint: State_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ready (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ticket_machine_dsr 5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  State_reg_0_/CK (DFF_X1)                 0.00      0.00       0.00 r
  State_reg_0_/QN (DFF_X1)                 0.03      0.08       0.08 r
  n45 (net)                      5                   0.00       0.08 r
  U66/ZN (NAND3_X1)                        0.02      0.05       0.13 f
  n73 (net)                      2                   0.00       0.13 f
  U51/ZN (INV_X1)                          0.01      0.03       0.16 r
  ready (net)                    2                   0.00       0.16 r
  ready (out)                              0.01      0.00       0.16 r
  data arrival time                                             0.16

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.16
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.06


1
