arch                        	circuit  	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	crit_path_routing_area_total	crit_path_routing_area_per_tile	odin_synth_time	abc_synth_time	abc_cec_time	abc_sec_time	ace_time	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	vtr_flow_elapsed_time	max_vpr_mem	max_odin_mem	max_abc_mem
k4_n4_v7_bidir.xml          	styr.blif	8acc1ea     	success   	     	253                	263                  	151                 	80                    	10          	10           	60     	10    	10         	-1          	-1      	1550                 	5.70365       	-68.2538            	-5.70365            	16            	1791             	25                                    	1784                       	23                               	7.67402            	-87.3383 	-7.67402 	0       	0       	1.92e+06              	1.8e+06              	-1                               	-1                                  	-1                          	-1                             	-1             	-1            	-1          	-1          	-1      	0.11     	0.18      	1.17                     	0.11                	1.78                 	51536      	-1          	-1         
k4_n4_v7_longline_bidir.xml 	styr.blif	8acc1ea     	success   	     	253                	263                  	151                 	80                    	10          	10           	60     	10    	10         	-1          	-1      	1550                 	7.27618       	-75.9478            	-7.27618            	18            	2208             	24                                    	2285                       	18                               	8.37311            	-104.493 	-8.37311 	0       	0       	1.92e+06              	1.8e+06              	-1                               	-1                                  	-1                          	-1                             	-1             	-1            	-1          	-1          	-1      	0.10     	0.17      	0.78                     	0.14                	1.42                 	52324      	-1          	-1         
k4_n4_v7_l1_bidir.xml       	styr.blif	8acc1ea     	success   	     	253                	263                  	151                 	80                    	10          	10           	60     	10    	10         	-1          	-1      	1550                 	6.06436       	-76.9211            	-6.06436            	12            	1245             	17                                    	1124                       	17                               	6.32145            	-83.4967 	-6.32145 	0       	0       	1.92e+06              	1.8e+06              	-1                               	-1                                  	-1                          	-1                             	-1             	-1            	-1          	-1          	-1      	0.11     	0.19      	1.42                     	0.09                	2.06                 	51480      	-1          	-1         
k4_n4_v7_bidir_pass_gate.xml	styr.blif	8acc1ea     	success   	     	253                	263                  	151                 	80                    	10          	10           	60     	10    	10         	-1          	-1      	1550                 	5.19306       	-62.3602            	-5.19306            	16            	1977             	37                                    	1985                       	27                               	12.2449            	-159.399 	-12.2449 	0       	0       	1.92e+06              	1.8e+06              	-1                               	-1                                  	-1                          	-1                             	-1             	-1            	-1          	-1          	-1      	0.12     	0.33      	0.39                     	0.27                	1.31                 	51496      	-1          	-1         
