// Seed: 182679891
module module_0 (
    input supply0 id_0,
    input tri0 id_1
    , id_4,
    input tri id_2
);
  wire id_5;
  always assert (id_2);
  assign id_4 = {id_5, id_4};
endmodule
module module_1 (
    input uwire id_0,
    input tri0  id_1,
    input tri1  id_2,
    input tri0  id_3,
    input wire  id_4,
    input wire  id_5
);
  wand id_7;
  assign id_7 = id_4 & 1;
  wire id_8, id_9, id_10;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_4
  );
  assign modCall_1.id_0 = 0;
  wire id_11;
  tri1 id_12 = 1;
  assign id_7 = id_4;
  wire id_13;
  assign id_8 = id_13;
endmodule
