{"Source Block": ["zipcpu/rtl/peripherals/ziptimer.v@150:161@HdlStmProcess", "\t\to_int <= (r_running)&&(r_value == { {(VW-1){1'b0}}, 1'b1 });\n\t\telse\n\t\t\to_int <= 1'b0;\n\n\tinitial\to_wb_ack = 1'b0;\n\talways @(posedge i_clk)\n\t\to_wb_ack <= (i_wb_cyc)&&(i_wb_stb);\n\tassign\to_wb_stall = 1'b0;\n\n\tgenerate\n\tif (VW < BW-1)\n\t\tassign\to_wb_data = { auto_reload, {(BW-1-VW){1'b0}}, r_value };\n"], "Clone Blocks": [["zipcpu/rtl/peripherals/ziptimer.v@149:159", "\t\telse if (i_ce)\n\t\to_int <= (r_running)&&(r_value == { {(VW-1){1'b0}}, 1'b1 });\n\t\telse\n\t\t\to_int <= 1'b0;\n\n\tinitial\to_wb_ack = 1'b0;\n\talways @(posedge i_clk)\n\t\to_wb_ack <= (i_wb_cyc)&&(i_wb_stb);\n\tassign\to_wb_stall = 1'b0;\n\n\tgenerate\n"], ["zipcpu/rtl/peripherals/ziptimer.v@141:157", "\t\t\tr_value <= reload_value;\n\n\t// Set the interrupt on our last tick, as we transition from one to\n\t// zero.\n\tinitial\to_int   = 1'b0;\n\talways @(posedge i_clk)\n\t\tif (i_rst)\n\t\t\to_int <= 1'b0;\n\t\telse if (i_ce)\n\t\to_int <= (r_running)&&(r_value == { {(VW-1){1'b0}}, 1'b1 });\n\t\telse\n\t\t\to_int <= 1'b0;\n\n\tinitial\to_wb_ack = 1'b0;\n\talways @(posedge i_clk)\n\t\to_wb_ack <= (i_wb_cyc)&&(i_wb_stb);\n\tassign\to_wb_stall = 1'b0;\n"], ["zipcpu/rtl/peripherals/ziptimer.v@152:162", "\t\t\to_int <= 1'b0;\n\n\tinitial\to_wb_ack = 1'b0;\n\talways @(posedge i_clk)\n\t\to_wb_ack <= (i_wb_cyc)&&(i_wb_stb);\n\tassign\to_wb_stall = 1'b0;\n\n\tgenerate\n\tif (VW < BW-1)\n\t\tassign\to_wb_data = { auto_reload, {(BW-1-VW){1'b0}}, r_value };\n\telse\n"]], "Diff Content": {"Delete": [[156, "\t\to_wb_ack <= (i_wb_cyc)&&(i_wb_stb);\n"]], "Add": [[156, "\t\to_wb_ack <= (!i_reset)&&(i_wb_stb);\n"]]}}