[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/OneNetModPortGeneric/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:2:1: No timescale set for "dut".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:9:1: No timescale set for "ConnectTB".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:22:1: No timescale set for "middle".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:26:1: No timescale set for "SUB".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:30:1: No timescale set for "OBSERVER".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:1:1: No timescale set for "TESTBENCH".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:15:1: No timescale set for "TOP".
[INF:CP0300] Compilation...
[INF:CP0304] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:9:1: Compile interface "work@ConnectTB".
[INF:CP0303] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:30:1: Compile module "work@OBSERVER".
[INF:CP0303] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:26:1: Compile module "work@SUB".
[INF:CP0303] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:15:1: Compile module "work@TOP".
[INF:CP0303] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:2:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:22:1: Compile module "work@middle".
[INF:CP0306] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:1:1: Compile program "work@TESTBENCH".
[WRN:CP0310] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:30:27: Port "intf" definition missing its direction (input, output, inout).
[WRN:CP0310] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:22:26: Port "intf" definition missing its direction (input, output, inout).
[WRN:CP0314] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:1:1: Using programs is discouraged "work@TESTBENCH", programs are obsoleted by UVM.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             2
Begin                                                  1
Constant                                              10
ContAssign                                             4
DelayControl                                           4
Design                                                 1
HierPath                                              17
IODecl                                                 4
Identifier                                            19
ImmediateAssert                                        2
Initial                                                1
Interface                                              1
InterfaceTypespec                                      1
LogicNet                                               8
LogicTypespec                                         12
Modport                                                2
Module                                                 5
ModuleTypespec                                         5
Operation                                              2
Port                                                  14
Program                                                1
ProgramTypespec                                        1
RefModule                                              7
RefObj                                                40
RefTypespec                                           12
SourceFile                                             2
SysFuncCall                                            9
Variable                                               2
=== UHDM Object Stats End ===
[ERR:EL0535] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:7:20: Illegal implicit net "id:135, name: drive".
[ERR:EL0535] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:7:34: Illegal implicit net "id:139, name: observe".
[ERR:EL0535] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:9:20: Illegal implicit net "id:157, name: drive".
[ERR:EL0535] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:9:34: Illegal implicit net "id:161, name: observe".
[ERR:EL0535] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:5:51: Illegal implicit net "id:115, name: drive".
[ERR:EL0535] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:5:63: Illegal implicit net "id:118, name: observe".
[ERR:EL0535] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:6:10: Illegal implicit net "id:122, name: drive".
[ERR:EL0535] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:8:15: Illegal implicit net "id:144, name: drive".
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/OneNetModPortGeneric/slpp_unit/surelog.uhdm ...
[ERR:IG0809] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:7:20: Null Actual: id:135, type:RefObj, name:drive.
[ERR:IG0809] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:7:34: Null Actual: id:139, type:RefObj, name:observe.
[ERR:IG0809] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:9:20: Null Actual: id:157, type:RefObj, name:drive.
[ERR:IG0809] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:9:34: Null Actual: id:161, type:RefObj, name:observe.
[ERR:IG0809] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:5:51: Null Actual: id:115, type:RefObj, name:drive.
[ERR:IG0809] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:5:63: Null Actual: id:118, type:RefObj, name:observe.
[ERR:IG0809] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:6:10: Null Actual: id:122, type:RefObj, name:drive.
[ERR:IG0809] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:8:15: Null Actual: id:144, type:RefObj, name:drive.
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.v), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.v
|vpiSourceFiles:
\_SourceFile: (tb.v), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:tb.v
|vpiAllInterfaces:
\_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@ConnectTB)
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
    |vpiName:work@ConnectTB
  |vpiVariable:
  \_Variable: (work@ConnectTB.drive), line:10:9, endln:10:14
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
    |vpiTypespec:
    \_RefTypespec: (work@ConnectTB.drive), line:10:3, endln:10:8
      |vpiParent:
      \_Variable: (work@ConnectTB.drive), line:10:9, endln:10:14
      |vpiFullName:work@ConnectTB.drive
      |vpiActual:
      \_LogicTypespec: , line:10:3, endln:10:8
    |vpiName:drive
    |vpiFullName:work@ConnectTB.drive
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariable:
  \_Variable: (work@ConnectTB.observe), line:11:9, endln:11:16
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
    |vpiTypespec:
    \_RefTypespec: (work@ConnectTB.observe), line:11:3, endln:11:8
      |vpiParent:
      \_Variable: (work@ConnectTB.observe), line:11:9, endln:11:16
      |vpiFullName:work@ConnectTB.observe
      |vpiActual:
      \_LogicTypespec: , line:10:3, endln:10:8
    |vpiName:observe
    |vpiFullName:work@ConnectTB.observe
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypedef:
  \_LogicTypespec: , line:10:3, endln:10:8
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
  |vpiImportTypespec:
  \_LogicTypespec: , line:10:3, endln:10:8
  |vpiImportTypespec:
  \_Variable: (work@ConnectTB.drive), line:10:9, endln:10:14
  |vpiImportTypespec:
  \_Variable: (work@ConnectTB.observe), line:11:9, endln:11:16
  |vpiImportTypespec:
  \_LogicNet: (work@ConnectTB.drive), line:10:9, endln:10:14
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
    |vpiTypespec:
    \_RefTypespec: (work@ConnectTB.drive), line:10:3, endln:10:8
      |vpiParent:
      \_LogicNet: (work@ConnectTB.drive), line:10:9, endln:10:14
      |vpiFullName:work@ConnectTB.drive
      |vpiActual:
      \_LogicTypespec: , line:10:3, endln:10:8
    |vpiName:drive
    |vpiFullName:work@ConnectTB.drive
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@ConnectTB.observe), line:11:9, endln:11:16
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
    |vpiTypespec:
    \_RefTypespec: (work@ConnectTB.observe), line:11:3, endln:11:8
      |vpiParent:
      \_LogicNet: (work@ConnectTB.observe), line:11:9, endln:11:16
      |vpiFullName:work@ConnectTB.observe
      |vpiActual:
      \_LogicTypespec: , line:10:3, endln:10:8
    |vpiName:observe
    |vpiFullName:work@ConnectTB.observe
    |vpiNetType:36
  |vpiDefName:work@ConnectTB
  |vpiNet:
  \_LogicNet: (work@ConnectTB.drive), line:10:9, endln:10:14
  |vpiNet:
  \_LogicNet: (work@ConnectTB.observe), line:11:9, endln:11:16
  |vpiModport:
  \_Modport: (work@ConnectTB.dut), line:12:11, endln:15:4
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
    |vpiName:
    \_Identifier: (work@ConnectTB.dut)
      |vpiParent:
      \_Modport: (work@ConnectTB.dut), line:12:11, endln:15:4
      |vpiName:work@ConnectTB.dut
    |vpiIODecl:
    \_IODecl: (drive), line:13:11, endln:13:16
      |vpiParent:
      \_Modport: (work@ConnectTB.dut), line:12:11, endln:15:4
      |vpiDirection:1
      |vpiName:drive
    |vpiIODecl:
    \_IODecl: (observe), line:14:12, endln:14:19
      |vpiParent:
      \_Modport: (work@ConnectTB.dut), line:12:11, endln:15:4
      |vpiDirection:2
      |vpiName:observe
    |vpiInterface:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
  |vpiModport:
  \_Modport: (work@ConnectTB.tb), line:16:11, endln:19:4
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
    |vpiName:
    \_Identifier: (work@ConnectTB.tb)
      |vpiParent:
      \_Modport: (work@ConnectTB.tb), line:16:11, endln:19:4
      |vpiName:work@ConnectTB.tb
    |vpiIODecl:
    \_IODecl: (drive), line:17:12, endln:17:17
      |vpiParent:
      \_Modport: (work@ConnectTB.tb), line:16:11, endln:19:4
      |vpiDirection:2
      |vpiName:drive
    |vpiIODecl:
    \_IODecl: (observe), line:18:11, endln:18:18
      |vpiParent:
      \_Modport: (work@ConnectTB.tb), line:16:11, endln:19:4
      |vpiDirection:1
      |vpiName:observe
    |vpiInterface:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
|vpiAllPrograms:
\_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:1:1, endln:12:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@TESTBENCH)
    |vpiParent:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:1:1, endln:12:11
    |vpiName:work@TESTBENCH
  |vpiDefName:work@TESTBENCH
  |vpiProcess:
  \_Initial: , line:2:3, endln:11:6
    |vpiParent:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:1:1, endln:12:11
    |vpiStmt:
    \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
      |vpiParent:
      \_Initial: , line:2:3, endln:11:6
      |vpiFullName:work@TESTBENCH
      |vpiImportTypespec:
      \_ImmediateAssert: , line:7:8, endln:7:106
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiExpr:
        \_Operation: , line:7:15, endln:7:41
          |vpiParent:
          \_ImmediateAssert: , line:7:8, endln:7:106
          |vpiOpType:14
          |vpiOperand:
          \_HierPath: (intf.drive), line:7:15, endln:7:25
            |vpiParent:
            \_Operation: , line:7:15, endln:7:41
            |vpiActual:
            \_RefObj: (intf), line:7:15, endln:7:19
              |vpiParent:
              \_HierPath: (intf.drive), line:7:15, endln:7:25
              |vpiName:intf
              |vpiActual:
              \_Port: (intf), line:1:31, endln:1:35
            |vpiActual:
            \_RefObj: (work@TESTBENCH.drive), line:7:20, endln:7:25
              |vpiParent:
              \_HierPath: (intf.drive), line:7:15, endln:7:25
              |vpiName:drive
              |vpiFullName:work@TESTBENCH.drive
            |vpiName:intf.drive
          |vpiOperand:
          \_HierPath: (intf.observe), line:7:29, endln:7:41
            |vpiParent:
            \_Operation: , line:7:15, endln:7:41
            |vpiActual:
            \_RefObj: (intf), line:7:29, endln:7:33
              |vpiParent:
              \_HierPath: (intf.observe), line:7:29, endln:7:41
              |vpiName:intf
              |vpiActual:
              \_Port: (intf), line:1:31, endln:1:35
            |vpiActual:
            \_RefObj: (work@TESTBENCH.observe), line:7:34, endln:7:41
              |vpiParent:
              \_HierPath: (intf.observe), line:7:29, endln:7:41
              |vpiName:observe
              |vpiFullName:work@TESTBENCH.observe
            |vpiName:intf.observe
        |vpiStmt:
        \_SysFuncCall: ($display), line:7:43, endln:7:58
          |vpiParent:
          \_ImmediateAssert: , line:7:8, endln:7:106
          |vpiArgument:
          \_Constant: , line:7:52, endln:7:57
            |vpiParent:
            \_SysFuncCall: ($display), line:7:43, endln:7:58
            |vpiDecompile:"OK!"
            |vpiSize:24
            |STRING:OK!
            |vpiConstType:6
          |vpiName:
          \_Identifier: ($display)
            |vpiParent:
            \_SysFuncCall: ($display), line:7:43, endln:7:58
            |vpiName:$display
        |vpiElseStmt:
        \_SysFuncCall: ($fatal), line:7:65, endln:7:105
          |vpiParent:
          \_ImmediateAssert: , line:7:8, endln:7:106
          |vpiArgument:
          \_Constant: , line:7:72, endln:7:73
            |vpiParent:
            \_SysFuncCall: ($fatal), line:7:65, endln:7:105
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiArgument:
          \_Constant: , line:7:75, endln:7:104
            |vpiParent:
            \_SysFuncCall: ($fatal), line:7:65, endln:7:105
            |vpiDecompile:"intf.drive != intf.observe!"
            |vpiSize:216
            |STRING:intf.drive != intf.observe!
            |vpiConstType:6
          |vpiName:
          \_Identifier: ($fatal)
            |vpiParent:
            \_SysFuncCall: ($fatal), line:7:65, endln:7:105
            |vpiName:$fatal
      |vpiImportTypespec:
      \_ImmediateAssert: , line:9:8, endln:9:106
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiExpr:
        \_Operation: , line:9:15, endln:9:41
          |vpiParent:
          \_ImmediateAssert: , line:9:8, endln:9:106
          |vpiOpType:14
          |vpiOperand:
          \_HierPath: (intf.drive), line:9:15, endln:9:25
            |vpiParent:
            \_Operation: , line:9:15, endln:9:41
            |vpiActual:
            \_RefObj: (intf), line:9:15, endln:9:19
              |vpiParent:
              \_HierPath: (intf.drive), line:9:15, endln:9:25
              |vpiName:intf
              |vpiActual:
              \_Port: (intf), line:1:31, endln:1:35
            |vpiActual:
            \_RefObj: (work@TESTBENCH.drive), line:9:20, endln:9:25
              |vpiParent:
              \_HierPath: (intf.drive), line:9:15, endln:9:25
              |vpiName:drive
              |vpiFullName:work@TESTBENCH.drive
            |vpiName:intf.drive
          |vpiOperand:
          \_HierPath: (intf.observe), line:9:29, endln:9:41
            |vpiParent:
            \_Operation: , line:9:15, endln:9:41
            |vpiActual:
            \_RefObj: (intf), line:9:29, endln:9:33
              |vpiParent:
              \_HierPath: (intf.observe), line:9:29, endln:9:41
              |vpiName:intf
              |vpiActual:
              \_Port: (intf), line:1:31, endln:1:35
            |vpiActual:
            \_RefObj: (work@TESTBENCH.observe), line:9:34, endln:9:41
              |vpiParent:
              \_HierPath: (intf.observe), line:9:29, endln:9:41
              |vpiName:observe
              |vpiFullName:work@TESTBENCH.observe
            |vpiName:intf.observe
        |vpiStmt:
        \_SysFuncCall: ($display), line:9:43, endln:9:58
          |vpiParent:
          \_ImmediateAssert: , line:9:8, endln:9:106
          |vpiArgument:
          \_Constant: , line:9:52, endln:9:57
            |vpiParent:
            \_SysFuncCall: ($display), line:9:43, endln:9:58
            |vpiDecompile:"OK!"
            |vpiSize:24
            |STRING:OK!
            |vpiConstType:6
          |vpiName:
          \_Identifier: ($display)
            |vpiParent:
            \_SysFuncCall: ($display), line:9:43, endln:9:58
            |vpiName:$display
        |vpiElseStmt:
        \_SysFuncCall: ($fatal), line:9:65, endln:9:105
          |vpiParent:
          \_ImmediateAssert: , line:9:8, endln:9:106
          |vpiArgument:
          \_Constant: , line:9:72, endln:9:73
            |vpiParent:
            \_SysFuncCall: ($fatal), line:9:65, endln:9:105
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiArgument:
          \_Constant: , line:9:75, endln:9:104
            |vpiParent:
            \_SysFuncCall: ($fatal), line:9:65, endln:9:105
            |vpiDecompile:"intf.drive != intf.observe!"
            |vpiSize:216
            |STRING:intf.drive != intf.observe!
            |vpiConstType:6
          |vpiName:
          \_Identifier: ($fatal)
            |vpiParent:
            \_SysFuncCall: ($fatal), line:9:65, endln:9:105
            |vpiName:$fatal
      |vpiStmt:
      \_SysFuncCall: ($dumpfile), line:3:5, endln:3:26
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiArgument:
        \_Constant: , line:3:15, endln:3:25
          |vpiParent:
          \_SysFuncCall: ($dumpfile), line:3:5, endln:3:26
          |vpiDecompile:"test.vcd"
          |vpiSize:64
          |STRING:test.vcd
          |vpiConstType:6
        |vpiName:
        \_Identifier: ($dumpfile)
          |vpiParent:
          \_SysFuncCall: ($dumpfile), line:3:5, endln:3:26
          |vpiName:$dumpfile
      |vpiStmt:
      \_SysFuncCall: ($dumpvars), line:4:5, endln:4:14
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiName:
        \_Identifier: ($dumpvars)
          |vpiParent:
          \_SysFuncCall: ($dumpvars), line:4:5, endln:4:14
          |vpiName:$dumpvars
      |vpiStmt:
      \_SysFuncCall: ($monitor), line:5:5, endln:5:71
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiArgument:
        \_Constant: , line:5:14, endln:5:39
          |vpiParent:
          \_SysFuncCall: ($monitor), line:5:5, endln:5:71
          |vpiDecompile:"@%0dns i = %0d, o = %0d"
          |vpiSize:184
          |STRING:@%0dns i = %0d, o = %0d
          |vpiConstType:6
        |vpiArgument:
        \_SysFuncCall: ($time), line:5:40, endln:5:45
          |vpiParent:
          \_SysFuncCall: ($monitor), line:5:5, endln:5:71
          |vpiName:
          \_Identifier: ($time)
            |vpiParent:
            \_SysFuncCall: ($time), line:5:40, endln:5:45
            |vpiName:$time
        |vpiArgument:
        \_HierPath: (intf.drive), line:5:46, endln:5:56
          |vpiParent:
          \_SysFuncCall: ($monitor), line:5:5, endln:5:71
          |vpiActual:
          \_RefObj: (intf), line:5:46, endln:5:50
            |vpiParent:
            \_HierPath: (intf.drive), line:5:46, endln:5:56
            |vpiName:intf
            |vpiActual:
            \_Port: (intf), line:1:31, endln:1:35
          |vpiActual:
          \_RefObj: (work@TESTBENCH.drive), line:5:51, endln:5:56
            |vpiParent:
            \_HierPath: (intf.drive), line:5:46, endln:5:56
            |vpiName:drive
            |vpiFullName:work@TESTBENCH.drive
          |vpiName:intf.drive
        |vpiArgument:
        \_HierPath: (intf.observe), line:5:58, endln:5:70
          |vpiParent:
          \_SysFuncCall: ($monitor), line:5:5, endln:5:71
          |vpiActual:
          \_RefObj: (intf), line:5:58, endln:5:62
            |vpiParent:
            \_HierPath: (intf.observe), line:5:58, endln:5:70
            |vpiName:intf
            |vpiActual:
            \_Port: (intf), line:1:31, endln:1:35
          |vpiActual:
          \_RefObj: (work@TESTBENCH.observe), line:5:63, endln:5:70
            |vpiParent:
            \_HierPath: (intf.observe), line:5:58, endln:5:70
            |vpiName:observe
            |vpiFullName:work@TESTBENCH.observe
          |vpiName:intf.observe
        |vpiName:
        \_Identifier: ($monitor)
          |vpiParent:
          \_SysFuncCall: ($monitor), line:5:5, endln:5:71
          |vpiName:$monitor
      |vpiStmt:
      \_Assignment: , line:6:5, endln:6:19
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:6:18, endln:6:19
          |vpiParent:
          \_Assignment: , line:6:5, endln:6:19
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_HierPath: (intf.drive), line:6:9, endln:6:15
          |vpiParent:
          \_Assignment: , line:6:5, endln:6:19
          |vpiActual:
          \_RefObj: (intf), line:6:9, endln:6:15
            |vpiParent:
            \_HierPath: (intf.drive), line:6:9, endln:6:15
            |vpiName:intf
            |vpiActual:
            \_Port: (intf), line:1:31, endln:1:35
          |vpiActual:
          \_RefObj: (drive), line:6:10, endln:6:15
            |vpiParent:
            \_HierPath: (intf.drive), line:6:9, endln:6:15
            |vpiName:drive
          |vpiName:intf.drive
      |vpiStmt:
      \_DelayControl: , line:7:5, endln:7:106
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |#1
        |vpiStmt:
        \_ImmediateAssert: , line:7:8, endln:7:106
      |vpiStmt:
      \_DelayControl: , line:8:5, endln:8:24
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |#100
        |vpiStmt:
        \_Assignment: , line:8:10, endln:8:24
          |vpiParent:
          \_DelayControl: , line:8:5, endln:8:24
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:8:23, endln:8:24
            |vpiParent:
            \_Assignment: , line:8:10, endln:8:24
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiLhs:
          \_HierPath: (intf.drive), line:8:14, endln:8:20
            |vpiParent:
            \_Assignment: , line:8:10, endln:8:24
            |vpiActual:
            \_RefObj: (intf), line:8:14, endln:8:20
              |vpiParent:
              \_HierPath: (intf.drive), line:8:14, endln:8:20
              |vpiName:intf
              |vpiActual:
              \_Port: (intf), line:1:31, endln:1:35
            |vpiActual:
            \_RefObj: (drive), line:8:15, endln:8:20
              |vpiParent:
              \_HierPath: (intf.drive), line:8:14, endln:8:20
              |vpiName:drive
            |vpiName:intf.drive
      |vpiStmt:
      \_DelayControl: , line:9:5, endln:9:106
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |#1
        |vpiStmt:
        \_ImmediateAssert: , line:9:8, endln:9:106
      |vpiStmt:
      \_DelayControl: , line:10:5, endln:10:19
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |#100
        |vpiStmt:
        \_SysFuncCall: ($finish), line:10:10, endln:10:19
          |vpiParent:
          \_DelayControl: , line:10:5, endln:10:19
          |vpiName:
          \_Identifier: ($finish)
            |vpiParent:
            \_SysFuncCall: ($finish), line:10:10, endln:10:19
            |vpiName:$finish
  |vpiPort:
  \_Port: (intf), line:1:31, endln:1:35
    |vpiParent:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:1:1, endln:12:11
    |vpiName:intf
    |vpiDirection:3
|vpiAllModules:
\_Module: work@OBSERVER (work@OBSERVER), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:30:1, endln:32:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@OBSERVER)
    |vpiParent:
    \_Module: work@OBSERVER (work@OBSERVER), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:30:1, endln:32:10
    |vpiName:work@OBSERVER
  |vpiImportTypespec:
  \_LogicNet: (work@OBSERVER.intf), line:30:27, endln:30:31
    |vpiParent:
    \_Module: work@OBSERVER (work@OBSERVER), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:30:1, endln:32:10
    |vpiName:intf
    |vpiFullName:work@OBSERVER.intf
  |vpiImportTypespec:
  \_LogicNet: (work@OBSERVER.observe), line:31:22, endln:31:29
    |vpiParent:
    \_Module: work@OBSERVER (work@OBSERVER), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:30:1, endln:32:10
    |vpiName:observe
    |vpiFullName:work@OBSERVER.observe
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@OBSERVER.obs), line:31:11, endln:31:14
    |vpiParent:
    \_Module: work@OBSERVER (work@OBSERVER), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:30:1, endln:32:10
    |vpiName:obs
    |vpiFullName:work@OBSERVER.obs
    |vpiNetType:1
  |vpiDefName:work@OBSERVER
  |vpiNet:
  \_LogicNet: (work@OBSERVER.intf), line:30:27, endln:30:31
  |vpiNet:
  \_LogicNet: (work@OBSERVER.observe), line:31:22, endln:31:29
  |vpiNet:
  \_LogicNet: (work@OBSERVER.obs), line:31:11, endln:31:14
  |vpiPort:
  \_Port: (intf), line:30:27, endln:30:31
    |vpiParent:
    \_Module: work@OBSERVER (work@OBSERVER), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:30:1, endln:32:10
    |vpiName:intf
    |vpiDirection:3
  |vpiContAssign:
  \_ContAssign: , line:31:11, endln:31:29
    |vpiParent:
    \_Module: work@OBSERVER (work@OBSERVER), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:30:1, endln:32:10
    |vpiRhs:
    \_HierPath: (intf.observe), line:31:17, endln:31:29
      |vpiParent:
      \_ContAssign: , line:31:11, endln:31:29
      |vpiActual:
      \_RefObj: (intf), line:31:17, endln:31:21
        |vpiParent:
        \_HierPath: (intf.observe), line:31:17, endln:31:29
        |vpiName:intf
        |vpiActual:
        \_LogicNet: (work@OBSERVER.intf), line:30:27, endln:30:31
      |vpiActual:
      \_RefObj: (work@OBSERVER.observe), line:31:22, endln:31:29
        |vpiParent:
        \_HierPath: (intf.observe), line:31:17, endln:31:29
        |vpiName:observe
        |vpiFullName:work@OBSERVER.observe
        |vpiActual:
        \_LogicNet: (work@OBSERVER.observe), line:31:22, endln:31:29
      |vpiName:intf.observe
    |vpiLhs:
    \_RefObj: (work@OBSERVER.obs), line:31:11, endln:31:14
      |vpiParent:
      \_ContAssign: , line:31:11, endln:31:29
      |vpiName:obs
      |vpiFullName:work@OBSERVER.obs
      |vpiActual:
      \_LogicNet: (work@OBSERVER.obs), line:31:11, endln:31:14
|vpiAllModules:
\_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:26:1, endln:28:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@SUB)
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:26:1, endln:28:10
    |vpiName:work@SUB
  |vpiTypedef:
  \_LogicTypespec: , line:26:19, endln:26:23
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:26:1, endln:28:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:26:19, endln:26:23
  |vpiImportTypespec:
  \_LogicNet: (work@SUB.inp), line:26:24, endln:26:27
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:26:1, endln:28:10
    |vpiTypespec:
    \_RefTypespec: (work@SUB.inp), line:26:19, endln:26:23
      |vpiParent:
      \_LogicNet: (work@SUB.inp), line:26:24, endln:26:27
      |vpiFullName:work@SUB.inp
      |vpiActual:
      \_LogicTypespec: , line:26:19, endln:26:23
    |vpiName:inp
    |vpiFullName:work@SUB.inp
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@SUB.out), line:26:40, endln:26:43
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:26:1, endln:28:10
    |vpiTypespec:
    \_RefTypespec: (work@SUB.out), line:26:36, endln:26:39
      |vpiParent:
      \_LogicNet: (work@SUB.out), line:26:40, endln:26:43
      |vpiFullName:work@SUB.out
      |vpiActual:
      \_LogicTypespec: , line:26:19, endln:26:23
    |vpiName:out
    |vpiFullName:work@SUB.out
    |vpiNetType:48
  |vpiDefName:work@SUB
  |vpiNet:
  \_LogicNet: (work@SUB.inp), line:26:24, endln:26:27
  |vpiNet:
  \_LogicNet: (work@SUB.out), line:26:40, endln:26:43
  |vpiPort:
  \_Port: (inp), line:26:24, endln:26:27
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:26:1, endln:28:10
    |vpiName:inp
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@SUB.inp), line:26:19, endln:26:23
      |vpiParent:
      \_Port: (inp), line:26:24, endln:26:27
      |vpiFullName:work@SUB.inp
      |vpiActual:
      \_LogicTypespec: , line:26:19, endln:26:23
  |vpiPort:
  \_Port: (out), line:26:40, endln:26:43
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:26:1, endln:28:10
    |vpiName:out
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@SUB.out), line:26:36, endln:26:39
      |vpiParent:
      \_Port: (out), line:26:40, endln:26:43
      |vpiFullName:work@SUB.out
      |vpiActual:
      \_LogicTypespec: , line:26:19, endln:26:23
  |vpiContAssign:
  \_ContAssign: , line:27:10, endln:27:19
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:26:1, endln:28:10
    |vpiRhs:
    \_RefObj: (work@SUB.inp), line:27:16, endln:27:19
      |vpiParent:
      \_ContAssign: , line:27:10, endln:27:19
      |vpiName:inp
      |vpiFullName:work@SUB.inp
      |vpiActual:
      \_LogicNet: (work@SUB.inp), line:26:24, endln:26:27
    |vpiLhs:
    \_RefObj: (work@SUB.out), line:27:10, endln:27:13
      |vpiParent:
      \_ContAssign: , line:27:10, endln:27:19
      |vpiName:out
      |vpiFullName:work@SUB.out
      |vpiActual:
      \_LogicNet: (work@SUB.out), line:26:40, endln:26:43
|vpiAllModules:
\_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@TOP)
    |vpiParent:
    \_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
    |vpiName:work@TOP
  |vpiTypedef:
  \_InterfaceTypespec: (ConnectTB)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:
    \_Identifier: (ConnectTB)
      |vpiParent:
      \_InterfaceTypespec: (ConnectTB)
      |vpiName:ConnectTB
    |vpiInterface:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
  |vpiTypedef:
  \_ModuleTypespec: (dut)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:dut
    |vpiModule:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
  |vpiTypedef:
  \_ProgramTypespec: (TESTBENCH)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:TESTBENCH
    |vpiProgram:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:1:1, endln:12:11
  |vpiTypedef:
  \_ModuleTypespec: (OBSERVER)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:OBSERVER
    |vpiModule:
    \_Module: work@OBSERVER (work@OBSERVER), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:30:1, endln:32:10
  |vpiImportTypespec:
  \_LogicNet: (work@TOP.drive), line:17:23, endln:17:28
    |vpiParent:
    \_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
    |vpiName:drive
    |vpiFullName:work@TOP.drive
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@TOP.observe), line:17:41, endln:17:48
    |vpiParent:
    \_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
    |vpiName:observe
    |vpiFullName:work@TOP.observe
    |vpiNetType:1
  |vpiDefName:work@TOP
  |vpiNet:
  \_LogicNet: (work@TOP.drive), line:17:23, endln:17:28
  |vpiNet:
  \_LogicNet: (work@TOP.observe), line:17:41, endln:17:48
  |vpiRefModule:
  \_RefModule: work@ConnectTB (conntb), line:16:3, endln:16:12
    |vpiParent:
    \_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
    |vpiName:conntb
    |vpiDefName:work@ConnectTB
    |vpiActual:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
  |vpiRefModule:
  \_RefModule: work@dut (dut1), line:17:3, endln:17:6
    |vpiParent:
    \_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
    |vpiName:dut1
    |vpiDefName:work@dut
    |vpiActual:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiPort:
    \_Port: (i), line:17:14, endln:17:15
      |vpiParent:
      \_RefModule: work@dut (dut1), line:17:3, endln:17:6
      |vpiName:i
      |vpiHighConn:
      \_HierPath: (conntb.drive), line:17:16, endln:17:28
        |vpiParent:
        \_Port: (i), line:17:14, endln:17:15
        |vpiActual:
        \_RefObj: (conntb), line:17:16, endln:17:22
          |vpiParent:
          \_HierPath: (conntb.drive), line:17:16, endln:17:28
          |vpiName:conntb
          |vpiActual:
          \_RefModule: work@ConnectTB (conntb), line:16:3, endln:16:12
        |vpiActual:
        \_RefObj: (work@TOP.dut1.i.drive), line:17:23, endln:17:28
          |vpiParent:
          \_HierPath: (conntb.drive), line:17:16, endln:17:28
          |vpiName:drive
          |vpiFullName:work@TOP.dut1.i.drive
          |vpiActual:
          \_LogicNet: (work@TOP.drive), line:17:23, endln:17:28
        |vpiName:conntb.drive
    |vpiPort:
    \_Port: (o), line:17:32, endln:17:33
      |vpiParent:
      \_RefModule: work@dut (dut1), line:17:3, endln:17:6
      |vpiName:o
      |vpiHighConn:
      \_HierPath: (conntb.observe), line:17:34, endln:17:48
        |vpiParent:
        \_Port: (o), line:17:32, endln:17:33
        |vpiActual:
        \_RefObj: (conntb), line:17:34, endln:17:40
          |vpiParent:
          \_HierPath: (conntb.observe), line:17:34, endln:17:48
          |vpiName:conntb
          |vpiActual:
          \_RefModule: work@ConnectTB (conntb), line:16:3, endln:16:12
        |vpiActual:
        \_RefObj: (work@TOP.dut1.o.observe), line:17:41, endln:17:48
          |vpiParent:
          \_HierPath: (conntb.observe), line:17:34, endln:17:48
          |vpiName:observe
          |vpiFullName:work@TOP.dut1.o.observe
          |vpiActual:
          \_LogicNet: (work@TOP.observe), line:17:41, endln:17:48
        |vpiName:conntb.observe
  |vpiRefModule:
  \_RefModule: work@TESTBENCH (tb), line:18:3, endln:18:12
    |vpiParent:
    \_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
    |vpiName:tb
    |vpiDefName:work@TESTBENCH
    |vpiActual:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:1:1, endln:12:11
    |vpiPort:
    \_Port: (intf), line:18:17, endln:18:21
      |vpiParent:
      \_RefModule: work@TESTBENCH (tb), line:18:3, endln:18:12
      |vpiName:intf
      |vpiHighConn:
      \_HierPath: (conntb.tb), line:18:22, endln:18:31
        |vpiParent:
        \_Port: (intf), line:18:17, endln:18:21
        |vpiActual:
        \_RefObj: (conntb), line:18:22, endln:18:28
          |vpiParent:
          \_HierPath: (conntb.tb), line:18:22, endln:18:31
          |vpiName:conntb
          |vpiActual:
          \_RefModule: work@ConnectTB (conntb), line:16:3, endln:16:12
        |vpiActual:
        \_RefObj: (work@TOP.tb.intf.tb), line:18:29, endln:18:31
          |vpiParent:
          \_HierPath: (conntb.tb), line:18:22, endln:18:31
          |vpiName:tb
          |vpiFullName:work@TOP.tb.intf.tb
          |vpiActual:
          \_RefModule: work@TESTBENCH (tb), line:18:3, endln:18:12
        |vpiName:conntb.tb
  |vpiRefModule:
  \_RefModule: work@OBSERVER (obs), line:19:3, endln:19:11
    |vpiParent:
    \_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
    |vpiName:obs
    |vpiDefName:work@OBSERVER
    |vpiActual:
    \_Module: work@OBSERVER (work@OBSERVER), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:30:1, endln:32:10
    |vpiPort:
    \_Port: (intf), line:19:17, endln:19:21
      |vpiParent:
      \_RefModule: work@OBSERVER (obs), line:19:3, endln:19:11
      |vpiName:intf
      |vpiHighConn:
      \_RefObj: (work@TOP.obs.intf.conntb), line:19:22, endln:19:28
        |vpiParent:
        \_Port: (intf), line:19:17, endln:19:21
        |vpiName:conntb
        |vpiFullName:work@TOP.obs.intf.conntb
        |vpiActual:
        \_RefModule: work@ConnectTB (conntb), line:16:3, endln:16:12
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut)
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiName:work@dut
  |vpiTypedef:
  \_InterfaceTypespec: (ConnectTB)
  |vpiTypedef:
  \_ModuleTypespec: (middle)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:middle
    |vpiModule:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:22:1, endln:24:10
  |vpiTypedef:
  \_LogicTypespec: , line:2:19, endln:2:23
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:19, endln:2:23
  |vpiImportTypespec:
  \_LogicNet: (work@dut.i), line:2:24, endln:2:25
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.i), line:2:19, endln:2:23
      |vpiParent:
      \_LogicNet: (work@dut.i), line:2:24, endln:2:25
      |vpiFullName:work@dut.i
      |vpiActual:
      \_LogicTypespec: , line:2:19, endln:2:23
    |vpiName:i
    |vpiFullName:work@dut.i
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dut.o), line:2:38, endln:2:39
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.o), line:2:34, endln:2:37
      |vpiParent:
      \_LogicNet: (work@dut.o), line:2:38, endln:2:39
      |vpiFullName:work@dut.o
      |vpiActual:
      \_LogicTypespec: , line:2:19, endln:2:23
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicNet: (work@dut.drive), line:3:17, endln:3:22
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiName:drive
    |vpiFullName:work@dut.drive
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dut.observe), line:4:21, endln:4:28
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiName:observe
    |vpiFullName:work@dut.observe
    |vpiNetType:1
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.i), line:2:24, endln:2:25
  |vpiNet:
  \_LogicNet: (work@dut.o), line:2:38, endln:2:39
  |vpiNet:
  \_LogicNet: (work@dut.drive), line:3:17, endln:3:22
  |vpiNet:
  \_LogicNet: (work@dut.observe), line:4:21, endln:4:28
  |vpiPort:
  \_Port: (i), line:2:24, endln:2:25
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiName:i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@dut.i), line:2:19, endln:2:23
      |vpiParent:
      \_Port: (i), line:2:24, endln:2:25
      |vpiFullName:work@dut.i
      |vpiActual:
      \_LogicTypespec: , line:2:19, endln:2:23
  |vpiPort:
  \_Port: (o), line:2:38, endln:2:39
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@dut.o), line:2:34, endln:2:37
      |vpiParent:
      \_Port: (o), line:2:38, endln:2:39
      |vpiFullName:work@dut.o
      |vpiActual:
      \_LogicTypespec: , line:2:19, endln:2:23
  |vpiContAssign:
  \_ContAssign: , line:3:10, endln:3:26
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiRhs:
    \_RefObj: (work@dut.i), line:3:25, endln:3:26
      |vpiParent:
      \_ContAssign: , line:3:10, endln:3:26
      |vpiName:i
      |vpiFullName:work@dut.i
      |vpiActual:
      \_LogicNet: (work@dut.i), line:2:24, endln:2:25
    |vpiLhs:
    \_HierPath: (conntb.drive), line:3:16, endln:3:22
      |vpiParent:
      \_ContAssign: , line:3:10, endln:3:26
      |vpiActual:
      \_RefObj: (conntb), line:3:16, endln:3:22
        |vpiParent:
        \_HierPath: (conntb.drive), line:3:16, endln:3:22
        |vpiName:conntb
        |vpiActual:
        \_RefModule: work@ConnectTB (conntb), line:5:3, endln:5:12
      |vpiActual:
      \_RefObj: (drive), line:3:17, endln:3:22
        |vpiParent:
        \_HierPath: (conntb.drive), line:3:16, endln:3:22
        |vpiName:drive
        |vpiActual:
        \_LogicNet: (work@dut.drive), line:3:17, endln:3:22
      |vpiName:conntb.drive
  |vpiContAssign:
  \_ContAssign: , line:4:10, endln:4:28
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiRhs:
    \_HierPath: (conntb.observe), line:4:14, endln:4:28
      |vpiParent:
      \_ContAssign: , line:4:10, endln:4:28
      |vpiActual:
      \_RefObj: (conntb), line:4:14, endln:4:20
        |vpiParent:
        \_HierPath: (conntb.observe), line:4:14, endln:4:28
        |vpiName:conntb
        |vpiActual:
        \_RefModule: work@ConnectTB (conntb), line:5:3, endln:5:12
      |vpiActual:
      \_RefObj: (work@dut.observe), line:4:21, endln:4:28
        |vpiParent:
        \_HierPath: (conntb.observe), line:4:14, endln:4:28
        |vpiName:observe
        |vpiFullName:work@dut.observe
        |vpiActual:
        \_LogicNet: (work@dut.observe), line:4:21, endln:4:28
      |vpiName:conntb.observe
    |vpiLhs:
    \_RefObj: (work@dut.o), line:4:10, endln:4:11
      |vpiParent:
      \_ContAssign: , line:4:10, endln:4:28
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_LogicNet: (work@dut.o), line:2:38, endln:2:39
  |vpiRefModule:
  \_RefModule: work@ConnectTB (conntb), line:5:3, endln:5:12
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiName:conntb
    |vpiDefName:work@ConnectTB
    |vpiActual:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
  |vpiRefModule:
  \_RefModule: work@middle (middle1), line:6:3, endln:6:9
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiName:middle1
    |vpiDefName:work@middle
    |vpiActual:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:22:1, endln:24:10
    |vpiPort:
    \_Port: (intf), line:6:20, endln:6:24
      |vpiParent:
      \_RefModule: work@middle (middle1), line:6:3, endln:6:9
      |vpiName:intf
      |vpiHighConn:
      \_HierPath: (conntb.dut), line:6:25, endln:6:35
        |vpiParent:
        \_Port: (intf), line:6:20, endln:6:24
        |vpiActual:
        \_RefObj: (conntb), line:6:25, endln:6:31
          |vpiParent:
          \_HierPath: (conntb.dut), line:6:25, endln:6:35
          |vpiName:conntb
          |vpiActual:
          \_RefModule: work@ConnectTB (conntb), line:5:3, endln:5:12
        |vpiActual:
        \_RefObj: (work@dut.middle1.intf.dut), line:6:32, endln:6:35
          |vpiParent:
          \_HierPath: (conntb.dut), line:6:25, endln:6:35
          |vpiName:dut
          |vpiFullName:work@dut.middle1.intf.dut
          |vpiActual:
          \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
        |vpiName:conntb.dut
|vpiAllModules:
\_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:22:1, endln:24:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@middle)
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:22:1, endln:24:10
    |vpiName:work@middle
  |vpiTypedef:
  \_ModuleTypespec: (SUB)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:SUB
    |vpiModule:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:26:1, endln:28:10
  |vpiImportTypespec:
  \_LogicNet: (work@middle.intf), line:22:26, endln:22:30
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:22:1, endln:24:10
    |vpiName:intf
    |vpiFullName:work@middle.intf
  |vpiImportTypespec:
  \_LogicNet: (work@middle.drive), line:23:22, endln:23:27
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:22:1, endln:24:10
    |vpiName:drive
    |vpiFullName:work@middle.drive
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@middle.observe), line:23:40, endln:23:47
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:22:1, endln:24:10
    |vpiName:observe
    |vpiFullName:work@middle.observe
    |vpiNetType:1
  |vpiDefName:work@middle
  |vpiNet:
  \_LogicNet: (work@middle.intf), line:22:26, endln:22:30
  |vpiNet:
  \_LogicNet: (work@middle.drive), line:23:22, endln:23:27
  |vpiNet:
  \_LogicNet: (work@middle.observe), line:23:40, endln:23:47
  |vpiPort:
  \_Port: (intf), line:22:26, endln:22:30
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:22:1, endln:24:10
    |vpiName:intf
    |vpiDirection:3
  |vpiRefModule:
  \_RefModule: work@SUB (sub1), line:23:3, endln:23:6
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:22:1, endln:24:10
    |vpiName:sub1
    |vpiDefName:work@SUB
    |vpiActual:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:26:1, endln:28:10
    |vpiPort:
    \_Port: (inp), line:23:13, endln:23:16
      |vpiParent:
      \_RefModule: work@SUB (sub1), line:23:3, endln:23:6
      |vpiName:inp
      |vpiHighConn:
      \_HierPath: (intf.drive), line:23:17, endln:23:27
        |vpiParent:
        \_Port: (inp), line:23:13, endln:23:16
        |vpiActual:
        \_RefObj: (intf), line:23:17, endln:23:21
          |vpiParent:
          \_HierPath: (intf.drive), line:23:17, endln:23:27
          |vpiName:intf
          |vpiActual:
          \_LogicNet: (work@middle.intf), line:22:26, endln:22:30
        |vpiActual:
        \_RefObj: (work@middle.sub1.inp.drive), line:23:22, endln:23:27
          |vpiParent:
          \_HierPath: (intf.drive), line:23:17, endln:23:27
          |vpiName:drive
          |vpiFullName:work@middle.sub1.inp.drive
          |vpiActual:
          \_LogicNet: (work@middle.drive), line:23:22, endln:23:27
        |vpiName:intf.drive
    |vpiPort:
    \_Port: (out), line:23:31, endln:23:34
      |vpiParent:
      \_RefModule: work@SUB (sub1), line:23:3, endln:23:6
      |vpiName:out
      |vpiHighConn:
      \_HierPath: (intf.observe), line:23:35, endln:23:47
        |vpiParent:
        \_Port: (out), line:23:31, endln:23:34
        |vpiActual:
        \_RefObj: (intf), line:23:35, endln:23:39
          |vpiParent:
          \_HierPath: (intf.observe), line:23:35, endln:23:47
          |vpiName:intf
          |vpiActual:
          \_LogicNet: (work@middle.intf), line:22:26, endln:22:30
        |vpiActual:
        \_RefObj: (work@middle.sub1.out.observe), line:23:40, endln:23:47
          |vpiParent:
          \_HierPath: (intf.observe), line:23:35, endln:23:47
          |vpiName:observe
          |vpiFullName:work@middle.sub1.out.observe
          |vpiActual:
          \_LogicNet: (work@middle.observe), line:23:40, endln:23:47
        |vpiName:intf.observe
|vpiTypedef:
\_ProgramTypespec: (TESTBENCH)
|vpiTypedef:
\_InterfaceTypespec: (ConnectTB)
|vpiTypedef:
\_ModuleTypespec: (OBSERVER)
|vpiTypedef:
\_ModuleTypespec: (SUB)
|vpiTypedef:
\_ModuleTypespec: (TOP)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:TOP
  |vpiModule:
  \_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
|vpiTypedef:
\_ModuleTypespec: (dut)
|vpiTypedef:
\_ModuleTypespec: (middle)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 16
[WARNING] : 10
[   NOTE] : 0
