`timescale 1ns/1ns

module asyncdelaybig (adel_ie, adel_oe, bd, delpulse_out, ploadenable_ttl, refpulse_out, ttlpulse_in );
// generated by  HDL Direct 16.3-p003 (v16-3-85B) 10/27/2009
// on Fri Dec 02 10:08:27 2011
// from tubii_lib/ASYNCDELAYBIG/sch_1

  inout  adel_ie;
  inout  adel_oe;
  inout [8:0] bd;
  inout  delpulse_out;
  inout  ploadenable_ttl;
  inout  refpulse_out;
  inout  ttlpulse_in;
  // global signal glbl.gnd;

  wire  unnamed_1_ds1023500_i1_le;
  wire [7:0] unnamed_1_ds1023500_i1_p;
  wire  unnamed_1_f06_i2_y;

  wire  gnd;
  wire  page1_gnd;

  assign gnd = glbl.gnd;
  assign page1_gnd = gnd;

// begin instances 

  ds1023500 page1_i1  (.in(ttlpulse_in),
	.\le* (unnamed_1_ds1023500_i1_le),
	.ms(bd[8]),
	.out(delpulse_out),
	.p(unnamed_1_ds1023500_i1_p[7:0]),
	.ps(glbl.gnd),
	.pwm(refpulse_out));

  f06 page1_i2  (.a(adel_oe),
	.\y* (unnamed_1_f06_i2_y));
  defparam page1_i2.size = 1;

  hc574f page1_i3  (.ck(adel_ie),
	.d(bd[7:0]),
	.\oe* (unnamed_1_f06_i2_y),
	.q(unnamed_1_ds1023500_i1_p[7:0]));

  f06 page1_i4  (.a(ploadenable_ttl),
	.\y* (unnamed_1_ds1023500_i1_le));
  defparam page1_i4.size = 1;

endmodule // asyncdelaybig(sch_1) 
