
*** Running vivado
    with args -log testbench.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source testbench.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source testbench.tcl -notrace
Command: synth_design -top testbench -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10496 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 388.789 ; gain = 100.039
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'testbench' [D:/Vivado Projects/Lab1/testbench.vhd:21]
INFO: [Synth 8-3491] module 'rsrc' declared at 'D:/Vivado Projects/Lab1/rsrc.vhd:11' bound to instance 'rsrc1' of component 'rsrc' [D:/Vivado Projects/Lab1/testbench.vhd:109]
INFO: [Synth 8-638] synthesizing module 'rsrc' [D:/Vivado Projects/Lab1/rsrc.vhd:21]
INFO: [Synth 8-3491] module 'pc' declared at 'D:/Vivado Projects/Lab1/pc.vhd:11' bound to instance 'rsrcpc' of component 'pc' [D:/Vivado Projects/Lab1/rsrc.vhd:203]
INFO: [Synth 8-638] synthesizing module 'pc' [D:/Vivado Projects/Lab1/pc.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'pc' (1#1) [D:/Vivado Projects/Lab1/pc.vhd:20]
INFO: [Synth 8-3491] module 'a' declared at 'D:/Vivado Projects/Lab1/a.vhd:10' bound to instance 'rsrcareg' of component 'a' [D:/Vivado Projects/Lab1/rsrc.vhd:211]
INFO: [Synth 8-638] synthesizing module 'a' [D:/Vivado Projects/Lab1/a.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'a' (2#1) [D:/Vivado Projects/Lab1/a.vhd:17]
INFO: [Synth 8-3491] module 'c' declared at 'D:/Vivado Projects/Lab1/c.vhd:10' bound to instance 'rsrccreg' of component 'c' [D:/Vivado Projects/Lab1/rsrc.vhd:217]
INFO: [Synth 8-638] synthesizing module 'c' [D:/Vivado Projects/Lab1/c.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'c' (3#1) [D:/Vivado Projects/Lab1/c.vhd:18]
INFO: [Synth 8-3491] module 'alu' declared at 'D:/Vivado Projects/Lab1/alu.vhd:12' bound to instance 'rsrcalu' of component 'alu' [D:/Vivado Projects/Lab1/rsrc.vhd:224]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/Vivado Projects/Lab1/alu.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'alu' (4#1) [D:/Vivado Projects/Lab1/alu.vhd:31]
INFO: [Synth 8-3491] module 'shiftcounter' declared at 'D:/Vivado Projects/Lab1/shiftcounter.vhd:11' bound to instance 'rsrcshiftcounter' of component 'shiftcounter' [D:/Vivado Projects/Lab1/rsrc.vhd:242]
INFO: [Synth 8-638] synthesizing module 'shiftcounter' [D:/Vivado Projects/Lab1/shiftcounter.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'shiftcounter' (5#1) [D:/Vivado Projects/Lab1/shiftcounter.vhd:17]
INFO: [Synth 8-3491] module 'regfile' declared at 'D:/Vivado Projects/Lab1/regfile.vhd:10' bound to instance 'rsrcregfile' of component 'regfile' [D:/Vivado Projects/Lab1/rsrc.vhd:247]
INFO: [Synth 8-638] synthesizing module 'regfile' [D:/Vivado Projects/Lab1/regfile.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'regfile' (6#1) [D:/Vivado Projects/Lab1/regfile.vhd:24]
INFO: [Synth 8-3491] module 'ma' declared at 'D:/Vivado Projects/Lab1/ma.vhd:10' bound to instance 'rsrcmareg' of component 'ma' [D:/Vivado Projects/Lab1/rsrc.vhd:260]
INFO: [Synth 8-638] synthesizing module 'ma' [D:/Vivado Projects/Lab1/ma.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ma' (7#1) [D:/Vivado Projects/Lab1/ma.vhd:17]
INFO: [Synth 8-3491] module 'md' declared at 'D:/Vivado Projects/Lab1/md.vhd:10' bound to instance 'rsrcmdreg' of component 'md' [D:/Vivado Projects/Lab1/rsrc.vhd:266]
INFO: [Synth 8-638] synthesizing module 'md' [D:/Vivado Projects/Lab1/md.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'md' (8#1) [D:/Vivado Projects/Lab1/md.vhd:21]
INFO: [Synth 8-3491] module 'ir' declared at 'D:/Vivado Projects/Lab1/ir.vhd:10' bound to instance 'rsrcirreg' of component 'ir' [D:/Vivado Projects/Lab1/rsrc.vhd:276]
INFO: [Synth 8-638] synthesizing module 'ir' [D:/Vivado Projects/Lab1/ir.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ir' (9#1) [D:/Vivado Projects/Lab1/ir.vhd:20]
INFO: [Synth 8-3491] module 'conbit' declared at 'D:/Vivado Projects/Lab1/conbit.vhd:10' bound to instance 'rsrcconbit' of component 'conbit' [D:/Vivado Projects/Lab1/rsrc.vhd:285]
INFO: [Synth 8-638] synthesizing module 'conbit' [D:/Vivado Projects/Lab1/conbit.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'conbit' (10#1) [D:/Vivado Projects/Lab1/conbit.vhd:16]
INFO: [Synth 8-3491] module 'control' declared at 'D:/Vivado Projects/Lab1/control.vhd:12' bound to instance 'rsrccontrol' of component 'control' [D:/Vivado Projects/Lab1/rsrc.vhd:290]
INFO: [Synth 8-638] synthesizing module 'control' [D:/Vivado Projects/Lab1/control.vhd:54]
INFO: [Synth 8-3491] module 'controlstore' declared at 'D:/Vivado Projects/Lab1/controlstore.vhd:11' bound to instance 'mycontrolstore' of component 'controlstore' [D:/Vivado Projects/Lab1/control.vhd:97]
INFO: [Synth 8-638] synthesizing module 'controlstore' [D:/Vivado Projects/Lab1/controlstore.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'controlstore' (11#1) [D:/Vivado Projects/Lab1/controlstore.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'control' (12#1) [D:/Vivado Projects/Lab1/control.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'rsrc' (13#1) [D:/Vivado Projects/Lab1/rsrc.vhd:21]
INFO: [Synth 8-3491] module 'eprom' declared at 'D:/Vivado Projects/Lab1/eprom.vhd:11' bound to instance 'erpom1' of component 'eprom' [D:/Vivado Projects/Lab1/testbench.vhd:118]
INFO: [Synth 8-638] synthesizing module 'eprom' [D:/Vivado Projects/Lab1/eprom.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'eprom' (14#1) [D:/Vivado Projects/Lab1/eprom.vhd:18]
INFO: [Synth 8-3491] module 'sram' declared at 'D:/Vivado Projects/Lab1/sram.vhd:11' bound to instance 'sram1' of component 'sram' [D:/Vivado Projects/Lab1/testbench.vhd:124]
INFO: [Synth 8-638] synthesizing module 'sram' [D:/Vivado Projects/Lab1/sram.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'sram' (15#1) [D:/Vivado Projects/Lab1/sram.vhd:20]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'D:/Vivado Projects/Lab1/Lab1.runs/synth_1/.Xil/Vivado-3924-DESKTOP-89ULBBA/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'dcm1' of component 'clk_wiz_0' [D:/Vivado Projects/Lab1/testbench.vhd:132]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/Vivado Projects/Lab1/Lab1.runs/synth_1/.Xil/Vivado-3924-DESKTOP-89ULBBA/realtime/clk_wiz_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'vga' declared at 'D:/Vivado Projects/Lab1/vga.vhd:6' bound to instance 'vga1' of component 'vga' [D:/Vivado Projects/Lab1/testbench.vhd:137]
INFO: [Synth 8-638] synthesizing module 'vga' [D:/Vivado Projects/Lab1/vga.vhd:20]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'D:/Vivado Projects/Lab1/Lab1.runs/synth_1/.Xil/Vivado-3924-DESKTOP-89ULBBA/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'myrom' of component 'blk_mem_gen_0' [D:/Vivado Projects/Lab1/vga.vhd:42]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [D:/Vivado Projects/Lab1/Lab1.runs/synth_1/.Xil/Vivado-3924-DESKTOP-89ULBBA/realtime/blk_mem_gen_0_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'vga' (16#1) [D:/Vivado Projects/Lab1/vga.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'testbench' (17#1) [D:/Vivado Projects/Lab1/testbench.vhd:21]
WARNING: [Synth 8-3331] design conbit has unconnected port ir[31]
WARNING: [Synth 8-3331] design conbit has unconnected port ir[30]
WARNING: [Synth 8-3331] design conbit has unconnected port ir[29]
WARNING: [Synth 8-3331] design conbit has unconnected port ir[28]
WARNING: [Synth 8-3331] design conbit has unconnected port ir[27]
WARNING: [Synth 8-3331] design conbit has unconnected port ir[26]
WARNING: [Synth 8-3331] design conbit has unconnected port ir[25]
WARNING: [Synth 8-3331] design conbit has unconnected port ir[24]
WARNING: [Synth 8-3331] design conbit has unconnected port ir[23]
WARNING: [Synth 8-3331] design conbit has unconnected port ir[22]
WARNING: [Synth 8-3331] design conbit has unconnected port ir[21]
WARNING: [Synth 8-3331] design conbit has unconnected port ir[20]
WARNING: [Synth 8-3331] design conbit has unconnected port ir[19]
WARNING: [Synth 8-3331] design conbit has unconnected port ir[18]
WARNING: [Synth 8-3331] design conbit has unconnected port ir[17]
WARNING: [Synth 8-3331] design conbit has unconnected port ir[16]
WARNING: [Synth 8-3331] design conbit has unconnected port ir[15]
WARNING: [Synth 8-3331] design conbit has unconnected port ir[14]
WARNING: [Synth 8-3331] design conbit has unconnected port ir[13]
WARNING: [Synth 8-3331] design conbit has unconnected port ir[12]
WARNING: [Synth 8-3331] design conbit has unconnected port ir[11]
WARNING: [Synth 8-3331] design conbit has unconnected port ir[10]
WARNING: [Synth 8-3331] design conbit has unconnected port ir[9]
WARNING: [Synth 8-3331] design conbit has unconnected port ir[8]
WARNING: [Synth 8-3331] design conbit has unconnected port ir[7]
WARNING: [Synth 8-3331] design conbit has unconnected port ir[6]
WARNING: [Synth 8-3331] design conbit has unconnected port ir[5]
WARNING: [Synth 8-3331] design conbit has unconnected port ir[4]
WARNING: [Synth 8-3331] design conbit has unconnected port ir[3]
WARNING: [Synth 8-3331] design regfile has unconnected port ir[31]
WARNING: [Synth 8-3331] design regfile has unconnected port ir[30]
WARNING: [Synth 8-3331] design regfile has unconnected port ir[29]
WARNING: [Synth 8-3331] design regfile has unconnected port ir[28]
WARNING: [Synth 8-3331] design regfile has unconnected port ir[27]
WARNING: [Synth 8-3331] design regfile has unconnected port ir[11]
WARNING: [Synth 8-3331] design regfile has unconnected port ir[10]
WARNING: [Synth 8-3331] design regfile has unconnected port ir[9]
WARNING: [Synth 8-3331] design regfile has unconnected port ir[8]
WARNING: [Synth 8-3331] design regfile has unconnected port ir[7]
WARNING: [Synth 8-3331] design regfile has unconnected port ir[6]
WARNING: [Synth 8-3331] design regfile has unconnected port ir[5]
WARNING: [Synth 8-3331] design regfile has unconnected port ir[4]
WARNING: [Synth 8-3331] design regfile has unconnected port ir[3]
WARNING: [Synth 8-3331] design regfile has unconnected port ir[2]
WARNING: [Synth 8-3331] design regfile has unconnected port ir[1]
WARNING: [Synth 8-3331] design regfile has unconnected port ir[0]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port rrc[31]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port rrc[30]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port rrc[29]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port rrc[28]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port rrc[27]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port rrc[26]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port rrc[25]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port rrc[24]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port rrc[23]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port rrc[22]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port rrc[21]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port rrc[20]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port rrc[19]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port rrc[18]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port rrc[17]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port rrc[16]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port rrc[15]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port rrc[14]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port rrc[13]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port rrc[12]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port rrc[11]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port rrc[10]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port rrc[9]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port rrc[8]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port rrc[7]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port rrc[6]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port rrc[5]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port ir[31]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port ir[30]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port ir[29]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port ir[28]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port ir[27]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port ir[26]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port ir[25]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port ir[24]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port ir[23]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port ir[22]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port ir[21]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port ir[20]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port ir[19]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port ir[18]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port ir[17]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port ir[16]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port ir[15]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port ir[14]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port ir[13]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port ir[12]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port ir[11]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port ir[10]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port ir[9]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port ir[8]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port ir[7]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port ir[6]
WARNING: [Synth 8-3331] design shiftcounter has unconnected port ir[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 444.152 ; gain = 155.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 444.152 ; gain = 155.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 444.152 ; gain = 155.402
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Vivado Projects/Lab1/Lab1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'dcm1'
Finished Parsing XDC File [d:/Vivado Projects/Lab1/Lab1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'dcm1'
Parsing XDC File [d:/Vivado Projects/Lab1/Lab1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'vga1/myrom'
Finished Parsing XDC File [d:/Vivado Projects/Lab1/Lab1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'vga1/myrom'
Parsing XDC File [D:/Vivado Projects/Lab1/rsrc.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [D:/Vivado Projects/Lab1/rsrc.xdc:1]
Finished Parsing XDC File [D:/Vivado Projects/Lab1/rsrc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado Projects/Lab1/rsrc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/testbench_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/testbench_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 806.125 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 806.125 ; gain = 517.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 806.125 ; gain = 517.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  {d:/Vivado Projects/Lab1/Lab1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  {d:/Vivado Projects/Lab1/Lab1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 5).
Applied set_property DONT_TOUCH = true for dcm1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vga1/myrom. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 806.125 ; gain = 517.375
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Vivado Projects/Lab1/alu.vhd:44]
INFO: [Synth 8-5546] ROM "d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga_ena" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 806.125 ; gain = 517.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 39    
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	  80 Input     44 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 5     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module testbench 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module pc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module a 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module c 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
Module shiftcounter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	  32 Input      1 Bit        Muxes := 32    
Module ma 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module md 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ir 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module conbit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module controlstore 
Detailed RTL Component Info : 
+---Muxes : 
	  80 Input     44 Bit        Muxes := 1     
Module control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
Module eprom 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
Module sram 
Detailed RTL Component Info : 
+---RAMs : 
	              32K Bit         RAMs := 1     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rsrc1/rsrccontrol/mycontrolstore/d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'vga1/b_reg[0]' (FDR) to 'vga1/g_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga1/g_reg[0]' (FDR) to 'vga1/r_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga1/r_reg[0] )
WARNING: [Synth 8-3332] Sequential element (rsrc1/rsrcmareg/address_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (rsrc1/rsrcmareg/address_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (vga1/r_reg[0]) is unused and will be removed from module testbench.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 806.125 ; gain = 517.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives        | 
+------------+-------------------+-----------+----------------------+-------------------+
|testbench   | sram1/myarray_reg | Implied   | 1 K x 32             | RAM256X1S x 128   | 
+------------+-------------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm1/clk_out1' to pin 'dcm1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm1/clk_out2' to pin 'dcm1/bbstub_clk_out2/O'
WARNING: [Synth 8-565] redefining clock 'clk'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 806.125 ; gain = 517.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 806.125 ; gain = 517.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives        | 
+------------+-------------------+-----------+----------------------+-------------------+
|testbench   | sram1/myarray_reg | Implied   | 1 K x 32             | RAM256X1S x 128   | 
+------------+-------------------+-----------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 842.367 ; gain = 553.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 842.367 ; gain = 553.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 842.367 ; gain = 553.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 842.367 ; gain = 553.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 842.367 ; gain = 553.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 842.367 ; gain = 553.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 842.367 ; gain = 553.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |blk_mem_gen_0_bbox_1 |     1|
|2     |clk_wiz_0_bbox_0     |     1|
|3     |CARRY4               |    16|
|4     |LUT1                 |     5|
|5     |LUT2                 |   186|
|6     |LUT3                 |   147|
|7     |LUT4                 |   147|
|8     |LUT5                 |   202|
|9     |LUT6                 |   992|
|10    |MUXF7                |   257|
|11    |MUXF8                |    60|
|12    |RAM256X1S            |   128|
|13    |FDRE                 |  1309|
|14    |IBUF                 |     1|
|15    |OBUF                 |    14|
+------+---------------------+------+

Report Instance Areas: 
+------+----------------+--------+------+
|      |Instance        |Module  |Cells |
+------+----------------+--------+------+
|1     |top             |        |  3475|
|2     |  rsrc1         |rsrc    |  3204|
|3     |    rsrcalu     |alu     |    52|
|4     |    rsrcareg    |a       |    32|
|5     |    rsrccontrol |control |   771|
|6     |    rsrccreg    |c       |    32|
|7     |    rsrcirreg   |ir      |   134|
|8     |    rsrcmareg   |ma      |   178|
|9     |    rsrcmdreg   |md      |    64|
|10    |    rsrcpc      |pc      |    33|
|11    |    rsrcregfile |regfile |  1908|
|12    |  sram1         |sram    |   160|
|13    |  vga1          |vga     |    92|
+------+----------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 842.367 ; gain = 553.617
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 842.367 ; gain = 191.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 842.367 ; gain = 553.617
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 462 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 842.367 ; gain = 565.090
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado Projects/Lab1/Lab1.runs/synth_1/testbench.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file testbench_utilization_synth.rpt -pb testbench_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 842.367 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Oct 10 01:22:43 2018...
