<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>The_lord_of_the_rings</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>apb_pipe</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>resetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">resetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>apb_1</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="apb" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="apb_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>paddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PSEL</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>psel</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PENABLE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>penable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PWRITE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwrite</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PWDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PRDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>prdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PSLVERR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pslverr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>hlt</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="apb" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="apb_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hlt_paddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PSEL</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hlt_psel</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PENABLE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hlt_penable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PWRITE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hlt_pwrite</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PWDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hlt_pwdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hlt_pready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PRDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hlt_prdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PSLVERR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hlt_pslverr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>apb_pipe</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>66e7349e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>apb_pipe</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>66e7349e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>test</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0deffdf0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2646bc94</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>resetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>paddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.data_bits&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.data_bits&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwrite</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>penable</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>psel</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>prdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.data_bits&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pslverr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hlt_paddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hlt_pwdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hlt_pwrite</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hlt_penable</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hlt_psel</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hlt_prdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hlt_pready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hlt_pslverr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>data_bits</spirit:name>
        <spirit:displayName>Data Bits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.data_bits" spirit:minimum="0" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>reg_address_bits</spirit:name>
        <spirit:displayName>Reg Address Bits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.reg_address_bits" spirit:minimum="0" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>word_base</spirit:name>
        <spirit:displayName>Word Base</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.word_base" spirit:minimum="0" spirit:rangeType="long">2</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>vivado_project.srcs/sources_1/new/alu.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_project.srcs/sources_1/new/RAM.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_project.srcs/sources_1/new/ip_manager.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_project.srcs/sources_1/new/stages/fetch.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_project.srcs/sources_1/new/control_unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_project.srcs/sources_1/new/helpers.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_project.srcs/sources_1/new/stages/decode.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_project.srcs/sources_1/new/stages/execute.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_project.srcs/sources_1/new/delayed_decode_stage_function.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_project.srcs/sources_1/new/Registers.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_project.srcs/sources_1/new/Processor.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_project.srcs/sources_1/new/ram.data</spirit:name>
        <spirit:userFileType>data</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_project.srcs/sources_1/new/axi_pipe.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_3ef8ed3e</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>vivado_project.srcs/sources_1/new/alu.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_project.srcs/sources_1/new/RAM.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_project.srcs/sources_1/new/ip_manager.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_project.srcs/sources_1/new/stages/fetch.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_project.srcs/sources_1/new/control_unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_project.srcs/sources_1/new/helpers.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_project.srcs/sources_1/new/stages/decode.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_project.srcs/sources_1/new/stages/execute.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_project.srcs/sources_1/new/delayed_decode_stage_function.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_project.srcs/sources_1/new/Registers.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_project.srcs/sources_1/new/Processor.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_project.srcs/sources_1/new/ram.data</spirit:name>
        <spirit:userFileType>data</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vivado_project.srcs/sources_1/new/axi_pipe.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>vivado_project.srcs/sim_1/new/test.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>test_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/apb_pipe_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_2646bc94</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>apb_pipe_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>data_bits</spirit:name>
      <spirit:displayName>Data Bits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.data_bits" spirit:minimum="0" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>reg_address_bits</spirit:name>
      <spirit:displayName>Reg Address Bits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.reg_address_bits" spirit:minimum="0" spirit:rangeType="long">5</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">apb_pipe_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>word_base</spirit:name>
      <spirit:displayName>Word Base</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.word_base" spirit:minimum="0" spirit:rangeType="long">2</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>apb_pipe_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>14</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-12-21T22:47:17Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cc83d0d_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7abb1d37_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c9aaec2_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fdad337_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50bbdb5_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55edef02_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@622036e4_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e7a52f1_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c87b771_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c504de7_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d2f8a62_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@390b538b_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@502de15e_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a8fa8a_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62aa280c_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a6f132a_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@df71d52_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cb542bc_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@744f7458_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d7261a0_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@91a45b0_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb396c1_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e3ed05a_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@416017a6_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@298f4b72_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dbeb9d7_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a2a7956_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d3c7f3_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f99d485_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d9f607b_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52ead3a7_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a1bdec2_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55bfcd2a_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2401bcbe_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@494eead7_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ddbbeb2_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51f56766_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61989729_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3711acc1_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56569edc_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@364d0312_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14c54e77_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75e1d82d_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6b1681_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67206aaa_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a0769f3_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1925cda2_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4678c52e_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73b21f43_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60b4bcb8_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e95b1f2_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6361f874_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@248e0fe2_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52f7d021_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@734ecab_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22ba550c_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@140b803a_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79321914_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cebd093_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69e2e9b9_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6101ab8_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c34541_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17c35538_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c505bf6_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b857aa1_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@164e4c7a_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48ccbf06_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3979f798_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73ef2397_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@683d322b_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c56549a_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@102a41fd_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ab92069_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e071917_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e44ff05_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf698ae_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56074f0f_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5825de5a_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45d78a57_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e7d6d38_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57d64cb_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fc19199_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f1dbd28_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f32af1a_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b836245_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3af01abf_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e24177c_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9ae1c72_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e562b5_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ddd634d_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@668e8836_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38b2eb29_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@651c8c7e_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67b40a16_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b6c30af_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c324f55_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef33bb_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a3406e4_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b663990_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a8a877_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@170339e3_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@797e0db1_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d716dd7_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c54507b_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef270ac_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48ea247_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e614e4_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69419f15_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34606ff4_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af00a4a_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1707f813_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e074c0_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e479b06_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fff2862_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f1ebef6_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f060e71_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b186897_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6292968d_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54caef86_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e6fb055_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@188eabc6_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b78ea7_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6be6f65f_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b3d231_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@390c4dcb_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1749ee04_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fbf0f9d_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fbe5c35_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@553c59bd_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4857fe66_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1546565a_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6332ed9_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e4ff3cd_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b99ae26_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fdec249_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aebf84f_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d347cc4_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7edea146_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6739cb2e_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55a5cf78_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28f92c5_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cc60eda_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a09d32d_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27054450_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f4dfe77_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea25c71_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ada44ec_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@343d4b3b_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a6ecee9_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@494ab458_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34b63c2_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bec4bc8_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32ec5c3d_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a8c1b23_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34fd56ae_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cc98c9c_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c6f5704_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f48aa13_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57fb6f30_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ba33c7e_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47e9b733_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e0a937_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a4ec558_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bc9c68f_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e1dcb3b_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6412fe24_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed340e5_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a08fa82_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3368999d_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aa12b14_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bee72c8_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74f802a5_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37b26707_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fcf5216_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a14a146_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15b1637d_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54be04f0_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3006bfa5_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@209c2707_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ed5c210_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7959632c_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38a71023_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f264a1_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14a40889_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@536eff97_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@258d9619_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4072ba5a_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65c668a5_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@560ce289_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20942dc2_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fadc63c_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d796b8b_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@352b811a_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36082fc2_ARCHIVE_LOCATION">/home/uncerso/src/mips_processor/vivado_project_pipeline</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="88dfde41"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="6c2aa61c"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="76b87c76"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="aa88df9d"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="3deeeba6"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
