MPU registers require <SPAN class=cloze>[...]</SPAN> memory accesses for reads and writes.