Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Wed May 25 11:39:40 2016
| Host         : fx7.pld.ttu.ee running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/Audio_to_AXI_0/U0/Audio_to_AXI_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.747     -354.844                     97                 3050        0.075        0.000                      0                 3050        3.000        0.000                       0                  1528  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk_fpga_0           {0.000 5.000}      10.000          100.000         
  clk_feedback       {0.000 25.000}     50.000          20.000          
  zed_audio_clk_48M  {0.000 10.417}     20.833          48.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                 3.244        0.000                      0                 2505        0.075        0.000                      0                 2505        3.000        0.000                       0                  1282  
  clk_feedback                                                                                                                                                        48.751        0.000                       0                     2  
  zed_audio_clk_48M       12.393        0.000                      0                  496        0.075        0.000                      0                  496        9.437        0.000                       0                   244  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
zed_audio_clk_48M  clk_fpga_0              -4.747     -221.280                     49                   49        0.596        0.000                      0                   49  
clk_fpga_0         zed_audio_clk_48M       -3.986     -133.564                     48                   48        0.079        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.244ns  (required time - arrival time)
  Source:                 design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg3_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 1.125ns (17.912%)  route 5.156ns (82.088%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.845     3.139    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y100        FDRE                                         r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.478     3.617 f  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=131, routed)         4.206     7.823    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/S_AXI_WREADY
    SLICE_X39Y91         LUT2 (Prop_lut2_I1_O)        0.321     8.144 r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=1, routed)           0.950     9.094    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I1_O)        0.326     9.420 r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg3[31]_i_1/O
                         net (fo=1, routed)           0.000     9.420    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0
    SLICE_X37Y91         FDRE                                         r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg3_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.478    12.657    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y91         FDRE                                         r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg3_reg[31]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X37Y91         FDRE (Setup_fdre_C_D)        0.032    12.664    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg3_reg[31]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  3.244    

Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 0.897ns (14.364%)  route 5.348ns (85.636%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.845     3.139    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y100        FDRE                                         r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.478     3.617 r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=131, routed)         4.267     7.884    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/S_AXI_WREADY
    SLICE_X37Y93         LUT2 (Prop_lut2_I0_O)        0.295     8.179 r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg0[2]_i_3/O
                         net (fo=1, routed)           1.081     9.260    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg0[2]_i_3_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I2_O)        0.124     9.384 r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg0[2]_i_1/O
                         net (fo=1, routed)           0.000     9.384    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg0[2]_i_1_n_0
    SLICE_X39Y95         FDRE                                         r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.479    12.658    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y95         FDRE                                         r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X39Y95         FDRE (Setup_fdre_C_D)        0.029    12.662    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  3.278    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 1.907ns (30.587%)  route 4.328ns (69.413%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[3])
                                                      1.426     4.457 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[3]
                         net (fo=66, routed)          2.930     7.387    design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/s00_axi_wstrb[3]
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.154     7.541 r  design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1[25]_i_2/O
                         net (fo=1, routed)           1.397     8.939    design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1[25]_i_2_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I1_O)        0.327     9.266 r  design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1[25]_i_1/O
                         net (fo=1, routed)           0.000     9.266    design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1[25]_i_1_n_0
    SLICE_X51Y97         FDRE                                         r  design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.467    12.646    design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y97         FDRE                                         r  design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X51Y97         FDRE (Setup_fdre_C_D)        0.029    12.650    design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1_reg[25]
  -------------------------------------------------------------------
                         required time                         12.650    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.496ns  (required time - arrival time)
  Source:                 design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.125ns (18.509%)  route 4.953ns (81.491%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.845     3.139    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y100        FDRE                                         r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.478     3.617 r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=131, routed)         4.290     7.907    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/S_AXI_WREADY
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.319     8.226 r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg2[3]_i_3/O
                         net (fo=1, routed)           0.663     8.889    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg2[3]_i_3_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I2_O)        0.328     9.217 r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg2[3]_i_1/O
                         net (fo=1, routed)           0.000     9.217    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg2[3]_i_1_n_0
    SLICE_X38Y93         FDRE                                         r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.479    12.658    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y93         FDRE                                         r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X38Y93         FDRE (Setup_fdre_C_D)        0.081    12.714    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  3.496    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg3_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 1.125ns (18.658%)  route 4.905ns (81.342%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.845     3.139    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y100        FDRE                                         r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.478     3.617 f  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=131, routed)         3.903     7.520    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/S_AXI_WREADY
    SLICE_X45Y91         LUT2 (Prop_lut2_I1_O)        0.321     7.841 r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg3[30]_i_2/O
                         net (fo=1, routed)           1.002     8.843    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg3[30]_i_2_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I1_O)        0.326     9.169 r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg3[30]_i_1/O
                         net (fo=1, routed)           0.000     9.169    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg3[30]_i_1_n_0
    SLICE_X36Y90         FDRE                                         r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.477    12.656    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y90         FDRE                                         r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg3_reg[30]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X36Y90         FDRE (Setup_fdre_C_D)        0.079    12.710    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg3_reg[30]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.555ns  (required time - arrival time)
  Source:                 design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 1.127ns (18.882%)  route 4.842ns (81.118%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.845     3.139    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y100        FDRE                                         r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.478     3.617 r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=131, routed)         4.267     7.884    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/S_AXI_WREADY
    SLICE_X37Y93         LUT2 (Prop_lut2_I0_O)        0.323     8.207 r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg2[31]_i_3/O
                         net (fo=1, routed)           0.575     8.782    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg2[31]_i_3_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I2_O)        0.326     9.108 r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=1, routed)           0.000     9.108    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X37Y91         FDRE                                         r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.478    12.657    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y91         FDRE                                         r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg2_reg[31]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X37Y91         FDRE (Setup_fdre_C_D)        0.031    12.663    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg2_reg[31]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                  3.555    

Slack (MET) :             3.596ns  (required time - arrival time)
  Source:                 design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 0.766ns (12.930%)  route 5.158ns (87.070%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.845     3.139    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y100        FDRE                                         r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 f  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/Q
                         net (fo=129, routed)         4.211     7.868    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/p_0_in[1]
    SLICE_X36Y89         LUT2 (Prop_lut2_I1_O)        0.124     7.992 r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg0[30]_i_2/O
                         net (fo=1, routed)           0.947     8.939    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg0[30]_i_2_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I1_O)        0.124     9.063 r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg0[30]_i_1/O
                         net (fo=1, routed)           0.000     9.063    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg0[30]_i_1_n_0
    SLICE_X37Y90         FDRE                                         r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.477    12.656    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y90         FDRE                                         r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X37Y90         FDRE (Setup_fdre_C_D)        0.029    12.660    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg0_reg[30]
  -------------------------------------------------------------------
                         required time                         12.660    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  3.596    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 1.910ns (30.905%)  route 4.270ns (69.095%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 12.819 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      1.426     4.457 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=66, routed)          3.300     7.757    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/s00_axi_wstrb[1]
    SLICE_X51Y104        LUT2 (Prop_lut2_I0_O)        0.152     7.909 r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1[15]_i_2/O
                         net (fo=1, routed)           0.970     8.879    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1[15]_i_2_n_0
    SLICE_X51Y104        LUT6 (Prop_lut6_I1_O)        0.332     9.211 r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=1, routed)           0.000     9.211    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X51Y104        FDRE                                         r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.640    12.819    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y104        FDRE                                         r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1_reg[15]/C
                         clock pessimism              0.129    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X51Y104        FDRE (Setup_fdre_C_D)        0.031    12.825    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1_reg[15]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.621ns  (required time - arrival time)
  Source:                 design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.950ns  (logic 0.897ns (15.075%)  route 5.053ns (84.924%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.845     3.139    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y100        FDRE                                         r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.478     3.617 f  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=131, routed)         4.062     7.679    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/S_AXI_WREADY
    SLICE_X39Y93         LUT2 (Prop_lut2_I1_O)        0.295     7.974 r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1[2]_i_3/O
                         net (fo=1, routed)           0.991     8.965    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1[2]_i_3_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I2_O)        0.124     9.089 r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1[2]_i_1/O
                         net (fo=1, routed)           0.000     9.089    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1[2]_i_1_n_0
    SLICE_X38Y93         FDRE                                         r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.479    12.658    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y93         FDRE                                         r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X38Y93         FDRE (Setup_fdre_C_D)        0.077    12.710    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  3.621    

Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.929ns  (logic 0.897ns (15.130%)  route 5.032ns (84.870%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.845     3.139    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y100        FDRE                                         r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.478     3.617 f  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=131, routed)         3.908     7.525    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/S_AXI_WREADY
    SLICE_X45Y91         LUT2 (Prop_lut2_I1_O)        0.295     7.820 r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1[30]_i_3/O
                         net (fo=1, routed)           1.124     8.944    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1[30]_i_3_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I2_O)        0.124     9.068 r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1[30]_i_1/O
                         net (fo=1, routed)           0.000     9.068    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1[30]_i_1_n_0
    SLICE_X36Y90         FDRE                                         r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.477    12.656    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y90         FDRE                                         r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X36Y90         FDRE (Setup_fdre_C_D)        0.077    12.708    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1_reg[30]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  3.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.468%)  route 0.162ns (46.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.638     0.974    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y100        FDRE                                         r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg3_reg[8]/Q
                         net (fo=2, routed)           0.162     1.277    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg3[8]
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.322 r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     1.322    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X48Y99         FDRE                                         r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.825     1.191    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y99         FDRE                                         r  design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.091     1.247    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.377%)  route 0.169ns (47.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.639     0.975    design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y100        FDRE                                         r  design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q
                         net (fo=4, routed)           0.169     1.285    design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/HPHONE_R[10]
    SLICE_X40Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.330 r  design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     1.330    design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X40Y99         FDRE                                         r  design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.825     1.191    design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y99         FDRE                                         r  design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.091     1.247    design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.390ns (72.037%)  route 0.151ns (27.963%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.557     0.893    design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y97         FDRE                                         r  design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1_reg[6]/Q
                         net (fo=4, routed)           0.151     1.184    design_1_i/audio_mixer_0/U0/audio_channel_a_right_in[6]
    SLICE_X43Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.301 r  design_1_i/audio_mixer_0/U0/audio_mixed_a_b_right_out[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     1.301    design_1_i/audio_mixer_0/U0/audio_mixed_a_b_right_out[4]_INST_0_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.340 r  design_1_i/audio_mixer_0/U0/audio_mixed_a_b_right_out[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     1.340    design_1_i/audio_mixer_0/U0/audio_mixed_a_b_right_out[8]_INST_0_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.379 r  design_1_i/audio_mixer_0/U0/audio_mixed_a_b_right_out[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.001     1.380    design_1_i/audio_mixer_0/U0/audio_mixed_a_b_right_out[12]_INST_0_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.434 r  design_1_i/audio_mixer_0/U0/audio_mixed_a_b_right_out[16]_INST_0/O[0]
                         net (fo=1, routed)           0.000     1.434    design_1_i/zedboard_audio_0/U0/hphone_r[16]
    SLICE_X43Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.911     1.277    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X43Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[16]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zedboard_audio_0/U0/hphone_l_freeze_100_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.270ns (66.747%)  route 0.135ns (33.253%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.639     0.975    design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q
                         net (fo=4, routed)           0.135     1.251    design_1_i/audio_mixer_0/U0/audio_channel_a_left_in[10]
    SLICE_X46Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.380 r  design_1_i/audio_mixer_0/U0/audio_mixed_a_b_left_out[8]_INST_0/O[3]
                         net (fo=1, routed)           0.000     1.380    design_1_i/zedboard_audio_0/U0/hphone_l[11]
    SLICE_X46Y99         FDRE                                         r  design_1_i/zedboard_audio_0/U0/hphone_l_freeze_100_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.825     1.191    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X46Y99         FDRE                                         r  design_1_i/zedboard_audio_0/U0/hphone_l_freeze_100_reg[11]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.134     1.290    design_1_i/zedboard_audio_0/U0/hphone_l_freeze_100_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/Audio_to_AXI_0/U0/Audio_to_AXI_v1_0_S00_AXI_inst/slv_reg2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Audio_to_AXI_0/U0/Audio_to_AXI_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.923%)  route 0.347ns (65.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.577     0.913    design_1_i/Audio_to_AXI_0/U0/Audio_to_AXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y97         FDRE                                         r  design_1_i/Audio_to_AXI_0/U0/Audio_to_AXI_v1_0_S00_AXI_inst/slv_reg2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/Audio_to_AXI_0/U0/Audio_to_AXI_v1_0_S00_AXI_inst/slv_reg2_reg[18]/Q
                         net (fo=2, routed)           0.347     1.400    design_1_i/Audio_to_AXI_0/U0/Audio_to_AXI_v1_0_S00_AXI_inst/slv_reg2[18]
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.045     1.445 r  design_1_i/Audio_to_AXI_0/U0/Audio_to_AXI_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.445    design_1_i/Audio_to_AXI_0/U0/Audio_to_AXI_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X55Y100        FDRE                                         r  design_1_i/Audio_to_AXI_0/U0/Audio_to_AXI_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.932     1.298    design_1_i/Audio_to_AXI_0/U0/Audio_to_AXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y100        FDRE                                         r  design_1_i/Audio_to_AXI_0/U0/Audio_to_AXI_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.035     1.263    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.092     1.355    design_1_i/Audio_to_AXI_0/U0/Audio_to_AXI_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.151%)  route 0.132ns (50.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.132     1.252    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.162    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/Audio_to_AXI_0/U0/Audio_to_AXI_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Audio_to_AXI_0/U0/Audio_to_AXI_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.325%)  route 0.264ns (58.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.552     0.888    design_1_i/Audio_to_AXI_0/U0/Audio_to_AXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y93         FDRE                                         r  design_1_i/Audio_to_AXI_0/U0/Audio_to_AXI_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/Audio_to_AXI_0/U0/Audio_to_AXI_v1_0_S00_AXI_inst/slv_reg2_reg[12]/Q
                         net (fo=2, routed)           0.264     1.293    design_1_i/Audio_to_AXI_0/U0/Audio_to_AXI_v1_0_S00_AXI_inst/slv_reg2[12]
    SLICE_X47Y93         LUT6 (Prop_lut6_I2_O)        0.045     1.338 r  design_1_i/Audio_to_AXI_0/U0/Audio_to_AXI_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     1.338    design_1_i/Audio_to_AXI_0/U0/Audio_to_AXI_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X47Y93         FDRE                                         r  design_1_i/Audio_to_AXI_0/U0/Audio_to_AXI_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.824     1.190    design_1_i/Audio_to_AXI_0/U0/Audio_to_AXI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y93         FDRE                                         r  design_1_i/Audio_to_AXI_0/U0/Audio_to_AXI_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y93         FDRE (Hold_fdre_C_D)         0.091     1.246    design_1_i/Audio_to_AXI_0/U0/Audio_to_AXI_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zedboard_audio_0/U0/hphone_l_freeze_100_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.384ns (66.600%)  route 0.193ns (33.400%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.557     0.893    design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y97         FDRE                                         r  design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=4, routed)           0.192     1.225    design_1_i/audio_mixer_0/U0/audio_channel_a_left_in[5]
    SLICE_X46Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.375 r  design_1_i/audio_mixer_0/U0/audio_mixed_a_b_left_out[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     1.375    design_1_i/audio_mixer_0/U0/audio_mixed_a_b_left_out[4]_INST_0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.415 r  design_1_i/audio_mixer_0/U0/audio_mixed_a_b_left_out[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.001     1.416    design_1_i/audio_mixer_0/U0/audio_mixed_a_b_left_out[8]_INST_0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.469 r  design_1_i/audio_mixer_0/U0/audio_mixed_a_b_left_out[12]_INST_0/O[0]
                         net (fo=1, routed)           0.000     1.469    design_1_i/zedboard_audio_0/U0/hphone_l[12]
    SLICE_X46Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/hphone_l_freeze_100_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.911     1.277    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X46Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/hphone_l_freeze_100_reg[12]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    design_1_i/zedboard_audio_0/U0/hphone_l_freeze_100_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.251ns (53.700%)  route 0.216ns (46.300%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.635     0.971    design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y101        FDRE                                         r  design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/AXI_to_Audio_1/U0/AXI_to_Audio_v1_0_S00_AXI_inst/slv_reg1_reg[17]/Q
                         net (fo=4, routed)           0.216     1.328    design_1_i/audio_mixer_0/U0/audio_channel_a_right_in[17]
    SLICE_X43Y100        LUT2 (Prop_lut2_I0_O)        0.045     1.373 r  design_1_i/audio_mixer_0/U0/audio_mixed_a_b_right_out[16]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     1.373    design_1_i/audio_mixer_0/U0/audio_mixed_a_b_right_out[16]_INST_0_i_3_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.438 r  design_1_i/audio_mixer_0/U0/audio_mixed_a_b_right_out[16]_INST_0/O[1]
                         net (fo=1, routed)           0.000     1.438    design_1_i/zedboard_audio_0/U0/hphone_r[17]
    SLICE_X43Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.911     1.277    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X43Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[17]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.105     1.343    design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.886%)  route 0.331ns (72.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.576     0.912    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y96         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[45]/Q
                         net (fo=8, routed)           0.331     1.371    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][16]
    SLICE_X27Y104        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.929     1.295    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y104        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X27Y104        FDRE (Hold_fdre_C_D)         0.013     1.273    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X38Y98     design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X38Y98     design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y98     design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y98     design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X38Y100    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y98     design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y100    design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X44Y93     design_1_i/AXI_to_Audio_0/U0/AXI_to_Audio_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X34Y91     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X34Y91     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X34Y91     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X34Y91     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X34Y92     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X34Y92     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X34Y93     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X34Y93     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X30Y88     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X30Y88     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X30Y88     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X26Y89     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X30Y88     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X26Y89     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X26Y89     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X26Y89     design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  zed_audio_clk_48M
  To Clock:  zed_audio_clk_48M

Setup :            0  Failing Endpoints,  Worst Slack       12.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.393ns  (required time - arrival time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        8.047ns  (logic 3.300ns (41.010%)  route 4.747ns (58.990%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.343ns = ( 27.176 - 20.833 ) 
    Source Clock Delay      (SCD):    6.968ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.806     3.100    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.790     6.968    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.422 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=23, routed)          1.650    11.072    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y12          LUT4 (Prop_lut4_I2_O)        0.146    11.218 f  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[1]_i_3/O
                         net (fo=2, routed)           0.468    11.686    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[1]_i_3_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I0_O)        0.328    12.014 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_3/O
                         net (fo=6, routed)           0.845    12.859    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext_reg_rep[3]
    SLICE_X4Y13          LUT4 (Prop_lut4_I0_O)        0.124    12.983 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=2, routed)           0.592    13.575    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg
    SLICE_X3Y13          LUT6 (Prop_lut6_I1_O)        0.124    13.699 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_3/O
                         net (fo=1, routed)           0.526    14.225    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_3_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I2_O)        0.124    14.349 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.667    15.015    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X5Y11          FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.612    23.625    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.652    27.176    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y11          FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[3]/C
                         clock pessimism              0.602    27.778    
                         clock uncertainty           -0.165    27.613    
    SLICE_X5Y11          FDRE (Setup_fdre_C_CE)      -0.205    27.408    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[3]
  -------------------------------------------------------------------
                         required time                         27.408    
                         arrival time                         -15.015    
  -------------------------------------------------------------------
                         slack                                 12.393    

Slack (MET) :             12.415ns  (required time - arrival time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        8.026ns  (logic 3.300ns (41.117%)  route 4.726ns (58.883%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.344ns = ( 27.177 - 20.833 ) 
    Source Clock Delay      (SCD):    6.968ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.806     3.100    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.790     6.968    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.422 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=23, routed)          1.650    11.072    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y12          LUT4 (Prop_lut4_I2_O)        0.146    11.218 f  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[1]_i_3/O
                         net (fo=2, routed)           0.468    11.686    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[1]_i_3_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I0_O)        0.328    12.014 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_3/O
                         net (fo=6, routed)           0.845    12.859    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext_reg_rep[3]
    SLICE_X4Y13          LUT4 (Prop_lut4_I0_O)        0.124    12.983 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=2, routed)           0.592    13.575    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg
    SLICE_X3Y13          LUT6 (Prop_lut6_I1_O)        0.124    13.699 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_3/O
                         net (fo=1, routed)           0.526    14.225    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_3_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I2_O)        0.124    14.349 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.646    14.994    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.612    23.625    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.653    27.177    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y11          FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[1]/C
                         clock pessimism              0.602    27.779    
                         clock uncertainty           -0.165    27.614    
    SLICE_X3Y11          FDRE (Setup_fdre_C_CE)      -0.205    27.409    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[1]
  -------------------------------------------------------------------
                         required time                         27.409    
                         arrival time                         -14.994    
  -------------------------------------------------------------------
                         slack                                 12.415    

Slack (MET) :             12.481ns  (required time - arrival time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.637ns  (logic 3.300ns (43.209%)  route 4.337ns (56.791%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.340ns = ( 27.173 - 20.833 ) 
    Source Clock Delay      (SCD):    6.968ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.806     3.100    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.790     6.968    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.422 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=23, routed)          1.650    11.072    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y12          LUT4 (Prop_lut4_I2_O)        0.146    11.218 f  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[1]_i_3/O
                         net (fo=2, routed)           0.468    11.686    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[1]_i_3_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I0_O)        0.328    12.014 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_3/O
                         net (fo=6, routed)           0.845    12.859    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext_reg_rep[3]
    SLICE_X4Y13          LUT4 (Prop_lut4_I0_O)        0.124    12.983 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=2, routed)           0.614    13.596    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg
    SLICE_X3Y13          LUT3 (Prop_lut3_I0_O)        0.124    13.720 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4/O
                         net (fo=2, routed)           0.416    14.137    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124    14.261 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=4, routed)           0.345    14.606    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.612    23.625    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.649    27.173    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y15          FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
                         clock pessimism              0.602    27.775    
                         clock uncertainty           -0.165    27.610    
    SLICE_X4Y15          FDRE (Setup_fdre_C_R)       -0.524    27.086    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]
  -------------------------------------------------------------------
                         required time                         27.086    
                         arrival time                         -14.606    
  -------------------------------------------------------------------
                         slack                                 12.481    

Slack (MET) :             12.481ns  (required time - arrival time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.637ns  (logic 3.300ns (43.209%)  route 4.337ns (56.791%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.340ns = ( 27.173 - 20.833 ) 
    Source Clock Delay      (SCD):    6.968ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.806     3.100    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.790     6.968    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.422 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=23, routed)          1.650    11.072    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y12          LUT4 (Prop_lut4_I2_O)        0.146    11.218 f  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[1]_i_3/O
                         net (fo=2, routed)           0.468    11.686    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[1]_i_3_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I0_O)        0.328    12.014 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_3/O
                         net (fo=6, routed)           0.845    12.859    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext_reg_rep[3]
    SLICE_X4Y13          LUT4 (Prop_lut4_I0_O)        0.124    12.983 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=2, routed)           0.614    13.596    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg
    SLICE_X3Y13          LUT3 (Prop_lut3_I0_O)        0.124    13.720 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4/O
                         net (fo=2, routed)           0.416    14.137    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124    14.261 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=4, routed)           0.345    14.606    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.612    23.625    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.649    27.173    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y15          FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
                         clock pessimism              0.602    27.775    
                         clock uncertainty           -0.165    27.610    
    SLICE_X4Y15          FDRE (Setup_fdre_C_R)       -0.524    27.086    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]
  -------------------------------------------------------------------
                         required time                         27.086    
                         arrival time                         -14.606    
  -------------------------------------------------------------------
                         slack                                 12.481    

Slack (MET) :             12.481ns  (required time - arrival time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.637ns  (logic 3.300ns (43.209%)  route 4.337ns (56.791%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.340ns = ( 27.173 - 20.833 ) 
    Source Clock Delay      (SCD):    6.968ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.806     3.100    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.790     6.968    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.422 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=23, routed)          1.650    11.072    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y12          LUT4 (Prop_lut4_I2_O)        0.146    11.218 f  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[1]_i_3/O
                         net (fo=2, routed)           0.468    11.686    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[1]_i_3_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I0_O)        0.328    12.014 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_3/O
                         net (fo=6, routed)           0.845    12.859    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext_reg_rep[3]
    SLICE_X4Y13          LUT4 (Prop_lut4_I0_O)        0.124    12.983 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=2, routed)           0.614    13.596    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg
    SLICE_X3Y13          LUT3 (Prop_lut3_I0_O)        0.124    13.720 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4/O
                         net (fo=2, routed)           0.416    14.137    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124    14.261 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=4, routed)           0.345    14.606    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.612    23.625    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.649    27.173    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y15          FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
                         clock pessimism              0.602    27.775    
                         clock uncertainty           -0.165    27.610    
    SLICE_X4Y15          FDRE (Setup_fdre_C_R)       -0.524    27.086    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]
  -------------------------------------------------------------------
                         required time                         27.086    
                         arrival time                         -14.606    
  -------------------------------------------------------------------
                         slack                                 12.481    

Slack (MET) :             12.481ns  (required time - arrival time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.637ns  (logic 3.300ns (43.209%)  route 4.337ns (56.791%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.340ns = ( 27.173 - 20.833 ) 
    Source Clock Delay      (SCD):    6.968ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.806     3.100    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.790     6.968    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.422 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=23, routed)          1.650    11.072    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y12          LUT4 (Prop_lut4_I2_O)        0.146    11.218 f  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[1]_i_3/O
                         net (fo=2, routed)           0.468    11.686    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[1]_i_3_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I0_O)        0.328    12.014 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_3/O
                         net (fo=6, routed)           0.845    12.859    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext_reg_rep[3]
    SLICE_X4Y13          LUT4 (Prop_lut4_I0_O)        0.124    12.983 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=2, routed)           0.614    13.596    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg
    SLICE_X3Y13          LUT3 (Prop_lut3_I0_O)        0.124    13.720 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4/O
                         net (fo=2, routed)           0.416    14.137    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[6]_i_4_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124    14.261 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=4, routed)           0.345    14.606    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.612    23.625    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.649    27.173    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y15          FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[7]/C
                         clock pessimism              0.602    27.775    
                         clock uncertainty           -0.165    27.610    
    SLICE_X4Y15          FDRE (Setup_fdre_C_R)       -0.524    27.086    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[7]
  -------------------------------------------------------------------
                         required time                         27.086    
                         arrival time                         -14.606    
  -------------------------------------------------------------------
                         slack                                 12.481    

Slack (MET) :             12.554ns  (required time - arrival time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.886ns  (logic 3.300ns (41.846%)  route 4.586ns (58.154%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.343ns = ( 27.176 - 20.833 ) 
    Source Clock Delay      (SCD):    6.968ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.806     3.100    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.790     6.968    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.422 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=23, routed)          1.650    11.072    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y12          LUT4 (Prop_lut4_I2_O)        0.146    11.218 f  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[1]_i_3/O
                         net (fo=2, routed)           0.468    11.686    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[1]_i_3_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I0_O)        0.328    12.014 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_3/O
                         net (fo=6, routed)           0.845    12.859    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext_reg_rep[3]
    SLICE_X4Y13          LUT4 (Prop_lut4_I0_O)        0.124    12.983 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=2, routed)           0.592    13.575    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg
    SLICE_X3Y13          LUT6 (Prop_lut6_I1_O)        0.124    13.699 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_3/O
                         net (fo=1, routed)           0.526    14.225    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_3_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I2_O)        0.124    14.349 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.506    14.854    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X3Y12          FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.612    23.625    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.652    27.176    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y12          FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[2]/C
                         clock pessimism              0.602    27.778    
                         clock uncertainty           -0.165    27.613    
    SLICE_X3Y12          FDRE (Setup_fdre_C_CE)      -0.205    27.408    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[2]
  -------------------------------------------------------------------
                         required time                         27.408    
                         arrival time                         -14.854    
  -------------------------------------------------------------------
                         slack                                 12.554    

Slack (MET) :             12.739ns  (required time - arrival time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.736ns  (logic 3.300ns (42.656%)  route 4.436ns (57.344%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.342ns = ( 27.175 - 20.833 ) 
    Source Clock Delay      (SCD):    6.968ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.806     3.100    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.790     6.968    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.422 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=23, routed)          1.650    11.072    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y12          LUT4 (Prop_lut4_I2_O)        0.146    11.218 f  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[1]_i_3/O
                         net (fo=2, routed)           0.454    11.672    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[1]_i_3_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.328    12.000 f  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[1]_i_2/O
                         net (fo=3, routed)           0.822    12.823    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state_reg[1]
    SLICE_X5Y11          LUT6 (Prop_lut6_I0_O)        0.124    12.947 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[0]_i_3/O
                         net (fo=2, routed)           0.547    13.494    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip_reg_3
    SLICE_X5Y14          LUT2 (Prop_lut2_I1_O)        0.124    13.618 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_bits_left[3]_i_3/O
                         net (fo=2, routed)           0.313    13.931    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_bits_left[3]_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.124    14.055 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1/O
                         net (fo=8, routed)           0.650    14.705    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1_n_0
    SLICE_X4Y12          FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.612    23.625    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.651    27.175    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y12          FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/C
                         clock pessimism              0.602    27.777    
                         clock uncertainty           -0.165    27.612    
    SLICE_X4Y12          FDRE (Setup_fdre_C_CE)      -0.169    27.443    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[7]
  -------------------------------------------------------------------
                         required time                         27.443    
                         arrival time                         -14.705    
  -------------------------------------------------------------------
                         slack                                 12.739    

Slack (MET) :             12.739ns  (required time - arrival time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.736ns  (logic 3.300ns (42.656%)  route 4.436ns (57.344%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.342ns = ( 27.175 - 20.833 ) 
    Source Clock Delay      (SCD):    6.968ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.806     3.100    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.790     6.968    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.422 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=23, routed)          1.650    11.072    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y12          LUT4 (Prop_lut4_I2_O)        0.146    11.218 f  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[1]_i_3/O
                         net (fo=2, routed)           0.454    11.672    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[1]_i_3_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.328    12.000 f  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[1]_i_2/O
                         net (fo=3, routed)           0.822    12.823    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state_reg[1]
    SLICE_X5Y11          LUT6 (Prop_lut6_I0_O)        0.124    12.947 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[0]_i_3/O
                         net (fo=2, routed)           0.547    13.494    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip_reg_3
    SLICE_X5Y14          LUT2 (Prop_lut2_I1_O)        0.124    13.618 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_bits_left[3]_i_3/O
                         net (fo=2, routed)           0.313    13.931    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_bits_left[3]_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.124    14.055 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1/O
                         net (fo=8, routed)           0.650    14.705    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1_n_0
    SLICE_X4Y12          FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.612    23.625    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.651    27.175    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y12          FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[8]/C
                         clock pessimism              0.602    27.777    
                         clock uncertainty           -0.165    27.612    
    SLICE_X4Y12          FDRE (Setup_fdre_C_CE)      -0.169    27.443    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[8]
  -------------------------------------------------------------------
                         required time                         27.443    
                         arrival time                         -14.705    
  -------------------------------------------------------------------
                         slack                                 12.739    

Slack (MET) :             12.747ns  (required time - arrival time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.727ns  (logic 3.300ns (42.706%)  route 4.427ns (57.294%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.341ns = ( 27.174 - 20.833 ) 
    Source Clock Delay      (SCD):    6.968ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.806     3.100    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.790     6.968    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     9.422 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=23, routed)          1.650    11.072    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X6Y12          LUT4 (Prop_lut4_I2_O)        0.146    11.218 f  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[1]_i_3/O
                         net (fo=2, routed)           0.468    11.686    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[1]_i_3_n_0
    SLICE_X6Y12          LUT6 (Prop_lut6_I0_O)        0.328    12.014 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[2]_i_3/O
                         net (fo=6, routed)           0.845    12.859    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext_reg_rep[3]
    SLICE_X4Y13          LUT4 (Prop_lut4_I0_O)        0.124    12.983 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state[3]_i_5/O
                         net (fo=2, routed)           0.592    13.575    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg
    SLICE_X3Y13          LUT6 (Prop_lut6_I1_O)        0.124    13.699 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_3/O
                         net (fo=1, routed)           0.526    14.225    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_3_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I2_O)        0.124    14.349 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.347    14.696    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X4Y13          FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.612    23.625    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.650    27.174    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y13          FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[0]/C
                         clock pessimism              0.602    27.776    
                         clock uncertainty           -0.165    27.611    
    SLICE_X4Y13          FDRE (Setup_fdre_C_CE)      -0.169    27.442    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[0]
  -------------------------------------------------------------------
                         required time                         27.442    
                         arrival time                         -14.696    
  -------------------------------------------------------------------
                         slack                                 12.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[103]__0/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.174%)  route 0.244ns (59.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.597     0.933    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.553     2.090    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X50Y91         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[103]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.164     2.254 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[103]__0/Q
                         net (fo=2, routed)           0.244     2.498    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in[103]
    SLICE_X47Y90         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.864     1.230    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.825     2.713    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X47Y90         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[0]/C
                         clock pessimism             -0.356     2.357    
    SLICE_X47Y90         FDRE (Hold_fdre_C_D)         0.066     2.423    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[103]__0/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.712%)  route 0.239ns (59.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.597     0.933    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.553     2.090    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X50Y91         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[103]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.164     2.254 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[103]__0/Q
                         net (fo=2, routed)           0.239     2.493    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in[103]
    SLICE_X46Y90         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.864     1.230    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.825     2.713    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X46Y90         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[104]/C
                         clock pessimism             -0.356     2.357    
    SLICE_X46Y90         FDRE (Hold_fdre_C_D)         0.059     2.416    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[104]
  -------------------------------------------------------------------
                         required time                         -2.416    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.048%)  route 0.286ns (66.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.597     0.933    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.556     2.093    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X48Y91         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141     2.234 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[83]/Q
                         net (fo=2, routed)           0.286     2.520    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in[83]
    SLICE_X52Y93         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.864     1.230    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.822     2.710    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X52Y93         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[84]/C
                         clock pessimism             -0.356     2.354    
    SLICE_X52Y93         FDRE (Hold_fdre_C_D)         0.066     2.420    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[84]
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.717%)  route 0.366ns (66.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.597     0.933    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.559     2.096    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X47Y99         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     2.237 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[51]/Q
                         net (fo=1, routed)           0.366     2.603    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[51]
    SLICE_X47Y100        LUT4 (Prop_lut4_I1_O)        0.045     2.648 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000     2.648    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[52]_i_1_n_0
    SLICE_X47Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.864     1.230    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.913     2.801    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X47Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism             -0.356     2.445    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.091     2.536    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.375%)  route 0.415ns (74.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.824ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.597     0.933    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.580     2.117    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X57Y99         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     2.258 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[122]/Q
                         net (fo=2, routed)           0.415     2.673    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in[122]
    SLICE_X59Y101        FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.864     1.230    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.936     2.824    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X59Y101        FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[19]/C
                         clock pessimism             -0.356     2.468    
    SLICE_X59Y101        FDRE (Hold_fdre_C_D)         0.072     2.540    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.540    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.963%)  route 0.209ns (56.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.597     0.933    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.592     2.129    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y10          FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164     2.293 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/Q
                         net (fo=1, routed)           0.209     2.502    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[9]
    RAMB18_X0Y4          RAMB18E1                                     r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.864     1.230    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.900     2.788    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.604     2.184    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.367    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.810%)  route 0.210ns (56.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.597     0.933    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.592     2.129    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y10          FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164     2.293 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/Q
                         net (fo=1, routed)           0.210     2.503    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[5]
    RAMB18_X0Y4          RAMB18E1                                     r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.864     1.230    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.900     2.788    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.604     2.184    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.367    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.780%)  route 0.211ns (56.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.597     0.933    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.592     2.129    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y10          FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164     2.293 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/Q
                         net (fo=1, routed)           0.211     2.504    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ADDRARDADDR[7]
    RAMB18_X0Y4          RAMB18E1                                     r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.864     1.230    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.900     2.788    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y4          RAMB18E1                                     r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.604     2.184    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.367    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.597     0.933    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.619     2.156    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y13          FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     2.297 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/Q
                         net (fo=1, routed)           0.087     2.384    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg_n_0_[2]
    SLICE_X6Y13          LUT4 (Prop_lut4_I0_O)        0.045     2.429 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[3]_i_1/O
                         net (fo=1, routed)           0.000     2.429    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/p_1_in[3]
    SLICE_X6Y13          FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.864     1.230    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.887     2.775    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X6Y13          FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[3]/C
                         clock pessimism             -0.606     2.169    
    SLICE_X6Y13          FDRE (Hold_fdre_C_D)         0.120     2.289    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.209ns (34.004%)  route 0.406ns (65.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.597     0.933    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.559     2.096    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X42Y99         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     2.260 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[24]/Q
                         net (fo=1, routed)           0.406     2.666    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[24]
    SLICE_X42Y100        LUT4 (Prop_lut4_I1_O)        0.045     2.711 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[25]_i_1/O
                         net (fo=1, routed)           0.000     2.711    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[25]_i_1_n_0
    SLICE_X42Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.864     1.230    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.913     2.801    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X42Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[25]/C
                         clock pessimism             -0.356     2.445    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.120     2.565    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zed_audio_clk_48M
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X0Y4      design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.833      18.678     BUFGCTRL_X0Y0    design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.833      19.584     MMCME2_ADV_X1Y0  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X9Y12      design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/C
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X9Y12      design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_2_cooolDelFlop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X3Y13      design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ack_flag_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X4Y15      design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X4Y15      design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X4Y15      design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X6Y15      design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y0  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X50Y91     design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[102]_srl8/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X38Y86     design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X38Y86     design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X38Y86     design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[70]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X34Y88     design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X34Y88     design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X50Y91     design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[102]_srl8/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X38Y86     design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X38Y86     design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X38Y86     design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[70]_srl7/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X38Y86     design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X38Y86     design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[63]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X38Y86     design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[70]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X34Y88     design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X34Y88     design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X50Y91     design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[102]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X50Y91     design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[102]_srl8/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X38Y86     design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X38Y86     design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[63]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X38Y86     design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[70]_srl7/CLK



---------------------------------------------------------------------------------------------------
From Clock:  zed_audio_clk_48M
  To Clock:  clk_fpga_0

Setup :           49  Failing Endpoints,  Worst Slack       -4.747ns,  Total Violation     -221.280ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.747ns  (required time - arrival time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/line_in_l_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        0.977ns  (logic 0.456ns (46.669%)  route 0.521ns (53.331%))
  Logic Levels:           0  
  Clock Path Skew:        -4.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 232.891 - 230.000 ) 
    Source Clock Delay      (SCD):    7.086ns = ( 236.253 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.806   232.267    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   234.345 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.908   236.253    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X56Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.456   236.709 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[21]/Q
                         net (fo=1, routed)           0.521   237.230    design_1_i/zedboard_audio_0/U0/audio_l_out[21]
    SLICE_X57Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_l_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.712   232.891    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X57Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_l_reg[21]/C
                         clock pessimism              0.115   233.006    
                         clock uncertainty           -0.462   232.544    
    SLICE_X57Y100        FDRE (Setup_fdre_C_D)       -0.061   232.483    design_1_i/zedboard_audio_0/U0/line_in_l_reg[21]
  -------------------------------------------------------------------
                         required time                        232.483    
                         arrival time                        -237.230    
  -------------------------------------------------------------------
                         slack                                 -4.747    

Slack (VIOLATED) :        -4.667ns  (required time - arrival time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/line_in_l_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        0.897ns  (logic 0.518ns (57.737%)  route 0.379ns (42.263%))
  Logic Levels:           0  
  Clock Path Skew:        -4.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 232.656 - 230.000 ) 
    Source Clock Delay      (SCD):    6.831ns = ( 235.998 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.806   232.267    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   234.345 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.653   235.998    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X46Y91         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.518   236.516 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[11]/Q
                         net (fo=1, routed)           0.379   236.895    design_1_i/zedboard_audio_0/U0/audio_l_out[11]
    SLICE_X47Y91         FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_l_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.477   232.656    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X47Y91         FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_l_reg[11]/C
                         clock pessimism              0.115   232.771    
                         clock uncertainty           -0.462   232.309    
    SLICE_X47Y91         FDRE (Setup_fdre_C_D)       -0.081   232.228    design_1_i/zedboard_audio_0/U0/line_in_l_reg[11]
  -------------------------------------------------------------------
                         required time                        232.228    
                         arrival time                        -236.895    
  -------------------------------------------------------------------
                         slack                                 -4.667    

Slack (VIOLATED) :        -4.608ns  (required time - arrival time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/line_in_l_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        0.838ns  (logic 0.456ns (54.414%)  route 0.382ns (45.586%))
  Logic Levels:           0  
  Clock Path Skew:        -4.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 232.645 - 230.000 ) 
    Source Clock Delay      (SCD):    6.820ns = ( 235.987 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.806   232.267    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   234.345 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.642   235.987    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X52Y94         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456   236.443 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[14]/Q
                         net (fo=1, routed)           0.382   236.825    design_1_i/zedboard_audio_0/U0/audio_l_out[14]
    SLICE_X53Y94         FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_l_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.466   232.645    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X53Y94         FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_l_reg[14]/C
                         clock pessimism              0.115   232.760    
                         clock uncertainty           -0.462   232.298    
    SLICE_X53Y94         FDRE (Setup_fdre_C_D)       -0.081   232.217    design_1_i/zedboard_audio_0/U0/line_in_l_reg[14]
  -------------------------------------------------------------------
                         required time                        232.217    
                         arrival time                        -236.825    
  -------------------------------------------------------------------
                         slack                                 -4.608    

Slack (VIOLATED) :        -4.586ns  (required time - arrival time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/line_in_l_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        0.848ns  (logic 0.518ns (61.085%)  route 0.330ns (38.915%))
  Logic Levels:           0  
  Clock Path Skew:        -4.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 232.716 - 230.000 ) 
    Source Clock Delay      (SCD):    6.893ns = ( 236.060 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.806   232.267    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   234.345 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.715   236.060    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X54Y98         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.518   236.578 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[18]/Q
                         net (fo=1, routed)           0.330   236.908    design_1_i/zedboard_audio_0/U0/audio_l_out[18]
    SLICE_X55Y99         FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_l_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.537   232.716    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X55Y99         FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_l_reg[18]/C
                         clock pessimism              0.115   232.831    
                         clock uncertainty           -0.462   232.369    
    SLICE_X55Y99         FDRE (Setup_fdre_C_D)       -0.047   232.322    design_1_i/zedboard_audio_0/U0/line_in_l_reg[18]
  -------------------------------------------------------------------
                         required time                        232.322    
                         arrival time                        -236.908    
  -------------------------------------------------------------------
                         slack                                 -4.586    

Slack (VIOLATED) :        -4.574ns  (required time - arrival time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/line_in_l_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        0.845ns  (logic 0.518ns (61.306%)  route 0.327ns (38.694%))
  Logic Levels:           0  
  Clock Path Skew:        -4.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 232.655 - 230.000 ) 
    Source Clock Delay      (SCD):    6.830ns = ( 235.997 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.806   232.267    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   234.345 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.652   235.997    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X42Y89         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518   236.515 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[2]/Q
                         net (fo=1, routed)           0.327   236.842    design_1_i/zedboard_audio_0/U0/audio_l_out[2]
    SLICE_X40Y88         FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.476   232.655    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X40Y88         FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_l_reg[2]/C
                         clock pessimism              0.115   232.770    
                         clock uncertainty           -0.462   232.308    
    SLICE_X40Y88         FDRE (Setup_fdre_C_D)       -0.040   232.268    design_1_i/zedboard_audio_0/U0/line_in_l_reg[2]
  -------------------------------------------------------------------
                         required time                        232.268    
                         arrival time                        -236.842    
  -------------------------------------------------------------------
                         slack                                 -4.574    

Slack (VIOLATED) :        -4.572ns  (required time - arrival time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/line_in_l_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        0.840ns  (logic 0.518ns (61.666%)  route 0.322ns (38.334%))
  Logic Levels:           0  
  Clock Path Skew:        -4.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 232.646 - 230.000 ) 
    Source Clock Delay      (SCD):    6.821ns = ( 235.988 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.806   232.267    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   234.345 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.643   235.988    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X50Y97         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.518   236.506 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[16]/Q
                         net (fo=1, routed)           0.322   236.828    design_1_i/zedboard_audio_0/U0/audio_l_out[16]
    SLICE_X52Y97         FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_l_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.467   232.646    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X52Y97         FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_l_reg[16]/C
                         clock pessimism              0.115   232.761    
                         clock uncertainty           -0.462   232.299    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)       -0.043   232.256    design_1_i/zedboard_audio_0/U0/line_in_l_reg[16]
  -------------------------------------------------------------------
                         required time                        232.256    
                         arrival time                        -236.828    
  -------------------------------------------------------------------
                         slack                                 -4.572    

Slack (VIOLATED) :        -4.572ns  (required time - arrival time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/line_in_l_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        0.842ns  (logic 0.518ns (61.520%)  route 0.324ns (38.480%))
  Logic Levels:           0  
  Clock Path Skew:        -4.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 232.655 - 230.000 ) 
    Source Clock Delay      (SCD):    6.831ns = ( 235.998 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.806   232.267    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   234.345 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.653   235.998    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X46Y91         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.518   236.516 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[10]/Q
                         net (fo=1, routed)           0.324   236.840    design_1_i/zedboard_audio_0/U0/audio_l_out[10]
    SLICE_X45Y90         FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_l_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.476   232.655    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X45Y90         FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_l_reg[10]/C
                         clock pessimism              0.115   232.770    
                         clock uncertainty           -0.462   232.308    
    SLICE_X45Y90         FDRE (Setup_fdre_C_D)       -0.040   232.268    design_1_i/zedboard_audio_0/U0/line_in_l_reg[10]
  -------------------------------------------------------------------
                         required time                        232.268    
                         arrival time                        -236.840    
  -------------------------------------------------------------------
                         slack                                 -4.572    

Slack (VIOLATED) :        -4.540ns  (required time - arrival time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/line_in_l_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        0.612ns  (logic 0.419ns (68.471%)  route 0.193ns (31.529%))
  Logic Levels:           0  
  Clock Path Skew:        -4.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 232.891 - 230.000 ) 
    Source Clock Delay      (SCD):    7.086ns = ( 236.253 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.806   232.267    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   234.345 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.908   236.253    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X56Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.419   236.672 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[23]/Q
                         net (fo=1, routed)           0.193   236.865    design_1_i/zedboard_audio_0/U0/audio_l_out[23]
    SLICE_X57Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_l_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.712   232.891    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X57Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_l_reg[23]/C
                         clock pessimism              0.115   233.006    
                         clock uncertainty           -0.462   232.544    
    SLICE_X57Y100        FDRE (Setup_fdre_C_D)       -0.220   232.324    design_1_i/zedboard_audio_0/U0/line_in_l_reg[23]
  -------------------------------------------------------------------
                         required time                        232.324    
                         arrival time                        -236.865    
  -------------------------------------------------------------------
                         slack                                 -4.540    

Slack (VIOLATED) :        -4.538ns  (required time - arrival time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/line_in_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.941%)  route 0.331ns (42.059%))
  Logic Levels:           0  
  Clock Path Skew:        -4.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 232.656 - 230.000 ) 
    Source Clock Delay      (SCD):    6.831ns = ( 235.998 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.806   232.267    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   234.345 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.653   235.998    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X49Y94         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.456   236.454 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[12]/Q
                         net (fo=1, routed)           0.331   236.785    design_1_i/zedboard_audio_0/U0/audio_r_out[12]
    SLICE_X49Y93         FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.477   232.656    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X49Y93         FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_r_reg[12]/C
                         clock pessimism              0.115   232.771    
                         clock uncertainty           -0.462   232.309    
    SLICE_X49Y93         FDRE (Setup_fdre_C_D)       -0.062   232.247    design_1_i/zedboard_audio_0/U0/line_in_r_reg[12]
  -------------------------------------------------------------------
                         required time                        232.247    
                         arrival time                        -236.785    
  -------------------------------------------------------------------
                         slack                                 -4.538    

Slack (VIOLATED) :        -4.534ns  (required time - arrival time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/line_in_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_fpga_0 rise@230.000ns - zed_audio_clk_48M rise@229.167ns)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.941%)  route 0.331ns (42.059%))
  Logic Levels:           0  
  Clock Path Skew:        -4.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 232.894 - 230.000 ) 
    Source Clock Delay      (SCD):    7.088ns = ( 236.255 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                    229.167   229.167 r  
    PS7_X0Y0             PS7                          0.000   229.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   230.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   230.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.806   232.267    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   232.355 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   234.244    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   234.345 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.910   236.255    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X61Y101        FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.456   236.711 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[21]/Q
                         net (fo=1, routed)           0.331   237.042    design_1_i/zedboard_audio_0/U0/audio_r_out[21]
    SLICE_X61Y102        FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   231.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   231.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.715   232.894    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X61Y102        FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_r_reg[21]/C
                         clock pessimism              0.115   233.009    
                         clock uncertainty           -0.462   232.547    
    SLICE_X61Y102        FDRE (Setup_fdre_C_D)       -0.040   232.507    design_1_i/zedboard_audio_0/U0/line_in_r_reg[21]
  -------------------------------------------------------------------
                         required time                        232.507    
                         arrival time                        -237.042    
  -------------------------------------------------------------------
                         slack                                 -4.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/line_in_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.019%)  route 0.119ns (41.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.597     0.933    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.579     2.116    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X54Y99         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     2.280 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[19]/Q
                         net (fo=1, routed)           0.119     2.399    design_1_i/zedboard_audio_0/U0/audio_r_out[19]
    SLICE_X57Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.934     1.300    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X57Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_r_reg[19]/C
                         clock pessimism             -0.030     1.270    
                         clock uncertainty            0.462     1.732    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.071     1.803    design_1_i/zedboard_audio_0/U0/line_in_r_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/line_in_l_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.697%)  route 0.053ns (27.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.597     0.933    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.662     2.200    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X56Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.141     2.341 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[20]/Q
                         net (fo=1, routed)           0.053     2.393    design_1_i/zedboard_audio_0/U0/audio_l_out[20]
    SLICE_X57Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_l_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.934     1.300    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X57Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_l_reg[20]/C
                         clock pessimism             -0.030     1.270    
                         clock uncertainty            0.462     1.732    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.047     1.779    design_1_i/zedboard_audio_0/U0/line_in_l_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/line_in_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.334%)  route 0.054ns (27.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.597     0.933    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.554     2.091    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X52Y94         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     2.232 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[13]/Q
                         net (fo=1, routed)           0.054     2.286    design_1_i/zedboard_audio_0/U0/audio_r_out[13]
    SLICE_X53Y94         FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.820     1.186    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X53Y94         FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_r_reg[13]/C
                         clock pessimism             -0.030     1.156    
                         clock uncertainty            0.462     1.618    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.047     1.665    design_1_i/zedboard_audio_0/U0/line_in_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/line_in_l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.334%)  route 0.054ns (27.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.597     0.933    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.557     2.094    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X44Y90         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.141     2.235 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[7]/Q
                         net (fo=1, routed)           0.054     2.289    design_1_i/zedboard_audio_0/U0/audio_l_out[7]
    SLICE_X45Y90         FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.823     1.189    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X45Y90         FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_l_reg[7]/C
                         clock pessimism             -0.030     1.159    
                         clock uncertainty            0.462     1.621    
    SLICE_X45Y90         FDRE (Hold_fdre_C_D)         0.047     1.668    design_1_i/zedboard_audio_0/U0/line_in_l_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/line_in_l_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.682%)  route 0.058ns (29.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.597     0.933    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.556     2.093    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X41Y88         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     2.234 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[3]/Q
                         net (fo=1, routed)           0.058     2.293    design_1_i/zedboard_audio_0/U0/audio_l_out[3]
    SLICE_X40Y88         FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.822     1.188    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X40Y88         FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_l_reg[3]/C
                         clock pessimism             -0.030     1.158    
                         clock uncertainty            0.462     1.620    
    SLICE_X40Y88         FDRE (Hold_fdre_C_D)         0.046     1.666    design_1_i/zedboard_audio_0/U0/line_in_l_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/line_in_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.330%)  route 0.059ns (29.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.597     0.933    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.556     2.093    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X41Y88         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     2.234 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[1]/Q
                         net (fo=1, routed)           0.059     2.294    design_1_i/zedboard_audio_0/U0/audio_r_out[1]
    SLICE_X40Y88         FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.822     1.188    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X40Y88         FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_r_reg[1]/C
                         clock pessimism             -0.030     1.158    
                         clock uncertainty            0.462     1.620    
    SLICE_X40Y88         FDRE (Hold_fdre_C_D)         0.047     1.667    design_1_i/zedboard_audio_0/U0/line_in_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/line_in_l_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.597     0.933    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.662     2.200    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X59Y101        FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDRE (Prop_fdre_C_Q)         0.141     2.341 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[19]/Q
                         net (fo=1, routed)           0.101     2.442    design_1_i/zedboard_audio_0/U0/audio_l_out[19]
    SLICE_X57Y101        FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_l_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.934     1.300    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X57Y101        FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_l_reg[19]/C
                         clock pessimism             -0.030     1.270    
                         clock uncertainty            0.462     1.732    
    SLICE_X57Y101        FDRE (Hold_fdre_C_D)         0.078     1.810    design_1_i/zedboard_audio_0/U0/line_in_l_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/line_in_r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.597     0.933    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.662     2.200    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X59Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDRE (Prop_fdre_C_Q)         0.141     2.341 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[20]/Q
                         net (fo=1, routed)           0.101     2.442    design_1_i/zedboard_audio_0/U0/audio_r_out[20]
    SLICE_X57Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.934     1.300    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X57Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_r_reg[20]/C
                         clock pessimism             -0.030     1.270    
                         clock uncertainty            0.462     1.732    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.078     1.810    design_1_i/zedboard_audio_0/U0/line_in_r_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/line_in_l_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.597     0.933    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.662     2.200    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X56Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.128     2.328 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[23]/Q
                         net (fo=1, routed)           0.059     2.386    design_1_i/zedboard_audio_0/U0/audio_l_out[23]
    SLICE_X57Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_l_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.934     1.300    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X57Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_l_reg[23]/C
                         clock pessimism             -0.030     1.270    
                         clock uncertainty            0.462     1.732    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.022     1.754    design_1_i/zedboard_audio_0/U0/line_in_l_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/zedboard_audio_0/U0/line_in_l_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.564%)  route 0.104ns (42.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.597     0.933    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.662     2.200    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X59Y101        FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDRE (Prop_fdre_C_Q)         0.141     2.341 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[22]/Q
                         net (fo=1, routed)           0.104     2.444    design_1_i/zedboard_audio_0/U0/audio_l_out[22]
    SLICE_X56Y101        FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_l_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.934     1.300    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X56Y101        FDRE                                         r  design_1_i/zedboard_audio_0/U0/line_in_l_reg[22]/C
                         clock pessimism             -0.030     1.270    
                         clock uncertainty            0.462     1.732    
    SLICE_X56Y101        FDRE (Hold_fdre_C_D)         0.078     1.810    design_1_i/zedboard_audio_0/U0/line_in_l_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.635    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  zed_audio_clk_48M

Setup :           48  Failing Endpoints,  Worst Slack       -3.986ns,  Total Violation     -133.564ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.986ns  (required time - arrival time)
  Source:                 design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        7.761ns  (logic 0.580ns (7.473%)  route 7.181ns (92.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.348ns = ( 27.181 - 20.833 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 23.138 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.844    23.138    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X43Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.456    23.594 r  design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[19]/Q
                         net (fo=1, routed)           7.181    30.775    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r_freeze_100_reg[23][19]
    SLICE_X42Y100        LUT4 (Prop_lut4_I0_O)        0.124    30.899 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[27]_i_1/O
                         net (fo=1, routed)           0.000    30.899    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[27]_i_1_n_0
    SLICE_X42Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.612    23.625    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.657    27.181    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X42Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[27]/C
                         clock pessimism              0.115    27.296    
                         clock uncertainty           -0.462    26.834    
    SLICE_X42Y100        FDRE (Setup_fdre_C_D)        0.079    26.913    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[27]
  -------------------------------------------------------------------
                         required time                         26.913    
                         arrival time                         -30.899    
  -------------------------------------------------------------------
                         slack                                 -3.986    

Slack (VIOLATED) :        -3.910ns  (required time - arrival time)
  Source:                 design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        7.704ns  (logic 0.580ns (7.528%)  route 7.124ns (92.472%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.173ns = ( 27.007 - 20.833 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 22.946 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.652    22.946    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X43Y97         FDRE                                         r  design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.456    23.402 r  design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[4]/Q
                         net (fo=1, routed)           7.124    30.526    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r_freeze_100_reg[23][4]
    SLICE_X42Y97         LUT4 (Prop_lut4_I0_O)        0.124    30.650 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[12]_i_1/O
                         net (fo=1, routed)           0.000    30.650    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[12]_i_1_n_0
    SLICE_X42Y97         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.612    23.625    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.483    27.007    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X42Y97         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[12]/C
                         clock pessimism              0.115    27.122    
                         clock uncertainty           -0.462    26.660    
    SLICE_X42Y97         FDRE (Setup_fdre_C_D)        0.081    26.741    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[12]
  -------------------------------------------------------------------
                         required time                         26.741    
                         arrival time                         -30.650    
  -------------------------------------------------------------------
                         slack                                 -3.910    

Slack (VIOLATED) :        -3.895ns  (required time - arrival time)
  Source:                 design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        7.639ns  (logic 0.580ns (7.593%)  route 7.059ns (92.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.172ns = ( 27.006 - 20.833 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 22.946 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.652    22.946    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X43Y99         FDRE                                         r  design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456    23.402 r  design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[13]/Q
                         net (fo=1, routed)           7.059    30.461    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r_freeze_100_reg[23][13]
    SLICE_X44Y99         LUT4 (Prop_lut4_I0_O)        0.124    30.585 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[21]_i_1/O
                         net (fo=1, routed)           0.000    30.585    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[21]_i_1_n_0
    SLICE_X44Y99         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.612    23.625    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.482    27.006    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X44Y99         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[21]/C
                         clock pessimism              0.115    27.121    
                         clock uncertainty           -0.462    26.659    
    SLICE_X44Y99         FDRE (Setup_fdre_C_D)        0.031    26.690    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[21]
  -------------------------------------------------------------------
                         required time                         26.690    
                         arrival time                         -30.585    
  -------------------------------------------------------------------
                         slack                                 -3.895    

Slack (VIOLATED) :        -3.824ns  (required time - arrival time)
  Source:                 design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        7.568ns  (logic 0.580ns (7.664%)  route 6.988ns (92.336%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.172ns = ( 27.006 - 20.833 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 22.946 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.652    22.946    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X43Y98         FDRE                                         r  design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.456    23.402 r  design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[11]/Q
                         net (fo=1, routed)           6.988    30.390    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r_freeze_100_reg[23][11]
    SLICE_X45Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.514 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[19]_i_1/O
                         net (fo=1, routed)           0.000    30.514    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[19]_i_1_n_0
    SLICE_X45Y98         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.612    23.625    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.482    27.006    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X45Y98         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[19]/C
                         clock pessimism              0.115    27.121    
                         clock uncertainty           -0.462    26.659    
    SLICE_X45Y98         FDRE (Setup_fdre_C_D)        0.031    26.690    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[19]
  -------------------------------------------------------------------
                         required time                         26.690    
                         arrival time                         -30.514    
  -------------------------------------------------------------------
                         slack                                 -3.824    

Slack (VIOLATED) :        -3.815ns  (required time - arrival time)
  Source:                 design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        7.558ns  (logic 0.580ns (7.674%)  route 6.978ns (92.326%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.172ns = ( 27.006 - 20.833 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 22.946 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.652    22.946    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X43Y99         FDRE                                         r  design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456    23.402 r  design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[14]/Q
                         net (fo=1, routed)           6.978    30.380    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r_freeze_100_reg[23][14]
    SLICE_X44Y99         LUT4 (Prop_lut4_I0_O)        0.124    30.504 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[22]_i_1/O
                         net (fo=1, routed)           0.000    30.504    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[22]_i_1_n_0
    SLICE_X44Y99         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.612    23.625    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.482    27.006    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X44Y99         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22]/C
                         clock pessimism              0.115    27.121    
                         clock uncertainty           -0.462    26.659    
    SLICE_X44Y99         FDRE (Setup_fdre_C_D)        0.031    26.690    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22]
  -------------------------------------------------------------------
                         required time                         26.690    
                         arrival time                         -30.504    
  -------------------------------------------------------------------
                         slack                                 -3.815    

Slack (VIOLATED) :        -3.756ns  (required time - arrival time)
  Source:                 design_1_i/zedboard_audio_0/U0/hphone_l_freeze_100_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        7.483ns  (logic 0.642ns (8.579%)  route 6.841ns (91.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.347ns = ( 27.180 - 20.833 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 23.138 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.844    23.138    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X46Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/hphone_l_freeze_100_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.518    23.656 r  design_1_i/zedboard_audio_0/U0/hphone_l_freeze_100_reg[15]/Q
                         net (fo=1, routed)           6.841    30.497    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_l_freeze_100_reg[23][15]
    SLICE_X47Y100        LUT4 (Prop_lut4_I0_O)        0.124    30.621 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[55]_i_1/O
                         net (fo=1, routed)           0.000    30.621    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[55]_i_1_n_0
    SLICE_X47Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.612    23.625    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.656    27.180    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X47Y100        FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[55]/C
                         clock pessimism              0.115    27.295    
                         clock uncertainty           -0.462    26.833    
    SLICE_X47Y100        FDRE (Setup_fdre_C_D)        0.032    26.865    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[55]
  -------------------------------------------------------------------
                         required time                         26.865    
                         arrival time                         -30.621    
  -------------------------------------------------------------------
                         slack                                 -3.756    

Slack (VIOLATED) :        -3.742ns  (required time - arrival time)
  Source:                 design_1_i/zedboard_audio_0/U0/hphone_l_freeze_100_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        7.487ns  (logic 0.642ns (8.575%)  route 6.845ns (91.425%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.172ns = ( 27.006 - 20.833 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 22.946 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.652    22.946    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X46Y98         FDRE                                         r  design_1_i/zedboard_audio_0/U0/hphone_l_freeze_100_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518    23.464 r  design_1_i/zedboard_audio_0/U0/hphone_l_freeze_100_reg[7]/Q
                         net (fo=1, routed)           6.845    30.309    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_l_freeze_100_reg[23][7]
    SLICE_X47Y98         LUT4 (Prop_lut4_I0_O)        0.124    30.433 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[47]_i_1/O
                         net (fo=1, routed)           0.000    30.433    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[47]_i_1_n_0
    SLICE_X47Y98         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.612    23.625    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.482    27.006    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X47Y98         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[47]/C
                         clock pessimism              0.115    27.121    
                         clock uncertainty           -0.462    26.659    
    SLICE_X47Y98         FDRE (Setup_fdre_C_D)        0.032    26.691    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[47]
  -------------------------------------------------------------------
                         required time                         26.691    
                         arrival time                         -30.433    
  -------------------------------------------------------------------
                         slack                                 -3.742    

Slack (VIOLATED) :        -3.694ns  (required time - arrival time)
  Source:                 design_1_i/zedboard_audio_0/U0/hphone_l_freeze_100_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        7.420ns  (logic 0.642ns (8.652%)  route 6.778ns (91.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.347ns = ( 27.180 - 20.833 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 23.138 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.844    23.138    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X46Y101        FDRE                                         r  design_1_i/zedboard_audio_0/U0/hphone_l_freeze_100_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518    23.656 r  design_1_i/zedboard_audio_0/U0/hphone_l_freeze_100_reg[18]/Q
                         net (fo=1, routed)           6.778    30.434    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_l_freeze_100_reg[23][18]
    SLICE_X47Y101        LUT4 (Prop_lut4_I0_O)        0.124    30.558 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[58]_i_1/O
                         net (fo=1, routed)           0.000    30.558    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[58]_i_1_n_0
    SLICE_X47Y101        FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.612    23.625    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.656    27.180    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X47Y101        FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[58]/C
                         clock pessimism              0.115    27.295    
                         clock uncertainty           -0.462    26.833    
    SLICE_X47Y101        FDRE (Setup_fdre_C_D)        0.031    26.864    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[58]
  -------------------------------------------------------------------
                         required time                         26.864    
                         arrival time                         -30.558    
  -------------------------------------------------------------------
                         slack                                 -3.694    

Slack (VIOLATED) :        -3.493ns  (required time - arrival time)
  Source:                 design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        7.284ns  (logic 0.580ns (7.962%)  route 6.704ns (92.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.173ns = ( 27.007 - 20.833 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 22.945 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.651    22.945    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X43Y96         FDRE                                         r  design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.456    23.401 r  design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[3]/Q
                         net (fo=1, routed)           6.704    30.105    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r_freeze_100_reg[23][3]
    SLICE_X42Y97         LUT4 (Prop_lut4_I0_O)        0.124    30.229 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[11]_i_1/O
                         net (fo=1, routed)           0.000    30.229    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[11]_i_1_n_0
    SLICE_X42Y97         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.612    23.625    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.483    27.007    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X42Y97         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[11]/C
                         clock pessimism              0.115    27.122    
                         clock uncertainty           -0.462    26.660    
    SLICE_X42Y97         FDRE (Setup_fdre_C_D)        0.077    26.737    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[11]
  -------------------------------------------------------------------
                         required time                         26.737    
                         arrival time                         -30.229    
  -------------------------------------------------------------------
                         slack                                 -3.493    

Slack (VIOLATED) :        -3.469ns  (required time - arrival time)
  Source:                 design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        7.213ns  (logic 0.580ns (8.041%)  route 6.633ns (91.959%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.172ns = ( 27.006 - 20.833 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 22.945 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.651    22.945    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X43Y96         FDRE                                         r  design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.456    23.401 r  design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[0]/Q
                         net (fo=1, routed)           6.633    30.034    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r_freeze_100_reg[23][0]
    SLICE_X45Y97         LUT4 (Prop_lut4_I0_O)        0.124    30.158 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[8]_i_1/O
                         net (fo=1, routed)           0.000    30.158    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[8]_i_1_n_0
    SLICE_X45Y97         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.921    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        1.612    23.625    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.708 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    25.433    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.524 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         1.482    27.006    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X45Y97         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[8]/C
                         clock pessimism              0.115    27.121    
                         clock uncertainty           -0.462    26.659    
    SLICE_X45Y97         FDRE (Setup_fdre_C_D)        0.031    26.690    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[8]
  -------------------------------------------------------------------
                         required time                         26.690    
                         arrival time                         -30.158    
  -------------------------------------------------------------------
                         slack                                 -3.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/zedboard_audio_0/U0/hphone_l_freeze_100_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.209ns (8.608%)  route 2.219ns (91.392%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.639     0.975    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X46Y101        FDRE                                         r  design_1_i/zedboard_audio_0/U0/hphone_l_freeze_100_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/zedboard_audio_0/U0/hphone_l_freeze_100_reg[16]/Q
                         net (fo=1, routed)           2.219     3.358    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_l_freeze_100_reg[23][16]
    SLICE_X47Y101        LUT4 (Prop_lut4_I0_O)        0.045     3.403 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[56]_i_1/O
                         net (fo=1, routed)           0.000     3.403    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[56]_i_1_n_0
    SLICE_X47Y101        FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.864     1.230    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.913     2.801    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X47Y101        FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[56]/C
                         clock pessimism             -0.030     2.771    
                         clock uncertainty            0.462     3.233    
    SLICE_X47Y101        FDRE (Hold_fdre_C_D)         0.091     3.324    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[56]
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/zedboard_audio_0/U0/hphone_l_freeze_100_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.209ns (8.584%)  route 2.226ns (91.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.557     0.893    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X46Y99         FDRE                                         r  design_1_i/zedboard_audio_0/U0/hphone_l_freeze_100_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/zedboard_audio_0/U0/hphone_l_freeze_100_reg[10]/Q
                         net (fo=1, routed)           2.226     3.282    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_l_freeze_100_reg[23][10]
    SLICE_X47Y99         LUT4 (Prop_lut4_I0_O)        0.045     3.327 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[50]_i_1/O
                         net (fo=1, routed)           0.000     3.327    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[50]_i_1_n_0
    SLICE_X47Y99         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.864     1.230    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.827     2.715    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X47Y99         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[50]/C
                         clock pessimism             -0.030     2.685    
                         clock uncertainty            0.462     3.147    
    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.092     3.239    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[50]
  -------------------------------------------------------------------
                         required time                         -3.239    
                         arrival time                           3.327    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.186ns (7.542%)  route 2.280ns (92.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.556     0.892    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X43Y96         FDRE                                         r  design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[2]/Q
                         net (fo=1, routed)           2.280     3.313    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r_freeze_100_reg[23][2]
    SLICE_X42Y97         LUT4 (Prop_lut4_I0_O)        0.045     3.358 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[10]_i_1/O
                         net (fo=1, routed)           0.000     3.358    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[10]_i_1_n_0
    SLICE_X42Y97         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.864     1.230    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.827     2.715    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X42Y97         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[10]/C
                         clock pessimism             -0.030     2.685    
                         clock uncertainty            0.462     3.147    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.121     3.268    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.268    
                         arrival time                           3.358    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.186ns (7.546%)  route 2.279ns (92.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.557     0.893    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X43Y97         FDRE                                         r  design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[5]/Q
                         net (fo=1, routed)           2.279     3.312    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r_freeze_100_reg[23][5]
    SLICE_X42Y98         LUT4 (Prop_lut4_I0_O)        0.045     3.357 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[13]_i_1/O
                         net (fo=1, routed)           0.000     3.357    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[13]_i_1_n_0
    SLICE_X42Y98         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.864     1.230    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.827     2.715    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X42Y98         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[13]/C
                         clock pessimism             -0.030     2.685    
                         clock uncertainty            0.462     3.147    
    SLICE_X42Y98         FDRE (Hold_fdre_C_D)         0.120     3.267    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.267    
                         arrival time                           3.357    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.186ns (7.520%)  route 2.288ns (92.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.557     0.893    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X43Y99         FDRE                                         r  design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[15]/Q
                         net (fo=1, routed)           2.288     3.321    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r_freeze_100_reg[23][15]
    SLICE_X42Y99         LUT4 (Prop_lut4_I0_O)        0.045     3.366 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[23]_i_1/O
                         net (fo=1, routed)           0.000     3.366    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[23]_i_1_n_0
    SLICE_X42Y99         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.864     1.230    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.827     2.715    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X42Y99         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[23]/C
                         clock pessimism             -0.030     2.685    
                         clock uncertainty            0.462     3.147    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.121     3.268    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.268    
                         arrival time                           3.366    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.186ns (7.588%)  route 2.265ns (92.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.557     0.893    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X43Y99         FDRE                                         r  design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[12]/Q
                         net (fo=1, routed)           2.265     3.299    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r_freeze_100_reg[23][12]
    SLICE_X44Y99         LUT4 (Prop_lut4_I0_O)        0.045     3.344 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[20]_i_1/O
                         net (fo=1, routed)           0.000     3.344    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[20]_i_1_n_0
    SLICE_X44Y99         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.864     1.230    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.827     2.715    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X44Y99         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[20]/C
                         clock pessimism             -0.030     2.685    
                         clock uncertainty            0.462     3.147    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.091     3.238    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.238    
                         arrival time                           3.344    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/zedboard_audio_0/U0/hphone_l_freeze_100_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.209ns (8.507%)  route 2.248ns (91.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.557     0.893    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X46Y98         FDRE                                         r  design_1_i/zedboard_audio_0/U0/hphone_l_freeze_100_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/zedboard_audio_0/U0/hphone_l_freeze_100_reg[5]/Q
                         net (fo=1, routed)           2.248     3.305    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_l_freeze_100_reg[23][5]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.045     3.350 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[45]_i_1/O
                         net (fo=1, routed)           0.000     3.350    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[45]_i_1_n_0
    SLICE_X48Y98         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.864     1.230    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.827     2.715    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X48Y98         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[45]/C
                         clock pessimism             -0.030     2.685    
                         clock uncertainty            0.462     3.147    
    SLICE_X48Y98         FDRE (Hold_fdre_C_D)         0.092     3.239    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[45]
  -------------------------------------------------------------------
                         required time                         -3.239    
                         arrival time                           3.350    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.186ns (7.472%)  route 2.303ns (92.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.557     0.893    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X43Y97         FDRE                                         r  design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[7]/Q
                         net (fo=1, routed)           2.303     3.337    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r_freeze_100_reg[23][7]
    SLICE_X42Y98         LUT4 (Prop_lut4_I0_O)        0.045     3.382 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[15]_i_1/O
                         net (fo=1, routed)           0.000     3.382    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[15]_i_1_n_0
    SLICE_X42Y98         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.864     1.230    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.827     2.715    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X42Y98         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[15]/C
                         clock pessimism             -0.030     2.685    
                         clock uncertainty            0.462     3.147    
    SLICE_X42Y98         FDRE (Hold_fdre_C_D)         0.121     3.268    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.268    
                         arrival time                           3.382    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.186ns (7.466%)  route 2.305ns (92.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.556     0.892    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X43Y96         FDRE                                         r  design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/zedboard_audio_0/U0/hphone_r_freeze_100_reg[1]/Q
                         net (fo=1, routed)           2.305     3.338    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_r_freeze_100_reg[23][1]
    SLICE_X42Y97         LUT4 (Prop_lut4_I0_O)        0.045     3.383 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[9]_i_1/O
                         net (fo=1, routed)           0.000     3.383    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[9]_i_1_n_0
    SLICE_X42Y97         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.864     1.230    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.827     2.715    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X42Y97         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[9]/C
                         clock pessimism             -0.030     2.685    
                         clock uncertainty            0.462     3.147    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.121     3.268    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.268    
                         arrival time                           3.383    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/zedboard_audio_0/U0/hphone_l_freeze_100_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.209ns (8.464%)  route 2.260ns (91.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.322ns
    Phase Error              (PE):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.557     0.893    design_1_i/zedboard_audio_0/U0/clk_100
    SLICE_X46Y97         FDRE                                         r  design_1_i/zedboard_audio_0/U0/hphone_l_freeze_100_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/zedboard_audio_0/U0/hphone_l_freeze_100_reg[0]/Q
                         net (fo=1, routed)           2.260     3.317    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/hphone_l_freeze_100_reg[23][0]
    SLICE_X45Y97         LUT4 (Prop_lut4_I0_O)        0.045     3.362 r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[40]_i_1/O
                         net (fo=1, routed)           0.000     3.362    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[40]_i_1_n_0
    SLICE_X45Y97         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1282, routed)        0.864     1.230    design_1_i/zedboard_audio_0/U0/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/zedboard_audio_0/U0/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/zedboard_audio_0/U0/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/zedboard_audio_0/U0/i_clocking/clkout1_buf/O
                         net (fo=242, routed)         0.827     2.715    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X45Y97         FDRE                                         r  design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[40]/C
                         clock pessimism             -0.030     2.685    
                         clock uncertainty            0.462     3.147    
    SLICE_X45Y97         FDRE (Hold_fdre_C_D)         0.092     3.239    design_1_i/zedboard_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[40]
  -------------------------------------------------------------------
                         required time                         -3.239    
                         arrival time                           3.362    
  -------------------------------------------------------------------
                         slack                                  0.123    





