GEMM_OS: 
  sel_a: H_GRID
  sel_b: V_GRID
  sel_c: REG
  sel_q: V
  fu_control: 
    big_alu_sel: MUL
    small_alu_sel: ADD
    minus_a: false
    minus_m: false
    sel_m: BIG_ALU
    shift: 0
  sel_out_v_grid: FORWARD
  sel_out_h_grid: FORWARD
  sel_out: REG
  reg_p_en: true
  reg_q_en: true
  double_buffer_sel: false
GEMM_OS_ZERO_SWAP: 
  sel_a: H_GRID
  sel_b: V_GRID
  sel_c: ZERO
  sel_q: V
  fu_control: 
    big_alu_sel: MUL
    small_alu_sel: ADD
    minus_a: false
    minus_m: false
    sel_m: BIG_ALU
    shift: 0
  sel_out_v_grid: FORWARD
  sel_out_h_grid: FORWARD
  sel_out: REG
  reg_p_en: true
  reg_q_en: true
  double_buffer_sel: true
IDLE: 
  sel_a: ZERO
  sel_b: ZERO
  sel_c: ZERO
  sel_q: V
  fu_control: 
    big_alu_sel: MUL
    small_alu_sel: ADD
    minus_a: false
    minus_m: false
    sel_m: A
    shift: 0
  sel_out_v_grid: FORWARD
  sel_out_h_grid: FORWARD
  sel_out: FU
  reg_p_en: false
  reg_q_en: false
  double_buffer_sel: false

# OUT <- V_GRID
COV_FORWARD: 
  sel_a: V_GRID
  sel_b: ZERO
  sel_c: ZERO
  sel_q: V
  fu_control: 
    big_alu_sel: ADD
    small_alu_sel: ADD
    minus_a: false
    minus_m: false
    sel_m: A
    shift: 0
  sel_out_v_grid: FORWARD
  sel_out_h_grid: FORWARD
  sel_out: FU
  reg_p_en: false
  reg_q_en: false
  double_buffer_sel: false

# V_GRID <- V_GRID + V + REG
# REG <- V_GRID + V + REG
COV_SUM3: 
  sel_a: V_GRID
  sel_b: V
  sel_c: REG
  sel_q: V
  fu_control: 
    big_alu_sel: ADD
    small_alu_sel: ADD
    minus_a: false
    minus_m: false
    sel_m: BIG_ALU
    shift: 0
  sel_out_v_grid: FU
  sel_out_h_grid: FORWARD
  sel_out: FU
  reg_p_en: true
  reg_q_en: false
  double_buffer_sel: false
# V_GRID <- V_GRID + V + ZERO
# REG <- V_GRID + V + ZERO
COV_SUM3_ZERO: 
  sel_a: V_GRID
  sel_b: V
  sel_c: ZERO
  sel_q: V
  fu_control: 
    big_alu_sel: ADD
    small_alu_sel: ADD
    minus_a: false
    minus_m: false
    sel_m: BIG_ALU
    shift: 0
  sel_out_v_grid: FU
  sel_out_h_grid: FORWARD
  sel_out: FU
  reg_p_en: true
  reg_q_en: false
  double_buffer_sel: false

# V_GRID <- -(REG * V_GRID) + V
# REG <- REG
COV_NMADD3:
  sel_a: V_GRID
  sel_b: REG
  sel_c: V
  sel_q: V
  fu_control: 
    big_alu_sel: MUL
    small_alu_sel: ADD
    minus_a: false
    minus_m: true
    sel_m: BIG_ALU
    shift: 0
  sel_out_v_grid: FU
  sel_out_h_grid: FORWARD
  sel_out: FU
  reg_p_en: false
  reg_q_en: false
  double_buffer_sel: false
