those are the Test Benches!
Looptb.sv is refering to the Loop tb test bench in the simulation segment of the book
tb.sv is refering the the Behavioral Model tb test bench in the simulation segment of the book
Please put the files from the Verilog_Modules within the same directory to see those simulations Operate!
