Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun May 12 19:34:33 2024
| Host         : POWERSLAVE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cifru_timing_summary_routed.rpt -pb cifru_timing_summary_routed.pb -rpx cifru_timing_summary_routed.rpx -warn_on_violation
| Design       : cifru
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     2           
TIMING-18  Warning           Missing input or output delay   3           
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: addCifra (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control/FSM_sequential_currentState_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control/FSM_sequential_currentState_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control/FSM_sequential_currentState_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: control/FSM_sequential_currentState_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: executie/mpgDisplay/Q2_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: executie/mpgDisplay/Q3_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.364        0.000                      0                   20       -0.565       -0.565                      1                   20        4.500        0.000                       0                    24  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.364        0.000                      0                   20       -0.565       -0.565                      1                   20        4.500        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.364ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.565ns,  Total Violation       -0.565ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.364ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgDisplay/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.104ns  (logic 0.467ns (22.170%)  route 1.638ns (77.830%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.939     7.104    executie/mpgDisplay/clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         f  executie/mpgDisplay/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.598    11.517    executie/mpgDisplay/clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  executie/mpgDisplay/Q1_reg/C
                         clock pessimism              0.000    11.517    
                         clock uncertainty           -0.035    11.482    
    SLICE_X1Y103         FDRE (Setup_fdre_C_D)       -0.014    11.468    executie/mpgDisplay/Q1_reg
  -------------------------------------------------------------------
                         required time                         11.468    
                         arrival time                          -7.104    
  -------------------------------------------------------------------
                         slack                                  4.364    

Slack (MET) :             6.756ns  (required time - arrival time)
  Source:                 executie/mpgUp/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgDisplay/Q1_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.704ns (23.637%)  route 2.274ns (76.363%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.709     5.311    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  executie/mpgUp/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  executie/mpgUp/cnt_reg[11]/Q
                         net (fo=2, routed)           0.814     6.581    executie/mpgUp/mpgDisplay/cnt_reg[11]
    SLICE_X1Y106         LUT6 (Prop_lut6_I3_O)        0.124     6.705 r  executie/mpgUp/Q1_i_2/O
                         net (fo=1, routed)           0.941     7.646    executie/mpgUp/Q1_i_2_n_0
    SLICE_X1Y103         LUT6 (Prop_lut6_I0_O)        0.124     7.770 r  executie/mpgUp/Q1_i_1/O
                         net (fo=1, routed)           0.519     8.290    executie/mpgDisplay/eqOp
    SLICE_X1Y103         FDRE                                         r  executie/mpgDisplay/Q1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.589    15.011    executie/mpgDisplay/clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  executie/mpgDisplay/Q1_reg/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X1Y103         FDRE (Setup_fdre_C_CE)      -0.205    15.046    executie/mpgDisplay/Q1_reg
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  6.756    

Slack (MET) :             7.638ns  (required time - arrival time)
  Source:                 executie/mpgUp/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgUp/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.692ns (71.582%)  route 0.672ns (28.418%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.709     5.311    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  executie/mpgUp/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  executie/mpgUp/cnt_reg[1]/Q
                         net (fo=2, routed)           0.672     6.439    executie/mpgUp/mpgDisplay/cnt_reg[1]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.113 r  executie/mpgUp/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.113    executie/mpgUp/cnt_reg[0]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  executie/mpgUp/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.227    executie/mpgUp/cnt_reg[4]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  executie/mpgUp/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.341    executie/mpgUp/cnt_reg[8]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.675 r  executie/mpgUp/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.675    executie/mpgUp/cnt_reg[12]_i_1_n_6
    SLICE_X0Y106         FDRE                                         r  executie/mpgUp/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.589    15.011    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  executie/mpgUp/cnt_reg[13]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y106         FDRE (Setup_fdre_C_D)        0.062    15.313    executie/mpgUp/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.675    
  -------------------------------------------------------------------
                         slack                                  7.638    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 executie/mpgUp/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgUp/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 1.671ns (71.327%)  route 0.672ns (28.673%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.709     5.311    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  executie/mpgUp/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  executie/mpgUp/cnt_reg[1]/Q
                         net (fo=2, routed)           0.672     6.439    executie/mpgUp/mpgDisplay/cnt_reg[1]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.113 r  executie/mpgUp/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.113    executie/mpgUp/cnt_reg[0]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  executie/mpgUp/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.227    executie/mpgUp/cnt_reg[4]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  executie/mpgUp/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.341    executie/mpgUp/cnt_reg[8]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.654 r  executie/mpgUp/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.654    executie/mpgUp/cnt_reg[12]_i_1_n_4
    SLICE_X0Y106         FDRE                                         r  executie/mpgUp/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.589    15.011    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  executie/mpgUp/cnt_reg[15]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y106         FDRE (Setup_fdre_C_D)        0.062    15.313    executie/mpgUp/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.654    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.733ns  (required time - arrival time)
  Source:                 executie/mpgUp/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgUp/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 1.597ns (70.392%)  route 0.672ns (29.608%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.709     5.311    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  executie/mpgUp/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  executie/mpgUp/cnt_reg[1]/Q
                         net (fo=2, routed)           0.672     6.439    executie/mpgUp/mpgDisplay/cnt_reg[1]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.113 r  executie/mpgUp/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.113    executie/mpgUp/cnt_reg[0]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  executie/mpgUp/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.227    executie/mpgUp/cnt_reg[4]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  executie/mpgUp/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.341    executie/mpgUp/cnt_reg[8]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.580 r  executie/mpgUp/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.580    executie/mpgUp/cnt_reg[12]_i_1_n_5
    SLICE_X0Y106         FDRE                                         r  executie/mpgUp/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.589    15.011    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  executie/mpgUp/cnt_reg[14]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y106         FDRE (Setup_fdre_C_D)        0.062    15.313    executie/mpgUp/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                  7.733    

Slack (MET) :             7.749ns  (required time - arrival time)
  Source:                 executie/mpgUp/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgUp/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 1.581ns (70.182%)  route 0.672ns (29.818%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.709     5.311    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  executie/mpgUp/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  executie/mpgUp/cnt_reg[1]/Q
                         net (fo=2, routed)           0.672     6.439    executie/mpgUp/mpgDisplay/cnt_reg[1]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.113 r  executie/mpgUp/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.113    executie/mpgUp/cnt_reg[0]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  executie/mpgUp/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.227    executie/mpgUp/cnt_reg[4]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  executie/mpgUp/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.341    executie/mpgUp/cnt_reg[8]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.564 r  executie/mpgUp/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.564    executie/mpgUp/cnt_reg[12]_i_1_n_7
    SLICE_X0Y106         FDRE                                         r  executie/mpgUp/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.589    15.011    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  executie/mpgUp/cnt_reg[12]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y106         FDRE (Setup_fdre_C_D)        0.062    15.313    executie/mpgUp/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.564    
  -------------------------------------------------------------------
                         slack                                  7.749    

Slack (MET) :             7.752ns  (required time - arrival time)
  Source:                 executie/mpgUp/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgUp/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 1.578ns (70.142%)  route 0.672ns (29.858%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.709     5.311    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  executie/mpgUp/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  executie/mpgUp/cnt_reg[1]/Q
                         net (fo=2, routed)           0.672     6.439    executie/mpgUp/mpgDisplay/cnt_reg[1]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.113 r  executie/mpgUp/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.113    executie/mpgUp/cnt_reg[0]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  executie/mpgUp/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.227    executie/mpgUp/cnt_reg[4]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.561 r  executie/mpgUp/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.561    executie/mpgUp/cnt_reg[8]_i_1_n_6
    SLICE_X0Y105         FDRE                                         r  executie/mpgUp/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.589    15.011    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  executie/mpgUp/cnt_reg[9]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y105         FDRE (Setup_fdre_C_D)        0.062    15.313    executie/mpgUp/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                  7.752    

Slack (MET) :             7.773ns  (required time - arrival time)
  Source:                 executie/mpgUp/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgUp/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 1.557ns (69.861%)  route 0.672ns (30.139%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.709     5.311    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  executie/mpgUp/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  executie/mpgUp/cnt_reg[1]/Q
                         net (fo=2, routed)           0.672     6.439    executie/mpgUp/mpgDisplay/cnt_reg[1]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.113 r  executie/mpgUp/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.113    executie/mpgUp/cnt_reg[0]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  executie/mpgUp/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.227    executie/mpgUp/cnt_reg[4]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.540 r  executie/mpgUp/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.540    executie/mpgUp/cnt_reg[8]_i_1_n_4
    SLICE_X0Y105         FDRE                                         r  executie/mpgUp/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.589    15.011    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  executie/mpgUp/cnt_reg[11]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y105         FDRE (Setup_fdre_C_D)        0.062    15.313    executie/mpgUp/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.540    
  -------------------------------------------------------------------
                         slack                                  7.773    

Slack (MET) :             7.847ns  (required time - arrival time)
  Source:                 executie/mpgUp/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgUp/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 1.483ns (68.826%)  route 0.672ns (31.175%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.709     5.311    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  executie/mpgUp/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  executie/mpgUp/cnt_reg[1]/Q
                         net (fo=2, routed)           0.672     6.439    executie/mpgUp/mpgDisplay/cnt_reg[1]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.113 r  executie/mpgUp/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.113    executie/mpgUp/cnt_reg[0]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  executie/mpgUp/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.227    executie/mpgUp/cnt_reg[4]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.466 r  executie/mpgUp/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.466    executie/mpgUp/cnt_reg[8]_i_1_n_5
    SLICE_X0Y105         FDRE                                         r  executie/mpgUp/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.589    15.011    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  executie/mpgUp/cnt_reg[10]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y105         FDRE (Setup_fdre_C_D)        0.062    15.313    executie/mpgUp/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                  7.847    

Slack (MET) :             7.863ns  (required time - arrival time)
  Source:                 executie/mpgUp/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgUp/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 1.467ns (68.592%)  route 0.672ns (31.408%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.709     5.311    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  executie/mpgUp/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  executie/mpgUp/cnt_reg[1]/Q
                         net (fo=2, routed)           0.672     6.439    executie/mpgUp/mpgDisplay/cnt_reg[1]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.113 r  executie/mpgUp/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.113    executie/mpgUp/cnt_reg[0]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  executie/mpgUp/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.227    executie/mpgUp/cnt_reg[4]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.450 r  executie/mpgUp/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.450    executie/mpgUp/cnt_reg[8]_i_1_n_7
    SLICE_X0Y105         FDRE                                         r  executie/mpgUp/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.589    15.011    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  executie/mpgUp/cnt_reg[8]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y105         FDRE (Setup_fdre_C_D)        0.062    15.313    executie/mpgUp/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                  7.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.565ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgDisplay/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.276ns (17.489%)  route 1.300ns (82.511%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.656     1.576    executie/mpgDisplay/clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  executie/mpgDisplay/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.871     2.036    executie/mpgDisplay/clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  executie/mpgDisplay/Q1_reg/C
                         clock pessimism              0.000     2.036    
                         clock uncertainty            0.035     2.071    
    SLICE_X1Y103         FDRE (Hold_fdre_C_D)         0.070     2.141    executie/mpgDisplay/Q1_reg
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                 -0.565    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 executie/mpgDisplay/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgDisplay/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.939%)  route 0.134ns (51.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.598     1.517    executie/mpgDisplay/clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  executie/mpgDisplay/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  executie/mpgDisplay/Q2_reg/Q
                         net (fo=2, routed)           0.134     1.779    executie/mpgDisplay/Q2
    SLICE_X0Y103         FDRE                                         r  executie/mpgDisplay/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.871     2.036    executie/mpgDisplay/clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  executie/mpgDisplay/Q3_reg/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.017     1.534    executie/mpgDisplay/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 executie/mpgUp/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgUp/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.598     1.517    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  executie/mpgUp/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  executie/mpgUp/cnt_reg[14]/Q
                         net (fo=2, routed)           0.133     1.791    executie/mpgUp/mpgDisplay/cnt_reg[14]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  executie/mpgUp/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    executie/mpgUp/cnt_reg[12]_i_1_n_5
    SLICE_X0Y106         FDRE                                         r  executie/mpgUp/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.871     2.036    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  executie/mpgUp/cnt_reg[14]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105     1.622    executie/mpgUp/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 executie/mpgUp/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgUp/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.598     1.517    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  executie/mpgUp/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  executie/mpgUp/cnt_reg[2]/Q
                         net (fo=2, routed)           0.133     1.791    executie/mpgUp/mpgDisplay/cnt_reg[2]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  executie/mpgUp/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    executie/mpgUp/cnt_reg[0]_i_1_n_5
    SLICE_X0Y103         FDRE                                         r  executie/mpgUp/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.871     2.036    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  executie/mpgUp/cnt_reg[2]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.105     1.622    executie/mpgUp/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 executie/mpgUp/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgUp/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.598     1.517    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  executie/mpgUp/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  executie/mpgUp/cnt_reg[6]/Q
                         net (fo=2, routed)           0.133     1.791    executie/mpgUp/mpgDisplay/cnt_reg[6]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  executie/mpgUp/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    executie/mpgUp/cnt_reg[4]_i_1_n_5
    SLICE_X0Y104         FDRE                                         r  executie/mpgUp/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.871     2.036    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  executie/mpgUp/cnt_reg[6]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105     1.622    executie/mpgUp/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 executie/mpgUp/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgUp/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.598     1.517    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  executie/mpgUp/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  executie/mpgUp/cnt_reg[10]/Q
                         net (fo=2, routed)           0.134     1.792    executie/mpgUp/mpgDisplay/cnt_reg[10]
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  executie/mpgUp/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    executie/mpgUp/cnt_reg[8]_i_1_n_5
    SLICE_X0Y105         FDRE                                         r  executie/mpgUp/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.871     2.036    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  executie/mpgUp/cnt_reg[10]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.105     1.622    executie/mpgUp/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 executie/mpgDisplay/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgDisplay/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.613%)  route 0.234ns (62.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.598     1.517    executie/mpgDisplay/clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  executie/mpgDisplay/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  executie/mpgDisplay/Q1_reg/Q
                         net (fo=1, routed)           0.234     1.892    executie/mpgDisplay/Q1_reg_n_0
    SLICE_X0Y103         FDRE                                         r  executie/mpgDisplay/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.871     2.036    executie/mpgDisplay/clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  executie/mpgDisplay/Q2_reg/C
                         clock pessimism             -0.505     1.530    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.075     1.605    executie/mpgDisplay/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 executie/mpgUp/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgUp/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.598     1.517    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  executie/mpgUp/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  executie/mpgUp/cnt_reg[14]/Q
                         net (fo=2, routed)           0.133     1.791    executie/mpgUp/mpgDisplay/cnt_reg[14]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.935 r  executie/mpgUp/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.935    executie/mpgUp/cnt_reg[12]_i_1_n_4
    SLICE_X0Y106         FDRE                                         r  executie/mpgUp/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.871     2.036    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  executie/mpgUp/cnt_reg[15]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105     1.622    executie/mpgUp/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 executie/mpgUp/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgUp/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.598     1.517    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  executie/mpgUp/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  executie/mpgUp/cnt_reg[2]/Q
                         net (fo=2, routed)           0.133     1.791    executie/mpgUp/mpgDisplay/cnt_reg[2]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.935 r  executie/mpgUp/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.935    executie/mpgUp/cnt_reg[0]_i_1_n_4
    SLICE_X0Y103         FDRE                                         r  executie/mpgUp/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.871     2.036    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  executie/mpgUp/cnt_reg[3]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.105     1.622    executie/mpgUp/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 executie/mpgUp/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/mpgUp/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.598     1.517    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  executie/mpgUp/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  executie/mpgUp/cnt_reg[6]/Q
                         net (fo=2, routed)           0.133     1.791    executie/mpgUp/mpgDisplay/cnt_reg[6]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.935 r  executie/mpgUp/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.935    executie/mpgUp/cnt_reg[4]_i_1_n_4
    SLICE_X0Y104         FDRE                                         r  executie/mpgUp/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.871     2.036    executie/mpgUp/clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  executie/mpgUp/cnt_reg[7]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105     1.622    executie/mpgUp/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    control/FSM_sequential_currentState_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    control/FSM_sequential_currentState_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    control/FSM_sequential_currentState_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    control/FSM_sequential_currentState_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y103    executie/mpgDisplay/Q1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    executie/mpgDisplay/Q2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    executie/mpgDisplay/Q3_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    executie/mpgUp/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y105    executie/mpgUp/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    control/FSM_sequential_currentState_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    control/FSM_sequential_currentState_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    control/FSM_sequential_currentState_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    control/FSM_sequential_currentState_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    control/FSM_sequential_currentState_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    control/FSM_sequential_currentState_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    control/FSM_sequential_currentState_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    control/FSM_sequential_currentState_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    executie/mpgDisplay/Q1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    executie/mpgDisplay/Q1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    control/FSM_sequential_currentState_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    control/FSM_sequential_currentState_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    control/FSM_sequential_currentState_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    control/FSM_sequential_currentState_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    control/FSM_sequential_currentState_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    control/FSM_sequential_currentState_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    control/FSM_sequential_currentState_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    control/FSM_sequential_currentState_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    executie/mpgDisplay/Q1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    executie/mpgDisplay/Q1_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 executie/display/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anodActiv[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.766ns  (logic 4.384ns (50.014%)  route 4.382ns (49.986%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  executie/display/count_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  executie/display/count_reg[0]/Q
                         net (fo=5, routed)           0.900     1.356    executie/display/count[0]
    SLICE_X0Y102         LUT2 (Prop_lut2_I1_O)        0.152     1.508 r  executie/display/anodActiv_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.482     4.990    anodActiv_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776     8.766 r  anodActiv_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.766    anodActiv[2]
    T9                                                                r  anodActiv[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anodActiv[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.683ns  (logic 4.116ns (61.580%)  route 2.568ns (38.420%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  executie/display/count_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  executie/display/count_reg[0]/Q
                         net (fo=5, routed)           0.900     1.356    executie/display/count[0]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.124     1.480 r  executie/display/anodActiv_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     3.148    anodActiv_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     6.683 r  anodActiv_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.683    anodActiv[1]
    J18                                                               r  anodActiv[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anodActiv[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.651ns  (logic 4.116ns (61.881%)  route 2.535ns (38.119%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  executie/display/count_reg[1]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  executie/display/count_reg[1]/Q
                         net (fo=5, routed)           0.720     1.176    executie/display/count[1]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.124     1.300 r  executie/display/anodActiv_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.815     3.115    anodActiv_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     6.651 r  anodActiv_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.651    anodActiv[0]
    J17                                                               r  anodActiv[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/comparator_a/match_reg/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_sequential_nextState_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.891ns  (logic 0.711ns (37.605%)  route 1.180ns (62.395%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         LDCE                         0.000     0.000 r  executie/comparator_a/match_reg/G
    SLICE_X1Y102         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  executie/comparator_a/match_reg/Q
                         net (fo=1, routed)           0.797     1.356    control/match
    SLICE_X1Y101         LUT5 (Prop_lut5_I0_O)        0.152     1.508 r  control/FSM_sequential_nextState_reg[2]_i_1/O
                         net (fo=1, routed)           0.383     1.891    control/nextState__0[2]
    SLICE_X1Y101         LDCE                                         r  control/FSM_sequential_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            executie/display/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.473ns  (logic 0.580ns (39.378%)  route 0.893ns (60.622%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  executie/display/count_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  executie/display/count_reg[0]/Q
                         net (fo=5, routed)           0.893     1.349    executie/display/count[0]
    SLICE_X0Y102         LUT6 (Prop_lut6_I1_O)        0.124     1.473 r  executie/display/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.473    executie/display/count[1]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  executie/display/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            executie/display/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.307ns  (logic 0.580ns (44.385%)  route 0.727ns (55.615%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  executie/display/count_reg[1]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  executie/display/count_reg[1]/Q
                         net (fo=5, routed)           0.727     1.183    executie/display/count[1]
    SLICE_X0Y102         LUT6 (Prop_lut6_I0_O)        0.124     1.307 r  executie/display/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.307    executie/display/count[0]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  executie/display/count_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 executie/display/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            executie/display/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.186ns (42.994%)  route 0.247ns (57.006%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  executie/display/count_reg[1]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  executie/display/count_reg[1]/Q
                         net (fo=5, routed)           0.247     0.388    executie/display/count[1]
    SLICE_X0Y102         LUT6 (Prop_lut6_I0_O)        0.045     0.433 r  executie/display/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.433    executie/display/count[1]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  executie/display/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            executie/display/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.186ns (42.433%)  route 0.252ns (57.567%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  executie/display/count_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  executie/display/count_reg[0]/Q
                         net (fo=5, routed)           0.252     0.393    executie/display/count[0]
    SLICE_X0Y102         LUT6 (Prop_lut6_I1_O)        0.045     0.438 r  executie/display/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.438    executie/display/count[0]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  executie/display/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/comparator_a/match_reg/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_sequential_nextState_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.596ns  (logic 0.201ns (33.741%)  route 0.395ns (66.259%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         LDCE                         0.000     0.000 r  executie/comparator_a/match_reg/G
    SLICE_X1Y102         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  executie/comparator_a/match_reg/Q
                         net (fo=1, routed)           0.275     0.433    control/match
    SLICE_X1Y101         LUT5 (Prop_lut5_I0_O)        0.043     0.476 r  control/FSM_sequential_nextState_reg[2]_i_1/O
                         net (fo=1, routed)           0.120     0.596    control/nextState__0[2]
    SLICE_X1Y101         LDCE                                         r  control/FSM_sequential_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anodActiv[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 1.422ns (71.698%)  route 0.561ns (28.302%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  executie/display/count_reg[1]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  executie/display/count_reg[1]/Q
                         net (fo=5, routed)           0.243     0.384    executie/display/count[1]
    SLICE_X0Y102         LUT2 (Prop_lut2_I1_O)        0.045     0.429 r  executie/display/anodActiv_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.319     0.747    anodActiv_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     1.984 r  anodActiv_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.984    anodActiv[1]
    J18                                                               r  anodActiv[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anodActiv[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.045ns  (logic 1.422ns (69.567%)  route 0.622ns (30.433%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  executie/display/count_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  executie/display/count_reg[0]/Q
                         net (fo=5, routed)           0.245     0.386    executie/display/count[0]
    SLICE_X0Y102         LUT2 (Prop_lut2_I1_O)        0.045     0.431 r  executie/display/anodActiv_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.377     0.808    anodActiv_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     2.045 r  anodActiv_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.045    anodActiv[0]
    J17                                                               r  anodActiv[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anodActiv[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.886ns  (logic 1.522ns (52.740%)  route 1.364ns (47.260%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  executie/display/count_reg[1]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  executie/display/count_reg[1]/Q
                         net (fo=5, routed)           0.243     0.384    executie/display/count[1]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.044     0.428 r  executie/display/anodActiv_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.121     1.549    anodActiv_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.337     2.886 r  anodActiv_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.886    anodActiv[2]
    T9                                                                r  anodActiv[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            liberOcupatLED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.002ns  (logic 4.100ns (58.562%)  route 2.901ns (41.438%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.710     5.312    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.456     5.768 f  control/FSM_sequential_currentState_reg[3]/Q
                         net (fo=10, routed)          0.842     6.611    control/Q[3]
    SLICE_X0Y101         LUT2 (Prop_lut2_I1_O)        0.124     6.735 r  control/liberOcupatLED_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.059     8.794    liberOcupatLED_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.314 r  liberOcupatLED_OBUF_inst/O
                         net (fo=0)                   0.000    12.314    liberOcupatLED
    H17                                                               r  liberOcupatLED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            introduCaractereLED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.872ns  (logic 4.348ns (63.272%)  route 2.524ns (36.728%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.710     5.312    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.456     5.768 f  control/FSM_sequential_currentState_reg[3]/Q
                         net (fo=10, routed)          0.852     6.621    control/Q[3]
    SLICE_X1Y101         LUT3 (Prop_lut3_I2_O)        0.154     6.775 r  control/introduCaractereLED_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.672     8.446    introduCaractereLED_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.738    12.185 r  introduCaractereLED_OBUF_inst/O
                         net (fo=0)                   0.000    12.185    introduCaractereLED
    K15                                                               r  introduCaractereLED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/comparator_a/match_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.165ns  (logic 0.580ns (26.795%)  route 1.585ns (73.205%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.710     5.312    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  control/FSM_sequential_currentState_reg[3]/Q
                         net (fo=10, routed)          0.852     6.621    control/Q[3]
    SLICE_X1Y101         LUT4 (Prop_lut4_I1_O)        0.124     6.745 r  control/match_reg_i_1/O
                         net (fo=2, routed)           0.732     7.477    executie/comparator_a/enableCompare
    SLICE_X1Y102         LDCE                                         r  executie/comparator_a/match_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_sequential_nextState_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.079ns  (logic 0.580ns (27.896%)  route 1.499ns (72.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.710     5.312    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  control/FSM_sequential_currentState_reg[0]/Q
                         net (fo=8, routed)           0.840     6.608    control/Q[0]
    SLICE_X1Y101         LUT3 (Prop_lut3_I0_O)        0.124     6.732 r  control/FSM_sequential_nextState_reg[1]_i_1/O
                         net (fo=1, routed)           0.659     7.391    control/nextState__0[1]
    SLICE_X1Y101         LDCE                                         r  control/FSM_sequential_nextState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_sequential_nextState_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.912ns  (logic 0.580ns (30.333%)  route 1.332ns (69.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.710     5.312    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  control/FSM_sequential_currentState_reg[3]/Q
                         net (fo=10, routed)          0.694     6.463    control/Q[3]
    SLICE_X1Y101         LUT4 (Prop_lut4_I3_O)        0.124     6.587 r  control/FSM_sequential_nextState_reg[3]_i_1/O
                         net (fo=1, routed)           0.638     7.224    control/nextState__0[3]
    SLICE_X1Y101         LDCE                                         r  control/FSM_sequential_nextState_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_sequential_nextState_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.685ns  (logic 0.608ns (36.089%)  route 1.077ns (63.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.710     5.312    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  control/FSM_sequential_currentState_reg[3]/Q
                         net (fo=10, routed)          0.694     6.463    control/Q[3]
    SLICE_X1Y101         LUT5 (Prop_lut5_I1_O)        0.152     6.615 r  control/FSM_sequential_nextState_reg[2]_i_1/O
                         net (fo=1, routed)           0.383     6.997    control/nextState__0[2]
    SLICE_X1Y101         LDCE                                         r  control/FSM_sequential_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_sequential_nextState_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.448ns  (logic 0.608ns (41.996%)  route 0.840ns (58.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.710     5.312    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.456     5.768 f  control/FSM_sequential_currentState_reg[0]/Q
                         net (fo=8, routed)           0.840     6.608    control/Q[0]
    SLICE_X1Y101         LUT2 (Prop_lut2_I1_O)        0.152     6.760 r  control/FSM_sequential_nextState_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.760    control/nextState__0[0]
    SLICE_X1Y101         LDCE                                         r  control/FSM_sequential_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.432ns  (logic 0.580ns (40.504%)  route 0.852ns (59.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.710     5.312    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  control/FSM_sequential_currentState_reg[1]/Q
                         net (fo=7, routed)           0.852     6.620    executie/display/Q[1]
    SLICE_X0Y102         LUT6 (Prop_lut6_I4_O)        0.124     6.744 r  executie/display/count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.744    executie/display/count[0]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  executie/display/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.337ns  (logic 0.580ns (43.391%)  route 0.757ns (56.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.710     5.312    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  control/FSM_sequential_currentState_reg[0]/Q
                         net (fo=8, routed)           0.757     6.525    executie/display/Q[0]
    SLICE_X0Y102         LUT6 (Prop_lut6_I3_O)        0.124     6.649 r  executie/display/count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.649    executie/display/count[1]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  executie/display/count_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_sequential_nextState_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.189ns (50.900%)  route 0.182ns (49.100%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.599     1.518    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 f  control/FSM_sequential_currentState_reg[3]/Q
                         net (fo=10, routed)          0.182     1.842    control/Q[3]
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.048     1.890 r  control/FSM_sequential_nextState_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.890    control/nextState__0[0]
    SLICE_X1Y101         LDCE                                         r  control/FSM_sequential_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.505%)  route 0.190ns (50.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.599     1.518    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  control/FSM_sequential_currentState_reg[3]/Q
                         net (fo=10, routed)          0.190     1.849    executie/display/Q[3]
    SLICE_X0Y102         LUT6 (Prop_lut6_I2_O)        0.045     1.894 r  executie/display/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.894    executie/display/count[0]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  executie/display/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (48.942%)  route 0.194ns (51.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.599     1.518    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  control/FSM_sequential_currentState_reg[1]/Q
                         net (fo=7, routed)           0.194     1.853    executie/display/Q[1]
    SLICE_X0Y102         LUT6 (Prop_lut6_I4_O)        0.045     1.898 r  executie/display/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.898    executie/display/count[1]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  executie/display/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_sequential_nextState_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.190ns (46.529%)  route 0.218ns (53.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.599     1.518    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  control/FSM_sequential_currentState_reg[0]/Q
                         net (fo=8, routed)           0.099     1.758    control/Q[0]
    SLICE_X1Y101         LUT5 (Prop_lut5_I3_O)        0.049     1.807 r  control/FSM_sequential_nextState_reg[2]_i_1/O
                         net (fo=1, routed)           0.120     1.927    control/nextState__0[2]
    SLICE_X1Y101         LDCE                                         r  control/FSM_sequential_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_sequential_nextState_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.596ns  (logic 0.186ns (31.221%)  route 0.410ns (68.779%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.599     1.518    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  control/FSM_sequential_currentState_reg[0]/Q
                         net (fo=8, routed)           0.099     1.758    control/Q[0]
    SLICE_X1Y101         LUT4 (Prop_lut4_I0_O)        0.045     1.803 r  control/FSM_sequential_nextState_reg[3]_i_1/O
                         net (fo=1, routed)           0.311     2.114    control/nextState__0[3]
    SLICE_X1Y101         LDCE                                         r  control/FSM_sequential_nextState_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/comparator_a/match_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.186ns (30.772%)  route 0.418ns (69.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.599     1.518    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 f  control/FSM_sequential_currentState_reg[2]/Q
                         net (fo=6, routed)           0.163     1.823    control/Q[2]
    SLICE_X1Y101         LUT4 (Prop_lut4_I0_O)        0.045     1.868 r  control/match_reg_i_1/O
                         net (fo=2, routed)           0.255     2.123    executie/comparator_a/enableCompare
    SLICE_X1Y102         LDCE                                         r  executie/comparator_a/match_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_sequential_nextState_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.186ns (27.573%)  route 0.489ns (72.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.599     1.518    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  control/FSM_sequential_currentState_reg[1]/Q
                         net (fo=7, routed)           0.160     1.820    control/Q[1]
    SLICE_X1Y101         LUT3 (Prop_lut3_I1_O)        0.045     1.865 r  control/FSM_sequential_nextState_reg[1]_i_1/O
                         net (fo=1, routed)           0.328     2.193    control/nextState__0[1]
    SLICE_X1Y101         LDCE                                         r  control/FSM_sequential_nextState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            introduCaractereLED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 1.493ns (75.193%)  route 0.493ns (24.807%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.599     1.518    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  control/FSM_sequential_currentState_reg[0]/Q
                         net (fo=8, routed)           0.170     1.829    control/Q[0]
    SLICE_X1Y101         LUT3 (Prop_lut3_I1_O)        0.051     1.880 r  control/introduCaractereLED_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.323     2.203    introduCaractereLED_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.301     3.504 r  introduCaractereLED_OBUF_inst/O
                         net (fo=0)                   0.000     3.504    introduCaractereLED
    K15                                                               r  introduCaractereLED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            liberOcupatLED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.407ns (67.647%)  route 0.673ns (32.353%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.599     1.518    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  control/FSM_sequential_currentState_reg[2]/Q
                         net (fo=6, routed)           0.189     1.848    control/Q[2]
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.045     1.893 r  control/liberOcupatLED_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.484     2.378    liberOcupatLED_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.599 r  liberOcupatLED_OBUF_inst/O
                         net (fo=0)                   0.000     3.599    liberOcupatLED
    H17                                                               r  liberOcupatLED (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/FSM_sequential_currentState_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.378ns  (logic 1.478ns (62.145%)  route 0.900ns (37.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.900     2.378    control/AR[0]
    SLICE_X0Y101         FDCE                                         f  control/FSM_sequential_currentState_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.590     5.012    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/FSM_sequential_currentState_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.378ns  (logic 1.478ns (62.145%)  route 0.900ns (37.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.900     2.378    control/AR[0]
    SLICE_X0Y101         FDCE                                         f  control/FSM_sequential_currentState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.590     5.012    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/FSM_sequential_currentState_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.378ns  (logic 1.478ns (62.145%)  route 0.900ns (37.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.900     2.378    control/AR[0]
    SLICE_X0Y101         FDCE                                         f  control/FSM_sequential_currentState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.590     5.012    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/FSM_sequential_currentState_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.378ns  (logic 1.478ns (62.145%)  route 0.900ns (37.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.900     2.378    control/AR[0]
    SLICE_X0Y101         FDCE                                         f  control/FSM_sequential_currentState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.590     5.012    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[3]/C

Slack:                    inf
  Source:                 control/FSM_sequential_nextState_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_sequential_currentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.526ns  (logic 0.761ns (49.857%)  route 0.765ns (50.143%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         LDCE                         0.000     0.000 r  control/FSM_sequential_nextState_reg[1]/G
    SLICE_X1Y101         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  control/FSM_sequential_nextState_reg[1]/Q
                         net (fo=1, routed)           0.765     1.526    control/nextState[1]
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.590     5.012    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[1]/C

Slack:                    inf
  Source:                 control/FSM_sequential_nextState_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_sequential_currentState_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.388ns  (logic 0.761ns (54.829%)  route 0.627ns (45.171%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         LDCE                         0.000     0.000 r  control/FSM_sequential_nextState_reg[3]/G
    SLICE_X1Y101         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  control/FSM_sequential_nextState_reg[3]/Q
                         net (fo=1, routed)           0.627     1.388    control/nextState[3]
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.590     5.012    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[3]/C

Slack:                    inf
  Source:                 control/FSM_sequential_nextState_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_sequential_currentState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.373ns  (logic 0.761ns (55.425%)  route 0.612ns (44.575%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         LDCE                         0.000     0.000 r  control/FSM_sequential_nextState_reg[2]/G
    SLICE_X1Y101         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  control/FSM_sequential_nextState_reg[2]/Q
                         net (fo=1, routed)           0.612     1.373    control/nextState[2]
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.590     5.012    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[2]/C

Slack:                    inf
  Source:                 control/FSM_sequential_nextState_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_sequential_currentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.146ns  (logic 0.761ns (66.403%)  route 0.385ns (33.597%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         LDCE                         0.000     0.000 r  control/FSM_sequential_nextState_reg[0]/G
    SLICE_X1Y101         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  control/FSM_sequential_nextState_reg[0]/Q
                         net (fo=1, routed)           0.385     1.146    control/nextState[0]
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.590     5.012    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/FSM_sequential_nextState_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_sequential_currentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.220ns (64.323%)  route 0.122ns (35.677%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         LDCE                         0.000     0.000 r  control/FSM_sequential_nextState_reg[0]/G
    SLICE_X1Y101         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  control/FSM_sequential_nextState_reg[0]/Q
                         net (fo=1, routed)           0.122     0.342    control/nextState[0]
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.872     2.037    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[0]/C

Slack:                    inf
  Source:                 control/FSM_sequential_nextState_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_sequential_currentState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.220ns (52.255%)  route 0.201ns (47.745%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         LDCE                         0.000     0.000 r  control/FSM_sequential_nextState_reg[2]/G
    SLICE_X1Y101         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  control/FSM_sequential_nextState_reg[2]/Q
                         net (fo=1, routed)           0.201     0.421    control/nextState[2]
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.872     2.037    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[2]/C

Slack:                    inf
  Source:                 control/FSM_sequential_nextState_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_sequential_currentState_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.220ns (48.894%)  route 0.230ns (51.106%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         LDCE                         0.000     0.000 r  control/FSM_sequential_nextState_reg[3]/G
    SLICE_X1Y101         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  control/FSM_sequential_nextState_reg[3]/Q
                         net (fo=1, routed)           0.230     0.450    control/nextState[3]
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.872     2.037    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[3]/C

Slack:                    inf
  Source:                 control/FSM_sequential_nextState_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_sequential_currentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.220ns (37.584%)  route 0.365ns (62.416%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         LDCE                         0.000     0.000 r  control/FSM_sequential_nextState_reg[1]/G
    SLICE_X1Y101         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  control/FSM_sequential_nextState_reg[1]/Q
                         net (fo=1, routed)           0.365     0.585    control/nextState[1]
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.872     2.037    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/FSM_sequential_currentState_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.245ns (41.217%)  route 0.350ns (58.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.350     0.595    control/AR[0]
    SLICE_X0Y101         FDCE                                         f  control/FSM_sequential_currentState_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.872     2.037    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/FSM_sequential_currentState_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.245ns (41.217%)  route 0.350ns (58.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.350     0.595    control/AR[0]
    SLICE_X0Y101         FDCE                                         f  control/FSM_sequential_currentState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.872     2.037    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/FSM_sequential_currentState_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.245ns (41.217%)  route 0.350ns (58.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.350     0.595    control/AR[0]
    SLICE_X0Y101         FDCE                                         f  control/FSM_sequential_currentState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.872     2.037    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/FSM_sequential_currentState_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.245ns (41.217%)  route 0.350ns (58.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.350     0.595    control/AR[0]
    SLICE_X0Y101         FDCE                                         f  control/FSM_sequential_currentState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.872     2.037    control/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  control/FSM_sequential_currentState_reg[3]/C





