# Pipelined-5-stage-Processor
A 5-stage pipelined RISC-V processor implementing a subset of RV32I, with separate instruction and data memories and support for forwarding, stalling, and control-hazard flushing.
