{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591485776437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create VHDL File Quartus Prime " "Running Quartus Prime Create VHDL File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591485776437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 06 20:22:56 2020 " "Processing started: Sat Jun 06 20:22:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591485776437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1591485776437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EV20 -c EV20 --convert_bdf_to_vhdl=\"C:/e5-tp2/EV - 20/BranchManager.bdf\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off EV20 -c EV20 --convert_bdf_to_vhdl=\"C:/e5-tp2/EV - 20/BranchManager.bdf\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1591485776437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchmanager.bdf 1 1 " "Found 1 design units, including 1 entities, in source file branchmanager.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BranchManager " "Found entity 1: BranchManager" {  } { { "branchmanager.bdf" "" { Schematic "C:/e5-tp2/EV - 20/branchmanager.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591485776867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591485776867 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1591485776893 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "ADDR_IN\[10..0\] INC_11b Sumador \"q\[15..0\]\" (ID stack:Memoria) " "Width mismatch in port \"ADDR_IN\[10..0\]\" of instance \"Sumador\" and type INC_11b -- source is \"\"q\[15..0\]\" (ID stack:Memoria)\"" {  } { { "branchmanager.bdf" "" { Schematic "C:/e5-tp2/EV - 20/branchmanager.bdf" { { 544 1376 1488 544 "" "" } { 456 1120 1376 592 "Memoria" "" } { 512 1488 1744 608 "Sumador" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Design Software" 0 -1 1591485776927 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1591485776927 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create VHDL File 2 s 0 s Quartus Prime " "Quartus Prime Create VHDL File was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591485776934 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 06 20:22:56 2020 " "Processing ended: Sat Jun 06 20:22:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591485776934 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591485776934 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591485776934 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1591485776934 ""}
