/* Generated by Yosys 0.38 (git sha1 3ae655bc0, gcc 11.2.1 -fPIC -Os) */

module primitive_example_design_6(clk, in, rst, q_p, q_n, oddr_en, ibuf_oe1, ibuf_oe2, ibuf_oe3, ibuf_oe4);
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:4.7-4.10" *)
  input clk;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:14.6-14.17" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:12.12-12.21" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.7-5.15" *)
  input ibuf_oe1;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.16-5.24" *)
  input ibuf_oe2;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.25-5.33" *)
  input ibuf_oe3;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.34-5.42" *)
  input ibuf_oe4;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:3.13-3.15" *)
  input [1:0] in;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:6.7-6.14" *)
  input oddr_en;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:8.8-8.11" *)
  output q_n;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:7.8-7.11" *)
  output q_p;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:4.12-4.15" *)
  input rst;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:13.6-13.19" *)
  wire \$auto$clkbufmap.cc:266:execute$399 ;
  wire \$iopadmap$ibuf_oe1 ;
  wire \$iopadmap$ibuf_oe2 ;
  wire \$iopadmap$ibuf_oe3 ;
  wire \$iopadmap$ibuf_oe4 ;
  wire \$iopadmap$oddr_en ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:4.7-4.10" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:4.7-4.10" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:14.6-14.17" *)
  wire clk_buf_out;
  wire dffre_out;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:12.12-12.21" *)
  wire [1:0] i_buf_out;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.7-5.15" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.7-5.15" *)
  wire ibuf_oe1;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.16-5.24" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.16-5.24" *)
  wire ibuf_oe2;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.25-5.33" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.25-5.33" *)
  wire ibuf_oe3;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.34-5.42" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:5.34-5.42" *)
  wire ibuf_oe4;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:3.13-3.15" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:3.13-3.15" *)
  wire [1:0] in;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:6.7-6.14" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:6.7-6.14" *)
  wire oddr_en;
  wire oddr_out;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:8.8-8.11" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:8.8-8.11" *)
  wire q_n;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:7.8-7.11" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:7.8-7.11" *)
  wire q_p;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:4.12-4.15" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:4.12-4.15" *)
  wire rst;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:13.6-13.19" *)
  wire rst_i_buf_out;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$auto$clkbufmap.cc:265:execute$398  (
    .I(\$auto$clkbufmap.cc:266:execute$399 ),
    .O(clk_buf_out)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$primitive_example_design_6.ibuf_oe1  (
    .EN(1'h1),
    .I(ibuf_oe1),
    .O(\$iopadmap$ibuf_oe1 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$primitive_example_design_6.ibuf_oe2  (
    .EN(1'h1),
    .I(ibuf_oe2),
    .O(\$iopadmap$ibuf_oe2 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$primitive_example_design_6.ibuf_oe3  (
    .EN(1'h1),
    .I(ibuf_oe3),
    .O(\$iopadmap$ibuf_oe3 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$primitive_example_design_6.ibuf_oe4  (
    .EN(1'h1),
    .I(ibuf_oe4),
    .O(\$iopadmap$ibuf_oe4 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$primitive_example_design_6.oddr_en  (
    .EN(1'h1),
    .I(oddr_en),
    .O(\$iopadmap$oddr_en )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:16.7-16.59" *)
  I_BUF clk_buf_inst (
    .EN(\$iopadmap$ibuf_oe1 ),
    .I(clk),
    .O(\$auto$clkbufmap.cc:266:execute$399 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:26.7-26.87" *)
  DFFRE ff_inst1 (
    .C(clk_buf_out),
    .D(oddr_out),
    .E(1'h1),
    .Q(dffre_out),
    .R(rst_i_buf_out)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:22.7-22.60" *)
  I_BUF ibuf_inst1 (
    .EN(\$iopadmap$ibuf_oe2 ),
    .I(in[0]),
    .O(i_buf_out[0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:23.7-23.60" *)
  I_BUF ibuf_inst2 (
    .EN(\$iopadmap$ibuf_oe3 ),
    .I(in[1]),
    .O(i_buf_out[1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:24.7-24.59" *)
  I_BUF ibuf_inst4 (
    .EN(\$iopadmap$ibuf_oe4 ),
    .I(rst),
    .O(rst_i_buf_out)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:18.7-18.81" *)
  O_DDR iddr_ist1 (
    .C(clk_buf_out),
    .D(i_buf_out),
    .E(\$iopadmap$oddr_en ),
    .Q(oddr_out),
    .R(rst)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-05-05-12-50-59_T10887R23/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_6/results_dir/.././rtl/primitive_example_design_6.v:20.11-20.68" *)
  O_BUFT_DS o_buft_inst1 (
    .I(dffre_out),
    .O_N(q_n),
    .O_P(q_p),
    .T(1'h1)
  );
endmodule
