/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az283-16
+ date
Fri Jun 16 09:24:43 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1686907483
+ CACTUS_STARTTIME=1686907483
+ '[' 2 = 1 ']'
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.14.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.14.0
Compile date:      Jun 16 2023 (08:59:02)
Run date:          Jun 16 2023 (09:24:44+0000)
Run host:          fv-az283-16.kpokbfqxctbevcsxt0cqdblead.jx.internal.cloudapp.net (pid=107924)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az283-16
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110608KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=a37e4814-4bf0-d742-afda-2d804eba19fa, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=5.15.0-1039-azure, OSVersion="#46-Ubuntu SMP Mon May 22 15:18:07 UTC 2023", HostName=fv-az283-16, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110608KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=106, CPUModel="Intel(R) Xeon(R) Platinum 8370C CPU @ 2.80GHz", CPUStepping=6)
    L3Cache L#0: (P#0, size=49152KB, linesize=64, ways=12, Inclusive=0)
      L2Cache L#0: (P#0, size=1280KB, linesize=64, ways=20, Inclusive=0)
        L1dCache L#0: (P#0, size=48KB, linesize=64, ways=12, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#1, size=1280KB, linesize=64, ways=20, Inclusive=0)
        L1dCache L#1: (P#1, size=48KB, linesize=64, ways=12, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 49152 linesize 64 associativity 12 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1310720 linesize 64 associativity 20 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 50331648 linesize 64 associativity 12 stride 4194304, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00182761 sec
      iterations=10000000... time=0.0182306 sec
      iterations=100000000... time=0.18089 sec
      iterations=600000000... time=1.08917 sec
      iterations=600000000... time=1.04055 sec
      result: 24.6776 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00361412 sec
      iterations=10000000... time=0.0361272 sec
      iterations=100000000... time=0.361472 sec
      iterations=300000000... time=1.08521 sec
      result: 8.8462 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00199841 sec
      iterations=10000000... time=0.0199219 sec
      iterations=100000000... time=0.199698 sec
      iterations=600000000... time=1.19974 sec
      result: 8.00173 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1000... time=0.000202101 sec
      iterations=10000... time=0.00201841 sec
      iterations=100000... time=0.0200999 sec
      iterations=1000000... time=0.201066 sec
      iterations=5000000... time=1.00661 sec
      result: 2.01322 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1000... time=0.000590802 sec
      iterations=10000... time=0.00582253 sec
      iterations=100000... time=0.0579176 sec
      iterations=1000000... time=0.579744 sec
      iterations=2000000... time=1.16356 sec
      result: 5.81781 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1... time=1.1e-06 sec
      iterations=10... time=5.8e-06 sec
      iterations=100... time=5.44e-05 sec
      iterations=1000... time=0.000553602 sec
      iterations=10000... time=0.00541573 sec
      iterations=100000... time=0.0541505 sec
      iterations=1000000... time=0.545098 sec
      iterations=2000000... time=1.08534 sec
      result: 67.931 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1... time=2.63e-05 sec
      iterations=10... time=0.000223701 sec
      iterations=100... time=0.00221511 sec
      iterations=1000... time=0.0217799 sec
      iterations=10000... time=0.22177 sec
      iterations=50000... time=1.08966 sec
      result: 45.1075 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1000... time=3.9e-06 sec
      iterations=10000... time=3.28e-05 sec
      iterations=100000... time=0.000333802 sec
      iterations=1000000... time=0.00321352 sec
      iterations=10000000... time=0.0322762 sec
      iterations=100000000... time=0.322134 sec
      iterations=300000000... time=0.967019 sec
      iterations=600000000... time=1.93694 sec
      result: 0.40353 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1000... time=2.06e-05 sec
      iterations=10000... time=0.000179801 sec
      iterations=100000... time=0.00178331 sec
      iterations=1000000... time=0.0180424 sec
      iterations=10000000... time=0.179931 sec
      iterations=60000000... time=1.07977 sec
      result: 2.24952 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3e-06 sec
      iterations=100... time=2.46e-05 sec
      iterations=1000... time=0.000242302 sec
      iterations=10000... time=0.00243571 sec
      iterations=100000... time=0.0242682 sec
      iterations=1000000... time=0.243807 sec
      iterations=5000000... time=1.22326 sec
      result: 150.68 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1... time=3.18e-05 sec
      iterations=10... time=0.000216001 sec
      iterations=100... time=0.00208981 sec
      iterations=1000... time=0.0208594 sec
      iterations=10000... time=0.208403 sec
      iterations=50000... time=1.04653 sec
      result: 46.9668 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*13^3 grid points, 1*35152 bytes):
      iterations=1... time=1.5e-05 sec
      iterations=10... time=0.000153701 sec
      iterations=100... time=0.00150981 sec
      iterations=1000... time=0.0151137 sec
      iterations=10000... time=0.150881 sec
      iterations=70000... time=1.0608 sec
      result: 0.144976 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*39^3 grid points, 1*949104 bytes):
      iterations=1... time=0.000113401 sec
      iterations=10... time=0.00106731 sec
      iterations=100... time=0.0103266 sec
      iterations=1000... time=0.103773 sec
      iterations=10000... time=1.03369 sec
      result: 0.573857 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*133^3 grid points, 1*37642192 bytes):
      iterations=1... time=0.0517469 sec
      iterations=10... time=0.523216 sec
      iterations=20... time=1.05096 sec
      result: 0.0447713 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00181531 sec
      iterations=10000000... time=0.0186417 sec
      iterations=100000000... time=0.181169 sec
      iterations=600000000... time=1.08867 sec
      iterations=600000000... time=1.04366 sec
      result: 26.6626 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00365072 sec
      iterations=10000000... time=0.0364802 sec
      iterations=100000000... time=0.361713 sec
      iterations=300000000... time=1.08518 sec
      result: 8.84648 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00202231 sec
      iterations=10000000... time=0.0199386 sec
      iterations=100000000... time=0.19958 sec
      iterations=600000000... time=1.19673 sec
      result: 8.02186 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1000... time=0.000202251 sec
      iterations=10000... time=0.00201791 sec
      iterations=100000... time=0.0223067 sec
      iterations=1000000... time=0.202354 sec
      iterations=5000000... time=1.00884 sec
      result: 2.01769 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1000... time=0.000594168 sec
      iterations=10000... time=0.00581013 sec
      iterations=100000... time=0.0579141 sec
      iterations=1000000... time=0.583894 sec
      iterations=2000000... time=1.16152 sec
      result: 5.80761 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*37748736 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1... time=1e-06 sec
      iterations=10... time=5.75e-06 sec
      iterations=100... time=5.4251e-05 sec
      iterations=1000... time=0.000540753 sec
      iterations=10000... time=0.00543283 sec
      iterations=100000... time=0.0542449 sec
      iterations=1000000... time=0.54258 sec
      iterations=2000000... time=1.08526 sec
      result: 67.9359 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1... time=2.815e-05 sec
      iterations=10... time=0.000224651 sec
      iterations=100... time=0.00216751 sec
      iterations=1000... time=0.0216226 sec
      iterations=10000... time=0.216275 sec
      iterations=50000... time=1.0837 sec
      result: 45.3557 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*37748736 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1000... time=3.8e-06 sec
      iterations=10000... time=3.265e-05 sec
      iterations=100000... time=0.000323252 sec
      iterations=1000000... time=0.00323102 sec
      iterations=10000000... time=0.032191 sec
      iterations=100000000... time=0.324853 sec
      iterations=300000000... time=0.96997 sec
      iterations=600000000... time=1.93379 sec
      result: 0.402874 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1000... time=1.94e-05 sec
      iterations=10000... time=0.000180251 sec
      iterations=100000... time=0.00176711 sec
      iterations=1000000... time=0.0180585 sec
      iterations=10000000... time=0.179905 sec
      iterations=60000000... time=1.07934 sec
      result: 2.24863 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*37748736 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=2.85e-06 sec
      iterations=100... time=2.45e-05 sec
      iterations=1000... time=0.000242302 sec
      iterations=10000... time=0.00243136 sec
      iterations=100000... time=0.0243805 sec
      iterations=1000000... time=0.242701 sec
      iterations=5000000... time=1.21555 sec
      result: 151.635 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1... time=2.965e-05 sec
      iterations=10... time=0.000209851 sec
      iterations=100... time=0.00210806 sec
      iterations=1000... time=0.0207004 sec
      iterations=10000... time=0.208858 sec
      iterations=50000... time=1.03406 sec
      result: 47.5332 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*37748736 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*10^3 grid points, 2*16000 bytes):
      iterations=1... time=1.43e-05 sec
      iterations=10... time=0.000137201 sec
      iterations=100... time=0.00136176 sec
      iterations=1000... time=0.0132688 sec
      iterations=10000... time=0.134644 sec
      iterations=80000... time=1.06959 sec
      result: 0.0747951 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*31^3 grid points, 2*476656 bytes):
      iterations=1... time=0.000515053 sec
      iterations=10... time=0.00230666 sec
      iterations=100... time=0.0227411 sec
      iterations=1000... time=0.227232 sec
      iterations=5000... time=1.1361 sec
      result: 0.131111 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*133^3 grid points, 1*37642192 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 900 nsec
    MPI bandwidth: 5.77882 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Fri Jun 16 09:25:28 UTC 2023
+ echo Done.
Done.
  Elapsed time: 44.7 s
