// Seed: 2994935414
module module_0 (
    output uwire id_0,
    input supply0 id_1,
    input tri id_2,
    output tri0 id_3,
    output wand id_4,
    input wire id_5,
    input wire id_6,
    output wand id_7
);
  logic id_9, id_10, id_11, id_12;
  assign id_9[1] = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd29,
    parameter id_3 = 32'd73,
    parameter id_8 = 32'd21
) (
    output supply1 _id_0,
    output supply0 id_1,
    input supply1 id_2
    , id_6,
    input tri0 _id_3,
    output tri0 id_4
);
  assign id_4 = id_2;
  logic [!  id_3 : id_0] id_7;
  ;
  wire _id_8;
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1
  );
  wire id_10;
  logic [id_8 : -1] id_11 = -1'h0;
endmodule
