INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/souce/17_ram_ip/ram_ip.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/souce/17_ram_ip/ram_ip.srcs/sim_1/new/ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_tb
