{
    "DESIGN_NAME": "team_03",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/wb_wrapper.vh",
        "dir::../../verilog/rtl/team_projects/team_03/team_03.sv",
    "dir::../../verilog/rtl/team_projects/team_03/team_03_WB.v",
    "dir::../../verilog/rtl/team_projects/team_03/team_03_Wrapper.sv",
    "dir::../../verilog/rtl/team_projects/team_03/team_03.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_alphabet_decoder.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_alu.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_bin4_to_bcd_decoder.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_branchControl.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_clock_divider.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_color_out_logic.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_comparator.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_control.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_cputop.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_DPUtop.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_dpuxmmio.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_eight_bit_shift.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_hardware_clock.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_hardwareclkxmmio.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_horizontal_counter.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_imm_gen.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_instrHolder.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_MMIO.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_MMIOInterface.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_NES_clkdiv_counter.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_NESControllers.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_OLDdpuxmmio.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_outputSynchronizer.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_pc.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_player_1_display.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_player_2_display.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_player_FSM_new.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_player_lut.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_registerFile.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_requestUnit.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_ssdec.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_text_display.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_text_lut.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_vertical_counter.sv",
    "dir::../../verilog/rtl/team_projects/team_03/src/t03_wishbone_manager.sv"
    ],
    "CLOCK_PERIOD": 25,
    "CLOCK_PORT": "clk",
    "PL_TARGET_DENSITY": 0.55,
    "RUN_HEURISTIC_DIODE_INSERTION": true,
    "VDD_NETS": "vccd1",
    "GND_NETS": "vssd1",
    "FP_PDN_CORE_RING": 0,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 300 300",
    "pdk::sky130*": {
        "FP_CORE_UTIL": 20,
        "RT_MAX_LAYER": "met4",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 25
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "pdk::gf180mcu*": {
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 30,
        "RT_MAX_LAYER": "Metal4",
        "SYNTH_MAX_FANOUT": 4,
        "PL_TARGET_DENSITY": 0.5
    }
}