#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Aug 29 14:59:49 2019
# Process ID: 8660
# Current directory: D:/youzq/Pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14920 D:\youzq\Pipeline\exp04.xpr
# Log file: D:/youzq/Pipeline/vivado.log
# Journal file: D:/youzq/Pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/youzq/Pipeline/exp04.xpr
INFO: [Project 1-313] Project file moved from 'F:/DigitalLogic/exp04Copy' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/youzq/Pipeline/src/InstructionMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/youzq/Pipeline/src/CPU.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs synth_1 -jobs 6
[Thu Aug 29 16:27:47 2019] Launched synth_1...
Run output will be captured here: D:/youzq/Pipeline/exp04.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/CPU.v" Line 1. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/hazardjump.v" Line 1. Module HazardJumpUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Forward.v" Line 1. Module ForwardingUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/InstructionMemory.v" Line 1. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 1. Module IFIDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Control.v" Line 2. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALUControl.v" Line 2. Module ALUControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 23. Module IDEXR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/EX.v" Line 1. Module EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 105. Module EXMEMR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/MEM.v" Line 1. Module MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/DataMemory.v" Line 2. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 134. Module MEMWBR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/WB.v" Line 1. Module WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cpu_behav -key {Behavioral:sim_1:Functional:test_cpu} -tclbatch {test_cpu.tcl} -view {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/youzq/Pipeline/test_cpu_behav_sum.wcfg
source test_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1800ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1800ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 817.066 ; gain = 27.340
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/youzq/Pipeline/exp04.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Aug 29 19:58:06 2019] Launched synth_1...
Run output will be captured here: D:/youzq/Pipeline/exp04.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/CPU.v" Line 1. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/hazardjump.v" Line 1. Module HazardJumpUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Forward.v" Line 1. Module ForwardingUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/InstructionMemory.v" Line 1. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 1. Module IFIDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Control.v" Line 2. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALUControl.v" Line 2. Module ALUControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 23. Module IDEXR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/EX.v" Line 1. Module EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 105. Module EXMEMR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/MEM.v" Line 1. Module MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/DataMemory.v" Line 2. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 134. Module MEMWBR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/WB.v" Line 1. Module WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1046.078 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 120 ns
run 10 ns
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/StateRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDR
INFO: [VRFC 10-311] analyzing module IDEXR
INFO: [VRFC 10-311] analyzing module EXMEMR
INFO: [VRFC 10-311] analyzing module MEMWBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/hazardjump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardJumpUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/youzq/Pipeline/src/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/youzq/Pipeline/exp04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b99b8c95232349d6a87c827e32857e37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'RegimmFunct' [D:/youzq/Pipeline/src/ID.v:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/CPU.v" Line 1. Module CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/hazardjump.v" Line 1. Module HazardJumpUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Forward.v" Line 1. Module ForwardingUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/InstructionMemory.v" Line 1. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 1. Module IFIDR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/Control.v" Line 2. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALUControl.v" Line 2. Module ALUControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 23. Module IDEXR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/EX.v" Line 1. Module EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 105. Module EXMEMR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/MEM.v" Line 1. Module MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/DataMemory.v" Line 2. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/StateRegisters.v" Line 134. Module MEMWBR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/youzq/Pipeline/src/WB.v" Line 1. Module WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.HazardJumpUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IFIDR
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.IDEXR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEMR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWBR
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1046.078 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 120 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 200 ns
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
