Information: Updating design information... (UID-85)
Warning: Design 'CPU' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CPU
Version: F-2011.09-SP3
Date   : Wed Oct 26 19:59:11 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: U_CU/execute_sig_d2_reg[IMM_SEL]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_DATAPATH/U_ALU_OUT_REG_EM/reg_mem_reg[31]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CPU                5K_hvratio_1_4        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CU/execute_sig_d2_reg[IMM_SEL]/CK (DFFRS_X2)          0.00 #     0.00 r
  U_CU/execute_sig_d2_reg[IMM_SEL]/Q (DFFRS_X2)           0.10       0.10 r
  U_CU/CTRL_WORD[IMM_SEL] (CU)                            0.00       0.10 r
  U_DATAPATH/CTRL_WORD[IMM_SEL] (DATAPATH)                0.00       0.10 r
  U_DATAPATH/U211/Z (MUX2_X1)                             0.10       0.20 f
  U_DATAPATH/U_ALU/B[0] (ALU_DATA_W32)                    0.00       0.20 f
  U_DATAPATH/U_ALU/U51/Z (BUF_X1)                         0.06       0.26 f
  U_DATAPATH/U_ALU/sub_128/B[0] (ALU_DATA_W32_DW01_sub_2)
                                                          0.00       0.26 f
  U_DATAPATH/U_ALU/sub_128/U279/ZN (INV_X1)               0.04       0.30 r
  U_DATAPATH/U_ALU/sub_128/U288/ZN (NAND2_X1)             0.04       0.34 f
  U_DATAPATH/U_ALU/sub_128/U106/ZN (OAI21_X1)             0.05       0.39 r
  U_DATAPATH/U_ALU/sub_128/U119/ZN (AOI21_X1)             0.03       0.42 f
  U_DATAPATH/U_ALU/sub_128/U117/ZN (OAI21_X1)             0.04       0.47 r
  U_DATAPATH/U_ALU/sub_128/U116/ZN (INV_X1)               0.03       0.50 f
  U_DATAPATH/U_ALU/sub_128/U44/ZN (OAI21_X1)              0.04       0.54 r
  U_DATAPATH/U_ALU/sub_128/U42/ZN (AOI21_X1)              0.04       0.58 f
  U_DATAPATH/U_ALU/sub_128/U41/ZN (OAI21_X1)              0.05       0.62 r
  U_DATAPATH/U_ALU/sub_128/U140/ZN (NAND2_X1)             0.03       0.65 f
  U_DATAPATH/U_ALU/sub_128/U31/ZN (OAI21_X1)              0.04       0.70 r
  U_DATAPATH/U_ALU/sub_128/U142/ZN (NAND2_X1)             0.04       0.74 f
  U_DATAPATH/U_ALU/sub_128/U30/ZN (OAI21_X1)              0.05       0.78 r
  U_DATAPATH/U_ALU/sub_128/U141/ZN (NAND2_X1)             0.03       0.82 f
  U_DATAPATH/U_ALU/sub_128/U91/ZN (OAI21_X1)              0.04       0.86 r
  U_DATAPATH/U_ALU/sub_128/U151/ZN (NAND2_X1)             0.03       0.89 f
  U_DATAPATH/U_ALU/sub_128/U150/ZN (AND2_X1)              0.04       0.93 f
  U_DATAPATH/U_ALU/sub_128/U107/ZN (OAI21_X1)             0.04       0.97 r
  U_DATAPATH/U_ALU/sub_128/U290/ZN (AOI21_X1)             0.03       1.01 f
  U_DATAPATH/U_ALU/sub_128/U170/ZN (XNOR2_X1)             0.06       1.06 f
  U_DATAPATH/U_ALU/sub_128/DIFF[31] (ALU_DATA_W32_DW01_sub_2)
                                                          0.00       1.06 f
  U_DATAPATH/U_ALU/U81/ZN (NAND2_X1)                      0.03       1.09 r
  U_DATAPATH/U_ALU/U82/ZN (AND3_X1)                       0.05       1.14 r
  U_DATAPATH/U_ALU/U773/ZN (OAI211_X1)                    0.04       1.19 f
  U_DATAPATH/U_ALU/RES[31] (ALU_DATA_W32)                 0.00       1.19 f
  U_DATAPATH/U_ALU_OUT_REG_EM/DIN[31] (REG_PIPO_32_00000000_00000000_5)
                                                          0.00       1.19 f
  U_DATAPATH/U_ALU_OUT_REG_EM/U72/ZN (NAND2_X1)           0.03       1.22 r
  U_DATAPATH/U_ALU_OUT_REG_EM/U3/ZN (NAND2_X1)            0.03       1.25 f
  U_DATAPATH/U_ALU_OUT_REG_EM/reg_mem_reg[31]/D (DFFR_X1)
                                                          0.01       1.26 f
  data arrival time                                                  1.26

  clock CLK (rise edge)                                   1.30       1.30
  clock network delay (ideal)                             0.00       1.30
  U_DATAPATH/U_ALU_OUT_REG_EM/reg_mem_reg[31]/CK (DFFR_X1)
                                                          0.00       1.30 r
  library setup time                                     -0.04       1.26
  data required time                                                 1.26
  --------------------------------------------------------------------------
  data required time                                                 1.26
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
