// Seed: 1609979205
module module_0 (
    output wor id_0,
    input tri1 id_1,
    output tri0 id_2,
    output supply1 id_3,
    input tri0 id_4
    , id_13,
    input wor id_5,
    input tri0 id_6,
    output tri1 id_7,
    output wand id_8,
    output wand id_9,
    output wand id_10,
    input wor id_11
);
  genvar id_14;
endmodule
module module_1 (
    output supply1 id_0,
    output wand id_1,
    input supply1 id_2,
    output wor id_3,
    output wire id_4
    , id_17,
    input uwire id_5,
    output supply1 id_6,
    input uwire id_7,
    input wand id_8,
    input tri0 id_9,
    input tri0 id_10,
    input supply1 id_11,
    input wand id_12,
    input wor id_13,
    output tri1 id_14,
    input tri1 id_15
);
  assign id_3 = id_10;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_0,
      id_15,
      id_5,
      id_8,
      id_1,
      id_1,
      id_4,
      id_4,
      id_9
  );
  assign modCall_1.id_6 = 0;
  wire [-1 : 1 'h0] id_18;
  assign id_18 = id_18;
  wire id_19;
endmodule
