
PEE50_CTG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009bdc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000044c  08009d70  08009d70  00019d70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a1bc  0800a1bc  0002025c  2**0
                  CONTENTS
  4 .ARM          00000008  0800a1bc  0800a1bc  0001a1bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a1c4  0800a1c4  0002025c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a1c4  0800a1c4  0001a1c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a1c8  0800a1c8  0001a1c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000025c  20000000  0800a1cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000278  2000025c  0800a428  0002025c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004d4  0800a428  000204d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002025c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001972d  00000000  00000000  0002028c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ee0  00000000  00000000  000399b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014e8  00000000  00000000  0003c8a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013c0  00000000  00000000  0003dd88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a8c9  00000000  00000000  0003f148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016654  00000000  00000000  00069a11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010a7e3  00000000  00000000  00080065  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018a848  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006b08  00000000  00000000  0018a89c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000025c 	.word	0x2000025c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009d54 	.word	0x08009d54

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000260 	.word	0x20000260
 80001cc:	08009d54 	.word	0x08009d54

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96e 	b.w	8000e9c <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468c      	mov	ip, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	f040 8083 	bne.w	8000cee <__udivmoddi4+0x116>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d947      	bls.n	8000c7e <__udivmoddi4+0xa6>
 8000bee:	fab2 f282 	clz	r2, r2
 8000bf2:	b142      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	f1c2 0020 	rsb	r0, r2, #32
 8000bf8:	fa24 f000 	lsr.w	r0, r4, r0
 8000bfc:	4091      	lsls	r1, r2
 8000bfe:	4097      	lsls	r7, r2
 8000c00:	ea40 0c01 	orr.w	ip, r0, r1
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c10:	fa1f fe87 	uxth.w	lr, r7
 8000c14:	fb08 c116 	mls	r1, r8, r6, ip
 8000c18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18fb      	adds	r3, r7, r3
 8000c26:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2a:	f080 8119 	bcs.w	8000e60 <__udivmoddi4+0x288>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8116 	bls.w	8000e60 <__udivmoddi4+0x288>
 8000c34:	3e02      	subs	r6, #2
 8000c36:	443b      	add	r3, r7
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c40:	fb08 3310 	mls	r3, r8, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c4c:	45a6      	cmp	lr, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	193c      	adds	r4, r7, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8105 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c5a:	45a6      	cmp	lr, r4
 8000c5c:	f240 8102 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c60:	3802      	subs	r0, #2
 8000c62:	443c      	add	r4, r7
 8000c64:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c68:	eba4 040e 	sub.w	r4, r4, lr
 8000c6c:	2600      	movs	r6, #0
 8000c6e:	b11d      	cbz	r5, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c5 4300 	strd	r4, r3, [r5]
 8000c78:	4631      	mov	r1, r6
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	b902      	cbnz	r2, 8000c82 <__udivmoddi4+0xaa>
 8000c80:	deff      	udf	#255	; 0xff
 8000c82:	fab2 f282 	clz	r2, r2
 8000c86:	2a00      	cmp	r2, #0
 8000c88:	d150      	bne.n	8000d2c <__udivmoddi4+0x154>
 8000c8a:	1bcb      	subs	r3, r1, r7
 8000c8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c90:	fa1f f887 	uxth.w	r8, r7
 8000c94:	2601      	movs	r6, #1
 8000c96:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c9a:	0c21      	lsrs	r1, r4, #16
 8000c9c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ca0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ca4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d907      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000cac:	1879      	adds	r1, r7, r1
 8000cae:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0xe2>
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	f200 80e9 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cba:	4684      	mov	ip, r0
 8000cbc:	1ac9      	subs	r1, r1, r3
 8000cbe:	b2a3      	uxth	r3, r4
 8000cc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ccc:	fb08 f800 	mul.w	r8, r8, r0
 8000cd0:	45a0      	cmp	r8, r4
 8000cd2:	d907      	bls.n	8000ce4 <__udivmoddi4+0x10c>
 8000cd4:	193c      	adds	r4, r7, r4
 8000cd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cda:	d202      	bcs.n	8000ce2 <__udivmoddi4+0x10a>
 8000cdc:	45a0      	cmp	r8, r4
 8000cde:	f200 80d9 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	eba4 0408 	sub.w	r4, r4, r8
 8000ce8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cec:	e7bf      	b.n	8000c6e <__udivmoddi4+0x96>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x12e>
 8000cf2:	2d00      	cmp	r5, #0
 8000cf4:	f000 80b1 	beq.w	8000e5a <__udivmoddi4+0x282>
 8000cf8:	2600      	movs	r6, #0
 8000cfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000cfe:	4630      	mov	r0, r6
 8000d00:	4631      	mov	r1, r6
 8000d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d06:	fab3 f683 	clz	r6, r3
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	d14a      	bne.n	8000da4 <__udivmoddi4+0x1cc>
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d302      	bcc.n	8000d18 <__udivmoddi4+0x140>
 8000d12:	4282      	cmp	r2, r0
 8000d14:	f200 80b8 	bhi.w	8000e88 <__udivmoddi4+0x2b0>
 8000d18:	1a84      	subs	r4, r0, r2
 8000d1a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d1e:	2001      	movs	r0, #1
 8000d20:	468c      	mov	ip, r1
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	d0a8      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000d26:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d2a:	e7a5      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000d2c:	f1c2 0320 	rsb	r3, r2, #32
 8000d30:	fa20 f603 	lsr.w	r6, r0, r3
 8000d34:	4097      	lsls	r7, r2
 8000d36:	fa01 f002 	lsl.w	r0, r1, r2
 8000d3a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3e:	40d9      	lsrs	r1, r3
 8000d40:	4330      	orrs	r0, r6
 8000d42:	0c03      	lsrs	r3, r0, #16
 8000d44:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d48:	fa1f f887 	uxth.w	r8, r7
 8000d4c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d54:	fb06 f108 	mul.w	r1, r6, r8
 8000d58:	4299      	cmp	r1, r3
 8000d5a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x19c>
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d66:	f080 808d 	bcs.w	8000e84 <__udivmoddi4+0x2ac>
 8000d6a:	4299      	cmp	r1, r3
 8000d6c:	f240 808a 	bls.w	8000e84 <__udivmoddi4+0x2ac>
 8000d70:	3e02      	subs	r6, #2
 8000d72:	443b      	add	r3, r7
 8000d74:	1a5b      	subs	r3, r3, r1
 8000d76:	b281      	uxth	r1, r0
 8000d78:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d7c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb00 f308 	mul.w	r3, r0, r8
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x1c4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d92:	d273      	bcs.n	8000e7c <__udivmoddi4+0x2a4>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	d971      	bls.n	8000e7c <__udivmoddi4+0x2a4>
 8000d98:	3802      	subs	r0, #2
 8000d9a:	4439      	add	r1, r7
 8000d9c:	1acb      	subs	r3, r1, r3
 8000d9e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000da2:	e778      	b.n	8000c96 <__udivmoddi4+0xbe>
 8000da4:	f1c6 0c20 	rsb	ip, r6, #32
 8000da8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dac:	fa22 f30c 	lsr.w	r3, r2, ip
 8000db0:	431c      	orrs	r4, r3
 8000db2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000db6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dba:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dbe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dc2:	431f      	orrs	r7, r3
 8000dc4:	0c3b      	lsrs	r3, r7, #16
 8000dc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dca:	fa1f f884 	uxth.w	r8, r4
 8000dce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dd2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dd6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dda:	458a      	cmp	sl, r1
 8000ddc:	fa02 f206 	lsl.w	r2, r2, r6
 8000de0:	fa00 f306 	lsl.w	r3, r0, r6
 8000de4:	d908      	bls.n	8000df8 <__udivmoddi4+0x220>
 8000de6:	1861      	adds	r1, r4, r1
 8000de8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dec:	d248      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000dee:	458a      	cmp	sl, r1
 8000df0:	d946      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000df2:	f1a9 0902 	sub.w	r9, r9, #2
 8000df6:	4421      	add	r1, r4
 8000df8:	eba1 010a 	sub.w	r1, r1, sl
 8000dfc:	b2bf      	uxth	r7, r7
 8000dfe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e02:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e06:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e0a:	fb00 f808 	mul.w	r8, r0, r8
 8000e0e:	45b8      	cmp	r8, r7
 8000e10:	d907      	bls.n	8000e22 <__udivmoddi4+0x24a>
 8000e12:	19e7      	adds	r7, r4, r7
 8000e14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e18:	d22e      	bcs.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1a:	45b8      	cmp	r8, r7
 8000e1c:	d92c      	bls.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1e:	3802      	subs	r0, #2
 8000e20:	4427      	add	r7, r4
 8000e22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e26:	eba7 0708 	sub.w	r7, r7, r8
 8000e2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e2e:	454f      	cmp	r7, r9
 8000e30:	46c6      	mov	lr, r8
 8000e32:	4649      	mov	r1, r9
 8000e34:	d31a      	bcc.n	8000e6c <__udivmoddi4+0x294>
 8000e36:	d017      	beq.n	8000e68 <__udivmoddi4+0x290>
 8000e38:	b15d      	cbz	r5, 8000e52 <__udivmoddi4+0x27a>
 8000e3a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e3e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e42:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e46:	40f2      	lsrs	r2, r6
 8000e48:	ea4c 0202 	orr.w	r2, ip, r2
 8000e4c:	40f7      	lsrs	r7, r6
 8000e4e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e52:	2600      	movs	r6, #0
 8000e54:	4631      	mov	r1, r6
 8000e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5a:	462e      	mov	r6, r5
 8000e5c:	4628      	mov	r0, r5
 8000e5e:	e70b      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e60:	4606      	mov	r6, r0
 8000e62:	e6e9      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e64:	4618      	mov	r0, r3
 8000e66:	e6fd      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e68:	4543      	cmp	r3, r8
 8000e6a:	d2e5      	bcs.n	8000e38 <__udivmoddi4+0x260>
 8000e6c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e70:	eb69 0104 	sbc.w	r1, r9, r4
 8000e74:	3801      	subs	r0, #1
 8000e76:	e7df      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	e7d2      	b.n	8000e22 <__udivmoddi4+0x24a>
 8000e7c:	4660      	mov	r0, ip
 8000e7e:	e78d      	b.n	8000d9c <__udivmoddi4+0x1c4>
 8000e80:	4681      	mov	r9, r0
 8000e82:	e7b9      	b.n	8000df8 <__udivmoddi4+0x220>
 8000e84:	4666      	mov	r6, ip
 8000e86:	e775      	b.n	8000d74 <__udivmoddi4+0x19c>
 8000e88:	4630      	mov	r0, r6
 8000e8a:	e74a      	b.n	8000d22 <__udivmoddi4+0x14a>
 8000e8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e90:	4439      	add	r1, r7
 8000e92:	e713      	b.n	8000cbc <__udivmoddi4+0xe4>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	e724      	b.n	8000ce4 <__udivmoddi4+0x10c>
 8000e9a:	bf00      	nop

08000e9c <__aeabi_idiv0>:
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop

08000ea0 <ctg_print>:

/* @brief	uart print function with newline
 * @param	huart: pointer to the uart handle
 * @param	buffer: pointer to a char or string */
void ctg_print(UART_HandleTypeDef *huart, char * buffer)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b084      	sub	sp, #16
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
 8000ea8:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(huart, (uint8_t *)buffer, strlen(buffer), 10);
 8000eaa:	6838      	ldr	r0, [r7, #0]
 8000eac:	f7ff f990 	bl	80001d0 <strlen>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	b29a      	uxth	r2, r3
 8000eb4:	230a      	movs	r3, #10
 8000eb6:	6839      	ldr	r1, [r7, #0]
 8000eb8:	6878      	ldr	r0, [r7, #4]
 8000eba:	f005 fbe7 	bl	800668c <HAL_UART_Transmit>
	/* print newline */
	char newline[2] = "\r\n";
 8000ebe:	f640 230d 	movw	r3, #2573	; 0xa0d
 8000ec2:	81bb      	strh	r3, [r7, #12]
	HAL_UART_Transmit(huart, (uint8_t *)newline, 2, 10);
 8000ec4:	f107 010c 	add.w	r1, r7, #12
 8000ec8:	230a      	movs	r3, #10
 8000eca:	2202      	movs	r2, #2
 8000ecc:	6878      	ldr	r0, [r7, #4]
 8000ece:	f005 fbdd 	bl	800668c <HAL_UART_Transmit>
}
 8000ed2:	bf00      	nop
 8000ed4:	3710      	adds	r7, #16
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
	...

08000edc <ctg_read_adc>:

void ctg_read_adc(ADC_HandleTypeDef *hadc, float *voltage)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b084      	sub	sp, #16
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
 8000ee4:	6039      	str	r1, [r7, #0]
	  /* (re)start ADC sampling */
	  HAL_ADC_Start(hadc);
 8000ee6:	6878      	ldr	r0, [r7, #4]
 8000ee8:	f001 fb6a 	bl	80025c0 <HAL_ADC_Start>

	  /* poll 1ms for conversion */
	  HAL_ADC_PollForConversion(hadc, 1);
 8000eec:	2101      	movs	r1, #1
 8000eee:	6878      	ldr	r0, [r7, #4]
 8000ef0:	f001 fc20 	bl	8002734 <HAL_ADC_PollForConversion>

	  /* read ADC value */
	  uint32_t sample = HAL_ADC_GetValue(hadc);
 8000ef4:	6878      	ldr	r0, [r7, #4]
 8000ef6:	f001 fcf5 	bl	80028e4 <HAL_ADC_GetValue>
 8000efa:	60f8      	str	r0, [r7, #12]

	  /* convert to voltage */
	  *voltage = ((float)sample * (float)3.3);
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	ee07 3a90 	vmov	s15, r3
 8000f02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f06:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8000f30 <ctg_read_adc+0x54>
 8000f0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	edc3 7a00 	vstr	s15, [r3]
	  /* divide voltage by 4096  */
	  *voltage = *voltage / 4096;
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	ed93 7a00 	vldr	s14, [r3]
 8000f1a:	eddf 6a06 	vldr	s13, [pc, #24]	; 8000f34 <ctg_read_adc+0x58>
 8000f1e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	edc3 7a00 	vstr	s15, [r3]
}
 8000f28:	bf00      	nop
 8000f2a:	3710      	adds	r7, #16
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	40533333 	.word	0x40533333
 8000f34:	45800000 	.word	0x45800000

08000f38 <shift>:
uint32_t bpm = 0;
bool bHeart = false;
float sum = 0;
/* shift list with one npde */
void shift(float sample)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b084      	sub	sp, #16
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	ed87 0a01 	vstr	s0, [r7, #4]
	/* init node */
	node_t *n = (node_t*) malloc(sizeof(node_t));
 8000f42:	2008      	movs	r0, #8
 8000f44:	f006 f852 	bl	8006fec <malloc>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	60fb      	str	r3, [r7, #12]
	n->sample = sample;
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	687a      	ldr	r2, [r7, #4]
 8000f50:	601a      	str	r2, [r3, #0]
	n->next = NULL;
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	2200      	movs	r2, #0
 8000f56:	605a      	str	r2, [r3, #4]

	/* add to tail */
	tail->next = n;
 8000f58:	4b0a      	ldr	r3, [pc, #40]	; (8000f84 <shift+0x4c>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	68fa      	ldr	r2, [r7, #12]
 8000f5e:	605a      	str	r2, [r3, #4]
	tail = n;
 8000f60:	4a08      	ldr	r2, [pc, #32]	; (8000f84 <shift+0x4c>)
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	6013      	str	r3, [r2, #0]

	/* remove first node */
	node_t *temp = head;
 8000f66:	4b08      	ldr	r3, [pc, #32]	; (8000f88 <shift+0x50>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	60bb      	str	r3, [r7, #8]
	head = head->next;
 8000f6c:	4b06      	ldr	r3, [pc, #24]	; (8000f88 <shift+0x50>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	4a05      	ldr	r2, [pc, #20]	; (8000f88 <shift+0x50>)
 8000f74:	6013      	str	r3, [r2, #0]
	free(temp);
 8000f76:	68b8      	ldr	r0, [r7, #8]
 8000f78:	f006 f840 	bl	8006ffc <free>
}
 8000f7c:	bf00      	nop
 8000f7e:	3710      	adds	r7, #16
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	2000027c 	.word	0x2000027c
 8000f88:	20000278 	.word	0x20000278

08000f8c <HAL_TIM_PeriodElapsedCallback>:
static void MX_TIM3_Init(void);
static void MX_TIM4_Init(void);
/* USER CODE BEGIN PFP */
/* Timer interrupt for heart rate and respitory rate */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b088      	sub	sp, #32
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
	/* uart send rate is equal to the timer 4 freq */
	if(htim == &htim4) { bHeart = true; }
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	4a26      	ldr	r2, [pc, #152]	; (8001030 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8000f98:	4293      	cmp	r3, r2
 8000f9a:	d102      	bne.n	8000fa2 <HAL_TIM_PeriodElapsedCallback+0x16>
 8000f9c:	4b25      	ldr	r3, [pc, #148]	; (8001034 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	701a      	strb	r2, [r3, #0]

	/* read adc */
	ctg_read_adc(&hadc1,&voltage);
 8000fa2:	4925      	ldr	r1, [pc, #148]	; (8001038 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8000fa4:	4825      	ldr	r0, [pc, #148]	; (800103c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000fa6:	f7ff ff99 	bl	8000edc <ctg_read_adc>

	/* the only difference betweeen previous sums is
	 * the first and last index */

	shift(voltage);
 8000faa:	4b23      	ldr	r3, [pc, #140]	; (8001038 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8000fac:	edd3 7a00 	vldr	s15, [r3]
 8000fb0:	eeb0 0a67 	vmov.f32	s0, s15
 8000fb4:	f7ff ffc0 	bl	8000f38 <shift>
	sum -= head->sample;
 8000fb8:	4b21      	ldr	r3, [pc, #132]	; (8001040 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000fba:	ed93 7a00 	vldr	s14, [r3]
 8000fbe:	4b21      	ldr	r3, [pc, #132]	; (8001044 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	edd3 7a00 	vldr	s15, [r3]
 8000fc6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fca:	4b1d      	ldr	r3, [pc, #116]	; (8001040 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000fcc:	edc3 7a00 	vstr	s15, [r3]
	sum += tail->sample;
 8000fd0:	4b1d      	ldr	r3, [pc, #116]	; (8001048 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	ed93 7a00 	vldr	s14, [r3]
 8000fd8:	4b19      	ldr	r3, [pc, #100]	; (8001040 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000fda:	edd3 7a00 	vldr	s15, [r3]
 8000fde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fe2:	4b17      	ldr	r3, [pc, #92]	; (8001040 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000fe4:	edc3 7a00 	vstr	s15, [r3]

	/* calculate average voltage for 30 ms */
	float avg_voltage = (sum / 30);
 8000fe8:	4b15      	ldr	r3, [pc, #84]	; (8001040 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000fea:	ed93 7a00 	vldr	s14, [r3]
 8000fee:	eef3 6a0e 	vmov.f32	s13, #62	; 0x41f00000  30.0
 8000ff2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ff6:	edc7 7a07 	vstr	s15, [r7, #28]

	char array[7];
	sprintf(array,"%.2f",avg_voltage);
 8000ffa:	69f8      	ldr	r0, [r7, #28]
 8000ffc:	f7ff faa4 	bl	8000548 <__aeabi_f2d>
 8001000:	4602      	mov	r2, r0
 8001002:	460b      	mov	r3, r1
 8001004:	f107 0014 	add.w	r0, r7, #20
 8001008:	4910      	ldr	r1, [pc, #64]	; (800104c <HAL_TIM_PeriodElapsedCallback+0xc0>)
 800100a:	f006 fd2b 	bl	8007a64 <siprintf>
	ctg_print(&huart2, array);
 800100e:	f107 0314 	add.w	r3, r7, #20
 8001012:	4619      	mov	r1, r3
 8001014:	480e      	ldr	r0, [pc, #56]	; (8001050 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001016:	f7ff ff43 	bl	8000ea0 <ctg_print>
	strncpy(array,"",7);
 800101a:	f107 0314 	add.w	r3, r7, #20
 800101e:	2207      	movs	r2, #7
 8001020:	490c      	ldr	r1, [pc, #48]	; (8001054 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001022:	4618      	mov	r0, r3
 8001024:	f006 fd3e 	bl	8007aa4 <strncpy>
				bpm = 0;
				bHeart = false;
			}
		}
	}
}
 8001028:	bf00      	nop
 800102a:	3720      	adds	r7, #32
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	20000298 	.word	0x20000298
 8001034:	20000284 	.word	0x20000284
 8001038:	20000280 	.word	0x20000280
 800103c:	2000038c 	.word	0x2000038c
 8001040:	20000288 	.word	0x20000288
 8001044:	20000278 	.word	0x20000278
 8001048:	2000027c 	.word	0x2000027c
 800104c:	08009d70 	.word	0x08009d70
 8001050:	2000043c 	.word	0x2000043c
 8001054:	08009d78 	.word	0x08009d78

08001058 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b084      	sub	sp, #16
 800105c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

	/* initialise linked list with 30 empty nodes */
	for(int i = 0; i < FREQ; i++)
 800105e:	2300      	movs	r3, #0
 8001060:	607b      	str	r3, [r7, #4]
 8001062:	e021      	b.n	80010a8 <main+0x50>
	{
		node_t *n = (node_t*) malloc(sizeof(node_t));
 8001064:	2008      	movs	r0, #8
 8001066:	f005 ffc1 	bl	8006fec <malloc>
 800106a:	4603      	mov	r3, r0
 800106c:	603b      	str	r3, [r7, #0]
		n->sample = 0.0;
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	f04f 0200 	mov.w	r2, #0
 8001074:	601a      	str	r2, [r3, #0]
		n->next = NULL;
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	2200      	movs	r2, #0
 800107a:	605a      	str	r2, [r3, #4]

		if(head == NULL)
 800107c:	4b21      	ldr	r3, [pc, #132]	; (8001104 <main+0xac>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d107      	bne.n	8001094 <main+0x3c>
		{
			head = n;
 8001084:	4a1f      	ldr	r2, [pc, #124]	; (8001104 <main+0xac>)
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	6013      	str	r3, [r2, #0]
			tail = head;
 800108a:	4b1e      	ldr	r3, [pc, #120]	; (8001104 <main+0xac>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4a1e      	ldr	r2, [pc, #120]	; (8001108 <main+0xb0>)
 8001090:	6013      	str	r3, [r2, #0]
 8001092:	e006      	b.n	80010a2 <main+0x4a>
		}
		else
		{
			n->next = head;
 8001094:	4b1b      	ldr	r3, [pc, #108]	; (8001104 <main+0xac>)
 8001096:	681a      	ldr	r2, [r3, #0]
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	605a      	str	r2, [r3, #4]
			head = n;
 800109c:	4a19      	ldr	r2, [pc, #100]	; (8001104 <main+0xac>)
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	6013      	str	r3, [r2, #0]
	for(int i = 0; i < FREQ; i++)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	3301      	adds	r3, #1
 80010a6:	607b      	str	r3, [r7, #4]
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2b1d      	cmp	r3, #29
 80010ac:	ddda      	ble.n	8001064 <main+0xc>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010ae:	f000 fead 	bl	8001e0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010b2:	f000 f839 	bl	8001128 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010b6:	f000 fb0b 	bl	80016d0 <MX_GPIO_Init>
  MX_DMA_Init();
 80010ba:	f000 faeb 	bl	8001694 <MX_DMA_Init>
  MX_DAC1_Init();
 80010be:	f000 f931 	bl	8001324 <MX_DAC1_Init>
  MX_TIM2_Init();
 80010c2:	f000 f961 	bl	8001388 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80010c6:	f000 fab5 	bl	8001634 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80010ca:	f000 f8b5 	bl	8001238 <MX_ADC1_Init>
  MX_TIM3_Init();
 80010ce:	f000 f9cb 	bl	8001468 <MX_TIM3_Init>
  MX_TIM4_Init();
 80010d2:	f000 fa3b 	bl	800154c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  /* start dac with dma */
  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)sinewave32, 32, DAC_ALIGN_12B_R);
 80010d6:	2300      	movs	r3, #0
 80010d8:	9300      	str	r3, [sp, #0]
 80010da:	2320      	movs	r3, #32
 80010dc:	4a0b      	ldr	r2, [pc, #44]	; (800110c <main+0xb4>)
 80010de:	2100      	movs	r1, #0
 80010e0:	480b      	ldr	r0, [pc, #44]	; (8001110 <main+0xb8>)
 80010e2:	f002 fa69 	bl	80035b8 <HAL_DAC_Start_DMA>

  /* start timer for dma */
  HAL_TIM_Base_Start_IT(&htim2);
 80010e6:	480b      	ldr	r0, [pc, #44]	; (8001114 <main+0xbc>)
 80010e8:	f004 fc12 	bl	8005910 <HAL_TIM_Base_Start_IT>

  /* start timer with interrupt */
  HAL_TIM_Base_Start_IT(&htim3);
 80010ec:	480a      	ldr	r0, [pc, #40]	; (8001118 <main+0xc0>)
 80010ee:	f004 fc0f 	bl	8005910 <HAL_TIM_Base_Start_IT>

  /* start timer for uart sending*/
  HAL_TIM_Base_Start_IT(&htim4);
 80010f2:	480a      	ldr	r0, [pc, #40]	; (800111c <main+0xc4>)
 80010f4:	f004 fc0c 	bl	8005910 <HAL_TIM_Base_Start_IT>

  /* test print */
  ctg_print(&huart2, "PEE50 cardiotacograph");
 80010f8:	4909      	ldr	r1, [pc, #36]	; (8001120 <main+0xc8>)
 80010fa:	480a      	ldr	r0, [pc, #40]	; (8001124 <main+0xcc>)
 80010fc:	f7ff fed0 	bl	8000ea0 <ctg_print>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001100:	e7fe      	b.n	8001100 <main+0xa8>
 8001102:	bf00      	nop
 8001104:	20000278 	.word	0x20000278
 8001108:	2000027c 	.word	0x2000027c
 800110c:	20000000 	.word	0x20000000
 8001110:	200002e4 	.word	0x200002e4
 8001114:	200003f0 	.word	0x200003f0
 8001118:	200002f8 	.word	0x200002f8
 800111c:	20000298 	.word	0x20000298
 8001120:	08009d7c 	.word	0x08009d7c
 8001124:	2000043c 	.word	0x2000043c

08001128 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b0b8      	sub	sp, #224	; 0xe0
 800112c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800112e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001132:	2244      	movs	r2, #68	; 0x44
 8001134:	2100      	movs	r1, #0
 8001136:	4618      	mov	r0, r3
 8001138:	f005 ff68 	bl	800700c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800113c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001140:	2200      	movs	r2, #0
 8001142:	601a      	str	r2, [r3, #0]
 8001144:	605a      	str	r2, [r3, #4]
 8001146:	609a      	str	r2, [r3, #8]
 8001148:	60da      	str	r2, [r3, #12]
 800114a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800114c:	463b      	mov	r3, r7
 800114e:	2288      	movs	r2, #136	; 0x88
 8001150:	2100      	movs	r1, #0
 8001152:	4618      	mov	r0, r3
 8001154:	f005 ff5a 	bl	800700c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001158:	2302      	movs	r3, #2
 800115a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800115e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001162:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001166:	2310      	movs	r3, #16
 8001168:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800116c:	2302      	movs	r3, #2
 800116e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001172:	2302      	movs	r3, #2
 8001174:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001178:	2301      	movs	r3, #1
 800117a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 800117e:	230a      	movs	r3, #10
 8001180:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001184:	2307      	movs	r3, #7
 8001186:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800118a:	2302      	movs	r3, #2
 800118c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001190:	2302      	movs	r3, #2
 8001192:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001196:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800119a:	4618      	mov	r0, r3
 800119c:	f003 f8b8 	bl	8004310 <HAL_RCC_OscConfig>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <SystemClock_Config+0x82>
  {
    Error_Handler();
 80011a6:	f000 fafb 	bl	80017a0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011aa:	230f      	movs	r3, #15
 80011ac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011b0:	2303      	movs	r3, #3
 80011b2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011b6:	2300      	movs	r3, #0
 80011b8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011bc:	2300      	movs	r3, #0
 80011be:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011c2:	2300      	movs	r3, #0
 80011c4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80011c8:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80011cc:	2104      	movs	r1, #4
 80011ce:	4618      	mov	r0, r3
 80011d0:	f003 fc84 	bl	8004adc <HAL_RCC_ClockConfig>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d001      	beq.n	80011de <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80011da:	f000 fae1 	bl	80017a0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC;
 80011de:	f244 0302 	movw	r3, #16386	; 0x4002
 80011e2:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80011e4:	2300      	movs	r3, #0
 80011e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80011e8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80011ec:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80011ee:	2302      	movs	r3, #2
 80011f0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80011f2:	2301      	movs	r3, #1
 80011f4:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80011f6:	2308      	movs	r3, #8
 80011f8:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80011fa:	2307      	movs	r3, #7
 80011fc:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80011fe:	2302      	movs	r3, #2
 8001200:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001202:	2302      	movs	r3, #2
 8001204:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001206:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800120a:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800120c:	463b      	mov	r3, r7
 800120e:	4618      	mov	r0, r3
 8001210:	f003 fe6a 	bl	8004ee8 <HAL_RCCEx_PeriphCLKConfig>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <SystemClock_Config+0xf6>
  {
    Error_Handler();
 800121a:	f000 fac1 	bl	80017a0 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800121e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001222:	f003 f81f 	bl	8004264 <HAL_PWREx_ControlVoltageScaling>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <SystemClock_Config+0x108>
  {
    Error_Handler();
 800122c:	f000 fab8 	bl	80017a0 <Error_Handler>
  }
}
 8001230:	bf00      	nop
 8001232:	37e0      	adds	r7, #224	; 0xe0
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}

08001238 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b08a      	sub	sp, #40	; 0x28
 800123c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800123e:	f107 031c 	add.w	r3, r7, #28
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]
 8001246:	605a      	str	r2, [r3, #4]
 8001248:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800124a:	1d3b      	adds	r3, r7, #4
 800124c:	2200      	movs	r2, #0
 800124e:	601a      	str	r2, [r3, #0]
 8001250:	605a      	str	r2, [r3, #4]
 8001252:	609a      	str	r2, [r3, #8]
 8001254:	60da      	str	r2, [r3, #12]
 8001256:	611a      	str	r2, [r3, #16]
 8001258:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800125a:	4b2f      	ldr	r3, [pc, #188]	; (8001318 <MX_ADC1_Init+0xe0>)
 800125c:	4a2f      	ldr	r2, [pc, #188]	; (800131c <MX_ADC1_Init+0xe4>)
 800125e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001260:	4b2d      	ldr	r3, [pc, #180]	; (8001318 <MX_ADC1_Init+0xe0>)
 8001262:	2200      	movs	r2, #0
 8001264:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001266:	4b2c      	ldr	r3, [pc, #176]	; (8001318 <MX_ADC1_Init+0xe0>)
 8001268:	2200      	movs	r2, #0
 800126a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800126c:	4b2a      	ldr	r3, [pc, #168]	; (8001318 <MX_ADC1_Init+0xe0>)
 800126e:	2200      	movs	r2, #0
 8001270:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001272:	4b29      	ldr	r3, [pc, #164]	; (8001318 <MX_ADC1_Init+0xe0>)
 8001274:	2200      	movs	r2, #0
 8001276:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001278:	4b27      	ldr	r3, [pc, #156]	; (8001318 <MX_ADC1_Init+0xe0>)
 800127a:	2204      	movs	r2, #4
 800127c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800127e:	4b26      	ldr	r3, [pc, #152]	; (8001318 <MX_ADC1_Init+0xe0>)
 8001280:	2200      	movs	r2, #0
 8001282:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001284:	4b24      	ldr	r3, [pc, #144]	; (8001318 <MX_ADC1_Init+0xe0>)
 8001286:	2200      	movs	r2, #0
 8001288:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800128a:	4b23      	ldr	r3, [pc, #140]	; (8001318 <MX_ADC1_Init+0xe0>)
 800128c:	2201      	movs	r2, #1
 800128e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001290:	4b21      	ldr	r3, [pc, #132]	; (8001318 <MX_ADC1_Init+0xe0>)
 8001292:	2200      	movs	r2, #0
 8001294:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001298:	4b1f      	ldr	r3, [pc, #124]	; (8001318 <MX_ADC1_Init+0xe0>)
 800129a:	2200      	movs	r2, #0
 800129c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800129e:	4b1e      	ldr	r3, [pc, #120]	; (8001318 <MX_ADC1_Init+0xe0>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80012a4:	4b1c      	ldr	r3, [pc, #112]	; (8001318 <MX_ADC1_Init+0xe0>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80012ac:	4b1a      	ldr	r3, [pc, #104]	; (8001318 <MX_ADC1_Init+0xe0>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80012b2:	4b19      	ldr	r3, [pc, #100]	; (8001318 <MX_ADC1_Init+0xe0>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012ba:	4817      	ldr	r0, [pc, #92]	; (8001318 <MX_ADC1_Init+0xe0>)
 80012bc:	f001 f82a 	bl	8002314 <HAL_ADC_Init>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d001      	beq.n	80012ca <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80012c6:	f000 fa6b 	bl	80017a0 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80012ca:	2300      	movs	r3, #0
 80012cc:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80012ce:	f107 031c 	add.w	r3, r7, #28
 80012d2:	4619      	mov	r1, r3
 80012d4:	4810      	ldr	r0, [pc, #64]	; (8001318 <MX_ADC1_Init+0xe0>)
 80012d6:	f001 ff8b 	bl	80031f0 <HAL_ADCEx_MultiModeConfigChannel>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80012e0:	f000 fa5e 	bl	80017a0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80012e4:	4b0e      	ldr	r3, [pc, #56]	; (8001320 <MX_ADC1_Init+0xe8>)
 80012e6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80012e8:	2306      	movs	r3, #6
 80012ea:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80012ec:	2300      	movs	r3, #0
 80012ee:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80012f0:	237f      	movs	r3, #127	; 0x7f
 80012f2:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80012f4:	2304      	movs	r3, #4
 80012f6:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80012f8:	2300      	movs	r3, #0
 80012fa:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012fc:	1d3b      	adds	r3, r7, #4
 80012fe:	4619      	mov	r1, r3
 8001300:	4805      	ldr	r0, [pc, #20]	; (8001318 <MX_ADC1_Init+0xe0>)
 8001302:	f001 fafd 	bl	8002900 <HAL_ADC_ConfigChannel>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 800130c:	f000 fa48 	bl	80017a0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001310:	bf00      	nop
 8001312:	3728      	adds	r7, #40	; 0x28
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	2000038c 	.word	0x2000038c
 800131c:	50040000 	.word	0x50040000
 8001320:	14f00020 	.word	0x14f00020

08001324 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b08a      	sub	sp, #40	; 0x28
 8001328:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800132a:	1d3b      	adds	r3, r7, #4
 800132c:	2224      	movs	r2, #36	; 0x24
 800132e:	2100      	movs	r1, #0
 8001330:	4618      	mov	r0, r3
 8001332:	f005 fe6b 	bl	800700c <memset>
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001336:	4b12      	ldr	r3, [pc, #72]	; (8001380 <MX_DAC1_Init+0x5c>)
 8001338:	4a12      	ldr	r2, [pc, #72]	; (8001384 <MX_DAC1_Init+0x60>)
 800133a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800133c:	4810      	ldr	r0, [pc, #64]	; (8001380 <MX_DAC1_Init+0x5c>)
 800133e:	f002 f918 	bl	8003572 <HAL_DAC_Init>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d001      	beq.n	800134c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001348:	f000 fa2a 	bl	80017a0 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800134c:	2300      	movs	r3, #0
 800134e:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001350:	2324      	movs	r3, #36	; 0x24
 8001352:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001354:	2300      	movs	r3, #0
 8001356:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001358:	2300      	movs	r3, #0
 800135a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800135c:	2300      	movs	r3, #0
 800135e:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001360:	1d3b      	adds	r3, r7, #4
 8001362:	2200      	movs	r2, #0
 8001364:	4619      	mov	r1, r3
 8001366:	4806      	ldr	r0, [pc, #24]	; (8001380 <MX_DAC1_Init+0x5c>)
 8001368:	f002 fa10 	bl	800378c <HAL_DAC_ConfigChannel>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8001372:	f000 fa15 	bl	80017a0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001376:	bf00      	nop
 8001378:	3728      	adds	r7, #40	; 0x28
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	200002e4 	.word	0x200002e4
 8001384:	40007400 	.word	0x40007400

08001388 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b08c      	sub	sp, #48	; 0x30
 800138c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800138e:	f107 0320 	add.w	r3, r7, #32
 8001392:	2200      	movs	r2, #0
 8001394:	601a      	str	r2, [r3, #0]
 8001396:	605a      	str	r2, [r3, #4]
 8001398:	609a      	str	r2, [r3, #8]
 800139a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800139c:	f107 0314 	add.w	r3, r7, #20
 80013a0:	2200      	movs	r2, #0
 80013a2:	601a      	str	r2, [r3, #0]
 80013a4:	605a      	str	r2, [r3, #4]
 80013a6:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80013a8:	1d3b      	adds	r3, r7, #4
 80013aa:	2200      	movs	r2, #0
 80013ac:	601a      	str	r2, [r3, #0]
 80013ae:	605a      	str	r2, [r3, #4]
 80013b0:	609a      	str	r2, [r3, #8]
 80013b2:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013b4:	4b2b      	ldr	r3, [pc, #172]	; (8001464 <MX_TIM2_Init+0xdc>)
 80013b6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013ba:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80013bc:	4b29      	ldr	r3, [pc, #164]	; (8001464 <MX_TIM2_Init+0xdc>)
 80013be:	2200      	movs	r2, #0
 80013c0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013c2:	4b28      	ldr	r3, [pc, #160]	; (8001464 <MX_TIM2_Init+0xdc>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 24;
 80013c8:	4b26      	ldr	r3, [pc, #152]	; (8001464 <MX_TIM2_Init+0xdc>)
 80013ca:	2218      	movs	r2, #24
 80013cc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013ce:	4b25      	ldr	r3, [pc, #148]	; (8001464 <MX_TIM2_Init+0xdc>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80013d4:	4b23      	ldr	r3, [pc, #140]	; (8001464 <MX_TIM2_Init+0xdc>)
 80013d6:	2280      	movs	r2, #128	; 0x80
 80013d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80013da:	4822      	ldr	r0, [pc, #136]	; (8001464 <MX_TIM2_Init+0xdc>)
 80013dc:	f004 fa40 	bl	8005860 <HAL_TIM_Base_Init>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 80013e6:	f000 f9db 	bl	80017a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013ee:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80013f0:	f107 0320 	add.w	r3, r7, #32
 80013f4:	4619      	mov	r1, r3
 80013f6:	481b      	ldr	r0, [pc, #108]	; (8001464 <MX_TIM2_Init+0xdc>)
 80013f8:	f004 fd0e 	bl	8005e18 <HAL_TIM_ConfigClockSource>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001402:	f000 f9cd 	bl	80017a0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001406:	4817      	ldr	r0, [pc, #92]	; (8001464 <MX_TIM2_Init+0xdc>)
 8001408:	f004 faf2 	bl	80059f0 <HAL_TIM_IC_Init>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001412:	f000 f9c5 	bl	80017a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001416:	2320      	movs	r3, #32
 8001418:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800141a:	2300      	movs	r3, #0
 800141c:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800141e:	f107 0314 	add.w	r3, r7, #20
 8001422:	4619      	mov	r1, r3
 8001424:	480f      	ldr	r0, [pc, #60]	; (8001464 <MX_TIM2_Init+0xdc>)
 8001426:	f005 f83d 	bl	80064a4 <HAL_TIMEx_MasterConfigSynchronization>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8001430:	f000 f9b6 	bl	80017a0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001434:	2300      	movs	r3, #0
 8001436:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001438:	2301      	movs	r3, #1
 800143a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800143c:	2300      	movs	r3, #0
 800143e:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001440:	2300      	movs	r3, #0
 8001442:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001444:	1d3b      	adds	r3, r7, #4
 8001446:	2200      	movs	r2, #0
 8001448:	4619      	mov	r1, r3
 800144a:	4806      	ldr	r0, [pc, #24]	; (8001464 <MX_TIM2_Init+0xdc>)
 800144c:	f004 fc50 	bl	8005cf0 <HAL_TIM_IC_ConfigChannel>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8001456:	f000 f9a3 	bl	80017a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800145a:	bf00      	nop
 800145c:	3730      	adds	r7, #48	; 0x30
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	200003f0 	.word	0x200003f0

08001468 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b08c      	sub	sp, #48	; 0x30
 800146c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800146e:	f107 0320 	add.w	r3, r7, #32
 8001472:	2200      	movs	r2, #0
 8001474:	601a      	str	r2, [r3, #0]
 8001476:	605a      	str	r2, [r3, #4]
 8001478:	609a      	str	r2, [r3, #8]
 800147a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800147c:	f107 0314 	add.w	r3, r7, #20
 8001480:	2200      	movs	r2, #0
 8001482:	601a      	str	r2, [r3, #0]
 8001484:	605a      	str	r2, [r3, #4]
 8001486:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001488:	1d3b      	adds	r3, r7, #4
 800148a:	2200      	movs	r2, #0
 800148c:	601a      	str	r2, [r3, #0]
 800148e:	605a      	str	r2, [r3, #4]
 8001490:	609a      	str	r2, [r3, #8]
 8001492:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001494:	4b2b      	ldr	r3, [pc, #172]	; (8001544 <MX_TIM3_Init+0xdc>)
 8001496:	4a2c      	ldr	r2, [pc, #176]	; (8001548 <MX_TIM3_Init+0xe0>)
 8001498:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800149a:	4b2a      	ldr	r3, [pc, #168]	; (8001544 <MX_TIM3_Init+0xdc>)
 800149c:	2200      	movs	r2, #0
 800149e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014a0:	4b28      	ldr	r3, [pc, #160]	; (8001544 <MX_TIM3_Init+0xdc>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000;
 80014a6:	4b27      	ldr	r3, [pc, #156]	; (8001544 <MX_TIM3_Init+0xdc>)
 80014a8:	f644 6220 	movw	r2, #20000	; 0x4e20
 80014ac:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 80014ae:	4b25      	ldr	r3, [pc, #148]	; (8001544 <MX_TIM3_Init+0xdc>)
 80014b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014b4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80014b6:	4b23      	ldr	r3, [pc, #140]	; (8001544 <MX_TIM3_Init+0xdc>)
 80014b8:	2280      	movs	r2, #128	; 0x80
 80014ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80014bc:	4821      	ldr	r0, [pc, #132]	; (8001544 <MX_TIM3_Init+0xdc>)
 80014be:	f004 f9cf 	bl	8005860 <HAL_TIM_Base_Init>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 80014c8:	f000 f96a 	bl	80017a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014d0:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80014d2:	f107 0320 	add.w	r3, r7, #32
 80014d6:	4619      	mov	r1, r3
 80014d8:	481a      	ldr	r0, [pc, #104]	; (8001544 <MX_TIM3_Init+0xdc>)
 80014da:	f004 fc9d 	bl	8005e18 <HAL_TIM_ConfigClockSource>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 80014e4:	f000 f95c 	bl	80017a0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80014e8:	4816      	ldr	r0, [pc, #88]	; (8001544 <MX_TIM3_Init+0xdc>)
 80014ea:	f004 fa81 	bl	80059f0 <HAL_TIM_IC_Init>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 80014f4:	f000 f954 	bl	80017a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014f8:	2300      	movs	r3, #0
 80014fa:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014fc:	2300      	movs	r3, #0
 80014fe:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001500:	f107 0314 	add.w	r3, r7, #20
 8001504:	4619      	mov	r1, r3
 8001506:	480f      	ldr	r0, [pc, #60]	; (8001544 <MX_TIM3_Init+0xdc>)
 8001508:	f004 ffcc 	bl	80064a4 <HAL_TIMEx_MasterConfigSynchronization>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8001512:	f000 f945 	bl	80017a0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001516:	2300      	movs	r3, #0
 8001518:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800151a:	2301      	movs	r3, #1
 800151c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800151e:	2300      	movs	r3, #0
 8001520:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001522:	2300      	movs	r3, #0
 8001524:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001526:	1d3b      	adds	r3, r7, #4
 8001528:	2200      	movs	r2, #0
 800152a:	4619      	mov	r1, r3
 800152c:	4805      	ldr	r0, [pc, #20]	; (8001544 <MX_TIM3_Init+0xdc>)
 800152e:	f004 fbdf 	bl	8005cf0 <HAL_TIM_IC_ConfigChannel>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d001      	beq.n	800153c <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8001538:	f000 f932 	bl	80017a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800153c:	bf00      	nop
 800153e:	3730      	adds	r7, #48	; 0x30
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}
 8001544:	200002f8 	.word	0x200002f8
 8001548:	40000400 	.word	0x40000400

0800154c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b08c      	sub	sp, #48	; 0x30
 8001550:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001552:	f107 0320 	add.w	r3, r7, #32
 8001556:	2200      	movs	r2, #0
 8001558:	601a      	str	r2, [r3, #0]
 800155a:	605a      	str	r2, [r3, #4]
 800155c:	609a      	str	r2, [r3, #8]
 800155e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001560:	f107 0314 	add.w	r3, r7, #20
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	605a      	str	r2, [r3, #4]
 800156a:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800156c:	1d3b      	adds	r3, r7, #4
 800156e:	2200      	movs	r2, #0
 8001570:	601a      	str	r2, [r3, #0]
 8001572:	605a      	str	r2, [r3, #4]
 8001574:	609a      	str	r2, [r3, #8]
 8001576:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001578:	4b2c      	ldr	r3, [pc, #176]	; (800162c <MX_TIM4_Init+0xe0>)
 800157a:	4a2d      	ldr	r2, [pc, #180]	; (8001630 <MX_TIM4_Init+0xe4>)
 800157c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 20000;
 800157e:	4b2b      	ldr	r3, [pc, #172]	; (800162c <MX_TIM4_Init+0xe0>)
 8001580:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001584:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001586:	4b29      	ldr	r3, [pc, #164]	; (800162c <MX_TIM4_Init+0xe0>)
 8001588:	2200      	movs	r2, #0
 800158a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 8000;
 800158c:	4b27      	ldr	r3, [pc, #156]	; (800162c <MX_TIM4_Init+0xe0>)
 800158e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001592:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8001594:	4b25      	ldr	r3, [pc, #148]	; (800162c <MX_TIM4_Init+0xe0>)
 8001596:	f44f 7200 	mov.w	r2, #512	; 0x200
 800159a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800159c:	4b23      	ldr	r3, [pc, #140]	; (800162c <MX_TIM4_Init+0xe0>)
 800159e:	2280      	movs	r2, #128	; 0x80
 80015a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80015a2:	4822      	ldr	r0, [pc, #136]	; (800162c <MX_TIM4_Init+0xe0>)
 80015a4:	f004 f95c 	bl	8005860 <HAL_TIM_Base_Init>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80015ae:	f000 f8f7 	bl	80017a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015b6:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80015b8:	f107 0320 	add.w	r3, r7, #32
 80015bc:	4619      	mov	r1, r3
 80015be:	481b      	ldr	r0, [pc, #108]	; (800162c <MX_TIM4_Init+0xe0>)
 80015c0:	f004 fc2a 	bl	8005e18 <HAL_TIM_ConfigClockSource>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80015ca:	f000 f8e9 	bl	80017a0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 80015ce:	4817      	ldr	r0, [pc, #92]	; (800162c <MX_TIM4_Init+0xe0>)
 80015d0:	f004 fa0e 	bl	80059f0 <HAL_TIM_IC_Init>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80015da:	f000 f8e1 	bl	80017a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015de:	2300      	movs	r3, #0
 80015e0:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015e2:	2300      	movs	r3, #0
 80015e4:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80015e6:	f107 0314 	add.w	r3, r7, #20
 80015ea:	4619      	mov	r1, r3
 80015ec:	480f      	ldr	r0, [pc, #60]	; (800162c <MX_TIM4_Init+0xe0>)
 80015ee:	f004 ff59 	bl	80064a4 <HAL_TIMEx_MasterConfigSynchronization>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80015f8:	f000 f8d2 	bl	80017a0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80015fc:	2300      	movs	r3, #0
 80015fe:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001600:	2301      	movs	r3, #1
 8001602:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001604:	2300      	movs	r3, #0
 8001606:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001608:	2300      	movs	r3, #0
 800160a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800160c:	1d3b      	adds	r3, r7, #4
 800160e:	2200      	movs	r2, #0
 8001610:	4619      	mov	r1, r3
 8001612:	4806      	ldr	r0, [pc, #24]	; (800162c <MX_TIM4_Init+0xe0>)
 8001614:	f004 fb6c 	bl	8005cf0 <HAL_TIM_IC_ConfigChannel>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800161e:	f000 f8bf 	bl	80017a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001622:	bf00      	nop
 8001624:	3730      	adds	r7, #48	; 0x30
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	20000298 	.word	0x20000298
 8001630:	40000800 	.word	0x40000800

08001634 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001638:	4b14      	ldr	r3, [pc, #80]	; (800168c <MX_USART2_UART_Init+0x58>)
 800163a:	4a15      	ldr	r2, [pc, #84]	; (8001690 <MX_USART2_UART_Init+0x5c>)
 800163c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800163e:	4b13      	ldr	r3, [pc, #76]	; (800168c <MX_USART2_UART_Init+0x58>)
 8001640:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001644:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001646:	4b11      	ldr	r3, [pc, #68]	; (800168c <MX_USART2_UART_Init+0x58>)
 8001648:	2200      	movs	r2, #0
 800164a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800164c:	4b0f      	ldr	r3, [pc, #60]	; (800168c <MX_USART2_UART_Init+0x58>)
 800164e:	2200      	movs	r2, #0
 8001650:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001652:	4b0e      	ldr	r3, [pc, #56]	; (800168c <MX_USART2_UART_Init+0x58>)
 8001654:	2200      	movs	r2, #0
 8001656:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001658:	4b0c      	ldr	r3, [pc, #48]	; (800168c <MX_USART2_UART_Init+0x58>)
 800165a:	220c      	movs	r2, #12
 800165c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800165e:	4b0b      	ldr	r3, [pc, #44]	; (800168c <MX_USART2_UART_Init+0x58>)
 8001660:	2200      	movs	r2, #0
 8001662:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001664:	4b09      	ldr	r3, [pc, #36]	; (800168c <MX_USART2_UART_Init+0x58>)
 8001666:	2200      	movs	r2, #0
 8001668:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800166a:	4b08      	ldr	r3, [pc, #32]	; (800168c <MX_USART2_UART_Init+0x58>)
 800166c:	2200      	movs	r2, #0
 800166e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001670:	4b06      	ldr	r3, [pc, #24]	; (800168c <MX_USART2_UART_Init+0x58>)
 8001672:	2200      	movs	r2, #0
 8001674:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001676:	4805      	ldr	r0, [pc, #20]	; (800168c <MX_USART2_UART_Init+0x58>)
 8001678:	f004 ffba 	bl	80065f0 <HAL_UART_Init>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001682:	f000 f88d 	bl	80017a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001686:	bf00      	nop
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	2000043c 	.word	0x2000043c
 8001690:	40004400 	.word	0x40004400

08001694 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800169a:	4b0c      	ldr	r3, [pc, #48]	; (80016cc <MX_DMA_Init+0x38>)
 800169c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800169e:	4a0b      	ldr	r2, [pc, #44]	; (80016cc <MX_DMA_Init+0x38>)
 80016a0:	f043 0301 	orr.w	r3, r3, #1
 80016a4:	6493      	str	r3, [r2, #72]	; 0x48
 80016a6:	4b09      	ldr	r3, [pc, #36]	; (80016cc <MX_DMA_Init+0x38>)
 80016a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016aa:	f003 0301 	and.w	r3, r3, #1
 80016ae:	607b      	str	r3, [r7, #4]
 80016b0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80016b2:	2200      	movs	r2, #0
 80016b4:	2100      	movs	r1, #0
 80016b6:	200d      	movs	r0, #13
 80016b8:	f001 ff25 	bl	8003506 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80016bc:	200d      	movs	r0, #13
 80016be:	f001 ff3e 	bl	800353e <HAL_NVIC_EnableIRQ>

}
 80016c2:	bf00      	nop
 80016c4:	3708      	adds	r7, #8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	40021000 	.word	0x40021000

080016d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b08a      	sub	sp, #40	; 0x28
 80016d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016d6:	f107 0314 	add.w	r3, r7, #20
 80016da:	2200      	movs	r2, #0
 80016dc:	601a      	str	r2, [r3, #0]
 80016de:	605a      	str	r2, [r3, #4]
 80016e0:	609a      	str	r2, [r3, #8]
 80016e2:	60da      	str	r2, [r3, #12]
 80016e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016e6:	4b2b      	ldr	r3, [pc, #172]	; (8001794 <MX_GPIO_Init+0xc4>)
 80016e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016ea:	4a2a      	ldr	r2, [pc, #168]	; (8001794 <MX_GPIO_Init+0xc4>)
 80016ec:	f043 0304 	orr.w	r3, r3, #4
 80016f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016f2:	4b28      	ldr	r3, [pc, #160]	; (8001794 <MX_GPIO_Init+0xc4>)
 80016f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016f6:	f003 0304 	and.w	r3, r3, #4
 80016fa:	613b      	str	r3, [r7, #16]
 80016fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016fe:	4b25      	ldr	r3, [pc, #148]	; (8001794 <MX_GPIO_Init+0xc4>)
 8001700:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001702:	4a24      	ldr	r2, [pc, #144]	; (8001794 <MX_GPIO_Init+0xc4>)
 8001704:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001708:	64d3      	str	r3, [r2, #76]	; 0x4c
 800170a:	4b22      	ldr	r3, [pc, #136]	; (8001794 <MX_GPIO_Init+0xc4>)
 800170c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800170e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001712:	60fb      	str	r3, [r7, #12]
 8001714:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001716:	4b1f      	ldr	r3, [pc, #124]	; (8001794 <MX_GPIO_Init+0xc4>)
 8001718:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800171a:	4a1e      	ldr	r2, [pc, #120]	; (8001794 <MX_GPIO_Init+0xc4>)
 800171c:	f043 0301 	orr.w	r3, r3, #1
 8001720:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001722:	4b1c      	ldr	r3, [pc, #112]	; (8001794 <MX_GPIO_Init+0xc4>)
 8001724:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001726:	f003 0301 	and.w	r3, r3, #1
 800172a:	60bb      	str	r3, [r7, #8]
 800172c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800172e:	4b19      	ldr	r3, [pc, #100]	; (8001794 <MX_GPIO_Init+0xc4>)
 8001730:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001732:	4a18      	ldr	r2, [pc, #96]	; (8001794 <MX_GPIO_Init+0xc4>)
 8001734:	f043 0302 	orr.w	r3, r3, #2
 8001738:	64d3      	str	r3, [r2, #76]	; 0x4c
 800173a:	4b16      	ldr	r3, [pc, #88]	; (8001794 <MX_GPIO_Init+0xc4>)
 800173c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800173e:	f003 0302 	and.w	r3, r3, #2
 8001742:	607b      	str	r3, [r7, #4]
 8001744:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001746:	2200      	movs	r2, #0
 8001748:	2120      	movs	r1, #32
 800174a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800174e:	f002 fd63 	bl	8004218 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001752:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001756:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001758:	4b0f      	ldr	r3, [pc, #60]	; (8001798 <MX_GPIO_Init+0xc8>)
 800175a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175c:	2300      	movs	r3, #0
 800175e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001760:	f107 0314 	add.w	r3, r7, #20
 8001764:	4619      	mov	r1, r3
 8001766:	480d      	ldr	r0, [pc, #52]	; (800179c <MX_GPIO_Init+0xcc>)
 8001768:	f002 fbac 	bl	8003ec4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800176c:	2320      	movs	r3, #32
 800176e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001770:	2301      	movs	r3, #1
 8001772:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001774:	2300      	movs	r3, #0
 8001776:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001778:	2300      	movs	r3, #0
 800177a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800177c:	f107 0314 	add.w	r3, r7, #20
 8001780:	4619      	mov	r1, r3
 8001782:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001786:	f002 fb9d 	bl	8003ec4 <HAL_GPIO_Init>

}
 800178a:	bf00      	nop
 800178c:	3728      	adds	r7, #40	; 0x28
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	40021000 	.word	0x40021000
 8001798:	10210000 	.word	0x10210000
 800179c:	48000800 	.word	0x48000800

080017a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017a4:	b672      	cpsid	i
}
 80017a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017a8:	e7fe      	b.n	80017a8 <Error_Handler+0x8>
	...

080017ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017b2:	4b0f      	ldr	r3, [pc, #60]	; (80017f0 <HAL_MspInit+0x44>)
 80017b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017b6:	4a0e      	ldr	r2, [pc, #56]	; (80017f0 <HAL_MspInit+0x44>)
 80017b8:	f043 0301 	orr.w	r3, r3, #1
 80017bc:	6613      	str	r3, [r2, #96]	; 0x60
 80017be:	4b0c      	ldr	r3, [pc, #48]	; (80017f0 <HAL_MspInit+0x44>)
 80017c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017c2:	f003 0301 	and.w	r3, r3, #1
 80017c6:	607b      	str	r3, [r7, #4]
 80017c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017ca:	4b09      	ldr	r3, [pc, #36]	; (80017f0 <HAL_MspInit+0x44>)
 80017cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017ce:	4a08      	ldr	r2, [pc, #32]	; (80017f0 <HAL_MspInit+0x44>)
 80017d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017d4:	6593      	str	r3, [r2, #88]	; 0x58
 80017d6:	4b06      	ldr	r3, [pc, #24]	; (80017f0 <HAL_MspInit+0x44>)
 80017d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017de:	603b      	str	r3, [r7, #0]
 80017e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017e2:	bf00      	nop
 80017e4:	370c      	adds	r7, #12
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	40021000 	.word	0x40021000

080017f4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b08a      	sub	sp, #40	; 0x28
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017fc:	f107 0314 	add.w	r3, r7, #20
 8001800:	2200      	movs	r2, #0
 8001802:	601a      	str	r2, [r3, #0]
 8001804:	605a      	str	r2, [r3, #4]
 8001806:	609a      	str	r2, [r3, #8]
 8001808:	60da      	str	r2, [r3, #12]
 800180a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a15      	ldr	r2, [pc, #84]	; (8001868 <HAL_ADC_MspInit+0x74>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d124      	bne.n	8001860 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001816:	4b15      	ldr	r3, [pc, #84]	; (800186c <HAL_ADC_MspInit+0x78>)
 8001818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800181a:	4a14      	ldr	r2, [pc, #80]	; (800186c <HAL_ADC_MspInit+0x78>)
 800181c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001820:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001822:	4b12      	ldr	r3, [pc, #72]	; (800186c <HAL_ADC_MspInit+0x78>)
 8001824:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001826:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800182a:	613b      	str	r3, [r7, #16]
 800182c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800182e:	4b0f      	ldr	r3, [pc, #60]	; (800186c <HAL_ADC_MspInit+0x78>)
 8001830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001832:	4a0e      	ldr	r2, [pc, #56]	; (800186c <HAL_ADC_MspInit+0x78>)
 8001834:	f043 0301 	orr.w	r3, r3, #1
 8001838:	64d3      	str	r3, [r2, #76]	; 0x4c
 800183a:	4b0c      	ldr	r3, [pc, #48]	; (800186c <HAL_ADC_MspInit+0x78>)
 800183c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800183e:	f003 0301 	and.w	r3, r3, #1
 8001842:	60fb      	str	r3, [r7, #12]
 8001844:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001846:	2301      	movs	r3, #1
 8001848:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800184a:	230b      	movs	r3, #11
 800184c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184e:	2300      	movs	r3, #0
 8001850:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001852:	f107 0314 	add.w	r3, r7, #20
 8001856:	4619      	mov	r1, r3
 8001858:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800185c:	f002 fb32 	bl	8003ec4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001860:	bf00      	nop
 8001862:	3728      	adds	r7, #40	; 0x28
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	50040000 	.word	0x50040000
 800186c:	40021000 	.word	0x40021000

08001870 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b08a      	sub	sp, #40	; 0x28
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001878:	f107 0314 	add.w	r3, r7, #20
 800187c:	2200      	movs	r2, #0
 800187e:	601a      	str	r2, [r3, #0]
 8001880:	605a      	str	r2, [r3, #4]
 8001882:	609a      	str	r2, [r3, #8]
 8001884:	60da      	str	r2, [r3, #12]
 8001886:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a2b      	ldr	r2, [pc, #172]	; (800193c <HAL_DAC_MspInit+0xcc>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d150      	bne.n	8001934 <HAL_DAC_MspInit+0xc4>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001892:	4b2b      	ldr	r3, [pc, #172]	; (8001940 <HAL_DAC_MspInit+0xd0>)
 8001894:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001896:	4a2a      	ldr	r2, [pc, #168]	; (8001940 <HAL_DAC_MspInit+0xd0>)
 8001898:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800189c:	6593      	str	r3, [r2, #88]	; 0x58
 800189e:	4b28      	ldr	r3, [pc, #160]	; (8001940 <HAL_DAC_MspInit+0xd0>)
 80018a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018a2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80018a6:	613b      	str	r3, [r7, #16]
 80018a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018aa:	4b25      	ldr	r3, [pc, #148]	; (8001940 <HAL_DAC_MspInit+0xd0>)
 80018ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ae:	4a24      	ldr	r2, [pc, #144]	; (8001940 <HAL_DAC_MspInit+0xd0>)
 80018b0:	f043 0301 	orr.w	r3, r3, #1
 80018b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018b6:	4b22      	ldr	r3, [pc, #136]	; (8001940 <HAL_DAC_MspInit+0xd0>)
 80018b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ba:	f003 0301 	and.w	r3, r3, #1
 80018be:	60fb      	str	r3, [r7, #12]
 80018c0:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80018c2:	2310      	movs	r3, #16
 80018c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018c6:	2303      	movs	r3, #3
 80018c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ca:	2300      	movs	r3, #0
 80018cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ce:	f107 0314 	add.w	r3, r7, #20
 80018d2:	4619      	mov	r1, r3
 80018d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018d8:	f002 faf4 	bl	8003ec4 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC_CH1 Init */
    hdma_dac_ch1.Instance = DMA1_Channel3;
 80018dc:	4b19      	ldr	r3, [pc, #100]	; (8001944 <HAL_DAC_MspInit+0xd4>)
 80018de:	4a1a      	ldr	r2, [pc, #104]	; (8001948 <HAL_DAC_MspInit+0xd8>)
 80018e0:	601a      	str	r2, [r3, #0]
    hdma_dac_ch1.Init.Request = DMA_REQUEST_6;
 80018e2:	4b18      	ldr	r3, [pc, #96]	; (8001944 <HAL_DAC_MspInit+0xd4>)
 80018e4:	2206      	movs	r2, #6
 80018e6:	605a      	str	r2, [r3, #4]
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80018e8:	4b16      	ldr	r3, [pc, #88]	; (8001944 <HAL_DAC_MspInit+0xd4>)
 80018ea:	2210      	movs	r2, #16
 80018ec:	609a      	str	r2, [r3, #8]
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80018ee:	4b15      	ldr	r3, [pc, #84]	; (8001944 <HAL_DAC_MspInit+0xd4>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	60da      	str	r2, [r3, #12]
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80018f4:	4b13      	ldr	r3, [pc, #76]	; (8001944 <HAL_DAC_MspInit+0xd4>)
 80018f6:	2280      	movs	r2, #128	; 0x80
 80018f8:	611a      	str	r2, [r3, #16]
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80018fa:	4b12      	ldr	r3, [pc, #72]	; (8001944 <HAL_DAC_MspInit+0xd4>)
 80018fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001900:	615a      	str	r2, [r3, #20]
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001902:	4b10      	ldr	r3, [pc, #64]	; (8001944 <HAL_DAC_MspInit+0xd4>)
 8001904:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001908:	619a      	str	r2, [r3, #24]
    hdma_dac_ch1.Init.Mode = DMA_CIRCULAR;
 800190a:	4b0e      	ldr	r3, [pc, #56]	; (8001944 <HAL_DAC_MspInit+0xd4>)
 800190c:	2220      	movs	r2, #32
 800190e:	61da      	str	r2, [r3, #28]
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8001910:	4b0c      	ldr	r3, [pc, #48]	; (8001944 <HAL_DAC_MspInit+0xd4>)
 8001912:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001916:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 8001918:	480a      	ldr	r0, [pc, #40]	; (8001944 <HAL_DAC_MspInit+0xd4>)
 800191a:	f002 f8db 	bl	8003ad4 <HAL_DMA_Init>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <HAL_DAC_MspInit+0xb8>
    {
      Error_Handler();
 8001924:	f7ff ff3c 	bl	80017a0 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac_ch1);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	4a06      	ldr	r2, [pc, #24]	; (8001944 <HAL_DAC_MspInit+0xd4>)
 800192c:	609a      	str	r2, [r3, #8]
 800192e:	4a05      	ldr	r2, [pc, #20]	; (8001944 <HAL_DAC_MspInit+0xd4>)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8001934:	bf00      	nop
 8001936:	3728      	adds	r7, #40	; 0x28
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	40007400 	.word	0x40007400
 8001940:	40021000 	.word	0x40021000
 8001944:	20000344 	.word	0x20000344
 8001948:	40020030 	.word	0x40020030

0800194c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b08e      	sub	sp, #56	; 0x38
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001954:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001958:	2200      	movs	r2, #0
 800195a:	601a      	str	r2, [r3, #0]
 800195c:	605a      	str	r2, [r3, #4]
 800195e:	609a      	str	r2, [r3, #8]
 8001960:	60da      	str	r2, [r3, #12]
 8001962:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800196c:	d12a      	bne.n	80019c4 <HAL_TIM_Base_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800196e:	4b4d      	ldr	r3, [pc, #308]	; (8001aa4 <HAL_TIM_Base_MspInit+0x158>)
 8001970:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001972:	4a4c      	ldr	r2, [pc, #304]	; (8001aa4 <HAL_TIM_Base_MspInit+0x158>)
 8001974:	f043 0301 	orr.w	r3, r3, #1
 8001978:	6593      	str	r3, [r2, #88]	; 0x58
 800197a:	4b4a      	ldr	r3, [pc, #296]	; (8001aa4 <HAL_TIM_Base_MspInit+0x158>)
 800197c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800197e:	f003 0301 	and.w	r3, r3, #1
 8001982:	623b      	str	r3, [r7, #32]
 8001984:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001986:	4b47      	ldr	r3, [pc, #284]	; (8001aa4 <HAL_TIM_Base_MspInit+0x158>)
 8001988:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800198a:	4a46      	ldr	r2, [pc, #280]	; (8001aa4 <HAL_TIM_Base_MspInit+0x158>)
 800198c:	f043 0301 	orr.w	r3, r3, #1
 8001990:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001992:	4b44      	ldr	r3, [pc, #272]	; (8001aa4 <HAL_TIM_Base_MspInit+0x158>)
 8001994:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001996:	f003 0301 	and.w	r3, r3, #1
 800199a:	61fb      	str	r3, [r7, #28]
 800199c:	69fb      	ldr	r3, [r7, #28]
    /**TIM2 GPIO Configuration
    PA15 (JTDI)     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800199e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80019a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a4:	2302      	movs	r3, #2
 80019a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a8:	2300      	movs	r3, #0
 80019aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ac:	2300      	movs	r3, #0
 80019ae:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80019b0:	2301      	movs	r3, #1
 80019b2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019b8:	4619      	mov	r1, r3
 80019ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019be:	f002 fa81 	bl	8003ec4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80019c2:	e06b      	b.n	8001a9c <HAL_TIM_Base_MspInit+0x150>
  else if(htim_base->Instance==TIM3)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a37      	ldr	r2, [pc, #220]	; (8001aa8 <HAL_TIM_Base_MspInit+0x15c>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d131      	bne.n	8001a32 <HAL_TIM_Base_MspInit+0xe6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80019ce:	4b35      	ldr	r3, [pc, #212]	; (8001aa4 <HAL_TIM_Base_MspInit+0x158>)
 80019d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019d2:	4a34      	ldr	r2, [pc, #208]	; (8001aa4 <HAL_TIM_Base_MspInit+0x158>)
 80019d4:	f043 0302 	orr.w	r3, r3, #2
 80019d8:	6593      	str	r3, [r2, #88]	; 0x58
 80019da:	4b32      	ldr	r3, [pc, #200]	; (8001aa4 <HAL_TIM_Base_MspInit+0x158>)
 80019dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019de:	f003 0302 	and.w	r3, r3, #2
 80019e2:	61bb      	str	r3, [r7, #24]
 80019e4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019e6:	4b2f      	ldr	r3, [pc, #188]	; (8001aa4 <HAL_TIM_Base_MspInit+0x158>)
 80019e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019ea:	4a2e      	ldr	r2, [pc, #184]	; (8001aa4 <HAL_TIM_Base_MspInit+0x158>)
 80019ec:	f043 0301 	orr.w	r3, r3, #1
 80019f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019f2:	4b2c      	ldr	r3, [pc, #176]	; (8001aa4 <HAL_TIM_Base_MspInit+0x158>)
 80019f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019f6:	f003 0301 	and.w	r3, r3, #1
 80019fa:	617b      	str	r3, [r7, #20]
 80019fc:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80019fe:	2340      	movs	r3, #64	; 0x40
 8001a00:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a02:	2302      	movs	r3, #2
 8001a04:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a06:	2300      	movs	r3, #0
 8001a08:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001a0e:	2302      	movs	r3, #2
 8001a10:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a16:	4619      	mov	r1, r3
 8001a18:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a1c:	f002 fa52 	bl	8003ec4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001a20:	2200      	movs	r2, #0
 8001a22:	2100      	movs	r1, #0
 8001a24:	201d      	movs	r0, #29
 8001a26:	f001 fd6e 	bl	8003506 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001a2a:	201d      	movs	r0, #29
 8001a2c:	f001 fd87 	bl	800353e <HAL_NVIC_EnableIRQ>
}
 8001a30:	e034      	b.n	8001a9c <HAL_TIM_Base_MspInit+0x150>
  else if(htim_base->Instance==TIM4)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4a1d      	ldr	r2, [pc, #116]	; (8001aac <HAL_TIM_Base_MspInit+0x160>)
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d12f      	bne.n	8001a9c <HAL_TIM_Base_MspInit+0x150>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001a3c:	4b19      	ldr	r3, [pc, #100]	; (8001aa4 <HAL_TIM_Base_MspInit+0x158>)
 8001a3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a40:	4a18      	ldr	r2, [pc, #96]	; (8001aa4 <HAL_TIM_Base_MspInit+0x158>)
 8001a42:	f043 0304 	orr.w	r3, r3, #4
 8001a46:	6593      	str	r3, [r2, #88]	; 0x58
 8001a48:	4b16      	ldr	r3, [pc, #88]	; (8001aa4 <HAL_TIM_Base_MspInit+0x158>)
 8001a4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a4c:	f003 0304 	and.w	r3, r3, #4
 8001a50:	613b      	str	r3, [r7, #16]
 8001a52:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a54:	4b13      	ldr	r3, [pc, #76]	; (8001aa4 <HAL_TIM_Base_MspInit+0x158>)
 8001a56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a58:	4a12      	ldr	r2, [pc, #72]	; (8001aa4 <HAL_TIM_Base_MspInit+0x158>)
 8001a5a:	f043 0302 	orr.w	r3, r3, #2
 8001a5e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a60:	4b10      	ldr	r3, [pc, #64]	; (8001aa4 <HAL_TIM_Base_MspInit+0x158>)
 8001a62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a64:	f003 0302 	and.w	r3, r3, #2
 8001a68:	60fb      	str	r3, [r7, #12]
 8001a6a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001a6c:	2340      	movs	r3, #64	; 0x40
 8001a6e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a70:	2302      	movs	r3, #2
 8001a72:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a74:	2300      	movs	r3, #0
 8001a76:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001a7c:	2302      	movs	r3, #2
 8001a7e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a84:	4619      	mov	r1, r3
 8001a86:	480a      	ldr	r0, [pc, #40]	; (8001ab0 <HAL_TIM_Base_MspInit+0x164>)
 8001a88:	f002 fa1c 	bl	8003ec4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	2100      	movs	r1, #0
 8001a90:	201e      	movs	r0, #30
 8001a92:	f001 fd38 	bl	8003506 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001a96:	201e      	movs	r0, #30
 8001a98:	f001 fd51 	bl	800353e <HAL_NVIC_EnableIRQ>
}
 8001a9c:	bf00      	nop
 8001a9e:	3738      	adds	r7, #56	; 0x38
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	40021000 	.word	0x40021000
 8001aa8:	40000400 	.word	0x40000400
 8001aac:	40000800 	.word	0x40000800
 8001ab0:	48000400 	.word	0x48000400

08001ab4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b08a      	sub	sp, #40	; 0x28
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001abc:	f107 0314 	add.w	r3, r7, #20
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	601a      	str	r2, [r3, #0]
 8001ac4:	605a      	str	r2, [r3, #4]
 8001ac6:	609a      	str	r2, [r3, #8]
 8001ac8:	60da      	str	r2, [r3, #12]
 8001aca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a17      	ldr	r2, [pc, #92]	; (8001b30 <HAL_UART_MspInit+0x7c>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d128      	bne.n	8001b28 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ad6:	4b17      	ldr	r3, [pc, #92]	; (8001b34 <HAL_UART_MspInit+0x80>)
 8001ad8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ada:	4a16      	ldr	r2, [pc, #88]	; (8001b34 <HAL_UART_MspInit+0x80>)
 8001adc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ae0:	6593      	str	r3, [r2, #88]	; 0x58
 8001ae2:	4b14      	ldr	r3, [pc, #80]	; (8001b34 <HAL_UART_MspInit+0x80>)
 8001ae4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ae6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aea:	613b      	str	r3, [r7, #16]
 8001aec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aee:	4b11      	ldr	r3, [pc, #68]	; (8001b34 <HAL_UART_MspInit+0x80>)
 8001af0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001af2:	4a10      	ldr	r2, [pc, #64]	; (8001b34 <HAL_UART_MspInit+0x80>)
 8001af4:	f043 0301 	orr.w	r3, r3, #1
 8001af8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001afa:	4b0e      	ldr	r3, [pc, #56]	; (8001b34 <HAL_UART_MspInit+0x80>)
 8001afc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001afe:	f003 0301 	and.w	r3, r3, #1
 8001b02:	60fb      	str	r3, [r7, #12]
 8001b04:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001b06:	230c      	movs	r3, #12
 8001b08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b0a:	2302      	movs	r3, #2
 8001b0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b12:	2303      	movs	r3, #3
 8001b14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b16:	2307      	movs	r3, #7
 8001b18:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b1a:	f107 0314 	add.w	r3, r7, #20
 8001b1e:	4619      	mov	r1, r3
 8001b20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b24:	f002 f9ce 	bl	8003ec4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001b28:	bf00      	nop
 8001b2a:	3728      	adds	r7, #40	; 0x28
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	40004400 	.word	0x40004400
 8001b34:	40021000 	.word	0x40021000

08001b38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b3c:	e7fe      	b.n	8001b3c <NMI_Handler+0x4>

08001b3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b3e:	b480      	push	{r7}
 8001b40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b42:	e7fe      	b.n	8001b42 <HardFault_Handler+0x4>

08001b44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b48:	e7fe      	b.n	8001b48 <MemManage_Handler+0x4>

08001b4a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b4a:	b480      	push	{r7}
 8001b4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b4e:	e7fe      	b.n	8001b4e <BusFault_Handler+0x4>

08001b50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b54:	e7fe      	b.n	8001b54 <UsageFault_Handler+0x4>

08001b56 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b56:	b480      	push	{r7}
 8001b58:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b5a:	bf00      	nop
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr

08001b64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b68:	bf00      	nop
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr

08001b72 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b72:	b480      	push	{r7}
 8001b74:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b76:	bf00      	nop
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr

08001b80 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b84:	f000 f99e 	bl	8001ec4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b88:	bf00      	nop
 8001b8a:	bd80      	pop	{r7, pc}

08001b8c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch1);
 8001b90:	4802      	ldr	r0, [pc, #8]	; (8001b9c <DMA1_Channel3_IRQHandler+0x10>)
 8001b92:	f002 f8b7 	bl	8003d04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001b96:	bf00      	nop
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	20000344 	.word	0x20000344

08001ba0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001ba4:	4802      	ldr	r0, [pc, #8]	; (8001bb0 <TIM3_IRQHandler+0x10>)
 8001ba6:	f003 ff84 	bl	8005ab2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001baa:	bf00      	nop
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	200002f8 	.word	0x200002f8

08001bb4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001bb8:	4802      	ldr	r0, [pc, #8]	; (8001bc4 <TIM4_IRQHandler+0x10>)
 8001bba:	f003 ff7a 	bl	8005ab2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001bbe:	bf00      	nop
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	20000298 	.word	0x20000298

08001bc8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
	return 1;
 8001bcc:	2301      	movs	r3, #1
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr

08001bd8 <_kill>:

int _kill(int pid, int sig)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b082      	sub	sp, #8
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
 8001be0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001be2:	f005 f9d9 	bl	8006f98 <__errno>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2216      	movs	r2, #22
 8001bea:	601a      	str	r2, [r3, #0]
	return -1;
 8001bec:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	3708      	adds	r7, #8
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}

08001bf8 <_exit>:

void _exit (int status)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001c00:	f04f 31ff 	mov.w	r1, #4294967295
 8001c04:	6878      	ldr	r0, [r7, #4]
 8001c06:	f7ff ffe7 	bl	8001bd8 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001c0a:	e7fe      	b.n	8001c0a <_exit+0x12>

08001c0c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b086      	sub	sp, #24
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	60f8      	str	r0, [r7, #12]
 8001c14:	60b9      	str	r1, [r7, #8]
 8001c16:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c18:	2300      	movs	r3, #0
 8001c1a:	617b      	str	r3, [r7, #20]
 8001c1c:	e00a      	b.n	8001c34 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001c1e:	f3af 8000 	nop.w
 8001c22:	4601      	mov	r1, r0
 8001c24:	68bb      	ldr	r3, [r7, #8]
 8001c26:	1c5a      	adds	r2, r3, #1
 8001c28:	60ba      	str	r2, [r7, #8]
 8001c2a:	b2ca      	uxtb	r2, r1
 8001c2c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c2e:	697b      	ldr	r3, [r7, #20]
 8001c30:	3301      	adds	r3, #1
 8001c32:	617b      	str	r3, [r7, #20]
 8001c34:	697a      	ldr	r2, [r7, #20]
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	429a      	cmp	r2, r3
 8001c3a:	dbf0      	blt.n	8001c1e <_read+0x12>
	}

return len;
 8001c3c:	687b      	ldr	r3, [r7, #4]
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	3718      	adds	r7, #24
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}

08001c46 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c46:	b580      	push	{r7, lr}
 8001c48:	b086      	sub	sp, #24
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	60f8      	str	r0, [r7, #12]
 8001c4e:	60b9      	str	r1, [r7, #8]
 8001c50:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c52:	2300      	movs	r3, #0
 8001c54:	617b      	str	r3, [r7, #20]
 8001c56:	e009      	b.n	8001c6c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	1c5a      	adds	r2, r3, #1
 8001c5c:	60ba      	str	r2, [r7, #8]
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	4618      	mov	r0, r3
 8001c62:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	3301      	adds	r3, #1
 8001c6a:	617b      	str	r3, [r7, #20]
 8001c6c:	697a      	ldr	r2, [r7, #20]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	429a      	cmp	r2, r3
 8001c72:	dbf1      	blt.n	8001c58 <_write+0x12>
	}
	return len;
 8001c74:	687b      	ldr	r3, [r7, #4]
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3718      	adds	r7, #24
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}

08001c7e <_close>:

int _close(int file)
{
 8001c7e:	b480      	push	{r7}
 8001c80:	b083      	sub	sp, #12
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	6078      	str	r0, [r7, #4]
	return -1;
 8001c86:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	370c      	adds	r7, #12
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr

08001c96 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c96:	b480      	push	{r7}
 8001c98:	b083      	sub	sp, #12
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]
 8001c9e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ca6:	605a      	str	r2, [r3, #4]
	return 0;
 8001ca8:	2300      	movs	r3, #0
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	370c      	adds	r7, #12
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr

08001cb6 <_isatty>:

int _isatty(int file)
{
 8001cb6:	b480      	push	{r7}
 8001cb8:	b083      	sub	sp, #12
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	6078      	str	r0, [r7, #4]
	return 1;
 8001cbe:	2301      	movs	r3, #1
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	370c      	adds	r7, #12
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr

08001ccc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b085      	sub	sp, #20
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	60f8      	str	r0, [r7, #12]
 8001cd4:	60b9      	str	r1, [r7, #8]
 8001cd6:	607a      	str	r2, [r7, #4]
	return 0;
 8001cd8:	2300      	movs	r3, #0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3714      	adds	r7, #20
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
	...

08001ce8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b086      	sub	sp, #24
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cf0:	4a14      	ldr	r2, [pc, #80]	; (8001d44 <_sbrk+0x5c>)
 8001cf2:	4b15      	ldr	r3, [pc, #84]	; (8001d48 <_sbrk+0x60>)
 8001cf4:	1ad3      	subs	r3, r2, r3
 8001cf6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cfc:	4b13      	ldr	r3, [pc, #76]	; (8001d4c <_sbrk+0x64>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d102      	bne.n	8001d0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d04:	4b11      	ldr	r3, [pc, #68]	; (8001d4c <_sbrk+0x64>)
 8001d06:	4a12      	ldr	r2, [pc, #72]	; (8001d50 <_sbrk+0x68>)
 8001d08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d0a:	4b10      	ldr	r3, [pc, #64]	; (8001d4c <_sbrk+0x64>)
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	4413      	add	r3, r2
 8001d12:	693a      	ldr	r2, [r7, #16]
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d207      	bcs.n	8001d28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d18:	f005 f93e 	bl	8006f98 <__errno>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	220c      	movs	r2, #12
 8001d20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d22:	f04f 33ff 	mov.w	r3, #4294967295
 8001d26:	e009      	b.n	8001d3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d28:	4b08      	ldr	r3, [pc, #32]	; (8001d4c <_sbrk+0x64>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d2e:	4b07      	ldr	r3, [pc, #28]	; (8001d4c <_sbrk+0x64>)
 8001d30:	681a      	ldr	r2, [r3, #0]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	4413      	add	r3, r2
 8001d36:	4a05      	ldr	r2, [pc, #20]	; (8001d4c <_sbrk+0x64>)
 8001d38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	3718      	adds	r7, #24
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	20018000 	.word	0x20018000
 8001d48:	00000400 	.word	0x00000400
 8001d4c:	2000028c 	.word	0x2000028c
 8001d50:	200004d8 	.word	0x200004d8

08001d54 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001d58:	4b15      	ldr	r3, [pc, #84]	; (8001db0 <SystemInit+0x5c>)
 8001d5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d5e:	4a14      	ldr	r2, [pc, #80]	; (8001db0 <SystemInit+0x5c>)
 8001d60:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d64:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001d68:	4b12      	ldr	r3, [pc, #72]	; (8001db4 <SystemInit+0x60>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a11      	ldr	r2, [pc, #68]	; (8001db4 <SystemInit+0x60>)
 8001d6e:	f043 0301 	orr.w	r3, r3, #1
 8001d72:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001d74:	4b0f      	ldr	r3, [pc, #60]	; (8001db4 <SystemInit+0x60>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001d7a:	4b0e      	ldr	r3, [pc, #56]	; (8001db4 <SystemInit+0x60>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a0d      	ldr	r2, [pc, #52]	; (8001db4 <SystemInit+0x60>)
 8001d80:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001d84:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001d88:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001d8a:	4b0a      	ldr	r3, [pc, #40]	; (8001db4 <SystemInit+0x60>)
 8001d8c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001d90:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001d92:	4b08      	ldr	r3, [pc, #32]	; (8001db4 <SystemInit+0x60>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a07      	ldr	r2, [pc, #28]	; (8001db4 <SystemInit+0x60>)
 8001d98:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d9c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001d9e:	4b05      	ldr	r3, [pc, #20]	; (8001db4 <SystemInit+0x60>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	619a      	str	r2, [r3, #24]
}
 8001da4:	bf00      	nop
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr
 8001dae:	bf00      	nop
 8001db0:	e000ed00 	.word	0xe000ed00
 8001db4:	40021000 	.word	0x40021000

08001db8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001db8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001df0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001dbc:	f7ff ffca 	bl	8001d54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001dc0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001dc2:	e003      	b.n	8001dcc <LoopCopyDataInit>

08001dc4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001dc4:	4b0b      	ldr	r3, [pc, #44]	; (8001df4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001dc6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001dc8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001dca:	3104      	adds	r1, #4

08001dcc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001dcc:	480a      	ldr	r0, [pc, #40]	; (8001df8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001dce:	4b0b      	ldr	r3, [pc, #44]	; (8001dfc <LoopForever+0xe>)
	adds	r2, r0, r1
 8001dd0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001dd2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001dd4:	d3f6      	bcc.n	8001dc4 <CopyDataInit>
	ldr	r2, =_sbss
 8001dd6:	4a0a      	ldr	r2, [pc, #40]	; (8001e00 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001dd8:	e002      	b.n	8001de0 <LoopFillZerobss>

08001dda <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001dda:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001ddc:	f842 3b04 	str.w	r3, [r2], #4

08001de0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001de0:	4b08      	ldr	r3, [pc, #32]	; (8001e04 <LoopForever+0x16>)
	cmp	r2, r3
 8001de2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001de4:	d3f9      	bcc.n	8001dda <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001de6:	f005 f8dd 	bl	8006fa4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001dea:	f7ff f935 	bl	8001058 <main>

08001dee <LoopForever>:

LoopForever:
    b LoopForever
 8001dee:	e7fe      	b.n	8001dee <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001df0:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001df4:	0800a1cc 	.word	0x0800a1cc
	ldr	r0, =_sdata
 8001df8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001dfc:	2000025c 	.word	0x2000025c
	ldr	r2, =_sbss
 8001e00:	2000025c 	.word	0x2000025c
	ldr	r3, = _ebss
 8001e04:	200004d4 	.word	0x200004d4

08001e08 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e08:	e7fe      	b.n	8001e08 <ADC1_2_IRQHandler>
	...

08001e0c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e12:	2300      	movs	r3, #0
 8001e14:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e16:	4b0c      	ldr	r3, [pc, #48]	; (8001e48 <HAL_Init+0x3c>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4a0b      	ldr	r2, [pc, #44]	; (8001e48 <HAL_Init+0x3c>)
 8001e1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e20:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e22:	2003      	movs	r0, #3
 8001e24:	f001 fb64 	bl	80034f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e28:	2000      	movs	r0, #0
 8001e2a:	f000 f80f 	bl	8001e4c <HAL_InitTick>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d002      	beq.n	8001e3a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001e34:	2301      	movs	r3, #1
 8001e36:	71fb      	strb	r3, [r7, #7]
 8001e38:	e001      	b.n	8001e3e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e3a:	f7ff fcb7 	bl	80017ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e3e:	79fb      	ldrb	r3, [r7, #7]
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	3708      	adds	r7, #8
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	40022000 	.word	0x40022000

08001e4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b084      	sub	sp, #16
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001e54:	2300      	movs	r3, #0
 8001e56:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001e58:	4b17      	ldr	r3, [pc, #92]	; (8001eb8 <HAL_InitTick+0x6c>)
 8001e5a:	781b      	ldrb	r3, [r3, #0]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d023      	beq.n	8001ea8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001e60:	4b16      	ldr	r3, [pc, #88]	; (8001ebc <HAL_InitTick+0x70>)
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	4b14      	ldr	r3, [pc, #80]	; (8001eb8 <HAL_InitTick+0x6c>)
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	4619      	mov	r1, r3
 8001e6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e72:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e76:	4618      	mov	r0, r3
 8001e78:	f001 fb6f 	bl	800355a <HAL_SYSTICK_Config>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d10f      	bne.n	8001ea2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2b0f      	cmp	r3, #15
 8001e86:	d809      	bhi.n	8001e9c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e88:	2200      	movs	r2, #0
 8001e8a:	6879      	ldr	r1, [r7, #4]
 8001e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e90:	f001 fb39 	bl	8003506 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e94:	4a0a      	ldr	r2, [pc, #40]	; (8001ec0 <HAL_InitTick+0x74>)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6013      	str	r3, [r2, #0]
 8001e9a:	e007      	b.n	8001eac <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	73fb      	strb	r3, [r7, #15]
 8001ea0:	e004      	b.n	8001eac <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	73fb      	strb	r3, [r7, #15]
 8001ea6:	e001      	b.n	8001eac <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001eac:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3710      	adds	r7, #16
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	20000088 	.word	0x20000088
 8001ebc:	20000080 	.word	0x20000080
 8001ec0:	20000084 	.word	0x20000084

08001ec4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ec8:	4b06      	ldr	r3, [pc, #24]	; (8001ee4 <HAL_IncTick+0x20>)
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	461a      	mov	r2, r3
 8001ece:	4b06      	ldr	r3, [pc, #24]	; (8001ee8 <HAL_IncTick+0x24>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4413      	add	r3, r2
 8001ed4:	4a04      	ldr	r2, [pc, #16]	; (8001ee8 <HAL_IncTick+0x24>)
 8001ed6:	6013      	str	r3, [r2, #0]
}
 8001ed8:	bf00      	nop
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr
 8001ee2:	bf00      	nop
 8001ee4:	20000088 	.word	0x20000088
 8001ee8:	200004c0 	.word	0x200004c0

08001eec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  return uwTick;
 8001ef0:	4b03      	ldr	r3, [pc, #12]	; (8001f00 <HAL_GetTick+0x14>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	200004c0 	.word	0x200004c0

08001f04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b084      	sub	sp, #16
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f0c:	f7ff ffee 	bl	8001eec <HAL_GetTick>
 8001f10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f1c:	d005      	beq.n	8001f2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001f1e:	4b0a      	ldr	r3, [pc, #40]	; (8001f48 <HAL_Delay+0x44>)
 8001f20:	781b      	ldrb	r3, [r3, #0]
 8001f22:	461a      	mov	r2, r3
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	4413      	add	r3, r2
 8001f28:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f2a:	bf00      	nop
 8001f2c:	f7ff ffde 	bl	8001eec <HAL_GetTick>
 8001f30:	4602      	mov	r2, r0
 8001f32:	68bb      	ldr	r3, [r7, #8]
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	68fa      	ldr	r2, [r7, #12]
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d8f7      	bhi.n	8001f2c <HAL_Delay+0x28>
  {
  }
}
 8001f3c:	bf00      	nop
 8001f3e:	bf00      	nop
 8001f40:	3710      	adds	r7, #16
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	20000088 	.word	0x20000088

08001f4c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
 8001f54:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	689b      	ldr	r3, [r3, #8]
 8001f5a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	431a      	orrs	r2, r3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	609a      	str	r2, [r3, #8]
}
 8001f66:	bf00      	nop
 8001f68:	370c      	adds	r7, #12
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr

08001f72 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001f72:	b480      	push	{r7}
 8001f74:	b083      	sub	sp, #12
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	6078      	str	r0, [r7, #4]
 8001f7a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	431a      	orrs	r2, r3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	609a      	str	r2, [r3, #8]
}
 8001f8c:	bf00      	nop
 8001f8e:	370c      	adds	r7, #12
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr

08001f98 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	689b      	ldr	r3, [r3, #8]
 8001fa4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b087      	sub	sp, #28
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	60f8      	str	r0, [r7, #12]
 8001fbc:	60b9      	str	r1, [r7, #8]
 8001fbe:	607a      	str	r2, [r7, #4]
 8001fc0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	3360      	adds	r3, #96	; 0x60
 8001fc6:	461a      	mov	r2, r3
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	009b      	lsls	r3, r3, #2
 8001fcc:	4413      	add	r3, r2
 8001fce:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	4b08      	ldr	r3, [pc, #32]	; (8001ff8 <LL_ADC_SetOffset+0x44>)
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	687a      	ldr	r2, [r7, #4]
 8001fda:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001fde:	683a      	ldr	r2, [r7, #0]
 8001fe0:	430a      	orrs	r2, r1
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001fec:	bf00      	nop
 8001fee:	371c      	adds	r7, #28
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr
 8001ff8:	03fff000 	.word	0x03fff000

08001ffc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b085      	sub	sp, #20
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
 8002004:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	3360      	adds	r3, #96	; 0x60
 800200a:	461a      	mov	r2, r3
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	009b      	lsls	r3, r3, #2
 8002010:	4413      	add	r3, r2
 8002012:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800201c:	4618      	mov	r0, r3
 800201e:	3714      	adds	r7, #20
 8002020:	46bd      	mov	sp, r7
 8002022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002026:	4770      	bx	lr

08002028 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002028:	b480      	push	{r7}
 800202a:	b087      	sub	sp, #28
 800202c:	af00      	add	r7, sp, #0
 800202e:	60f8      	str	r0, [r7, #12]
 8002030:	60b9      	str	r1, [r7, #8]
 8002032:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	3360      	adds	r3, #96	; 0x60
 8002038:	461a      	mov	r2, r3
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	009b      	lsls	r3, r3, #2
 800203e:	4413      	add	r3, r2
 8002040:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002042:	697b      	ldr	r3, [r7, #20]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	431a      	orrs	r2, r3
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002052:	bf00      	nop
 8002054:	371c      	adds	r7, #28
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr

0800205e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800205e:	b480      	push	{r7}
 8002060:	b083      	sub	sp, #12
 8002062:	af00      	add	r7, sp, #0
 8002064:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	68db      	ldr	r3, [r3, #12]
 800206a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800206e:	2b00      	cmp	r3, #0
 8002070:	d101      	bne.n	8002076 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002072:	2301      	movs	r3, #1
 8002074:	e000      	b.n	8002078 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002076:	2300      	movs	r3, #0
}
 8002078:	4618      	mov	r0, r3
 800207a:	370c      	adds	r7, #12
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr

08002084 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002084:	b480      	push	{r7}
 8002086:	b087      	sub	sp, #28
 8002088:	af00      	add	r7, sp, #0
 800208a:	60f8      	str	r0, [r7, #12]
 800208c:	60b9      	str	r1, [r7, #8]
 800208e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	3330      	adds	r3, #48	; 0x30
 8002094:	461a      	mov	r2, r3
 8002096:	68bb      	ldr	r3, [r7, #8]
 8002098:	0a1b      	lsrs	r3, r3, #8
 800209a:	009b      	lsls	r3, r3, #2
 800209c:	f003 030c 	and.w	r3, r3, #12
 80020a0:	4413      	add	r3, r2
 80020a2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	681a      	ldr	r2, [r3, #0]
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	f003 031f 	and.w	r3, r3, #31
 80020ae:	211f      	movs	r1, #31
 80020b0:	fa01 f303 	lsl.w	r3, r1, r3
 80020b4:	43db      	mvns	r3, r3
 80020b6:	401a      	ands	r2, r3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	0e9b      	lsrs	r3, r3, #26
 80020bc:	f003 011f 	and.w	r1, r3, #31
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	f003 031f 	and.w	r3, r3, #31
 80020c6:	fa01 f303 	lsl.w	r3, r1, r3
 80020ca:	431a      	orrs	r2, r3
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80020d0:	bf00      	nop
 80020d2:	371c      	adds	r7, #28
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr

080020dc <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80020dc:	b480      	push	{r7}
 80020de:	b087      	sub	sp, #28
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	60f8      	str	r0, [r7, #12]
 80020e4:	60b9      	str	r1, [r7, #8]
 80020e6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	3314      	adds	r3, #20
 80020ec:	461a      	mov	r2, r3
 80020ee:	68bb      	ldr	r3, [r7, #8]
 80020f0:	0e5b      	lsrs	r3, r3, #25
 80020f2:	009b      	lsls	r3, r3, #2
 80020f4:	f003 0304 	and.w	r3, r3, #4
 80020f8:	4413      	add	r3, r2
 80020fa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	0d1b      	lsrs	r3, r3, #20
 8002104:	f003 031f 	and.w	r3, r3, #31
 8002108:	2107      	movs	r1, #7
 800210a:	fa01 f303 	lsl.w	r3, r1, r3
 800210e:	43db      	mvns	r3, r3
 8002110:	401a      	ands	r2, r3
 8002112:	68bb      	ldr	r3, [r7, #8]
 8002114:	0d1b      	lsrs	r3, r3, #20
 8002116:	f003 031f 	and.w	r3, r3, #31
 800211a:	6879      	ldr	r1, [r7, #4]
 800211c:	fa01 f303 	lsl.w	r3, r1, r3
 8002120:	431a      	orrs	r2, r3
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002126:	bf00      	nop
 8002128:	371c      	adds	r7, #28
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr
	...

08002134 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002134:	b480      	push	{r7}
 8002136:	b085      	sub	sp, #20
 8002138:	af00      	add	r7, sp, #0
 800213a:	60f8      	str	r0, [r7, #12]
 800213c:	60b9      	str	r1, [r7, #8]
 800213e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002146:	68bb      	ldr	r3, [r7, #8]
 8002148:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800214c:	43db      	mvns	r3, r3
 800214e:	401a      	ands	r2, r3
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	f003 0318 	and.w	r3, r3, #24
 8002156:	4908      	ldr	r1, [pc, #32]	; (8002178 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002158:	40d9      	lsrs	r1, r3
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	400b      	ands	r3, r1
 800215e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002162:	431a      	orrs	r2, r3
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800216a:	bf00      	nop
 800216c:	3714      	adds	r7, #20
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr
 8002176:	bf00      	nop
 8002178:	0007ffff 	.word	0x0007ffff

0800217c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800217c:	b480      	push	{r7}
 800217e:	b083      	sub	sp, #12
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	f003 031f 	and.w	r3, r3, #31
}
 800218c:	4618      	mov	r0, r3
 800218e:	370c      	adds	r7, #12
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr

08002198 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002198:	b480      	push	{r7}
 800219a:	b083      	sub	sp, #12
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	370c      	adds	r7, #12
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr

080021b4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80021c4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80021c8:	687a      	ldr	r2, [r7, #4]
 80021ca:	6093      	str	r3, [r2, #8]
}
 80021cc:	bf00      	nop
 80021ce:	370c      	adds	r7, #12
 80021d0:	46bd      	mov	sp, r7
 80021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d6:	4770      	bx	lr

080021d8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80021d8:	b480      	push	{r7}
 80021da:	b083      	sub	sp, #12
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80021e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80021ec:	d101      	bne.n	80021f2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80021ee:	2301      	movs	r3, #1
 80021f0:	e000      	b.n	80021f4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80021f2:	2300      	movs	r3, #0
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	370c      	adds	r7, #12
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr

08002200 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002200:	b480      	push	{r7}
 8002202:	b083      	sub	sp, #12
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	689b      	ldr	r3, [r3, #8]
 800220c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002210:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002214:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800221c:	bf00      	nop
 800221e:	370c      	adds	r7, #12
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr

08002228 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002238:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800223c:	d101      	bne.n	8002242 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800223e:	2301      	movs	r3, #1
 8002240:	e000      	b.n	8002244 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002242:	2300      	movs	r3, #0
}
 8002244:	4618      	mov	r0, r3
 8002246:	370c      	adds	r7, #12
 8002248:	46bd      	mov	sp, r7
 800224a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224e:	4770      	bx	lr

08002250 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002250:	b480      	push	{r7}
 8002252:	b083      	sub	sp, #12
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002260:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002264:	f043 0201 	orr.w	r2, r3, #1
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800226c:	bf00      	nop
 800226e:	370c      	adds	r7, #12
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr

08002278 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	f003 0301 	and.w	r3, r3, #1
 8002288:	2b01      	cmp	r3, #1
 800228a:	d101      	bne.n	8002290 <LL_ADC_IsEnabled+0x18>
 800228c:	2301      	movs	r3, #1
 800228e:	e000      	b.n	8002292 <LL_ADC_IsEnabled+0x1a>
 8002290:	2300      	movs	r3, #0
}
 8002292:	4618      	mov	r0, r3
 8002294:	370c      	adds	r7, #12
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr

0800229e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800229e:	b480      	push	{r7}
 80022a0:	b083      	sub	sp, #12
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	689b      	ldr	r3, [r3, #8]
 80022aa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80022ae:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80022b2:	f043 0204 	orr.w	r2, r3, #4
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80022ba:	bf00      	nop
 80022bc:	370c      	adds	r7, #12
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr

080022c6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80022c6:	b480      	push	{r7}
 80022c8:	b083      	sub	sp, #12
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	689b      	ldr	r3, [r3, #8]
 80022d2:	f003 0304 	and.w	r3, r3, #4
 80022d6:	2b04      	cmp	r3, #4
 80022d8:	d101      	bne.n	80022de <LL_ADC_REG_IsConversionOngoing+0x18>
 80022da:	2301      	movs	r3, #1
 80022dc:	e000      	b.n	80022e0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80022de:	2300      	movs	r3, #0
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	370c      	adds	r7, #12
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr

080022ec <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	f003 0308 	and.w	r3, r3, #8
 80022fc:	2b08      	cmp	r3, #8
 80022fe:	d101      	bne.n	8002304 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002300:	2301      	movs	r3, #1
 8002302:	e000      	b.n	8002306 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002304:	2300      	movs	r3, #0
}
 8002306:	4618      	mov	r0, r3
 8002308:	370c      	adds	r7, #12
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr
	...

08002314 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002314:	b590      	push	{r4, r7, lr}
 8002316:	b089      	sub	sp, #36	; 0x24
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800231c:	2300      	movs	r3, #0
 800231e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002320:	2300      	movs	r3, #0
 8002322:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d101      	bne.n	800232e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	e136      	b.n	800259c <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	691b      	ldr	r3, [r3, #16]
 8002332:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002338:	2b00      	cmp	r3, #0
 800233a:	d109      	bne.n	8002350 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800233c:	6878      	ldr	r0, [r7, #4]
 800233e:	f7ff fa59 	bl	80017f4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2200      	movs	r2, #0
 8002346:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2200      	movs	r2, #0
 800234c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4618      	mov	r0, r3
 8002356:	f7ff ff3f 	bl	80021d8 <LL_ADC_IsDeepPowerDownEnabled>
 800235a:	4603      	mov	r3, r0
 800235c:	2b00      	cmp	r3, #0
 800235e:	d004      	beq.n	800236a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4618      	mov	r0, r3
 8002366:	f7ff ff25 	bl	80021b4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4618      	mov	r0, r3
 8002370:	f7ff ff5a 	bl	8002228 <LL_ADC_IsInternalRegulatorEnabled>
 8002374:	4603      	mov	r3, r0
 8002376:	2b00      	cmp	r3, #0
 8002378:	d115      	bne.n	80023a6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4618      	mov	r0, r3
 8002380:	f7ff ff3e 	bl	8002200 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002384:	4b87      	ldr	r3, [pc, #540]	; (80025a4 <HAL_ADC_Init+0x290>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	099b      	lsrs	r3, r3, #6
 800238a:	4a87      	ldr	r2, [pc, #540]	; (80025a8 <HAL_ADC_Init+0x294>)
 800238c:	fba2 2303 	umull	r2, r3, r2, r3
 8002390:	099b      	lsrs	r3, r3, #6
 8002392:	3301      	adds	r3, #1
 8002394:	005b      	lsls	r3, r3, #1
 8002396:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002398:	e002      	b.n	80023a0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	3b01      	subs	r3, #1
 800239e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d1f9      	bne.n	800239a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4618      	mov	r0, r3
 80023ac:	f7ff ff3c 	bl	8002228 <LL_ADC_IsInternalRegulatorEnabled>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d10d      	bne.n	80023d2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023ba:	f043 0210 	orr.w	r2, r3, #16
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023c6:	f043 0201 	orr.w	r2, r3, #1
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4618      	mov	r0, r3
 80023d8:	f7ff ff75 	bl	80022c6 <LL_ADC_REG_IsConversionOngoing>
 80023dc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023e2:	f003 0310 	and.w	r3, r3, #16
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	f040 80cf 	bne.w	800258a <HAL_ADC_Init+0x276>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	f040 80cb 	bne.w	800258a <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023f8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80023fc:	f043 0202 	orr.w	r2, r3, #2
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4618      	mov	r0, r3
 800240a:	f7ff ff35 	bl	8002278 <LL_ADC_IsEnabled>
 800240e:	4603      	mov	r3, r0
 8002410:	2b00      	cmp	r3, #0
 8002412:	d115      	bne.n	8002440 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002414:	4865      	ldr	r0, [pc, #404]	; (80025ac <HAL_ADC_Init+0x298>)
 8002416:	f7ff ff2f 	bl	8002278 <LL_ADC_IsEnabled>
 800241a:	4604      	mov	r4, r0
 800241c:	4864      	ldr	r0, [pc, #400]	; (80025b0 <HAL_ADC_Init+0x29c>)
 800241e:	f7ff ff2b 	bl	8002278 <LL_ADC_IsEnabled>
 8002422:	4603      	mov	r3, r0
 8002424:	431c      	orrs	r4, r3
 8002426:	4863      	ldr	r0, [pc, #396]	; (80025b4 <HAL_ADC_Init+0x2a0>)
 8002428:	f7ff ff26 	bl	8002278 <LL_ADC_IsEnabled>
 800242c:	4603      	mov	r3, r0
 800242e:	4323      	orrs	r3, r4
 8002430:	2b00      	cmp	r3, #0
 8002432:	d105      	bne.n	8002440 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	4619      	mov	r1, r3
 800243a:	485f      	ldr	r0, [pc, #380]	; (80025b8 <HAL_ADC_Init+0x2a4>)
 800243c:	f7ff fd86 	bl	8001f4c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	7e5b      	ldrb	r3, [r3, #25]
 8002444:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800244a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002450:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002456:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800245e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002460:	4313      	orrs	r3, r2
 8002462:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	f893 3020 	ldrb.w	r3, [r3, #32]
 800246a:	2b01      	cmp	r3, #1
 800246c:	d106      	bne.n	800247c <HAL_ADC_Init+0x168>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002472:	3b01      	subs	r3, #1
 8002474:	045b      	lsls	r3, r3, #17
 8002476:	69ba      	ldr	r2, [r7, #24]
 8002478:	4313      	orrs	r3, r2
 800247a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002480:	2b00      	cmp	r3, #0
 8002482:	d009      	beq.n	8002498 <HAL_ADC_Init+0x184>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002488:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002490:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002492:	69ba      	ldr	r2, [r7, #24]
 8002494:	4313      	orrs	r3, r2
 8002496:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	68da      	ldr	r2, [r3, #12]
 800249e:	4b47      	ldr	r3, [pc, #284]	; (80025bc <HAL_ADC_Init+0x2a8>)
 80024a0:	4013      	ands	r3, r2
 80024a2:	687a      	ldr	r2, [r7, #4]
 80024a4:	6812      	ldr	r2, [r2, #0]
 80024a6:	69b9      	ldr	r1, [r7, #24]
 80024a8:	430b      	orrs	r3, r1
 80024aa:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4618      	mov	r0, r3
 80024b2:	f7ff ff08 	bl	80022c6 <LL_ADC_REG_IsConversionOngoing>
 80024b6:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4618      	mov	r0, r3
 80024be:	f7ff ff15 	bl	80022ec <LL_ADC_INJ_IsConversionOngoing>
 80024c2:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d13d      	bne.n	8002546 <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d13a      	bne.n	8002546 <HAL_ADC_Init+0x232>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80024d4:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80024dc:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80024de:	4313      	orrs	r3, r2
 80024e0:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	68db      	ldr	r3, [r3, #12]
 80024e8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80024ec:	f023 0302 	bic.w	r3, r3, #2
 80024f0:	687a      	ldr	r2, [r7, #4]
 80024f2:	6812      	ldr	r2, [r2, #0]
 80024f4:	69b9      	ldr	r1, [r7, #24]
 80024f6:	430b      	orrs	r3, r1
 80024f8:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002500:	2b01      	cmp	r3, #1
 8002502:	d118      	bne.n	8002536 <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	691b      	ldr	r3, [r3, #16]
 800250a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800250e:	f023 0304 	bic.w	r3, r3, #4
 8002512:	687a      	ldr	r2, [r7, #4]
 8002514:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002516:	687a      	ldr	r2, [r7, #4]
 8002518:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800251a:	4311      	orrs	r1, r2
 800251c:	687a      	ldr	r2, [r7, #4]
 800251e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002520:	4311      	orrs	r1, r2
 8002522:	687a      	ldr	r2, [r7, #4]
 8002524:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002526:	430a      	orrs	r2, r1
 8002528:	431a      	orrs	r2, r3
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f042 0201 	orr.w	r2, r2, #1
 8002532:	611a      	str	r2, [r3, #16]
 8002534:	e007      	b.n	8002546 <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	691a      	ldr	r2, [r3, #16]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f022 0201 	bic.w	r2, r2, #1
 8002544:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	691b      	ldr	r3, [r3, #16]
 800254a:	2b01      	cmp	r3, #1
 800254c:	d10c      	bne.n	8002568 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002554:	f023 010f 	bic.w	r1, r3, #15
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	69db      	ldr	r3, [r3, #28]
 800255c:	1e5a      	subs	r2, r3, #1
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	430a      	orrs	r2, r1
 8002564:	631a      	str	r2, [r3, #48]	; 0x30
 8002566:	e007      	b.n	8002578 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f022 020f 	bic.w	r2, r2, #15
 8002576:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800257c:	f023 0303 	bic.w	r3, r3, #3
 8002580:	f043 0201 	orr.w	r2, r3, #1
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	655a      	str	r2, [r3, #84]	; 0x54
 8002588:	e007      	b.n	800259a <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800258e:	f043 0210 	orr.w	r2, r3, #16
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800259a:	7ffb      	ldrb	r3, [r7, #31]
}
 800259c:	4618      	mov	r0, r3
 800259e:	3724      	adds	r7, #36	; 0x24
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd90      	pop	{r4, r7, pc}
 80025a4:	20000080 	.word	0x20000080
 80025a8:	053e2d63 	.word	0x053e2d63
 80025ac:	50040000 	.word	0x50040000
 80025b0:	50040100 	.word	0x50040100
 80025b4:	50040200 	.word	0x50040200
 80025b8:	50040300 	.word	0x50040300
 80025bc:	fff0c007 	.word	0xfff0c007

080025c0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b086      	sub	sp, #24
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80025c8:	4857      	ldr	r0, [pc, #348]	; (8002728 <HAL_ADC_Start+0x168>)
 80025ca:	f7ff fdd7 	bl	800217c <LL_ADC_GetMultimode>
 80025ce:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4618      	mov	r0, r3
 80025d6:	f7ff fe76 	bl	80022c6 <LL_ADC_REG_IsConversionOngoing>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	f040 809c 	bne.w	800271a <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d101      	bne.n	80025f0 <HAL_ADC_Start+0x30>
 80025ec:	2302      	movs	r3, #2
 80025ee:	e097      	b.n	8002720 <HAL_ADC_Start+0x160>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2201      	movs	r2, #1
 80025f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80025f8:	6878      	ldr	r0, [r7, #4]
 80025fa:	f000 fd71 	bl	80030e0 <ADC_Enable>
 80025fe:	4603      	mov	r3, r0
 8002600:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002602:	7dfb      	ldrb	r3, [r7, #23]
 8002604:	2b00      	cmp	r3, #0
 8002606:	f040 8083 	bne.w	8002710 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800260e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002612:	f023 0301 	bic.w	r3, r3, #1
 8002616:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a42      	ldr	r2, [pc, #264]	; (800272c <HAL_ADC_Start+0x16c>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d002      	beq.n	800262e <HAL_ADC_Start+0x6e>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	e000      	b.n	8002630 <HAL_ADC_Start+0x70>
 800262e:	4b40      	ldr	r3, [pc, #256]	; (8002730 <HAL_ADC_Start+0x170>)
 8002630:	687a      	ldr	r2, [r7, #4]
 8002632:	6812      	ldr	r2, [r2, #0]
 8002634:	4293      	cmp	r3, r2
 8002636:	d002      	beq.n	800263e <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002638:	693b      	ldr	r3, [r7, #16]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d105      	bne.n	800264a <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002642:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800264e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002652:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002656:	d106      	bne.n	8002666 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800265c:	f023 0206 	bic.w	r2, r3, #6
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	659a      	str	r2, [r3, #88]	; 0x58
 8002664:	e002      	b.n	800266c <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	221c      	movs	r2, #28
 8002672:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2200      	movs	r2, #0
 8002678:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a2a      	ldr	r2, [pc, #168]	; (800272c <HAL_ADC_Start+0x16c>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d002      	beq.n	800268c <HAL_ADC_Start+0xcc>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	e000      	b.n	800268e <HAL_ADC_Start+0xce>
 800268c:	4b28      	ldr	r3, [pc, #160]	; (8002730 <HAL_ADC_Start+0x170>)
 800268e:	687a      	ldr	r2, [r7, #4]
 8002690:	6812      	ldr	r2, [r2, #0]
 8002692:	4293      	cmp	r3, r2
 8002694:	d008      	beq.n	80026a8 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d005      	beq.n	80026a8 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	2b05      	cmp	r3, #5
 80026a0:	d002      	beq.n	80026a8 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80026a2:	693b      	ldr	r3, [r7, #16]
 80026a4:	2b09      	cmp	r3, #9
 80026a6:	d114      	bne.n	80026d2 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	68db      	ldr	r3, [r3, #12]
 80026ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d007      	beq.n	80026c6 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026ba:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80026be:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4618      	mov	r0, r3
 80026cc:	f7ff fde7 	bl	800229e <LL_ADC_REG_StartConversion>
 80026d0:	e025      	b.n	800271e <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026d6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a12      	ldr	r2, [pc, #72]	; (800272c <HAL_ADC_Start+0x16c>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d002      	beq.n	80026ee <HAL_ADC_Start+0x12e>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	e000      	b.n	80026f0 <HAL_ADC_Start+0x130>
 80026ee:	4b10      	ldr	r3, [pc, #64]	; (8002730 <HAL_ADC_Start+0x170>)
 80026f0:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	68db      	ldr	r3, [r3, #12]
 80026f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d00f      	beq.n	800271e <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002702:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002706:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	655a      	str	r2, [r3, #84]	; 0x54
 800270e:	e006      	b.n	800271e <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2200      	movs	r2, #0
 8002714:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8002718:	e001      	b.n	800271e <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800271a:	2302      	movs	r3, #2
 800271c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800271e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002720:	4618      	mov	r0, r3
 8002722:	3718      	adds	r7, #24
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}
 8002728:	50040300 	.word	0x50040300
 800272c:	50040100 	.word	0x50040100
 8002730:	50040000 	.word	0x50040000

08002734 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b088      	sub	sp, #32
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
 800273c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800273e:	4866      	ldr	r0, [pc, #408]	; (80028d8 <HAL_ADC_PollForConversion+0x1a4>)
 8002740:	f7ff fd1c 	bl	800217c <LL_ADC_GetMultimode>
 8002744:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	695b      	ldr	r3, [r3, #20]
 800274a:	2b08      	cmp	r3, #8
 800274c:	d102      	bne.n	8002754 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800274e:	2308      	movs	r3, #8
 8002750:	61fb      	str	r3, [r7, #28]
 8002752:	e02a      	b.n	80027aa <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d005      	beq.n	8002766 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	2b05      	cmp	r3, #5
 800275e:	d002      	beq.n	8002766 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	2b09      	cmp	r3, #9
 8002764:	d111      	bne.n	800278a <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	f003 0301 	and.w	r3, r3, #1
 8002770:	2b00      	cmp	r3, #0
 8002772:	d007      	beq.n	8002784 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002778:	f043 0220 	orr.w	r2, r3, #32
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e0a4      	b.n	80028ce <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002784:	2304      	movs	r3, #4
 8002786:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002788:	e00f      	b.n	80027aa <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800278a:	4853      	ldr	r0, [pc, #332]	; (80028d8 <HAL_ADC_PollForConversion+0x1a4>)
 800278c:	f7ff fd04 	bl	8002198 <LL_ADC_GetMultiDMATransfer>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d007      	beq.n	80027a6 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800279a:	f043 0220 	orr.w	r2, r3, #32
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e093      	b.n	80028ce <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80027a6:	2304      	movs	r3, #4
 80027a8:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80027aa:	f7ff fb9f 	bl	8001eec <HAL_GetTick>
 80027ae:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80027b0:	e021      	b.n	80027f6 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027b8:	d01d      	beq.n	80027f6 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80027ba:	f7ff fb97 	bl	8001eec <HAL_GetTick>
 80027be:	4602      	mov	r2, r0
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	1ad3      	subs	r3, r2, r3
 80027c4:	683a      	ldr	r2, [r7, #0]
 80027c6:	429a      	cmp	r2, r3
 80027c8:	d302      	bcc.n	80027d0 <HAL_ADC_PollForConversion+0x9c>
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d112      	bne.n	80027f6 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	4013      	ands	r3, r2
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d10b      	bne.n	80027f6 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027e2:	f043 0204 	orr.w	r2, r3, #4
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2200      	movs	r2, #0
 80027ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 80027f2:	2303      	movs	r3, #3
 80027f4:	e06b      	b.n	80028ce <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	69fb      	ldr	r3, [r7, #28]
 80027fe:	4013      	ands	r3, r2
 8002800:	2b00      	cmp	r3, #0
 8002802:	d0d6      	beq.n	80027b2 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002808:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4618      	mov	r0, r3
 8002816:	f7ff fc22 	bl	800205e <LL_ADC_REG_IsTriggerSourceSWStart>
 800281a:	4603      	mov	r3, r0
 800281c:	2b00      	cmp	r3, #0
 800281e:	d01c      	beq.n	800285a <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	7e5b      	ldrb	r3, [r3, #25]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d118      	bne.n	800285a <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 0308 	and.w	r3, r3, #8
 8002832:	2b08      	cmp	r3, #8
 8002834:	d111      	bne.n	800285a <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800283a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002846:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800284a:	2b00      	cmp	r3, #0
 800284c:	d105      	bne.n	800285a <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002852:	f043 0201 	orr.w	r2, r3, #1
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a1f      	ldr	r2, [pc, #124]	; (80028dc <HAL_ADC_PollForConversion+0x1a8>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d002      	beq.n	800286a <HAL_ADC_PollForConversion+0x136>
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	e000      	b.n	800286c <HAL_ADC_PollForConversion+0x138>
 800286a:	4b1d      	ldr	r3, [pc, #116]	; (80028e0 <HAL_ADC_PollForConversion+0x1ac>)
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	6812      	ldr	r2, [r2, #0]
 8002870:	4293      	cmp	r3, r2
 8002872:	d008      	beq.n	8002886 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d005      	beq.n	8002886 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	2b05      	cmp	r3, #5
 800287e:	d002      	beq.n	8002886 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	2b09      	cmp	r3, #9
 8002884:	d104      	bne.n	8002890 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	68db      	ldr	r3, [r3, #12]
 800288c:	61bb      	str	r3, [r7, #24]
 800288e:	e00c      	b.n	80028aa <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a11      	ldr	r2, [pc, #68]	; (80028dc <HAL_ADC_PollForConversion+0x1a8>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d002      	beq.n	80028a0 <HAL_ADC_PollForConversion+0x16c>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	e000      	b.n	80028a2 <HAL_ADC_PollForConversion+0x16e>
 80028a0:	4b0f      	ldr	r3, [pc, #60]	; (80028e0 <HAL_ADC_PollForConversion+0x1ac>)
 80028a2:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	68db      	ldr	r3, [r3, #12]
 80028a8:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80028aa:	69fb      	ldr	r3, [r7, #28]
 80028ac:	2b08      	cmp	r3, #8
 80028ae:	d104      	bne.n	80028ba <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	2208      	movs	r2, #8
 80028b6:	601a      	str	r2, [r3, #0]
 80028b8:	e008      	b.n	80028cc <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80028ba:	69bb      	ldr	r3, [r7, #24]
 80028bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d103      	bne.n	80028cc <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	220c      	movs	r2, #12
 80028ca:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80028cc:	2300      	movs	r3, #0
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3720      	adds	r7, #32
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	50040300 	.word	0x50040300
 80028dc:	50040100 	.word	0x50040100
 80028e0:	50040000 	.word	0x50040000

080028e4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	370c      	adds	r7, #12
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr
	...

08002900 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b0b6      	sub	sp, #216	; 0xd8
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800290a:	2300      	movs	r3, #0
 800290c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002910:	2300      	movs	r3, #0
 8002912:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800291a:	2b01      	cmp	r3, #1
 800291c:	d101      	bne.n	8002922 <HAL_ADC_ConfigChannel+0x22>
 800291e:	2302      	movs	r3, #2
 8002920:	e3c7      	b.n	80030b2 <HAL_ADC_ConfigChannel+0x7b2>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2201      	movs	r2, #1
 8002926:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4618      	mov	r0, r3
 8002930:	f7ff fcc9 	bl	80022c6 <LL_ADC_REG_IsConversionOngoing>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	f040 83a8 	bne.w	800308c <HAL_ADC_ConfigChannel+0x78c>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	2b05      	cmp	r3, #5
 8002942:	d824      	bhi.n	800298e <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	3b02      	subs	r3, #2
 800294a:	2b03      	cmp	r3, #3
 800294c:	d81b      	bhi.n	8002986 <HAL_ADC_ConfigChannel+0x86>
 800294e:	a201      	add	r2, pc, #4	; (adr r2, 8002954 <HAL_ADC_ConfigChannel+0x54>)
 8002950:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002954:	08002965 	.word	0x08002965
 8002958:	0800296d 	.word	0x0800296d
 800295c:	08002975 	.word	0x08002975
 8002960:	0800297d 	.word	0x0800297d
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	220c      	movs	r2, #12
 8002968:	605a      	str	r2, [r3, #4]
          break;
 800296a:	e011      	b.n	8002990 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	2212      	movs	r2, #18
 8002970:	605a      	str	r2, [r3, #4]
          break;
 8002972:	e00d      	b.n	8002990 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	2218      	movs	r2, #24
 8002978:	605a      	str	r2, [r3, #4]
          break;
 800297a:	e009      	b.n	8002990 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002982:	605a      	str	r2, [r3, #4]
          break;
 8002984:	e004      	b.n	8002990 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	2206      	movs	r2, #6
 800298a:	605a      	str	r2, [r3, #4]
          break;
 800298c:	e000      	b.n	8002990 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 800298e:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6818      	ldr	r0, [r3, #0]
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	6859      	ldr	r1, [r3, #4]
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	461a      	mov	r2, r3
 800299e:	f7ff fb71 	bl	8002084 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4618      	mov	r0, r3
 80029a8:	f7ff fc8d 	bl	80022c6 <LL_ADC_REG_IsConversionOngoing>
 80029ac:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4618      	mov	r0, r3
 80029b6:	f7ff fc99 	bl	80022ec <LL_ADC_INJ_IsConversionOngoing>
 80029ba:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80029be:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	f040 81a6 	bne.w	8002d14 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80029c8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	f040 81a1 	bne.w	8002d14 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6818      	ldr	r0, [r3, #0]
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	6819      	ldr	r1, [r3, #0]
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	461a      	mov	r2, r3
 80029e0:	f7ff fb7c 	bl	80020dc <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	695a      	ldr	r2, [r3, #20]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	68db      	ldr	r3, [r3, #12]
 80029ee:	08db      	lsrs	r3, r3, #3
 80029f0:	f003 0303 	and.w	r3, r3, #3
 80029f4:	005b      	lsls	r3, r3, #1
 80029f6:	fa02 f303 	lsl.w	r3, r2, r3
 80029fa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	691b      	ldr	r3, [r3, #16]
 8002a02:	2b04      	cmp	r3, #4
 8002a04:	d00a      	beq.n	8002a1c <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6818      	ldr	r0, [r3, #0]
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	6919      	ldr	r1, [r3, #16]
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002a16:	f7ff facd 	bl	8001fb4 <LL_ADC_SetOffset>
 8002a1a:	e17b      	b.n	8002d14 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	2100      	movs	r1, #0
 8002a22:	4618      	mov	r0, r3
 8002a24:	f7ff faea 	bl	8001ffc <LL_ADC_GetOffsetChannel>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d10a      	bne.n	8002a48 <HAL_ADC_ConfigChannel+0x148>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	2100      	movs	r1, #0
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f7ff fadf 	bl	8001ffc <LL_ADC_GetOffsetChannel>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	0e9b      	lsrs	r3, r3, #26
 8002a42:	f003 021f 	and.w	r2, r3, #31
 8002a46:	e01e      	b.n	8002a86 <HAL_ADC_ConfigChannel+0x186>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	2100      	movs	r1, #0
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f7ff fad4 	bl	8001ffc <LL_ADC_GetOffsetChannel>
 8002a54:	4603      	mov	r3, r0
 8002a56:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a5a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002a5e:	fa93 f3a3 	rbit	r3, r3
 8002a62:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002a66:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002a6a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002a6e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d101      	bne.n	8002a7a <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8002a76:	2320      	movs	r3, #32
 8002a78:	e004      	b.n	8002a84 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8002a7a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002a7e:	fab3 f383 	clz	r3, r3
 8002a82:	b2db      	uxtb	r3, r3
 8002a84:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d105      	bne.n	8002a9e <HAL_ADC_ConfigChannel+0x19e>
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	0e9b      	lsrs	r3, r3, #26
 8002a98:	f003 031f 	and.w	r3, r3, #31
 8002a9c:	e018      	b.n	8002ad0 <HAL_ADC_ConfigChannel+0x1d0>
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aa6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002aaa:	fa93 f3a3 	rbit	r3, r3
 8002aae:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8002ab2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002ab6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002aba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d101      	bne.n	8002ac6 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8002ac2:	2320      	movs	r3, #32
 8002ac4:	e004      	b.n	8002ad0 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8002ac6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002aca:	fab3 f383 	clz	r3, r3
 8002ace:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d106      	bne.n	8002ae2 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	2100      	movs	r1, #0
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7ff faa3 	bl	8002028 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	2101      	movs	r1, #1
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f7ff fa87 	bl	8001ffc <LL_ADC_GetOffsetChannel>
 8002aee:	4603      	mov	r3, r0
 8002af0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d10a      	bne.n	8002b0e <HAL_ADC_ConfigChannel+0x20e>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	2101      	movs	r1, #1
 8002afe:	4618      	mov	r0, r3
 8002b00:	f7ff fa7c 	bl	8001ffc <LL_ADC_GetOffsetChannel>
 8002b04:	4603      	mov	r3, r0
 8002b06:	0e9b      	lsrs	r3, r3, #26
 8002b08:	f003 021f 	and.w	r2, r3, #31
 8002b0c:	e01e      	b.n	8002b4c <HAL_ADC_ConfigChannel+0x24c>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	2101      	movs	r1, #1
 8002b14:	4618      	mov	r0, r3
 8002b16:	f7ff fa71 	bl	8001ffc <LL_ADC_GetOffsetChannel>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b20:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002b24:	fa93 f3a3 	rbit	r3, r3
 8002b28:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002b2c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002b30:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002b34:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d101      	bne.n	8002b40 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8002b3c:	2320      	movs	r3, #32
 8002b3e:	e004      	b.n	8002b4a <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8002b40:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002b44:	fab3 f383 	clz	r3, r3
 8002b48:	b2db      	uxtb	r3, r3
 8002b4a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d105      	bne.n	8002b64 <HAL_ADC_ConfigChannel+0x264>
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	0e9b      	lsrs	r3, r3, #26
 8002b5e:	f003 031f 	and.w	r3, r3, #31
 8002b62:	e018      	b.n	8002b96 <HAL_ADC_ConfigChannel+0x296>
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b6c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002b70:	fa93 f3a3 	rbit	r3, r3
 8002b74:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002b78:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002b7c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002b80:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d101      	bne.n	8002b8c <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8002b88:	2320      	movs	r3, #32
 8002b8a:	e004      	b.n	8002b96 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8002b8c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002b90:	fab3 f383 	clz	r3, r3
 8002b94:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002b96:	429a      	cmp	r2, r3
 8002b98:	d106      	bne.n	8002ba8 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	2101      	movs	r1, #1
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f7ff fa40 	bl	8002028 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	2102      	movs	r1, #2
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f7ff fa24 	bl	8001ffc <LL_ADC_GetOffsetChannel>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d10a      	bne.n	8002bd4 <HAL_ADC_ConfigChannel+0x2d4>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	2102      	movs	r1, #2
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f7ff fa19 	bl	8001ffc <LL_ADC_GetOffsetChannel>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	0e9b      	lsrs	r3, r3, #26
 8002bce:	f003 021f 	and.w	r2, r3, #31
 8002bd2:	e01e      	b.n	8002c12 <HAL_ADC_ConfigChannel+0x312>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	2102      	movs	r1, #2
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f7ff fa0e 	bl	8001ffc <LL_ADC_GetOffsetChannel>
 8002be0:	4603      	mov	r3, r0
 8002be2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002be6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002bea:	fa93 f3a3 	rbit	r3, r3
 8002bee:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002bf2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002bf6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002bfa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d101      	bne.n	8002c06 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8002c02:	2320      	movs	r3, #32
 8002c04:	e004      	b.n	8002c10 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8002c06:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002c0a:	fab3 f383 	clz	r3, r3
 8002c0e:	b2db      	uxtb	r3, r3
 8002c10:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d105      	bne.n	8002c2a <HAL_ADC_ConfigChannel+0x32a>
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	0e9b      	lsrs	r3, r3, #26
 8002c24:	f003 031f 	and.w	r3, r3, #31
 8002c28:	e016      	b.n	8002c58 <HAL_ADC_ConfigChannel+0x358>
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c32:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002c36:	fa93 f3a3 	rbit	r3, r3
 8002c3a:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002c3c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002c3e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002c42:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d101      	bne.n	8002c4e <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8002c4a:	2320      	movs	r3, #32
 8002c4c:	e004      	b.n	8002c58 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8002c4e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002c52:	fab3 f383 	clz	r3, r3
 8002c56:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d106      	bne.n	8002c6a <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	2200      	movs	r2, #0
 8002c62:	2102      	movs	r1, #2
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7ff f9df 	bl	8002028 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	2103      	movs	r1, #3
 8002c70:	4618      	mov	r0, r3
 8002c72:	f7ff f9c3 	bl	8001ffc <LL_ADC_GetOffsetChannel>
 8002c76:	4603      	mov	r3, r0
 8002c78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d10a      	bne.n	8002c96 <HAL_ADC_ConfigChannel+0x396>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	2103      	movs	r1, #3
 8002c86:	4618      	mov	r0, r3
 8002c88:	f7ff f9b8 	bl	8001ffc <LL_ADC_GetOffsetChannel>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	0e9b      	lsrs	r3, r3, #26
 8002c90:	f003 021f 	and.w	r2, r3, #31
 8002c94:	e017      	b.n	8002cc6 <HAL_ADC_ConfigChannel+0x3c6>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	2103      	movs	r1, #3
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f7ff f9ad 	bl	8001ffc <LL_ADC_GetOffsetChannel>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ca6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002ca8:	fa93 f3a3 	rbit	r3, r3
 8002cac:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002cae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002cb0:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002cb2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d101      	bne.n	8002cbc <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8002cb8:	2320      	movs	r3, #32
 8002cba:	e003      	b.n	8002cc4 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8002cbc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002cbe:	fab3 f383 	clz	r3, r3
 8002cc2:	b2db      	uxtb	r3, r3
 8002cc4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d105      	bne.n	8002cde <HAL_ADC_ConfigChannel+0x3de>
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	0e9b      	lsrs	r3, r3, #26
 8002cd8:	f003 031f 	and.w	r3, r3, #31
 8002cdc:	e011      	b.n	8002d02 <HAL_ADC_ConfigChannel+0x402>
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ce4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002ce6:	fa93 f3a3 	rbit	r3, r3
 8002cea:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002cec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002cee:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002cf0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d101      	bne.n	8002cfa <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8002cf6:	2320      	movs	r3, #32
 8002cf8:	e003      	b.n	8002d02 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8002cfa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002cfc:	fab3 f383 	clz	r3, r3
 8002d00:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002d02:	429a      	cmp	r2, r3
 8002d04:	d106      	bne.n	8002d14 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	2103      	movs	r1, #3
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f7ff f98a 	bl	8002028 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f7ff faad 	bl	8002278 <LL_ADC_IsEnabled>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	f040 813f 	bne.w	8002fa4 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6818      	ldr	r0, [r3, #0]
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	6819      	ldr	r1, [r3, #0]
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	461a      	mov	r2, r3
 8002d34:	f7ff f9fe 	bl	8002134 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	68db      	ldr	r3, [r3, #12]
 8002d3c:	4a8e      	ldr	r2, [pc, #568]	; (8002f78 <HAL_ADC_ConfigChannel+0x678>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	f040 8130 	bne.w	8002fa4 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d10b      	bne.n	8002d6c <HAL_ADC_ConfigChannel+0x46c>
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	0e9b      	lsrs	r3, r3, #26
 8002d5a:	3301      	adds	r3, #1
 8002d5c:	f003 031f 	and.w	r3, r3, #31
 8002d60:	2b09      	cmp	r3, #9
 8002d62:	bf94      	ite	ls
 8002d64:	2301      	movls	r3, #1
 8002d66:	2300      	movhi	r3, #0
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	e019      	b.n	8002da0 <HAL_ADC_ConfigChannel+0x4a0>
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d72:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002d74:	fa93 f3a3 	rbit	r3, r3
 8002d78:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002d7a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002d7c:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002d7e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d101      	bne.n	8002d88 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8002d84:	2320      	movs	r3, #32
 8002d86:	e003      	b.n	8002d90 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8002d88:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002d8a:	fab3 f383 	clz	r3, r3
 8002d8e:	b2db      	uxtb	r3, r3
 8002d90:	3301      	adds	r3, #1
 8002d92:	f003 031f 	and.w	r3, r3, #31
 8002d96:	2b09      	cmp	r3, #9
 8002d98:	bf94      	ite	ls
 8002d9a:	2301      	movls	r3, #1
 8002d9c:	2300      	movhi	r3, #0
 8002d9e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d079      	beq.n	8002e98 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d107      	bne.n	8002dc0 <HAL_ADC_ConfigChannel+0x4c0>
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	0e9b      	lsrs	r3, r3, #26
 8002db6:	3301      	adds	r3, #1
 8002db8:	069b      	lsls	r3, r3, #26
 8002dba:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002dbe:	e015      	b.n	8002dec <HAL_ADC_ConfigChannel+0x4ec>
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dc6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002dc8:	fa93 f3a3 	rbit	r3, r3
 8002dcc:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002dce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002dd0:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002dd2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d101      	bne.n	8002ddc <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8002dd8:	2320      	movs	r3, #32
 8002dda:	e003      	b.n	8002de4 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8002ddc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002dde:	fab3 f383 	clz	r3, r3
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	3301      	adds	r3, #1
 8002de6:	069b      	lsls	r3, r3, #26
 8002de8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d109      	bne.n	8002e0c <HAL_ADC_ConfigChannel+0x50c>
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	0e9b      	lsrs	r3, r3, #26
 8002dfe:	3301      	adds	r3, #1
 8002e00:	f003 031f 	and.w	r3, r3, #31
 8002e04:	2101      	movs	r1, #1
 8002e06:	fa01 f303 	lsl.w	r3, r1, r3
 8002e0a:	e017      	b.n	8002e3c <HAL_ADC_ConfigChannel+0x53c>
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e12:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002e14:	fa93 f3a3 	rbit	r3, r3
 8002e18:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002e1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e1c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002e1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d101      	bne.n	8002e28 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8002e24:	2320      	movs	r3, #32
 8002e26:	e003      	b.n	8002e30 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8002e28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e2a:	fab3 f383 	clz	r3, r3
 8002e2e:	b2db      	uxtb	r3, r3
 8002e30:	3301      	adds	r3, #1
 8002e32:	f003 031f 	and.w	r3, r3, #31
 8002e36:	2101      	movs	r1, #1
 8002e38:	fa01 f303 	lsl.w	r3, r1, r3
 8002e3c:	ea42 0103 	orr.w	r1, r2, r3
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d10a      	bne.n	8002e62 <HAL_ADC_ConfigChannel+0x562>
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	0e9b      	lsrs	r3, r3, #26
 8002e52:	3301      	adds	r3, #1
 8002e54:	f003 021f 	and.w	r2, r3, #31
 8002e58:	4613      	mov	r3, r2
 8002e5a:	005b      	lsls	r3, r3, #1
 8002e5c:	4413      	add	r3, r2
 8002e5e:	051b      	lsls	r3, r3, #20
 8002e60:	e018      	b.n	8002e94 <HAL_ADC_ConfigChannel+0x594>
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e6a:	fa93 f3a3 	rbit	r3, r3
 8002e6e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002e70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e72:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002e74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d101      	bne.n	8002e7e <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8002e7a:	2320      	movs	r3, #32
 8002e7c:	e003      	b.n	8002e86 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8002e7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e80:	fab3 f383 	clz	r3, r3
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	3301      	adds	r3, #1
 8002e88:	f003 021f 	and.w	r2, r3, #31
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	005b      	lsls	r3, r3, #1
 8002e90:	4413      	add	r3, r2
 8002e92:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e94:	430b      	orrs	r3, r1
 8002e96:	e080      	b.n	8002f9a <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d107      	bne.n	8002eb4 <HAL_ADC_ConfigChannel+0x5b4>
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	0e9b      	lsrs	r3, r3, #26
 8002eaa:	3301      	adds	r3, #1
 8002eac:	069b      	lsls	r3, r3, #26
 8002eae:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002eb2:	e015      	b.n	8002ee0 <HAL_ADC_ConfigChannel+0x5e0>
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ebc:	fa93 f3a3 	rbit	r3, r3
 8002ec0:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002ec2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ec4:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002ec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d101      	bne.n	8002ed0 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8002ecc:	2320      	movs	r3, #32
 8002ece:	e003      	b.n	8002ed8 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8002ed0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ed2:	fab3 f383 	clz	r3, r3
 8002ed6:	b2db      	uxtb	r3, r3
 8002ed8:	3301      	adds	r3, #1
 8002eda:	069b      	lsls	r3, r3, #26
 8002edc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d109      	bne.n	8002f00 <HAL_ADC_ConfigChannel+0x600>
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	0e9b      	lsrs	r3, r3, #26
 8002ef2:	3301      	adds	r3, #1
 8002ef4:	f003 031f 	and.w	r3, r3, #31
 8002ef8:	2101      	movs	r1, #1
 8002efa:	fa01 f303 	lsl.w	r3, r1, r3
 8002efe:	e017      	b.n	8002f30 <HAL_ADC_ConfigChannel+0x630>
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f06:	6a3b      	ldr	r3, [r7, #32]
 8002f08:	fa93 f3a3 	rbit	r3, r3
 8002f0c:	61fb      	str	r3, [r7, #28]
  return result;
 8002f0e:	69fb      	ldr	r3, [r7, #28]
 8002f10:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d101      	bne.n	8002f1c <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8002f18:	2320      	movs	r3, #32
 8002f1a:	e003      	b.n	8002f24 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8002f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f1e:	fab3 f383 	clz	r3, r3
 8002f22:	b2db      	uxtb	r3, r3
 8002f24:	3301      	adds	r3, #1
 8002f26:	f003 031f 	and.w	r3, r3, #31
 8002f2a:	2101      	movs	r1, #1
 8002f2c:	fa01 f303 	lsl.w	r3, r1, r3
 8002f30:	ea42 0103 	orr.w	r1, r2, r3
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d10d      	bne.n	8002f5c <HAL_ADC_ConfigChannel+0x65c>
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	0e9b      	lsrs	r3, r3, #26
 8002f46:	3301      	adds	r3, #1
 8002f48:	f003 021f 	and.w	r2, r3, #31
 8002f4c:	4613      	mov	r3, r2
 8002f4e:	005b      	lsls	r3, r3, #1
 8002f50:	4413      	add	r3, r2
 8002f52:	3b1e      	subs	r3, #30
 8002f54:	051b      	lsls	r3, r3, #20
 8002f56:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002f5a:	e01d      	b.n	8002f98 <HAL_ADC_ConfigChannel+0x698>
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	fa93 f3a3 	rbit	r3, r3
 8002f68:	613b      	str	r3, [r7, #16]
  return result;
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002f6e:	69bb      	ldr	r3, [r7, #24]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d103      	bne.n	8002f7c <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8002f74:	2320      	movs	r3, #32
 8002f76:	e005      	b.n	8002f84 <HAL_ADC_ConfigChannel+0x684>
 8002f78:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002f7c:	69bb      	ldr	r3, [r7, #24]
 8002f7e:	fab3 f383 	clz	r3, r3
 8002f82:	b2db      	uxtb	r3, r3
 8002f84:	3301      	adds	r3, #1
 8002f86:	f003 021f 	and.w	r2, r3, #31
 8002f8a:	4613      	mov	r3, r2
 8002f8c:	005b      	lsls	r3, r3, #1
 8002f8e:	4413      	add	r3, r2
 8002f90:	3b1e      	subs	r3, #30
 8002f92:	051b      	lsls	r3, r3, #20
 8002f94:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f98:	430b      	orrs	r3, r1
 8002f9a:	683a      	ldr	r2, [r7, #0]
 8002f9c:	6892      	ldr	r2, [r2, #8]
 8002f9e:	4619      	mov	r1, r3
 8002fa0:	f7ff f89c 	bl	80020dc <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	4b44      	ldr	r3, [pc, #272]	; (80030bc <HAL_ADC_ConfigChannel+0x7bc>)
 8002faa:	4013      	ands	r3, r2
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d07a      	beq.n	80030a6 <HAL_ADC_ConfigChannel+0x7a6>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002fb0:	4843      	ldr	r0, [pc, #268]	; (80030c0 <HAL_ADC_ConfigChannel+0x7c0>)
 8002fb2:	f7fe fff1 	bl	8001f98 <LL_ADC_GetCommonPathInternalCh>
 8002fb6:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a41      	ldr	r2, [pc, #260]	; (80030c4 <HAL_ADC_ConfigChannel+0x7c4>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d12c      	bne.n	800301e <HAL_ADC_ConfigChannel+0x71e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002fc4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002fc8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d126      	bne.n	800301e <HAL_ADC_ConfigChannel+0x71e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a3c      	ldr	r2, [pc, #240]	; (80030c8 <HAL_ADC_ConfigChannel+0x7c8>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d004      	beq.n	8002fe4 <HAL_ADC_ConfigChannel+0x6e4>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a3b      	ldr	r2, [pc, #236]	; (80030cc <HAL_ADC_ConfigChannel+0x7cc>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d15d      	bne.n	80030a0 <HAL_ADC_ConfigChannel+0x7a0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002fe4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002fe8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002fec:	4619      	mov	r1, r3
 8002fee:	4834      	ldr	r0, [pc, #208]	; (80030c0 <HAL_ADC_ConfigChannel+0x7c0>)
 8002ff0:	f7fe ffbf 	bl	8001f72 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ff4:	4b36      	ldr	r3, [pc, #216]	; (80030d0 <HAL_ADC_ConfigChannel+0x7d0>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	099b      	lsrs	r3, r3, #6
 8002ffa:	4a36      	ldr	r2, [pc, #216]	; (80030d4 <HAL_ADC_ConfigChannel+0x7d4>)
 8002ffc:	fba2 2303 	umull	r2, r3, r2, r3
 8003000:	099b      	lsrs	r3, r3, #6
 8003002:	1c5a      	adds	r2, r3, #1
 8003004:	4613      	mov	r3, r2
 8003006:	005b      	lsls	r3, r3, #1
 8003008:	4413      	add	r3, r2
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800300e:	e002      	b.n	8003016 <HAL_ADC_ConfigChannel+0x716>
          {
            wait_loop_index--;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	3b01      	subs	r3, #1
 8003014:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d1f9      	bne.n	8003010 <HAL_ADC_ConfigChannel+0x710>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800301c:	e040      	b.n	80030a0 <HAL_ADC_ConfigChannel+0x7a0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a2d      	ldr	r2, [pc, #180]	; (80030d8 <HAL_ADC_ConfigChannel+0x7d8>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d118      	bne.n	800305a <HAL_ADC_ConfigChannel+0x75a>
 8003028:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800302c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003030:	2b00      	cmp	r3, #0
 8003032:	d112      	bne.n	800305a <HAL_ADC_ConfigChannel+0x75a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a23      	ldr	r2, [pc, #140]	; (80030c8 <HAL_ADC_ConfigChannel+0x7c8>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d004      	beq.n	8003048 <HAL_ADC_ConfigChannel+0x748>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a22      	ldr	r2, [pc, #136]	; (80030cc <HAL_ADC_ConfigChannel+0x7cc>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d12d      	bne.n	80030a4 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003048:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800304c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003050:	4619      	mov	r1, r3
 8003052:	481b      	ldr	r0, [pc, #108]	; (80030c0 <HAL_ADC_ConfigChannel+0x7c0>)
 8003054:	f7fe ff8d 	bl	8001f72 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003058:	e024      	b.n	80030a4 <HAL_ADC_ConfigChannel+0x7a4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a1f      	ldr	r2, [pc, #124]	; (80030dc <HAL_ADC_ConfigChannel+0x7dc>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d120      	bne.n	80030a6 <HAL_ADC_ConfigChannel+0x7a6>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003064:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003068:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800306c:	2b00      	cmp	r3, #0
 800306e:	d11a      	bne.n	80030a6 <HAL_ADC_ConfigChannel+0x7a6>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a14      	ldr	r2, [pc, #80]	; (80030c8 <HAL_ADC_ConfigChannel+0x7c8>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d115      	bne.n	80030a6 <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800307a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800307e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003082:	4619      	mov	r1, r3
 8003084:	480e      	ldr	r0, [pc, #56]	; (80030c0 <HAL_ADC_ConfigChannel+0x7c0>)
 8003086:	f7fe ff74 	bl	8001f72 <LL_ADC_SetCommonPathInternalCh>
 800308a:	e00c      	b.n	80030a6 <HAL_ADC_ConfigChannel+0x7a6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003090:	f043 0220 	orr.w	r2, r3, #32
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800309e:	e002      	b.n	80030a6 <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80030a0:	bf00      	nop
 80030a2:	e000      	b.n	80030a6 <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80030a4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2200      	movs	r2, #0
 80030aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80030ae:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	37d8      	adds	r7, #216	; 0xd8
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	80080000 	.word	0x80080000
 80030c0:	50040300 	.word	0x50040300
 80030c4:	c7520000 	.word	0xc7520000
 80030c8:	50040000 	.word	0x50040000
 80030cc:	50040200 	.word	0x50040200
 80030d0:	20000080 	.word	0x20000080
 80030d4:	053e2d63 	.word	0x053e2d63
 80030d8:	cb840000 	.word	0xcb840000
 80030dc:	80000001 	.word	0x80000001

080030e0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b084      	sub	sp, #16
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4618      	mov	r0, r3
 80030ee:	f7ff f8c3 	bl	8002278 <LL_ADC_IsEnabled>
 80030f2:	4603      	mov	r3, r0
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d14d      	bne.n	8003194 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	689a      	ldr	r2, [r3, #8]
 80030fe:	4b28      	ldr	r3, [pc, #160]	; (80031a0 <ADC_Enable+0xc0>)
 8003100:	4013      	ands	r3, r2
 8003102:	2b00      	cmp	r3, #0
 8003104:	d00d      	beq.n	8003122 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800310a:	f043 0210 	orr.w	r2, r3, #16
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003116:	f043 0201 	orr.w	r2, r3, #1
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	e039      	b.n	8003196 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4618      	mov	r0, r3
 8003128:	f7ff f892 	bl	8002250 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800312c:	f7fe fede 	bl	8001eec <HAL_GetTick>
 8003130:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003132:	e028      	b.n	8003186 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4618      	mov	r0, r3
 800313a:	f7ff f89d 	bl	8002278 <LL_ADC_IsEnabled>
 800313e:	4603      	mov	r3, r0
 8003140:	2b00      	cmp	r3, #0
 8003142:	d104      	bne.n	800314e <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4618      	mov	r0, r3
 800314a:	f7ff f881 	bl	8002250 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800314e:	f7fe fecd 	bl	8001eec <HAL_GetTick>
 8003152:	4602      	mov	r2, r0
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	2b02      	cmp	r3, #2
 800315a:	d914      	bls.n	8003186 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 0301 	and.w	r3, r3, #1
 8003166:	2b01      	cmp	r3, #1
 8003168:	d00d      	beq.n	8003186 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800316e:	f043 0210 	orr.w	r2, r3, #16
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800317a:	f043 0201 	orr.w	r2, r3, #1
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	e007      	b.n	8003196 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f003 0301 	and.w	r3, r3, #1
 8003190:	2b01      	cmp	r3, #1
 8003192:	d1cf      	bne.n	8003134 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003194:	2300      	movs	r3, #0
}
 8003196:	4618      	mov	r0, r3
 8003198:	3710      	adds	r7, #16
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	8000003f 	.word	0x8000003f

080031a4 <LL_ADC_IsEnabled>:
{
 80031a4:	b480      	push	{r7}
 80031a6:	b083      	sub	sp, #12
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	f003 0301 	and.w	r3, r3, #1
 80031b4:	2b01      	cmp	r3, #1
 80031b6:	d101      	bne.n	80031bc <LL_ADC_IsEnabled+0x18>
 80031b8:	2301      	movs	r3, #1
 80031ba:	e000      	b.n	80031be <LL_ADC_IsEnabled+0x1a>
 80031bc:	2300      	movs	r3, #0
}
 80031be:	4618      	mov	r0, r3
 80031c0:	370c      	adds	r7, #12
 80031c2:	46bd      	mov	sp, r7
 80031c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c8:	4770      	bx	lr

080031ca <LL_ADC_REG_IsConversionOngoing>:
{
 80031ca:	b480      	push	{r7}
 80031cc:	b083      	sub	sp, #12
 80031ce:	af00      	add	r7, sp, #0
 80031d0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	f003 0304 	and.w	r3, r3, #4
 80031da:	2b04      	cmp	r3, #4
 80031dc:	d101      	bne.n	80031e2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80031de:	2301      	movs	r3, #1
 80031e0:	e000      	b.n	80031e4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80031e2:	2300      	movs	r3, #0
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	370c      	adds	r7, #12
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr

080031f0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80031f0:	b590      	push	{r4, r7, lr}
 80031f2:	b09f      	sub	sp, #124	; 0x7c
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
 80031f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031fa:	2300      	movs	r3, #0
 80031fc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003206:	2b01      	cmp	r3, #1
 8003208:	d101      	bne.n	800320e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800320a:	2302      	movs	r3, #2
 800320c:	e093      	b.n	8003336 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2201      	movs	r2, #1
 8003212:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8003216:	2300      	movs	r3, #0
 8003218:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 800321a:	2300      	movs	r3, #0
 800321c:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a47      	ldr	r2, [pc, #284]	; (8003340 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d102      	bne.n	800322e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003228:	4b46      	ldr	r3, [pc, #280]	; (8003344 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800322a:	60bb      	str	r3, [r7, #8]
 800322c:	e001      	b.n	8003232 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800322e:	2300      	movs	r3, #0
 8003230:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d10b      	bne.n	8003250 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800323c:	f043 0220 	orr.w	r2, r3, #32
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2200      	movs	r2, #0
 8003248:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	e072      	b.n	8003336 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	4618      	mov	r0, r3
 8003254:	f7ff ffb9 	bl	80031ca <LL_ADC_REG_IsConversionOngoing>
 8003258:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4618      	mov	r0, r3
 8003260:	f7ff ffb3 	bl	80031ca <LL_ADC_REG_IsConversionOngoing>
 8003264:	4603      	mov	r3, r0
 8003266:	2b00      	cmp	r3, #0
 8003268:	d154      	bne.n	8003314 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800326a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800326c:	2b00      	cmp	r3, #0
 800326e:	d151      	bne.n	8003314 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003270:	4b35      	ldr	r3, [pc, #212]	; (8003348 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8003272:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d02c      	beq.n	80032d6 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800327c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	6859      	ldr	r1, [r3, #4]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800328e:	035b      	lsls	r3, r3, #13
 8003290:	430b      	orrs	r3, r1
 8003292:	431a      	orrs	r2, r3
 8003294:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003296:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003298:	4829      	ldr	r0, [pc, #164]	; (8003340 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800329a:	f7ff ff83 	bl	80031a4 <LL_ADC_IsEnabled>
 800329e:	4604      	mov	r4, r0
 80032a0:	4828      	ldr	r0, [pc, #160]	; (8003344 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80032a2:	f7ff ff7f 	bl	80031a4 <LL_ADC_IsEnabled>
 80032a6:	4603      	mov	r3, r0
 80032a8:	431c      	orrs	r4, r3
 80032aa:	4828      	ldr	r0, [pc, #160]	; (800334c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80032ac:	f7ff ff7a 	bl	80031a4 <LL_ADC_IsEnabled>
 80032b0:	4603      	mov	r3, r0
 80032b2:	4323      	orrs	r3, r4
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d137      	bne.n	8003328 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80032b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80032c0:	f023 030f 	bic.w	r3, r3, #15
 80032c4:	683a      	ldr	r2, [r7, #0]
 80032c6:	6811      	ldr	r1, [r2, #0]
 80032c8:	683a      	ldr	r2, [r7, #0]
 80032ca:	6892      	ldr	r2, [r2, #8]
 80032cc:	430a      	orrs	r2, r1
 80032ce:	431a      	orrs	r2, r3
 80032d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80032d2:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80032d4:	e028      	b.n	8003328 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80032d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80032de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80032e0:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80032e2:	4817      	ldr	r0, [pc, #92]	; (8003340 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80032e4:	f7ff ff5e 	bl	80031a4 <LL_ADC_IsEnabled>
 80032e8:	4604      	mov	r4, r0
 80032ea:	4816      	ldr	r0, [pc, #88]	; (8003344 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80032ec:	f7ff ff5a 	bl	80031a4 <LL_ADC_IsEnabled>
 80032f0:	4603      	mov	r3, r0
 80032f2:	431c      	orrs	r4, r3
 80032f4:	4815      	ldr	r0, [pc, #84]	; (800334c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80032f6:	f7ff ff55 	bl	80031a4 <LL_ADC_IsEnabled>
 80032fa:	4603      	mov	r3, r0
 80032fc:	4323      	orrs	r3, r4
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d112      	bne.n	8003328 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003302:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800330a:	f023 030f 	bic.w	r3, r3, #15
 800330e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003310:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003312:	e009      	b.n	8003328 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003318:	f043 0220 	orr.w	r2, r3, #32
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8003326:	e000      	b.n	800332a <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003328:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2200      	movs	r2, #0
 800332e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003332:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8003336:	4618      	mov	r0, r3
 8003338:	377c      	adds	r7, #124	; 0x7c
 800333a:	46bd      	mov	sp, r7
 800333c:	bd90      	pop	{r4, r7, pc}
 800333e:	bf00      	nop
 8003340:	50040000 	.word	0x50040000
 8003344:	50040100 	.word	0x50040100
 8003348:	50040300 	.word	0x50040300
 800334c:	50040200 	.word	0x50040200

08003350 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003350:	b480      	push	{r7}
 8003352:	b085      	sub	sp, #20
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	f003 0307 	and.w	r3, r3, #7
 800335e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003360:	4b0c      	ldr	r3, [pc, #48]	; (8003394 <__NVIC_SetPriorityGrouping+0x44>)
 8003362:	68db      	ldr	r3, [r3, #12]
 8003364:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003366:	68ba      	ldr	r2, [r7, #8]
 8003368:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800336c:	4013      	ands	r3, r2
 800336e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003378:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800337c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003380:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003382:	4a04      	ldr	r2, [pc, #16]	; (8003394 <__NVIC_SetPriorityGrouping+0x44>)
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	60d3      	str	r3, [r2, #12]
}
 8003388:	bf00      	nop
 800338a:	3714      	adds	r7, #20
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr
 8003394:	e000ed00 	.word	0xe000ed00

08003398 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003398:	b480      	push	{r7}
 800339a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800339c:	4b04      	ldr	r3, [pc, #16]	; (80033b0 <__NVIC_GetPriorityGrouping+0x18>)
 800339e:	68db      	ldr	r3, [r3, #12]
 80033a0:	0a1b      	lsrs	r3, r3, #8
 80033a2:	f003 0307 	and.w	r3, r3, #7
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr
 80033b0:	e000ed00 	.word	0xe000ed00

080033b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b083      	sub	sp, #12
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	4603      	mov	r3, r0
 80033bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	db0b      	blt.n	80033de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033c6:	79fb      	ldrb	r3, [r7, #7]
 80033c8:	f003 021f 	and.w	r2, r3, #31
 80033cc:	4907      	ldr	r1, [pc, #28]	; (80033ec <__NVIC_EnableIRQ+0x38>)
 80033ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033d2:	095b      	lsrs	r3, r3, #5
 80033d4:	2001      	movs	r0, #1
 80033d6:	fa00 f202 	lsl.w	r2, r0, r2
 80033da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80033de:	bf00      	nop
 80033e0:	370c      	adds	r7, #12
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr
 80033ea:	bf00      	nop
 80033ec:	e000e100 	.word	0xe000e100

080033f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b083      	sub	sp, #12
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	4603      	mov	r3, r0
 80033f8:	6039      	str	r1, [r7, #0]
 80033fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003400:	2b00      	cmp	r3, #0
 8003402:	db0a      	blt.n	800341a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	b2da      	uxtb	r2, r3
 8003408:	490c      	ldr	r1, [pc, #48]	; (800343c <__NVIC_SetPriority+0x4c>)
 800340a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800340e:	0112      	lsls	r2, r2, #4
 8003410:	b2d2      	uxtb	r2, r2
 8003412:	440b      	add	r3, r1
 8003414:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003418:	e00a      	b.n	8003430 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	b2da      	uxtb	r2, r3
 800341e:	4908      	ldr	r1, [pc, #32]	; (8003440 <__NVIC_SetPriority+0x50>)
 8003420:	79fb      	ldrb	r3, [r7, #7]
 8003422:	f003 030f 	and.w	r3, r3, #15
 8003426:	3b04      	subs	r3, #4
 8003428:	0112      	lsls	r2, r2, #4
 800342a:	b2d2      	uxtb	r2, r2
 800342c:	440b      	add	r3, r1
 800342e:	761a      	strb	r2, [r3, #24]
}
 8003430:	bf00      	nop
 8003432:	370c      	adds	r7, #12
 8003434:	46bd      	mov	sp, r7
 8003436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343a:	4770      	bx	lr
 800343c:	e000e100 	.word	0xe000e100
 8003440:	e000ed00 	.word	0xe000ed00

08003444 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003444:	b480      	push	{r7}
 8003446:	b089      	sub	sp, #36	; 0x24
 8003448:	af00      	add	r7, sp, #0
 800344a:	60f8      	str	r0, [r7, #12]
 800344c:	60b9      	str	r1, [r7, #8]
 800344e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	f003 0307 	and.w	r3, r3, #7
 8003456:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003458:	69fb      	ldr	r3, [r7, #28]
 800345a:	f1c3 0307 	rsb	r3, r3, #7
 800345e:	2b04      	cmp	r3, #4
 8003460:	bf28      	it	cs
 8003462:	2304      	movcs	r3, #4
 8003464:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003466:	69fb      	ldr	r3, [r7, #28]
 8003468:	3304      	adds	r3, #4
 800346a:	2b06      	cmp	r3, #6
 800346c:	d902      	bls.n	8003474 <NVIC_EncodePriority+0x30>
 800346e:	69fb      	ldr	r3, [r7, #28]
 8003470:	3b03      	subs	r3, #3
 8003472:	e000      	b.n	8003476 <NVIC_EncodePriority+0x32>
 8003474:	2300      	movs	r3, #0
 8003476:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003478:	f04f 32ff 	mov.w	r2, #4294967295
 800347c:	69bb      	ldr	r3, [r7, #24]
 800347e:	fa02 f303 	lsl.w	r3, r2, r3
 8003482:	43da      	mvns	r2, r3
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	401a      	ands	r2, r3
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800348c:	f04f 31ff 	mov.w	r1, #4294967295
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	fa01 f303 	lsl.w	r3, r1, r3
 8003496:	43d9      	mvns	r1, r3
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800349c:	4313      	orrs	r3, r2
         );
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3724      	adds	r7, #36	; 0x24
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr
	...

080034ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b082      	sub	sp, #8
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	3b01      	subs	r3, #1
 80034b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80034bc:	d301      	bcc.n	80034c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034be:	2301      	movs	r3, #1
 80034c0:	e00f      	b.n	80034e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034c2:	4a0a      	ldr	r2, [pc, #40]	; (80034ec <SysTick_Config+0x40>)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	3b01      	subs	r3, #1
 80034c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034ca:	210f      	movs	r1, #15
 80034cc:	f04f 30ff 	mov.w	r0, #4294967295
 80034d0:	f7ff ff8e 	bl	80033f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034d4:	4b05      	ldr	r3, [pc, #20]	; (80034ec <SysTick_Config+0x40>)
 80034d6:	2200      	movs	r2, #0
 80034d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034da:	4b04      	ldr	r3, [pc, #16]	; (80034ec <SysTick_Config+0x40>)
 80034dc:	2207      	movs	r2, #7
 80034de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034e0:	2300      	movs	r3, #0
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3708      	adds	r7, #8
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop
 80034ec:	e000e010 	.word	0xe000e010

080034f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b082      	sub	sp, #8
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80034f8:	6878      	ldr	r0, [r7, #4]
 80034fa:	f7ff ff29 	bl	8003350 <__NVIC_SetPriorityGrouping>
}
 80034fe:	bf00      	nop
 8003500:	3708      	adds	r7, #8
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}

08003506 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003506:	b580      	push	{r7, lr}
 8003508:	b086      	sub	sp, #24
 800350a:	af00      	add	r7, sp, #0
 800350c:	4603      	mov	r3, r0
 800350e:	60b9      	str	r1, [r7, #8]
 8003510:	607a      	str	r2, [r7, #4]
 8003512:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003514:	2300      	movs	r3, #0
 8003516:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003518:	f7ff ff3e 	bl	8003398 <__NVIC_GetPriorityGrouping>
 800351c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800351e:	687a      	ldr	r2, [r7, #4]
 8003520:	68b9      	ldr	r1, [r7, #8]
 8003522:	6978      	ldr	r0, [r7, #20]
 8003524:	f7ff ff8e 	bl	8003444 <NVIC_EncodePriority>
 8003528:	4602      	mov	r2, r0
 800352a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800352e:	4611      	mov	r1, r2
 8003530:	4618      	mov	r0, r3
 8003532:	f7ff ff5d 	bl	80033f0 <__NVIC_SetPriority>
}
 8003536:	bf00      	nop
 8003538:	3718      	adds	r7, #24
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}

0800353e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800353e:	b580      	push	{r7, lr}
 8003540:	b082      	sub	sp, #8
 8003542:	af00      	add	r7, sp, #0
 8003544:	4603      	mov	r3, r0
 8003546:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003548:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800354c:	4618      	mov	r0, r3
 800354e:	f7ff ff31 	bl	80033b4 <__NVIC_EnableIRQ>
}
 8003552:	bf00      	nop
 8003554:	3708      	adds	r7, #8
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}

0800355a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800355a:	b580      	push	{r7, lr}
 800355c:	b082      	sub	sp, #8
 800355e:	af00      	add	r7, sp, #0
 8003560:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	f7ff ffa2 	bl	80034ac <SysTick_Config>
 8003568:	4603      	mov	r3, r0
}
 800356a:	4618      	mov	r0, r3
 800356c:	3708      	adds	r7, #8
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}

08003572 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003572:	b580      	push	{r7, lr}
 8003574:	b082      	sub	sp, #8
 8003576:	af00      	add	r7, sp, #0
 8003578:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d101      	bne.n	8003584 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e014      	b.n	80035ae <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	791b      	ldrb	r3, [r3, #4]
 8003588:	b2db      	uxtb	r3, r3
 800358a:	2b00      	cmp	r3, #0
 800358c:	d105      	bne.n	800359a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2200      	movs	r2, #0
 8003592:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003594:	6878      	ldr	r0, [r7, #4]
 8003596:	f7fe f96b 	bl	8001870 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2202      	movs	r2, #2
 800359e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2200      	movs	r2, #0
 80035a4:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2201      	movs	r2, #1
 80035aa:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80035ac:	2300      	movs	r3, #0
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	3708      	adds	r7, #8
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}
	...

080035b8 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b086      	sub	sp, #24
 80035bc:	af00      	add	r7, sp, #0
 80035be:	60f8      	str	r0, [r7, #12]
 80035c0:	60b9      	str	r1, [r7, #8]
 80035c2:	607a      	str	r2, [r7, #4]
 80035c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 80035c6:	2300      	movs	r3, #0
 80035c8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	795b      	ldrb	r3, [r3, #5]
 80035ce:	2b01      	cmp	r3, #1
 80035d0:	d101      	bne.n	80035d6 <HAL_DAC_Start_DMA+0x1e>
 80035d2:	2302      	movs	r3, #2
 80035d4:	e0ab      	b.n	800372e <HAL_DAC_Start_DMA+0x176>
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	2201      	movs	r2, #1
 80035da:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	2202      	movs	r2, #2
 80035e0:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d12f      	bne.n	8003648 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	4a52      	ldr	r2, [pc, #328]	; (8003738 <HAL_DAC_Start_DMA+0x180>)
 80035ee:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	689b      	ldr	r3, [r3, #8]
 80035f4:	4a51      	ldr	r2, [pc, #324]	; (800373c <HAL_DAC_Start_DMA+0x184>)
 80035f6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	4a50      	ldr	r2, [pc, #320]	; (8003740 <HAL_DAC_Start_DMA+0x188>)
 80035fe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800360e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8003610:	6a3b      	ldr	r3, [r7, #32]
 8003612:	2b08      	cmp	r3, #8
 8003614:	d013      	beq.n	800363e <HAL_DAC_Start_DMA+0x86>
 8003616:	6a3b      	ldr	r3, [r7, #32]
 8003618:	2b08      	cmp	r3, #8
 800361a:	d845      	bhi.n	80036a8 <HAL_DAC_Start_DMA+0xf0>
 800361c:	6a3b      	ldr	r3, [r7, #32]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d003      	beq.n	800362a <HAL_DAC_Start_DMA+0x72>
 8003622:	6a3b      	ldr	r3, [r7, #32]
 8003624:	2b04      	cmp	r3, #4
 8003626:	d005      	beq.n	8003634 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8003628:	e03e      	b.n	80036a8 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	3308      	adds	r3, #8
 8003630:	613b      	str	r3, [r7, #16]
        break;
 8003632:	e03c      	b.n	80036ae <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	330c      	adds	r3, #12
 800363a:	613b      	str	r3, [r7, #16]
        break;
 800363c:	e037      	b.n	80036ae <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	3310      	adds	r3, #16
 8003644:	613b      	str	r3, [r7, #16]
        break;
 8003646:	e032      	b.n	80036ae <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	68db      	ldr	r3, [r3, #12]
 800364c:	4a3d      	ldr	r2, [pc, #244]	; (8003744 <HAL_DAC_Start_DMA+0x18c>)
 800364e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	68db      	ldr	r3, [r3, #12]
 8003654:	4a3c      	ldr	r2, [pc, #240]	; (8003748 <HAL_DAC_Start_DMA+0x190>)
 8003656:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	4a3b      	ldr	r2, [pc, #236]	; (800374c <HAL_DAC_Start_DMA+0x194>)
 800365e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800366e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8003670:	6a3b      	ldr	r3, [r7, #32]
 8003672:	2b08      	cmp	r3, #8
 8003674:	d013      	beq.n	800369e <HAL_DAC_Start_DMA+0xe6>
 8003676:	6a3b      	ldr	r3, [r7, #32]
 8003678:	2b08      	cmp	r3, #8
 800367a:	d817      	bhi.n	80036ac <HAL_DAC_Start_DMA+0xf4>
 800367c:	6a3b      	ldr	r3, [r7, #32]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d003      	beq.n	800368a <HAL_DAC_Start_DMA+0xd2>
 8003682:	6a3b      	ldr	r3, [r7, #32]
 8003684:	2b04      	cmp	r3, #4
 8003686:	d005      	beq.n	8003694 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8003688:	e010      	b.n	80036ac <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	3314      	adds	r3, #20
 8003690:	613b      	str	r3, [r7, #16]
        break;
 8003692:	e00c      	b.n	80036ae <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	3318      	adds	r3, #24
 800369a:	613b      	str	r3, [r7, #16]
        break;
 800369c:	e007      	b.n	80036ae <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	331c      	adds	r3, #28
 80036a4:	613b      	str	r3, [r7, #16]
        break;
 80036a6:	e002      	b.n	80036ae <HAL_DAC_Start_DMA+0xf6>
        break;
 80036a8:	bf00      	nop
 80036aa:	e000      	b.n	80036ae <HAL_DAC_Start_DMA+0xf6>
        break;
 80036ac:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d111      	bne.n	80036d8 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	681a      	ldr	r2, [r3, #0]
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80036c2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	6898      	ldr	r0, [r3, #8]
 80036c8:	6879      	ldr	r1, [r7, #4]
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	693a      	ldr	r2, [r7, #16]
 80036ce:	f000 fab9 	bl	8003c44 <HAL_DMA_Start_IT>
 80036d2:	4603      	mov	r3, r0
 80036d4:	75fb      	strb	r3, [r7, #23]
 80036d6:	e010      	b.n	80036fa <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80036e6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	68d8      	ldr	r0, [r3, #12]
 80036ec:	6879      	ldr	r1, [r7, #4]
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	693a      	ldr	r2, [r7, #16]
 80036f2:	f000 faa7 	bl	8003c44 <HAL_DMA_Start_IT>
 80036f6:	4603      	mov	r3, r0
 80036f8:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	2200      	movs	r2, #0
 80036fe:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8003700:	7dfb      	ldrb	r3, [r7, #23]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d10c      	bne.n	8003720 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	6819      	ldr	r1, [r3, #0]
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	f003 0310 	and.w	r3, r3, #16
 8003712:	2201      	movs	r2, #1
 8003714:	409a      	lsls	r2, r3
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	430a      	orrs	r2, r1
 800371c:	601a      	str	r2, [r3, #0]
 800371e:	e005      	b.n	800372c <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	691b      	ldr	r3, [r3, #16]
 8003724:	f043 0204 	orr.w	r2, r3, #4
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 800372c:	7dfb      	ldrb	r3, [r7, #23]
}
 800372e:	4618      	mov	r0, r3
 8003730:	3718      	adds	r7, #24
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	080039c1 	.word	0x080039c1
 800373c:	080039e3 	.word	0x080039e3
 8003740:	080039ff 	.word	0x080039ff
 8003744:	08003a69 	.word	0x08003a69
 8003748:	08003a8b 	.word	0x08003a8b
 800374c:	08003aa7 	.word	0x08003aa7

08003750 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003750:	b480      	push	{r7}
 8003752:	b083      	sub	sp, #12
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8003758:	bf00      	nop
 800375a:	370c      	adds	r7, #12
 800375c:	46bd      	mov	sp, r7
 800375e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003762:	4770      	bx	lr

08003764 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003764:	b480      	push	{r7}
 8003766:	b083      	sub	sp, #12
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 800376c:	bf00      	nop
 800376e:	370c      	adds	r7, #12
 8003770:	46bd      	mov	sp, r7
 8003772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003776:	4770      	bx	lr

08003778 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003778:	b480      	push	{r7}
 800377a:	b083      	sub	sp, #12
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8003780:	bf00      	nop
 8003782:	370c      	adds	r7, #12
 8003784:	46bd      	mov	sp, r7
 8003786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378a:	4770      	bx	lr

0800378c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b088      	sub	sp, #32
 8003790:	af00      	add	r7, sp, #0
 8003792:	60f8      	str	r0, [r7, #12]
 8003794:	60b9      	str	r1, [r7, #8]
 8003796:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8003798:	2300      	movs	r3, #0
 800379a:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	795b      	ldrb	r3, [r3, #5]
 80037a0:	2b01      	cmp	r3, #1
 80037a2:	d101      	bne.n	80037a8 <HAL_DAC_ConfigChannel+0x1c>
 80037a4:	2302      	movs	r3, #2
 80037a6:	e107      	b.n	80039b8 <HAL_DAC_ConfigChannel+0x22c>
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2201      	movs	r2, #1
 80037ac:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2202      	movs	r2, #2
 80037b2:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80037b4:	68bb      	ldr	r3, [r7, #8]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	2b04      	cmp	r3, #4
 80037ba:	d174      	bne.n	80038a6 <HAL_DAC_ConfigChannel+0x11a>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80037bc:	f7fe fb96 	bl	8001eec <HAL_GetTick>
 80037c0:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d134      	bne.n	8003832 <HAL_DAC_ConfigChannel+0xa6>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80037c8:	e011      	b.n	80037ee <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80037ca:	f7fe fb8f 	bl	8001eec <HAL_GetTick>
 80037ce:	4602      	mov	r2, r0
 80037d0:	69fb      	ldr	r3, [r7, #28]
 80037d2:	1ad3      	subs	r3, r2, r3
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	d90a      	bls.n	80037ee <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	691b      	ldr	r3, [r3, #16]
 80037dc:	f043 0208 	orr.w	r2, r3, #8
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2203      	movs	r2, #3
 80037e8:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80037ea:	2303      	movs	r3, #3
 80037ec:	e0e4      	b.n	80039b8 <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d1e6      	bne.n	80037ca <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 80037fc:	2001      	movs	r0, #1
 80037fe:	f7fe fb81 	bl	8001f04 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	68ba      	ldr	r2, [r7, #8]
 8003808:	6992      	ldr	r2, [r2, #24]
 800380a:	641a      	str	r2, [r3, #64]	; 0x40
 800380c:	e01e      	b.n	800384c <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800380e:	f7fe fb6d 	bl	8001eec <HAL_GetTick>
 8003812:	4602      	mov	r2, r0
 8003814:	69fb      	ldr	r3, [r7, #28]
 8003816:	1ad3      	subs	r3, r2, r3
 8003818:	2b01      	cmp	r3, #1
 800381a:	d90a      	bls.n	8003832 <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	691b      	ldr	r3, [r3, #16]
 8003820:	f043 0208 	orr.w	r2, r3, #8
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2203      	movs	r2, #3
 800382c:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800382e:	2303      	movs	r3, #3
 8003830:	e0c2      	b.n	80039b8 <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003838:	2b00      	cmp	r3, #0
 800383a:	dbe8      	blt.n	800380e <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 800383c:	2001      	movs	r0, #1
 800383e:	f7fe fb61 	bl	8001f04 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	68ba      	ldr	r2, [r7, #8]
 8003848:	6992      	ldr	r2, [r2, #24]
 800384a:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	f003 0310 	and.w	r3, r3, #16
 8003858:	f240 31ff 	movw	r1, #1023	; 0x3ff
 800385c:	fa01 f303 	lsl.w	r3, r1, r3
 8003860:	43db      	mvns	r3, r3
 8003862:	ea02 0103 	and.w	r1, r2, r3
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	69da      	ldr	r2, [r3, #28]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	f003 0310 	and.w	r3, r3, #16
 8003870:	409a      	lsls	r2, r3
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	430a      	orrs	r2, r1
 8003878:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	f003 0310 	and.w	r3, r3, #16
 8003886:	21ff      	movs	r1, #255	; 0xff
 8003888:	fa01 f303 	lsl.w	r3, r1, r3
 800388c:	43db      	mvns	r3, r3
 800388e:	ea02 0103 	and.w	r1, r2, r3
 8003892:	68bb      	ldr	r3, [r7, #8]
 8003894:	6a1a      	ldr	r2, [r3, #32]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	f003 0310 	and.w	r3, r3, #16
 800389c:	409a      	lsls	r2, r3
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	430a      	orrs	r2, r1
 80038a4:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	691b      	ldr	r3, [r3, #16]
 80038aa:	2b01      	cmp	r3, #1
 80038ac:	d11d      	bne.n	80038ea <HAL_DAC_ConfigChannel+0x15e>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038b4:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	f003 0310 	and.w	r3, r3, #16
 80038bc:	221f      	movs	r2, #31
 80038be:	fa02 f303 	lsl.w	r3, r2, r3
 80038c2:	43db      	mvns	r3, r3
 80038c4:	69ba      	ldr	r2, [r7, #24]
 80038c6:	4013      	ands	r3, r2
 80038c8:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80038ca:	68bb      	ldr	r3, [r7, #8]
 80038cc:	695b      	ldr	r3, [r3, #20]
 80038ce:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	f003 0310 	and.w	r3, r3, #16
 80038d6:	697a      	ldr	r2, [r7, #20]
 80038d8:	fa02 f303 	lsl.w	r3, r2, r3
 80038dc:	69ba      	ldr	r2, [r7, #24]
 80038de:	4313      	orrs	r3, r2
 80038e0:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	69ba      	ldr	r2, [r7, #24]
 80038e8:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038f0:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	f003 0310 	and.w	r3, r3, #16
 80038f8:	2207      	movs	r2, #7
 80038fa:	fa02 f303 	lsl.w	r3, r2, r3
 80038fe:	43db      	mvns	r3, r3
 8003900:	69ba      	ldr	r2, [r7, #24]
 8003902:	4013      	ands	r3, r2
 8003904:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8003906:	68bb      	ldr	r3, [r7, #8]
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	689b      	ldr	r3, [r3, #8]
 800390e:	431a      	orrs	r2, r3
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	68db      	ldr	r3, [r3, #12]
 8003914:	4313      	orrs	r3, r2
 8003916:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	f003 0310 	and.w	r3, r3, #16
 800391e:	697a      	ldr	r2, [r7, #20]
 8003920:	fa02 f303 	lsl.w	r3, r2, r3
 8003924:	69ba      	ldr	r2, [r7, #24]
 8003926:	4313      	orrs	r3, r2
 8003928:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	69ba      	ldr	r2, [r7, #24]
 8003930:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	6819      	ldr	r1, [r3, #0]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	f003 0310 	and.w	r3, r3, #16
 800393e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003942:	fa02 f303 	lsl.w	r3, r2, r3
 8003946:	43da      	mvns	r2, r3
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	400a      	ands	r2, r1
 800394e:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	f003 0310 	and.w	r3, r3, #16
 800395e:	f640 72fc 	movw	r2, #4092	; 0xffc
 8003962:	fa02 f303 	lsl.w	r3, r2, r3
 8003966:	43db      	mvns	r3, r3
 8003968:	69ba      	ldr	r2, [r7, #24]
 800396a:	4013      	ands	r3, r2
 800396c:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	f003 0310 	and.w	r3, r3, #16
 800397a:	697a      	ldr	r2, [r7, #20]
 800397c:	fa02 f303 	lsl.w	r3, r2, r3
 8003980:	69ba      	ldr	r2, [r7, #24]
 8003982:	4313      	orrs	r3, r2
 8003984:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	69ba      	ldr	r2, [r7, #24]
 800398c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	6819      	ldr	r1, [r3, #0]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	f003 0310 	and.w	r3, r3, #16
 800399a:	22c0      	movs	r2, #192	; 0xc0
 800399c:	fa02 f303 	lsl.w	r3, r2, r3
 80039a0:	43da      	mvns	r2, r3
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	400a      	ands	r2, r1
 80039a8:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2201      	movs	r2, #1
 80039ae:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2200      	movs	r2, #0
 80039b4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80039b6:	2300      	movs	r3, #0
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3720      	adds	r7, #32
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}

080039c0 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b084      	sub	sp, #16
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039cc:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 80039ce:	68f8      	ldr	r0, [r7, #12]
 80039d0:	f7ff febe 	bl	8003750 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2201      	movs	r2, #1
 80039d8:	711a      	strb	r2, [r3, #4]
}
 80039da:	bf00      	nop
 80039dc:	3710      	adds	r7, #16
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}

080039e2 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80039e2:	b580      	push	{r7, lr}
 80039e4:	b084      	sub	sp, #16
 80039e6:	af00      	add	r7, sp, #0
 80039e8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039ee:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80039f0:	68f8      	ldr	r0, [r7, #12]
 80039f2:	f7ff feb7 	bl	8003764 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80039f6:	bf00      	nop
 80039f8:	3710      	adds	r7, #16
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}

080039fe <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 80039fe:	b580      	push	{r7, lr}
 8003a00:	b084      	sub	sp, #16
 8003a02:	af00      	add	r7, sp, #0
 8003a04:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a0a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	691b      	ldr	r3, [r3, #16]
 8003a10:	f043 0204 	orr.w	r2, r3, #4
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8003a18:	68f8      	ldr	r0, [r7, #12]
 8003a1a:	f7ff fead 	bl	8003778 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2201      	movs	r2, #1
 8003a22:	711a      	strb	r2, [r3, #4]
}
 8003a24:	bf00      	nop
 8003a26:	3710      	adds	r7, #16
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}

08003a2c <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b083      	sub	sp, #12
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8003a34:	bf00      	nop
 8003a36:	370c      	adds	r7, #12
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3e:	4770      	bx	lr

08003a40 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b083      	sub	sp, #12
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8003a48:	bf00      	nop
 8003a4a:	370c      	adds	r7, #12
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a52:	4770      	bx	lr

08003a54 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b083      	sub	sp, #12
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8003a5c:	bf00      	nop
 8003a5e:	370c      	adds	r7, #12
 8003a60:	46bd      	mov	sp, r7
 8003a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a66:	4770      	bx	lr

08003a68 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b084      	sub	sp, #16
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a74:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8003a76:	68f8      	ldr	r0, [r7, #12]
 8003a78:	f7ff ffd8 	bl	8003a2c <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2201      	movs	r2, #1
 8003a80:	711a      	strb	r2, [r3, #4]
}
 8003a82:	bf00      	nop
 8003a84:	3710      	adds	r7, #16
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}

08003a8a <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003a8a:	b580      	push	{r7, lr}
 8003a8c:	b084      	sub	sp, #16
 8003a8e:	af00      	add	r7, sp, #0
 8003a90:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a96:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8003a98:	68f8      	ldr	r0, [r7, #12]
 8003a9a:	f7ff ffd1 	bl	8003a40 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003a9e:	bf00      	nop
 8003aa0:	3710      	adds	r7, #16
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}

08003aa6 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8003aa6:	b580      	push	{r7, lr}
 8003aa8:	b084      	sub	sp, #16
 8003aaa:	af00      	add	r7, sp, #0
 8003aac:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ab2:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	691b      	ldr	r3, [r3, #16]
 8003ab8:	f043 0204 	orr.w	r2, r3, #4
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8003ac0:	68f8      	ldr	r0, [r7, #12]
 8003ac2:	f7ff ffc7 	bl	8003a54 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	711a      	strb	r2, [r3, #4]
}
 8003acc:	bf00      	nop
 8003ace:	3710      	adds	r7, #16
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}

08003ad4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b085      	sub	sp, #20
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d101      	bne.n	8003ae6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e098      	b.n	8003c18 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	461a      	mov	r2, r3
 8003aec:	4b4d      	ldr	r3, [pc, #308]	; (8003c24 <HAL_DMA_Init+0x150>)
 8003aee:	429a      	cmp	r2, r3
 8003af0:	d80f      	bhi.n	8003b12 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	461a      	mov	r2, r3
 8003af8:	4b4b      	ldr	r3, [pc, #300]	; (8003c28 <HAL_DMA_Init+0x154>)
 8003afa:	4413      	add	r3, r2
 8003afc:	4a4b      	ldr	r2, [pc, #300]	; (8003c2c <HAL_DMA_Init+0x158>)
 8003afe:	fba2 2303 	umull	r2, r3, r2, r3
 8003b02:	091b      	lsrs	r3, r3, #4
 8003b04:	009a      	lsls	r2, r3, #2
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	4a48      	ldr	r2, [pc, #288]	; (8003c30 <HAL_DMA_Init+0x15c>)
 8003b0e:	641a      	str	r2, [r3, #64]	; 0x40
 8003b10:	e00e      	b.n	8003b30 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	461a      	mov	r2, r3
 8003b18:	4b46      	ldr	r3, [pc, #280]	; (8003c34 <HAL_DMA_Init+0x160>)
 8003b1a:	4413      	add	r3, r2
 8003b1c:	4a43      	ldr	r2, [pc, #268]	; (8003c2c <HAL_DMA_Init+0x158>)
 8003b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b22:	091b      	lsrs	r3, r3, #4
 8003b24:	009a      	lsls	r2, r3, #2
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	4a42      	ldr	r2, [pc, #264]	; (8003c38 <HAL_DMA_Init+0x164>)
 8003b2e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2202      	movs	r2, #2
 8003b34:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003b46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b4a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003b54:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	691b      	ldr	r3, [r3, #16]
 8003b5a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b60:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	699b      	ldr	r3, [r3, #24]
 8003b66:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b6c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6a1b      	ldr	r3, [r3, #32]
 8003b72:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003b74:	68fa      	ldr	r2, [r7, #12]
 8003b76:	4313      	orrs	r3, r2
 8003b78:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	68fa      	ldr	r2, [r7, #12]
 8003b80:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003b8a:	d039      	beq.n	8003c00 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b90:	4a27      	ldr	r2, [pc, #156]	; (8003c30 <HAL_DMA_Init+0x15c>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d11a      	bne.n	8003bcc <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003b96:	4b29      	ldr	r3, [pc, #164]	; (8003c3c <HAL_DMA_Init+0x168>)
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b9e:	f003 031c 	and.w	r3, r3, #28
 8003ba2:	210f      	movs	r1, #15
 8003ba4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ba8:	43db      	mvns	r3, r3
 8003baa:	4924      	ldr	r1, [pc, #144]	; (8003c3c <HAL_DMA_Init+0x168>)
 8003bac:	4013      	ands	r3, r2
 8003bae:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003bb0:	4b22      	ldr	r3, [pc, #136]	; (8003c3c <HAL_DMA_Init+0x168>)
 8003bb2:	681a      	ldr	r2, [r3, #0]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6859      	ldr	r1, [r3, #4]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bbc:	f003 031c 	and.w	r3, r3, #28
 8003bc0:	fa01 f303 	lsl.w	r3, r1, r3
 8003bc4:	491d      	ldr	r1, [pc, #116]	; (8003c3c <HAL_DMA_Init+0x168>)
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	600b      	str	r3, [r1, #0]
 8003bca:	e019      	b.n	8003c00 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003bcc:	4b1c      	ldr	r3, [pc, #112]	; (8003c40 <HAL_DMA_Init+0x16c>)
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bd4:	f003 031c 	and.w	r3, r3, #28
 8003bd8:	210f      	movs	r1, #15
 8003bda:	fa01 f303 	lsl.w	r3, r1, r3
 8003bde:	43db      	mvns	r3, r3
 8003be0:	4917      	ldr	r1, [pc, #92]	; (8003c40 <HAL_DMA_Init+0x16c>)
 8003be2:	4013      	ands	r3, r2
 8003be4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003be6:	4b16      	ldr	r3, [pc, #88]	; (8003c40 <HAL_DMA_Init+0x16c>)
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6859      	ldr	r1, [r3, #4]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bf2:	f003 031c 	and.w	r3, r3, #28
 8003bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8003bfa:	4911      	ldr	r1, [pc, #68]	; (8003c40 <HAL_DMA_Init+0x16c>)
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2200      	movs	r2, #0
 8003c04:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2201      	movs	r2, #1
 8003c0a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2200      	movs	r2, #0
 8003c12:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003c16:	2300      	movs	r3, #0
}
 8003c18:	4618      	mov	r0, r3
 8003c1a:	3714      	adds	r7, #20
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c22:	4770      	bx	lr
 8003c24:	40020407 	.word	0x40020407
 8003c28:	bffdfff8 	.word	0xbffdfff8
 8003c2c:	cccccccd 	.word	0xcccccccd
 8003c30:	40020000 	.word	0x40020000
 8003c34:	bffdfbf8 	.word	0xbffdfbf8
 8003c38:	40020400 	.word	0x40020400
 8003c3c:	400200a8 	.word	0x400200a8
 8003c40:	400204a8 	.word	0x400204a8

08003c44 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b086      	sub	sp, #24
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	60f8      	str	r0, [r7, #12]
 8003c4c:	60b9      	str	r1, [r7, #8]
 8003c4e:	607a      	str	r2, [r7, #4]
 8003c50:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c52:	2300      	movs	r3, #0
 8003c54:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003c5c:	2b01      	cmp	r3, #1
 8003c5e:	d101      	bne.n	8003c64 <HAL_DMA_Start_IT+0x20>
 8003c60:	2302      	movs	r3, #2
 8003c62:	e04b      	b.n	8003cfc <HAL_DMA_Start_IT+0xb8>
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2201      	movs	r2, #1
 8003c68:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003c72:	b2db      	uxtb	r3, r3
 8003c74:	2b01      	cmp	r3, #1
 8003c76:	d13a      	bne.n	8003cee <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2202      	movs	r2, #2
 8003c7c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2200      	movs	r2, #0
 8003c84:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f022 0201 	bic.w	r2, r2, #1
 8003c94:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	687a      	ldr	r2, [r7, #4]
 8003c9a:	68b9      	ldr	r1, [r7, #8]
 8003c9c:	68f8      	ldr	r0, [r7, #12]
 8003c9e:	f000 f8e0 	bl	8003e62 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d008      	beq.n	8003cbc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f042 020e 	orr.w	r2, r2, #14
 8003cb8:	601a      	str	r2, [r3, #0]
 8003cba:	e00f      	b.n	8003cdc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f022 0204 	bic.w	r2, r2, #4
 8003cca:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f042 020a 	orr.w	r2, r2, #10
 8003cda:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f042 0201 	orr.w	r2, r2, #1
 8003cea:	601a      	str	r2, [r3, #0]
 8003cec:	e005      	b.n	8003cfa <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003cf6:	2302      	movs	r3, #2
 8003cf8:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003cfa:	7dfb      	ldrb	r3, [r7, #23]
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	3718      	adds	r7, #24
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}

08003d04 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b084      	sub	sp, #16
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d20:	f003 031c 	and.w	r3, r3, #28
 8003d24:	2204      	movs	r2, #4
 8003d26:	409a      	lsls	r2, r3
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	4013      	ands	r3, r2
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d026      	beq.n	8003d7e <HAL_DMA_IRQHandler+0x7a>
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	f003 0304 	and.w	r3, r3, #4
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d021      	beq.n	8003d7e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f003 0320 	and.w	r3, r3, #32
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d107      	bne.n	8003d58 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f022 0204 	bic.w	r2, r2, #4
 8003d56:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d5c:	f003 021c 	and.w	r2, r3, #28
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d64:	2104      	movs	r1, #4
 8003d66:	fa01 f202 	lsl.w	r2, r1, r2
 8003d6a:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d071      	beq.n	8003e58 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d78:	6878      	ldr	r0, [r7, #4]
 8003d7a:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8003d7c:	e06c      	b.n	8003e58 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d82:	f003 031c 	and.w	r3, r3, #28
 8003d86:	2202      	movs	r2, #2
 8003d88:	409a      	lsls	r2, r3
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d02e      	beq.n	8003df0 <HAL_DMA_IRQHandler+0xec>
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	f003 0302 	and.w	r3, r3, #2
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d029      	beq.n	8003df0 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f003 0320 	and.w	r3, r3, #32
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d10b      	bne.n	8003dc2 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	681a      	ldr	r2, [r3, #0]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f022 020a 	bic.w	r2, r2, #10
 8003db8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dc6:	f003 021c 	and.w	r2, r3, #28
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dce:	2102      	movs	r1, #2
 8003dd0:	fa01 f202 	lsl.w	r2, r1, r2
 8003dd4:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d038      	beq.n	8003e58 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dea:	6878      	ldr	r0, [r7, #4]
 8003dec:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003dee:	e033      	b.n	8003e58 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003df4:	f003 031c 	and.w	r3, r3, #28
 8003df8:	2208      	movs	r2, #8
 8003dfa:	409a      	lsls	r2, r3
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	4013      	ands	r3, r2
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d02a      	beq.n	8003e5a <HAL_DMA_IRQHandler+0x156>
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	f003 0308 	and.w	r3, r3, #8
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d025      	beq.n	8003e5a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f022 020e 	bic.w	r2, r2, #14
 8003e1c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e22:	f003 021c 	and.w	r2, r3, #28
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2a:	2101      	movs	r1, #1
 8003e2c:	fa01 f202 	lsl.w	r2, r1, r2
 8003e30:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2201      	movs	r2, #1
 8003e36:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2200      	movs	r2, #0
 8003e44:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d004      	beq.n	8003e5a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e54:	6878      	ldr	r0, [r7, #4]
 8003e56:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003e58:	bf00      	nop
 8003e5a:	bf00      	nop
}
 8003e5c:	3710      	adds	r7, #16
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bd80      	pop	{r7, pc}

08003e62 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e62:	b480      	push	{r7}
 8003e64:	b085      	sub	sp, #20
 8003e66:	af00      	add	r7, sp, #0
 8003e68:	60f8      	str	r0, [r7, #12]
 8003e6a:	60b9      	str	r1, [r7, #8]
 8003e6c:	607a      	str	r2, [r7, #4]
 8003e6e:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e74:	f003 021c 	and.w	r2, r3, #28
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e7c:	2101      	movs	r1, #1
 8003e7e:	fa01 f202 	lsl.w	r2, r1, r2
 8003e82:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	683a      	ldr	r2, [r7, #0]
 8003e8a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	2b10      	cmp	r3, #16
 8003e92:	d108      	bne.n	8003ea6 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	687a      	ldr	r2, [r7, #4]
 8003e9a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	68ba      	ldr	r2, [r7, #8]
 8003ea2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003ea4:	e007      	b.n	8003eb6 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	68ba      	ldr	r2, [r7, #8]
 8003eac:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	687a      	ldr	r2, [r7, #4]
 8003eb4:	60da      	str	r2, [r3, #12]
}
 8003eb6:	bf00      	nop
 8003eb8:	3714      	adds	r7, #20
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec0:	4770      	bx	lr
	...

08003ec4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b087      	sub	sp, #28
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
 8003ecc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ed2:	e17f      	b.n	80041d4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	2101      	movs	r1, #1
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	fa01 f303 	lsl.w	r3, r1, r3
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	f000 8171 	beq.w	80041ce <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	d00b      	beq.n	8003f0c <HAL_GPIO_Init+0x48>
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	2b02      	cmp	r3, #2
 8003efa:	d007      	beq.n	8003f0c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003f00:	2b11      	cmp	r3, #17
 8003f02:	d003      	beq.n	8003f0c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	2b12      	cmp	r3, #18
 8003f0a:	d130      	bne.n	8003f6e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	005b      	lsls	r3, r3, #1
 8003f16:	2203      	movs	r2, #3
 8003f18:	fa02 f303 	lsl.w	r3, r2, r3
 8003f1c:	43db      	mvns	r3, r3
 8003f1e:	693a      	ldr	r2, [r7, #16]
 8003f20:	4013      	ands	r3, r2
 8003f22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	68da      	ldr	r2, [r3, #12]
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	005b      	lsls	r3, r3, #1
 8003f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f30:	693a      	ldr	r2, [r7, #16]
 8003f32:	4313      	orrs	r3, r2
 8003f34:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	693a      	ldr	r2, [r7, #16]
 8003f3a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003f42:	2201      	movs	r2, #1
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4a:	43db      	mvns	r3, r3
 8003f4c:	693a      	ldr	r2, [r7, #16]
 8003f4e:	4013      	ands	r3, r2
 8003f50:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	091b      	lsrs	r3, r3, #4
 8003f58:	f003 0201 	and.w	r2, r3, #1
 8003f5c:	697b      	ldr	r3, [r7, #20]
 8003f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f62:	693a      	ldr	r2, [r7, #16]
 8003f64:	4313      	orrs	r3, r2
 8003f66:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	693a      	ldr	r2, [r7, #16]
 8003f6c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	f003 0303 	and.w	r3, r3, #3
 8003f76:	2b03      	cmp	r3, #3
 8003f78:	d118      	bne.n	8003fac <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f7e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003f80:	2201      	movs	r2, #1
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	fa02 f303 	lsl.w	r3, r2, r3
 8003f88:	43db      	mvns	r3, r3
 8003f8a:	693a      	ldr	r2, [r7, #16]
 8003f8c:	4013      	ands	r3, r2
 8003f8e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	08db      	lsrs	r3, r3, #3
 8003f96:	f003 0201 	and.w	r2, r3, #1
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa0:	693a      	ldr	r2, [r7, #16]
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	693a      	ldr	r2, [r7, #16]
 8003faa:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	005b      	lsls	r3, r3, #1
 8003fb6:	2203      	movs	r2, #3
 8003fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fbc:	43db      	mvns	r3, r3
 8003fbe:	693a      	ldr	r2, [r7, #16]
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	689a      	ldr	r2, [r3, #8]
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	005b      	lsls	r3, r3, #1
 8003fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd0:	693a      	ldr	r2, [r7, #16]
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	693a      	ldr	r2, [r7, #16]
 8003fda:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	2b02      	cmp	r3, #2
 8003fe2:	d003      	beq.n	8003fec <HAL_GPIO_Init+0x128>
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	2b12      	cmp	r3, #18
 8003fea:	d123      	bne.n	8004034 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003fec:	697b      	ldr	r3, [r7, #20]
 8003fee:	08da      	lsrs	r2, r3, #3
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	3208      	adds	r2, #8
 8003ff4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ff8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	f003 0307 	and.w	r3, r3, #7
 8004000:	009b      	lsls	r3, r3, #2
 8004002:	220f      	movs	r2, #15
 8004004:	fa02 f303 	lsl.w	r3, r2, r3
 8004008:	43db      	mvns	r3, r3
 800400a:	693a      	ldr	r2, [r7, #16]
 800400c:	4013      	ands	r3, r2
 800400e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	691a      	ldr	r2, [r3, #16]
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	f003 0307 	and.w	r3, r3, #7
 800401a:	009b      	lsls	r3, r3, #2
 800401c:	fa02 f303 	lsl.w	r3, r2, r3
 8004020:	693a      	ldr	r2, [r7, #16]
 8004022:	4313      	orrs	r3, r2
 8004024:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	08da      	lsrs	r2, r3, #3
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	3208      	adds	r2, #8
 800402e:	6939      	ldr	r1, [r7, #16]
 8004030:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	005b      	lsls	r3, r3, #1
 800403e:	2203      	movs	r2, #3
 8004040:	fa02 f303 	lsl.w	r3, r2, r3
 8004044:	43db      	mvns	r3, r3
 8004046:	693a      	ldr	r2, [r7, #16]
 8004048:	4013      	ands	r3, r2
 800404a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	f003 0203 	and.w	r2, r3, #3
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	005b      	lsls	r3, r3, #1
 8004058:	fa02 f303 	lsl.w	r3, r2, r3
 800405c:	693a      	ldr	r2, [r7, #16]
 800405e:	4313      	orrs	r3, r2
 8004060:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	693a      	ldr	r2, [r7, #16]
 8004066:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004070:	2b00      	cmp	r3, #0
 8004072:	f000 80ac 	beq.w	80041ce <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004076:	4b5f      	ldr	r3, [pc, #380]	; (80041f4 <HAL_GPIO_Init+0x330>)
 8004078:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800407a:	4a5e      	ldr	r2, [pc, #376]	; (80041f4 <HAL_GPIO_Init+0x330>)
 800407c:	f043 0301 	orr.w	r3, r3, #1
 8004080:	6613      	str	r3, [r2, #96]	; 0x60
 8004082:	4b5c      	ldr	r3, [pc, #368]	; (80041f4 <HAL_GPIO_Init+0x330>)
 8004084:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004086:	f003 0301 	and.w	r3, r3, #1
 800408a:	60bb      	str	r3, [r7, #8]
 800408c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800408e:	4a5a      	ldr	r2, [pc, #360]	; (80041f8 <HAL_GPIO_Init+0x334>)
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	089b      	lsrs	r3, r3, #2
 8004094:	3302      	adds	r3, #2
 8004096:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800409a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	f003 0303 	and.w	r3, r3, #3
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	220f      	movs	r2, #15
 80040a6:	fa02 f303 	lsl.w	r3, r2, r3
 80040aa:	43db      	mvns	r3, r3
 80040ac:	693a      	ldr	r2, [r7, #16]
 80040ae:	4013      	ands	r3, r2
 80040b0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80040b8:	d025      	beq.n	8004106 <HAL_GPIO_Init+0x242>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	4a4f      	ldr	r2, [pc, #316]	; (80041fc <HAL_GPIO_Init+0x338>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d01f      	beq.n	8004102 <HAL_GPIO_Init+0x23e>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	4a4e      	ldr	r2, [pc, #312]	; (8004200 <HAL_GPIO_Init+0x33c>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d019      	beq.n	80040fe <HAL_GPIO_Init+0x23a>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	4a4d      	ldr	r2, [pc, #308]	; (8004204 <HAL_GPIO_Init+0x340>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d013      	beq.n	80040fa <HAL_GPIO_Init+0x236>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	4a4c      	ldr	r2, [pc, #304]	; (8004208 <HAL_GPIO_Init+0x344>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d00d      	beq.n	80040f6 <HAL_GPIO_Init+0x232>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	4a4b      	ldr	r2, [pc, #300]	; (800420c <HAL_GPIO_Init+0x348>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d007      	beq.n	80040f2 <HAL_GPIO_Init+0x22e>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	4a4a      	ldr	r2, [pc, #296]	; (8004210 <HAL_GPIO_Init+0x34c>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d101      	bne.n	80040ee <HAL_GPIO_Init+0x22a>
 80040ea:	2306      	movs	r3, #6
 80040ec:	e00c      	b.n	8004108 <HAL_GPIO_Init+0x244>
 80040ee:	2307      	movs	r3, #7
 80040f0:	e00a      	b.n	8004108 <HAL_GPIO_Init+0x244>
 80040f2:	2305      	movs	r3, #5
 80040f4:	e008      	b.n	8004108 <HAL_GPIO_Init+0x244>
 80040f6:	2304      	movs	r3, #4
 80040f8:	e006      	b.n	8004108 <HAL_GPIO_Init+0x244>
 80040fa:	2303      	movs	r3, #3
 80040fc:	e004      	b.n	8004108 <HAL_GPIO_Init+0x244>
 80040fe:	2302      	movs	r3, #2
 8004100:	e002      	b.n	8004108 <HAL_GPIO_Init+0x244>
 8004102:	2301      	movs	r3, #1
 8004104:	e000      	b.n	8004108 <HAL_GPIO_Init+0x244>
 8004106:	2300      	movs	r3, #0
 8004108:	697a      	ldr	r2, [r7, #20]
 800410a:	f002 0203 	and.w	r2, r2, #3
 800410e:	0092      	lsls	r2, r2, #2
 8004110:	4093      	lsls	r3, r2
 8004112:	693a      	ldr	r2, [r7, #16]
 8004114:	4313      	orrs	r3, r2
 8004116:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004118:	4937      	ldr	r1, [pc, #220]	; (80041f8 <HAL_GPIO_Init+0x334>)
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	089b      	lsrs	r3, r3, #2
 800411e:	3302      	adds	r3, #2
 8004120:	693a      	ldr	r2, [r7, #16]
 8004122:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004126:	4b3b      	ldr	r3, [pc, #236]	; (8004214 <HAL_GPIO_Init+0x350>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	43db      	mvns	r3, r3
 8004130:	693a      	ldr	r2, [r7, #16]
 8004132:	4013      	ands	r3, r2
 8004134:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800413e:	2b00      	cmp	r3, #0
 8004140:	d003      	beq.n	800414a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004142:	693a      	ldr	r2, [r7, #16]
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	4313      	orrs	r3, r2
 8004148:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800414a:	4a32      	ldr	r2, [pc, #200]	; (8004214 <HAL_GPIO_Init+0x350>)
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8004150:	4b30      	ldr	r3, [pc, #192]	; (8004214 <HAL_GPIO_Init+0x350>)
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	43db      	mvns	r3, r3
 800415a:	693a      	ldr	r2, [r7, #16]
 800415c:	4013      	ands	r3, r2
 800415e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004168:	2b00      	cmp	r3, #0
 800416a:	d003      	beq.n	8004174 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800416c:	693a      	ldr	r2, [r7, #16]
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	4313      	orrs	r3, r2
 8004172:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004174:	4a27      	ldr	r2, [pc, #156]	; (8004214 <HAL_GPIO_Init+0x350>)
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800417a:	4b26      	ldr	r3, [pc, #152]	; (8004214 <HAL_GPIO_Init+0x350>)
 800417c:	689b      	ldr	r3, [r3, #8]
 800417e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	43db      	mvns	r3, r3
 8004184:	693a      	ldr	r2, [r7, #16]
 8004186:	4013      	ands	r3, r2
 8004188:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004192:	2b00      	cmp	r3, #0
 8004194:	d003      	beq.n	800419e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8004196:	693a      	ldr	r2, [r7, #16]
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	4313      	orrs	r3, r2
 800419c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800419e:	4a1d      	ldr	r2, [pc, #116]	; (8004214 <HAL_GPIO_Init+0x350>)
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80041a4:	4b1b      	ldr	r3, [pc, #108]	; (8004214 <HAL_GPIO_Init+0x350>)
 80041a6:	68db      	ldr	r3, [r3, #12]
 80041a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	43db      	mvns	r3, r3
 80041ae:	693a      	ldr	r2, [r7, #16]
 80041b0:	4013      	ands	r3, r2
 80041b2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d003      	beq.n	80041c8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80041c0:	693a      	ldr	r2, [r7, #16]
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	4313      	orrs	r3, r2
 80041c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80041c8:	4a12      	ldr	r2, [pc, #72]	; (8004214 <HAL_GPIO_Init+0x350>)
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	3301      	adds	r3, #1
 80041d2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	681a      	ldr	r2, [r3, #0]
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	fa22 f303 	lsr.w	r3, r2, r3
 80041de:	2b00      	cmp	r3, #0
 80041e0:	f47f ae78 	bne.w	8003ed4 <HAL_GPIO_Init+0x10>
  }
}
 80041e4:	bf00      	nop
 80041e6:	bf00      	nop
 80041e8:	371c      	adds	r7, #28
 80041ea:	46bd      	mov	sp, r7
 80041ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f0:	4770      	bx	lr
 80041f2:	bf00      	nop
 80041f4:	40021000 	.word	0x40021000
 80041f8:	40010000 	.word	0x40010000
 80041fc:	48000400 	.word	0x48000400
 8004200:	48000800 	.word	0x48000800
 8004204:	48000c00 	.word	0x48000c00
 8004208:	48001000 	.word	0x48001000
 800420c:	48001400 	.word	0x48001400
 8004210:	48001800 	.word	0x48001800
 8004214:	40010400 	.word	0x40010400

08004218 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004218:	b480      	push	{r7}
 800421a:	b083      	sub	sp, #12
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
 8004220:	460b      	mov	r3, r1
 8004222:	807b      	strh	r3, [r7, #2]
 8004224:	4613      	mov	r3, r2
 8004226:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004228:	787b      	ldrb	r3, [r7, #1]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d003      	beq.n	8004236 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800422e:	887a      	ldrh	r2, [r7, #2]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004234:	e002      	b.n	800423c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004236:	887a      	ldrh	r2, [r7, #2]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800423c:	bf00      	nop
 800423e:	370c      	adds	r7, #12
 8004240:	46bd      	mov	sp, r7
 8004242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004246:	4770      	bx	lr

08004248 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004248:	b480      	push	{r7}
 800424a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800424c:	4b04      	ldr	r3, [pc, #16]	; (8004260 <HAL_PWREx_GetVoltageRange+0x18>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8004254:	4618      	mov	r0, r3
 8004256:	46bd      	mov	sp, r7
 8004258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425c:	4770      	bx	lr
 800425e:	bf00      	nop
 8004260:	40007000 	.word	0x40007000

08004264 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004264:	b480      	push	{r7}
 8004266:	b085      	sub	sp, #20
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004272:	d130      	bne.n	80042d6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004274:	4b23      	ldr	r3, [pc, #140]	; (8004304 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800427c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004280:	d038      	beq.n	80042f4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004282:	4b20      	ldr	r3, [pc, #128]	; (8004304 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800428a:	4a1e      	ldr	r2, [pc, #120]	; (8004304 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800428c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004290:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004292:	4b1d      	ldr	r3, [pc, #116]	; (8004308 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	2232      	movs	r2, #50	; 0x32
 8004298:	fb02 f303 	mul.w	r3, r2, r3
 800429c:	4a1b      	ldr	r2, [pc, #108]	; (800430c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800429e:	fba2 2303 	umull	r2, r3, r2, r3
 80042a2:	0c9b      	lsrs	r3, r3, #18
 80042a4:	3301      	adds	r3, #1
 80042a6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80042a8:	e002      	b.n	80042b0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	3b01      	subs	r3, #1
 80042ae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80042b0:	4b14      	ldr	r3, [pc, #80]	; (8004304 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80042b2:	695b      	ldr	r3, [r3, #20]
 80042b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042bc:	d102      	bne.n	80042c4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d1f2      	bne.n	80042aa <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80042c4:	4b0f      	ldr	r3, [pc, #60]	; (8004304 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80042c6:	695b      	ldr	r3, [r3, #20]
 80042c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042d0:	d110      	bne.n	80042f4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80042d2:	2303      	movs	r3, #3
 80042d4:	e00f      	b.n	80042f6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80042d6:	4b0b      	ldr	r3, [pc, #44]	; (8004304 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80042de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042e2:	d007      	beq.n	80042f4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80042e4:	4b07      	ldr	r3, [pc, #28]	; (8004304 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80042ec:	4a05      	ldr	r2, [pc, #20]	; (8004304 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80042ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80042f2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80042f4:	2300      	movs	r3, #0
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3714      	adds	r7, #20
 80042fa:	46bd      	mov	sp, r7
 80042fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004300:	4770      	bx	lr
 8004302:	bf00      	nop
 8004304:	40007000 	.word	0x40007000
 8004308:	20000080 	.word	0x20000080
 800430c:	431bde83 	.word	0x431bde83

08004310 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b088      	sub	sp, #32
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d101      	bne.n	8004322 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e3d4      	b.n	8004acc <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004322:	4ba1      	ldr	r3, [pc, #644]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	f003 030c 	and.w	r3, r3, #12
 800432a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800432c:	4b9e      	ldr	r3, [pc, #632]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 800432e:	68db      	ldr	r3, [r3, #12]
 8004330:	f003 0303 	and.w	r3, r3, #3
 8004334:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f003 0310 	and.w	r3, r3, #16
 800433e:	2b00      	cmp	r3, #0
 8004340:	f000 80e4 	beq.w	800450c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004344:	69bb      	ldr	r3, [r7, #24]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d007      	beq.n	800435a <HAL_RCC_OscConfig+0x4a>
 800434a:	69bb      	ldr	r3, [r7, #24]
 800434c:	2b0c      	cmp	r3, #12
 800434e:	f040 808b 	bne.w	8004468 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	2b01      	cmp	r3, #1
 8004356:	f040 8087 	bne.w	8004468 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800435a:	4b93      	ldr	r3, [pc, #588]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f003 0302 	and.w	r3, r3, #2
 8004362:	2b00      	cmp	r3, #0
 8004364:	d005      	beq.n	8004372 <HAL_RCC_OscConfig+0x62>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	699b      	ldr	r3, [r3, #24]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d101      	bne.n	8004372 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	e3ac      	b.n	8004acc <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6a1a      	ldr	r2, [r3, #32]
 8004376:	4b8c      	ldr	r3, [pc, #560]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f003 0308 	and.w	r3, r3, #8
 800437e:	2b00      	cmp	r3, #0
 8004380:	d004      	beq.n	800438c <HAL_RCC_OscConfig+0x7c>
 8004382:	4b89      	ldr	r3, [pc, #548]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800438a:	e005      	b.n	8004398 <HAL_RCC_OscConfig+0x88>
 800438c:	4b86      	ldr	r3, [pc, #536]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 800438e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004392:	091b      	lsrs	r3, r3, #4
 8004394:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004398:	4293      	cmp	r3, r2
 800439a:	d223      	bcs.n	80043e4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6a1b      	ldr	r3, [r3, #32]
 80043a0:	4618      	mov	r0, r3
 80043a2:	f000 fd41 	bl	8004e28 <RCC_SetFlashLatencyFromMSIRange>
 80043a6:	4603      	mov	r3, r0
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d001      	beq.n	80043b0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	e38d      	b.n	8004acc <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80043b0:	4b7d      	ldr	r3, [pc, #500]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a7c      	ldr	r2, [pc, #496]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 80043b6:	f043 0308 	orr.w	r3, r3, #8
 80043ba:	6013      	str	r3, [r2, #0]
 80043bc:	4b7a      	ldr	r3, [pc, #488]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6a1b      	ldr	r3, [r3, #32]
 80043c8:	4977      	ldr	r1, [pc, #476]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 80043ca:	4313      	orrs	r3, r2
 80043cc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80043ce:	4b76      	ldr	r3, [pc, #472]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	69db      	ldr	r3, [r3, #28]
 80043da:	021b      	lsls	r3, r3, #8
 80043dc:	4972      	ldr	r1, [pc, #456]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 80043de:	4313      	orrs	r3, r2
 80043e0:	604b      	str	r3, [r1, #4]
 80043e2:	e025      	b.n	8004430 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80043e4:	4b70      	ldr	r3, [pc, #448]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a6f      	ldr	r2, [pc, #444]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 80043ea:	f043 0308 	orr.w	r3, r3, #8
 80043ee:	6013      	str	r3, [r2, #0]
 80043f0:	4b6d      	ldr	r3, [pc, #436]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6a1b      	ldr	r3, [r3, #32]
 80043fc:	496a      	ldr	r1, [pc, #424]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 80043fe:	4313      	orrs	r3, r2
 8004400:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004402:	4b69      	ldr	r3, [pc, #420]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	69db      	ldr	r3, [r3, #28]
 800440e:	021b      	lsls	r3, r3, #8
 8004410:	4965      	ldr	r1, [pc, #404]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 8004412:	4313      	orrs	r3, r2
 8004414:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004416:	69bb      	ldr	r3, [r7, #24]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d109      	bne.n	8004430 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6a1b      	ldr	r3, [r3, #32]
 8004420:	4618      	mov	r0, r3
 8004422:	f000 fd01 	bl	8004e28 <RCC_SetFlashLatencyFromMSIRange>
 8004426:	4603      	mov	r3, r0
 8004428:	2b00      	cmp	r3, #0
 800442a:	d001      	beq.n	8004430 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e34d      	b.n	8004acc <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004430:	f000 fc36 	bl	8004ca0 <HAL_RCC_GetSysClockFreq>
 8004434:	4602      	mov	r2, r0
 8004436:	4b5c      	ldr	r3, [pc, #368]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 8004438:	689b      	ldr	r3, [r3, #8]
 800443a:	091b      	lsrs	r3, r3, #4
 800443c:	f003 030f 	and.w	r3, r3, #15
 8004440:	495a      	ldr	r1, [pc, #360]	; (80045ac <HAL_RCC_OscConfig+0x29c>)
 8004442:	5ccb      	ldrb	r3, [r1, r3]
 8004444:	f003 031f 	and.w	r3, r3, #31
 8004448:	fa22 f303 	lsr.w	r3, r2, r3
 800444c:	4a58      	ldr	r2, [pc, #352]	; (80045b0 <HAL_RCC_OscConfig+0x2a0>)
 800444e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004450:	4b58      	ldr	r3, [pc, #352]	; (80045b4 <HAL_RCC_OscConfig+0x2a4>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4618      	mov	r0, r3
 8004456:	f7fd fcf9 	bl	8001e4c <HAL_InitTick>
 800445a:	4603      	mov	r3, r0
 800445c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800445e:	7bfb      	ldrb	r3, [r7, #15]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d052      	beq.n	800450a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004464:	7bfb      	ldrb	r3, [r7, #15]
 8004466:	e331      	b.n	8004acc <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	699b      	ldr	r3, [r3, #24]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d032      	beq.n	80044d6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004470:	4b4d      	ldr	r3, [pc, #308]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a4c      	ldr	r2, [pc, #304]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 8004476:	f043 0301 	orr.w	r3, r3, #1
 800447a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800447c:	f7fd fd36 	bl	8001eec <HAL_GetTick>
 8004480:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004482:	e008      	b.n	8004496 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004484:	f7fd fd32 	bl	8001eec <HAL_GetTick>
 8004488:	4602      	mov	r2, r0
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	1ad3      	subs	r3, r2, r3
 800448e:	2b02      	cmp	r3, #2
 8004490:	d901      	bls.n	8004496 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004492:	2303      	movs	r3, #3
 8004494:	e31a      	b.n	8004acc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004496:	4b44      	ldr	r3, [pc, #272]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f003 0302 	and.w	r3, r3, #2
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d0f0      	beq.n	8004484 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80044a2:	4b41      	ldr	r3, [pc, #260]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a40      	ldr	r2, [pc, #256]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 80044a8:	f043 0308 	orr.w	r3, r3, #8
 80044ac:	6013      	str	r3, [r2, #0]
 80044ae:	4b3e      	ldr	r3, [pc, #248]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6a1b      	ldr	r3, [r3, #32]
 80044ba:	493b      	ldr	r1, [pc, #236]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 80044bc:	4313      	orrs	r3, r2
 80044be:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80044c0:	4b39      	ldr	r3, [pc, #228]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	69db      	ldr	r3, [r3, #28]
 80044cc:	021b      	lsls	r3, r3, #8
 80044ce:	4936      	ldr	r1, [pc, #216]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 80044d0:	4313      	orrs	r3, r2
 80044d2:	604b      	str	r3, [r1, #4]
 80044d4:	e01a      	b.n	800450c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80044d6:	4b34      	ldr	r3, [pc, #208]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a33      	ldr	r2, [pc, #204]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 80044dc:	f023 0301 	bic.w	r3, r3, #1
 80044e0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80044e2:	f7fd fd03 	bl	8001eec <HAL_GetTick>
 80044e6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80044e8:	e008      	b.n	80044fc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80044ea:	f7fd fcff 	bl	8001eec <HAL_GetTick>
 80044ee:	4602      	mov	r2, r0
 80044f0:	693b      	ldr	r3, [r7, #16]
 80044f2:	1ad3      	subs	r3, r2, r3
 80044f4:	2b02      	cmp	r3, #2
 80044f6:	d901      	bls.n	80044fc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80044f8:	2303      	movs	r3, #3
 80044fa:	e2e7      	b.n	8004acc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80044fc:	4b2a      	ldr	r3, [pc, #168]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f003 0302 	and.w	r3, r3, #2
 8004504:	2b00      	cmp	r3, #0
 8004506:	d1f0      	bne.n	80044ea <HAL_RCC_OscConfig+0x1da>
 8004508:	e000      	b.n	800450c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800450a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f003 0301 	and.w	r3, r3, #1
 8004514:	2b00      	cmp	r3, #0
 8004516:	d074      	beq.n	8004602 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004518:	69bb      	ldr	r3, [r7, #24]
 800451a:	2b08      	cmp	r3, #8
 800451c:	d005      	beq.n	800452a <HAL_RCC_OscConfig+0x21a>
 800451e:	69bb      	ldr	r3, [r7, #24]
 8004520:	2b0c      	cmp	r3, #12
 8004522:	d10e      	bne.n	8004542 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004524:	697b      	ldr	r3, [r7, #20]
 8004526:	2b03      	cmp	r3, #3
 8004528:	d10b      	bne.n	8004542 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800452a:	4b1f      	ldr	r3, [pc, #124]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004532:	2b00      	cmp	r3, #0
 8004534:	d064      	beq.n	8004600 <HAL_RCC_OscConfig+0x2f0>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d160      	bne.n	8004600 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	e2c4      	b.n	8004acc <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800454a:	d106      	bne.n	800455a <HAL_RCC_OscConfig+0x24a>
 800454c:	4b16      	ldr	r3, [pc, #88]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4a15      	ldr	r2, [pc, #84]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 8004552:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004556:	6013      	str	r3, [r2, #0]
 8004558:	e01d      	b.n	8004596 <HAL_RCC_OscConfig+0x286>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004562:	d10c      	bne.n	800457e <HAL_RCC_OscConfig+0x26e>
 8004564:	4b10      	ldr	r3, [pc, #64]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a0f      	ldr	r2, [pc, #60]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 800456a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800456e:	6013      	str	r3, [r2, #0]
 8004570:	4b0d      	ldr	r3, [pc, #52]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a0c      	ldr	r2, [pc, #48]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 8004576:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800457a:	6013      	str	r3, [r2, #0]
 800457c:	e00b      	b.n	8004596 <HAL_RCC_OscConfig+0x286>
 800457e:	4b0a      	ldr	r3, [pc, #40]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4a09      	ldr	r2, [pc, #36]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 8004584:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004588:	6013      	str	r3, [r2, #0]
 800458a:	4b07      	ldr	r3, [pc, #28]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a06      	ldr	r2, [pc, #24]	; (80045a8 <HAL_RCC_OscConfig+0x298>)
 8004590:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004594:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d01c      	beq.n	80045d8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800459e:	f7fd fca5 	bl	8001eec <HAL_GetTick>
 80045a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80045a4:	e011      	b.n	80045ca <HAL_RCC_OscConfig+0x2ba>
 80045a6:	bf00      	nop
 80045a8:	40021000 	.word	0x40021000
 80045ac:	08009d94 	.word	0x08009d94
 80045b0:	20000080 	.word	0x20000080
 80045b4:	20000084 	.word	0x20000084
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045b8:	f7fd fc98 	bl	8001eec <HAL_GetTick>
 80045bc:	4602      	mov	r2, r0
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	1ad3      	subs	r3, r2, r3
 80045c2:	2b64      	cmp	r3, #100	; 0x64
 80045c4:	d901      	bls.n	80045ca <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80045c6:	2303      	movs	r3, #3
 80045c8:	e280      	b.n	8004acc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80045ca:	4baf      	ldr	r3, [pc, #700]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d0f0      	beq.n	80045b8 <HAL_RCC_OscConfig+0x2a8>
 80045d6:	e014      	b.n	8004602 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045d8:	f7fd fc88 	bl	8001eec <HAL_GetTick>
 80045dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80045de:	e008      	b.n	80045f2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045e0:	f7fd fc84 	bl	8001eec <HAL_GetTick>
 80045e4:	4602      	mov	r2, r0
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	1ad3      	subs	r3, r2, r3
 80045ea:	2b64      	cmp	r3, #100	; 0x64
 80045ec:	d901      	bls.n	80045f2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80045ee:	2303      	movs	r3, #3
 80045f0:	e26c      	b.n	8004acc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80045f2:	4ba5      	ldr	r3, [pc, #660]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d1f0      	bne.n	80045e0 <HAL_RCC_OscConfig+0x2d0>
 80045fe:	e000      	b.n	8004602 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004600:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f003 0302 	and.w	r3, r3, #2
 800460a:	2b00      	cmp	r3, #0
 800460c:	d060      	beq.n	80046d0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800460e:	69bb      	ldr	r3, [r7, #24]
 8004610:	2b04      	cmp	r3, #4
 8004612:	d005      	beq.n	8004620 <HAL_RCC_OscConfig+0x310>
 8004614:	69bb      	ldr	r3, [r7, #24]
 8004616:	2b0c      	cmp	r3, #12
 8004618:	d119      	bne.n	800464e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	2b02      	cmp	r3, #2
 800461e:	d116      	bne.n	800464e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004620:	4b99      	ldr	r3, [pc, #612]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004628:	2b00      	cmp	r3, #0
 800462a:	d005      	beq.n	8004638 <HAL_RCC_OscConfig+0x328>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d101      	bne.n	8004638 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004634:	2301      	movs	r3, #1
 8004636:	e249      	b.n	8004acc <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004638:	4b93      	ldr	r3, [pc, #588]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	691b      	ldr	r3, [r3, #16]
 8004644:	061b      	lsls	r3, r3, #24
 8004646:	4990      	ldr	r1, [pc, #576]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 8004648:	4313      	orrs	r3, r2
 800464a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800464c:	e040      	b.n	80046d0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	68db      	ldr	r3, [r3, #12]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d023      	beq.n	800469e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004656:	4b8c      	ldr	r3, [pc, #560]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a8b      	ldr	r2, [pc, #556]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 800465c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004660:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004662:	f7fd fc43 	bl	8001eec <HAL_GetTick>
 8004666:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004668:	e008      	b.n	800467c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800466a:	f7fd fc3f 	bl	8001eec <HAL_GetTick>
 800466e:	4602      	mov	r2, r0
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	1ad3      	subs	r3, r2, r3
 8004674:	2b02      	cmp	r3, #2
 8004676:	d901      	bls.n	800467c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004678:	2303      	movs	r3, #3
 800467a:	e227      	b.n	8004acc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800467c:	4b82      	ldr	r3, [pc, #520]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004684:	2b00      	cmp	r3, #0
 8004686:	d0f0      	beq.n	800466a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004688:	4b7f      	ldr	r3, [pc, #508]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	691b      	ldr	r3, [r3, #16]
 8004694:	061b      	lsls	r3, r3, #24
 8004696:	497c      	ldr	r1, [pc, #496]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 8004698:	4313      	orrs	r3, r2
 800469a:	604b      	str	r3, [r1, #4]
 800469c:	e018      	b.n	80046d0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800469e:	4b7a      	ldr	r3, [pc, #488]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a79      	ldr	r2, [pc, #484]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 80046a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80046a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046aa:	f7fd fc1f 	bl	8001eec <HAL_GetTick>
 80046ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80046b0:	e008      	b.n	80046c4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046b2:	f7fd fc1b 	bl	8001eec <HAL_GetTick>
 80046b6:	4602      	mov	r2, r0
 80046b8:	693b      	ldr	r3, [r7, #16]
 80046ba:	1ad3      	subs	r3, r2, r3
 80046bc:	2b02      	cmp	r3, #2
 80046be:	d901      	bls.n	80046c4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80046c0:	2303      	movs	r3, #3
 80046c2:	e203      	b.n	8004acc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80046c4:	4b70      	ldr	r3, [pc, #448]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d1f0      	bne.n	80046b2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f003 0308 	and.w	r3, r3, #8
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d03c      	beq.n	8004756 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	695b      	ldr	r3, [r3, #20]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d01c      	beq.n	800471e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046e4:	4b68      	ldr	r3, [pc, #416]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 80046e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80046ea:	4a67      	ldr	r2, [pc, #412]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 80046ec:	f043 0301 	orr.w	r3, r3, #1
 80046f0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046f4:	f7fd fbfa 	bl	8001eec <HAL_GetTick>
 80046f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80046fa:	e008      	b.n	800470e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046fc:	f7fd fbf6 	bl	8001eec <HAL_GetTick>
 8004700:	4602      	mov	r2, r0
 8004702:	693b      	ldr	r3, [r7, #16]
 8004704:	1ad3      	subs	r3, r2, r3
 8004706:	2b02      	cmp	r3, #2
 8004708:	d901      	bls.n	800470e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800470a:	2303      	movs	r3, #3
 800470c:	e1de      	b.n	8004acc <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800470e:	4b5e      	ldr	r3, [pc, #376]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 8004710:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004714:	f003 0302 	and.w	r3, r3, #2
 8004718:	2b00      	cmp	r3, #0
 800471a:	d0ef      	beq.n	80046fc <HAL_RCC_OscConfig+0x3ec>
 800471c:	e01b      	b.n	8004756 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800471e:	4b5a      	ldr	r3, [pc, #360]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 8004720:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004724:	4a58      	ldr	r2, [pc, #352]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 8004726:	f023 0301 	bic.w	r3, r3, #1
 800472a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800472e:	f7fd fbdd 	bl	8001eec <HAL_GetTick>
 8004732:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004734:	e008      	b.n	8004748 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004736:	f7fd fbd9 	bl	8001eec <HAL_GetTick>
 800473a:	4602      	mov	r2, r0
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	1ad3      	subs	r3, r2, r3
 8004740:	2b02      	cmp	r3, #2
 8004742:	d901      	bls.n	8004748 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004744:	2303      	movs	r3, #3
 8004746:	e1c1      	b.n	8004acc <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004748:	4b4f      	ldr	r3, [pc, #316]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 800474a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800474e:	f003 0302 	and.w	r3, r3, #2
 8004752:	2b00      	cmp	r3, #0
 8004754:	d1ef      	bne.n	8004736 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f003 0304 	and.w	r3, r3, #4
 800475e:	2b00      	cmp	r3, #0
 8004760:	f000 80a6 	beq.w	80048b0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004764:	2300      	movs	r3, #0
 8004766:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004768:	4b47      	ldr	r3, [pc, #284]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 800476a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800476c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004770:	2b00      	cmp	r3, #0
 8004772:	d10d      	bne.n	8004790 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004774:	4b44      	ldr	r3, [pc, #272]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 8004776:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004778:	4a43      	ldr	r2, [pc, #268]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 800477a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800477e:	6593      	str	r3, [r2, #88]	; 0x58
 8004780:	4b41      	ldr	r3, [pc, #260]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 8004782:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004784:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004788:	60bb      	str	r3, [r7, #8]
 800478a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800478c:	2301      	movs	r3, #1
 800478e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004790:	4b3e      	ldr	r3, [pc, #248]	; (800488c <HAL_RCC_OscConfig+0x57c>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004798:	2b00      	cmp	r3, #0
 800479a:	d118      	bne.n	80047ce <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800479c:	4b3b      	ldr	r3, [pc, #236]	; (800488c <HAL_RCC_OscConfig+0x57c>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a3a      	ldr	r2, [pc, #232]	; (800488c <HAL_RCC_OscConfig+0x57c>)
 80047a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047a6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047a8:	f7fd fba0 	bl	8001eec <HAL_GetTick>
 80047ac:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047ae:	e008      	b.n	80047c2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047b0:	f7fd fb9c 	bl	8001eec <HAL_GetTick>
 80047b4:	4602      	mov	r2, r0
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	1ad3      	subs	r3, r2, r3
 80047ba:	2b02      	cmp	r3, #2
 80047bc:	d901      	bls.n	80047c2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80047be:	2303      	movs	r3, #3
 80047c0:	e184      	b.n	8004acc <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047c2:	4b32      	ldr	r3, [pc, #200]	; (800488c <HAL_RCC_OscConfig+0x57c>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d0f0      	beq.n	80047b0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	689b      	ldr	r3, [r3, #8]
 80047d2:	2b01      	cmp	r3, #1
 80047d4:	d108      	bne.n	80047e8 <HAL_RCC_OscConfig+0x4d8>
 80047d6:	4b2c      	ldr	r3, [pc, #176]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 80047d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047dc:	4a2a      	ldr	r2, [pc, #168]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 80047de:	f043 0301 	orr.w	r3, r3, #1
 80047e2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80047e6:	e024      	b.n	8004832 <HAL_RCC_OscConfig+0x522>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	689b      	ldr	r3, [r3, #8]
 80047ec:	2b05      	cmp	r3, #5
 80047ee:	d110      	bne.n	8004812 <HAL_RCC_OscConfig+0x502>
 80047f0:	4b25      	ldr	r3, [pc, #148]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 80047f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047f6:	4a24      	ldr	r2, [pc, #144]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 80047f8:	f043 0304 	orr.w	r3, r3, #4
 80047fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004800:	4b21      	ldr	r3, [pc, #132]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 8004802:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004806:	4a20      	ldr	r2, [pc, #128]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 8004808:	f043 0301 	orr.w	r3, r3, #1
 800480c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004810:	e00f      	b.n	8004832 <HAL_RCC_OscConfig+0x522>
 8004812:	4b1d      	ldr	r3, [pc, #116]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 8004814:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004818:	4a1b      	ldr	r2, [pc, #108]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 800481a:	f023 0301 	bic.w	r3, r3, #1
 800481e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004822:	4b19      	ldr	r3, [pc, #100]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 8004824:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004828:	4a17      	ldr	r2, [pc, #92]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 800482a:	f023 0304 	bic.w	r3, r3, #4
 800482e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d016      	beq.n	8004868 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800483a:	f7fd fb57 	bl	8001eec <HAL_GetTick>
 800483e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004840:	e00a      	b.n	8004858 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004842:	f7fd fb53 	bl	8001eec <HAL_GetTick>
 8004846:	4602      	mov	r2, r0
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	1ad3      	subs	r3, r2, r3
 800484c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004850:	4293      	cmp	r3, r2
 8004852:	d901      	bls.n	8004858 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8004854:	2303      	movs	r3, #3
 8004856:	e139      	b.n	8004acc <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004858:	4b0b      	ldr	r3, [pc, #44]	; (8004888 <HAL_RCC_OscConfig+0x578>)
 800485a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800485e:	f003 0302 	and.w	r3, r3, #2
 8004862:	2b00      	cmp	r3, #0
 8004864:	d0ed      	beq.n	8004842 <HAL_RCC_OscConfig+0x532>
 8004866:	e01a      	b.n	800489e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004868:	f7fd fb40 	bl	8001eec <HAL_GetTick>
 800486c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800486e:	e00f      	b.n	8004890 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004870:	f7fd fb3c 	bl	8001eec <HAL_GetTick>
 8004874:	4602      	mov	r2, r0
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	1ad3      	subs	r3, r2, r3
 800487a:	f241 3288 	movw	r2, #5000	; 0x1388
 800487e:	4293      	cmp	r3, r2
 8004880:	d906      	bls.n	8004890 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004882:	2303      	movs	r3, #3
 8004884:	e122      	b.n	8004acc <HAL_RCC_OscConfig+0x7bc>
 8004886:	bf00      	nop
 8004888:	40021000 	.word	0x40021000
 800488c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004890:	4b90      	ldr	r3, [pc, #576]	; (8004ad4 <HAL_RCC_OscConfig+0x7c4>)
 8004892:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004896:	f003 0302 	and.w	r3, r3, #2
 800489a:	2b00      	cmp	r3, #0
 800489c:	d1e8      	bne.n	8004870 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800489e:	7ffb      	ldrb	r3, [r7, #31]
 80048a0:	2b01      	cmp	r3, #1
 80048a2:	d105      	bne.n	80048b0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048a4:	4b8b      	ldr	r3, [pc, #556]	; (8004ad4 <HAL_RCC_OscConfig+0x7c4>)
 80048a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048a8:	4a8a      	ldr	r2, [pc, #552]	; (8004ad4 <HAL_RCC_OscConfig+0x7c4>)
 80048aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048ae:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	f000 8108 	beq.w	8004aca <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048be:	2b02      	cmp	r3, #2
 80048c0:	f040 80d0 	bne.w	8004a64 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80048c4:	4b83      	ldr	r3, [pc, #524]	; (8004ad4 <HAL_RCC_OscConfig+0x7c4>)
 80048c6:	68db      	ldr	r3, [r3, #12]
 80048c8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	f003 0203 	and.w	r2, r3, #3
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048d4:	429a      	cmp	r2, r3
 80048d6:	d130      	bne.n	800493a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048e2:	3b01      	subs	r3, #1
 80048e4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80048e6:	429a      	cmp	r2, r3
 80048e8:	d127      	bne.n	800493a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048f4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80048f6:	429a      	cmp	r2, r3
 80048f8:	d11f      	bne.n	800493a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004900:	687a      	ldr	r2, [r7, #4]
 8004902:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004904:	2a07      	cmp	r2, #7
 8004906:	bf14      	ite	ne
 8004908:	2201      	movne	r2, #1
 800490a:	2200      	moveq	r2, #0
 800490c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800490e:	4293      	cmp	r3, r2
 8004910:	d113      	bne.n	800493a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800491c:	085b      	lsrs	r3, r3, #1
 800491e:	3b01      	subs	r3, #1
 8004920:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004922:	429a      	cmp	r2, r3
 8004924:	d109      	bne.n	800493a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004926:	697b      	ldr	r3, [r7, #20]
 8004928:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004930:	085b      	lsrs	r3, r3, #1
 8004932:	3b01      	subs	r3, #1
 8004934:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004936:	429a      	cmp	r2, r3
 8004938:	d06e      	beq.n	8004a18 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800493a:	69bb      	ldr	r3, [r7, #24]
 800493c:	2b0c      	cmp	r3, #12
 800493e:	d069      	beq.n	8004a14 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004940:	4b64      	ldr	r3, [pc, #400]	; (8004ad4 <HAL_RCC_OscConfig+0x7c4>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004948:	2b00      	cmp	r3, #0
 800494a:	d105      	bne.n	8004958 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800494c:	4b61      	ldr	r3, [pc, #388]	; (8004ad4 <HAL_RCC_OscConfig+0x7c4>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004954:	2b00      	cmp	r3, #0
 8004956:	d001      	beq.n	800495c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004958:	2301      	movs	r3, #1
 800495a:	e0b7      	b.n	8004acc <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800495c:	4b5d      	ldr	r3, [pc, #372]	; (8004ad4 <HAL_RCC_OscConfig+0x7c4>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a5c      	ldr	r2, [pc, #368]	; (8004ad4 <HAL_RCC_OscConfig+0x7c4>)
 8004962:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004966:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004968:	f7fd fac0 	bl	8001eec <HAL_GetTick>
 800496c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800496e:	e008      	b.n	8004982 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004970:	f7fd fabc 	bl	8001eec <HAL_GetTick>
 8004974:	4602      	mov	r2, r0
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	1ad3      	subs	r3, r2, r3
 800497a:	2b02      	cmp	r3, #2
 800497c:	d901      	bls.n	8004982 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800497e:	2303      	movs	r3, #3
 8004980:	e0a4      	b.n	8004acc <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004982:	4b54      	ldr	r3, [pc, #336]	; (8004ad4 <HAL_RCC_OscConfig+0x7c4>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800498a:	2b00      	cmp	r3, #0
 800498c:	d1f0      	bne.n	8004970 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800498e:	4b51      	ldr	r3, [pc, #324]	; (8004ad4 <HAL_RCC_OscConfig+0x7c4>)
 8004990:	68da      	ldr	r2, [r3, #12]
 8004992:	4b51      	ldr	r3, [pc, #324]	; (8004ad8 <HAL_RCC_OscConfig+0x7c8>)
 8004994:	4013      	ands	r3, r2
 8004996:	687a      	ldr	r2, [r7, #4]
 8004998:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800499a:	687a      	ldr	r2, [r7, #4]
 800499c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800499e:	3a01      	subs	r2, #1
 80049a0:	0112      	lsls	r2, r2, #4
 80049a2:	4311      	orrs	r1, r2
 80049a4:	687a      	ldr	r2, [r7, #4]
 80049a6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80049a8:	0212      	lsls	r2, r2, #8
 80049aa:	4311      	orrs	r1, r2
 80049ac:	687a      	ldr	r2, [r7, #4]
 80049ae:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80049b0:	0852      	lsrs	r2, r2, #1
 80049b2:	3a01      	subs	r2, #1
 80049b4:	0552      	lsls	r2, r2, #21
 80049b6:	4311      	orrs	r1, r2
 80049b8:	687a      	ldr	r2, [r7, #4]
 80049ba:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80049bc:	0852      	lsrs	r2, r2, #1
 80049be:	3a01      	subs	r2, #1
 80049c0:	0652      	lsls	r2, r2, #25
 80049c2:	4311      	orrs	r1, r2
 80049c4:	687a      	ldr	r2, [r7, #4]
 80049c6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80049c8:	0912      	lsrs	r2, r2, #4
 80049ca:	0452      	lsls	r2, r2, #17
 80049cc:	430a      	orrs	r2, r1
 80049ce:	4941      	ldr	r1, [pc, #260]	; (8004ad4 <HAL_RCC_OscConfig+0x7c4>)
 80049d0:	4313      	orrs	r3, r2
 80049d2:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80049d4:	4b3f      	ldr	r3, [pc, #252]	; (8004ad4 <HAL_RCC_OscConfig+0x7c4>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a3e      	ldr	r2, [pc, #248]	; (8004ad4 <HAL_RCC_OscConfig+0x7c4>)
 80049da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80049de:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80049e0:	4b3c      	ldr	r3, [pc, #240]	; (8004ad4 <HAL_RCC_OscConfig+0x7c4>)
 80049e2:	68db      	ldr	r3, [r3, #12]
 80049e4:	4a3b      	ldr	r2, [pc, #236]	; (8004ad4 <HAL_RCC_OscConfig+0x7c4>)
 80049e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80049ea:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80049ec:	f7fd fa7e 	bl	8001eec <HAL_GetTick>
 80049f0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80049f2:	e008      	b.n	8004a06 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049f4:	f7fd fa7a 	bl	8001eec <HAL_GetTick>
 80049f8:	4602      	mov	r2, r0
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	1ad3      	subs	r3, r2, r3
 80049fe:	2b02      	cmp	r3, #2
 8004a00:	d901      	bls.n	8004a06 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004a02:	2303      	movs	r3, #3
 8004a04:	e062      	b.n	8004acc <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a06:	4b33      	ldr	r3, [pc, #204]	; (8004ad4 <HAL_RCC_OscConfig+0x7c4>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d0f0      	beq.n	80049f4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004a12:	e05a      	b.n	8004aca <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	e059      	b.n	8004acc <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a18:	4b2e      	ldr	r3, [pc, #184]	; (8004ad4 <HAL_RCC_OscConfig+0x7c4>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d152      	bne.n	8004aca <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004a24:	4b2b      	ldr	r3, [pc, #172]	; (8004ad4 <HAL_RCC_OscConfig+0x7c4>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a2a      	ldr	r2, [pc, #168]	; (8004ad4 <HAL_RCC_OscConfig+0x7c4>)
 8004a2a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004a2e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004a30:	4b28      	ldr	r3, [pc, #160]	; (8004ad4 <HAL_RCC_OscConfig+0x7c4>)
 8004a32:	68db      	ldr	r3, [r3, #12]
 8004a34:	4a27      	ldr	r2, [pc, #156]	; (8004ad4 <HAL_RCC_OscConfig+0x7c4>)
 8004a36:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004a3a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004a3c:	f7fd fa56 	bl	8001eec <HAL_GetTick>
 8004a40:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a42:	e008      	b.n	8004a56 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a44:	f7fd fa52 	bl	8001eec <HAL_GetTick>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	1ad3      	subs	r3, r2, r3
 8004a4e:	2b02      	cmp	r3, #2
 8004a50:	d901      	bls.n	8004a56 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004a52:	2303      	movs	r3, #3
 8004a54:	e03a      	b.n	8004acc <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a56:	4b1f      	ldr	r3, [pc, #124]	; (8004ad4 <HAL_RCC_OscConfig+0x7c4>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d0f0      	beq.n	8004a44 <HAL_RCC_OscConfig+0x734>
 8004a62:	e032      	b.n	8004aca <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004a64:	69bb      	ldr	r3, [r7, #24]
 8004a66:	2b0c      	cmp	r3, #12
 8004a68:	d02d      	beq.n	8004ac6 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a6a:	4b1a      	ldr	r3, [pc, #104]	; (8004ad4 <HAL_RCC_OscConfig+0x7c4>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a19      	ldr	r2, [pc, #100]	; (8004ad4 <HAL_RCC_OscConfig+0x7c4>)
 8004a70:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004a74:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8004a76:	4b17      	ldr	r3, [pc, #92]	; (8004ad4 <HAL_RCC_OscConfig+0x7c4>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d105      	bne.n	8004a8e <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004a82:	4b14      	ldr	r3, [pc, #80]	; (8004ad4 <HAL_RCC_OscConfig+0x7c4>)
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	4a13      	ldr	r2, [pc, #76]	; (8004ad4 <HAL_RCC_OscConfig+0x7c4>)
 8004a88:	f023 0303 	bic.w	r3, r3, #3
 8004a8c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004a8e:	4b11      	ldr	r3, [pc, #68]	; (8004ad4 <HAL_RCC_OscConfig+0x7c4>)
 8004a90:	68db      	ldr	r3, [r3, #12]
 8004a92:	4a10      	ldr	r2, [pc, #64]	; (8004ad4 <HAL_RCC_OscConfig+0x7c4>)
 8004a94:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004a98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a9c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a9e:	f7fd fa25 	bl	8001eec <HAL_GetTick>
 8004aa2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004aa4:	e008      	b.n	8004ab8 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004aa6:	f7fd fa21 	bl	8001eec <HAL_GetTick>
 8004aaa:	4602      	mov	r2, r0
 8004aac:	693b      	ldr	r3, [r7, #16]
 8004aae:	1ad3      	subs	r3, r2, r3
 8004ab0:	2b02      	cmp	r3, #2
 8004ab2:	d901      	bls.n	8004ab8 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8004ab4:	2303      	movs	r3, #3
 8004ab6:	e009      	b.n	8004acc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ab8:	4b06      	ldr	r3, [pc, #24]	; (8004ad4 <HAL_RCC_OscConfig+0x7c4>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d1f0      	bne.n	8004aa6 <HAL_RCC_OscConfig+0x796>
 8004ac4:	e001      	b.n	8004aca <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e000      	b.n	8004acc <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8004aca:	2300      	movs	r3, #0
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	3720      	adds	r7, #32
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bd80      	pop	{r7, pc}
 8004ad4:	40021000 	.word	0x40021000
 8004ad8:	f99d808c 	.word	0xf99d808c

08004adc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b084      	sub	sp, #16
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
 8004ae4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d101      	bne.n	8004af0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004aec:	2301      	movs	r3, #1
 8004aee:	e0c8      	b.n	8004c82 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004af0:	4b66      	ldr	r3, [pc, #408]	; (8004c8c <HAL_RCC_ClockConfig+0x1b0>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f003 0307 	and.w	r3, r3, #7
 8004af8:	683a      	ldr	r2, [r7, #0]
 8004afa:	429a      	cmp	r2, r3
 8004afc:	d910      	bls.n	8004b20 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004afe:	4b63      	ldr	r3, [pc, #396]	; (8004c8c <HAL_RCC_ClockConfig+0x1b0>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f023 0207 	bic.w	r2, r3, #7
 8004b06:	4961      	ldr	r1, [pc, #388]	; (8004c8c <HAL_RCC_ClockConfig+0x1b0>)
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b0e:	4b5f      	ldr	r3, [pc, #380]	; (8004c8c <HAL_RCC_ClockConfig+0x1b0>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f003 0307 	and.w	r3, r3, #7
 8004b16:	683a      	ldr	r2, [r7, #0]
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d001      	beq.n	8004b20 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	e0b0      	b.n	8004c82 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f003 0301 	and.w	r3, r3, #1
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d04c      	beq.n	8004bc6 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	2b03      	cmp	r3, #3
 8004b32:	d107      	bne.n	8004b44 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b34:	4b56      	ldr	r3, [pc, #344]	; (8004c90 <HAL_RCC_ClockConfig+0x1b4>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d121      	bne.n	8004b84 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8004b40:	2301      	movs	r3, #1
 8004b42:	e09e      	b.n	8004c82 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	2b02      	cmp	r3, #2
 8004b4a:	d107      	bne.n	8004b5c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b4c:	4b50      	ldr	r3, [pc, #320]	; (8004c90 <HAL_RCC_ClockConfig+0x1b4>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d115      	bne.n	8004b84 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	e092      	b.n	8004c82 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d107      	bne.n	8004b74 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004b64:	4b4a      	ldr	r3, [pc, #296]	; (8004c90 <HAL_RCC_ClockConfig+0x1b4>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f003 0302 	and.w	r3, r3, #2
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d109      	bne.n	8004b84 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004b70:	2301      	movs	r3, #1
 8004b72:	e086      	b.n	8004c82 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b74:	4b46      	ldr	r3, [pc, #280]	; (8004c90 <HAL_RCC_ClockConfig+0x1b4>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d101      	bne.n	8004b84 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004b80:	2301      	movs	r3, #1
 8004b82:	e07e      	b.n	8004c82 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004b84:	4b42      	ldr	r3, [pc, #264]	; (8004c90 <HAL_RCC_ClockConfig+0x1b4>)
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	f023 0203 	bic.w	r2, r3, #3
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	493f      	ldr	r1, [pc, #252]	; (8004c90 <HAL_RCC_ClockConfig+0x1b4>)
 8004b92:	4313      	orrs	r3, r2
 8004b94:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b96:	f7fd f9a9 	bl	8001eec <HAL_GetTick>
 8004b9a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b9c:	e00a      	b.n	8004bb4 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b9e:	f7fd f9a5 	bl	8001eec <HAL_GetTick>
 8004ba2:	4602      	mov	r2, r0
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	1ad3      	subs	r3, r2, r3
 8004ba8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d901      	bls.n	8004bb4 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8004bb0:	2303      	movs	r3, #3
 8004bb2:	e066      	b.n	8004c82 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bb4:	4b36      	ldr	r3, [pc, #216]	; (8004c90 <HAL_RCC_ClockConfig+0x1b4>)
 8004bb6:	689b      	ldr	r3, [r3, #8]
 8004bb8:	f003 020c 	and.w	r2, r3, #12
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	009b      	lsls	r3, r3, #2
 8004bc2:	429a      	cmp	r2, r3
 8004bc4:	d1eb      	bne.n	8004b9e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f003 0302 	and.w	r3, r3, #2
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d008      	beq.n	8004be4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bd2:	4b2f      	ldr	r3, [pc, #188]	; (8004c90 <HAL_RCC_ClockConfig+0x1b4>)
 8004bd4:	689b      	ldr	r3, [r3, #8]
 8004bd6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	492c      	ldr	r1, [pc, #176]	; (8004c90 <HAL_RCC_ClockConfig+0x1b4>)
 8004be0:	4313      	orrs	r3, r2
 8004be2:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004be4:	4b29      	ldr	r3, [pc, #164]	; (8004c8c <HAL_RCC_ClockConfig+0x1b0>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f003 0307 	and.w	r3, r3, #7
 8004bec:	683a      	ldr	r2, [r7, #0]
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	d210      	bcs.n	8004c14 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bf2:	4b26      	ldr	r3, [pc, #152]	; (8004c8c <HAL_RCC_ClockConfig+0x1b0>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f023 0207 	bic.w	r2, r3, #7
 8004bfa:	4924      	ldr	r1, [pc, #144]	; (8004c8c <HAL_RCC_ClockConfig+0x1b0>)
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c02:	4b22      	ldr	r3, [pc, #136]	; (8004c8c <HAL_RCC_ClockConfig+0x1b0>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f003 0307 	and.w	r3, r3, #7
 8004c0a:	683a      	ldr	r2, [r7, #0]
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	d001      	beq.n	8004c14 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8004c10:	2301      	movs	r3, #1
 8004c12:	e036      	b.n	8004c82 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f003 0304 	and.w	r3, r3, #4
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d008      	beq.n	8004c32 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c20:	4b1b      	ldr	r3, [pc, #108]	; (8004c90 <HAL_RCC_ClockConfig+0x1b4>)
 8004c22:	689b      	ldr	r3, [r3, #8]
 8004c24:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	68db      	ldr	r3, [r3, #12]
 8004c2c:	4918      	ldr	r1, [pc, #96]	; (8004c90 <HAL_RCC_ClockConfig+0x1b4>)
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f003 0308 	and.w	r3, r3, #8
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d009      	beq.n	8004c52 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c3e:	4b14      	ldr	r3, [pc, #80]	; (8004c90 <HAL_RCC_ClockConfig+0x1b4>)
 8004c40:	689b      	ldr	r3, [r3, #8]
 8004c42:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	691b      	ldr	r3, [r3, #16]
 8004c4a:	00db      	lsls	r3, r3, #3
 8004c4c:	4910      	ldr	r1, [pc, #64]	; (8004c90 <HAL_RCC_ClockConfig+0x1b4>)
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004c52:	f000 f825 	bl	8004ca0 <HAL_RCC_GetSysClockFreq>
 8004c56:	4602      	mov	r2, r0
 8004c58:	4b0d      	ldr	r3, [pc, #52]	; (8004c90 <HAL_RCC_ClockConfig+0x1b4>)
 8004c5a:	689b      	ldr	r3, [r3, #8]
 8004c5c:	091b      	lsrs	r3, r3, #4
 8004c5e:	f003 030f 	and.w	r3, r3, #15
 8004c62:	490c      	ldr	r1, [pc, #48]	; (8004c94 <HAL_RCC_ClockConfig+0x1b8>)
 8004c64:	5ccb      	ldrb	r3, [r1, r3]
 8004c66:	f003 031f 	and.w	r3, r3, #31
 8004c6a:	fa22 f303 	lsr.w	r3, r2, r3
 8004c6e:	4a0a      	ldr	r2, [pc, #40]	; (8004c98 <HAL_RCC_ClockConfig+0x1bc>)
 8004c70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004c72:	4b0a      	ldr	r3, [pc, #40]	; (8004c9c <HAL_RCC_ClockConfig+0x1c0>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4618      	mov	r0, r3
 8004c78:	f7fd f8e8 	bl	8001e4c <HAL_InitTick>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	72fb      	strb	r3, [r7, #11]

  return status;
 8004c80:	7afb      	ldrb	r3, [r7, #11]
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3710      	adds	r7, #16
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}
 8004c8a:	bf00      	nop
 8004c8c:	40022000 	.word	0x40022000
 8004c90:	40021000 	.word	0x40021000
 8004c94:	08009d94 	.word	0x08009d94
 8004c98:	20000080 	.word	0x20000080
 8004c9c:	20000084 	.word	0x20000084

08004ca0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b089      	sub	sp, #36	; 0x24
 8004ca4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	61fb      	str	r3, [r7, #28]
 8004caa:	2300      	movs	r3, #0
 8004cac:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004cae:	4b3e      	ldr	r3, [pc, #248]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004cb0:	689b      	ldr	r3, [r3, #8]
 8004cb2:	f003 030c 	and.w	r3, r3, #12
 8004cb6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004cb8:	4b3b      	ldr	r3, [pc, #236]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004cba:	68db      	ldr	r3, [r3, #12]
 8004cbc:	f003 0303 	and.w	r3, r3, #3
 8004cc0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004cc2:	693b      	ldr	r3, [r7, #16]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d005      	beq.n	8004cd4 <HAL_RCC_GetSysClockFreq+0x34>
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	2b0c      	cmp	r3, #12
 8004ccc:	d121      	bne.n	8004d12 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d11e      	bne.n	8004d12 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004cd4:	4b34      	ldr	r3, [pc, #208]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 0308 	and.w	r3, r3, #8
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d107      	bne.n	8004cf0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004ce0:	4b31      	ldr	r3, [pc, #196]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ce2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ce6:	0a1b      	lsrs	r3, r3, #8
 8004ce8:	f003 030f 	and.w	r3, r3, #15
 8004cec:	61fb      	str	r3, [r7, #28]
 8004cee:	e005      	b.n	8004cfc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004cf0:	4b2d      	ldr	r3, [pc, #180]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	091b      	lsrs	r3, r3, #4
 8004cf6:	f003 030f 	and.w	r3, r3, #15
 8004cfa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004cfc:	4a2b      	ldr	r2, [pc, #172]	; (8004dac <HAL_RCC_GetSysClockFreq+0x10c>)
 8004cfe:	69fb      	ldr	r3, [r7, #28]
 8004d00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d04:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004d06:	693b      	ldr	r3, [r7, #16]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d10d      	bne.n	8004d28 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004d0c:	69fb      	ldr	r3, [r7, #28]
 8004d0e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004d10:	e00a      	b.n	8004d28 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004d12:	693b      	ldr	r3, [r7, #16]
 8004d14:	2b04      	cmp	r3, #4
 8004d16:	d102      	bne.n	8004d1e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004d18:	4b25      	ldr	r3, [pc, #148]	; (8004db0 <HAL_RCC_GetSysClockFreq+0x110>)
 8004d1a:	61bb      	str	r3, [r7, #24]
 8004d1c:	e004      	b.n	8004d28 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004d1e:	693b      	ldr	r3, [r7, #16]
 8004d20:	2b08      	cmp	r3, #8
 8004d22:	d101      	bne.n	8004d28 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004d24:	4b23      	ldr	r3, [pc, #140]	; (8004db4 <HAL_RCC_GetSysClockFreq+0x114>)
 8004d26:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	2b0c      	cmp	r3, #12
 8004d2c:	d134      	bne.n	8004d98 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004d2e:	4b1e      	ldr	r3, [pc, #120]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d30:	68db      	ldr	r3, [r3, #12]
 8004d32:	f003 0303 	and.w	r3, r3, #3
 8004d36:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	2b02      	cmp	r3, #2
 8004d3c:	d003      	beq.n	8004d46 <HAL_RCC_GetSysClockFreq+0xa6>
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	2b03      	cmp	r3, #3
 8004d42:	d003      	beq.n	8004d4c <HAL_RCC_GetSysClockFreq+0xac>
 8004d44:	e005      	b.n	8004d52 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004d46:	4b1a      	ldr	r3, [pc, #104]	; (8004db0 <HAL_RCC_GetSysClockFreq+0x110>)
 8004d48:	617b      	str	r3, [r7, #20]
      break;
 8004d4a:	e005      	b.n	8004d58 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004d4c:	4b19      	ldr	r3, [pc, #100]	; (8004db4 <HAL_RCC_GetSysClockFreq+0x114>)
 8004d4e:	617b      	str	r3, [r7, #20]
      break;
 8004d50:	e002      	b.n	8004d58 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004d52:	69fb      	ldr	r3, [r7, #28]
 8004d54:	617b      	str	r3, [r7, #20]
      break;
 8004d56:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004d58:	4b13      	ldr	r3, [pc, #76]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d5a:	68db      	ldr	r3, [r3, #12]
 8004d5c:	091b      	lsrs	r3, r3, #4
 8004d5e:	f003 0307 	and.w	r3, r3, #7
 8004d62:	3301      	adds	r3, #1
 8004d64:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004d66:	4b10      	ldr	r3, [pc, #64]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d68:	68db      	ldr	r3, [r3, #12]
 8004d6a:	0a1b      	lsrs	r3, r3, #8
 8004d6c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004d70:	697a      	ldr	r2, [r7, #20]
 8004d72:	fb02 f203 	mul.w	r2, r2, r3
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d7c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004d7e:	4b0a      	ldr	r3, [pc, #40]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d80:	68db      	ldr	r3, [r3, #12]
 8004d82:	0e5b      	lsrs	r3, r3, #25
 8004d84:	f003 0303 	and.w	r3, r3, #3
 8004d88:	3301      	adds	r3, #1
 8004d8a:	005b      	lsls	r3, r3, #1
 8004d8c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004d8e:	697a      	ldr	r2, [r7, #20]
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d96:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004d98:	69bb      	ldr	r3, [r7, #24]
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	3724      	adds	r7, #36	; 0x24
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da4:	4770      	bx	lr
 8004da6:	bf00      	nop
 8004da8:	40021000 	.word	0x40021000
 8004dac:	08009dac 	.word	0x08009dac
 8004db0:	00f42400 	.word	0x00f42400
 8004db4:	007a1200 	.word	0x007a1200

08004db8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004db8:	b480      	push	{r7}
 8004dba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004dbc:	4b03      	ldr	r3, [pc, #12]	; (8004dcc <HAL_RCC_GetHCLKFreq+0x14>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc8:	4770      	bx	lr
 8004dca:	bf00      	nop
 8004dcc:	20000080 	.word	0x20000080

08004dd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004dd4:	f7ff fff0 	bl	8004db8 <HAL_RCC_GetHCLKFreq>
 8004dd8:	4602      	mov	r2, r0
 8004dda:	4b06      	ldr	r3, [pc, #24]	; (8004df4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ddc:	689b      	ldr	r3, [r3, #8]
 8004dde:	0a1b      	lsrs	r3, r3, #8
 8004de0:	f003 0307 	and.w	r3, r3, #7
 8004de4:	4904      	ldr	r1, [pc, #16]	; (8004df8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004de6:	5ccb      	ldrb	r3, [r1, r3]
 8004de8:	f003 031f 	and.w	r3, r3, #31
 8004dec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	bd80      	pop	{r7, pc}
 8004df4:	40021000 	.word	0x40021000
 8004df8:	08009da4 	.word	0x08009da4

08004dfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004e00:	f7ff ffda 	bl	8004db8 <HAL_RCC_GetHCLKFreq>
 8004e04:	4602      	mov	r2, r0
 8004e06:	4b06      	ldr	r3, [pc, #24]	; (8004e20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	0adb      	lsrs	r3, r3, #11
 8004e0c:	f003 0307 	and.w	r3, r3, #7
 8004e10:	4904      	ldr	r1, [pc, #16]	; (8004e24 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004e12:	5ccb      	ldrb	r3, [r1, r3]
 8004e14:	f003 031f 	and.w	r3, r3, #31
 8004e18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	bd80      	pop	{r7, pc}
 8004e20:	40021000 	.word	0x40021000
 8004e24:	08009da4 	.word	0x08009da4

08004e28 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b086      	sub	sp, #24
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004e30:	2300      	movs	r3, #0
 8004e32:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004e34:	4b2a      	ldr	r3, [pc, #168]	; (8004ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004e36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d003      	beq.n	8004e48 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004e40:	f7ff fa02 	bl	8004248 <HAL_PWREx_GetVoltageRange>
 8004e44:	6178      	str	r0, [r7, #20]
 8004e46:	e014      	b.n	8004e72 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004e48:	4b25      	ldr	r3, [pc, #148]	; (8004ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004e4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e4c:	4a24      	ldr	r2, [pc, #144]	; (8004ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004e4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e52:	6593      	str	r3, [r2, #88]	; 0x58
 8004e54:	4b22      	ldr	r3, [pc, #136]	; (8004ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004e56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e5c:	60fb      	str	r3, [r7, #12]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004e60:	f7ff f9f2 	bl	8004248 <HAL_PWREx_GetVoltageRange>
 8004e64:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004e66:	4b1e      	ldr	r3, [pc, #120]	; (8004ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004e68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e6a:	4a1d      	ldr	r2, [pc, #116]	; (8004ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004e6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e70:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e78:	d10b      	bne.n	8004e92 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2b80      	cmp	r3, #128	; 0x80
 8004e7e:	d919      	bls.n	8004eb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2ba0      	cmp	r3, #160	; 0xa0
 8004e84:	d902      	bls.n	8004e8c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004e86:	2302      	movs	r3, #2
 8004e88:	613b      	str	r3, [r7, #16]
 8004e8a:	e013      	b.n	8004eb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	613b      	str	r3, [r7, #16]
 8004e90:	e010      	b.n	8004eb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2b80      	cmp	r3, #128	; 0x80
 8004e96:	d902      	bls.n	8004e9e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004e98:	2303      	movs	r3, #3
 8004e9a:	613b      	str	r3, [r7, #16]
 8004e9c:	e00a      	b.n	8004eb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2b80      	cmp	r3, #128	; 0x80
 8004ea2:	d102      	bne.n	8004eaa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004ea4:	2302      	movs	r3, #2
 8004ea6:	613b      	str	r3, [r7, #16]
 8004ea8:	e004      	b.n	8004eb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2b70      	cmp	r3, #112	; 0x70
 8004eae:	d101      	bne.n	8004eb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004eb4:	4b0b      	ldr	r3, [pc, #44]	; (8004ee4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f023 0207 	bic.w	r2, r3, #7
 8004ebc:	4909      	ldr	r1, [pc, #36]	; (8004ee4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004ec4:	4b07      	ldr	r3, [pc, #28]	; (8004ee4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f003 0307 	and.w	r3, r3, #7
 8004ecc:	693a      	ldr	r2, [r7, #16]
 8004ece:	429a      	cmp	r2, r3
 8004ed0:	d001      	beq.n	8004ed6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	e000      	b.n	8004ed8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004ed6:	2300      	movs	r3, #0
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	3718      	adds	r7, #24
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bd80      	pop	{r7, pc}
 8004ee0:	40021000 	.word	0x40021000
 8004ee4:	40022000 	.word	0x40022000

08004ee8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b086      	sub	sp, #24
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d041      	beq.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f08:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004f0c:	d02a      	beq.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004f0e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004f12:	d824      	bhi.n	8004f5e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004f14:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004f18:	d008      	beq.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004f1a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004f1e:	d81e      	bhi.n	8004f5e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d00a      	beq.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004f24:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004f28:	d010      	beq.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004f2a:	e018      	b.n	8004f5e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004f2c:	4b86      	ldr	r3, [pc, #536]	; (8005148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f2e:	68db      	ldr	r3, [r3, #12]
 8004f30:	4a85      	ldr	r2, [pc, #532]	; (8005148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f36:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004f38:	e015      	b.n	8004f66 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	3304      	adds	r3, #4
 8004f3e:	2100      	movs	r1, #0
 8004f40:	4618      	mov	r0, r3
 8004f42:	f000 fabb 	bl	80054bc <RCCEx_PLLSAI1_Config>
 8004f46:	4603      	mov	r3, r0
 8004f48:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004f4a:	e00c      	b.n	8004f66 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	3320      	adds	r3, #32
 8004f50:	2100      	movs	r1, #0
 8004f52:	4618      	mov	r0, r3
 8004f54:	f000 fba6 	bl	80056a4 <RCCEx_PLLSAI2_Config>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004f5c:	e003      	b.n	8004f66 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	74fb      	strb	r3, [r7, #19]
      break;
 8004f62:	e000      	b.n	8004f66 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004f64:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004f66:	7cfb      	ldrb	r3, [r7, #19]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d10b      	bne.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004f6c:	4b76      	ldr	r3, [pc, #472]	; (8005148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f72:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f7a:	4973      	ldr	r1, [pc, #460]	; (8005148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004f82:	e001      	b.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f84:	7cfb      	ldrb	r3, [r7, #19]
 8004f86:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d041      	beq.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004f98:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004f9c:	d02a      	beq.n	8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004f9e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004fa2:	d824      	bhi.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004fa4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004fa8:	d008      	beq.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004faa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004fae:	d81e      	bhi.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d00a      	beq.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004fb4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004fb8:	d010      	beq.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004fba:	e018      	b.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004fbc:	4b62      	ldr	r3, [pc, #392]	; (8005148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fbe:	68db      	ldr	r3, [r3, #12]
 8004fc0:	4a61      	ldr	r2, [pc, #388]	; (8005148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fc2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fc6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004fc8:	e015      	b.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	3304      	adds	r3, #4
 8004fce:	2100      	movs	r1, #0
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	f000 fa73 	bl	80054bc <RCCEx_PLLSAI1_Config>
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004fda:	e00c      	b.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	3320      	adds	r3, #32
 8004fe0:	2100      	movs	r1, #0
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	f000 fb5e 	bl	80056a4 <RCCEx_PLLSAI2_Config>
 8004fe8:	4603      	mov	r3, r0
 8004fea:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004fec:	e003      	b.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	74fb      	strb	r3, [r7, #19]
      break;
 8004ff2:	e000      	b.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004ff4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004ff6:	7cfb      	ldrb	r3, [r7, #19]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d10b      	bne.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004ffc:	4b52      	ldr	r3, [pc, #328]	; (8005148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005002:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800500a:	494f      	ldr	r1, [pc, #316]	; (8005148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800500c:	4313      	orrs	r3, r2
 800500e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005012:	e001      	b.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005014:	7cfb      	ldrb	r3, [r7, #19]
 8005016:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005020:	2b00      	cmp	r3, #0
 8005022:	f000 80a0 	beq.w	8005166 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005026:	2300      	movs	r3, #0
 8005028:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800502a:	4b47      	ldr	r3, [pc, #284]	; (8005148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800502c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800502e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005032:	2b00      	cmp	r3, #0
 8005034:	d101      	bne.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8005036:	2301      	movs	r3, #1
 8005038:	e000      	b.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800503a:	2300      	movs	r3, #0
 800503c:	2b00      	cmp	r3, #0
 800503e:	d00d      	beq.n	800505c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005040:	4b41      	ldr	r3, [pc, #260]	; (8005148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005042:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005044:	4a40      	ldr	r2, [pc, #256]	; (8005148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005046:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800504a:	6593      	str	r3, [r2, #88]	; 0x58
 800504c:	4b3e      	ldr	r3, [pc, #248]	; (8005148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800504e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005050:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005054:	60bb      	str	r3, [r7, #8]
 8005056:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005058:	2301      	movs	r3, #1
 800505a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800505c:	4b3b      	ldr	r3, [pc, #236]	; (800514c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a3a      	ldr	r2, [pc, #232]	; (800514c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005062:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005066:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005068:	f7fc ff40 	bl	8001eec <HAL_GetTick>
 800506c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800506e:	e009      	b.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005070:	f7fc ff3c 	bl	8001eec <HAL_GetTick>
 8005074:	4602      	mov	r2, r0
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	1ad3      	subs	r3, r2, r3
 800507a:	2b02      	cmp	r3, #2
 800507c:	d902      	bls.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800507e:	2303      	movs	r3, #3
 8005080:	74fb      	strb	r3, [r7, #19]
        break;
 8005082:	e005      	b.n	8005090 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005084:	4b31      	ldr	r3, [pc, #196]	; (800514c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800508c:	2b00      	cmp	r3, #0
 800508e:	d0ef      	beq.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005090:	7cfb      	ldrb	r3, [r7, #19]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d15c      	bne.n	8005150 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005096:	4b2c      	ldr	r3, [pc, #176]	; (8005148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005098:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800509c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050a0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d01f      	beq.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80050ae:	697a      	ldr	r2, [r7, #20]
 80050b0:	429a      	cmp	r2, r3
 80050b2:	d019      	beq.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80050b4:	4b24      	ldr	r3, [pc, #144]	; (8005148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050be:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80050c0:	4b21      	ldr	r3, [pc, #132]	; (8005148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050c6:	4a20      	ldr	r2, [pc, #128]	; (8005148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80050d0:	4b1d      	ldr	r3, [pc, #116]	; (8005148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050d6:	4a1c      	ldr	r2, [pc, #112]	; (8005148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80050e0:	4a19      	ldr	r2, [pc, #100]	; (8005148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80050e8:	697b      	ldr	r3, [r7, #20]
 80050ea:	f003 0301 	and.w	r3, r3, #1
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d016      	beq.n	8005120 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050f2:	f7fc fefb 	bl	8001eec <HAL_GetTick>
 80050f6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80050f8:	e00b      	b.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050fa:	f7fc fef7 	bl	8001eec <HAL_GetTick>
 80050fe:	4602      	mov	r2, r0
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	1ad3      	subs	r3, r2, r3
 8005104:	f241 3288 	movw	r2, #5000	; 0x1388
 8005108:	4293      	cmp	r3, r2
 800510a:	d902      	bls.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800510c:	2303      	movs	r3, #3
 800510e:	74fb      	strb	r3, [r7, #19]
            break;
 8005110:	e006      	b.n	8005120 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005112:	4b0d      	ldr	r3, [pc, #52]	; (8005148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005114:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005118:	f003 0302 	and.w	r3, r3, #2
 800511c:	2b00      	cmp	r3, #0
 800511e:	d0ec      	beq.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005120:	7cfb      	ldrb	r3, [r7, #19]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d10c      	bne.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005126:	4b08      	ldr	r3, [pc, #32]	; (8005148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005128:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800512c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005136:	4904      	ldr	r1, [pc, #16]	; (8005148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005138:	4313      	orrs	r3, r2
 800513a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800513e:	e009      	b.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005140:	7cfb      	ldrb	r3, [r7, #19]
 8005142:	74bb      	strb	r3, [r7, #18]
 8005144:	e006      	b.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8005146:	bf00      	nop
 8005148:	40021000 	.word	0x40021000
 800514c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005150:	7cfb      	ldrb	r3, [r7, #19]
 8005152:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005154:	7c7b      	ldrb	r3, [r7, #17]
 8005156:	2b01      	cmp	r3, #1
 8005158:	d105      	bne.n	8005166 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800515a:	4b9e      	ldr	r3, [pc, #632]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800515c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800515e:	4a9d      	ldr	r2, [pc, #628]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005160:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005164:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f003 0301 	and.w	r3, r3, #1
 800516e:	2b00      	cmp	r3, #0
 8005170:	d00a      	beq.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005172:	4b98      	ldr	r3, [pc, #608]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005174:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005178:	f023 0203 	bic.w	r2, r3, #3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005180:	4994      	ldr	r1, [pc, #592]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005182:	4313      	orrs	r3, r2
 8005184:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f003 0302 	and.w	r3, r3, #2
 8005190:	2b00      	cmp	r3, #0
 8005192:	d00a      	beq.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005194:	4b8f      	ldr	r3, [pc, #572]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005196:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800519a:	f023 020c 	bic.w	r2, r3, #12
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051a2:	498c      	ldr	r1, [pc, #560]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051a4:	4313      	orrs	r3, r2
 80051a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f003 0304 	and.w	r3, r3, #4
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d00a      	beq.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80051b6:	4b87      	ldr	r3, [pc, #540]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051bc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051c4:	4983      	ldr	r1, [pc, #524]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051c6:	4313      	orrs	r3, r2
 80051c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f003 0308 	and.w	r3, r3, #8
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d00a      	beq.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80051d8:	4b7e      	ldr	r3, [pc, #504]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051de:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051e6:	497b      	ldr	r1, [pc, #492]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051e8:	4313      	orrs	r3, r2
 80051ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f003 0310 	and.w	r3, r3, #16
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d00a      	beq.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80051fa:	4b76      	ldr	r3, [pc, #472]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005200:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005208:	4972      	ldr	r1, [pc, #456]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800520a:	4313      	orrs	r3, r2
 800520c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f003 0320 	and.w	r3, r3, #32
 8005218:	2b00      	cmp	r3, #0
 800521a:	d00a      	beq.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800521c:	4b6d      	ldr	r3, [pc, #436]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800521e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005222:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800522a:	496a      	ldr	r1, [pc, #424]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800522c:	4313      	orrs	r3, r2
 800522e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800523a:	2b00      	cmp	r3, #0
 800523c:	d00a      	beq.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800523e:	4b65      	ldr	r3, [pc, #404]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005240:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005244:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800524c:	4961      	ldr	r1, [pc, #388]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800524e:	4313      	orrs	r3, r2
 8005250:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800525c:	2b00      	cmp	r3, #0
 800525e:	d00a      	beq.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005260:	4b5c      	ldr	r3, [pc, #368]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005262:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005266:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800526e:	4959      	ldr	r1, [pc, #356]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005270:	4313      	orrs	r3, r2
 8005272:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800527e:	2b00      	cmp	r3, #0
 8005280:	d00a      	beq.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005282:	4b54      	ldr	r3, [pc, #336]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005284:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005288:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005290:	4950      	ldr	r1, [pc, #320]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005292:	4313      	orrs	r3, r2
 8005294:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d00a      	beq.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80052a4:	4b4b      	ldr	r3, [pc, #300]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052aa:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052b2:	4948      	ldr	r1, [pc, #288]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052b4:	4313      	orrs	r3, r2
 80052b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d00a      	beq.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80052c6:	4b43      	ldr	r3, [pc, #268]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052cc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052d4:	493f      	ldr	r1, [pc, #252]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052d6:	4313      	orrs	r3, r2
 80052d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d028      	beq.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80052e8:	4b3a      	ldr	r3, [pc, #232]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052ee:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80052f6:	4937      	ldr	r1, [pc, #220]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052f8:	4313      	orrs	r3, r2
 80052fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005302:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005306:	d106      	bne.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005308:	4b32      	ldr	r3, [pc, #200]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800530a:	68db      	ldr	r3, [r3, #12]
 800530c:	4a31      	ldr	r2, [pc, #196]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800530e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005312:	60d3      	str	r3, [r2, #12]
 8005314:	e011      	b.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800531a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800531e:	d10c      	bne.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	3304      	adds	r3, #4
 8005324:	2101      	movs	r1, #1
 8005326:	4618      	mov	r0, r3
 8005328:	f000 f8c8 	bl	80054bc <RCCEx_PLLSAI1_Config>
 800532c:	4603      	mov	r3, r0
 800532e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005330:	7cfb      	ldrb	r3, [r7, #19]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d001      	beq.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005336:	7cfb      	ldrb	r3, [r7, #19]
 8005338:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005342:	2b00      	cmp	r3, #0
 8005344:	d028      	beq.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005346:	4b23      	ldr	r3, [pc, #140]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005348:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800534c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005354:	491f      	ldr	r1, [pc, #124]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005356:	4313      	orrs	r3, r2
 8005358:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005360:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005364:	d106      	bne.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005366:	4b1b      	ldr	r3, [pc, #108]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005368:	68db      	ldr	r3, [r3, #12]
 800536a:	4a1a      	ldr	r2, [pc, #104]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800536c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005370:	60d3      	str	r3, [r2, #12]
 8005372:	e011      	b.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005378:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800537c:	d10c      	bne.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	3304      	adds	r3, #4
 8005382:	2101      	movs	r1, #1
 8005384:	4618      	mov	r0, r3
 8005386:	f000 f899 	bl	80054bc <RCCEx_PLLSAI1_Config>
 800538a:	4603      	mov	r3, r0
 800538c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800538e:	7cfb      	ldrb	r3, [r7, #19]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d001      	beq.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005394:	7cfb      	ldrb	r3, [r7, #19]
 8005396:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d02b      	beq.n	80053fc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80053a4:	4b0b      	ldr	r3, [pc, #44]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053aa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053b2:	4908      	ldr	r1, [pc, #32]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053b4:	4313      	orrs	r3, r2
 80053b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053be:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80053c2:	d109      	bne.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80053c4:	4b03      	ldr	r3, [pc, #12]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053c6:	68db      	ldr	r3, [r3, #12]
 80053c8:	4a02      	ldr	r2, [pc, #8]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80053ce:	60d3      	str	r3, [r2, #12]
 80053d0:	e014      	b.n	80053fc <HAL_RCCEx_PeriphCLKConfig+0x514>
 80053d2:	bf00      	nop
 80053d4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053dc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80053e0:	d10c      	bne.n	80053fc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	3304      	adds	r3, #4
 80053e6:	2101      	movs	r1, #1
 80053e8:	4618      	mov	r0, r3
 80053ea:	f000 f867 	bl	80054bc <RCCEx_PLLSAI1_Config>
 80053ee:	4603      	mov	r3, r0
 80053f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80053f2:	7cfb      	ldrb	r3, [r7, #19]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d001      	beq.n	80053fc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80053f8:	7cfb      	ldrb	r3, [r7, #19]
 80053fa:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005404:	2b00      	cmp	r3, #0
 8005406:	d02f      	beq.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005408:	4b2b      	ldr	r3, [pc, #172]	; (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800540a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800540e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005416:	4928      	ldr	r1, [pc, #160]	; (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005418:	4313      	orrs	r3, r2
 800541a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005422:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005426:	d10d      	bne.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	3304      	adds	r3, #4
 800542c:	2102      	movs	r1, #2
 800542e:	4618      	mov	r0, r3
 8005430:	f000 f844 	bl	80054bc <RCCEx_PLLSAI1_Config>
 8005434:	4603      	mov	r3, r0
 8005436:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005438:	7cfb      	ldrb	r3, [r7, #19]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d014      	beq.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800543e:	7cfb      	ldrb	r3, [r7, #19]
 8005440:	74bb      	strb	r3, [r7, #18]
 8005442:	e011      	b.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005448:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800544c:	d10c      	bne.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	3320      	adds	r3, #32
 8005452:	2102      	movs	r1, #2
 8005454:	4618      	mov	r0, r3
 8005456:	f000 f925 	bl	80056a4 <RCCEx_PLLSAI2_Config>
 800545a:	4603      	mov	r3, r0
 800545c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800545e:	7cfb      	ldrb	r3, [r7, #19]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d001      	beq.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005464:	7cfb      	ldrb	r3, [r7, #19]
 8005466:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005470:	2b00      	cmp	r3, #0
 8005472:	d00a      	beq.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005474:	4b10      	ldr	r3, [pc, #64]	; (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005476:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800547a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005482:	490d      	ldr	r1, [pc, #52]	; (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005484:	4313      	orrs	r3, r2
 8005486:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005492:	2b00      	cmp	r3, #0
 8005494:	d00b      	beq.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005496:	4b08      	ldr	r3, [pc, #32]	; (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005498:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800549c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80054a6:	4904      	ldr	r1, [pc, #16]	; (80054b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80054a8:	4313      	orrs	r3, r2
 80054aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80054ae:	7cbb      	ldrb	r3, [r7, #18]
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3718      	adds	r7, #24
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}
 80054b8:	40021000 	.word	0x40021000

080054bc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b084      	sub	sp, #16
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
 80054c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80054c6:	2300      	movs	r3, #0
 80054c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80054ca:	4b75      	ldr	r3, [pc, #468]	; (80056a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054cc:	68db      	ldr	r3, [r3, #12]
 80054ce:	f003 0303 	and.w	r3, r3, #3
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d018      	beq.n	8005508 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80054d6:	4b72      	ldr	r3, [pc, #456]	; (80056a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054d8:	68db      	ldr	r3, [r3, #12]
 80054da:	f003 0203 	and.w	r2, r3, #3
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	429a      	cmp	r2, r3
 80054e4:	d10d      	bne.n	8005502 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
       ||
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d009      	beq.n	8005502 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80054ee:	4b6c      	ldr	r3, [pc, #432]	; (80056a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054f0:	68db      	ldr	r3, [r3, #12]
 80054f2:	091b      	lsrs	r3, r3, #4
 80054f4:	f003 0307 	and.w	r3, r3, #7
 80054f8:	1c5a      	adds	r2, r3, #1
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	685b      	ldr	r3, [r3, #4]
       ||
 80054fe:	429a      	cmp	r2, r3
 8005500:	d047      	beq.n	8005592 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	73fb      	strb	r3, [r7, #15]
 8005506:	e044      	b.n	8005592 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	2b03      	cmp	r3, #3
 800550e:	d018      	beq.n	8005542 <RCCEx_PLLSAI1_Config+0x86>
 8005510:	2b03      	cmp	r3, #3
 8005512:	d825      	bhi.n	8005560 <RCCEx_PLLSAI1_Config+0xa4>
 8005514:	2b01      	cmp	r3, #1
 8005516:	d002      	beq.n	800551e <RCCEx_PLLSAI1_Config+0x62>
 8005518:	2b02      	cmp	r3, #2
 800551a:	d009      	beq.n	8005530 <RCCEx_PLLSAI1_Config+0x74>
 800551c:	e020      	b.n	8005560 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800551e:	4b60      	ldr	r3, [pc, #384]	; (80056a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f003 0302 	and.w	r3, r3, #2
 8005526:	2b00      	cmp	r3, #0
 8005528:	d11d      	bne.n	8005566 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800552a:	2301      	movs	r3, #1
 800552c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800552e:	e01a      	b.n	8005566 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005530:	4b5b      	ldr	r3, [pc, #364]	; (80056a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005538:	2b00      	cmp	r3, #0
 800553a:	d116      	bne.n	800556a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800553c:	2301      	movs	r3, #1
 800553e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005540:	e013      	b.n	800556a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005542:	4b57      	ldr	r3, [pc, #348]	; (80056a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800554a:	2b00      	cmp	r3, #0
 800554c:	d10f      	bne.n	800556e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800554e:	4b54      	ldr	r3, [pc, #336]	; (80056a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005556:	2b00      	cmp	r3, #0
 8005558:	d109      	bne.n	800556e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800555a:	2301      	movs	r3, #1
 800555c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800555e:	e006      	b.n	800556e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005560:	2301      	movs	r3, #1
 8005562:	73fb      	strb	r3, [r7, #15]
      break;
 8005564:	e004      	b.n	8005570 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005566:	bf00      	nop
 8005568:	e002      	b.n	8005570 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800556a:	bf00      	nop
 800556c:	e000      	b.n	8005570 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800556e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005570:	7bfb      	ldrb	r3, [r7, #15]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d10d      	bne.n	8005592 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005576:	4b4a      	ldr	r3, [pc, #296]	; (80056a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005578:	68db      	ldr	r3, [r3, #12]
 800557a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6819      	ldr	r1, [r3, #0]
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	3b01      	subs	r3, #1
 8005588:	011b      	lsls	r3, r3, #4
 800558a:	430b      	orrs	r3, r1
 800558c:	4944      	ldr	r1, [pc, #272]	; (80056a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800558e:	4313      	orrs	r3, r2
 8005590:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005592:	7bfb      	ldrb	r3, [r7, #15]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d17d      	bne.n	8005694 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005598:	4b41      	ldr	r3, [pc, #260]	; (80056a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a40      	ldr	r2, [pc, #256]	; (80056a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800559e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80055a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055a4:	f7fc fca2 	bl	8001eec <HAL_GetTick>
 80055a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80055aa:	e009      	b.n	80055c0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80055ac:	f7fc fc9e 	bl	8001eec <HAL_GetTick>
 80055b0:	4602      	mov	r2, r0
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	1ad3      	subs	r3, r2, r3
 80055b6:	2b02      	cmp	r3, #2
 80055b8:	d902      	bls.n	80055c0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80055ba:	2303      	movs	r3, #3
 80055bc:	73fb      	strb	r3, [r7, #15]
        break;
 80055be:	e005      	b.n	80055cc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80055c0:	4b37      	ldr	r3, [pc, #220]	; (80056a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d1ef      	bne.n	80055ac <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80055cc:	7bfb      	ldrb	r3, [r7, #15]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d160      	bne.n	8005694 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d111      	bne.n	80055fc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80055d8:	4b31      	ldr	r3, [pc, #196]	; (80056a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055da:	691b      	ldr	r3, [r3, #16]
 80055dc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80055e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055e4:	687a      	ldr	r2, [r7, #4]
 80055e6:	6892      	ldr	r2, [r2, #8]
 80055e8:	0211      	lsls	r1, r2, #8
 80055ea:	687a      	ldr	r2, [r7, #4]
 80055ec:	68d2      	ldr	r2, [r2, #12]
 80055ee:	0912      	lsrs	r2, r2, #4
 80055f0:	0452      	lsls	r2, r2, #17
 80055f2:	430a      	orrs	r2, r1
 80055f4:	492a      	ldr	r1, [pc, #168]	; (80056a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055f6:	4313      	orrs	r3, r2
 80055f8:	610b      	str	r3, [r1, #16]
 80055fa:	e027      	b.n	800564c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	2b01      	cmp	r3, #1
 8005600:	d112      	bne.n	8005628 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005602:	4b27      	ldr	r3, [pc, #156]	; (80056a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005604:	691b      	ldr	r3, [r3, #16]
 8005606:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800560a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800560e:	687a      	ldr	r2, [r7, #4]
 8005610:	6892      	ldr	r2, [r2, #8]
 8005612:	0211      	lsls	r1, r2, #8
 8005614:	687a      	ldr	r2, [r7, #4]
 8005616:	6912      	ldr	r2, [r2, #16]
 8005618:	0852      	lsrs	r2, r2, #1
 800561a:	3a01      	subs	r2, #1
 800561c:	0552      	lsls	r2, r2, #21
 800561e:	430a      	orrs	r2, r1
 8005620:	491f      	ldr	r1, [pc, #124]	; (80056a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005622:	4313      	orrs	r3, r2
 8005624:	610b      	str	r3, [r1, #16]
 8005626:	e011      	b.n	800564c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005628:	4b1d      	ldr	r3, [pc, #116]	; (80056a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800562a:	691b      	ldr	r3, [r3, #16]
 800562c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005630:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005634:	687a      	ldr	r2, [r7, #4]
 8005636:	6892      	ldr	r2, [r2, #8]
 8005638:	0211      	lsls	r1, r2, #8
 800563a:	687a      	ldr	r2, [r7, #4]
 800563c:	6952      	ldr	r2, [r2, #20]
 800563e:	0852      	lsrs	r2, r2, #1
 8005640:	3a01      	subs	r2, #1
 8005642:	0652      	lsls	r2, r2, #25
 8005644:	430a      	orrs	r2, r1
 8005646:	4916      	ldr	r1, [pc, #88]	; (80056a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005648:	4313      	orrs	r3, r2
 800564a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800564c:	4b14      	ldr	r3, [pc, #80]	; (80056a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4a13      	ldr	r2, [pc, #76]	; (80056a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005652:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005656:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005658:	f7fc fc48 	bl	8001eec <HAL_GetTick>
 800565c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800565e:	e009      	b.n	8005674 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005660:	f7fc fc44 	bl	8001eec <HAL_GetTick>
 8005664:	4602      	mov	r2, r0
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	1ad3      	subs	r3, r2, r3
 800566a:	2b02      	cmp	r3, #2
 800566c:	d902      	bls.n	8005674 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800566e:	2303      	movs	r3, #3
 8005670:	73fb      	strb	r3, [r7, #15]
          break;
 8005672:	e005      	b.n	8005680 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005674:	4b0a      	ldr	r3, [pc, #40]	; (80056a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800567c:	2b00      	cmp	r3, #0
 800567e:	d0ef      	beq.n	8005660 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005680:	7bfb      	ldrb	r3, [r7, #15]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d106      	bne.n	8005694 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005686:	4b06      	ldr	r3, [pc, #24]	; (80056a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005688:	691a      	ldr	r2, [r3, #16]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	699b      	ldr	r3, [r3, #24]
 800568e:	4904      	ldr	r1, [pc, #16]	; (80056a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005690:	4313      	orrs	r3, r2
 8005692:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005694:	7bfb      	ldrb	r3, [r7, #15]
}
 8005696:	4618      	mov	r0, r3
 8005698:	3710      	adds	r7, #16
 800569a:	46bd      	mov	sp, r7
 800569c:	bd80      	pop	{r7, pc}
 800569e:	bf00      	nop
 80056a0:	40021000 	.word	0x40021000

080056a4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b084      	sub	sp, #16
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
 80056ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80056ae:	2300      	movs	r3, #0
 80056b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80056b2:	4b6a      	ldr	r3, [pc, #424]	; (800585c <RCCEx_PLLSAI2_Config+0x1b8>)
 80056b4:	68db      	ldr	r3, [r3, #12]
 80056b6:	f003 0303 	and.w	r3, r3, #3
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d018      	beq.n	80056f0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80056be:	4b67      	ldr	r3, [pc, #412]	; (800585c <RCCEx_PLLSAI2_Config+0x1b8>)
 80056c0:	68db      	ldr	r3, [r3, #12]
 80056c2:	f003 0203 	and.w	r2, r3, #3
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	429a      	cmp	r2, r3
 80056cc:	d10d      	bne.n	80056ea <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
       ||
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d009      	beq.n	80056ea <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80056d6:	4b61      	ldr	r3, [pc, #388]	; (800585c <RCCEx_PLLSAI2_Config+0x1b8>)
 80056d8:	68db      	ldr	r3, [r3, #12]
 80056da:	091b      	lsrs	r3, r3, #4
 80056dc:	f003 0307 	and.w	r3, r3, #7
 80056e0:	1c5a      	adds	r2, r3, #1
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	685b      	ldr	r3, [r3, #4]
       ||
 80056e6:	429a      	cmp	r2, r3
 80056e8:	d047      	beq.n	800577a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80056ea:	2301      	movs	r3, #1
 80056ec:	73fb      	strb	r3, [r7, #15]
 80056ee:	e044      	b.n	800577a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	2b03      	cmp	r3, #3
 80056f6:	d018      	beq.n	800572a <RCCEx_PLLSAI2_Config+0x86>
 80056f8:	2b03      	cmp	r3, #3
 80056fa:	d825      	bhi.n	8005748 <RCCEx_PLLSAI2_Config+0xa4>
 80056fc:	2b01      	cmp	r3, #1
 80056fe:	d002      	beq.n	8005706 <RCCEx_PLLSAI2_Config+0x62>
 8005700:	2b02      	cmp	r3, #2
 8005702:	d009      	beq.n	8005718 <RCCEx_PLLSAI2_Config+0x74>
 8005704:	e020      	b.n	8005748 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005706:	4b55      	ldr	r3, [pc, #340]	; (800585c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f003 0302 	and.w	r3, r3, #2
 800570e:	2b00      	cmp	r3, #0
 8005710:	d11d      	bne.n	800574e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005712:	2301      	movs	r3, #1
 8005714:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005716:	e01a      	b.n	800574e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005718:	4b50      	ldr	r3, [pc, #320]	; (800585c <RCCEx_PLLSAI2_Config+0x1b8>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005720:	2b00      	cmp	r3, #0
 8005722:	d116      	bne.n	8005752 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005724:	2301      	movs	r3, #1
 8005726:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005728:	e013      	b.n	8005752 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800572a:	4b4c      	ldr	r3, [pc, #304]	; (800585c <RCCEx_PLLSAI2_Config+0x1b8>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005732:	2b00      	cmp	r3, #0
 8005734:	d10f      	bne.n	8005756 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005736:	4b49      	ldr	r3, [pc, #292]	; (800585c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800573e:	2b00      	cmp	r3, #0
 8005740:	d109      	bne.n	8005756 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005742:	2301      	movs	r3, #1
 8005744:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005746:	e006      	b.n	8005756 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	73fb      	strb	r3, [r7, #15]
      break;
 800574c:	e004      	b.n	8005758 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800574e:	bf00      	nop
 8005750:	e002      	b.n	8005758 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005752:	bf00      	nop
 8005754:	e000      	b.n	8005758 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005756:	bf00      	nop
    }

    if(status == HAL_OK)
 8005758:	7bfb      	ldrb	r3, [r7, #15]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d10d      	bne.n	800577a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800575e:	4b3f      	ldr	r3, [pc, #252]	; (800585c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005760:	68db      	ldr	r3, [r3, #12]
 8005762:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6819      	ldr	r1, [r3, #0]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	3b01      	subs	r3, #1
 8005770:	011b      	lsls	r3, r3, #4
 8005772:	430b      	orrs	r3, r1
 8005774:	4939      	ldr	r1, [pc, #228]	; (800585c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005776:	4313      	orrs	r3, r2
 8005778:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800577a:	7bfb      	ldrb	r3, [r7, #15]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d167      	bne.n	8005850 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005780:	4b36      	ldr	r3, [pc, #216]	; (800585c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a35      	ldr	r2, [pc, #212]	; (800585c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005786:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800578a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800578c:	f7fc fbae 	bl	8001eec <HAL_GetTick>
 8005790:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005792:	e009      	b.n	80057a8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005794:	f7fc fbaa 	bl	8001eec <HAL_GetTick>
 8005798:	4602      	mov	r2, r0
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	1ad3      	subs	r3, r2, r3
 800579e:	2b02      	cmp	r3, #2
 80057a0:	d902      	bls.n	80057a8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80057a2:	2303      	movs	r3, #3
 80057a4:	73fb      	strb	r3, [r7, #15]
        break;
 80057a6:	e005      	b.n	80057b4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80057a8:	4b2c      	ldr	r3, [pc, #176]	; (800585c <RCCEx_PLLSAI2_Config+0x1b8>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d1ef      	bne.n	8005794 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80057b4:	7bfb      	ldrb	r3, [r7, #15]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d14a      	bne.n	8005850 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d111      	bne.n	80057e4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80057c0:	4b26      	ldr	r3, [pc, #152]	; (800585c <RCCEx_PLLSAI2_Config+0x1b8>)
 80057c2:	695b      	ldr	r3, [r3, #20]
 80057c4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80057c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057cc:	687a      	ldr	r2, [r7, #4]
 80057ce:	6892      	ldr	r2, [r2, #8]
 80057d0:	0211      	lsls	r1, r2, #8
 80057d2:	687a      	ldr	r2, [r7, #4]
 80057d4:	68d2      	ldr	r2, [r2, #12]
 80057d6:	0912      	lsrs	r2, r2, #4
 80057d8:	0452      	lsls	r2, r2, #17
 80057da:	430a      	orrs	r2, r1
 80057dc:	491f      	ldr	r1, [pc, #124]	; (800585c <RCCEx_PLLSAI2_Config+0x1b8>)
 80057de:	4313      	orrs	r3, r2
 80057e0:	614b      	str	r3, [r1, #20]
 80057e2:	e011      	b.n	8005808 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80057e4:	4b1d      	ldr	r3, [pc, #116]	; (800585c <RCCEx_PLLSAI2_Config+0x1b8>)
 80057e6:	695b      	ldr	r3, [r3, #20]
 80057e8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80057ec:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80057f0:	687a      	ldr	r2, [r7, #4]
 80057f2:	6892      	ldr	r2, [r2, #8]
 80057f4:	0211      	lsls	r1, r2, #8
 80057f6:	687a      	ldr	r2, [r7, #4]
 80057f8:	6912      	ldr	r2, [r2, #16]
 80057fa:	0852      	lsrs	r2, r2, #1
 80057fc:	3a01      	subs	r2, #1
 80057fe:	0652      	lsls	r2, r2, #25
 8005800:	430a      	orrs	r2, r1
 8005802:	4916      	ldr	r1, [pc, #88]	; (800585c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005804:	4313      	orrs	r3, r2
 8005806:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005808:	4b14      	ldr	r3, [pc, #80]	; (800585c <RCCEx_PLLSAI2_Config+0x1b8>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a13      	ldr	r2, [pc, #76]	; (800585c <RCCEx_PLLSAI2_Config+0x1b8>)
 800580e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005812:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005814:	f7fc fb6a 	bl	8001eec <HAL_GetTick>
 8005818:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800581a:	e009      	b.n	8005830 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800581c:	f7fc fb66 	bl	8001eec <HAL_GetTick>
 8005820:	4602      	mov	r2, r0
 8005822:	68bb      	ldr	r3, [r7, #8]
 8005824:	1ad3      	subs	r3, r2, r3
 8005826:	2b02      	cmp	r3, #2
 8005828:	d902      	bls.n	8005830 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800582a:	2303      	movs	r3, #3
 800582c:	73fb      	strb	r3, [r7, #15]
          break;
 800582e:	e005      	b.n	800583c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005830:	4b0a      	ldr	r3, [pc, #40]	; (800585c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005838:	2b00      	cmp	r3, #0
 800583a:	d0ef      	beq.n	800581c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800583c:	7bfb      	ldrb	r3, [r7, #15]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d106      	bne.n	8005850 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005842:	4b06      	ldr	r3, [pc, #24]	; (800585c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005844:	695a      	ldr	r2, [r3, #20]
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	695b      	ldr	r3, [r3, #20]
 800584a:	4904      	ldr	r1, [pc, #16]	; (800585c <RCCEx_PLLSAI2_Config+0x1b8>)
 800584c:	4313      	orrs	r3, r2
 800584e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005850:	7bfb      	ldrb	r3, [r7, #15]
}
 8005852:	4618      	mov	r0, r3
 8005854:	3710      	adds	r7, #16
 8005856:	46bd      	mov	sp, r7
 8005858:	bd80      	pop	{r7, pc}
 800585a:	bf00      	nop
 800585c:	40021000 	.word	0x40021000

08005860 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b082      	sub	sp, #8
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d101      	bne.n	8005872 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800586e:	2301      	movs	r3, #1
 8005870:	e049      	b.n	8005906 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005878:	b2db      	uxtb	r3, r3
 800587a:	2b00      	cmp	r3, #0
 800587c:	d106      	bne.n	800588c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2200      	movs	r2, #0
 8005882:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f7fc f860 	bl	800194c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2202      	movs	r2, #2
 8005890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681a      	ldr	r2, [r3, #0]
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	3304      	adds	r3, #4
 800589c:	4619      	mov	r1, r3
 800589e:	4610      	mov	r0, r2
 80058a0:	f000 fba8 	bl	8005ff4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2201      	movs	r2, #1
 80058b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2201      	movs	r2, #1
 80058b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2201      	movs	r2, #1
 80058c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2201      	movs	r2, #1
 80058c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2201      	movs	r2, #1
 80058d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2201      	movs	r2, #1
 80058d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2201      	movs	r2, #1
 80058e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2201      	movs	r2, #1
 80058e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2201      	movs	r2, #1
 80058f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2201      	movs	r2, #1
 80058f8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2201      	movs	r2, #1
 8005900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005904:	2300      	movs	r3, #0
}
 8005906:	4618      	mov	r0, r3
 8005908:	3708      	adds	r7, #8
 800590a:	46bd      	mov	sp, r7
 800590c:	bd80      	pop	{r7, pc}
	...

08005910 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005910:	b480      	push	{r7}
 8005912:	b085      	sub	sp, #20
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800591e:	b2db      	uxtb	r3, r3
 8005920:	2b01      	cmp	r3, #1
 8005922:	d001      	beq.n	8005928 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005924:	2301      	movs	r3, #1
 8005926:	e04f      	b.n	80059c8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2202      	movs	r2, #2
 800592c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	68da      	ldr	r2, [r3, #12]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f042 0201 	orr.w	r2, r2, #1
 800593e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	4a23      	ldr	r2, [pc, #140]	; (80059d4 <HAL_TIM_Base_Start_IT+0xc4>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d01d      	beq.n	8005986 <HAL_TIM_Base_Start_IT+0x76>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005952:	d018      	beq.n	8005986 <HAL_TIM_Base_Start_IT+0x76>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	4a1f      	ldr	r2, [pc, #124]	; (80059d8 <HAL_TIM_Base_Start_IT+0xc8>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d013      	beq.n	8005986 <HAL_TIM_Base_Start_IT+0x76>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4a1e      	ldr	r2, [pc, #120]	; (80059dc <HAL_TIM_Base_Start_IT+0xcc>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d00e      	beq.n	8005986 <HAL_TIM_Base_Start_IT+0x76>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	4a1c      	ldr	r2, [pc, #112]	; (80059e0 <HAL_TIM_Base_Start_IT+0xd0>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d009      	beq.n	8005986 <HAL_TIM_Base_Start_IT+0x76>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4a1b      	ldr	r2, [pc, #108]	; (80059e4 <HAL_TIM_Base_Start_IT+0xd4>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d004      	beq.n	8005986 <HAL_TIM_Base_Start_IT+0x76>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4a19      	ldr	r2, [pc, #100]	; (80059e8 <HAL_TIM_Base_Start_IT+0xd8>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d115      	bne.n	80059b2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	689a      	ldr	r2, [r3, #8]
 800598c:	4b17      	ldr	r3, [pc, #92]	; (80059ec <HAL_TIM_Base_Start_IT+0xdc>)
 800598e:	4013      	ands	r3, r2
 8005990:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	2b06      	cmp	r3, #6
 8005996:	d015      	beq.n	80059c4 <HAL_TIM_Base_Start_IT+0xb4>
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800599e:	d011      	beq.n	80059c4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	681a      	ldr	r2, [r3, #0]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f042 0201 	orr.w	r2, r2, #1
 80059ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059b0:	e008      	b.n	80059c4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	681a      	ldr	r2, [r3, #0]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f042 0201 	orr.w	r2, r2, #1
 80059c0:	601a      	str	r2, [r3, #0]
 80059c2:	e000      	b.n	80059c6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059c4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80059c6:	2300      	movs	r3, #0
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	3714      	adds	r7, #20
 80059cc:	46bd      	mov	sp, r7
 80059ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d2:	4770      	bx	lr
 80059d4:	40012c00 	.word	0x40012c00
 80059d8:	40000400 	.word	0x40000400
 80059dc:	40000800 	.word	0x40000800
 80059e0:	40000c00 	.word	0x40000c00
 80059e4:	40013400 	.word	0x40013400
 80059e8:	40014000 	.word	0x40014000
 80059ec:	00010007 	.word	0x00010007

080059f0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b082      	sub	sp, #8
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d101      	bne.n	8005a02 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80059fe:	2301      	movs	r3, #1
 8005a00:	e049      	b.n	8005a96 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a08:	b2db      	uxtb	r3, r3
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d106      	bne.n	8005a1c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2200      	movs	r2, #0
 8005a12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f000 f841 	bl	8005a9e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2202      	movs	r2, #2
 8005a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681a      	ldr	r2, [r3, #0]
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	3304      	adds	r3, #4
 8005a2c:	4619      	mov	r1, r3
 8005a2e:	4610      	mov	r0, r2
 8005a30:	f000 fae0 	bl	8005ff4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2201      	movs	r2, #1
 8005a38:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2201      	movs	r2, #1
 8005a40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2201      	movs	r2, #1
 8005a48:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2201      	movs	r2, #1
 8005a58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2201      	movs	r2, #1
 8005a68:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2201      	movs	r2, #1
 8005a78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2201      	movs	r2, #1
 8005a80:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2201      	movs	r2, #1
 8005a88:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2201      	movs	r2, #1
 8005a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005a94:	2300      	movs	r3, #0
}
 8005a96:	4618      	mov	r0, r3
 8005a98:	3708      	adds	r7, #8
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}

08005a9e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005a9e:	b480      	push	{r7}
 8005aa0:	b083      	sub	sp, #12
 8005aa2:	af00      	add	r7, sp, #0
 8005aa4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005aa6:	bf00      	nop
 8005aa8:	370c      	adds	r7, #12
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab0:	4770      	bx	lr

08005ab2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005ab2:	b580      	push	{r7, lr}
 8005ab4:	b082      	sub	sp, #8
 8005ab6:	af00      	add	r7, sp, #0
 8005ab8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	691b      	ldr	r3, [r3, #16]
 8005ac0:	f003 0302 	and.w	r3, r3, #2
 8005ac4:	2b02      	cmp	r3, #2
 8005ac6:	d122      	bne.n	8005b0e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	68db      	ldr	r3, [r3, #12]
 8005ace:	f003 0302 	and.w	r3, r3, #2
 8005ad2:	2b02      	cmp	r3, #2
 8005ad4:	d11b      	bne.n	8005b0e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f06f 0202 	mvn.w	r2, #2
 8005ade:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	699b      	ldr	r3, [r3, #24]
 8005aec:	f003 0303 	and.w	r3, r3, #3
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d003      	beq.n	8005afc <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005af4:	6878      	ldr	r0, [r7, #4]
 8005af6:	f000 fa5f 	bl	8005fb8 <HAL_TIM_IC_CaptureCallback>
 8005afa:	e005      	b.n	8005b08 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005afc:	6878      	ldr	r0, [r7, #4]
 8005afe:	f000 fa51 	bl	8005fa4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	f000 fa62 	bl	8005fcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	691b      	ldr	r3, [r3, #16]
 8005b14:	f003 0304 	and.w	r3, r3, #4
 8005b18:	2b04      	cmp	r3, #4
 8005b1a:	d122      	bne.n	8005b62 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	68db      	ldr	r3, [r3, #12]
 8005b22:	f003 0304 	and.w	r3, r3, #4
 8005b26:	2b04      	cmp	r3, #4
 8005b28:	d11b      	bne.n	8005b62 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f06f 0204 	mvn.w	r2, #4
 8005b32:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2202      	movs	r2, #2
 8005b38:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	699b      	ldr	r3, [r3, #24]
 8005b40:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d003      	beq.n	8005b50 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b48:	6878      	ldr	r0, [r7, #4]
 8005b4a:	f000 fa35 	bl	8005fb8 <HAL_TIM_IC_CaptureCallback>
 8005b4e:	e005      	b.n	8005b5c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b50:	6878      	ldr	r0, [r7, #4]
 8005b52:	f000 fa27 	bl	8005fa4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b56:	6878      	ldr	r0, [r7, #4]
 8005b58:	f000 fa38 	bl	8005fcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	691b      	ldr	r3, [r3, #16]
 8005b68:	f003 0308 	and.w	r3, r3, #8
 8005b6c:	2b08      	cmp	r3, #8
 8005b6e:	d122      	bne.n	8005bb6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	68db      	ldr	r3, [r3, #12]
 8005b76:	f003 0308 	and.w	r3, r3, #8
 8005b7a:	2b08      	cmp	r3, #8
 8005b7c:	d11b      	bne.n	8005bb6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f06f 0208 	mvn.w	r2, #8
 8005b86:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2204      	movs	r2, #4
 8005b8c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	69db      	ldr	r3, [r3, #28]
 8005b94:	f003 0303 	and.w	r3, r3, #3
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d003      	beq.n	8005ba4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b9c:	6878      	ldr	r0, [r7, #4]
 8005b9e:	f000 fa0b 	bl	8005fb8 <HAL_TIM_IC_CaptureCallback>
 8005ba2:	e005      	b.n	8005bb0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ba4:	6878      	ldr	r0, [r7, #4]
 8005ba6:	f000 f9fd 	bl	8005fa4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f000 fa0e 	bl	8005fcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	691b      	ldr	r3, [r3, #16]
 8005bbc:	f003 0310 	and.w	r3, r3, #16
 8005bc0:	2b10      	cmp	r3, #16
 8005bc2:	d122      	bne.n	8005c0a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	68db      	ldr	r3, [r3, #12]
 8005bca:	f003 0310 	and.w	r3, r3, #16
 8005bce:	2b10      	cmp	r3, #16
 8005bd0:	d11b      	bne.n	8005c0a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f06f 0210 	mvn.w	r2, #16
 8005bda:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2208      	movs	r2, #8
 8005be0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	69db      	ldr	r3, [r3, #28]
 8005be8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d003      	beq.n	8005bf8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005bf0:	6878      	ldr	r0, [r7, #4]
 8005bf2:	f000 f9e1 	bl	8005fb8 <HAL_TIM_IC_CaptureCallback>
 8005bf6:	e005      	b.n	8005c04 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bf8:	6878      	ldr	r0, [r7, #4]
 8005bfa:	f000 f9d3 	bl	8005fa4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bfe:	6878      	ldr	r0, [r7, #4]
 8005c00:	f000 f9e4 	bl	8005fcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2200      	movs	r2, #0
 8005c08:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	691b      	ldr	r3, [r3, #16]
 8005c10:	f003 0301 	and.w	r3, r3, #1
 8005c14:	2b01      	cmp	r3, #1
 8005c16:	d10e      	bne.n	8005c36 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	68db      	ldr	r3, [r3, #12]
 8005c1e:	f003 0301 	and.w	r3, r3, #1
 8005c22:	2b01      	cmp	r3, #1
 8005c24:	d107      	bne.n	8005c36 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f06f 0201 	mvn.w	r2, #1
 8005c2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005c30:	6878      	ldr	r0, [r7, #4]
 8005c32:	f7fb f9ab 	bl	8000f8c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	691b      	ldr	r3, [r3, #16]
 8005c3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c40:	2b80      	cmp	r3, #128	; 0x80
 8005c42:	d10e      	bne.n	8005c62 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	68db      	ldr	r3, [r3, #12]
 8005c4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c4e:	2b80      	cmp	r3, #128	; 0x80
 8005c50:	d107      	bne.n	8005c62 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005c5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005c5c:	6878      	ldr	r0, [r7, #4]
 8005c5e:	f000 fcb3 	bl	80065c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	691b      	ldr	r3, [r3, #16]
 8005c68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c6c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c70:	d10e      	bne.n	8005c90 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	68db      	ldr	r3, [r3, #12]
 8005c78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c7c:	2b80      	cmp	r3, #128	; 0x80
 8005c7e:	d107      	bne.n	8005c90 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005c88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005c8a:	6878      	ldr	r0, [r7, #4]
 8005c8c:	f000 fca6 	bl	80065dc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	691b      	ldr	r3, [r3, #16]
 8005c96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c9a:	2b40      	cmp	r3, #64	; 0x40
 8005c9c:	d10e      	bne.n	8005cbc <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	68db      	ldr	r3, [r3, #12]
 8005ca4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ca8:	2b40      	cmp	r3, #64	; 0x40
 8005caa:	d107      	bne.n	8005cbc <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005cb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005cb6:	6878      	ldr	r0, [r7, #4]
 8005cb8:	f000 f992 	bl	8005fe0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	691b      	ldr	r3, [r3, #16]
 8005cc2:	f003 0320 	and.w	r3, r3, #32
 8005cc6:	2b20      	cmp	r3, #32
 8005cc8:	d10e      	bne.n	8005ce8 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	68db      	ldr	r3, [r3, #12]
 8005cd0:	f003 0320 	and.w	r3, r3, #32
 8005cd4:	2b20      	cmp	r3, #32
 8005cd6:	d107      	bne.n	8005ce8 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f06f 0220 	mvn.w	r2, #32
 8005ce0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f000 fc66 	bl	80065b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005ce8:	bf00      	nop
 8005cea:	3708      	adds	r7, #8
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd80      	pop	{r7, pc}

08005cf0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b084      	sub	sp, #16
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	60f8      	str	r0, [r7, #12]
 8005cf8:	60b9      	str	r1, [r7, #8]
 8005cfa:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d02:	2b01      	cmp	r3, #1
 8005d04:	d101      	bne.n	8005d0a <HAL_TIM_IC_ConfigChannel+0x1a>
 8005d06:	2302      	movs	r3, #2
 8005d08:	e082      	b.n	8005e10 <HAL_TIM_IC_ConfigChannel+0x120>
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	2201      	movs	r2, #1
 8005d0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d11b      	bne.n	8005d50 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	6818      	ldr	r0, [r3, #0]
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	6819      	ldr	r1, [r3, #0]
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	685a      	ldr	r2, [r3, #4]
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	68db      	ldr	r3, [r3, #12]
 8005d28:	f000 f9fe 	bl	8006128 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	699a      	ldr	r2, [r3, #24]
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f022 020c 	bic.w	r2, r2, #12
 8005d3a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	6999      	ldr	r1, [r3, #24]
 8005d42:	68bb      	ldr	r3, [r7, #8]
 8005d44:	689a      	ldr	r2, [r3, #8]
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	430a      	orrs	r2, r1
 8005d4c:	619a      	str	r2, [r3, #24]
 8005d4e:	e05a      	b.n	8005e06 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2b04      	cmp	r3, #4
 8005d54:	d11c      	bne.n	8005d90 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	6818      	ldr	r0, [r3, #0]
 8005d5a:	68bb      	ldr	r3, [r7, #8]
 8005d5c:	6819      	ldr	r1, [r3, #0]
 8005d5e:	68bb      	ldr	r3, [r7, #8]
 8005d60:	685a      	ldr	r2, [r3, #4]
 8005d62:	68bb      	ldr	r3, [r7, #8]
 8005d64:	68db      	ldr	r3, [r3, #12]
 8005d66:	f000 fa7c 	bl	8006262 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	699a      	ldr	r2, [r3, #24]
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005d78:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	6999      	ldr	r1, [r3, #24]
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	689b      	ldr	r3, [r3, #8]
 8005d84:	021a      	lsls	r2, r3, #8
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	430a      	orrs	r2, r1
 8005d8c:	619a      	str	r2, [r3, #24]
 8005d8e:	e03a      	b.n	8005e06 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2b08      	cmp	r3, #8
 8005d94:	d11b      	bne.n	8005dce <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	6818      	ldr	r0, [r3, #0]
 8005d9a:	68bb      	ldr	r3, [r7, #8]
 8005d9c:	6819      	ldr	r1, [r3, #0]
 8005d9e:	68bb      	ldr	r3, [r7, #8]
 8005da0:	685a      	ldr	r2, [r3, #4]
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	68db      	ldr	r3, [r3, #12]
 8005da6:	f000 fac9 	bl	800633c <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	69da      	ldr	r2, [r3, #28]
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f022 020c 	bic.w	r2, r2, #12
 8005db8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	69d9      	ldr	r1, [r3, #28]
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	689a      	ldr	r2, [r3, #8]
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	430a      	orrs	r2, r1
 8005dca:	61da      	str	r2, [r3, #28]
 8005dcc:	e01b      	b.n	8005e06 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	6818      	ldr	r0, [r3, #0]
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	6819      	ldr	r1, [r3, #0]
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	685a      	ldr	r2, [r3, #4]
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	68db      	ldr	r3, [r3, #12]
 8005dde:	f000 fae9 	bl	80063b4 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	69da      	ldr	r2, [r3, #28]
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005df0:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	69d9      	ldr	r1, [r3, #28]
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	689b      	ldr	r3, [r3, #8]
 8005dfc:	021a      	lsls	r2, r3, #8
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	430a      	orrs	r2, r1
 8005e04:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e0e:	2300      	movs	r3, #0
}
 8005e10:	4618      	mov	r0, r3
 8005e12:	3710      	adds	r7, #16
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}

08005e18 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b084      	sub	sp, #16
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e28:	2b01      	cmp	r3, #1
 8005e2a:	d101      	bne.n	8005e30 <HAL_TIM_ConfigClockSource+0x18>
 8005e2c:	2302      	movs	r3, #2
 8005e2e:	e0b5      	b.n	8005f9c <HAL_TIM_ConfigClockSource+0x184>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2201      	movs	r2, #1
 8005e34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2202      	movs	r2, #2
 8005e3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	689b      	ldr	r3, [r3, #8]
 8005e46:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e4e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005e52:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005e5a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	68fa      	ldr	r2, [r7, #12]
 8005e62:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e6c:	d03e      	beq.n	8005eec <HAL_TIM_ConfigClockSource+0xd4>
 8005e6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e72:	f200 8087 	bhi.w	8005f84 <HAL_TIM_ConfigClockSource+0x16c>
 8005e76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e7a:	f000 8085 	beq.w	8005f88 <HAL_TIM_ConfigClockSource+0x170>
 8005e7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e82:	d87f      	bhi.n	8005f84 <HAL_TIM_ConfigClockSource+0x16c>
 8005e84:	2b70      	cmp	r3, #112	; 0x70
 8005e86:	d01a      	beq.n	8005ebe <HAL_TIM_ConfigClockSource+0xa6>
 8005e88:	2b70      	cmp	r3, #112	; 0x70
 8005e8a:	d87b      	bhi.n	8005f84 <HAL_TIM_ConfigClockSource+0x16c>
 8005e8c:	2b60      	cmp	r3, #96	; 0x60
 8005e8e:	d050      	beq.n	8005f32 <HAL_TIM_ConfigClockSource+0x11a>
 8005e90:	2b60      	cmp	r3, #96	; 0x60
 8005e92:	d877      	bhi.n	8005f84 <HAL_TIM_ConfigClockSource+0x16c>
 8005e94:	2b50      	cmp	r3, #80	; 0x50
 8005e96:	d03c      	beq.n	8005f12 <HAL_TIM_ConfigClockSource+0xfa>
 8005e98:	2b50      	cmp	r3, #80	; 0x50
 8005e9a:	d873      	bhi.n	8005f84 <HAL_TIM_ConfigClockSource+0x16c>
 8005e9c:	2b40      	cmp	r3, #64	; 0x40
 8005e9e:	d058      	beq.n	8005f52 <HAL_TIM_ConfigClockSource+0x13a>
 8005ea0:	2b40      	cmp	r3, #64	; 0x40
 8005ea2:	d86f      	bhi.n	8005f84 <HAL_TIM_ConfigClockSource+0x16c>
 8005ea4:	2b30      	cmp	r3, #48	; 0x30
 8005ea6:	d064      	beq.n	8005f72 <HAL_TIM_ConfigClockSource+0x15a>
 8005ea8:	2b30      	cmp	r3, #48	; 0x30
 8005eaa:	d86b      	bhi.n	8005f84 <HAL_TIM_ConfigClockSource+0x16c>
 8005eac:	2b20      	cmp	r3, #32
 8005eae:	d060      	beq.n	8005f72 <HAL_TIM_ConfigClockSource+0x15a>
 8005eb0:	2b20      	cmp	r3, #32
 8005eb2:	d867      	bhi.n	8005f84 <HAL_TIM_ConfigClockSource+0x16c>
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d05c      	beq.n	8005f72 <HAL_TIM_ConfigClockSource+0x15a>
 8005eb8:	2b10      	cmp	r3, #16
 8005eba:	d05a      	beq.n	8005f72 <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005ebc:	e062      	b.n	8005f84 <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6818      	ldr	r0, [r3, #0]
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	6899      	ldr	r1, [r3, #8]
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	685a      	ldr	r2, [r3, #4]
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	68db      	ldr	r3, [r3, #12]
 8005ece:	f000 fac9 	bl	8006464 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	689b      	ldr	r3, [r3, #8]
 8005ed8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005ee0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	68fa      	ldr	r2, [r7, #12]
 8005ee8:	609a      	str	r2, [r3, #8]
      break;
 8005eea:	e04e      	b.n	8005f8a <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6818      	ldr	r0, [r3, #0]
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	6899      	ldr	r1, [r3, #8]
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	685a      	ldr	r2, [r3, #4]
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	68db      	ldr	r3, [r3, #12]
 8005efc:	f000 fab2 	bl	8006464 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	689a      	ldr	r2, [r3, #8]
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005f0e:	609a      	str	r2, [r3, #8]
      break;
 8005f10:	e03b      	b.n	8005f8a <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6818      	ldr	r0, [r3, #0]
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	6859      	ldr	r1, [r3, #4]
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	68db      	ldr	r3, [r3, #12]
 8005f1e:	461a      	mov	r2, r3
 8005f20:	f000 f970 	bl	8006204 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	2150      	movs	r1, #80	; 0x50
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	f000 fa7f 	bl	800642e <TIM_ITRx_SetConfig>
      break;
 8005f30:	e02b      	b.n	8005f8a <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6818      	ldr	r0, [r3, #0]
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	6859      	ldr	r1, [r3, #4]
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	68db      	ldr	r3, [r3, #12]
 8005f3e:	461a      	mov	r2, r3
 8005f40:	f000 f9cc 	bl	80062dc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	2160      	movs	r1, #96	; 0x60
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	f000 fa6f 	bl	800642e <TIM_ITRx_SetConfig>
      break;
 8005f50:	e01b      	b.n	8005f8a <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6818      	ldr	r0, [r3, #0]
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	6859      	ldr	r1, [r3, #4]
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	68db      	ldr	r3, [r3, #12]
 8005f5e:	461a      	mov	r2, r3
 8005f60:	f000 f950 	bl	8006204 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	2140      	movs	r1, #64	; 0x40
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	f000 fa5f 	bl	800642e <TIM_ITRx_SetConfig>
      break;
 8005f70:	e00b      	b.n	8005f8a <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681a      	ldr	r2, [r3, #0]
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4619      	mov	r1, r3
 8005f7c:	4610      	mov	r0, r2
 8005f7e:	f000 fa56 	bl	800642e <TIM_ITRx_SetConfig>
        break;
 8005f82:	e002      	b.n	8005f8a <HAL_TIM_ConfigClockSource+0x172>
      break;
 8005f84:	bf00      	nop
 8005f86:	e000      	b.n	8005f8a <HAL_TIM_ConfigClockSource+0x172>
      break;
 8005f88:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2201      	movs	r2, #1
 8005f8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2200      	movs	r2, #0
 8005f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005f9a:	2300      	movs	r3, #0
}
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	3710      	adds	r7, #16
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bd80      	pop	{r7, pc}

08005fa4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b083      	sub	sp, #12
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005fac:	bf00      	nop
 8005fae:	370c      	adds	r7, #12
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb6:	4770      	bx	lr

08005fb8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b083      	sub	sp, #12
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005fc0:	bf00      	nop
 8005fc2:	370c      	adds	r7, #12
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fca:	4770      	bx	lr

08005fcc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b083      	sub	sp, #12
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005fd4:	bf00      	nop
 8005fd6:	370c      	adds	r7, #12
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fde:	4770      	bx	lr

08005fe0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b083      	sub	sp, #12
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005fe8:	bf00      	nop
 8005fea:	370c      	adds	r7, #12
 8005fec:	46bd      	mov	sp, r7
 8005fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff2:	4770      	bx	lr

08005ff4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b085      	sub	sp, #20
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
 8005ffc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	4a40      	ldr	r2, [pc, #256]	; (8006108 <TIM_Base_SetConfig+0x114>)
 8006008:	4293      	cmp	r3, r2
 800600a:	d013      	beq.n	8006034 <TIM_Base_SetConfig+0x40>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006012:	d00f      	beq.n	8006034 <TIM_Base_SetConfig+0x40>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	4a3d      	ldr	r2, [pc, #244]	; (800610c <TIM_Base_SetConfig+0x118>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d00b      	beq.n	8006034 <TIM_Base_SetConfig+0x40>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	4a3c      	ldr	r2, [pc, #240]	; (8006110 <TIM_Base_SetConfig+0x11c>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d007      	beq.n	8006034 <TIM_Base_SetConfig+0x40>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	4a3b      	ldr	r2, [pc, #236]	; (8006114 <TIM_Base_SetConfig+0x120>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d003      	beq.n	8006034 <TIM_Base_SetConfig+0x40>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	4a3a      	ldr	r2, [pc, #232]	; (8006118 <TIM_Base_SetConfig+0x124>)
 8006030:	4293      	cmp	r3, r2
 8006032:	d108      	bne.n	8006046 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800603a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	685b      	ldr	r3, [r3, #4]
 8006040:	68fa      	ldr	r2, [r7, #12]
 8006042:	4313      	orrs	r3, r2
 8006044:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	4a2f      	ldr	r2, [pc, #188]	; (8006108 <TIM_Base_SetConfig+0x114>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d01f      	beq.n	800608e <TIM_Base_SetConfig+0x9a>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006054:	d01b      	beq.n	800608e <TIM_Base_SetConfig+0x9a>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	4a2c      	ldr	r2, [pc, #176]	; (800610c <TIM_Base_SetConfig+0x118>)
 800605a:	4293      	cmp	r3, r2
 800605c:	d017      	beq.n	800608e <TIM_Base_SetConfig+0x9a>
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	4a2b      	ldr	r2, [pc, #172]	; (8006110 <TIM_Base_SetConfig+0x11c>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d013      	beq.n	800608e <TIM_Base_SetConfig+0x9a>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	4a2a      	ldr	r2, [pc, #168]	; (8006114 <TIM_Base_SetConfig+0x120>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d00f      	beq.n	800608e <TIM_Base_SetConfig+0x9a>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	4a29      	ldr	r2, [pc, #164]	; (8006118 <TIM_Base_SetConfig+0x124>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d00b      	beq.n	800608e <TIM_Base_SetConfig+0x9a>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	4a28      	ldr	r2, [pc, #160]	; (800611c <TIM_Base_SetConfig+0x128>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d007      	beq.n	800608e <TIM_Base_SetConfig+0x9a>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	4a27      	ldr	r2, [pc, #156]	; (8006120 <TIM_Base_SetConfig+0x12c>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d003      	beq.n	800608e <TIM_Base_SetConfig+0x9a>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	4a26      	ldr	r2, [pc, #152]	; (8006124 <TIM_Base_SetConfig+0x130>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d108      	bne.n	80060a0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006094:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	68db      	ldr	r3, [r3, #12]
 800609a:	68fa      	ldr	r2, [r7, #12]
 800609c:	4313      	orrs	r3, r2
 800609e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	695b      	ldr	r3, [r3, #20]
 80060aa:	4313      	orrs	r3, r2
 80060ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	68fa      	ldr	r2, [r7, #12]
 80060b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	689a      	ldr	r2, [r3, #8]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	681a      	ldr	r2, [r3, #0]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	4a10      	ldr	r2, [pc, #64]	; (8006108 <TIM_Base_SetConfig+0x114>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d00f      	beq.n	80060ec <TIM_Base_SetConfig+0xf8>
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	4a12      	ldr	r2, [pc, #72]	; (8006118 <TIM_Base_SetConfig+0x124>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d00b      	beq.n	80060ec <TIM_Base_SetConfig+0xf8>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	4a11      	ldr	r2, [pc, #68]	; (800611c <TIM_Base_SetConfig+0x128>)
 80060d8:	4293      	cmp	r3, r2
 80060da:	d007      	beq.n	80060ec <TIM_Base_SetConfig+0xf8>
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	4a10      	ldr	r2, [pc, #64]	; (8006120 <TIM_Base_SetConfig+0x12c>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d003      	beq.n	80060ec <TIM_Base_SetConfig+0xf8>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	4a0f      	ldr	r2, [pc, #60]	; (8006124 <TIM_Base_SetConfig+0x130>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d103      	bne.n	80060f4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	691a      	ldr	r2, [r3, #16]
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2201      	movs	r2, #1
 80060f8:	615a      	str	r2, [r3, #20]
}
 80060fa:	bf00      	nop
 80060fc:	3714      	adds	r7, #20
 80060fe:	46bd      	mov	sp, r7
 8006100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006104:	4770      	bx	lr
 8006106:	bf00      	nop
 8006108:	40012c00 	.word	0x40012c00
 800610c:	40000400 	.word	0x40000400
 8006110:	40000800 	.word	0x40000800
 8006114:	40000c00 	.word	0x40000c00
 8006118:	40013400 	.word	0x40013400
 800611c:	40014000 	.word	0x40014000
 8006120:	40014400 	.word	0x40014400
 8006124:	40014800 	.word	0x40014800

08006128 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006128:	b480      	push	{r7}
 800612a:	b087      	sub	sp, #28
 800612c:	af00      	add	r7, sp, #0
 800612e:	60f8      	str	r0, [r7, #12]
 8006130:	60b9      	str	r1, [r7, #8]
 8006132:	607a      	str	r2, [r7, #4]
 8006134:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	6a1b      	ldr	r3, [r3, #32]
 800613a:	f023 0201 	bic.w	r2, r3, #1
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	699b      	ldr	r3, [r3, #24]
 8006146:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	6a1b      	ldr	r3, [r3, #32]
 800614c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	4a26      	ldr	r2, [pc, #152]	; (80061ec <TIM_TI1_SetConfig+0xc4>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d017      	beq.n	8006186 <TIM_TI1_SetConfig+0x5e>
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800615c:	d013      	beq.n	8006186 <TIM_TI1_SetConfig+0x5e>
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	4a23      	ldr	r2, [pc, #140]	; (80061f0 <TIM_TI1_SetConfig+0xc8>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d00f      	beq.n	8006186 <TIM_TI1_SetConfig+0x5e>
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	4a22      	ldr	r2, [pc, #136]	; (80061f4 <TIM_TI1_SetConfig+0xcc>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d00b      	beq.n	8006186 <TIM_TI1_SetConfig+0x5e>
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	4a21      	ldr	r2, [pc, #132]	; (80061f8 <TIM_TI1_SetConfig+0xd0>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d007      	beq.n	8006186 <TIM_TI1_SetConfig+0x5e>
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	4a20      	ldr	r2, [pc, #128]	; (80061fc <TIM_TI1_SetConfig+0xd4>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d003      	beq.n	8006186 <TIM_TI1_SetConfig+0x5e>
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	4a1f      	ldr	r2, [pc, #124]	; (8006200 <TIM_TI1_SetConfig+0xd8>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d101      	bne.n	800618a <TIM_TI1_SetConfig+0x62>
 8006186:	2301      	movs	r3, #1
 8006188:	e000      	b.n	800618c <TIM_TI1_SetConfig+0x64>
 800618a:	2300      	movs	r3, #0
 800618c:	2b00      	cmp	r3, #0
 800618e:	d008      	beq.n	80061a2 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006190:	697b      	ldr	r3, [r7, #20]
 8006192:	f023 0303 	bic.w	r3, r3, #3
 8006196:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006198:	697a      	ldr	r2, [r7, #20]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	4313      	orrs	r3, r2
 800619e:	617b      	str	r3, [r7, #20]
 80061a0:	e003      	b.n	80061aa <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80061a2:	697b      	ldr	r3, [r7, #20]
 80061a4:	f043 0301 	orr.w	r3, r3, #1
 80061a8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80061aa:	697b      	ldr	r3, [r7, #20]
 80061ac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80061b0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	011b      	lsls	r3, r3, #4
 80061b6:	b2db      	uxtb	r3, r3
 80061b8:	697a      	ldr	r2, [r7, #20]
 80061ba:	4313      	orrs	r3, r2
 80061bc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80061be:	693b      	ldr	r3, [r7, #16]
 80061c0:	f023 030a 	bic.w	r3, r3, #10
 80061c4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	f003 030a 	and.w	r3, r3, #10
 80061cc:	693a      	ldr	r2, [r7, #16]
 80061ce:	4313      	orrs	r3, r2
 80061d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	697a      	ldr	r2, [r7, #20]
 80061d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	693a      	ldr	r2, [r7, #16]
 80061dc:	621a      	str	r2, [r3, #32]
}
 80061de:	bf00      	nop
 80061e0:	371c      	adds	r7, #28
 80061e2:	46bd      	mov	sp, r7
 80061e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e8:	4770      	bx	lr
 80061ea:	bf00      	nop
 80061ec:	40012c00 	.word	0x40012c00
 80061f0:	40000400 	.word	0x40000400
 80061f4:	40000800 	.word	0x40000800
 80061f8:	40000c00 	.word	0x40000c00
 80061fc:	40013400 	.word	0x40013400
 8006200:	40014000 	.word	0x40014000

08006204 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006204:	b480      	push	{r7}
 8006206:	b087      	sub	sp, #28
 8006208:	af00      	add	r7, sp, #0
 800620a:	60f8      	str	r0, [r7, #12]
 800620c:	60b9      	str	r1, [r7, #8]
 800620e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	6a1b      	ldr	r3, [r3, #32]
 8006214:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	6a1b      	ldr	r3, [r3, #32]
 800621a:	f023 0201 	bic.w	r2, r3, #1
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	699b      	ldr	r3, [r3, #24]
 8006226:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006228:	693b      	ldr	r3, [r7, #16]
 800622a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800622e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	011b      	lsls	r3, r3, #4
 8006234:	693a      	ldr	r2, [r7, #16]
 8006236:	4313      	orrs	r3, r2
 8006238:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800623a:	697b      	ldr	r3, [r7, #20]
 800623c:	f023 030a 	bic.w	r3, r3, #10
 8006240:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006242:	697a      	ldr	r2, [r7, #20]
 8006244:	68bb      	ldr	r3, [r7, #8]
 8006246:	4313      	orrs	r3, r2
 8006248:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	693a      	ldr	r2, [r7, #16]
 800624e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	697a      	ldr	r2, [r7, #20]
 8006254:	621a      	str	r2, [r3, #32]
}
 8006256:	bf00      	nop
 8006258:	371c      	adds	r7, #28
 800625a:	46bd      	mov	sp, r7
 800625c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006260:	4770      	bx	lr

08006262 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006262:	b480      	push	{r7}
 8006264:	b087      	sub	sp, #28
 8006266:	af00      	add	r7, sp, #0
 8006268:	60f8      	str	r0, [r7, #12]
 800626a:	60b9      	str	r1, [r7, #8]
 800626c:	607a      	str	r2, [r7, #4]
 800626e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	6a1b      	ldr	r3, [r3, #32]
 8006274:	f023 0210 	bic.w	r2, r3, #16
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	699b      	ldr	r3, [r3, #24]
 8006280:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	6a1b      	ldr	r3, [r3, #32]
 8006286:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006288:	697b      	ldr	r3, [r7, #20]
 800628a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800628e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	021b      	lsls	r3, r3, #8
 8006294:	697a      	ldr	r2, [r7, #20]
 8006296:	4313      	orrs	r3, r2
 8006298:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800629a:	697b      	ldr	r3, [r7, #20]
 800629c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80062a0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	031b      	lsls	r3, r3, #12
 80062a6:	b29b      	uxth	r3, r3
 80062a8:	697a      	ldr	r2, [r7, #20]
 80062aa:	4313      	orrs	r3, r2
 80062ac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80062ae:	693b      	ldr	r3, [r7, #16]
 80062b0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80062b4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80062b6:	68bb      	ldr	r3, [r7, #8]
 80062b8:	011b      	lsls	r3, r3, #4
 80062ba:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80062be:	693a      	ldr	r2, [r7, #16]
 80062c0:	4313      	orrs	r3, r2
 80062c2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	697a      	ldr	r2, [r7, #20]
 80062c8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	693a      	ldr	r2, [r7, #16]
 80062ce:	621a      	str	r2, [r3, #32]
}
 80062d0:	bf00      	nop
 80062d2:	371c      	adds	r7, #28
 80062d4:	46bd      	mov	sp, r7
 80062d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062da:	4770      	bx	lr

080062dc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062dc:	b480      	push	{r7}
 80062de:	b087      	sub	sp, #28
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	60f8      	str	r0, [r7, #12]
 80062e4:	60b9      	str	r1, [r7, #8]
 80062e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	6a1b      	ldr	r3, [r3, #32]
 80062ec:	f023 0210 	bic.w	r2, r3, #16
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	699b      	ldr	r3, [r3, #24]
 80062f8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	6a1b      	ldr	r3, [r3, #32]
 80062fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006306:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	031b      	lsls	r3, r3, #12
 800630c:	697a      	ldr	r2, [r7, #20]
 800630e:	4313      	orrs	r3, r2
 8006310:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006318:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800631a:	68bb      	ldr	r3, [r7, #8]
 800631c:	011b      	lsls	r3, r3, #4
 800631e:	693a      	ldr	r2, [r7, #16]
 8006320:	4313      	orrs	r3, r2
 8006322:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	697a      	ldr	r2, [r7, #20]
 8006328:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	693a      	ldr	r2, [r7, #16]
 800632e:	621a      	str	r2, [r3, #32]
}
 8006330:	bf00      	nop
 8006332:	371c      	adds	r7, #28
 8006334:	46bd      	mov	sp, r7
 8006336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633a:	4770      	bx	lr

0800633c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800633c:	b480      	push	{r7}
 800633e:	b087      	sub	sp, #28
 8006340:	af00      	add	r7, sp, #0
 8006342:	60f8      	str	r0, [r7, #12]
 8006344:	60b9      	str	r1, [r7, #8]
 8006346:	607a      	str	r2, [r7, #4]
 8006348:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	6a1b      	ldr	r3, [r3, #32]
 800634e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	69db      	ldr	r3, [r3, #28]
 800635a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	6a1b      	ldr	r3, [r3, #32]
 8006360:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006362:	697b      	ldr	r3, [r7, #20]
 8006364:	f023 0303 	bic.w	r3, r3, #3
 8006368:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800636a:	697a      	ldr	r2, [r7, #20]
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	4313      	orrs	r3, r2
 8006370:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006372:	697b      	ldr	r3, [r7, #20]
 8006374:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006378:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	011b      	lsls	r3, r3, #4
 800637e:	b2db      	uxtb	r3, r3
 8006380:	697a      	ldr	r2, [r7, #20]
 8006382:	4313      	orrs	r3, r2
 8006384:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800638c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	021b      	lsls	r3, r3, #8
 8006392:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8006396:	693a      	ldr	r2, [r7, #16]
 8006398:	4313      	orrs	r3, r2
 800639a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	697a      	ldr	r2, [r7, #20]
 80063a0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	693a      	ldr	r2, [r7, #16]
 80063a6:	621a      	str	r2, [r3, #32]
}
 80063a8:	bf00      	nop
 80063aa:	371c      	adds	r7, #28
 80063ac:	46bd      	mov	sp, r7
 80063ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b2:	4770      	bx	lr

080063b4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80063b4:	b480      	push	{r7}
 80063b6:	b087      	sub	sp, #28
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	60f8      	str	r0, [r7, #12]
 80063bc:	60b9      	str	r1, [r7, #8]
 80063be:	607a      	str	r2, [r7, #4]
 80063c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	6a1b      	ldr	r3, [r3, #32]
 80063c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	69db      	ldr	r3, [r3, #28]
 80063d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	6a1b      	ldr	r3, [r3, #32]
 80063d8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80063da:	697b      	ldr	r3, [r7, #20]
 80063dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80063e0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	021b      	lsls	r3, r3, #8
 80063e6:	697a      	ldr	r2, [r7, #20]
 80063e8:	4313      	orrs	r3, r2
 80063ea:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80063f2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	031b      	lsls	r3, r3, #12
 80063f8:	b29b      	uxth	r3, r3
 80063fa:	697a      	ldr	r2, [r7, #20]
 80063fc:	4313      	orrs	r3, r2
 80063fe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006400:	693b      	ldr	r3, [r7, #16]
 8006402:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8006406:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	031b      	lsls	r3, r3, #12
 800640c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8006410:	693a      	ldr	r2, [r7, #16]
 8006412:	4313      	orrs	r3, r2
 8006414:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	697a      	ldr	r2, [r7, #20]
 800641a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	693a      	ldr	r2, [r7, #16]
 8006420:	621a      	str	r2, [r3, #32]
}
 8006422:	bf00      	nop
 8006424:	371c      	adds	r7, #28
 8006426:	46bd      	mov	sp, r7
 8006428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642c:	4770      	bx	lr

0800642e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800642e:	b480      	push	{r7}
 8006430:	b085      	sub	sp, #20
 8006432:	af00      	add	r7, sp, #0
 8006434:	6078      	str	r0, [r7, #4]
 8006436:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	689b      	ldr	r3, [r3, #8]
 800643c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006444:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006446:	683a      	ldr	r2, [r7, #0]
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	4313      	orrs	r3, r2
 800644c:	f043 0307 	orr.w	r3, r3, #7
 8006450:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	68fa      	ldr	r2, [r7, #12]
 8006456:	609a      	str	r2, [r3, #8]
}
 8006458:	bf00      	nop
 800645a:	3714      	adds	r7, #20
 800645c:	46bd      	mov	sp, r7
 800645e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006462:	4770      	bx	lr

08006464 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006464:	b480      	push	{r7}
 8006466:	b087      	sub	sp, #28
 8006468:	af00      	add	r7, sp, #0
 800646a:	60f8      	str	r0, [r7, #12]
 800646c:	60b9      	str	r1, [r7, #8]
 800646e:	607a      	str	r2, [r7, #4]
 8006470:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	689b      	ldr	r3, [r3, #8]
 8006476:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006478:	697b      	ldr	r3, [r7, #20]
 800647a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800647e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	021a      	lsls	r2, r3, #8
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	431a      	orrs	r2, r3
 8006488:	68bb      	ldr	r3, [r7, #8]
 800648a:	4313      	orrs	r3, r2
 800648c:	697a      	ldr	r2, [r7, #20]
 800648e:	4313      	orrs	r3, r2
 8006490:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	697a      	ldr	r2, [r7, #20]
 8006496:	609a      	str	r2, [r3, #8]
}
 8006498:	bf00      	nop
 800649a:	371c      	adds	r7, #28
 800649c:	46bd      	mov	sp, r7
 800649e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a2:	4770      	bx	lr

080064a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80064a4:	b480      	push	{r7}
 80064a6:	b085      	sub	sp, #20
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
 80064ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064b4:	2b01      	cmp	r3, #1
 80064b6:	d101      	bne.n	80064bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80064b8:	2302      	movs	r3, #2
 80064ba:	e068      	b.n	800658e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2201      	movs	r2, #1
 80064c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2202      	movs	r2, #2
 80064c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	685b      	ldr	r3, [r3, #4]
 80064d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	689b      	ldr	r3, [r3, #8]
 80064da:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	4a2e      	ldr	r2, [pc, #184]	; (800659c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d004      	beq.n	80064f0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4a2d      	ldr	r2, [pc, #180]	; (80065a0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d108      	bne.n	8006502 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80064f6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	685b      	ldr	r3, [r3, #4]
 80064fc:	68fa      	ldr	r2, [r7, #12]
 80064fe:	4313      	orrs	r3, r2
 8006500:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006508:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	68fa      	ldr	r2, [r7, #12]
 8006510:	4313      	orrs	r3, r2
 8006512:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	68fa      	ldr	r2, [r7, #12]
 800651a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4a1e      	ldr	r2, [pc, #120]	; (800659c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d01d      	beq.n	8006562 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800652e:	d018      	beq.n	8006562 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	4a1b      	ldr	r2, [pc, #108]	; (80065a4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d013      	beq.n	8006562 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4a1a      	ldr	r2, [pc, #104]	; (80065a8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d00e      	beq.n	8006562 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a18      	ldr	r2, [pc, #96]	; (80065ac <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d009      	beq.n	8006562 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4a13      	ldr	r2, [pc, #76]	; (80065a0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d004      	beq.n	8006562 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a14      	ldr	r2, [pc, #80]	; (80065b0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d10c      	bne.n	800657c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006562:	68bb      	ldr	r3, [r7, #8]
 8006564:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006568:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	689b      	ldr	r3, [r3, #8]
 800656e:	68ba      	ldr	r2, [r7, #8]
 8006570:	4313      	orrs	r3, r2
 8006572:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	68ba      	ldr	r2, [r7, #8]
 800657a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2201      	movs	r2, #1
 8006580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2200      	movs	r2, #0
 8006588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800658c:	2300      	movs	r3, #0
}
 800658e:	4618      	mov	r0, r3
 8006590:	3714      	adds	r7, #20
 8006592:	46bd      	mov	sp, r7
 8006594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006598:	4770      	bx	lr
 800659a:	bf00      	nop
 800659c:	40012c00 	.word	0x40012c00
 80065a0:	40013400 	.word	0x40013400
 80065a4:	40000400 	.word	0x40000400
 80065a8:	40000800 	.word	0x40000800
 80065ac:	40000c00 	.word	0x40000c00
 80065b0:	40014000 	.word	0x40014000

080065b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80065b4:	b480      	push	{r7}
 80065b6:	b083      	sub	sp, #12
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80065bc:	bf00      	nop
 80065be:	370c      	adds	r7, #12
 80065c0:	46bd      	mov	sp, r7
 80065c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c6:	4770      	bx	lr

080065c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80065c8:	b480      	push	{r7}
 80065ca:	b083      	sub	sp, #12
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80065d0:	bf00      	nop
 80065d2:	370c      	adds	r7, #12
 80065d4:	46bd      	mov	sp, r7
 80065d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065da:	4770      	bx	lr

080065dc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80065dc:	b480      	push	{r7}
 80065de:	b083      	sub	sp, #12
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80065e4:	bf00      	nop
 80065e6:	370c      	adds	r7, #12
 80065e8:	46bd      	mov	sp, r7
 80065ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ee:	4770      	bx	lr

080065f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b082      	sub	sp, #8
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d101      	bne.n	8006602 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80065fe:	2301      	movs	r3, #1
 8006600:	e040      	b.n	8006684 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006606:	2b00      	cmp	r3, #0
 8006608:	d106      	bne.n	8006618 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2200      	movs	r2, #0
 800660e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f7fb fa4e 	bl	8001ab4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2224      	movs	r2, #36	; 0x24
 800661c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	681a      	ldr	r2, [r3, #0]
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f022 0201 	bic.w	r2, r2, #1
 800662c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f000 f8c0 	bl	80067b4 <UART_SetConfig>
 8006634:	4603      	mov	r3, r0
 8006636:	2b01      	cmp	r3, #1
 8006638:	d101      	bne.n	800663e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800663a:	2301      	movs	r3, #1
 800663c:	e022      	b.n	8006684 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006642:	2b00      	cmp	r3, #0
 8006644:	d002      	beq.n	800664c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006646:	6878      	ldr	r0, [r7, #4]
 8006648:	f000 fb3e 	bl	8006cc8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	685a      	ldr	r2, [r3, #4]
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800665a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	689a      	ldr	r2, [r3, #8]
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800666a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	681a      	ldr	r2, [r3, #0]
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f042 0201 	orr.w	r2, r2, #1
 800667a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800667c:	6878      	ldr	r0, [r7, #4]
 800667e:	f000 fbc5 	bl	8006e0c <UART_CheckIdleState>
 8006682:	4603      	mov	r3, r0
}
 8006684:	4618      	mov	r0, r3
 8006686:	3708      	adds	r7, #8
 8006688:	46bd      	mov	sp, r7
 800668a:	bd80      	pop	{r7, pc}

0800668c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b08a      	sub	sp, #40	; 0x28
 8006690:	af02      	add	r7, sp, #8
 8006692:	60f8      	str	r0, [r7, #12]
 8006694:	60b9      	str	r1, [r7, #8]
 8006696:	603b      	str	r3, [r7, #0]
 8006698:	4613      	mov	r3, r2
 800669a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80066a0:	2b20      	cmp	r3, #32
 80066a2:	f040 8082 	bne.w	80067aa <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80066a6:	68bb      	ldr	r3, [r7, #8]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d002      	beq.n	80066b2 <HAL_UART_Transmit+0x26>
 80066ac:	88fb      	ldrh	r3, [r7, #6]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d101      	bne.n	80066b6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80066b2:	2301      	movs	r3, #1
 80066b4:	e07a      	b.n	80067ac <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80066bc:	2b01      	cmp	r3, #1
 80066be:	d101      	bne.n	80066c4 <HAL_UART_Transmit+0x38>
 80066c0:	2302      	movs	r3, #2
 80066c2:	e073      	b.n	80067ac <HAL_UART_Transmit+0x120>
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	2201      	movs	r2, #1
 80066c8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2200      	movs	r2, #0
 80066d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	2221      	movs	r2, #33	; 0x21
 80066d8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80066da:	f7fb fc07 	bl	8001eec <HAL_GetTick>
 80066de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	88fa      	ldrh	r2, [r7, #6]
 80066e4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	88fa      	ldrh	r2, [r7, #6]
 80066ec:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	689b      	ldr	r3, [r3, #8]
 80066f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066f8:	d108      	bne.n	800670c <HAL_UART_Transmit+0x80>
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	691b      	ldr	r3, [r3, #16]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d104      	bne.n	800670c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8006702:	2300      	movs	r3, #0
 8006704:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	61bb      	str	r3, [r7, #24]
 800670a:	e003      	b.n	8006714 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800670c:	68bb      	ldr	r3, [r7, #8]
 800670e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006710:	2300      	movs	r3, #0
 8006712:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	2200      	movs	r2, #0
 8006718:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800671c:	e02d      	b.n	800677a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	9300      	str	r3, [sp, #0]
 8006722:	697b      	ldr	r3, [r7, #20]
 8006724:	2200      	movs	r2, #0
 8006726:	2180      	movs	r1, #128	; 0x80
 8006728:	68f8      	ldr	r0, [r7, #12]
 800672a:	f000 fbb8 	bl	8006e9e <UART_WaitOnFlagUntilTimeout>
 800672e:	4603      	mov	r3, r0
 8006730:	2b00      	cmp	r3, #0
 8006732:	d001      	beq.n	8006738 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8006734:	2303      	movs	r3, #3
 8006736:	e039      	b.n	80067ac <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8006738:	69fb      	ldr	r3, [r7, #28]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d10b      	bne.n	8006756 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800673e:	69bb      	ldr	r3, [r7, #24]
 8006740:	881a      	ldrh	r2, [r3, #0]
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800674a:	b292      	uxth	r2, r2
 800674c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800674e:	69bb      	ldr	r3, [r7, #24]
 8006750:	3302      	adds	r3, #2
 8006752:	61bb      	str	r3, [r7, #24]
 8006754:	e008      	b.n	8006768 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006756:	69fb      	ldr	r3, [r7, #28]
 8006758:	781a      	ldrb	r2, [r3, #0]
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	b292      	uxth	r2, r2
 8006760:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006762:	69fb      	ldr	r3, [r7, #28]
 8006764:	3301      	adds	r3, #1
 8006766:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800676e:	b29b      	uxth	r3, r3
 8006770:	3b01      	subs	r3, #1
 8006772:	b29a      	uxth	r2, r3
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006780:	b29b      	uxth	r3, r3
 8006782:	2b00      	cmp	r3, #0
 8006784:	d1cb      	bne.n	800671e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	9300      	str	r3, [sp, #0]
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	2200      	movs	r2, #0
 800678e:	2140      	movs	r1, #64	; 0x40
 8006790:	68f8      	ldr	r0, [r7, #12]
 8006792:	f000 fb84 	bl	8006e9e <UART_WaitOnFlagUntilTimeout>
 8006796:	4603      	mov	r3, r0
 8006798:	2b00      	cmp	r3, #0
 800679a:	d001      	beq.n	80067a0 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800679c:	2303      	movs	r3, #3
 800679e:	e005      	b.n	80067ac <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	2220      	movs	r2, #32
 80067a4:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80067a6:	2300      	movs	r3, #0
 80067a8:	e000      	b.n	80067ac <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80067aa:	2302      	movs	r3, #2
  }
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	3720      	adds	r7, #32
 80067b0:	46bd      	mov	sp, r7
 80067b2:	bd80      	pop	{r7, pc}

080067b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80067b4:	b5b0      	push	{r4, r5, r7, lr}
 80067b6:	b088      	sub	sp, #32
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80067bc:	2300      	movs	r3, #0
 80067be:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	689a      	ldr	r2, [r3, #8]
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	691b      	ldr	r3, [r3, #16]
 80067c8:	431a      	orrs	r2, r3
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	695b      	ldr	r3, [r3, #20]
 80067ce:	431a      	orrs	r2, r3
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	69db      	ldr	r3, [r3, #28]
 80067d4:	4313      	orrs	r3, r2
 80067d6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	681a      	ldr	r2, [r3, #0]
 80067de:	4bad      	ldr	r3, [pc, #692]	; (8006a94 <UART_SetConfig+0x2e0>)
 80067e0:	4013      	ands	r3, r2
 80067e2:	687a      	ldr	r2, [r7, #4]
 80067e4:	6812      	ldr	r2, [r2, #0]
 80067e6:	69f9      	ldr	r1, [r7, #28]
 80067e8:	430b      	orrs	r3, r1
 80067ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	685b      	ldr	r3, [r3, #4]
 80067f2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	68da      	ldr	r2, [r3, #12]
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	430a      	orrs	r2, r1
 8006800:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	699b      	ldr	r3, [r3, #24]
 8006806:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4aa2      	ldr	r2, [pc, #648]	; (8006a98 <UART_SetConfig+0x2e4>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d004      	beq.n	800681c <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6a1b      	ldr	r3, [r3, #32]
 8006816:	69fa      	ldr	r2, [r7, #28]
 8006818:	4313      	orrs	r3, r2
 800681a:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	689b      	ldr	r3, [r3, #8]
 8006822:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	69fa      	ldr	r2, [r7, #28]
 800682c:	430a      	orrs	r2, r1
 800682e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	4a99      	ldr	r2, [pc, #612]	; (8006a9c <UART_SetConfig+0x2e8>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d121      	bne.n	800687e <UART_SetConfig+0xca>
 800683a:	4b99      	ldr	r3, [pc, #612]	; (8006aa0 <UART_SetConfig+0x2ec>)
 800683c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006840:	f003 0303 	and.w	r3, r3, #3
 8006844:	2b03      	cmp	r3, #3
 8006846:	d817      	bhi.n	8006878 <UART_SetConfig+0xc4>
 8006848:	a201      	add	r2, pc, #4	; (adr r2, 8006850 <UART_SetConfig+0x9c>)
 800684a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800684e:	bf00      	nop
 8006850:	08006861 	.word	0x08006861
 8006854:	0800686d 	.word	0x0800686d
 8006858:	08006867 	.word	0x08006867
 800685c:	08006873 	.word	0x08006873
 8006860:	2301      	movs	r3, #1
 8006862:	76fb      	strb	r3, [r7, #27]
 8006864:	e0e7      	b.n	8006a36 <UART_SetConfig+0x282>
 8006866:	2302      	movs	r3, #2
 8006868:	76fb      	strb	r3, [r7, #27]
 800686a:	e0e4      	b.n	8006a36 <UART_SetConfig+0x282>
 800686c:	2304      	movs	r3, #4
 800686e:	76fb      	strb	r3, [r7, #27]
 8006870:	e0e1      	b.n	8006a36 <UART_SetConfig+0x282>
 8006872:	2308      	movs	r3, #8
 8006874:	76fb      	strb	r3, [r7, #27]
 8006876:	e0de      	b.n	8006a36 <UART_SetConfig+0x282>
 8006878:	2310      	movs	r3, #16
 800687a:	76fb      	strb	r3, [r7, #27]
 800687c:	e0db      	b.n	8006a36 <UART_SetConfig+0x282>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	4a88      	ldr	r2, [pc, #544]	; (8006aa4 <UART_SetConfig+0x2f0>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d132      	bne.n	80068ee <UART_SetConfig+0x13a>
 8006888:	4b85      	ldr	r3, [pc, #532]	; (8006aa0 <UART_SetConfig+0x2ec>)
 800688a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800688e:	f003 030c 	and.w	r3, r3, #12
 8006892:	2b0c      	cmp	r3, #12
 8006894:	d828      	bhi.n	80068e8 <UART_SetConfig+0x134>
 8006896:	a201      	add	r2, pc, #4	; (adr r2, 800689c <UART_SetConfig+0xe8>)
 8006898:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800689c:	080068d1 	.word	0x080068d1
 80068a0:	080068e9 	.word	0x080068e9
 80068a4:	080068e9 	.word	0x080068e9
 80068a8:	080068e9 	.word	0x080068e9
 80068ac:	080068dd 	.word	0x080068dd
 80068b0:	080068e9 	.word	0x080068e9
 80068b4:	080068e9 	.word	0x080068e9
 80068b8:	080068e9 	.word	0x080068e9
 80068bc:	080068d7 	.word	0x080068d7
 80068c0:	080068e9 	.word	0x080068e9
 80068c4:	080068e9 	.word	0x080068e9
 80068c8:	080068e9 	.word	0x080068e9
 80068cc:	080068e3 	.word	0x080068e3
 80068d0:	2300      	movs	r3, #0
 80068d2:	76fb      	strb	r3, [r7, #27]
 80068d4:	e0af      	b.n	8006a36 <UART_SetConfig+0x282>
 80068d6:	2302      	movs	r3, #2
 80068d8:	76fb      	strb	r3, [r7, #27]
 80068da:	e0ac      	b.n	8006a36 <UART_SetConfig+0x282>
 80068dc:	2304      	movs	r3, #4
 80068de:	76fb      	strb	r3, [r7, #27]
 80068e0:	e0a9      	b.n	8006a36 <UART_SetConfig+0x282>
 80068e2:	2308      	movs	r3, #8
 80068e4:	76fb      	strb	r3, [r7, #27]
 80068e6:	e0a6      	b.n	8006a36 <UART_SetConfig+0x282>
 80068e8:	2310      	movs	r3, #16
 80068ea:	76fb      	strb	r3, [r7, #27]
 80068ec:	e0a3      	b.n	8006a36 <UART_SetConfig+0x282>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4a6d      	ldr	r2, [pc, #436]	; (8006aa8 <UART_SetConfig+0x2f4>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d120      	bne.n	800693a <UART_SetConfig+0x186>
 80068f8:	4b69      	ldr	r3, [pc, #420]	; (8006aa0 <UART_SetConfig+0x2ec>)
 80068fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068fe:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006902:	2b30      	cmp	r3, #48	; 0x30
 8006904:	d013      	beq.n	800692e <UART_SetConfig+0x17a>
 8006906:	2b30      	cmp	r3, #48	; 0x30
 8006908:	d814      	bhi.n	8006934 <UART_SetConfig+0x180>
 800690a:	2b20      	cmp	r3, #32
 800690c:	d009      	beq.n	8006922 <UART_SetConfig+0x16e>
 800690e:	2b20      	cmp	r3, #32
 8006910:	d810      	bhi.n	8006934 <UART_SetConfig+0x180>
 8006912:	2b00      	cmp	r3, #0
 8006914:	d002      	beq.n	800691c <UART_SetConfig+0x168>
 8006916:	2b10      	cmp	r3, #16
 8006918:	d006      	beq.n	8006928 <UART_SetConfig+0x174>
 800691a:	e00b      	b.n	8006934 <UART_SetConfig+0x180>
 800691c:	2300      	movs	r3, #0
 800691e:	76fb      	strb	r3, [r7, #27]
 8006920:	e089      	b.n	8006a36 <UART_SetConfig+0x282>
 8006922:	2302      	movs	r3, #2
 8006924:	76fb      	strb	r3, [r7, #27]
 8006926:	e086      	b.n	8006a36 <UART_SetConfig+0x282>
 8006928:	2304      	movs	r3, #4
 800692a:	76fb      	strb	r3, [r7, #27]
 800692c:	e083      	b.n	8006a36 <UART_SetConfig+0x282>
 800692e:	2308      	movs	r3, #8
 8006930:	76fb      	strb	r3, [r7, #27]
 8006932:	e080      	b.n	8006a36 <UART_SetConfig+0x282>
 8006934:	2310      	movs	r3, #16
 8006936:	76fb      	strb	r3, [r7, #27]
 8006938:	e07d      	b.n	8006a36 <UART_SetConfig+0x282>
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	4a5b      	ldr	r2, [pc, #364]	; (8006aac <UART_SetConfig+0x2f8>)
 8006940:	4293      	cmp	r3, r2
 8006942:	d120      	bne.n	8006986 <UART_SetConfig+0x1d2>
 8006944:	4b56      	ldr	r3, [pc, #344]	; (8006aa0 <UART_SetConfig+0x2ec>)
 8006946:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800694a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800694e:	2bc0      	cmp	r3, #192	; 0xc0
 8006950:	d013      	beq.n	800697a <UART_SetConfig+0x1c6>
 8006952:	2bc0      	cmp	r3, #192	; 0xc0
 8006954:	d814      	bhi.n	8006980 <UART_SetConfig+0x1cc>
 8006956:	2b80      	cmp	r3, #128	; 0x80
 8006958:	d009      	beq.n	800696e <UART_SetConfig+0x1ba>
 800695a:	2b80      	cmp	r3, #128	; 0x80
 800695c:	d810      	bhi.n	8006980 <UART_SetConfig+0x1cc>
 800695e:	2b00      	cmp	r3, #0
 8006960:	d002      	beq.n	8006968 <UART_SetConfig+0x1b4>
 8006962:	2b40      	cmp	r3, #64	; 0x40
 8006964:	d006      	beq.n	8006974 <UART_SetConfig+0x1c0>
 8006966:	e00b      	b.n	8006980 <UART_SetConfig+0x1cc>
 8006968:	2300      	movs	r3, #0
 800696a:	76fb      	strb	r3, [r7, #27]
 800696c:	e063      	b.n	8006a36 <UART_SetConfig+0x282>
 800696e:	2302      	movs	r3, #2
 8006970:	76fb      	strb	r3, [r7, #27]
 8006972:	e060      	b.n	8006a36 <UART_SetConfig+0x282>
 8006974:	2304      	movs	r3, #4
 8006976:	76fb      	strb	r3, [r7, #27]
 8006978:	e05d      	b.n	8006a36 <UART_SetConfig+0x282>
 800697a:	2308      	movs	r3, #8
 800697c:	76fb      	strb	r3, [r7, #27]
 800697e:	e05a      	b.n	8006a36 <UART_SetConfig+0x282>
 8006980:	2310      	movs	r3, #16
 8006982:	76fb      	strb	r3, [r7, #27]
 8006984:	e057      	b.n	8006a36 <UART_SetConfig+0x282>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	4a49      	ldr	r2, [pc, #292]	; (8006ab0 <UART_SetConfig+0x2fc>)
 800698c:	4293      	cmp	r3, r2
 800698e:	d125      	bne.n	80069dc <UART_SetConfig+0x228>
 8006990:	4b43      	ldr	r3, [pc, #268]	; (8006aa0 <UART_SetConfig+0x2ec>)
 8006992:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006996:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800699a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800699e:	d017      	beq.n	80069d0 <UART_SetConfig+0x21c>
 80069a0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80069a4:	d817      	bhi.n	80069d6 <UART_SetConfig+0x222>
 80069a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80069aa:	d00b      	beq.n	80069c4 <UART_SetConfig+0x210>
 80069ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80069b0:	d811      	bhi.n	80069d6 <UART_SetConfig+0x222>
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d003      	beq.n	80069be <UART_SetConfig+0x20a>
 80069b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80069ba:	d006      	beq.n	80069ca <UART_SetConfig+0x216>
 80069bc:	e00b      	b.n	80069d6 <UART_SetConfig+0x222>
 80069be:	2300      	movs	r3, #0
 80069c0:	76fb      	strb	r3, [r7, #27]
 80069c2:	e038      	b.n	8006a36 <UART_SetConfig+0x282>
 80069c4:	2302      	movs	r3, #2
 80069c6:	76fb      	strb	r3, [r7, #27]
 80069c8:	e035      	b.n	8006a36 <UART_SetConfig+0x282>
 80069ca:	2304      	movs	r3, #4
 80069cc:	76fb      	strb	r3, [r7, #27]
 80069ce:	e032      	b.n	8006a36 <UART_SetConfig+0x282>
 80069d0:	2308      	movs	r3, #8
 80069d2:	76fb      	strb	r3, [r7, #27]
 80069d4:	e02f      	b.n	8006a36 <UART_SetConfig+0x282>
 80069d6:	2310      	movs	r3, #16
 80069d8:	76fb      	strb	r3, [r7, #27]
 80069da:	e02c      	b.n	8006a36 <UART_SetConfig+0x282>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4a2d      	ldr	r2, [pc, #180]	; (8006a98 <UART_SetConfig+0x2e4>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d125      	bne.n	8006a32 <UART_SetConfig+0x27e>
 80069e6:	4b2e      	ldr	r3, [pc, #184]	; (8006aa0 <UART_SetConfig+0x2ec>)
 80069e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069ec:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80069f0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80069f4:	d017      	beq.n	8006a26 <UART_SetConfig+0x272>
 80069f6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80069fa:	d817      	bhi.n	8006a2c <UART_SetConfig+0x278>
 80069fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a00:	d00b      	beq.n	8006a1a <UART_SetConfig+0x266>
 8006a02:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a06:	d811      	bhi.n	8006a2c <UART_SetConfig+0x278>
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d003      	beq.n	8006a14 <UART_SetConfig+0x260>
 8006a0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a10:	d006      	beq.n	8006a20 <UART_SetConfig+0x26c>
 8006a12:	e00b      	b.n	8006a2c <UART_SetConfig+0x278>
 8006a14:	2300      	movs	r3, #0
 8006a16:	76fb      	strb	r3, [r7, #27]
 8006a18:	e00d      	b.n	8006a36 <UART_SetConfig+0x282>
 8006a1a:	2302      	movs	r3, #2
 8006a1c:	76fb      	strb	r3, [r7, #27]
 8006a1e:	e00a      	b.n	8006a36 <UART_SetConfig+0x282>
 8006a20:	2304      	movs	r3, #4
 8006a22:	76fb      	strb	r3, [r7, #27]
 8006a24:	e007      	b.n	8006a36 <UART_SetConfig+0x282>
 8006a26:	2308      	movs	r3, #8
 8006a28:	76fb      	strb	r3, [r7, #27]
 8006a2a:	e004      	b.n	8006a36 <UART_SetConfig+0x282>
 8006a2c:	2310      	movs	r3, #16
 8006a2e:	76fb      	strb	r3, [r7, #27]
 8006a30:	e001      	b.n	8006a36 <UART_SetConfig+0x282>
 8006a32:	2310      	movs	r3, #16
 8006a34:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	4a17      	ldr	r2, [pc, #92]	; (8006a98 <UART_SetConfig+0x2e4>)
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	f040 8087 	bne.w	8006b50 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006a42:	7efb      	ldrb	r3, [r7, #27]
 8006a44:	2b08      	cmp	r3, #8
 8006a46:	d837      	bhi.n	8006ab8 <UART_SetConfig+0x304>
 8006a48:	a201      	add	r2, pc, #4	; (adr r2, 8006a50 <UART_SetConfig+0x29c>)
 8006a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a4e:	bf00      	nop
 8006a50:	08006a75 	.word	0x08006a75
 8006a54:	08006ab9 	.word	0x08006ab9
 8006a58:	08006a7d 	.word	0x08006a7d
 8006a5c:	08006ab9 	.word	0x08006ab9
 8006a60:	08006a83 	.word	0x08006a83
 8006a64:	08006ab9 	.word	0x08006ab9
 8006a68:	08006ab9 	.word	0x08006ab9
 8006a6c:	08006ab9 	.word	0x08006ab9
 8006a70:	08006a8b 	.word	0x08006a8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a74:	f7fe f9ac 	bl	8004dd0 <HAL_RCC_GetPCLK1Freq>
 8006a78:	6178      	str	r0, [r7, #20]
        break;
 8006a7a:	e022      	b.n	8006ac2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a7c:	4b0d      	ldr	r3, [pc, #52]	; (8006ab4 <UART_SetConfig+0x300>)
 8006a7e:	617b      	str	r3, [r7, #20]
        break;
 8006a80:	e01f      	b.n	8006ac2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a82:	f7fe f90d 	bl	8004ca0 <HAL_RCC_GetSysClockFreq>
 8006a86:	6178      	str	r0, [r7, #20]
        break;
 8006a88:	e01b      	b.n	8006ac2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006a8e:	617b      	str	r3, [r7, #20]
        break;
 8006a90:	e017      	b.n	8006ac2 <UART_SetConfig+0x30e>
 8006a92:	bf00      	nop
 8006a94:	efff69f3 	.word	0xefff69f3
 8006a98:	40008000 	.word	0x40008000
 8006a9c:	40013800 	.word	0x40013800
 8006aa0:	40021000 	.word	0x40021000
 8006aa4:	40004400 	.word	0x40004400
 8006aa8:	40004800 	.word	0x40004800
 8006aac:	40004c00 	.word	0x40004c00
 8006ab0:	40005000 	.word	0x40005000
 8006ab4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8006ab8:	2300      	movs	r3, #0
 8006aba:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006abc:	2301      	movs	r3, #1
 8006abe:	76bb      	strb	r3, [r7, #26]
        break;
 8006ac0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	f000 80f1 	beq.w	8006cac <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	685a      	ldr	r2, [r3, #4]
 8006ace:	4613      	mov	r3, r2
 8006ad0:	005b      	lsls	r3, r3, #1
 8006ad2:	4413      	add	r3, r2
 8006ad4:	697a      	ldr	r2, [r7, #20]
 8006ad6:	429a      	cmp	r2, r3
 8006ad8:	d305      	bcc.n	8006ae6 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	685b      	ldr	r3, [r3, #4]
 8006ade:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006ae0:	697a      	ldr	r2, [r7, #20]
 8006ae2:	429a      	cmp	r2, r3
 8006ae4:	d902      	bls.n	8006aec <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8006ae6:	2301      	movs	r3, #1
 8006ae8:	76bb      	strb	r3, [r7, #26]
 8006aea:	e0df      	b.n	8006cac <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006aec:	697b      	ldr	r3, [r7, #20]
 8006aee:	4618      	mov	r0, r3
 8006af0:	f04f 0100 	mov.w	r1, #0
 8006af4:	f04f 0200 	mov.w	r2, #0
 8006af8:	f04f 0300 	mov.w	r3, #0
 8006afc:	020b      	lsls	r3, r1, #8
 8006afe:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006b02:	0202      	lsls	r2, r0, #8
 8006b04:	6879      	ldr	r1, [r7, #4]
 8006b06:	6849      	ldr	r1, [r1, #4]
 8006b08:	0849      	lsrs	r1, r1, #1
 8006b0a:	4608      	mov	r0, r1
 8006b0c:	f04f 0100 	mov.w	r1, #0
 8006b10:	1814      	adds	r4, r2, r0
 8006b12:	eb43 0501 	adc.w	r5, r3, r1
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	685b      	ldr	r3, [r3, #4]
 8006b1a:	461a      	mov	r2, r3
 8006b1c:	f04f 0300 	mov.w	r3, #0
 8006b20:	4620      	mov	r0, r4
 8006b22:	4629      	mov	r1, r5
 8006b24:	f7fa f840 	bl	8000ba8 <__aeabi_uldivmod>
 8006b28:	4602      	mov	r2, r0
 8006b2a:	460b      	mov	r3, r1
 8006b2c:	4613      	mov	r3, r2
 8006b2e:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006b30:	693b      	ldr	r3, [r7, #16]
 8006b32:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006b36:	d308      	bcc.n	8006b4a <UART_SetConfig+0x396>
 8006b38:	693b      	ldr	r3, [r7, #16]
 8006b3a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006b3e:	d204      	bcs.n	8006b4a <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	693a      	ldr	r2, [r7, #16]
 8006b46:	60da      	str	r2, [r3, #12]
 8006b48:	e0b0      	b.n	8006cac <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	76bb      	strb	r3, [r7, #26]
 8006b4e:	e0ad      	b.n	8006cac <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	69db      	ldr	r3, [r3, #28]
 8006b54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b58:	d15c      	bne.n	8006c14 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8006b5a:	7efb      	ldrb	r3, [r7, #27]
 8006b5c:	2b08      	cmp	r3, #8
 8006b5e:	d828      	bhi.n	8006bb2 <UART_SetConfig+0x3fe>
 8006b60:	a201      	add	r2, pc, #4	; (adr r2, 8006b68 <UART_SetConfig+0x3b4>)
 8006b62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b66:	bf00      	nop
 8006b68:	08006b8d 	.word	0x08006b8d
 8006b6c:	08006b95 	.word	0x08006b95
 8006b70:	08006b9d 	.word	0x08006b9d
 8006b74:	08006bb3 	.word	0x08006bb3
 8006b78:	08006ba3 	.word	0x08006ba3
 8006b7c:	08006bb3 	.word	0x08006bb3
 8006b80:	08006bb3 	.word	0x08006bb3
 8006b84:	08006bb3 	.word	0x08006bb3
 8006b88:	08006bab 	.word	0x08006bab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b8c:	f7fe f920 	bl	8004dd0 <HAL_RCC_GetPCLK1Freq>
 8006b90:	6178      	str	r0, [r7, #20]
        break;
 8006b92:	e013      	b.n	8006bbc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b94:	f7fe f932 	bl	8004dfc <HAL_RCC_GetPCLK2Freq>
 8006b98:	6178      	str	r0, [r7, #20]
        break;
 8006b9a:	e00f      	b.n	8006bbc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b9c:	4b49      	ldr	r3, [pc, #292]	; (8006cc4 <UART_SetConfig+0x510>)
 8006b9e:	617b      	str	r3, [r7, #20]
        break;
 8006ba0:	e00c      	b.n	8006bbc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ba2:	f7fe f87d 	bl	8004ca0 <HAL_RCC_GetSysClockFreq>
 8006ba6:	6178      	str	r0, [r7, #20]
        break;
 8006ba8:	e008      	b.n	8006bbc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006baa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006bae:	617b      	str	r3, [r7, #20]
        break;
 8006bb0:	e004      	b.n	8006bbc <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006bb6:	2301      	movs	r3, #1
 8006bb8:	76bb      	strb	r3, [r7, #26]
        break;
 8006bba:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006bbc:	697b      	ldr	r3, [r7, #20]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d074      	beq.n	8006cac <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006bc2:	697b      	ldr	r3, [r7, #20]
 8006bc4:	005a      	lsls	r2, r3, #1
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	085b      	lsrs	r3, r3, #1
 8006bcc:	441a      	add	r2, r3
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bd6:	b29b      	uxth	r3, r3
 8006bd8:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006bda:	693b      	ldr	r3, [r7, #16]
 8006bdc:	2b0f      	cmp	r3, #15
 8006bde:	d916      	bls.n	8006c0e <UART_SetConfig+0x45a>
 8006be0:	693b      	ldr	r3, [r7, #16]
 8006be2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006be6:	d212      	bcs.n	8006c0e <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006be8:	693b      	ldr	r3, [r7, #16]
 8006bea:	b29b      	uxth	r3, r3
 8006bec:	f023 030f 	bic.w	r3, r3, #15
 8006bf0:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006bf2:	693b      	ldr	r3, [r7, #16]
 8006bf4:	085b      	lsrs	r3, r3, #1
 8006bf6:	b29b      	uxth	r3, r3
 8006bf8:	f003 0307 	and.w	r3, r3, #7
 8006bfc:	b29a      	uxth	r2, r3
 8006bfe:	89fb      	ldrh	r3, [r7, #14]
 8006c00:	4313      	orrs	r3, r2
 8006c02:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	89fa      	ldrh	r2, [r7, #14]
 8006c0a:	60da      	str	r2, [r3, #12]
 8006c0c:	e04e      	b.n	8006cac <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8006c0e:	2301      	movs	r3, #1
 8006c10:	76bb      	strb	r3, [r7, #26]
 8006c12:	e04b      	b.n	8006cac <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006c14:	7efb      	ldrb	r3, [r7, #27]
 8006c16:	2b08      	cmp	r3, #8
 8006c18:	d827      	bhi.n	8006c6a <UART_SetConfig+0x4b6>
 8006c1a:	a201      	add	r2, pc, #4	; (adr r2, 8006c20 <UART_SetConfig+0x46c>)
 8006c1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c20:	08006c45 	.word	0x08006c45
 8006c24:	08006c4d 	.word	0x08006c4d
 8006c28:	08006c55 	.word	0x08006c55
 8006c2c:	08006c6b 	.word	0x08006c6b
 8006c30:	08006c5b 	.word	0x08006c5b
 8006c34:	08006c6b 	.word	0x08006c6b
 8006c38:	08006c6b 	.word	0x08006c6b
 8006c3c:	08006c6b 	.word	0x08006c6b
 8006c40:	08006c63 	.word	0x08006c63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c44:	f7fe f8c4 	bl	8004dd0 <HAL_RCC_GetPCLK1Freq>
 8006c48:	6178      	str	r0, [r7, #20]
        break;
 8006c4a:	e013      	b.n	8006c74 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006c4c:	f7fe f8d6 	bl	8004dfc <HAL_RCC_GetPCLK2Freq>
 8006c50:	6178      	str	r0, [r7, #20]
        break;
 8006c52:	e00f      	b.n	8006c74 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c54:	4b1b      	ldr	r3, [pc, #108]	; (8006cc4 <UART_SetConfig+0x510>)
 8006c56:	617b      	str	r3, [r7, #20]
        break;
 8006c58:	e00c      	b.n	8006c74 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c5a:	f7fe f821 	bl	8004ca0 <HAL_RCC_GetSysClockFreq>
 8006c5e:	6178      	str	r0, [r7, #20]
        break;
 8006c60:	e008      	b.n	8006c74 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006c66:	617b      	str	r3, [r7, #20]
        break;
 8006c68:	e004      	b.n	8006c74 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006c6e:	2301      	movs	r3, #1
 8006c70:	76bb      	strb	r3, [r7, #26]
        break;
 8006c72:	bf00      	nop
    }

    if (pclk != 0U)
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d018      	beq.n	8006cac <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	685b      	ldr	r3, [r3, #4]
 8006c7e:	085a      	lsrs	r2, r3, #1
 8006c80:	697b      	ldr	r3, [r7, #20]
 8006c82:	441a      	add	r2, r3
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	685b      	ldr	r3, [r3, #4]
 8006c88:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c8c:	b29b      	uxth	r3, r3
 8006c8e:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c90:	693b      	ldr	r3, [r7, #16]
 8006c92:	2b0f      	cmp	r3, #15
 8006c94:	d908      	bls.n	8006ca8 <UART_SetConfig+0x4f4>
 8006c96:	693b      	ldr	r3, [r7, #16]
 8006c98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c9c:	d204      	bcs.n	8006ca8 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	693a      	ldr	r2, [r7, #16]
 8006ca4:	60da      	str	r2, [r3, #12]
 8006ca6:	e001      	b.n	8006cac <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8006ca8:	2301      	movs	r3, #1
 8006caa:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006cb8:	7ebb      	ldrb	r3, [r7, #26]
}
 8006cba:	4618      	mov	r0, r3
 8006cbc:	3720      	adds	r7, #32
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	bdb0      	pop	{r4, r5, r7, pc}
 8006cc2:	bf00      	nop
 8006cc4:	00f42400 	.word	0x00f42400

08006cc8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006cc8:	b480      	push	{r7}
 8006cca:	b083      	sub	sp, #12
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cd4:	f003 0301 	and.w	r3, r3, #1
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d00a      	beq.n	8006cf2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	685b      	ldr	r3, [r3, #4]
 8006ce2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	430a      	orrs	r2, r1
 8006cf0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cf6:	f003 0302 	and.w	r3, r3, #2
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d00a      	beq.n	8006d14 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	685b      	ldr	r3, [r3, #4]
 8006d04:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	430a      	orrs	r2, r1
 8006d12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d18:	f003 0304 	and.w	r3, r3, #4
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d00a      	beq.n	8006d36 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	685b      	ldr	r3, [r3, #4]
 8006d26:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	430a      	orrs	r2, r1
 8006d34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d3a:	f003 0308 	and.w	r3, r3, #8
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d00a      	beq.n	8006d58 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	430a      	orrs	r2, r1
 8006d56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d5c:	f003 0310 	and.w	r3, r3, #16
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d00a      	beq.n	8006d7a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	689b      	ldr	r3, [r3, #8]
 8006d6a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	430a      	orrs	r2, r1
 8006d78:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d7e:	f003 0320 	and.w	r3, r3, #32
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d00a      	beq.n	8006d9c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	689b      	ldr	r3, [r3, #8]
 8006d8c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	430a      	orrs	r2, r1
 8006d9a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006da0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d01a      	beq.n	8006dde <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	685b      	ldr	r3, [r3, #4]
 8006dae:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	430a      	orrs	r2, r1
 8006dbc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dc2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006dc6:	d10a      	bne.n	8006dde <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	685b      	ldr	r3, [r3, #4]
 8006dce:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	430a      	orrs	r2, r1
 8006ddc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006de2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d00a      	beq.n	8006e00 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	685b      	ldr	r3, [r3, #4]
 8006df0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	430a      	orrs	r2, r1
 8006dfe:	605a      	str	r2, [r3, #4]
  }
}
 8006e00:	bf00      	nop
 8006e02:	370c      	adds	r7, #12
 8006e04:	46bd      	mov	sp, r7
 8006e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0a:	4770      	bx	lr

08006e0c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b086      	sub	sp, #24
 8006e10:	af02      	add	r7, sp, #8
 8006e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2200      	movs	r2, #0
 8006e18:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006e1c:	f7fb f866 	bl	8001eec <HAL_GetTick>
 8006e20:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f003 0308 	and.w	r3, r3, #8
 8006e2c:	2b08      	cmp	r3, #8
 8006e2e:	d10e      	bne.n	8006e4e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e30:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006e34:	9300      	str	r3, [sp, #0]
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	2200      	movs	r2, #0
 8006e3a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006e3e:	6878      	ldr	r0, [r7, #4]
 8006e40:	f000 f82d 	bl	8006e9e <UART_WaitOnFlagUntilTimeout>
 8006e44:	4603      	mov	r3, r0
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d001      	beq.n	8006e4e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e4a:	2303      	movs	r3, #3
 8006e4c:	e023      	b.n	8006e96 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f003 0304 	and.w	r3, r3, #4
 8006e58:	2b04      	cmp	r3, #4
 8006e5a:	d10e      	bne.n	8006e7a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e5c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006e60:	9300      	str	r3, [sp, #0]
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	2200      	movs	r2, #0
 8006e66:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f000 f817 	bl	8006e9e <UART_WaitOnFlagUntilTimeout>
 8006e70:	4603      	mov	r3, r0
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d001      	beq.n	8006e7a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e76:	2303      	movs	r3, #3
 8006e78:	e00d      	b.n	8006e96 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2220      	movs	r2, #32
 8006e7e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2220      	movs	r2, #32
 8006e84:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	2200      	movs	r2, #0
 8006e8a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2200      	movs	r2, #0
 8006e90:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006e94:	2300      	movs	r3, #0
}
 8006e96:	4618      	mov	r0, r3
 8006e98:	3710      	adds	r7, #16
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bd80      	pop	{r7, pc}

08006e9e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006e9e:	b580      	push	{r7, lr}
 8006ea0:	b084      	sub	sp, #16
 8006ea2:	af00      	add	r7, sp, #0
 8006ea4:	60f8      	str	r0, [r7, #12]
 8006ea6:	60b9      	str	r1, [r7, #8]
 8006ea8:	603b      	str	r3, [r7, #0]
 8006eaa:	4613      	mov	r3, r2
 8006eac:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006eae:	e05e      	b.n	8006f6e <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006eb0:	69bb      	ldr	r3, [r7, #24]
 8006eb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eb6:	d05a      	beq.n	8006f6e <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006eb8:	f7fb f818 	bl	8001eec <HAL_GetTick>
 8006ebc:	4602      	mov	r2, r0
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	1ad3      	subs	r3, r2, r3
 8006ec2:	69ba      	ldr	r2, [r7, #24]
 8006ec4:	429a      	cmp	r2, r3
 8006ec6:	d302      	bcc.n	8006ece <UART_WaitOnFlagUntilTimeout+0x30>
 8006ec8:	69bb      	ldr	r3, [r7, #24]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d11b      	bne.n	8006f06 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	681a      	ldr	r2, [r3, #0]
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006edc:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	689a      	ldr	r2, [r3, #8]
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f022 0201 	bic.w	r2, r2, #1
 8006eec:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	2220      	movs	r2, #32
 8006ef2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	2220      	movs	r2, #32
 8006ef8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	2200      	movs	r2, #0
 8006efe:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8006f02:	2303      	movs	r3, #3
 8006f04:	e043      	b.n	8006f8e <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f003 0304 	and.w	r3, r3, #4
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d02c      	beq.n	8006f6e <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	69db      	ldr	r3, [r3, #28]
 8006f1a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006f1e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006f22:	d124      	bne.n	8006f6e <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006f2c:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	681a      	ldr	r2, [r3, #0]
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006f3c:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	689a      	ldr	r2, [r3, #8]
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f022 0201 	bic.w	r2, r2, #1
 8006f4c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	2220      	movs	r2, #32
 8006f52:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	2220      	movs	r2, #32
 8006f58:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	2220      	movs	r2, #32
 8006f5e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	2200      	movs	r2, #0
 8006f66:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006f6a:	2303      	movs	r3, #3
 8006f6c:	e00f      	b.n	8006f8e <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	69da      	ldr	r2, [r3, #28]
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	4013      	ands	r3, r2
 8006f78:	68ba      	ldr	r2, [r7, #8]
 8006f7a:	429a      	cmp	r2, r3
 8006f7c:	bf0c      	ite	eq
 8006f7e:	2301      	moveq	r3, #1
 8006f80:	2300      	movne	r3, #0
 8006f82:	b2db      	uxtb	r3, r3
 8006f84:	461a      	mov	r2, r3
 8006f86:	79fb      	ldrb	r3, [r7, #7]
 8006f88:	429a      	cmp	r2, r3
 8006f8a:	d091      	beq.n	8006eb0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006f8c:	2300      	movs	r3, #0
}
 8006f8e:	4618      	mov	r0, r3
 8006f90:	3710      	adds	r7, #16
 8006f92:	46bd      	mov	sp, r7
 8006f94:	bd80      	pop	{r7, pc}
	...

08006f98 <__errno>:
 8006f98:	4b01      	ldr	r3, [pc, #4]	; (8006fa0 <__errno+0x8>)
 8006f9a:	6818      	ldr	r0, [r3, #0]
 8006f9c:	4770      	bx	lr
 8006f9e:	bf00      	nop
 8006fa0:	2000008c 	.word	0x2000008c

08006fa4 <__libc_init_array>:
 8006fa4:	b570      	push	{r4, r5, r6, lr}
 8006fa6:	4d0d      	ldr	r5, [pc, #52]	; (8006fdc <__libc_init_array+0x38>)
 8006fa8:	4c0d      	ldr	r4, [pc, #52]	; (8006fe0 <__libc_init_array+0x3c>)
 8006faa:	1b64      	subs	r4, r4, r5
 8006fac:	10a4      	asrs	r4, r4, #2
 8006fae:	2600      	movs	r6, #0
 8006fb0:	42a6      	cmp	r6, r4
 8006fb2:	d109      	bne.n	8006fc8 <__libc_init_array+0x24>
 8006fb4:	4d0b      	ldr	r5, [pc, #44]	; (8006fe4 <__libc_init_array+0x40>)
 8006fb6:	4c0c      	ldr	r4, [pc, #48]	; (8006fe8 <__libc_init_array+0x44>)
 8006fb8:	f002 fecc 	bl	8009d54 <_init>
 8006fbc:	1b64      	subs	r4, r4, r5
 8006fbe:	10a4      	asrs	r4, r4, #2
 8006fc0:	2600      	movs	r6, #0
 8006fc2:	42a6      	cmp	r6, r4
 8006fc4:	d105      	bne.n	8006fd2 <__libc_init_array+0x2e>
 8006fc6:	bd70      	pop	{r4, r5, r6, pc}
 8006fc8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fcc:	4798      	blx	r3
 8006fce:	3601      	adds	r6, #1
 8006fd0:	e7ee      	b.n	8006fb0 <__libc_init_array+0xc>
 8006fd2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fd6:	4798      	blx	r3
 8006fd8:	3601      	adds	r6, #1
 8006fda:	e7f2      	b.n	8006fc2 <__libc_init_array+0x1e>
 8006fdc:	0800a1c4 	.word	0x0800a1c4
 8006fe0:	0800a1c4 	.word	0x0800a1c4
 8006fe4:	0800a1c4 	.word	0x0800a1c4
 8006fe8:	0800a1c8 	.word	0x0800a1c8

08006fec <malloc>:
 8006fec:	4b02      	ldr	r3, [pc, #8]	; (8006ff8 <malloc+0xc>)
 8006fee:	4601      	mov	r1, r0
 8006ff0:	6818      	ldr	r0, [r3, #0]
 8006ff2:	f000 b863 	b.w	80070bc <_malloc_r>
 8006ff6:	bf00      	nop
 8006ff8:	2000008c 	.word	0x2000008c

08006ffc <free>:
 8006ffc:	4b02      	ldr	r3, [pc, #8]	; (8007008 <free+0xc>)
 8006ffe:	4601      	mov	r1, r0
 8007000:	6818      	ldr	r0, [r3, #0]
 8007002:	f000 b80b 	b.w	800701c <_free_r>
 8007006:	bf00      	nop
 8007008:	2000008c 	.word	0x2000008c

0800700c <memset>:
 800700c:	4402      	add	r2, r0
 800700e:	4603      	mov	r3, r0
 8007010:	4293      	cmp	r3, r2
 8007012:	d100      	bne.n	8007016 <memset+0xa>
 8007014:	4770      	bx	lr
 8007016:	f803 1b01 	strb.w	r1, [r3], #1
 800701a:	e7f9      	b.n	8007010 <memset+0x4>

0800701c <_free_r>:
 800701c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800701e:	2900      	cmp	r1, #0
 8007020:	d048      	beq.n	80070b4 <_free_r+0x98>
 8007022:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007026:	9001      	str	r0, [sp, #4]
 8007028:	2b00      	cmp	r3, #0
 800702a:	f1a1 0404 	sub.w	r4, r1, #4
 800702e:	bfb8      	it	lt
 8007030:	18e4      	addlt	r4, r4, r3
 8007032:	f001 fbd3 	bl	80087dc <__malloc_lock>
 8007036:	4a20      	ldr	r2, [pc, #128]	; (80070b8 <_free_r+0x9c>)
 8007038:	9801      	ldr	r0, [sp, #4]
 800703a:	6813      	ldr	r3, [r2, #0]
 800703c:	4615      	mov	r5, r2
 800703e:	b933      	cbnz	r3, 800704e <_free_r+0x32>
 8007040:	6063      	str	r3, [r4, #4]
 8007042:	6014      	str	r4, [r2, #0]
 8007044:	b003      	add	sp, #12
 8007046:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800704a:	f001 bbcd 	b.w	80087e8 <__malloc_unlock>
 800704e:	42a3      	cmp	r3, r4
 8007050:	d90b      	bls.n	800706a <_free_r+0x4e>
 8007052:	6821      	ldr	r1, [r4, #0]
 8007054:	1862      	adds	r2, r4, r1
 8007056:	4293      	cmp	r3, r2
 8007058:	bf04      	itt	eq
 800705a:	681a      	ldreq	r2, [r3, #0]
 800705c:	685b      	ldreq	r3, [r3, #4]
 800705e:	6063      	str	r3, [r4, #4]
 8007060:	bf04      	itt	eq
 8007062:	1852      	addeq	r2, r2, r1
 8007064:	6022      	streq	r2, [r4, #0]
 8007066:	602c      	str	r4, [r5, #0]
 8007068:	e7ec      	b.n	8007044 <_free_r+0x28>
 800706a:	461a      	mov	r2, r3
 800706c:	685b      	ldr	r3, [r3, #4]
 800706e:	b10b      	cbz	r3, 8007074 <_free_r+0x58>
 8007070:	42a3      	cmp	r3, r4
 8007072:	d9fa      	bls.n	800706a <_free_r+0x4e>
 8007074:	6811      	ldr	r1, [r2, #0]
 8007076:	1855      	adds	r5, r2, r1
 8007078:	42a5      	cmp	r5, r4
 800707a:	d10b      	bne.n	8007094 <_free_r+0x78>
 800707c:	6824      	ldr	r4, [r4, #0]
 800707e:	4421      	add	r1, r4
 8007080:	1854      	adds	r4, r2, r1
 8007082:	42a3      	cmp	r3, r4
 8007084:	6011      	str	r1, [r2, #0]
 8007086:	d1dd      	bne.n	8007044 <_free_r+0x28>
 8007088:	681c      	ldr	r4, [r3, #0]
 800708a:	685b      	ldr	r3, [r3, #4]
 800708c:	6053      	str	r3, [r2, #4]
 800708e:	4421      	add	r1, r4
 8007090:	6011      	str	r1, [r2, #0]
 8007092:	e7d7      	b.n	8007044 <_free_r+0x28>
 8007094:	d902      	bls.n	800709c <_free_r+0x80>
 8007096:	230c      	movs	r3, #12
 8007098:	6003      	str	r3, [r0, #0]
 800709a:	e7d3      	b.n	8007044 <_free_r+0x28>
 800709c:	6825      	ldr	r5, [r4, #0]
 800709e:	1961      	adds	r1, r4, r5
 80070a0:	428b      	cmp	r3, r1
 80070a2:	bf04      	itt	eq
 80070a4:	6819      	ldreq	r1, [r3, #0]
 80070a6:	685b      	ldreq	r3, [r3, #4]
 80070a8:	6063      	str	r3, [r4, #4]
 80070aa:	bf04      	itt	eq
 80070ac:	1949      	addeq	r1, r1, r5
 80070ae:	6021      	streq	r1, [r4, #0]
 80070b0:	6054      	str	r4, [r2, #4]
 80070b2:	e7c7      	b.n	8007044 <_free_r+0x28>
 80070b4:	b003      	add	sp, #12
 80070b6:	bd30      	pop	{r4, r5, pc}
 80070b8:	20000290 	.word	0x20000290

080070bc <_malloc_r>:
 80070bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070be:	1ccd      	adds	r5, r1, #3
 80070c0:	f025 0503 	bic.w	r5, r5, #3
 80070c4:	3508      	adds	r5, #8
 80070c6:	2d0c      	cmp	r5, #12
 80070c8:	bf38      	it	cc
 80070ca:	250c      	movcc	r5, #12
 80070cc:	2d00      	cmp	r5, #0
 80070ce:	4606      	mov	r6, r0
 80070d0:	db01      	blt.n	80070d6 <_malloc_r+0x1a>
 80070d2:	42a9      	cmp	r1, r5
 80070d4:	d903      	bls.n	80070de <_malloc_r+0x22>
 80070d6:	230c      	movs	r3, #12
 80070d8:	6033      	str	r3, [r6, #0]
 80070da:	2000      	movs	r0, #0
 80070dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80070de:	f001 fb7d 	bl	80087dc <__malloc_lock>
 80070e2:	4921      	ldr	r1, [pc, #132]	; (8007168 <_malloc_r+0xac>)
 80070e4:	680a      	ldr	r2, [r1, #0]
 80070e6:	4614      	mov	r4, r2
 80070e8:	b99c      	cbnz	r4, 8007112 <_malloc_r+0x56>
 80070ea:	4f20      	ldr	r7, [pc, #128]	; (800716c <_malloc_r+0xb0>)
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	b923      	cbnz	r3, 80070fa <_malloc_r+0x3e>
 80070f0:	4621      	mov	r1, r4
 80070f2:	4630      	mov	r0, r6
 80070f4:	f000 fca6 	bl	8007a44 <_sbrk_r>
 80070f8:	6038      	str	r0, [r7, #0]
 80070fa:	4629      	mov	r1, r5
 80070fc:	4630      	mov	r0, r6
 80070fe:	f000 fca1 	bl	8007a44 <_sbrk_r>
 8007102:	1c43      	adds	r3, r0, #1
 8007104:	d123      	bne.n	800714e <_malloc_r+0x92>
 8007106:	230c      	movs	r3, #12
 8007108:	6033      	str	r3, [r6, #0]
 800710a:	4630      	mov	r0, r6
 800710c:	f001 fb6c 	bl	80087e8 <__malloc_unlock>
 8007110:	e7e3      	b.n	80070da <_malloc_r+0x1e>
 8007112:	6823      	ldr	r3, [r4, #0]
 8007114:	1b5b      	subs	r3, r3, r5
 8007116:	d417      	bmi.n	8007148 <_malloc_r+0x8c>
 8007118:	2b0b      	cmp	r3, #11
 800711a:	d903      	bls.n	8007124 <_malloc_r+0x68>
 800711c:	6023      	str	r3, [r4, #0]
 800711e:	441c      	add	r4, r3
 8007120:	6025      	str	r5, [r4, #0]
 8007122:	e004      	b.n	800712e <_malloc_r+0x72>
 8007124:	6863      	ldr	r3, [r4, #4]
 8007126:	42a2      	cmp	r2, r4
 8007128:	bf0c      	ite	eq
 800712a:	600b      	streq	r3, [r1, #0]
 800712c:	6053      	strne	r3, [r2, #4]
 800712e:	4630      	mov	r0, r6
 8007130:	f001 fb5a 	bl	80087e8 <__malloc_unlock>
 8007134:	f104 000b 	add.w	r0, r4, #11
 8007138:	1d23      	adds	r3, r4, #4
 800713a:	f020 0007 	bic.w	r0, r0, #7
 800713e:	1ac2      	subs	r2, r0, r3
 8007140:	d0cc      	beq.n	80070dc <_malloc_r+0x20>
 8007142:	1a1b      	subs	r3, r3, r0
 8007144:	50a3      	str	r3, [r4, r2]
 8007146:	e7c9      	b.n	80070dc <_malloc_r+0x20>
 8007148:	4622      	mov	r2, r4
 800714a:	6864      	ldr	r4, [r4, #4]
 800714c:	e7cc      	b.n	80070e8 <_malloc_r+0x2c>
 800714e:	1cc4      	adds	r4, r0, #3
 8007150:	f024 0403 	bic.w	r4, r4, #3
 8007154:	42a0      	cmp	r0, r4
 8007156:	d0e3      	beq.n	8007120 <_malloc_r+0x64>
 8007158:	1a21      	subs	r1, r4, r0
 800715a:	4630      	mov	r0, r6
 800715c:	f000 fc72 	bl	8007a44 <_sbrk_r>
 8007160:	3001      	adds	r0, #1
 8007162:	d1dd      	bne.n	8007120 <_malloc_r+0x64>
 8007164:	e7cf      	b.n	8007106 <_malloc_r+0x4a>
 8007166:	bf00      	nop
 8007168:	20000290 	.word	0x20000290
 800716c:	20000294 	.word	0x20000294

08007170 <__cvt>:
 8007170:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007174:	ec55 4b10 	vmov	r4, r5, d0
 8007178:	2d00      	cmp	r5, #0
 800717a:	460e      	mov	r6, r1
 800717c:	4619      	mov	r1, r3
 800717e:	462b      	mov	r3, r5
 8007180:	bfbb      	ittet	lt
 8007182:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007186:	461d      	movlt	r5, r3
 8007188:	2300      	movge	r3, #0
 800718a:	232d      	movlt	r3, #45	; 0x2d
 800718c:	700b      	strb	r3, [r1, #0]
 800718e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007190:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007194:	4691      	mov	r9, r2
 8007196:	f023 0820 	bic.w	r8, r3, #32
 800719a:	bfbc      	itt	lt
 800719c:	4622      	movlt	r2, r4
 800719e:	4614      	movlt	r4, r2
 80071a0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80071a4:	d005      	beq.n	80071b2 <__cvt+0x42>
 80071a6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80071aa:	d100      	bne.n	80071ae <__cvt+0x3e>
 80071ac:	3601      	adds	r6, #1
 80071ae:	2102      	movs	r1, #2
 80071b0:	e000      	b.n	80071b4 <__cvt+0x44>
 80071b2:	2103      	movs	r1, #3
 80071b4:	ab03      	add	r3, sp, #12
 80071b6:	9301      	str	r3, [sp, #4]
 80071b8:	ab02      	add	r3, sp, #8
 80071ba:	9300      	str	r3, [sp, #0]
 80071bc:	ec45 4b10 	vmov	d0, r4, r5
 80071c0:	4653      	mov	r3, sl
 80071c2:	4632      	mov	r2, r6
 80071c4:	f000 fd0c 	bl	8007be0 <_dtoa_r>
 80071c8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80071cc:	4607      	mov	r7, r0
 80071ce:	d102      	bne.n	80071d6 <__cvt+0x66>
 80071d0:	f019 0f01 	tst.w	r9, #1
 80071d4:	d022      	beq.n	800721c <__cvt+0xac>
 80071d6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80071da:	eb07 0906 	add.w	r9, r7, r6
 80071de:	d110      	bne.n	8007202 <__cvt+0x92>
 80071e0:	783b      	ldrb	r3, [r7, #0]
 80071e2:	2b30      	cmp	r3, #48	; 0x30
 80071e4:	d10a      	bne.n	80071fc <__cvt+0x8c>
 80071e6:	2200      	movs	r2, #0
 80071e8:	2300      	movs	r3, #0
 80071ea:	4620      	mov	r0, r4
 80071ec:	4629      	mov	r1, r5
 80071ee:	f7f9 fc6b 	bl	8000ac8 <__aeabi_dcmpeq>
 80071f2:	b918      	cbnz	r0, 80071fc <__cvt+0x8c>
 80071f4:	f1c6 0601 	rsb	r6, r6, #1
 80071f8:	f8ca 6000 	str.w	r6, [sl]
 80071fc:	f8da 3000 	ldr.w	r3, [sl]
 8007200:	4499      	add	r9, r3
 8007202:	2200      	movs	r2, #0
 8007204:	2300      	movs	r3, #0
 8007206:	4620      	mov	r0, r4
 8007208:	4629      	mov	r1, r5
 800720a:	f7f9 fc5d 	bl	8000ac8 <__aeabi_dcmpeq>
 800720e:	b108      	cbz	r0, 8007214 <__cvt+0xa4>
 8007210:	f8cd 900c 	str.w	r9, [sp, #12]
 8007214:	2230      	movs	r2, #48	; 0x30
 8007216:	9b03      	ldr	r3, [sp, #12]
 8007218:	454b      	cmp	r3, r9
 800721a:	d307      	bcc.n	800722c <__cvt+0xbc>
 800721c:	9b03      	ldr	r3, [sp, #12]
 800721e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007220:	1bdb      	subs	r3, r3, r7
 8007222:	4638      	mov	r0, r7
 8007224:	6013      	str	r3, [r2, #0]
 8007226:	b004      	add	sp, #16
 8007228:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800722c:	1c59      	adds	r1, r3, #1
 800722e:	9103      	str	r1, [sp, #12]
 8007230:	701a      	strb	r2, [r3, #0]
 8007232:	e7f0      	b.n	8007216 <__cvt+0xa6>

08007234 <__exponent>:
 8007234:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007236:	4603      	mov	r3, r0
 8007238:	2900      	cmp	r1, #0
 800723a:	bfb8      	it	lt
 800723c:	4249      	neglt	r1, r1
 800723e:	f803 2b02 	strb.w	r2, [r3], #2
 8007242:	bfb4      	ite	lt
 8007244:	222d      	movlt	r2, #45	; 0x2d
 8007246:	222b      	movge	r2, #43	; 0x2b
 8007248:	2909      	cmp	r1, #9
 800724a:	7042      	strb	r2, [r0, #1]
 800724c:	dd2a      	ble.n	80072a4 <__exponent+0x70>
 800724e:	f10d 0407 	add.w	r4, sp, #7
 8007252:	46a4      	mov	ip, r4
 8007254:	270a      	movs	r7, #10
 8007256:	46a6      	mov	lr, r4
 8007258:	460a      	mov	r2, r1
 800725a:	fb91 f6f7 	sdiv	r6, r1, r7
 800725e:	fb07 1516 	mls	r5, r7, r6, r1
 8007262:	3530      	adds	r5, #48	; 0x30
 8007264:	2a63      	cmp	r2, #99	; 0x63
 8007266:	f104 34ff 	add.w	r4, r4, #4294967295
 800726a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800726e:	4631      	mov	r1, r6
 8007270:	dcf1      	bgt.n	8007256 <__exponent+0x22>
 8007272:	3130      	adds	r1, #48	; 0x30
 8007274:	f1ae 0502 	sub.w	r5, lr, #2
 8007278:	f804 1c01 	strb.w	r1, [r4, #-1]
 800727c:	1c44      	adds	r4, r0, #1
 800727e:	4629      	mov	r1, r5
 8007280:	4561      	cmp	r1, ip
 8007282:	d30a      	bcc.n	800729a <__exponent+0x66>
 8007284:	f10d 0209 	add.w	r2, sp, #9
 8007288:	eba2 020e 	sub.w	r2, r2, lr
 800728c:	4565      	cmp	r5, ip
 800728e:	bf88      	it	hi
 8007290:	2200      	movhi	r2, #0
 8007292:	4413      	add	r3, r2
 8007294:	1a18      	subs	r0, r3, r0
 8007296:	b003      	add	sp, #12
 8007298:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800729a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800729e:	f804 2f01 	strb.w	r2, [r4, #1]!
 80072a2:	e7ed      	b.n	8007280 <__exponent+0x4c>
 80072a4:	2330      	movs	r3, #48	; 0x30
 80072a6:	3130      	adds	r1, #48	; 0x30
 80072a8:	7083      	strb	r3, [r0, #2]
 80072aa:	70c1      	strb	r1, [r0, #3]
 80072ac:	1d03      	adds	r3, r0, #4
 80072ae:	e7f1      	b.n	8007294 <__exponent+0x60>

080072b0 <_printf_float>:
 80072b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072b4:	ed2d 8b02 	vpush	{d8}
 80072b8:	b08d      	sub	sp, #52	; 0x34
 80072ba:	460c      	mov	r4, r1
 80072bc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80072c0:	4616      	mov	r6, r2
 80072c2:	461f      	mov	r7, r3
 80072c4:	4605      	mov	r5, r0
 80072c6:	f001 fa77 	bl	80087b8 <_localeconv_r>
 80072ca:	f8d0 a000 	ldr.w	sl, [r0]
 80072ce:	4650      	mov	r0, sl
 80072d0:	f7f8 ff7e 	bl	80001d0 <strlen>
 80072d4:	2300      	movs	r3, #0
 80072d6:	930a      	str	r3, [sp, #40]	; 0x28
 80072d8:	6823      	ldr	r3, [r4, #0]
 80072da:	9305      	str	r3, [sp, #20]
 80072dc:	f8d8 3000 	ldr.w	r3, [r8]
 80072e0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80072e4:	3307      	adds	r3, #7
 80072e6:	f023 0307 	bic.w	r3, r3, #7
 80072ea:	f103 0208 	add.w	r2, r3, #8
 80072ee:	f8c8 2000 	str.w	r2, [r8]
 80072f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072f6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80072fa:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80072fe:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007302:	9307      	str	r3, [sp, #28]
 8007304:	f8cd 8018 	str.w	r8, [sp, #24]
 8007308:	ee08 0a10 	vmov	s16, r0
 800730c:	4b9f      	ldr	r3, [pc, #636]	; (800758c <_printf_float+0x2dc>)
 800730e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007312:	f04f 32ff 	mov.w	r2, #4294967295
 8007316:	f7f9 fc09 	bl	8000b2c <__aeabi_dcmpun>
 800731a:	bb88      	cbnz	r0, 8007380 <_printf_float+0xd0>
 800731c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007320:	4b9a      	ldr	r3, [pc, #616]	; (800758c <_printf_float+0x2dc>)
 8007322:	f04f 32ff 	mov.w	r2, #4294967295
 8007326:	f7f9 fbe3 	bl	8000af0 <__aeabi_dcmple>
 800732a:	bb48      	cbnz	r0, 8007380 <_printf_float+0xd0>
 800732c:	2200      	movs	r2, #0
 800732e:	2300      	movs	r3, #0
 8007330:	4640      	mov	r0, r8
 8007332:	4649      	mov	r1, r9
 8007334:	f7f9 fbd2 	bl	8000adc <__aeabi_dcmplt>
 8007338:	b110      	cbz	r0, 8007340 <_printf_float+0x90>
 800733a:	232d      	movs	r3, #45	; 0x2d
 800733c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007340:	4b93      	ldr	r3, [pc, #588]	; (8007590 <_printf_float+0x2e0>)
 8007342:	4894      	ldr	r0, [pc, #592]	; (8007594 <_printf_float+0x2e4>)
 8007344:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007348:	bf94      	ite	ls
 800734a:	4698      	movls	r8, r3
 800734c:	4680      	movhi	r8, r0
 800734e:	2303      	movs	r3, #3
 8007350:	6123      	str	r3, [r4, #16]
 8007352:	9b05      	ldr	r3, [sp, #20]
 8007354:	f023 0204 	bic.w	r2, r3, #4
 8007358:	6022      	str	r2, [r4, #0]
 800735a:	f04f 0900 	mov.w	r9, #0
 800735e:	9700      	str	r7, [sp, #0]
 8007360:	4633      	mov	r3, r6
 8007362:	aa0b      	add	r2, sp, #44	; 0x2c
 8007364:	4621      	mov	r1, r4
 8007366:	4628      	mov	r0, r5
 8007368:	f000 f9d8 	bl	800771c <_printf_common>
 800736c:	3001      	adds	r0, #1
 800736e:	f040 8090 	bne.w	8007492 <_printf_float+0x1e2>
 8007372:	f04f 30ff 	mov.w	r0, #4294967295
 8007376:	b00d      	add	sp, #52	; 0x34
 8007378:	ecbd 8b02 	vpop	{d8}
 800737c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007380:	4642      	mov	r2, r8
 8007382:	464b      	mov	r3, r9
 8007384:	4640      	mov	r0, r8
 8007386:	4649      	mov	r1, r9
 8007388:	f7f9 fbd0 	bl	8000b2c <__aeabi_dcmpun>
 800738c:	b140      	cbz	r0, 80073a0 <_printf_float+0xf0>
 800738e:	464b      	mov	r3, r9
 8007390:	2b00      	cmp	r3, #0
 8007392:	bfbc      	itt	lt
 8007394:	232d      	movlt	r3, #45	; 0x2d
 8007396:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800739a:	487f      	ldr	r0, [pc, #508]	; (8007598 <_printf_float+0x2e8>)
 800739c:	4b7f      	ldr	r3, [pc, #508]	; (800759c <_printf_float+0x2ec>)
 800739e:	e7d1      	b.n	8007344 <_printf_float+0x94>
 80073a0:	6863      	ldr	r3, [r4, #4]
 80073a2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80073a6:	9206      	str	r2, [sp, #24]
 80073a8:	1c5a      	adds	r2, r3, #1
 80073aa:	d13f      	bne.n	800742c <_printf_float+0x17c>
 80073ac:	2306      	movs	r3, #6
 80073ae:	6063      	str	r3, [r4, #4]
 80073b0:	9b05      	ldr	r3, [sp, #20]
 80073b2:	6861      	ldr	r1, [r4, #4]
 80073b4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80073b8:	2300      	movs	r3, #0
 80073ba:	9303      	str	r3, [sp, #12]
 80073bc:	ab0a      	add	r3, sp, #40	; 0x28
 80073be:	e9cd b301 	strd	fp, r3, [sp, #4]
 80073c2:	ab09      	add	r3, sp, #36	; 0x24
 80073c4:	ec49 8b10 	vmov	d0, r8, r9
 80073c8:	9300      	str	r3, [sp, #0]
 80073ca:	6022      	str	r2, [r4, #0]
 80073cc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80073d0:	4628      	mov	r0, r5
 80073d2:	f7ff fecd 	bl	8007170 <__cvt>
 80073d6:	9b06      	ldr	r3, [sp, #24]
 80073d8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80073da:	2b47      	cmp	r3, #71	; 0x47
 80073dc:	4680      	mov	r8, r0
 80073de:	d108      	bne.n	80073f2 <_printf_float+0x142>
 80073e0:	1cc8      	adds	r0, r1, #3
 80073e2:	db02      	blt.n	80073ea <_printf_float+0x13a>
 80073e4:	6863      	ldr	r3, [r4, #4]
 80073e6:	4299      	cmp	r1, r3
 80073e8:	dd41      	ble.n	800746e <_printf_float+0x1be>
 80073ea:	f1ab 0b02 	sub.w	fp, fp, #2
 80073ee:	fa5f fb8b 	uxtb.w	fp, fp
 80073f2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80073f6:	d820      	bhi.n	800743a <_printf_float+0x18a>
 80073f8:	3901      	subs	r1, #1
 80073fa:	465a      	mov	r2, fp
 80073fc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007400:	9109      	str	r1, [sp, #36]	; 0x24
 8007402:	f7ff ff17 	bl	8007234 <__exponent>
 8007406:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007408:	1813      	adds	r3, r2, r0
 800740a:	2a01      	cmp	r2, #1
 800740c:	4681      	mov	r9, r0
 800740e:	6123      	str	r3, [r4, #16]
 8007410:	dc02      	bgt.n	8007418 <_printf_float+0x168>
 8007412:	6822      	ldr	r2, [r4, #0]
 8007414:	07d2      	lsls	r2, r2, #31
 8007416:	d501      	bpl.n	800741c <_printf_float+0x16c>
 8007418:	3301      	adds	r3, #1
 800741a:	6123      	str	r3, [r4, #16]
 800741c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007420:	2b00      	cmp	r3, #0
 8007422:	d09c      	beq.n	800735e <_printf_float+0xae>
 8007424:	232d      	movs	r3, #45	; 0x2d
 8007426:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800742a:	e798      	b.n	800735e <_printf_float+0xae>
 800742c:	9a06      	ldr	r2, [sp, #24]
 800742e:	2a47      	cmp	r2, #71	; 0x47
 8007430:	d1be      	bne.n	80073b0 <_printf_float+0x100>
 8007432:	2b00      	cmp	r3, #0
 8007434:	d1bc      	bne.n	80073b0 <_printf_float+0x100>
 8007436:	2301      	movs	r3, #1
 8007438:	e7b9      	b.n	80073ae <_printf_float+0xfe>
 800743a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800743e:	d118      	bne.n	8007472 <_printf_float+0x1c2>
 8007440:	2900      	cmp	r1, #0
 8007442:	6863      	ldr	r3, [r4, #4]
 8007444:	dd0b      	ble.n	800745e <_printf_float+0x1ae>
 8007446:	6121      	str	r1, [r4, #16]
 8007448:	b913      	cbnz	r3, 8007450 <_printf_float+0x1a0>
 800744a:	6822      	ldr	r2, [r4, #0]
 800744c:	07d0      	lsls	r0, r2, #31
 800744e:	d502      	bpl.n	8007456 <_printf_float+0x1a6>
 8007450:	3301      	adds	r3, #1
 8007452:	440b      	add	r3, r1
 8007454:	6123      	str	r3, [r4, #16]
 8007456:	65a1      	str	r1, [r4, #88]	; 0x58
 8007458:	f04f 0900 	mov.w	r9, #0
 800745c:	e7de      	b.n	800741c <_printf_float+0x16c>
 800745e:	b913      	cbnz	r3, 8007466 <_printf_float+0x1b6>
 8007460:	6822      	ldr	r2, [r4, #0]
 8007462:	07d2      	lsls	r2, r2, #31
 8007464:	d501      	bpl.n	800746a <_printf_float+0x1ba>
 8007466:	3302      	adds	r3, #2
 8007468:	e7f4      	b.n	8007454 <_printf_float+0x1a4>
 800746a:	2301      	movs	r3, #1
 800746c:	e7f2      	b.n	8007454 <_printf_float+0x1a4>
 800746e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007472:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007474:	4299      	cmp	r1, r3
 8007476:	db05      	blt.n	8007484 <_printf_float+0x1d4>
 8007478:	6823      	ldr	r3, [r4, #0]
 800747a:	6121      	str	r1, [r4, #16]
 800747c:	07d8      	lsls	r0, r3, #31
 800747e:	d5ea      	bpl.n	8007456 <_printf_float+0x1a6>
 8007480:	1c4b      	adds	r3, r1, #1
 8007482:	e7e7      	b.n	8007454 <_printf_float+0x1a4>
 8007484:	2900      	cmp	r1, #0
 8007486:	bfd4      	ite	le
 8007488:	f1c1 0202 	rsble	r2, r1, #2
 800748c:	2201      	movgt	r2, #1
 800748e:	4413      	add	r3, r2
 8007490:	e7e0      	b.n	8007454 <_printf_float+0x1a4>
 8007492:	6823      	ldr	r3, [r4, #0]
 8007494:	055a      	lsls	r2, r3, #21
 8007496:	d407      	bmi.n	80074a8 <_printf_float+0x1f8>
 8007498:	6923      	ldr	r3, [r4, #16]
 800749a:	4642      	mov	r2, r8
 800749c:	4631      	mov	r1, r6
 800749e:	4628      	mov	r0, r5
 80074a0:	47b8      	blx	r7
 80074a2:	3001      	adds	r0, #1
 80074a4:	d12c      	bne.n	8007500 <_printf_float+0x250>
 80074a6:	e764      	b.n	8007372 <_printf_float+0xc2>
 80074a8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80074ac:	f240 80e0 	bls.w	8007670 <_printf_float+0x3c0>
 80074b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80074b4:	2200      	movs	r2, #0
 80074b6:	2300      	movs	r3, #0
 80074b8:	f7f9 fb06 	bl	8000ac8 <__aeabi_dcmpeq>
 80074bc:	2800      	cmp	r0, #0
 80074be:	d034      	beq.n	800752a <_printf_float+0x27a>
 80074c0:	4a37      	ldr	r2, [pc, #220]	; (80075a0 <_printf_float+0x2f0>)
 80074c2:	2301      	movs	r3, #1
 80074c4:	4631      	mov	r1, r6
 80074c6:	4628      	mov	r0, r5
 80074c8:	47b8      	blx	r7
 80074ca:	3001      	adds	r0, #1
 80074cc:	f43f af51 	beq.w	8007372 <_printf_float+0xc2>
 80074d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80074d4:	429a      	cmp	r2, r3
 80074d6:	db02      	blt.n	80074de <_printf_float+0x22e>
 80074d8:	6823      	ldr	r3, [r4, #0]
 80074da:	07d8      	lsls	r0, r3, #31
 80074dc:	d510      	bpl.n	8007500 <_printf_float+0x250>
 80074de:	ee18 3a10 	vmov	r3, s16
 80074e2:	4652      	mov	r2, sl
 80074e4:	4631      	mov	r1, r6
 80074e6:	4628      	mov	r0, r5
 80074e8:	47b8      	blx	r7
 80074ea:	3001      	adds	r0, #1
 80074ec:	f43f af41 	beq.w	8007372 <_printf_float+0xc2>
 80074f0:	f04f 0800 	mov.w	r8, #0
 80074f4:	f104 091a 	add.w	r9, r4, #26
 80074f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074fa:	3b01      	subs	r3, #1
 80074fc:	4543      	cmp	r3, r8
 80074fe:	dc09      	bgt.n	8007514 <_printf_float+0x264>
 8007500:	6823      	ldr	r3, [r4, #0]
 8007502:	079b      	lsls	r3, r3, #30
 8007504:	f100 8105 	bmi.w	8007712 <_printf_float+0x462>
 8007508:	68e0      	ldr	r0, [r4, #12]
 800750a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800750c:	4298      	cmp	r0, r3
 800750e:	bfb8      	it	lt
 8007510:	4618      	movlt	r0, r3
 8007512:	e730      	b.n	8007376 <_printf_float+0xc6>
 8007514:	2301      	movs	r3, #1
 8007516:	464a      	mov	r2, r9
 8007518:	4631      	mov	r1, r6
 800751a:	4628      	mov	r0, r5
 800751c:	47b8      	blx	r7
 800751e:	3001      	adds	r0, #1
 8007520:	f43f af27 	beq.w	8007372 <_printf_float+0xc2>
 8007524:	f108 0801 	add.w	r8, r8, #1
 8007528:	e7e6      	b.n	80074f8 <_printf_float+0x248>
 800752a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800752c:	2b00      	cmp	r3, #0
 800752e:	dc39      	bgt.n	80075a4 <_printf_float+0x2f4>
 8007530:	4a1b      	ldr	r2, [pc, #108]	; (80075a0 <_printf_float+0x2f0>)
 8007532:	2301      	movs	r3, #1
 8007534:	4631      	mov	r1, r6
 8007536:	4628      	mov	r0, r5
 8007538:	47b8      	blx	r7
 800753a:	3001      	adds	r0, #1
 800753c:	f43f af19 	beq.w	8007372 <_printf_float+0xc2>
 8007540:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007544:	4313      	orrs	r3, r2
 8007546:	d102      	bne.n	800754e <_printf_float+0x29e>
 8007548:	6823      	ldr	r3, [r4, #0]
 800754a:	07d9      	lsls	r1, r3, #31
 800754c:	d5d8      	bpl.n	8007500 <_printf_float+0x250>
 800754e:	ee18 3a10 	vmov	r3, s16
 8007552:	4652      	mov	r2, sl
 8007554:	4631      	mov	r1, r6
 8007556:	4628      	mov	r0, r5
 8007558:	47b8      	blx	r7
 800755a:	3001      	adds	r0, #1
 800755c:	f43f af09 	beq.w	8007372 <_printf_float+0xc2>
 8007560:	f04f 0900 	mov.w	r9, #0
 8007564:	f104 0a1a 	add.w	sl, r4, #26
 8007568:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800756a:	425b      	negs	r3, r3
 800756c:	454b      	cmp	r3, r9
 800756e:	dc01      	bgt.n	8007574 <_printf_float+0x2c4>
 8007570:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007572:	e792      	b.n	800749a <_printf_float+0x1ea>
 8007574:	2301      	movs	r3, #1
 8007576:	4652      	mov	r2, sl
 8007578:	4631      	mov	r1, r6
 800757a:	4628      	mov	r0, r5
 800757c:	47b8      	blx	r7
 800757e:	3001      	adds	r0, #1
 8007580:	f43f aef7 	beq.w	8007372 <_printf_float+0xc2>
 8007584:	f109 0901 	add.w	r9, r9, #1
 8007588:	e7ee      	b.n	8007568 <_printf_float+0x2b8>
 800758a:	bf00      	nop
 800758c:	7fefffff 	.word	0x7fefffff
 8007590:	08009de0 	.word	0x08009de0
 8007594:	08009de4 	.word	0x08009de4
 8007598:	08009dec 	.word	0x08009dec
 800759c:	08009de8 	.word	0x08009de8
 80075a0:	08009df0 	.word	0x08009df0
 80075a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80075a6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80075a8:	429a      	cmp	r2, r3
 80075aa:	bfa8      	it	ge
 80075ac:	461a      	movge	r2, r3
 80075ae:	2a00      	cmp	r2, #0
 80075b0:	4691      	mov	r9, r2
 80075b2:	dc37      	bgt.n	8007624 <_printf_float+0x374>
 80075b4:	f04f 0b00 	mov.w	fp, #0
 80075b8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80075bc:	f104 021a 	add.w	r2, r4, #26
 80075c0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80075c2:	9305      	str	r3, [sp, #20]
 80075c4:	eba3 0309 	sub.w	r3, r3, r9
 80075c8:	455b      	cmp	r3, fp
 80075ca:	dc33      	bgt.n	8007634 <_printf_float+0x384>
 80075cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80075d0:	429a      	cmp	r2, r3
 80075d2:	db3b      	blt.n	800764c <_printf_float+0x39c>
 80075d4:	6823      	ldr	r3, [r4, #0]
 80075d6:	07da      	lsls	r2, r3, #31
 80075d8:	d438      	bmi.n	800764c <_printf_float+0x39c>
 80075da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80075dc:	9b05      	ldr	r3, [sp, #20]
 80075de:	9909      	ldr	r1, [sp, #36]	; 0x24
 80075e0:	1ad3      	subs	r3, r2, r3
 80075e2:	eba2 0901 	sub.w	r9, r2, r1
 80075e6:	4599      	cmp	r9, r3
 80075e8:	bfa8      	it	ge
 80075ea:	4699      	movge	r9, r3
 80075ec:	f1b9 0f00 	cmp.w	r9, #0
 80075f0:	dc35      	bgt.n	800765e <_printf_float+0x3ae>
 80075f2:	f04f 0800 	mov.w	r8, #0
 80075f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80075fa:	f104 0a1a 	add.w	sl, r4, #26
 80075fe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007602:	1a9b      	subs	r3, r3, r2
 8007604:	eba3 0309 	sub.w	r3, r3, r9
 8007608:	4543      	cmp	r3, r8
 800760a:	f77f af79 	ble.w	8007500 <_printf_float+0x250>
 800760e:	2301      	movs	r3, #1
 8007610:	4652      	mov	r2, sl
 8007612:	4631      	mov	r1, r6
 8007614:	4628      	mov	r0, r5
 8007616:	47b8      	blx	r7
 8007618:	3001      	adds	r0, #1
 800761a:	f43f aeaa 	beq.w	8007372 <_printf_float+0xc2>
 800761e:	f108 0801 	add.w	r8, r8, #1
 8007622:	e7ec      	b.n	80075fe <_printf_float+0x34e>
 8007624:	4613      	mov	r3, r2
 8007626:	4631      	mov	r1, r6
 8007628:	4642      	mov	r2, r8
 800762a:	4628      	mov	r0, r5
 800762c:	47b8      	blx	r7
 800762e:	3001      	adds	r0, #1
 8007630:	d1c0      	bne.n	80075b4 <_printf_float+0x304>
 8007632:	e69e      	b.n	8007372 <_printf_float+0xc2>
 8007634:	2301      	movs	r3, #1
 8007636:	4631      	mov	r1, r6
 8007638:	4628      	mov	r0, r5
 800763a:	9205      	str	r2, [sp, #20]
 800763c:	47b8      	blx	r7
 800763e:	3001      	adds	r0, #1
 8007640:	f43f ae97 	beq.w	8007372 <_printf_float+0xc2>
 8007644:	9a05      	ldr	r2, [sp, #20]
 8007646:	f10b 0b01 	add.w	fp, fp, #1
 800764a:	e7b9      	b.n	80075c0 <_printf_float+0x310>
 800764c:	ee18 3a10 	vmov	r3, s16
 8007650:	4652      	mov	r2, sl
 8007652:	4631      	mov	r1, r6
 8007654:	4628      	mov	r0, r5
 8007656:	47b8      	blx	r7
 8007658:	3001      	adds	r0, #1
 800765a:	d1be      	bne.n	80075da <_printf_float+0x32a>
 800765c:	e689      	b.n	8007372 <_printf_float+0xc2>
 800765e:	9a05      	ldr	r2, [sp, #20]
 8007660:	464b      	mov	r3, r9
 8007662:	4442      	add	r2, r8
 8007664:	4631      	mov	r1, r6
 8007666:	4628      	mov	r0, r5
 8007668:	47b8      	blx	r7
 800766a:	3001      	adds	r0, #1
 800766c:	d1c1      	bne.n	80075f2 <_printf_float+0x342>
 800766e:	e680      	b.n	8007372 <_printf_float+0xc2>
 8007670:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007672:	2a01      	cmp	r2, #1
 8007674:	dc01      	bgt.n	800767a <_printf_float+0x3ca>
 8007676:	07db      	lsls	r3, r3, #31
 8007678:	d538      	bpl.n	80076ec <_printf_float+0x43c>
 800767a:	2301      	movs	r3, #1
 800767c:	4642      	mov	r2, r8
 800767e:	4631      	mov	r1, r6
 8007680:	4628      	mov	r0, r5
 8007682:	47b8      	blx	r7
 8007684:	3001      	adds	r0, #1
 8007686:	f43f ae74 	beq.w	8007372 <_printf_float+0xc2>
 800768a:	ee18 3a10 	vmov	r3, s16
 800768e:	4652      	mov	r2, sl
 8007690:	4631      	mov	r1, r6
 8007692:	4628      	mov	r0, r5
 8007694:	47b8      	blx	r7
 8007696:	3001      	adds	r0, #1
 8007698:	f43f ae6b 	beq.w	8007372 <_printf_float+0xc2>
 800769c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80076a0:	2200      	movs	r2, #0
 80076a2:	2300      	movs	r3, #0
 80076a4:	f7f9 fa10 	bl	8000ac8 <__aeabi_dcmpeq>
 80076a8:	b9d8      	cbnz	r0, 80076e2 <_printf_float+0x432>
 80076aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076ac:	f108 0201 	add.w	r2, r8, #1
 80076b0:	3b01      	subs	r3, #1
 80076b2:	4631      	mov	r1, r6
 80076b4:	4628      	mov	r0, r5
 80076b6:	47b8      	blx	r7
 80076b8:	3001      	adds	r0, #1
 80076ba:	d10e      	bne.n	80076da <_printf_float+0x42a>
 80076bc:	e659      	b.n	8007372 <_printf_float+0xc2>
 80076be:	2301      	movs	r3, #1
 80076c0:	4652      	mov	r2, sl
 80076c2:	4631      	mov	r1, r6
 80076c4:	4628      	mov	r0, r5
 80076c6:	47b8      	blx	r7
 80076c8:	3001      	adds	r0, #1
 80076ca:	f43f ae52 	beq.w	8007372 <_printf_float+0xc2>
 80076ce:	f108 0801 	add.w	r8, r8, #1
 80076d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076d4:	3b01      	subs	r3, #1
 80076d6:	4543      	cmp	r3, r8
 80076d8:	dcf1      	bgt.n	80076be <_printf_float+0x40e>
 80076da:	464b      	mov	r3, r9
 80076dc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80076e0:	e6dc      	b.n	800749c <_printf_float+0x1ec>
 80076e2:	f04f 0800 	mov.w	r8, #0
 80076e6:	f104 0a1a 	add.w	sl, r4, #26
 80076ea:	e7f2      	b.n	80076d2 <_printf_float+0x422>
 80076ec:	2301      	movs	r3, #1
 80076ee:	4642      	mov	r2, r8
 80076f0:	e7df      	b.n	80076b2 <_printf_float+0x402>
 80076f2:	2301      	movs	r3, #1
 80076f4:	464a      	mov	r2, r9
 80076f6:	4631      	mov	r1, r6
 80076f8:	4628      	mov	r0, r5
 80076fa:	47b8      	blx	r7
 80076fc:	3001      	adds	r0, #1
 80076fe:	f43f ae38 	beq.w	8007372 <_printf_float+0xc2>
 8007702:	f108 0801 	add.w	r8, r8, #1
 8007706:	68e3      	ldr	r3, [r4, #12]
 8007708:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800770a:	1a5b      	subs	r3, r3, r1
 800770c:	4543      	cmp	r3, r8
 800770e:	dcf0      	bgt.n	80076f2 <_printf_float+0x442>
 8007710:	e6fa      	b.n	8007508 <_printf_float+0x258>
 8007712:	f04f 0800 	mov.w	r8, #0
 8007716:	f104 0919 	add.w	r9, r4, #25
 800771a:	e7f4      	b.n	8007706 <_printf_float+0x456>

0800771c <_printf_common>:
 800771c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007720:	4616      	mov	r6, r2
 8007722:	4699      	mov	r9, r3
 8007724:	688a      	ldr	r2, [r1, #8]
 8007726:	690b      	ldr	r3, [r1, #16]
 8007728:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800772c:	4293      	cmp	r3, r2
 800772e:	bfb8      	it	lt
 8007730:	4613      	movlt	r3, r2
 8007732:	6033      	str	r3, [r6, #0]
 8007734:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007738:	4607      	mov	r7, r0
 800773a:	460c      	mov	r4, r1
 800773c:	b10a      	cbz	r2, 8007742 <_printf_common+0x26>
 800773e:	3301      	adds	r3, #1
 8007740:	6033      	str	r3, [r6, #0]
 8007742:	6823      	ldr	r3, [r4, #0]
 8007744:	0699      	lsls	r1, r3, #26
 8007746:	bf42      	ittt	mi
 8007748:	6833      	ldrmi	r3, [r6, #0]
 800774a:	3302      	addmi	r3, #2
 800774c:	6033      	strmi	r3, [r6, #0]
 800774e:	6825      	ldr	r5, [r4, #0]
 8007750:	f015 0506 	ands.w	r5, r5, #6
 8007754:	d106      	bne.n	8007764 <_printf_common+0x48>
 8007756:	f104 0a19 	add.w	sl, r4, #25
 800775a:	68e3      	ldr	r3, [r4, #12]
 800775c:	6832      	ldr	r2, [r6, #0]
 800775e:	1a9b      	subs	r3, r3, r2
 8007760:	42ab      	cmp	r3, r5
 8007762:	dc26      	bgt.n	80077b2 <_printf_common+0x96>
 8007764:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007768:	1e13      	subs	r3, r2, #0
 800776a:	6822      	ldr	r2, [r4, #0]
 800776c:	bf18      	it	ne
 800776e:	2301      	movne	r3, #1
 8007770:	0692      	lsls	r2, r2, #26
 8007772:	d42b      	bmi.n	80077cc <_printf_common+0xb0>
 8007774:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007778:	4649      	mov	r1, r9
 800777a:	4638      	mov	r0, r7
 800777c:	47c0      	blx	r8
 800777e:	3001      	adds	r0, #1
 8007780:	d01e      	beq.n	80077c0 <_printf_common+0xa4>
 8007782:	6823      	ldr	r3, [r4, #0]
 8007784:	68e5      	ldr	r5, [r4, #12]
 8007786:	6832      	ldr	r2, [r6, #0]
 8007788:	f003 0306 	and.w	r3, r3, #6
 800778c:	2b04      	cmp	r3, #4
 800778e:	bf08      	it	eq
 8007790:	1aad      	subeq	r5, r5, r2
 8007792:	68a3      	ldr	r3, [r4, #8]
 8007794:	6922      	ldr	r2, [r4, #16]
 8007796:	bf0c      	ite	eq
 8007798:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800779c:	2500      	movne	r5, #0
 800779e:	4293      	cmp	r3, r2
 80077a0:	bfc4      	itt	gt
 80077a2:	1a9b      	subgt	r3, r3, r2
 80077a4:	18ed      	addgt	r5, r5, r3
 80077a6:	2600      	movs	r6, #0
 80077a8:	341a      	adds	r4, #26
 80077aa:	42b5      	cmp	r5, r6
 80077ac:	d11a      	bne.n	80077e4 <_printf_common+0xc8>
 80077ae:	2000      	movs	r0, #0
 80077b0:	e008      	b.n	80077c4 <_printf_common+0xa8>
 80077b2:	2301      	movs	r3, #1
 80077b4:	4652      	mov	r2, sl
 80077b6:	4649      	mov	r1, r9
 80077b8:	4638      	mov	r0, r7
 80077ba:	47c0      	blx	r8
 80077bc:	3001      	adds	r0, #1
 80077be:	d103      	bne.n	80077c8 <_printf_common+0xac>
 80077c0:	f04f 30ff 	mov.w	r0, #4294967295
 80077c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077c8:	3501      	adds	r5, #1
 80077ca:	e7c6      	b.n	800775a <_printf_common+0x3e>
 80077cc:	18e1      	adds	r1, r4, r3
 80077ce:	1c5a      	adds	r2, r3, #1
 80077d0:	2030      	movs	r0, #48	; 0x30
 80077d2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80077d6:	4422      	add	r2, r4
 80077d8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80077dc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80077e0:	3302      	adds	r3, #2
 80077e2:	e7c7      	b.n	8007774 <_printf_common+0x58>
 80077e4:	2301      	movs	r3, #1
 80077e6:	4622      	mov	r2, r4
 80077e8:	4649      	mov	r1, r9
 80077ea:	4638      	mov	r0, r7
 80077ec:	47c0      	blx	r8
 80077ee:	3001      	adds	r0, #1
 80077f0:	d0e6      	beq.n	80077c0 <_printf_common+0xa4>
 80077f2:	3601      	adds	r6, #1
 80077f4:	e7d9      	b.n	80077aa <_printf_common+0x8e>
	...

080077f8 <_printf_i>:
 80077f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80077fc:	460c      	mov	r4, r1
 80077fe:	4691      	mov	r9, r2
 8007800:	7e27      	ldrb	r7, [r4, #24]
 8007802:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007804:	2f78      	cmp	r7, #120	; 0x78
 8007806:	4680      	mov	r8, r0
 8007808:	469a      	mov	sl, r3
 800780a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800780e:	d807      	bhi.n	8007820 <_printf_i+0x28>
 8007810:	2f62      	cmp	r7, #98	; 0x62
 8007812:	d80a      	bhi.n	800782a <_printf_i+0x32>
 8007814:	2f00      	cmp	r7, #0
 8007816:	f000 80d8 	beq.w	80079ca <_printf_i+0x1d2>
 800781a:	2f58      	cmp	r7, #88	; 0x58
 800781c:	f000 80a3 	beq.w	8007966 <_printf_i+0x16e>
 8007820:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007824:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007828:	e03a      	b.n	80078a0 <_printf_i+0xa8>
 800782a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800782e:	2b15      	cmp	r3, #21
 8007830:	d8f6      	bhi.n	8007820 <_printf_i+0x28>
 8007832:	a001      	add	r0, pc, #4	; (adr r0, 8007838 <_printf_i+0x40>)
 8007834:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007838:	08007891 	.word	0x08007891
 800783c:	080078a5 	.word	0x080078a5
 8007840:	08007821 	.word	0x08007821
 8007844:	08007821 	.word	0x08007821
 8007848:	08007821 	.word	0x08007821
 800784c:	08007821 	.word	0x08007821
 8007850:	080078a5 	.word	0x080078a5
 8007854:	08007821 	.word	0x08007821
 8007858:	08007821 	.word	0x08007821
 800785c:	08007821 	.word	0x08007821
 8007860:	08007821 	.word	0x08007821
 8007864:	080079b1 	.word	0x080079b1
 8007868:	080078d5 	.word	0x080078d5
 800786c:	08007993 	.word	0x08007993
 8007870:	08007821 	.word	0x08007821
 8007874:	08007821 	.word	0x08007821
 8007878:	080079d3 	.word	0x080079d3
 800787c:	08007821 	.word	0x08007821
 8007880:	080078d5 	.word	0x080078d5
 8007884:	08007821 	.word	0x08007821
 8007888:	08007821 	.word	0x08007821
 800788c:	0800799b 	.word	0x0800799b
 8007890:	680b      	ldr	r3, [r1, #0]
 8007892:	1d1a      	adds	r2, r3, #4
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	600a      	str	r2, [r1, #0]
 8007898:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800789c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80078a0:	2301      	movs	r3, #1
 80078a2:	e0a3      	b.n	80079ec <_printf_i+0x1f4>
 80078a4:	6825      	ldr	r5, [r4, #0]
 80078a6:	6808      	ldr	r0, [r1, #0]
 80078a8:	062e      	lsls	r6, r5, #24
 80078aa:	f100 0304 	add.w	r3, r0, #4
 80078ae:	d50a      	bpl.n	80078c6 <_printf_i+0xce>
 80078b0:	6805      	ldr	r5, [r0, #0]
 80078b2:	600b      	str	r3, [r1, #0]
 80078b4:	2d00      	cmp	r5, #0
 80078b6:	da03      	bge.n	80078c0 <_printf_i+0xc8>
 80078b8:	232d      	movs	r3, #45	; 0x2d
 80078ba:	426d      	negs	r5, r5
 80078bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80078c0:	485e      	ldr	r0, [pc, #376]	; (8007a3c <_printf_i+0x244>)
 80078c2:	230a      	movs	r3, #10
 80078c4:	e019      	b.n	80078fa <_printf_i+0x102>
 80078c6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80078ca:	6805      	ldr	r5, [r0, #0]
 80078cc:	600b      	str	r3, [r1, #0]
 80078ce:	bf18      	it	ne
 80078d0:	b22d      	sxthne	r5, r5
 80078d2:	e7ef      	b.n	80078b4 <_printf_i+0xbc>
 80078d4:	680b      	ldr	r3, [r1, #0]
 80078d6:	6825      	ldr	r5, [r4, #0]
 80078d8:	1d18      	adds	r0, r3, #4
 80078da:	6008      	str	r0, [r1, #0]
 80078dc:	0628      	lsls	r0, r5, #24
 80078de:	d501      	bpl.n	80078e4 <_printf_i+0xec>
 80078e0:	681d      	ldr	r5, [r3, #0]
 80078e2:	e002      	b.n	80078ea <_printf_i+0xf2>
 80078e4:	0669      	lsls	r1, r5, #25
 80078e6:	d5fb      	bpl.n	80078e0 <_printf_i+0xe8>
 80078e8:	881d      	ldrh	r5, [r3, #0]
 80078ea:	4854      	ldr	r0, [pc, #336]	; (8007a3c <_printf_i+0x244>)
 80078ec:	2f6f      	cmp	r7, #111	; 0x6f
 80078ee:	bf0c      	ite	eq
 80078f0:	2308      	moveq	r3, #8
 80078f2:	230a      	movne	r3, #10
 80078f4:	2100      	movs	r1, #0
 80078f6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80078fa:	6866      	ldr	r6, [r4, #4]
 80078fc:	60a6      	str	r6, [r4, #8]
 80078fe:	2e00      	cmp	r6, #0
 8007900:	bfa2      	ittt	ge
 8007902:	6821      	ldrge	r1, [r4, #0]
 8007904:	f021 0104 	bicge.w	r1, r1, #4
 8007908:	6021      	strge	r1, [r4, #0]
 800790a:	b90d      	cbnz	r5, 8007910 <_printf_i+0x118>
 800790c:	2e00      	cmp	r6, #0
 800790e:	d04d      	beq.n	80079ac <_printf_i+0x1b4>
 8007910:	4616      	mov	r6, r2
 8007912:	fbb5 f1f3 	udiv	r1, r5, r3
 8007916:	fb03 5711 	mls	r7, r3, r1, r5
 800791a:	5dc7      	ldrb	r7, [r0, r7]
 800791c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007920:	462f      	mov	r7, r5
 8007922:	42bb      	cmp	r3, r7
 8007924:	460d      	mov	r5, r1
 8007926:	d9f4      	bls.n	8007912 <_printf_i+0x11a>
 8007928:	2b08      	cmp	r3, #8
 800792a:	d10b      	bne.n	8007944 <_printf_i+0x14c>
 800792c:	6823      	ldr	r3, [r4, #0]
 800792e:	07df      	lsls	r7, r3, #31
 8007930:	d508      	bpl.n	8007944 <_printf_i+0x14c>
 8007932:	6923      	ldr	r3, [r4, #16]
 8007934:	6861      	ldr	r1, [r4, #4]
 8007936:	4299      	cmp	r1, r3
 8007938:	bfde      	ittt	le
 800793a:	2330      	movle	r3, #48	; 0x30
 800793c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007940:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007944:	1b92      	subs	r2, r2, r6
 8007946:	6122      	str	r2, [r4, #16]
 8007948:	f8cd a000 	str.w	sl, [sp]
 800794c:	464b      	mov	r3, r9
 800794e:	aa03      	add	r2, sp, #12
 8007950:	4621      	mov	r1, r4
 8007952:	4640      	mov	r0, r8
 8007954:	f7ff fee2 	bl	800771c <_printf_common>
 8007958:	3001      	adds	r0, #1
 800795a:	d14c      	bne.n	80079f6 <_printf_i+0x1fe>
 800795c:	f04f 30ff 	mov.w	r0, #4294967295
 8007960:	b004      	add	sp, #16
 8007962:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007966:	4835      	ldr	r0, [pc, #212]	; (8007a3c <_printf_i+0x244>)
 8007968:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800796c:	6823      	ldr	r3, [r4, #0]
 800796e:	680e      	ldr	r6, [r1, #0]
 8007970:	061f      	lsls	r7, r3, #24
 8007972:	f856 5b04 	ldr.w	r5, [r6], #4
 8007976:	600e      	str	r6, [r1, #0]
 8007978:	d514      	bpl.n	80079a4 <_printf_i+0x1ac>
 800797a:	07d9      	lsls	r1, r3, #31
 800797c:	bf44      	itt	mi
 800797e:	f043 0320 	orrmi.w	r3, r3, #32
 8007982:	6023      	strmi	r3, [r4, #0]
 8007984:	b91d      	cbnz	r5, 800798e <_printf_i+0x196>
 8007986:	6823      	ldr	r3, [r4, #0]
 8007988:	f023 0320 	bic.w	r3, r3, #32
 800798c:	6023      	str	r3, [r4, #0]
 800798e:	2310      	movs	r3, #16
 8007990:	e7b0      	b.n	80078f4 <_printf_i+0xfc>
 8007992:	6823      	ldr	r3, [r4, #0]
 8007994:	f043 0320 	orr.w	r3, r3, #32
 8007998:	6023      	str	r3, [r4, #0]
 800799a:	2378      	movs	r3, #120	; 0x78
 800799c:	4828      	ldr	r0, [pc, #160]	; (8007a40 <_printf_i+0x248>)
 800799e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80079a2:	e7e3      	b.n	800796c <_printf_i+0x174>
 80079a4:	065e      	lsls	r6, r3, #25
 80079a6:	bf48      	it	mi
 80079a8:	b2ad      	uxthmi	r5, r5
 80079aa:	e7e6      	b.n	800797a <_printf_i+0x182>
 80079ac:	4616      	mov	r6, r2
 80079ae:	e7bb      	b.n	8007928 <_printf_i+0x130>
 80079b0:	680b      	ldr	r3, [r1, #0]
 80079b2:	6826      	ldr	r6, [r4, #0]
 80079b4:	6960      	ldr	r0, [r4, #20]
 80079b6:	1d1d      	adds	r5, r3, #4
 80079b8:	600d      	str	r5, [r1, #0]
 80079ba:	0635      	lsls	r5, r6, #24
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	d501      	bpl.n	80079c4 <_printf_i+0x1cc>
 80079c0:	6018      	str	r0, [r3, #0]
 80079c2:	e002      	b.n	80079ca <_printf_i+0x1d2>
 80079c4:	0671      	lsls	r1, r6, #25
 80079c6:	d5fb      	bpl.n	80079c0 <_printf_i+0x1c8>
 80079c8:	8018      	strh	r0, [r3, #0]
 80079ca:	2300      	movs	r3, #0
 80079cc:	6123      	str	r3, [r4, #16]
 80079ce:	4616      	mov	r6, r2
 80079d0:	e7ba      	b.n	8007948 <_printf_i+0x150>
 80079d2:	680b      	ldr	r3, [r1, #0]
 80079d4:	1d1a      	adds	r2, r3, #4
 80079d6:	600a      	str	r2, [r1, #0]
 80079d8:	681e      	ldr	r6, [r3, #0]
 80079da:	6862      	ldr	r2, [r4, #4]
 80079dc:	2100      	movs	r1, #0
 80079de:	4630      	mov	r0, r6
 80079e0:	f7f8 fbfe 	bl	80001e0 <memchr>
 80079e4:	b108      	cbz	r0, 80079ea <_printf_i+0x1f2>
 80079e6:	1b80      	subs	r0, r0, r6
 80079e8:	6060      	str	r0, [r4, #4]
 80079ea:	6863      	ldr	r3, [r4, #4]
 80079ec:	6123      	str	r3, [r4, #16]
 80079ee:	2300      	movs	r3, #0
 80079f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80079f4:	e7a8      	b.n	8007948 <_printf_i+0x150>
 80079f6:	6923      	ldr	r3, [r4, #16]
 80079f8:	4632      	mov	r2, r6
 80079fa:	4649      	mov	r1, r9
 80079fc:	4640      	mov	r0, r8
 80079fe:	47d0      	blx	sl
 8007a00:	3001      	adds	r0, #1
 8007a02:	d0ab      	beq.n	800795c <_printf_i+0x164>
 8007a04:	6823      	ldr	r3, [r4, #0]
 8007a06:	079b      	lsls	r3, r3, #30
 8007a08:	d413      	bmi.n	8007a32 <_printf_i+0x23a>
 8007a0a:	68e0      	ldr	r0, [r4, #12]
 8007a0c:	9b03      	ldr	r3, [sp, #12]
 8007a0e:	4298      	cmp	r0, r3
 8007a10:	bfb8      	it	lt
 8007a12:	4618      	movlt	r0, r3
 8007a14:	e7a4      	b.n	8007960 <_printf_i+0x168>
 8007a16:	2301      	movs	r3, #1
 8007a18:	4632      	mov	r2, r6
 8007a1a:	4649      	mov	r1, r9
 8007a1c:	4640      	mov	r0, r8
 8007a1e:	47d0      	blx	sl
 8007a20:	3001      	adds	r0, #1
 8007a22:	d09b      	beq.n	800795c <_printf_i+0x164>
 8007a24:	3501      	adds	r5, #1
 8007a26:	68e3      	ldr	r3, [r4, #12]
 8007a28:	9903      	ldr	r1, [sp, #12]
 8007a2a:	1a5b      	subs	r3, r3, r1
 8007a2c:	42ab      	cmp	r3, r5
 8007a2e:	dcf2      	bgt.n	8007a16 <_printf_i+0x21e>
 8007a30:	e7eb      	b.n	8007a0a <_printf_i+0x212>
 8007a32:	2500      	movs	r5, #0
 8007a34:	f104 0619 	add.w	r6, r4, #25
 8007a38:	e7f5      	b.n	8007a26 <_printf_i+0x22e>
 8007a3a:	bf00      	nop
 8007a3c:	08009df2 	.word	0x08009df2
 8007a40:	08009e03 	.word	0x08009e03

08007a44 <_sbrk_r>:
 8007a44:	b538      	push	{r3, r4, r5, lr}
 8007a46:	4d06      	ldr	r5, [pc, #24]	; (8007a60 <_sbrk_r+0x1c>)
 8007a48:	2300      	movs	r3, #0
 8007a4a:	4604      	mov	r4, r0
 8007a4c:	4608      	mov	r0, r1
 8007a4e:	602b      	str	r3, [r5, #0]
 8007a50:	f7fa f94a 	bl	8001ce8 <_sbrk>
 8007a54:	1c43      	adds	r3, r0, #1
 8007a56:	d102      	bne.n	8007a5e <_sbrk_r+0x1a>
 8007a58:	682b      	ldr	r3, [r5, #0]
 8007a5a:	b103      	cbz	r3, 8007a5e <_sbrk_r+0x1a>
 8007a5c:	6023      	str	r3, [r4, #0]
 8007a5e:	bd38      	pop	{r3, r4, r5, pc}
 8007a60:	200004c4 	.word	0x200004c4

08007a64 <siprintf>:
 8007a64:	b40e      	push	{r1, r2, r3}
 8007a66:	b500      	push	{lr}
 8007a68:	b09c      	sub	sp, #112	; 0x70
 8007a6a:	ab1d      	add	r3, sp, #116	; 0x74
 8007a6c:	9002      	str	r0, [sp, #8]
 8007a6e:	9006      	str	r0, [sp, #24]
 8007a70:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007a74:	4809      	ldr	r0, [pc, #36]	; (8007a9c <siprintf+0x38>)
 8007a76:	9107      	str	r1, [sp, #28]
 8007a78:	9104      	str	r1, [sp, #16]
 8007a7a:	4909      	ldr	r1, [pc, #36]	; (8007aa0 <siprintf+0x3c>)
 8007a7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a80:	9105      	str	r1, [sp, #20]
 8007a82:	6800      	ldr	r0, [r0, #0]
 8007a84:	9301      	str	r3, [sp, #4]
 8007a86:	a902      	add	r1, sp, #8
 8007a88:	f001 fa9c 	bl	8008fc4 <_svfiprintf_r>
 8007a8c:	9b02      	ldr	r3, [sp, #8]
 8007a8e:	2200      	movs	r2, #0
 8007a90:	701a      	strb	r2, [r3, #0]
 8007a92:	b01c      	add	sp, #112	; 0x70
 8007a94:	f85d eb04 	ldr.w	lr, [sp], #4
 8007a98:	b003      	add	sp, #12
 8007a9a:	4770      	bx	lr
 8007a9c:	2000008c 	.word	0x2000008c
 8007aa0:	ffff0208 	.word	0xffff0208

08007aa4 <strncpy>:
 8007aa4:	b510      	push	{r4, lr}
 8007aa6:	3901      	subs	r1, #1
 8007aa8:	4603      	mov	r3, r0
 8007aaa:	b132      	cbz	r2, 8007aba <strncpy+0x16>
 8007aac:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007ab0:	f803 4b01 	strb.w	r4, [r3], #1
 8007ab4:	3a01      	subs	r2, #1
 8007ab6:	2c00      	cmp	r4, #0
 8007ab8:	d1f7      	bne.n	8007aaa <strncpy+0x6>
 8007aba:	441a      	add	r2, r3
 8007abc:	2100      	movs	r1, #0
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	d100      	bne.n	8007ac4 <strncpy+0x20>
 8007ac2:	bd10      	pop	{r4, pc}
 8007ac4:	f803 1b01 	strb.w	r1, [r3], #1
 8007ac8:	e7f9      	b.n	8007abe <strncpy+0x1a>

08007aca <quorem>:
 8007aca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ace:	6903      	ldr	r3, [r0, #16]
 8007ad0:	690c      	ldr	r4, [r1, #16]
 8007ad2:	42a3      	cmp	r3, r4
 8007ad4:	4607      	mov	r7, r0
 8007ad6:	f2c0 8081 	blt.w	8007bdc <quorem+0x112>
 8007ada:	3c01      	subs	r4, #1
 8007adc:	f101 0814 	add.w	r8, r1, #20
 8007ae0:	f100 0514 	add.w	r5, r0, #20
 8007ae4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007ae8:	9301      	str	r3, [sp, #4]
 8007aea:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007aee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007af2:	3301      	adds	r3, #1
 8007af4:	429a      	cmp	r2, r3
 8007af6:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007afa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007afe:	fbb2 f6f3 	udiv	r6, r2, r3
 8007b02:	d331      	bcc.n	8007b68 <quorem+0x9e>
 8007b04:	f04f 0e00 	mov.w	lr, #0
 8007b08:	4640      	mov	r0, r8
 8007b0a:	46ac      	mov	ip, r5
 8007b0c:	46f2      	mov	sl, lr
 8007b0e:	f850 2b04 	ldr.w	r2, [r0], #4
 8007b12:	b293      	uxth	r3, r2
 8007b14:	fb06 e303 	mla	r3, r6, r3, lr
 8007b18:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007b1c:	b29b      	uxth	r3, r3
 8007b1e:	ebaa 0303 	sub.w	r3, sl, r3
 8007b22:	0c12      	lsrs	r2, r2, #16
 8007b24:	f8dc a000 	ldr.w	sl, [ip]
 8007b28:	fb06 e202 	mla	r2, r6, r2, lr
 8007b2c:	fa13 f38a 	uxtah	r3, r3, sl
 8007b30:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007b34:	fa1f fa82 	uxth.w	sl, r2
 8007b38:	f8dc 2000 	ldr.w	r2, [ip]
 8007b3c:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8007b40:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007b44:	b29b      	uxth	r3, r3
 8007b46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b4a:	4581      	cmp	r9, r0
 8007b4c:	f84c 3b04 	str.w	r3, [ip], #4
 8007b50:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007b54:	d2db      	bcs.n	8007b0e <quorem+0x44>
 8007b56:	f855 300b 	ldr.w	r3, [r5, fp]
 8007b5a:	b92b      	cbnz	r3, 8007b68 <quorem+0x9e>
 8007b5c:	9b01      	ldr	r3, [sp, #4]
 8007b5e:	3b04      	subs	r3, #4
 8007b60:	429d      	cmp	r5, r3
 8007b62:	461a      	mov	r2, r3
 8007b64:	d32e      	bcc.n	8007bc4 <quorem+0xfa>
 8007b66:	613c      	str	r4, [r7, #16]
 8007b68:	4638      	mov	r0, r7
 8007b6a:	f001 f8c1 	bl	8008cf0 <__mcmp>
 8007b6e:	2800      	cmp	r0, #0
 8007b70:	db24      	blt.n	8007bbc <quorem+0xf2>
 8007b72:	3601      	adds	r6, #1
 8007b74:	4628      	mov	r0, r5
 8007b76:	f04f 0c00 	mov.w	ip, #0
 8007b7a:	f858 2b04 	ldr.w	r2, [r8], #4
 8007b7e:	f8d0 e000 	ldr.w	lr, [r0]
 8007b82:	b293      	uxth	r3, r2
 8007b84:	ebac 0303 	sub.w	r3, ip, r3
 8007b88:	0c12      	lsrs	r2, r2, #16
 8007b8a:	fa13 f38e 	uxtah	r3, r3, lr
 8007b8e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007b92:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007b96:	b29b      	uxth	r3, r3
 8007b98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b9c:	45c1      	cmp	r9, r8
 8007b9e:	f840 3b04 	str.w	r3, [r0], #4
 8007ba2:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007ba6:	d2e8      	bcs.n	8007b7a <quorem+0xb0>
 8007ba8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007bac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007bb0:	b922      	cbnz	r2, 8007bbc <quorem+0xf2>
 8007bb2:	3b04      	subs	r3, #4
 8007bb4:	429d      	cmp	r5, r3
 8007bb6:	461a      	mov	r2, r3
 8007bb8:	d30a      	bcc.n	8007bd0 <quorem+0x106>
 8007bba:	613c      	str	r4, [r7, #16]
 8007bbc:	4630      	mov	r0, r6
 8007bbe:	b003      	add	sp, #12
 8007bc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bc4:	6812      	ldr	r2, [r2, #0]
 8007bc6:	3b04      	subs	r3, #4
 8007bc8:	2a00      	cmp	r2, #0
 8007bca:	d1cc      	bne.n	8007b66 <quorem+0x9c>
 8007bcc:	3c01      	subs	r4, #1
 8007bce:	e7c7      	b.n	8007b60 <quorem+0x96>
 8007bd0:	6812      	ldr	r2, [r2, #0]
 8007bd2:	3b04      	subs	r3, #4
 8007bd4:	2a00      	cmp	r2, #0
 8007bd6:	d1f0      	bne.n	8007bba <quorem+0xf0>
 8007bd8:	3c01      	subs	r4, #1
 8007bda:	e7eb      	b.n	8007bb4 <quorem+0xea>
 8007bdc:	2000      	movs	r0, #0
 8007bde:	e7ee      	b.n	8007bbe <quorem+0xf4>

08007be0 <_dtoa_r>:
 8007be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007be4:	ed2d 8b02 	vpush	{d8}
 8007be8:	ec57 6b10 	vmov	r6, r7, d0
 8007bec:	b095      	sub	sp, #84	; 0x54
 8007bee:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007bf0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007bf4:	9105      	str	r1, [sp, #20]
 8007bf6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007bfa:	4604      	mov	r4, r0
 8007bfc:	9209      	str	r2, [sp, #36]	; 0x24
 8007bfe:	930f      	str	r3, [sp, #60]	; 0x3c
 8007c00:	b975      	cbnz	r5, 8007c20 <_dtoa_r+0x40>
 8007c02:	2010      	movs	r0, #16
 8007c04:	f7ff f9f2 	bl	8006fec <malloc>
 8007c08:	4602      	mov	r2, r0
 8007c0a:	6260      	str	r0, [r4, #36]	; 0x24
 8007c0c:	b920      	cbnz	r0, 8007c18 <_dtoa_r+0x38>
 8007c0e:	4bb2      	ldr	r3, [pc, #712]	; (8007ed8 <_dtoa_r+0x2f8>)
 8007c10:	21ea      	movs	r1, #234	; 0xea
 8007c12:	48b2      	ldr	r0, [pc, #712]	; (8007edc <_dtoa_r+0x2fc>)
 8007c14:	f001 fad6 	bl	80091c4 <__assert_func>
 8007c18:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007c1c:	6005      	str	r5, [r0, #0]
 8007c1e:	60c5      	str	r5, [r0, #12]
 8007c20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c22:	6819      	ldr	r1, [r3, #0]
 8007c24:	b151      	cbz	r1, 8007c3c <_dtoa_r+0x5c>
 8007c26:	685a      	ldr	r2, [r3, #4]
 8007c28:	604a      	str	r2, [r1, #4]
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	4093      	lsls	r3, r2
 8007c2e:	608b      	str	r3, [r1, #8]
 8007c30:	4620      	mov	r0, r4
 8007c32:	f000 fe1f 	bl	8008874 <_Bfree>
 8007c36:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c38:	2200      	movs	r2, #0
 8007c3a:	601a      	str	r2, [r3, #0]
 8007c3c:	1e3b      	subs	r3, r7, #0
 8007c3e:	bfb9      	ittee	lt
 8007c40:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007c44:	9303      	strlt	r3, [sp, #12]
 8007c46:	2300      	movge	r3, #0
 8007c48:	f8c8 3000 	strge.w	r3, [r8]
 8007c4c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007c50:	4ba3      	ldr	r3, [pc, #652]	; (8007ee0 <_dtoa_r+0x300>)
 8007c52:	bfbc      	itt	lt
 8007c54:	2201      	movlt	r2, #1
 8007c56:	f8c8 2000 	strlt.w	r2, [r8]
 8007c5a:	ea33 0309 	bics.w	r3, r3, r9
 8007c5e:	d11b      	bne.n	8007c98 <_dtoa_r+0xb8>
 8007c60:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007c62:	f242 730f 	movw	r3, #9999	; 0x270f
 8007c66:	6013      	str	r3, [r2, #0]
 8007c68:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007c6c:	4333      	orrs	r3, r6
 8007c6e:	f000 857a 	beq.w	8008766 <_dtoa_r+0xb86>
 8007c72:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c74:	b963      	cbnz	r3, 8007c90 <_dtoa_r+0xb0>
 8007c76:	4b9b      	ldr	r3, [pc, #620]	; (8007ee4 <_dtoa_r+0x304>)
 8007c78:	e024      	b.n	8007cc4 <_dtoa_r+0xe4>
 8007c7a:	4b9b      	ldr	r3, [pc, #620]	; (8007ee8 <_dtoa_r+0x308>)
 8007c7c:	9300      	str	r3, [sp, #0]
 8007c7e:	3308      	adds	r3, #8
 8007c80:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007c82:	6013      	str	r3, [r2, #0]
 8007c84:	9800      	ldr	r0, [sp, #0]
 8007c86:	b015      	add	sp, #84	; 0x54
 8007c88:	ecbd 8b02 	vpop	{d8}
 8007c8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c90:	4b94      	ldr	r3, [pc, #592]	; (8007ee4 <_dtoa_r+0x304>)
 8007c92:	9300      	str	r3, [sp, #0]
 8007c94:	3303      	adds	r3, #3
 8007c96:	e7f3      	b.n	8007c80 <_dtoa_r+0xa0>
 8007c98:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	ec51 0b17 	vmov	r0, r1, d7
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007ca8:	f7f8 ff0e 	bl	8000ac8 <__aeabi_dcmpeq>
 8007cac:	4680      	mov	r8, r0
 8007cae:	b158      	cbz	r0, 8007cc8 <_dtoa_r+0xe8>
 8007cb0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007cb2:	2301      	movs	r3, #1
 8007cb4:	6013      	str	r3, [r2, #0]
 8007cb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	f000 8551 	beq.w	8008760 <_dtoa_r+0xb80>
 8007cbe:	488b      	ldr	r0, [pc, #556]	; (8007eec <_dtoa_r+0x30c>)
 8007cc0:	6018      	str	r0, [r3, #0]
 8007cc2:	1e43      	subs	r3, r0, #1
 8007cc4:	9300      	str	r3, [sp, #0]
 8007cc6:	e7dd      	b.n	8007c84 <_dtoa_r+0xa4>
 8007cc8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007ccc:	aa12      	add	r2, sp, #72	; 0x48
 8007cce:	a913      	add	r1, sp, #76	; 0x4c
 8007cd0:	4620      	mov	r0, r4
 8007cd2:	f001 f8b1 	bl	8008e38 <__d2b>
 8007cd6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007cda:	4683      	mov	fp, r0
 8007cdc:	2d00      	cmp	r5, #0
 8007cde:	d07c      	beq.n	8007dda <_dtoa_r+0x1fa>
 8007ce0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ce2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8007ce6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007cea:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8007cee:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007cf2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007cf6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007cfa:	4b7d      	ldr	r3, [pc, #500]	; (8007ef0 <_dtoa_r+0x310>)
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	4630      	mov	r0, r6
 8007d00:	4639      	mov	r1, r7
 8007d02:	f7f8 fac1 	bl	8000288 <__aeabi_dsub>
 8007d06:	a36e      	add	r3, pc, #440	; (adr r3, 8007ec0 <_dtoa_r+0x2e0>)
 8007d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d0c:	f7f8 fc74 	bl	80005f8 <__aeabi_dmul>
 8007d10:	a36d      	add	r3, pc, #436	; (adr r3, 8007ec8 <_dtoa_r+0x2e8>)
 8007d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d16:	f7f8 fab9 	bl	800028c <__adddf3>
 8007d1a:	4606      	mov	r6, r0
 8007d1c:	4628      	mov	r0, r5
 8007d1e:	460f      	mov	r7, r1
 8007d20:	f7f8 fc00 	bl	8000524 <__aeabi_i2d>
 8007d24:	a36a      	add	r3, pc, #424	; (adr r3, 8007ed0 <_dtoa_r+0x2f0>)
 8007d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d2a:	f7f8 fc65 	bl	80005f8 <__aeabi_dmul>
 8007d2e:	4602      	mov	r2, r0
 8007d30:	460b      	mov	r3, r1
 8007d32:	4630      	mov	r0, r6
 8007d34:	4639      	mov	r1, r7
 8007d36:	f7f8 faa9 	bl	800028c <__adddf3>
 8007d3a:	4606      	mov	r6, r0
 8007d3c:	460f      	mov	r7, r1
 8007d3e:	f7f8 ff0b 	bl	8000b58 <__aeabi_d2iz>
 8007d42:	2200      	movs	r2, #0
 8007d44:	4682      	mov	sl, r0
 8007d46:	2300      	movs	r3, #0
 8007d48:	4630      	mov	r0, r6
 8007d4a:	4639      	mov	r1, r7
 8007d4c:	f7f8 fec6 	bl	8000adc <__aeabi_dcmplt>
 8007d50:	b148      	cbz	r0, 8007d66 <_dtoa_r+0x186>
 8007d52:	4650      	mov	r0, sl
 8007d54:	f7f8 fbe6 	bl	8000524 <__aeabi_i2d>
 8007d58:	4632      	mov	r2, r6
 8007d5a:	463b      	mov	r3, r7
 8007d5c:	f7f8 feb4 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d60:	b908      	cbnz	r0, 8007d66 <_dtoa_r+0x186>
 8007d62:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007d66:	f1ba 0f16 	cmp.w	sl, #22
 8007d6a:	d854      	bhi.n	8007e16 <_dtoa_r+0x236>
 8007d6c:	4b61      	ldr	r3, [pc, #388]	; (8007ef4 <_dtoa_r+0x314>)
 8007d6e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d76:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007d7a:	f7f8 feaf 	bl	8000adc <__aeabi_dcmplt>
 8007d7e:	2800      	cmp	r0, #0
 8007d80:	d04b      	beq.n	8007e1a <_dtoa_r+0x23a>
 8007d82:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007d86:	2300      	movs	r3, #0
 8007d88:	930e      	str	r3, [sp, #56]	; 0x38
 8007d8a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d8c:	1b5d      	subs	r5, r3, r5
 8007d8e:	1e6b      	subs	r3, r5, #1
 8007d90:	9304      	str	r3, [sp, #16]
 8007d92:	bf43      	ittte	mi
 8007d94:	2300      	movmi	r3, #0
 8007d96:	f1c5 0801 	rsbmi	r8, r5, #1
 8007d9a:	9304      	strmi	r3, [sp, #16]
 8007d9c:	f04f 0800 	movpl.w	r8, #0
 8007da0:	f1ba 0f00 	cmp.w	sl, #0
 8007da4:	db3b      	blt.n	8007e1e <_dtoa_r+0x23e>
 8007da6:	9b04      	ldr	r3, [sp, #16]
 8007da8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007dac:	4453      	add	r3, sl
 8007dae:	9304      	str	r3, [sp, #16]
 8007db0:	2300      	movs	r3, #0
 8007db2:	9306      	str	r3, [sp, #24]
 8007db4:	9b05      	ldr	r3, [sp, #20]
 8007db6:	2b09      	cmp	r3, #9
 8007db8:	d869      	bhi.n	8007e8e <_dtoa_r+0x2ae>
 8007dba:	2b05      	cmp	r3, #5
 8007dbc:	bfc4      	itt	gt
 8007dbe:	3b04      	subgt	r3, #4
 8007dc0:	9305      	strgt	r3, [sp, #20]
 8007dc2:	9b05      	ldr	r3, [sp, #20]
 8007dc4:	f1a3 0302 	sub.w	r3, r3, #2
 8007dc8:	bfcc      	ite	gt
 8007dca:	2500      	movgt	r5, #0
 8007dcc:	2501      	movle	r5, #1
 8007dce:	2b03      	cmp	r3, #3
 8007dd0:	d869      	bhi.n	8007ea6 <_dtoa_r+0x2c6>
 8007dd2:	e8df f003 	tbb	[pc, r3]
 8007dd6:	4e2c      	.short	0x4e2c
 8007dd8:	5a4c      	.short	0x5a4c
 8007dda:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007dde:	441d      	add	r5, r3
 8007de0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007de4:	2b20      	cmp	r3, #32
 8007de6:	bfc1      	itttt	gt
 8007de8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007dec:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007df0:	fa09 f303 	lslgt.w	r3, r9, r3
 8007df4:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007df8:	bfda      	itte	le
 8007dfa:	f1c3 0320 	rsble	r3, r3, #32
 8007dfe:	fa06 f003 	lslle.w	r0, r6, r3
 8007e02:	4318      	orrgt	r0, r3
 8007e04:	f7f8 fb7e 	bl	8000504 <__aeabi_ui2d>
 8007e08:	2301      	movs	r3, #1
 8007e0a:	4606      	mov	r6, r0
 8007e0c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007e10:	3d01      	subs	r5, #1
 8007e12:	9310      	str	r3, [sp, #64]	; 0x40
 8007e14:	e771      	b.n	8007cfa <_dtoa_r+0x11a>
 8007e16:	2301      	movs	r3, #1
 8007e18:	e7b6      	b.n	8007d88 <_dtoa_r+0x1a8>
 8007e1a:	900e      	str	r0, [sp, #56]	; 0x38
 8007e1c:	e7b5      	b.n	8007d8a <_dtoa_r+0x1aa>
 8007e1e:	f1ca 0300 	rsb	r3, sl, #0
 8007e22:	9306      	str	r3, [sp, #24]
 8007e24:	2300      	movs	r3, #0
 8007e26:	eba8 080a 	sub.w	r8, r8, sl
 8007e2a:	930d      	str	r3, [sp, #52]	; 0x34
 8007e2c:	e7c2      	b.n	8007db4 <_dtoa_r+0x1d4>
 8007e2e:	2300      	movs	r3, #0
 8007e30:	9308      	str	r3, [sp, #32]
 8007e32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	dc39      	bgt.n	8007eac <_dtoa_r+0x2cc>
 8007e38:	f04f 0901 	mov.w	r9, #1
 8007e3c:	f8cd 9004 	str.w	r9, [sp, #4]
 8007e40:	464b      	mov	r3, r9
 8007e42:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007e46:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007e48:	2200      	movs	r2, #0
 8007e4a:	6042      	str	r2, [r0, #4]
 8007e4c:	2204      	movs	r2, #4
 8007e4e:	f102 0614 	add.w	r6, r2, #20
 8007e52:	429e      	cmp	r6, r3
 8007e54:	6841      	ldr	r1, [r0, #4]
 8007e56:	d92f      	bls.n	8007eb8 <_dtoa_r+0x2d8>
 8007e58:	4620      	mov	r0, r4
 8007e5a:	f000 fccb 	bl	80087f4 <_Balloc>
 8007e5e:	9000      	str	r0, [sp, #0]
 8007e60:	2800      	cmp	r0, #0
 8007e62:	d14b      	bne.n	8007efc <_dtoa_r+0x31c>
 8007e64:	4b24      	ldr	r3, [pc, #144]	; (8007ef8 <_dtoa_r+0x318>)
 8007e66:	4602      	mov	r2, r0
 8007e68:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007e6c:	e6d1      	b.n	8007c12 <_dtoa_r+0x32>
 8007e6e:	2301      	movs	r3, #1
 8007e70:	e7de      	b.n	8007e30 <_dtoa_r+0x250>
 8007e72:	2300      	movs	r3, #0
 8007e74:	9308      	str	r3, [sp, #32]
 8007e76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e78:	eb0a 0903 	add.w	r9, sl, r3
 8007e7c:	f109 0301 	add.w	r3, r9, #1
 8007e80:	2b01      	cmp	r3, #1
 8007e82:	9301      	str	r3, [sp, #4]
 8007e84:	bfb8      	it	lt
 8007e86:	2301      	movlt	r3, #1
 8007e88:	e7dd      	b.n	8007e46 <_dtoa_r+0x266>
 8007e8a:	2301      	movs	r3, #1
 8007e8c:	e7f2      	b.n	8007e74 <_dtoa_r+0x294>
 8007e8e:	2501      	movs	r5, #1
 8007e90:	2300      	movs	r3, #0
 8007e92:	9305      	str	r3, [sp, #20]
 8007e94:	9508      	str	r5, [sp, #32]
 8007e96:	f04f 39ff 	mov.w	r9, #4294967295
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	f8cd 9004 	str.w	r9, [sp, #4]
 8007ea0:	2312      	movs	r3, #18
 8007ea2:	9209      	str	r2, [sp, #36]	; 0x24
 8007ea4:	e7cf      	b.n	8007e46 <_dtoa_r+0x266>
 8007ea6:	2301      	movs	r3, #1
 8007ea8:	9308      	str	r3, [sp, #32]
 8007eaa:	e7f4      	b.n	8007e96 <_dtoa_r+0x2b6>
 8007eac:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007eb0:	f8cd 9004 	str.w	r9, [sp, #4]
 8007eb4:	464b      	mov	r3, r9
 8007eb6:	e7c6      	b.n	8007e46 <_dtoa_r+0x266>
 8007eb8:	3101      	adds	r1, #1
 8007eba:	6041      	str	r1, [r0, #4]
 8007ebc:	0052      	lsls	r2, r2, #1
 8007ebe:	e7c6      	b.n	8007e4e <_dtoa_r+0x26e>
 8007ec0:	636f4361 	.word	0x636f4361
 8007ec4:	3fd287a7 	.word	0x3fd287a7
 8007ec8:	8b60c8b3 	.word	0x8b60c8b3
 8007ecc:	3fc68a28 	.word	0x3fc68a28
 8007ed0:	509f79fb 	.word	0x509f79fb
 8007ed4:	3fd34413 	.word	0x3fd34413
 8007ed8:	08009e21 	.word	0x08009e21
 8007edc:	08009e38 	.word	0x08009e38
 8007ee0:	7ff00000 	.word	0x7ff00000
 8007ee4:	08009e1d 	.word	0x08009e1d
 8007ee8:	08009e14 	.word	0x08009e14
 8007eec:	08009df1 	.word	0x08009df1
 8007ef0:	3ff80000 	.word	0x3ff80000
 8007ef4:	08009f30 	.word	0x08009f30
 8007ef8:	08009e97 	.word	0x08009e97
 8007efc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007efe:	9a00      	ldr	r2, [sp, #0]
 8007f00:	601a      	str	r2, [r3, #0]
 8007f02:	9b01      	ldr	r3, [sp, #4]
 8007f04:	2b0e      	cmp	r3, #14
 8007f06:	f200 80ad 	bhi.w	8008064 <_dtoa_r+0x484>
 8007f0a:	2d00      	cmp	r5, #0
 8007f0c:	f000 80aa 	beq.w	8008064 <_dtoa_r+0x484>
 8007f10:	f1ba 0f00 	cmp.w	sl, #0
 8007f14:	dd36      	ble.n	8007f84 <_dtoa_r+0x3a4>
 8007f16:	4ac3      	ldr	r2, [pc, #780]	; (8008224 <_dtoa_r+0x644>)
 8007f18:	f00a 030f 	and.w	r3, sl, #15
 8007f1c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007f20:	ed93 7b00 	vldr	d7, [r3]
 8007f24:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007f28:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007f2c:	eeb0 8a47 	vmov.f32	s16, s14
 8007f30:	eef0 8a67 	vmov.f32	s17, s15
 8007f34:	d016      	beq.n	8007f64 <_dtoa_r+0x384>
 8007f36:	4bbc      	ldr	r3, [pc, #752]	; (8008228 <_dtoa_r+0x648>)
 8007f38:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007f3c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007f40:	f7f8 fc84 	bl	800084c <__aeabi_ddiv>
 8007f44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f48:	f007 070f 	and.w	r7, r7, #15
 8007f4c:	2503      	movs	r5, #3
 8007f4e:	4eb6      	ldr	r6, [pc, #728]	; (8008228 <_dtoa_r+0x648>)
 8007f50:	b957      	cbnz	r7, 8007f68 <_dtoa_r+0x388>
 8007f52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f56:	ec53 2b18 	vmov	r2, r3, d8
 8007f5a:	f7f8 fc77 	bl	800084c <__aeabi_ddiv>
 8007f5e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f62:	e029      	b.n	8007fb8 <_dtoa_r+0x3d8>
 8007f64:	2502      	movs	r5, #2
 8007f66:	e7f2      	b.n	8007f4e <_dtoa_r+0x36e>
 8007f68:	07f9      	lsls	r1, r7, #31
 8007f6a:	d508      	bpl.n	8007f7e <_dtoa_r+0x39e>
 8007f6c:	ec51 0b18 	vmov	r0, r1, d8
 8007f70:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007f74:	f7f8 fb40 	bl	80005f8 <__aeabi_dmul>
 8007f78:	ec41 0b18 	vmov	d8, r0, r1
 8007f7c:	3501      	adds	r5, #1
 8007f7e:	107f      	asrs	r7, r7, #1
 8007f80:	3608      	adds	r6, #8
 8007f82:	e7e5      	b.n	8007f50 <_dtoa_r+0x370>
 8007f84:	f000 80a6 	beq.w	80080d4 <_dtoa_r+0x4f4>
 8007f88:	f1ca 0600 	rsb	r6, sl, #0
 8007f8c:	4ba5      	ldr	r3, [pc, #660]	; (8008224 <_dtoa_r+0x644>)
 8007f8e:	4fa6      	ldr	r7, [pc, #664]	; (8008228 <_dtoa_r+0x648>)
 8007f90:	f006 020f 	and.w	r2, r6, #15
 8007f94:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f9c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007fa0:	f7f8 fb2a 	bl	80005f8 <__aeabi_dmul>
 8007fa4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007fa8:	1136      	asrs	r6, r6, #4
 8007faa:	2300      	movs	r3, #0
 8007fac:	2502      	movs	r5, #2
 8007fae:	2e00      	cmp	r6, #0
 8007fb0:	f040 8085 	bne.w	80080be <_dtoa_r+0x4de>
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d1d2      	bne.n	8007f5e <_dtoa_r+0x37e>
 8007fb8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	f000 808c 	beq.w	80080d8 <_dtoa_r+0x4f8>
 8007fc0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007fc4:	4b99      	ldr	r3, [pc, #612]	; (800822c <_dtoa_r+0x64c>)
 8007fc6:	2200      	movs	r2, #0
 8007fc8:	4630      	mov	r0, r6
 8007fca:	4639      	mov	r1, r7
 8007fcc:	f7f8 fd86 	bl	8000adc <__aeabi_dcmplt>
 8007fd0:	2800      	cmp	r0, #0
 8007fd2:	f000 8081 	beq.w	80080d8 <_dtoa_r+0x4f8>
 8007fd6:	9b01      	ldr	r3, [sp, #4]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d07d      	beq.n	80080d8 <_dtoa_r+0x4f8>
 8007fdc:	f1b9 0f00 	cmp.w	r9, #0
 8007fe0:	dd3c      	ble.n	800805c <_dtoa_r+0x47c>
 8007fe2:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007fe6:	9307      	str	r3, [sp, #28]
 8007fe8:	2200      	movs	r2, #0
 8007fea:	4b91      	ldr	r3, [pc, #580]	; (8008230 <_dtoa_r+0x650>)
 8007fec:	4630      	mov	r0, r6
 8007fee:	4639      	mov	r1, r7
 8007ff0:	f7f8 fb02 	bl	80005f8 <__aeabi_dmul>
 8007ff4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ff8:	3501      	adds	r5, #1
 8007ffa:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8007ffe:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008002:	4628      	mov	r0, r5
 8008004:	f7f8 fa8e 	bl	8000524 <__aeabi_i2d>
 8008008:	4632      	mov	r2, r6
 800800a:	463b      	mov	r3, r7
 800800c:	f7f8 faf4 	bl	80005f8 <__aeabi_dmul>
 8008010:	4b88      	ldr	r3, [pc, #544]	; (8008234 <_dtoa_r+0x654>)
 8008012:	2200      	movs	r2, #0
 8008014:	f7f8 f93a 	bl	800028c <__adddf3>
 8008018:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800801c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008020:	9303      	str	r3, [sp, #12]
 8008022:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008024:	2b00      	cmp	r3, #0
 8008026:	d15c      	bne.n	80080e2 <_dtoa_r+0x502>
 8008028:	4b83      	ldr	r3, [pc, #524]	; (8008238 <_dtoa_r+0x658>)
 800802a:	2200      	movs	r2, #0
 800802c:	4630      	mov	r0, r6
 800802e:	4639      	mov	r1, r7
 8008030:	f7f8 f92a 	bl	8000288 <__aeabi_dsub>
 8008034:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008038:	4606      	mov	r6, r0
 800803a:	460f      	mov	r7, r1
 800803c:	f7f8 fd6c 	bl	8000b18 <__aeabi_dcmpgt>
 8008040:	2800      	cmp	r0, #0
 8008042:	f040 8296 	bne.w	8008572 <_dtoa_r+0x992>
 8008046:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800804a:	4630      	mov	r0, r6
 800804c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008050:	4639      	mov	r1, r7
 8008052:	f7f8 fd43 	bl	8000adc <__aeabi_dcmplt>
 8008056:	2800      	cmp	r0, #0
 8008058:	f040 8288 	bne.w	800856c <_dtoa_r+0x98c>
 800805c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008060:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008064:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008066:	2b00      	cmp	r3, #0
 8008068:	f2c0 8158 	blt.w	800831c <_dtoa_r+0x73c>
 800806c:	f1ba 0f0e 	cmp.w	sl, #14
 8008070:	f300 8154 	bgt.w	800831c <_dtoa_r+0x73c>
 8008074:	4b6b      	ldr	r3, [pc, #428]	; (8008224 <_dtoa_r+0x644>)
 8008076:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800807a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800807e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008080:	2b00      	cmp	r3, #0
 8008082:	f280 80e3 	bge.w	800824c <_dtoa_r+0x66c>
 8008086:	9b01      	ldr	r3, [sp, #4]
 8008088:	2b00      	cmp	r3, #0
 800808a:	f300 80df 	bgt.w	800824c <_dtoa_r+0x66c>
 800808e:	f040 826d 	bne.w	800856c <_dtoa_r+0x98c>
 8008092:	4b69      	ldr	r3, [pc, #420]	; (8008238 <_dtoa_r+0x658>)
 8008094:	2200      	movs	r2, #0
 8008096:	4640      	mov	r0, r8
 8008098:	4649      	mov	r1, r9
 800809a:	f7f8 faad 	bl	80005f8 <__aeabi_dmul>
 800809e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80080a2:	f7f8 fd2f 	bl	8000b04 <__aeabi_dcmpge>
 80080a6:	9e01      	ldr	r6, [sp, #4]
 80080a8:	4637      	mov	r7, r6
 80080aa:	2800      	cmp	r0, #0
 80080ac:	f040 8243 	bne.w	8008536 <_dtoa_r+0x956>
 80080b0:	9d00      	ldr	r5, [sp, #0]
 80080b2:	2331      	movs	r3, #49	; 0x31
 80080b4:	f805 3b01 	strb.w	r3, [r5], #1
 80080b8:	f10a 0a01 	add.w	sl, sl, #1
 80080bc:	e23f      	b.n	800853e <_dtoa_r+0x95e>
 80080be:	07f2      	lsls	r2, r6, #31
 80080c0:	d505      	bpl.n	80080ce <_dtoa_r+0x4ee>
 80080c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80080c6:	f7f8 fa97 	bl	80005f8 <__aeabi_dmul>
 80080ca:	3501      	adds	r5, #1
 80080cc:	2301      	movs	r3, #1
 80080ce:	1076      	asrs	r6, r6, #1
 80080d0:	3708      	adds	r7, #8
 80080d2:	e76c      	b.n	8007fae <_dtoa_r+0x3ce>
 80080d4:	2502      	movs	r5, #2
 80080d6:	e76f      	b.n	8007fb8 <_dtoa_r+0x3d8>
 80080d8:	9b01      	ldr	r3, [sp, #4]
 80080da:	f8cd a01c 	str.w	sl, [sp, #28]
 80080de:	930c      	str	r3, [sp, #48]	; 0x30
 80080e0:	e78d      	b.n	8007ffe <_dtoa_r+0x41e>
 80080e2:	9900      	ldr	r1, [sp, #0]
 80080e4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80080e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80080e8:	4b4e      	ldr	r3, [pc, #312]	; (8008224 <_dtoa_r+0x644>)
 80080ea:	ed9d 7b02 	vldr	d7, [sp, #8]
 80080ee:	4401      	add	r1, r0
 80080f0:	9102      	str	r1, [sp, #8]
 80080f2:	9908      	ldr	r1, [sp, #32]
 80080f4:	eeb0 8a47 	vmov.f32	s16, s14
 80080f8:	eef0 8a67 	vmov.f32	s17, s15
 80080fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008100:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008104:	2900      	cmp	r1, #0
 8008106:	d045      	beq.n	8008194 <_dtoa_r+0x5b4>
 8008108:	494c      	ldr	r1, [pc, #304]	; (800823c <_dtoa_r+0x65c>)
 800810a:	2000      	movs	r0, #0
 800810c:	f7f8 fb9e 	bl	800084c <__aeabi_ddiv>
 8008110:	ec53 2b18 	vmov	r2, r3, d8
 8008114:	f7f8 f8b8 	bl	8000288 <__aeabi_dsub>
 8008118:	9d00      	ldr	r5, [sp, #0]
 800811a:	ec41 0b18 	vmov	d8, r0, r1
 800811e:	4639      	mov	r1, r7
 8008120:	4630      	mov	r0, r6
 8008122:	f7f8 fd19 	bl	8000b58 <__aeabi_d2iz>
 8008126:	900c      	str	r0, [sp, #48]	; 0x30
 8008128:	f7f8 f9fc 	bl	8000524 <__aeabi_i2d>
 800812c:	4602      	mov	r2, r0
 800812e:	460b      	mov	r3, r1
 8008130:	4630      	mov	r0, r6
 8008132:	4639      	mov	r1, r7
 8008134:	f7f8 f8a8 	bl	8000288 <__aeabi_dsub>
 8008138:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800813a:	3330      	adds	r3, #48	; 0x30
 800813c:	f805 3b01 	strb.w	r3, [r5], #1
 8008140:	ec53 2b18 	vmov	r2, r3, d8
 8008144:	4606      	mov	r6, r0
 8008146:	460f      	mov	r7, r1
 8008148:	f7f8 fcc8 	bl	8000adc <__aeabi_dcmplt>
 800814c:	2800      	cmp	r0, #0
 800814e:	d165      	bne.n	800821c <_dtoa_r+0x63c>
 8008150:	4632      	mov	r2, r6
 8008152:	463b      	mov	r3, r7
 8008154:	4935      	ldr	r1, [pc, #212]	; (800822c <_dtoa_r+0x64c>)
 8008156:	2000      	movs	r0, #0
 8008158:	f7f8 f896 	bl	8000288 <__aeabi_dsub>
 800815c:	ec53 2b18 	vmov	r2, r3, d8
 8008160:	f7f8 fcbc 	bl	8000adc <__aeabi_dcmplt>
 8008164:	2800      	cmp	r0, #0
 8008166:	f040 80b9 	bne.w	80082dc <_dtoa_r+0x6fc>
 800816a:	9b02      	ldr	r3, [sp, #8]
 800816c:	429d      	cmp	r5, r3
 800816e:	f43f af75 	beq.w	800805c <_dtoa_r+0x47c>
 8008172:	4b2f      	ldr	r3, [pc, #188]	; (8008230 <_dtoa_r+0x650>)
 8008174:	ec51 0b18 	vmov	r0, r1, d8
 8008178:	2200      	movs	r2, #0
 800817a:	f7f8 fa3d 	bl	80005f8 <__aeabi_dmul>
 800817e:	4b2c      	ldr	r3, [pc, #176]	; (8008230 <_dtoa_r+0x650>)
 8008180:	ec41 0b18 	vmov	d8, r0, r1
 8008184:	2200      	movs	r2, #0
 8008186:	4630      	mov	r0, r6
 8008188:	4639      	mov	r1, r7
 800818a:	f7f8 fa35 	bl	80005f8 <__aeabi_dmul>
 800818e:	4606      	mov	r6, r0
 8008190:	460f      	mov	r7, r1
 8008192:	e7c4      	b.n	800811e <_dtoa_r+0x53e>
 8008194:	ec51 0b17 	vmov	r0, r1, d7
 8008198:	f7f8 fa2e 	bl	80005f8 <__aeabi_dmul>
 800819c:	9b02      	ldr	r3, [sp, #8]
 800819e:	9d00      	ldr	r5, [sp, #0]
 80081a0:	930c      	str	r3, [sp, #48]	; 0x30
 80081a2:	ec41 0b18 	vmov	d8, r0, r1
 80081a6:	4639      	mov	r1, r7
 80081a8:	4630      	mov	r0, r6
 80081aa:	f7f8 fcd5 	bl	8000b58 <__aeabi_d2iz>
 80081ae:	9011      	str	r0, [sp, #68]	; 0x44
 80081b0:	f7f8 f9b8 	bl	8000524 <__aeabi_i2d>
 80081b4:	4602      	mov	r2, r0
 80081b6:	460b      	mov	r3, r1
 80081b8:	4630      	mov	r0, r6
 80081ba:	4639      	mov	r1, r7
 80081bc:	f7f8 f864 	bl	8000288 <__aeabi_dsub>
 80081c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80081c2:	3330      	adds	r3, #48	; 0x30
 80081c4:	f805 3b01 	strb.w	r3, [r5], #1
 80081c8:	9b02      	ldr	r3, [sp, #8]
 80081ca:	429d      	cmp	r5, r3
 80081cc:	4606      	mov	r6, r0
 80081ce:	460f      	mov	r7, r1
 80081d0:	f04f 0200 	mov.w	r2, #0
 80081d4:	d134      	bne.n	8008240 <_dtoa_r+0x660>
 80081d6:	4b19      	ldr	r3, [pc, #100]	; (800823c <_dtoa_r+0x65c>)
 80081d8:	ec51 0b18 	vmov	r0, r1, d8
 80081dc:	f7f8 f856 	bl	800028c <__adddf3>
 80081e0:	4602      	mov	r2, r0
 80081e2:	460b      	mov	r3, r1
 80081e4:	4630      	mov	r0, r6
 80081e6:	4639      	mov	r1, r7
 80081e8:	f7f8 fc96 	bl	8000b18 <__aeabi_dcmpgt>
 80081ec:	2800      	cmp	r0, #0
 80081ee:	d175      	bne.n	80082dc <_dtoa_r+0x6fc>
 80081f0:	ec53 2b18 	vmov	r2, r3, d8
 80081f4:	4911      	ldr	r1, [pc, #68]	; (800823c <_dtoa_r+0x65c>)
 80081f6:	2000      	movs	r0, #0
 80081f8:	f7f8 f846 	bl	8000288 <__aeabi_dsub>
 80081fc:	4602      	mov	r2, r0
 80081fe:	460b      	mov	r3, r1
 8008200:	4630      	mov	r0, r6
 8008202:	4639      	mov	r1, r7
 8008204:	f7f8 fc6a 	bl	8000adc <__aeabi_dcmplt>
 8008208:	2800      	cmp	r0, #0
 800820a:	f43f af27 	beq.w	800805c <_dtoa_r+0x47c>
 800820e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008210:	1e6b      	subs	r3, r5, #1
 8008212:	930c      	str	r3, [sp, #48]	; 0x30
 8008214:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008218:	2b30      	cmp	r3, #48	; 0x30
 800821a:	d0f8      	beq.n	800820e <_dtoa_r+0x62e>
 800821c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008220:	e04a      	b.n	80082b8 <_dtoa_r+0x6d8>
 8008222:	bf00      	nop
 8008224:	08009f30 	.word	0x08009f30
 8008228:	08009f08 	.word	0x08009f08
 800822c:	3ff00000 	.word	0x3ff00000
 8008230:	40240000 	.word	0x40240000
 8008234:	401c0000 	.word	0x401c0000
 8008238:	40140000 	.word	0x40140000
 800823c:	3fe00000 	.word	0x3fe00000
 8008240:	4baf      	ldr	r3, [pc, #700]	; (8008500 <_dtoa_r+0x920>)
 8008242:	f7f8 f9d9 	bl	80005f8 <__aeabi_dmul>
 8008246:	4606      	mov	r6, r0
 8008248:	460f      	mov	r7, r1
 800824a:	e7ac      	b.n	80081a6 <_dtoa_r+0x5c6>
 800824c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008250:	9d00      	ldr	r5, [sp, #0]
 8008252:	4642      	mov	r2, r8
 8008254:	464b      	mov	r3, r9
 8008256:	4630      	mov	r0, r6
 8008258:	4639      	mov	r1, r7
 800825a:	f7f8 faf7 	bl	800084c <__aeabi_ddiv>
 800825e:	f7f8 fc7b 	bl	8000b58 <__aeabi_d2iz>
 8008262:	9002      	str	r0, [sp, #8]
 8008264:	f7f8 f95e 	bl	8000524 <__aeabi_i2d>
 8008268:	4642      	mov	r2, r8
 800826a:	464b      	mov	r3, r9
 800826c:	f7f8 f9c4 	bl	80005f8 <__aeabi_dmul>
 8008270:	4602      	mov	r2, r0
 8008272:	460b      	mov	r3, r1
 8008274:	4630      	mov	r0, r6
 8008276:	4639      	mov	r1, r7
 8008278:	f7f8 f806 	bl	8000288 <__aeabi_dsub>
 800827c:	9e02      	ldr	r6, [sp, #8]
 800827e:	9f01      	ldr	r7, [sp, #4]
 8008280:	3630      	adds	r6, #48	; 0x30
 8008282:	f805 6b01 	strb.w	r6, [r5], #1
 8008286:	9e00      	ldr	r6, [sp, #0]
 8008288:	1bae      	subs	r6, r5, r6
 800828a:	42b7      	cmp	r7, r6
 800828c:	4602      	mov	r2, r0
 800828e:	460b      	mov	r3, r1
 8008290:	d137      	bne.n	8008302 <_dtoa_r+0x722>
 8008292:	f7f7 fffb 	bl	800028c <__adddf3>
 8008296:	4642      	mov	r2, r8
 8008298:	464b      	mov	r3, r9
 800829a:	4606      	mov	r6, r0
 800829c:	460f      	mov	r7, r1
 800829e:	f7f8 fc3b 	bl	8000b18 <__aeabi_dcmpgt>
 80082a2:	b9c8      	cbnz	r0, 80082d8 <_dtoa_r+0x6f8>
 80082a4:	4642      	mov	r2, r8
 80082a6:	464b      	mov	r3, r9
 80082a8:	4630      	mov	r0, r6
 80082aa:	4639      	mov	r1, r7
 80082ac:	f7f8 fc0c 	bl	8000ac8 <__aeabi_dcmpeq>
 80082b0:	b110      	cbz	r0, 80082b8 <_dtoa_r+0x6d8>
 80082b2:	9b02      	ldr	r3, [sp, #8]
 80082b4:	07d9      	lsls	r1, r3, #31
 80082b6:	d40f      	bmi.n	80082d8 <_dtoa_r+0x6f8>
 80082b8:	4620      	mov	r0, r4
 80082ba:	4659      	mov	r1, fp
 80082bc:	f000 fada 	bl	8008874 <_Bfree>
 80082c0:	2300      	movs	r3, #0
 80082c2:	702b      	strb	r3, [r5, #0]
 80082c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80082c6:	f10a 0001 	add.w	r0, sl, #1
 80082ca:	6018      	str	r0, [r3, #0]
 80082cc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	f43f acd8 	beq.w	8007c84 <_dtoa_r+0xa4>
 80082d4:	601d      	str	r5, [r3, #0]
 80082d6:	e4d5      	b.n	8007c84 <_dtoa_r+0xa4>
 80082d8:	f8cd a01c 	str.w	sl, [sp, #28]
 80082dc:	462b      	mov	r3, r5
 80082de:	461d      	mov	r5, r3
 80082e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80082e4:	2a39      	cmp	r2, #57	; 0x39
 80082e6:	d108      	bne.n	80082fa <_dtoa_r+0x71a>
 80082e8:	9a00      	ldr	r2, [sp, #0]
 80082ea:	429a      	cmp	r2, r3
 80082ec:	d1f7      	bne.n	80082de <_dtoa_r+0x6fe>
 80082ee:	9a07      	ldr	r2, [sp, #28]
 80082f0:	9900      	ldr	r1, [sp, #0]
 80082f2:	3201      	adds	r2, #1
 80082f4:	9207      	str	r2, [sp, #28]
 80082f6:	2230      	movs	r2, #48	; 0x30
 80082f8:	700a      	strb	r2, [r1, #0]
 80082fa:	781a      	ldrb	r2, [r3, #0]
 80082fc:	3201      	adds	r2, #1
 80082fe:	701a      	strb	r2, [r3, #0]
 8008300:	e78c      	b.n	800821c <_dtoa_r+0x63c>
 8008302:	4b7f      	ldr	r3, [pc, #508]	; (8008500 <_dtoa_r+0x920>)
 8008304:	2200      	movs	r2, #0
 8008306:	f7f8 f977 	bl	80005f8 <__aeabi_dmul>
 800830a:	2200      	movs	r2, #0
 800830c:	2300      	movs	r3, #0
 800830e:	4606      	mov	r6, r0
 8008310:	460f      	mov	r7, r1
 8008312:	f7f8 fbd9 	bl	8000ac8 <__aeabi_dcmpeq>
 8008316:	2800      	cmp	r0, #0
 8008318:	d09b      	beq.n	8008252 <_dtoa_r+0x672>
 800831a:	e7cd      	b.n	80082b8 <_dtoa_r+0x6d8>
 800831c:	9a08      	ldr	r2, [sp, #32]
 800831e:	2a00      	cmp	r2, #0
 8008320:	f000 80c4 	beq.w	80084ac <_dtoa_r+0x8cc>
 8008324:	9a05      	ldr	r2, [sp, #20]
 8008326:	2a01      	cmp	r2, #1
 8008328:	f300 80a8 	bgt.w	800847c <_dtoa_r+0x89c>
 800832c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800832e:	2a00      	cmp	r2, #0
 8008330:	f000 80a0 	beq.w	8008474 <_dtoa_r+0x894>
 8008334:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008338:	9e06      	ldr	r6, [sp, #24]
 800833a:	4645      	mov	r5, r8
 800833c:	9a04      	ldr	r2, [sp, #16]
 800833e:	2101      	movs	r1, #1
 8008340:	441a      	add	r2, r3
 8008342:	4620      	mov	r0, r4
 8008344:	4498      	add	r8, r3
 8008346:	9204      	str	r2, [sp, #16]
 8008348:	f000 fb50 	bl	80089ec <__i2b>
 800834c:	4607      	mov	r7, r0
 800834e:	2d00      	cmp	r5, #0
 8008350:	dd0b      	ble.n	800836a <_dtoa_r+0x78a>
 8008352:	9b04      	ldr	r3, [sp, #16]
 8008354:	2b00      	cmp	r3, #0
 8008356:	dd08      	ble.n	800836a <_dtoa_r+0x78a>
 8008358:	42ab      	cmp	r3, r5
 800835a:	9a04      	ldr	r2, [sp, #16]
 800835c:	bfa8      	it	ge
 800835e:	462b      	movge	r3, r5
 8008360:	eba8 0803 	sub.w	r8, r8, r3
 8008364:	1aed      	subs	r5, r5, r3
 8008366:	1ad3      	subs	r3, r2, r3
 8008368:	9304      	str	r3, [sp, #16]
 800836a:	9b06      	ldr	r3, [sp, #24]
 800836c:	b1fb      	cbz	r3, 80083ae <_dtoa_r+0x7ce>
 800836e:	9b08      	ldr	r3, [sp, #32]
 8008370:	2b00      	cmp	r3, #0
 8008372:	f000 809f 	beq.w	80084b4 <_dtoa_r+0x8d4>
 8008376:	2e00      	cmp	r6, #0
 8008378:	dd11      	ble.n	800839e <_dtoa_r+0x7be>
 800837a:	4639      	mov	r1, r7
 800837c:	4632      	mov	r2, r6
 800837e:	4620      	mov	r0, r4
 8008380:	f000 fbf0 	bl	8008b64 <__pow5mult>
 8008384:	465a      	mov	r2, fp
 8008386:	4601      	mov	r1, r0
 8008388:	4607      	mov	r7, r0
 800838a:	4620      	mov	r0, r4
 800838c:	f000 fb44 	bl	8008a18 <__multiply>
 8008390:	4659      	mov	r1, fp
 8008392:	9007      	str	r0, [sp, #28]
 8008394:	4620      	mov	r0, r4
 8008396:	f000 fa6d 	bl	8008874 <_Bfree>
 800839a:	9b07      	ldr	r3, [sp, #28]
 800839c:	469b      	mov	fp, r3
 800839e:	9b06      	ldr	r3, [sp, #24]
 80083a0:	1b9a      	subs	r2, r3, r6
 80083a2:	d004      	beq.n	80083ae <_dtoa_r+0x7ce>
 80083a4:	4659      	mov	r1, fp
 80083a6:	4620      	mov	r0, r4
 80083a8:	f000 fbdc 	bl	8008b64 <__pow5mult>
 80083ac:	4683      	mov	fp, r0
 80083ae:	2101      	movs	r1, #1
 80083b0:	4620      	mov	r0, r4
 80083b2:	f000 fb1b 	bl	80089ec <__i2b>
 80083b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	4606      	mov	r6, r0
 80083bc:	dd7c      	ble.n	80084b8 <_dtoa_r+0x8d8>
 80083be:	461a      	mov	r2, r3
 80083c0:	4601      	mov	r1, r0
 80083c2:	4620      	mov	r0, r4
 80083c4:	f000 fbce 	bl	8008b64 <__pow5mult>
 80083c8:	9b05      	ldr	r3, [sp, #20]
 80083ca:	2b01      	cmp	r3, #1
 80083cc:	4606      	mov	r6, r0
 80083ce:	dd76      	ble.n	80084be <_dtoa_r+0x8de>
 80083d0:	2300      	movs	r3, #0
 80083d2:	9306      	str	r3, [sp, #24]
 80083d4:	6933      	ldr	r3, [r6, #16]
 80083d6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80083da:	6918      	ldr	r0, [r3, #16]
 80083dc:	f000 fab6 	bl	800894c <__hi0bits>
 80083e0:	f1c0 0020 	rsb	r0, r0, #32
 80083e4:	9b04      	ldr	r3, [sp, #16]
 80083e6:	4418      	add	r0, r3
 80083e8:	f010 001f 	ands.w	r0, r0, #31
 80083ec:	f000 8086 	beq.w	80084fc <_dtoa_r+0x91c>
 80083f0:	f1c0 0320 	rsb	r3, r0, #32
 80083f4:	2b04      	cmp	r3, #4
 80083f6:	dd7f      	ble.n	80084f8 <_dtoa_r+0x918>
 80083f8:	f1c0 001c 	rsb	r0, r0, #28
 80083fc:	9b04      	ldr	r3, [sp, #16]
 80083fe:	4403      	add	r3, r0
 8008400:	4480      	add	r8, r0
 8008402:	4405      	add	r5, r0
 8008404:	9304      	str	r3, [sp, #16]
 8008406:	f1b8 0f00 	cmp.w	r8, #0
 800840a:	dd05      	ble.n	8008418 <_dtoa_r+0x838>
 800840c:	4659      	mov	r1, fp
 800840e:	4642      	mov	r2, r8
 8008410:	4620      	mov	r0, r4
 8008412:	f000 fc01 	bl	8008c18 <__lshift>
 8008416:	4683      	mov	fp, r0
 8008418:	9b04      	ldr	r3, [sp, #16]
 800841a:	2b00      	cmp	r3, #0
 800841c:	dd05      	ble.n	800842a <_dtoa_r+0x84a>
 800841e:	4631      	mov	r1, r6
 8008420:	461a      	mov	r2, r3
 8008422:	4620      	mov	r0, r4
 8008424:	f000 fbf8 	bl	8008c18 <__lshift>
 8008428:	4606      	mov	r6, r0
 800842a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800842c:	2b00      	cmp	r3, #0
 800842e:	d069      	beq.n	8008504 <_dtoa_r+0x924>
 8008430:	4631      	mov	r1, r6
 8008432:	4658      	mov	r0, fp
 8008434:	f000 fc5c 	bl	8008cf0 <__mcmp>
 8008438:	2800      	cmp	r0, #0
 800843a:	da63      	bge.n	8008504 <_dtoa_r+0x924>
 800843c:	2300      	movs	r3, #0
 800843e:	4659      	mov	r1, fp
 8008440:	220a      	movs	r2, #10
 8008442:	4620      	mov	r0, r4
 8008444:	f000 fa38 	bl	80088b8 <__multadd>
 8008448:	9b08      	ldr	r3, [sp, #32]
 800844a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800844e:	4683      	mov	fp, r0
 8008450:	2b00      	cmp	r3, #0
 8008452:	f000 818f 	beq.w	8008774 <_dtoa_r+0xb94>
 8008456:	4639      	mov	r1, r7
 8008458:	2300      	movs	r3, #0
 800845a:	220a      	movs	r2, #10
 800845c:	4620      	mov	r0, r4
 800845e:	f000 fa2b 	bl	80088b8 <__multadd>
 8008462:	f1b9 0f00 	cmp.w	r9, #0
 8008466:	4607      	mov	r7, r0
 8008468:	f300 808e 	bgt.w	8008588 <_dtoa_r+0x9a8>
 800846c:	9b05      	ldr	r3, [sp, #20]
 800846e:	2b02      	cmp	r3, #2
 8008470:	dc50      	bgt.n	8008514 <_dtoa_r+0x934>
 8008472:	e089      	b.n	8008588 <_dtoa_r+0x9a8>
 8008474:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008476:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800847a:	e75d      	b.n	8008338 <_dtoa_r+0x758>
 800847c:	9b01      	ldr	r3, [sp, #4]
 800847e:	1e5e      	subs	r6, r3, #1
 8008480:	9b06      	ldr	r3, [sp, #24]
 8008482:	42b3      	cmp	r3, r6
 8008484:	bfbf      	itttt	lt
 8008486:	9b06      	ldrlt	r3, [sp, #24]
 8008488:	9606      	strlt	r6, [sp, #24]
 800848a:	1af2      	sublt	r2, r6, r3
 800848c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800848e:	bfb6      	itet	lt
 8008490:	189b      	addlt	r3, r3, r2
 8008492:	1b9e      	subge	r6, r3, r6
 8008494:	930d      	strlt	r3, [sp, #52]	; 0x34
 8008496:	9b01      	ldr	r3, [sp, #4]
 8008498:	bfb8      	it	lt
 800849a:	2600      	movlt	r6, #0
 800849c:	2b00      	cmp	r3, #0
 800849e:	bfb5      	itete	lt
 80084a0:	eba8 0503 	sublt.w	r5, r8, r3
 80084a4:	9b01      	ldrge	r3, [sp, #4]
 80084a6:	2300      	movlt	r3, #0
 80084a8:	4645      	movge	r5, r8
 80084aa:	e747      	b.n	800833c <_dtoa_r+0x75c>
 80084ac:	9e06      	ldr	r6, [sp, #24]
 80084ae:	9f08      	ldr	r7, [sp, #32]
 80084b0:	4645      	mov	r5, r8
 80084b2:	e74c      	b.n	800834e <_dtoa_r+0x76e>
 80084b4:	9a06      	ldr	r2, [sp, #24]
 80084b6:	e775      	b.n	80083a4 <_dtoa_r+0x7c4>
 80084b8:	9b05      	ldr	r3, [sp, #20]
 80084ba:	2b01      	cmp	r3, #1
 80084bc:	dc18      	bgt.n	80084f0 <_dtoa_r+0x910>
 80084be:	9b02      	ldr	r3, [sp, #8]
 80084c0:	b9b3      	cbnz	r3, 80084f0 <_dtoa_r+0x910>
 80084c2:	9b03      	ldr	r3, [sp, #12]
 80084c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80084c8:	b9a3      	cbnz	r3, 80084f4 <_dtoa_r+0x914>
 80084ca:	9b03      	ldr	r3, [sp, #12]
 80084cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80084d0:	0d1b      	lsrs	r3, r3, #20
 80084d2:	051b      	lsls	r3, r3, #20
 80084d4:	b12b      	cbz	r3, 80084e2 <_dtoa_r+0x902>
 80084d6:	9b04      	ldr	r3, [sp, #16]
 80084d8:	3301      	adds	r3, #1
 80084da:	9304      	str	r3, [sp, #16]
 80084dc:	f108 0801 	add.w	r8, r8, #1
 80084e0:	2301      	movs	r3, #1
 80084e2:	9306      	str	r3, [sp, #24]
 80084e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	f47f af74 	bne.w	80083d4 <_dtoa_r+0x7f4>
 80084ec:	2001      	movs	r0, #1
 80084ee:	e779      	b.n	80083e4 <_dtoa_r+0x804>
 80084f0:	2300      	movs	r3, #0
 80084f2:	e7f6      	b.n	80084e2 <_dtoa_r+0x902>
 80084f4:	9b02      	ldr	r3, [sp, #8]
 80084f6:	e7f4      	b.n	80084e2 <_dtoa_r+0x902>
 80084f8:	d085      	beq.n	8008406 <_dtoa_r+0x826>
 80084fa:	4618      	mov	r0, r3
 80084fc:	301c      	adds	r0, #28
 80084fe:	e77d      	b.n	80083fc <_dtoa_r+0x81c>
 8008500:	40240000 	.word	0x40240000
 8008504:	9b01      	ldr	r3, [sp, #4]
 8008506:	2b00      	cmp	r3, #0
 8008508:	dc38      	bgt.n	800857c <_dtoa_r+0x99c>
 800850a:	9b05      	ldr	r3, [sp, #20]
 800850c:	2b02      	cmp	r3, #2
 800850e:	dd35      	ble.n	800857c <_dtoa_r+0x99c>
 8008510:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008514:	f1b9 0f00 	cmp.w	r9, #0
 8008518:	d10d      	bne.n	8008536 <_dtoa_r+0x956>
 800851a:	4631      	mov	r1, r6
 800851c:	464b      	mov	r3, r9
 800851e:	2205      	movs	r2, #5
 8008520:	4620      	mov	r0, r4
 8008522:	f000 f9c9 	bl	80088b8 <__multadd>
 8008526:	4601      	mov	r1, r0
 8008528:	4606      	mov	r6, r0
 800852a:	4658      	mov	r0, fp
 800852c:	f000 fbe0 	bl	8008cf0 <__mcmp>
 8008530:	2800      	cmp	r0, #0
 8008532:	f73f adbd 	bgt.w	80080b0 <_dtoa_r+0x4d0>
 8008536:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008538:	9d00      	ldr	r5, [sp, #0]
 800853a:	ea6f 0a03 	mvn.w	sl, r3
 800853e:	f04f 0800 	mov.w	r8, #0
 8008542:	4631      	mov	r1, r6
 8008544:	4620      	mov	r0, r4
 8008546:	f000 f995 	bl	8008874 <_Bfree>
 800854a:	2f00      	cmp	r7, #0
 800854c:	f43f aeb4 	beq.w	80082b8 <_dtoa_r+0x6d8>
 8008550:	f1b8 0f00 	cmp.w	r8, #0
 8008554:	d005      	beq.n	8008562 <_dtoa_r+0x982>
 8008556:	45b8      	cmp	r8, r7
 8008558:	d003      	beq.n	8008562 <_dtoa_r+0x982>
 800855a:	4641      	mov	r1, r8
 800855c:	4620      	mov	r0, r4
 800855e:	f000 f989 	bl	8008874 <_Bfree>
 8008562:	4639      	mov	r1, r7
 8008564:	4620      	mov	r0, r4
 8008566:	f000 f985 	bl	8008874 <_Bfree>
 800856a:	e6a5      	b.n	80082b8 <_dtoa_r+0x6d8>
 800856c:	2600      	movs	r6, #0
 800856e:	4637      	mov	r7, r6
 8008570:	e7e1      	b.n	8008536 <_dtoa_r+0x956>
 8008572:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008574:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008578:	4637      	mov	r7, r6
 800857a:	e599      	b.n	80080b0 <_dtoa_r+0x4d0>
 800857c:	9b08      	ldr	r3, [sp, #32]
 800857e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008582:	2b00      	cmp	r3, #0
 8008584:	f000 80fd 	beq.w	8008782 <_dtoa_r+0xba2>
 8008588:	2d00      	cmp	r5, #0
 800858a:	dd05      	ble.n	8008598 <_dtoa_r+0x9b8>
 800858c:	4639      	mov	r1, r7
 800858e:	462a      	mov	r2, r5
 8008590:	4620      	mov	r0, r4
 8008592:	f000 fb41 	bl	8008c18 <__lshift>
 8008596:	4607      	mov	r7, r0
 8008598:	9b06      	ldr	r3, [sp, #24]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d05c      	beq.n	8008658 <_dtoa_r+0xa78>
 800859e:	6879      	ldr	r1, [r7, #4]
 80085a0:	4620      	mov	r0, r4
 80085a2:	f000 f927 	bl	80087f4 <_Balloc>
 80085a6:	4605      	mov	r5, r0
 80085a8:	b928      	cbnz	r0, 80085b6 <_dtoa_r+0x9d6>
 80085aa:	4b80      	ldr	r3, [pc, #512]	; (80087ac <_dtoa_r+0xbcc>)
 80085ac:	4602      	mov	r2, r0
 80085ae:	f240 21ea 	movw	r1, #746	; 0x2ea
 80085b2:	f7ff bb2e 	b.w	8007c12 <_dtoa_r+0x32>
 80085b6:	693a      	ldr	r2, [r7, #16]
 80085b8:	3202      	adds	r2, #2
 80085ba:	0092      	lsls	r2, r2, #2
 80085bc:	f107 010c 	add.w	r1, r7, #12
 80085c0:	300c      	adds	r0, #12
 80085c2:	f000 f8fd 	bl	80087c0 <memcpy>
 80085c6:	2201      	movs	r2, #1
 80085c8:	4629      	mov	r1, r5
 80085ca:	4620      	mov	r0, r4
 80085cc:	f000 fb24 	bl	8008c18 <__lshift>
 80085d0:	9b00      	ldr	r3, [sp, #0]
 80085d2:	3301      	adds	r3, #1
 80085d4:	9301      	str	r3, [sp, #4]
 80085d6:	9b00      	ldr	r3, [sp, #0]
 80085d8:	444b      	add	r3, r9
 80085da:	9307      	str	r3, [sp, #28]
 80085dc:	9b02      	ldr	r3, [sp, #8]
 80085de:	f003 0301 	and.w	r3, r3, #1
 80085e2:	46b8      	mov	r8, r7
 80085e4:	9306      	str	r3, [sp, #24]
 80085e6:	4607      	mov	r7, r0
 80085e8:	9b01      	ldr	r3, [sp, #4]
 80085ea:	4631      	mov	r1, r6
 80085ec:	3b01      	subs	r3, #1
 80085ee:	4658      	mov	r0, fp
 80085f0:	9302      	str	r3, [sp, #8]
 80085f2:	f7ff fa6a 	bl	8007aca <quorem>
 80085f6:	4603      	mov	r3, r0
 80085f8:	3330      	adds	r3, #48	; 0x30
 80085fa:	9004      	str	r0, [sp, #16]
 80085fc:	4641      	mov	r1, r8
 80085fe:	4658      	mov	r0, fp
 8008600:	9308      	str	r3, [sp, #32]
 8008602:	f000 fb75 	bl	8008cf0 <__mcmp>
 8008606:	463a      	mov	r2, r7
 8008608:	4681      	mov	r9, r0
 800860a:	4631      	mov	r1, r6
 800860c:	4620      	mov	r0, r4
 800860e:	f000 fb8b 	bl	8008d28 <__mdiff>
 8008612:	68c2      	ldr	r2, [r0, #12]
 8008614:	9b08      	ldr	r3, [sp, #32]
 8008616:	4605      	mov	r5, r0
 8008618:	bb02      	cbnz	r2, 800865c <_dtoa_r+0xa7c>
 800861a:	4601      	mov	r1, r0
 800861c:	4658      	mov	r0, fp
 800861e:	f000 fb67 	bl	8008cf0 <__mcmp>
 8008622:	9b08      	ldr	r3, [sp, #32]
 8008624:	4602      	mov	r2, r0
 8008626:	4629      	mov	r1, r5
 8008628:	4620      	mov	r0, r4
 800862a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800862e:	f000 f921 	bl	8008874 <_Bfree>
 8008632:	9b05      	ldr	r3, [sp, #20]
 8008634:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008636:	9d01      	ldr	r5, [sp, #4]
 8008638:	ea43 0102 	orr.w	r1, r3, r2
 800863c:	9b06      	ldr	r3, [sp, #24]
 800863e:	430b      	orrs	r3, r1
 8008640:	9b08      	ldr	r3, [sp, #32]
 8008642:	d10d      	bne.n	8008660 <_dtoa_r+0xa80>
 8008644:	2b39      	cmp	r3, #57	; 0x39
 8008646:	d029      	beq.n	800869c <_dtoa_r+0xabc>
 8008648:	f1b9 0f00 	cmp.w	r9, #0
 800864c:	dd01      	ble.n	8008652 <_dtoa_r+0xa72>
 800864e:	9b04      	ldr	r3, [sp, #16]
 8008650:	3331      	adds	r3, #49	; 0x31
 8008652:	9a02      	ldr	r2, [sp, #8]
 8008654:	7013      	strb	r3, [r2, #0]
 8008656:	e774      	b.n	8008542 <_dtoa_r+0x962>
 8008658:	4638      	mov	r0, r7
 800865a:	e7b9      	b.n	80085d0 <_dtoa_r+0x9f0>
 800865c:	2201      	movs	r2, #1
 800865e:	e7e2      	b.n	8008626 <_dtoa_r+0xa46>
 8008660:	f1b9 0f00 	cmp.w	r9, #0
 8008664:	db06      	blt.n	8008674 <_dtoa_r+0xa94>
 8008666:	9905      	ldr	r1, [sp, #20]
 8008668:	ea41 0909 	orr.w	r9, r1, r9
 800866c:	9906      	ldr	r1, [sp, #24]
 800866e:	ea59 0101 	orrs.w	r1, r9, r1
 8008672:	d120      	bne.n	80086b6 <_dtoa_r+0xad6>
 8008674:	2a00      	cmp	r2, #0
 8008676:	ddec      	ble.n	8008652 <_dtoa_r+0xa72>
 8008678:	4659      	mov	r1, fp
 800867a:	2201      	movs	r2, #1
 800867c:	4620      	mov	r0, r4
 800867e:	9301      	str	r3, [sp, #4]
 8008680:	f000 faca 	bl	8008c18 <__lshift>
 8008684:	4631      	mov	r1, r6
 8008686:	4683      	mov	fp, r0
 8008688:	f000 fb32 	bl	8008cf0 <__mcmp>
 800868c:	2800      	cmp	r0, #0
 800868e:	9b01      	ldr	r3, [sp, #4]
 8008690:	dc02      	bgt.n	8008698 <_dtoa_r+0xab8>
 8008692:	d1de      	bne.n	8008652 <_dtoa_r+0xa72>
 8008694:	07da      	lsls	r2, r3, #31
 8008696:	d5dc      	bpl.n	8008652 <_dtoa_r+0xa72>
 8008698:	2b39      	cmp	r3, #57	; 0x39
 800869a:	d1d8      	bne.n	800864e <_dtoa_r+0xa6e>
 800869c:	9a02      	ldr	r2, [sp, #8]
 800869e:	2339      	movs	r3, #57	; 0x39
 80086a0:	7013      	strb	r3, [r2, #0]
 80086a2:	462b      	mov	r3, r5
 80086a4:	461d      	mov	r5, r3
 80086a6:	3b01      	subs	r3, #1
 80086a8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80086ac:	2a39      	cmp	r2, #57	; 0x39
 80086ae:	d050      	beq.n	8008752 <_dtoa_r+0xb72>
 80086b0:	3201      	adds	r2, #1
 80086b2:	701a      	strb	r2, [r3, #0]
 80086b4:	e745      	b.n	8008542 <_dtoa_r+0x962>
 80086b6:	2a00      	cmp	r2, #0
 80086b8:	dd03      	ble.n	80086c2 <_dtoa_r+0xae2>
 80086ba:	2b39      	cmp	r3, #57	; 0x39
 80086bc:	d0ee      	beq.n	800869c <_dtoa_r+0xabc>
 80086be:	3301      	adds	r3, #1
 80086c0:	e7c7      	b.n	8008652 <_dtoa_r+0xa72>
 80086c2:	9a01      	ldr	r2, [sp, #4]
 80086c4:	9907      	ldr	r1, [sp, #28]
 80086c6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80086ca:	428a      	cmp	r2, r1
 80086cc:	d02a      	beq.n	8008724 <_dtoa_r+0xb44>
 80086ce:	4659      	mov	r1, fp
 80086d0:	2300      	movs	r3, #0
 80086d2:	220a      	movs	r2, #10
 80086d4:	4620      	mov	r0, r4
 80086d6:	f000 f8ef 	bl	80088b8 <__multadd>
 80086da:	45b8      	cmp	r8, r7
 80086dc:	4683      	mov	fp, r0
 80086de:	f04f 0300 	mov.w	r3, #0
 80086e2:	f04f 020a 	mov.w	r2, #10
 80086e6:	4641      	mov	r1, r8
 80086e8:	4620      	mov	r0, r4
 80086ea:	d107      	bne.n	80086fc <_dtoa_r+0xb1c>
 80086ec:	f000 f8e4 	bl	80088b8 <__multadd>
 80086f0:	4680      	mov	r8, r0
 80086f2:	4607      	mov	r7, r0
 80086f4:	9b01      	ldr	r3, [sp, #4]
 80086f6:	3301      	adds	r3, #1
 80086f8:	9301      	str	r3, [sp, #4]
 80086fa:	e775      	b.n	80085e8 <_dtoa_r+0xa08>
 80086fc:	f000 f8dc 	bl	80088b8 <__multadd>
 8008700:	4639      	mov	r1, r7
 8008702:	4680      	mov	r8, r0
 8008704:	2300      	movs	r3, #0
 8008706:	220a      	movs	r2, #10
 8008708:	4620      	mov	r0, r4
 800870a:	f000 f8d5 	bl	80088b8 <__multadd>
 800870e:	4607      	mov	r7, r0
 8008710:	e7f0      	b.n	80086f4 <_dtoa_r+0xb14>
 8008712:	f1b9 0f00 	cmp.w	r9, #0
 8008716:	9a00      	ldr	r2, [sp, #0]
 8008718:	bfcc      	ite	gt
 800871a:	464d      	movgt	r5, r9
 800871c:	2501      	movle	r5, #1
 800871e:	4415      	add	r5, r2
 8008720:	f04f 0800 	mov.w	r8, #0
 8008724:	4659      	mov	r1, fp
 8008726:	2201      	movs	r2, #1
 8008728:	4620      	mov	r0, r4
 800872a:	9301      	str	r3, [sp, #4]
 800872c:	f000 fa74 	bl	8008c18 <__lshift>
 8008730:	4631      	mov	r1, r6
 8008732:	4683      	mov	fp, r0
 8008734:	f000 fadc 	bl	8008cf0 <__mcmp>
 8008738:	2800      	cmp	r0, #0
 800873a:	dcb2      	bgt.n	80086a2 <_dtoa_r+0xac2>
 800873c:	d102      	bne.n	8008744 <_dtoa_r+0xb64>
 800873e:	9b01      	ldr	r3, [sp, #4]
 8008740:	07db      	lsls	r3, r3, #31
 8008742:	d4ae      	bmi.n	80086a2 <_dtoa_r+0xac2>
 8008744:	462b      	mov	r3, r5
 8008746:	461d      	mov	r5, r3
 8008748:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800874c:	2a30      	cmp	r2, #48	; 0x30
 800874e:	d0fa      	beq.n	8008746 <_dtoa_r+0xb66>
 8008750:	e6f7      	b.n	8008542 <_dtoa_r+0x962>
 8008752:	9a00      	ldr	r2, [sp, #0]
 8008754:	429a      	cmp	r2, r3
 8008756:	d1a5      	bne.n	80086a4 <_dtoa_r+0xac4>
 8008758:	f10a 0a01 	add.w	sl, sl, #1
 800875c:	2331      	movs	r3, #49	; 0x31
 800875e:	e779      	b.n	8008654 <_dtoa_r+0xa74>
 8008760:	4b13      	ldr	r3, [pc, #76]	; (80087b0 <_dtoa_r+0xbd0>)
 8008762:	f7ff baaf 	b.w	8007cc4 <_dtoa_r+0xe4>
 8008766:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008768:	2b00      	cmp	r3, #0
 800876a:	f47f aa86 	bne.w	8007c7a <_dtoa_r+0x9a>
 800876e:	4b11      	ldr	r3, [pc, #68]	; (80087b4 <_dtoa_r+0xbd4>)
 8008770:	f7ff baa8 	b.w	8007cc4 <_dtoa_r+0xe4>
 8008774:	f1b9 0f00 	cmp.w	r9, #0
 8008778:	dc03      	bgt.n	8008782 <_dtoa_r+0xba2>
 800877a:	9b05      	ldr	r3, [sp, #20]
 800877c:	2b02      	cmp	r3, #2
 800877e:	f73f aec9 	bgt.w	8008514 <_dtoa_r+0x934>
 8008782:	9d00      	ldr	r5, [sp, #0]
 8008784:	4631      	mov	r1, r6
 8008786:	4658      	mov	r0, fp
 8008788:	f7ff f99f 	bl	8007aca <quorem>
 800878c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008790:	f805 3b01 	strb.w	r3, [r5], #1
 8008794:	9a00      	ldr	r2, [sp, #0]
 8008796:	1aaa      	subs	r2, r5, r2
 8008798:	4591      	cmp	r9, r2
 800879a:	ddba      	ble.n	8008712 <_dtoa_r+0xb32>
 800879c:	4659      	mov	r1, fp
 800879e:	2300      	movs	r3, #0
 80087a0:	220a      	movs	r2, #10
 80087a2:	4620      	mov	r0, r4
 80087a4:	f000 f888 	bl	80088b8 <__multadd>
 80087a8:	4683      	mov	fp, r0
 80087aa:	e7eb      	b.n	8008784 <_dtoa_r+0xba4>
 80087ac:	08009e97 	.word	0x08009e97
 80087b0:	08009df0 	.word	0x08009df0
 80087b4:	08009e14 	.word	0x08009e14

080087b8 <_localeconv_r>:
 80087b8:	4800      	ldr	r0, [pc, #0]	; (80087bc <_localeconv_r+0x4>)
 80087ba:	4770      	bx	lr
 80087bc:	200001e0 	.word	0x200001e0

080087c0 <memcpy>:
 80087c0:	440a      	add	r2, r1
 80087c2:	4291      	cmp	r1, r2
 80087c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80087c8:	d100      	bne.n	80087cc <memcpy+0xc>
 80087ca:	4770      	bx	lr
 80087cc:	b510      	push	{r4, lr}
 80087ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80087d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80087d6:	4291      	cmp	r1, r2
 80087d8:	d1f9      	bne.n	80087ce <memcpy+0xe>
 80087da:	bd10      	pop	{r4, pc}

080087dc <__malloc_lock>:
 80087dc:	4801      	ldr	r0, [pc, #4]	; (80087e4 <__malloc_lock+0x8>)
 80087de:	f000 bd22 	b.w	8009226 <__retarget_lock_acquire_recursive>
 80087e2:	bf00      	nop
 80087e4:	200004cc 	.word	0x200004cc

080087e8 <__malloc_unlock>:
 80087e8:	4801      	ldr	r0, [pc, #4]	; (80087f0 <__malloc_unlock+0x8>)
 80087ea:	f000 bd1d 	b.w	8009228 <__retarget_lock_release_recursive>
 80087ee:	bf00      	nop
 80087f0:	200004cc 	.word	0x200004cc

080087f4 <_Balloc>:
 80087f4:	b570      	push	{r4, r5, r6, lr}
 80087f6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80087f8:	4604      	mov	r4, r0
 80087fa:	460d      	mov	r5, r1
 80087fc:	b976      	cbnz	r6, 800881c <_Balloc+0x28>
 80087fe:	2010      	movs	r0, #16
 8008800:	f7fe fbf4 	bl	8006fec <malloc>
 8008804:	4602      	mov	r2, r0
 8008806:	6260      	str	r0, [r4, #36]	; 0x24
 8008808:	b920      	cbnz	r0, 8008814 <_Balloc+0x20>
 800880a:	4b18      	ldr	r3, [pc, #96]	; (800886c <_Balloc+0x78>)
 800880c:	4818      	ldr	r0, [pc, #96]	; (8008870 <_Balloc+0x7c>)
 800880e:	2166      	movs	r1, #102	; 0x66
 8008810:	f000 fcd8 	bl	80091c4 <__assert_func>
 8008814:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008818:	6006      	str	r6, [r0, #0]
 800881a:	60c6      	str	r6, [r0, #12]
 800881c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800881e:	68f3      	ldr	r3, [r6, #12]
 8008820:	b183      	cbz	r3, 8008844 <_Balloc+0x50>
 8008822:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008824:	68db      	ldr	r3, [r3, #12]
 8008826:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800882a:	b9b8      	cbnz	r0, 800885c <_Balloc+0x68>
 800882c:	2101      	movs	r1, #1
 800882e:	fa01 f605 	lsl.w	r6, r1, r5
 8008832:	1d72      	adds	r2, r6, #5
 8008834:	0092      	lsls	r2, r2, #2
 8008836:	4620      	mov	r0, r4
 8008838:	f000 fb5a 	bl	8008ef0 <_calloc_r>
 800883c:	b160      	cbz	r0, 8008858 <_Balloc+0x64>
 800883e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008842:	e00e      	b.n	8008862 <_Balloc+0x6e>
 8008844:	2221      	movs	r2, #33	; 0x21
 8008846:	2104      	movs	r1, #4
 8008848:	4620      	mov	r0, r4
 800884a:	f000 fb51 	bl	8008ef0 <_calloc_r>
 800884e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008850:	60f0      	str	r0, [r6, #12]
 8008852:	68db      	ldr	r3, [r3, #12]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d1e4      	bne.n	8008822 <_Balloc+0x2e>
 8008858:	2000      	movs	r0, #0
 800885a:	bd70      	pop	{r4, r5, r6, pc}
 800885c:	6802      	ldr	r2, [r0, #0]
 800885e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008862:	2300      	movs	r3, #0
 8008864:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008868:	e7f7      	b.n	800885a <_Balloc+0x66>
 800886a:	bf00      	nop
 800886c:	08009e21 	.word	0x08009e21
 8008870:	08009ea8 	.word	0x08009ea8

08008874 <_Bfree>:
 8008874:	b570      	push	{r4, r5, r6, lr}
 8008876:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008878:	4605      	mov	r5, r0
 800887a:	460c      	mov	r4, r1
 800887c:	b976      	cbnz	r6, 800889c <_Bfree+0x28>
 800887e:	2010      	movs	r0, #16
 8008880:	f7fe fbb4 	bl	8006fec <malloc>
 8008884:	4602      	mov	r2, r0
 8008886:	6268      	str	r0, [r5, #36]	; 0x24
 8008888:	b920      	cbnz	r0, 8008894 <_Bfree+0x20>
 800888a:	4b09      	ldr	r3, [pc, #36]	; (80088b0 <_Bfree+0x3c>)
 800888c:	4809      	ldr	r0, [pc, #36]	; (80088b4 <_Bfree+0x40>)
 800888e:	218a      	movs	r1, #138	; 0x8a
 8008890:	f000 fc98 	bl	80091c4 <__assert_func>
 8008894:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008898:	6006      	str	r6, [r0, #0]
 800889a:	60c6      	str	r6, [r0, #12]
 800889c:	b13c      	cbz	r4, 80088ae <_Bfree+0x3a>
 800889e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80088a0:	6862      	ldr	r2, [r4, #4]
 80088a2:	68db      	ldr	r3, [r3, #12]
 80088a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80088a8:	6021      	str	r1, [r4, #0]
 80088aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80088ae:	bd70      	pop	{r4, r5, r6, pc}
 80088b0:	08009e21 	.word	0x08009e21
 80088b4:	08009ea8 	.word	0x08009ea8

080088b8 <__multadd>:
 80088b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088bc:	690e      	ldr	r6, [r1, #16]
 80088be:	4607      	mov	r7, r0
 80088c0:	4698      	mov	r8, r3
 80088c2:	460c      	mov	r4, r1
 80088c4:	f101 0014 	add.w	r0, r1, #20
 80088c8:	2300      	movs	r3, #0
 80088ca:	6805      	ldr	r5, [r0, #0]
 80088cc:	b2a9      	uxth	r1, r5
 80088ce:	fb02 8101 	mla	r1, r2, r1, r8
 80088d2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80088d6:	0c2d      	lsrs	r5, r5, #16
 80088d8:	fb02 c505 	mla	r5, r2, r5, ip
 80088dc:	b289      	uxth	r1, r1
 80088de:	3301      	adds	r3, #1
 80088e0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80088e4:	429e      	cmp	r6, r3
 80088e6:	f840 1b04 	str.w	r1, [r0], #4
 80088ea:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80088ee:	dcec      	bgt.n	80088ca <__multadd+0x12>
 80088f0:	f1b8 0f00 	cmp.w	r8, #0
 80088f4:	d022      	beq.n	800893c <__multadd+0x84>
 80088f6:	68a3      	ldr	r3, [r4, #8]
 80088f8:	42b3      	cmp	r3, r6
 80088fa:	dc19      	bgt.n	8008930 <__multadd+0x78>
 80088fc:	6861      	ldr	r1, [r4, #4]
 80088fe:	4638      	mov	r0, r7
 8008900:	3101      	adds	r1, #1
 8008902:	f7ff ff77 	bl	80087f4 <_Balloc>
 8008906:	4605      	mov	r5, r0
 8008908:	b928      	cbnz	r0, 8008916 <__multadd+0x5e>
 800890a:	4602      	mov	r2, r0
 800890c:	4b0d      	ldr	r3, [pc, #52]	; (8008944 <__multadd+0x8c>)
 800890e:	480e      	ldr	r0, [pc, #56]	; (8008948 <__multadd+0x90>)
 8008910:	21b5      	movs	r1, #181	; 0xb5
 8008912:	f000 fc57 	bl	80091c4 <__assert_func>
 8008916:	6922      	ldr	r2, [r4, #16]
 8008918:	3202      	adds	r2, #2
 800891a:	f104 010c 	add.w	r1, r4, #12
 800891e:	0092      	lsls	r2, r2, #2
 8008920:	300c      	adds	r0, #12
 8008922:	f7ff ff4d 	bl	80087c0 <memcpy>
 8008926:	4621      	mov	r1, r4
 8008928:	4638      	mov	r0, r7
 800892a:	f7ff ffa3 	bl	8008874 <_Bfree>
 800892e:	462c      	mov	r4, r5
 8008930:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8008934:	3601      	adds	r6, #1
 8008936:	f8c3 8014 	str.w	r8, [r3, #20]
 800893a:	6126      	str	r6, [r4, #16]
 800893c:	4620      	mov	r0, r4
 800893e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008942:	bf00      	nop
 8008944:	08009e97 	.word	0x08009e97
 8008948:	08009ea8 	.word	0x08009ea8

0800894c <__hi0bits>:
 800894c:	0c03      	lsrs	r3, r0, #16
 800894e:	041b      	lsls	r3, r3, #16
 8008950:	b9d3      	cbnz	r3, 8008988 <__hi0bits+0x3c>
 8008952:	0400      	lsls	r0, r0, #16
 8008954:	2310      	movs	r3, #16
 8008956:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800895a:	bf04      	itt	eq
 800895c:	0200      	lsleq	r0, r0, #8
 800895e:	3308      	addeq	r3, #8
 8008960:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008964:	bf04      	itt	eq
 8008966:	0100      	lsleq	r0, r0, #4
 8008968:	3304      	addeq	r3, #4
 800896a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800896e:	bf04      	itt	eq
 8008970:	0080      	lsleq	r0, r0, #2
 8008972:	3302      	addeq	r3, #2
 8008974:	2800      	cmp	r0, #0
 8008976:	db05      	blt.n	8008984 <__hi0bits+0x38>
 8008978:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800897c:	f103 0301 	add.w	r3, r3, #1
 8008980:	bf08      	it	eq
 8008982:	2320      	moveq	r3, #32
 8008984:	4618      	mov	r0, r3
 8008986:	4770      	bx	lr
 8008988:	2300      	movs	r3, #0
 800898a:	e7e4      	b.n	8008956 <__hi0bits+0xa>

0800898c <__lo0bits>:
 800898c:	6803      	ldr	r3, [r0, #0]
 800898e:	f013 0207 	ands.w	r2, r3, #7
 8008992:	4601      	mov	r1, r0
 8008994:	d00b      	beq.n	80089ae <__lo0bits+0x22>
 8008996:	07da      	lsls	r2, r3, #31
 8008998:	d424      	bmi.n	80089e4 <__lo0bits+0x58>
 800899a:	0798      	lsls	r0, r3, #30
 800899c:	bf49      	itett	mi
 800899e:	085b      	lsrmi	r3, r3, #1
 80089a0:	089b      	lsrpl	r3, r3, #2
 80089a2:	2001      	movmi	r0, #1
 80089a4:	600b      	strmi	r3, [r1, #0]
 80089a6:	bf5c      	itt	pl
 80089a8:	600b      	strpl	r3, [r1, #0]
 80089aa:	2002      	movpl	r0, #2
 80089ac:	4770      	bx	lr
 80089ae:	b298      	uxth	r0, r3
 80089b0:	b9b0      	cbnz	r0, 80089e0 <__lo0bits+0x54>
 80089b2:	0c1b      	lsrs	r3, r3, #16
 80089b4:	2010      	movs	r0, #16
 80089b6:	f013 0fff 	tst.w	r3, #255	; 0xff
 80089ba:	bf04      	itt	eq
 80089bc:	0a1b      	lsreq	r3, r3, #8
 80089be:	3008      	addeq	r0, #8
 80089c0:	071a      	lsls	r2, r3, #28
 80089c2:	bf04      	itt	eq
 80089c4:	091b      	lsreq	r3, r3, #4
 80089c6:	3004      	addeq	r0, #4
 80089c8:	079a      	lsls	r2, r3, #30
 80089ca:	bf04      	itt	eq
 80089cc:	089b      	lsreq	r3, r3, #2
 80089ce:	3002      	addeq	r0, #2
 80089d0:	07da      	lsls	r2, r3, #31
 80089d2:	d403      	bmi.n	80089dc <__lo0bits+0x50>
 80089d4:	085b      	lsrs	r3, r3, #1
 80089d6:	f100 0001 	add.w	r0, r0, #1
 80089da:	d005      	beq.n	80089e8 <__lo0bits+0x5c>
 80089dc:	600b      	str	r3, [r1, #0]
 80089de:	4770      	bx	lr
 80089e0:	4610      	mov	r0, r2
 80089e2:	e7e8      	b.n	80089b6 <__lo0bits+0x2a>
 80089e4:	2000      	movs	r0, #0
 80089e6:	4770      	bx	lr
 80089e8:	2020      	movs	r0, #32
 80089ea:	4770      	bx	lr

080089ec <__i2b>:
 80089ec:	b510      	push	{r4, lr}
 80089ee:	460c      	mov	r4, r1
 80089f0:	2101      	movs	r1, #1
 80089f2:	f7ff feff 	bl	80087f4 <_Balloc>
 80089f6:	4602      	mov	r2, r0
 80089f8:	b928      	cbnz	r0, 8008a06 <__i2b+0x1a>
 80089fa:	4b05      	ldr	r3, [pc, #20]	; (8008a10 <__i2b+0x24>)
 80089fc:	4805      	ldr	r0, [pc, #20]	; (8008a14 <__i2b+0x28>)
 80089fe:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008a02:	f000 fbdf 	bl	80091c4 <__assert_func>
 8008a06:	2301      	movs	r3, #1
 8008a08:	6144      	str	r4, [r0, #20]
 8008a0a:	6103      	str	r3, [r0, #16]
 8008a0c:	bd10      	pop	{r4, pc}
 8008a0e:	bf00      	nop
 8008a10:	08009e97 	.word	0x08009e97
 8008a14:	08009ea8 	.word	0x08009ea8

08008a18 <__multiply>:
 8008a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a1c:	4614      	mov	r4, r2
 8008a1e:	690a      	ldr	r2, [r1, #16]
 8008a20:	6923      	ldr	r3, [r4, #16]
 8008a22:	429a      	cmp	r2, r3
 8008a24:	bfb8      	it	lt
 8008a26:	460b      	movlt	r3, r1
 8008a28:	460d      	mov	r5, r1
 8008a2a:	bfbc      	itt	lt
 8008a2c:	4625      	movlt	r5, r4
 8008a2e:	461c      	movlt	r4, r3
 8008a30:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8008a34:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008a38:	68ab      	ldr	r3, [r5, #8]
 8008a3a:	6869      	ldr	r1, [r5, #4]
 8008a3c:	eb0a 0709 	add.w	r7, sl, r9
 8008a40:	42bb      	cmp	r3, r7
 8008a42:	b085      	sub	sp, #20
 8008a44:	bfb8      	it	lt
 8008a46:	3101      	addlt	r1, #1
 8008a48:	f7ff fed4 	bl	80087f4 <_Balloc>
 8008a4c:	b930      	cbnz	r0, 8008a5c <__multiply+0x44>
 8008a4e:	4602      	mov	r2, r0
 8008a50:	4b42      	ldr	r3, [pc, #264]	; (8008b5c <__multiply+0x144>)
 8008a52:	4843      	ldr	r0, [pc, #268]	; (8008b60 <__multiply+0x148>)
 8008a54:	f240 115d 	movw	r1, #349	; 0x15d
 8008a58:	f000 fbb4 	bl	80091c4 <__assert_func>
 8008a5c:	f100 0614 	add.w	r6, r0, #20
 8008a60:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008a64:	4633      	mov	r3, r6
 8008a66:	2200      	movs	r2, #0
 8008a68:	4543      	cmp	r3, r8
 8008a6a:	d31e      	bcc.n	8008aaa <__multiply+0x92>
 8008a6c:	f105 0c14 	add.w	ip, r5, #20
 8008a70:	f104 0314 	add.w	r3, r4, #20
 8008a74:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008a78:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008a7c:	9202      	str	r2, [sp, #8]
 8008a7e:	ebac 0205 	sub.w	r2, ip, r5
 8008a82:	3a15      	subs	r2, #21
 8008a84:	f022 0203 	bic.w	r2, r2, #3
 8008a88:	3204      	adds	r2, #4
 8008a8a:	f105 0115 	add.w	r1, r5, #21
 8008a8e:	458c      	cmp	ip, r1
 8008a90:	bf38      	it	cc
 8008a92:	2204      	movcc	r2, #4
 8008a94:	9201      	str	r2, [sp, #4]
 8008a96:	9a02      	ldr	r2, [sp, #8]
 8008a98:	9303      	str	r3, [sp, #12]
 8008a9a:	429a      	cmp	r2, r3
 8008a9c:	d808      	bhi.n	8008ab0 <__multiply+0x98>
 8008a9e:	2f00      	cmp	r7, #0
 8008aa0:	dc55      	bgt.n	8008b4e <__multiply+0x136>
 8008aa2:	6107      	str	r7, [r0, #16]
 8008aa4:	b005      	add	sp, #20
 8008aa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008aaa:	f843 2b04 	str.w	r2, [r3], #4
 8008aae:	e7db      	b.n	8008a68 <__multiply+0x50>
 8008ab0:	f8b3 a000 	ldrh.w	sl, [r3]
 8008ab4:	f1ba 0f00 	cmp.w	sl, #0
 8008ab8:	d020      	beq.n	8008afc <__multiply+0xe4>
 8008aba:	f105 0e14 	add.w	lr, r5, #20
 8008abe:	46b1      	mov	r9, r6
 8008ac0:	2200      	movs	r2, #0
 8008ac2:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008ac6:	f8d9 b000 	ldr.w	fp, [r9]
 8008aca:	b2a1      	uxth	r1, r4
 8008acc:	fa1f fb8b 	uxth.w	fp, fp
 8008ad0:	fb0a b101 	mla	r1, sl, r1, fp
 8008ad4:	4411      	add	r1, r2
 8008ad6:	f8d9 2000 	ldr.w	r2, [r9]
 8008ada:	0c24      	lsrs	r4, r4, #16
 8008adc:	0c12      	lsrs	r2, r2, #16
 8008ade:	fb0a 2404 	mla	r4, sl, r4, r2
 8008ae2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8008ae6:	b289      	uxth	r1, r1
 8008ae8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008aec:	45f4      	cmp	ip, lr
 8008aee:	f849 1b04 	str.w	r1, [r9], #4
 8008af2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8008af6:	d8e4      	bhi.n	8008ac2 <__multiply+0xaa>
 8008af8:	9901      	ldr	r1, [sp, #4]
 8008afa:	5072      	str	r2, [r6, r1]
 8008afc:	9a03      	ldr	r2, [sp, #12]
 8008afe:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008b02:	3304      	adds	r3, #4
 8008b04:	f1b9 0f00 	cmp.w	r9, #0
 8008b08:	d01f      	beq.n	8008b4a <__multiply+0x132>
 8008b0a:	6834      	ldr	r4, [r6, #0]
 8008b0c:	f105 0114 	add.w	r1, r5, #20
 8008b10:	46b6      	mov	lr, r6
 8008b12:	f04f 0a00 	mov.w	sl, #0
 8008b16:	880a      	ldrh	r2, [r1, #0]
 8008b18:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008b1c:	fb09 b202 	mla	r2, r9, r2, fp
 8008b20:	4492      	add	sl, r2
 8008b22:	b2a4      	uxth	r4, r4
 8008b24:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8008b28:	f84e 4b04 	str.w	r4, [lr], #4
 8008b2c:	f851 4b04 	ldr.w	r4, [r1], #4
 8008b30:	f8be 2000 	ldrh.w	r2, [lr]
 8008b34:	0c24      	lsrs	r4, r4, #16
 8008b36:	fb09 2404 	mla	r4, r9, r4, r2
 8008b3a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8008b3e:	458c      	cmp	ip, r1
 8008b40:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008b44:	d8e7      	bhi.n	8008b16 <__multiply+0xfe>
 8008b46:	9a01      	ldr	r2, [sp, #4]
 8008b48:	50b4      	str	r4, [r6, r2]
 8008b4a:	3604      	adds	r6, #4
 8008b4c:	e7a3      	b.n	8008a96 <__multiply+0x7e>
 8008b4e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d1a5      	bne.n	8008aa2 <__multiply+0x8a>
 8008b56:	3f01      	subs	r7, #1
 8008b58:	e7a1      	b.n	8008a9e <__multiply+0x86>
 8008b5a:	bf00      	nop
 8008b5c:	08009e97 	.word	0x08009e97
 8008b60:	08009ea8 	.word	0x08009ea8

08008b64 <__pow5mult>:
 8008b64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b68:	4615      	mov	r5, r2
 8008b6a:	f012 0203 	ands.w	r2, r2, #3
 8008b6e:	4606      	mov	r6, r0
 8008b70:	460f      	mov	r7, r1
 8008b72:	d007      	beq.n	8008b84 <__pow5mult+0x20>
 8008b74:	4c25      	ldr	r4, [pc, #148]	; (8008c0c <__pow5mult+0xa8>)
 8008b76:	3a01      	subs	r2, #1
 8008b78:	2300      	movs	r3, #0
 8008b7a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008b7e:	f7ff fe9b 	bl	80088b8 <__multadd>
 8008b82:	4607      	mov	r7, r0
 8008b84:	10ad      	asrs	r5, r5, #2
 8008b86:	d03d      	beq.n	8008c04 <__pow5mult+0xa0>
 8008b88:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008b8a:	b97c      	cbnz	r4, 8008bac <__pow5mult+0x48>
 8008b8c:	2010      	movs	r0, #16
 8008b8e:	f7fe fa2d 	bl	8006fec <malloc>
 8008b92:	4602      	mov	r2, r0
 8008b94:	6270      	str	r0, [r6, #36]	; 0x24
 8008b96:	b928      	cbnz	r0, 8008ba4 <__pow5mult+0x40>
 8008b98:	4b1d      	ldr	r3, [pc, #116]	; (8008c10 <__pow5mult+0xac>)
 8008b9a:	481e      	ldr	r0, [pc, #120]	; (8008c14 <__pow5mult+0xb0>)
 8008b9c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008ba0:	f000 fb10 	bl	80091c4 <__assert_func>
 8008ba4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008ba8:	6004      	str	r4, [r0, #0]
 8008baa:	60c4      	str	r4, [r0, #12]
 8008bac:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008bb0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008bb4:	b94c      	cbnz	r4, 8008bca <__pow5mult+0x66>
 8008bb6:	f240 2171 	movw	r1, #625	; 0x271
 8008bba:	4630      	mov	r0, r6
 8008bbc:	f7ff ff16 	bl	80089ec <__i2b>
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	f8c8 0008 	str.w	r0, [r8, #8]
 8008bc6:	4604      	mov	r4, r0
 8008bc8:	6003      	str	r3, [r0, #0]
 8008bca:	f04f 0900 	mov.w	r9, #0
 8008bce:	07eb      	lsls	r3, r5, #31
 8008bd0:	d50a      	bpl.n	8008be8 <__pow5mult+0x84>
 8008bd2:	4639      	mov	r1, r7
 8008bd4:	4622      	mov	r2, r4
 8008bd6:	4630      	mov	r0, r6
 8008bd8:	f7ff ff1e 	bl	8008a18 <__multiply>
 8008bdc:	4639      	mov	r1, r7
 8008bde:	4680      	mov	r8, r0
 8008be0:	4630      	mov	r0, r6
 8008be2:	f7ff fe47 	bl	8008874 <_Bfree>
 8008be6:	4647      	mov	r7, r8
 8008be8:	106d      	asrs	r5, r5, #1
 8008bea:	d00b      	beq.n	8008c04 <__pow5mult+0xa0>
 8008bec:	6820      	ldr	r0, [r4, #0]
 8008bee:	b938      	cbnz	r0, 8008c00 <__pow5mult+0x9c>
 8008bf0:	4622      	mov	r2, r4
 8008bf2:	4621      	mov	r1, r4
 8008bf4:	4630      	mov	r0, r6
 8008bf6:	f7ff ff0f 	bl	8008a18 <__multiply>
 8008bfa:	6020      	str	r0, [r4, #0]
 8008bfc:	f8c0 9000 	str.w	r9, [r0]
 8008c00:	4604      	mov	r4, r0
 8008c02:	e7e4      	b.n	8008bce <__pow5mult+0x6a>
 8008c04:	4638      	mov	r0, r7
 8008c06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c0a:	bf00      	nop
 8008c0c:	08009ff8 	.word	0x08009ff8
 8008c10:	08009e21 	.word	0x08009e21
 8008c14:	08009ea8 	.word	0x08009ea8

08008c18 <__lshift>:
 8008c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c1c:	460c      	mov	r4, r1
 8008c1e:	6849      	ldr	r1, [r1, #4]
 8008c20:	6923      	ldr	r3, [r4, #16]
 8008c22:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008c26:	68a3      	ldr	r3, [r4, #8]
 8008c28:	4607      	mov	r7, r0
 8008c2a:	4691      	mov	r9, r2
 8008c2c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008c30:	f108 0601 	add.w	r6, r8, #1
 8008c34:	42b3      	cmp	r3, r6
 8008c36:	db0b      	blt.n	8008c50 <__lshift+0x38>
 8008c38:	4638      	mov	r0, r7
 8008c3a:	f7ff fddb 	bl	80087f4 <_Balloc>
 8008c3e:	4605      	mov	r5, r0
 8008c40:	b948      	cbnz	r0, 8008c56 <__lshift+0x3e>
 8008c42:	4602      	mov	r2, r0
 8008c44:	4b28      	ldr	r3, [pc, #160]	; (8008ce8 <__lshift+0xd0>)
 8008c46:	4829      	ldr	r0, [pc, #164]	; (8008cec <__lshift+0xd4>)
 8008c48:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008c4c:	f000 faba 	bl	80091c4 <__assert_func>
 8008c50:	3101      	adds	r1, #1
 8008c52:	005b      	lsls	r3, r3, #1
 8008c54:	e7ee      	b.n	8008c34 <__lshift+0x1c>
 8008c56:	2300      	movs	r3, #0
 8008c58:	f100 0114 	add.w	r1, r0, #20
 8008c5c:	f100 0210 	add.w	r2, r0, #16
 8008c60:	4618      	mov	r0, r3
 8008c62:	4553      	cmp	r3, sl
 8008c64:	db33      	blt.n	8008cce <__lshift+0xb6>
 8008c66:	6920      	ldr	r0, [r4, #16]
 8008c68:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008c6c:	f104 0314 	add.w	r3, r4, #20
 8008c70:	f019 091f 	ands.w	r9, r9, #31
 8008c74:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008c78:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008c7c:	d02b      	beq.n	8008cd6 <__lshift+0xbe>
 8008c7e:	f1c9 0e20 	rsb	lr, r9, #32
 8008c82:	468a      	mov	sl, r1
 8008c84:	2200      	movs	r2, #0
 8008c86:	6818      	ldr	r0, [r3, #0]
 8008c88:	fa00 f009 	lsl.w	r0, r0, r9
 8008c8c:	4302      	orrs	r2, r0
 8008c8e:	f84a 2b04 	str.w	r2, [sl], #4
 8008c92:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c96:	459c      	cmp	ip, r3
 8008c98:	fa22 f20e 	lsr.w	r2, r2, lr
 8008c9c:	d8f3      	bhi.n	8008c86 <__lshift+0x6e>
 8008c9e:	ebac 0304 	sub.w	r3, ip, r4
 8008ca2:	3b15      	subs	r3, #21
 8008ca4:	f023 0303 	bic.w	r3, r3, #3
 8008ca8:	3304      	adds	r3, #4
 8008caa:	f104 0015 	add.w	r0, r4, #21
 8008cae:	4584      	cmp	ip, r0
 8008cb0:	bf38      	it	cc
 8008cb2:	2304      	movcc	r3, #4
 8008cb4:	50ca      	str	r2, [r1, r3]
 8008cb6:	b10a      	cbz	r2, 8008cbc <__lshift+0xa4>
 8008cb8:	f108 0602 	add.w	r6, r8, #2
 8008cbc:	3e01      	subs	r6, #1
 8008cbe:	4638      	mov	r0, r7
 8008cc0:	612e      	str	r6, [r5, #16]
 8008cc2:	4621      	mov	r1, r4
 8008cc4:	f7ff fdd6 	bl	8008874 <_Bfree>
 8008cc8:	4628      	mov	r0, r5
 8008cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cce:	f842 0f04 	str.w	r0, [r2, #4]!
 8008cd2:	3301      	adds	r3, #1
 8008cd4:	e7c5      	b.n	8008c62 <__lshift+0x4a>
 8008cd6:	3904      	subs	r1, #4
 8008cd8:	f853 2b04 	ldr.w	r2, [r3], #4
 8008cdc:	f841 2f04 	str.w	r2, [r1, #4]!
 8008ce0:	459c      	cmp	ip, r3
 8008ce2:	d8f9      	bhi.n	8008cd8 <__lshift+0xc0>
 8008ce4:	e7ea      	b.n	8008cbc <__lshift+0xa4>
 8008ce6:	bf00      	nop
 8008ce8:	08009e97 	.word	0x08009e97
 8008cec:	08009ea8 	.word	0x08009ea8

08008cf0 <__mcmp>:
 8008cf0:	b530      	push	{r4, r5, lr}
 8008cf2:	6902      	ldr	r2, [r0, #16]
 8008cf4:	690c      	ldr	r4, [r1, #16]
 8008cf6:	1b12      	subs	r2, r2, r4
 8008cf8:	d10e      	bne.n	8008d18 <__mcmp+0x28>
 8008cfa:	f100 0314 	add.w	r3, r0, #20
 8008cfe:	3114      	adds	r1, #20
 8008d00:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008d04:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008d08:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008d0c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008d10:	42a5      	cmp	r5, r4
 8008d12:	d003      	beq.n	8008d1c <__mcmp+0x2c>
 8008d14:	d305      	bcc.n	8008d22 <__mcmp+0x32>
 8008d16:	2201      	movs	r2, #1
 8008d18:	4610      	mov	r0, r2
 8008d1a:	bd30      	pop	{r4, r5, pc}
 8008d1c:	4283      	cmp	r3, r0
 8008d1e:	d3f3      	bcc.n	8008d08 <__mcmp+0x18>
 8008d20:	e7fa      	b.n	8008d18 <__mcmp+0x28>
 8008d22:	f04f 32ff 	mov.w	r2, #4294967295
 8008d26:	e7f7      	b.n	8008d18 <__mcmp+0x28>

08008d28 <__mdiff>:
 8008d28:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d2c:	460c      	mov	r4, r1
 8008d2e:	4606      	mov	r6, r0
 8008d30:	4611      	mov	r1, r2
 8008d32:	4620      	mov	r0, r4
 8008d34:	4617      	mov	r7, r2
 8008d36:	f7ff ffdb 	bl	8008cf0 <__mcmp>
 8008d3a:	1e05      	subs	r5, r0, #0
 8008d3c:	d110      	bne.n	8008d60 <__mdiff+0x38>
 8008d3e:	4629      	mov	r1, r5
 8008d40:	4630      	mov	r0, r6
 8008d42:	f7ff fd57 	bl	80087f4 <_Balloc>
 8008d46:	b930      	cbnz	r0, 8008d56 <__mdiff+0x2e>
 8008d48:	4b39      	ldr	r3, [pc, #228]	; (8008e30 <__mdiff+0x108>)
 8008d4a:	4602      	mov	r2, r0
 8008d4c:	f240 2132 	movw	r1, #562	; 0x232
 8008d50:	4838      	ldr	r0, [pc, #224]	; (8008e34 <__mdiff+0x10c>)
 8008d52:	f000 fa37 	bl	80091c4 <__assert_func>
 8008d56:	2301      	movs	r3, #1
 8008d58:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008d5c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d60:	bfa4      	itt	ge
 8008d62:	463b      	movge	r3, r7
 8008d64:	4627      	movge	r7, r4
 8008d66:	4630      	mov	r0, r6
 8008d68:	6879      	ldr	r1, [r7, #4]
 8008d6a:	bfa6      	itte	ge
 8008d6c:	461c      	movge	r4, r3
 8008d6e:	2500      	movge	r5, #0
 8008d70:	2501      	movlt	r5, #1
 8008d72:	f7ff fd3f 	bl	80087f4 <_Balloc>
 8008d76:	b920      	cbnz	r0, 8008d82 <__mdiff+0x5a>
 8008d78:	4b2d      	ldr	r3, [pc, #180]	; (8008e30 <__mdiff+0x108>)
 8008d7a:	4602      	mov	r2, r0
 8008d7c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008d80:	e7e6      	b.n	8008d50 <__mdiff+0x28>
 8008d82:	693e      	ldr	r6, [r7, #16]
 8008d84:	60c5      	str	r5, [r0, #12]
 8008d86:	6925      	ldr	r5, [r4, #16]
 8008d88:	f107 0114 	add.w	r1, r7, #20
 8008d8c:	f104 0914 	add.w	r9, r4, #20
 8008d90:	f100 0e14 	add.w	lr, r0, #20
 8008d94:	f107 0210 	add.w	r2, r7, #16
 8008d98:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8008d9c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008da0:	46f2      	mov	sl, lr
 8008da2:	2700      	movs	r7, #0
 8008da4:	f859 3b04 	ldr.w	r3, [r9], #4
 8008da8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008dac:	fa1f f883 	uxth.w	r8, r3
 8008db0:	fa17 f78b 	uxtah	r7, r7, fp
 8008db4:	0c1b      	lsrs	r3, r3, #16
 8008db6:	eba7 0808 	sub.w	r8, r7, r8
 8008dba:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008dbe:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008dc2:	fa1f f888 	uxth.w	r8, r8
 8008dc6:	141f      	asrs	r7, r3, #16
 8008dc8:	454d      	cmp	r5, r9
 8008dca:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008dce:	f84a 3b04 	str.w	r3, [sl], #4
 8008dd2:	d8e7      	bhi.n	8008da4 <__mdiff+0x7c>
 8008dd4:	1b2b      	subs	r3, r5, r4
 8008dd6:	3b15      	subs	r3, #21
 8008dd8:	f023 0303 	bic.w	r3, r3, #3
 8008ddc:	3304      	adds	r3, #4
 8008dde:	3415      	adds	r4, #21
 8008de0:	42a5      	cmp	r5, r4
 8008de2:	bf38      	it	cc
 8008de4:	2304      	movcc	r3, #4
 8008de6:	4419      	add	r1, r3
 8008de8:	4473      	add	r3, lr
 8008dea:	469e      	mov	lr, r3
 8008dec:	460d      	mov	r5, r1
 8008dee:	4565      	cmp	r5, ip
 8008df0:	d30e      	bcc.n	8008e10 <__mdiff+0xe8>
 8008df2:	f10c 0203 	add.w	r2, ip, #3
 8008df6:	1a52      	subs	r2, r2, r1
 8008df8:	f022 0203 	bic.w	r2, r2, #3
 8008dfc:	3903      	subs	r1, #3
 8008dfe:	458c      	cmp	ip, r1
 8008e00:	bf38      	it	cc
 8008e02:	2200      	movcc	r2, #0
 8008e04:	441a      	add	r2, r3
 8008e06:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008e0a:	b17b      	cbz	r3, 8008e2c <__mdiff+0x104>
 8008e0c:	6106      	str	r6, [r0, #16]
 8008e0e:	e7a5      	b.n	8008d5c <__mdiff+0x34>
 8008e10:	f855 8b04 	ldr.w	r8, [r5], #4
 8008e14:	fa17 f488 	uxtah	r4, r7, r8
 8008e18:	1422      	asrs	r2, r4, #16
 8008e1a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8008e1e:	b2a4      	uxth	r4, r4
 8008e20:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008e24:	f84e 4b04 	str.w	r4, [lr], #4
 8008e28:	1417      	asrs	r7, r2, #16
 8008e2a:	e7e0      	b.n	8008dee <__mdiff+0xc6>
 8008e2c:	3e01      	subs	r6, #1
 8008e2e:	e7ea      	b.n	8008e06 <__mdiff+0xde>
 8008e30:	08009e97 	.word	0x08009e97
 8008e34:	08009ea8 	.word	0x08009ea8

08008e38 <__d2b>:
 8008e38:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008e3c:	4689      	mov	r9, r1
 8008e3e:	2101      	movs	r1, #1
 8008e40:	ec57 6b10 	vmov	r6, r7, d0
 8008e44:	4690      	mov	r8, r2
 8008e46:	f7ff fcd5 	bl	80087f4 <_Balloc>
 8008e4a:	4604      	mov	r4, r0
 8008e4c:	b930      	cbnz	r0, 8008e5c <__d2b+0x24>
 8008e4e:	4602      	mov	r2, r0
 8008e50:	4b25      	ldr	r3, [pc, #148]	; (8008ee8 <__d2b+0xb0>)
 8008e52:	4826      	ldr	r0, [pc, #152]	; (8008eec <__d2b+0xb4>)
 8008e54:	f240 310a 	movw	r1, #778	; 0x30a
 8008e58:	f000 f9b4 	bl	80091c4 <__assert_func>
 8008e5c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008e60:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008e64:	bb35      	cbnz	r5, 8008eb4 <__d2b+0x7c>
 8008e66:	2e00      	cmp	r6, #0
 8008e68:	9301      	str	r3, [sp, #4]
 8008e6a:	d028      	beq.n	8008ebe <__d2b+0x86>
 8008e6c:	4668      	mov	r0, sp
 8008e6e:	9600      	str	r6, [sp, #0]
 8008e70:	f7ff fd8c 	bl	800898c <__lo0bits>
 8008e74:	9900      	ldr	r1, [sp, #0]
 8008e76:	b300      	cbz	r0, 8008eba <__d2b+0x82>
 8008e78:	9a01      	ldr	r2, [sp, #4]
 8008e7a:	f1c0 0320 	rsb	r3, r0, #32
 8008e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8008e82:	430b      	orrs	r3, r1
 8008e84:	40c2      	lsrs	r2, r0
 8008e86:	6163      	str	r3, [r4, #20]
 8008e88:	9201      	str	r2, [sp, #4]
 8008e8a:	9b01      	ldr	r3, [sp, #4]
 8008e8c:	61a3      	str	r3, [r4, #24]
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	bf14      	ite	ne
 8008e92:	2202      	movne	r2, #2
 8008e94:	2201      	moveq	r2, #1
 8008e96:	6122      	str	r2, [r4, #16]
 8008e98:	b1d5      	cbz	r5, 8008ed0 <__d2b+0x98>
 8008e9a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008e9e:	4405      	add	r5, r0
 8008ea0:	f8c9 5000 	str.w	r5, [r9]
 8008ea4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008ea8:	f8c8 0000 	str.w	r0, [r8]
 8008eac:	4620      	mov	r0, r4
 8008eae:	b003      	add	sp, #12
 8008eb0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008eb4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008eb8:	e7d5      	b.n	8008e66 <__d2b+0x2e>
 8008eba:	6161      	str	r1, [r4, #20]
 8008ebc:	e7e5      	b.n	8008e8a <__d2b+0x52>
 8008ebe:	a801      	add	r0, sp, #4
 8008ec0:	f7ff fd64 	bl	800898c <__lo0bits>
 8008ec4:	9b01      	ldr	r3, [sp, #4]
 8008ec6:	6163      	str	r3, [r4, #20]
 8008ec8:	2201      	movs	r2, #1
 8008eca:	6122      	str	r2, [r4, #16]
 8008ecc:	3020      	adds	r0, #32
 8008ece:	e7e3      	b.n	8008e98 <__d2b+0x60>
 8008ed0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008ed4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008ed8:	f8c9 0000 	str.w	r0, [r9]
 8008edc:	6918      	ldr	r0, [r3, #16]
 8008ede:	f7ff fd35 	bl	800894c <__hi0bits>
 8008ee2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008ee6:	e7df      	b.n	8008ea8 <__d2b+0x70>
 8008ee8:	08009e97 	.word	0x08009e97
 8008eec:	08009ea8 	.word	0x08009ea8

08008ef0 <_calloc_r>:
 8008ef0:	b513      	push	{r0, r1, r4, lr}
 8008ef2:	434a      	muls	r2, r1
 8008ef4:	4611      	mov	r1, r2
 8008ef6:	9201      	str	r2, [sp, #4]
 8008ef8:	f7fe f8e0 	bl	80070bc <_malloc_r>
 8008efc:	4604      	mov	r4, r0
 8008efe:	b118      	cbz	r0, 8008f08 <_calloc_r+0x18>
 8008f00:	9a01      	ldr	r2, [sp, #4]
 8008f02:	2100      	movs	r1, #0
 8008f04:	f7fe f882 	bl	800700c <memset>
 8008f08:	4620      	mov	r0, r4
 8008f0a:	b002      	add	sp, #8
 8008f0c:	bd10      	pop	{r4, pc}

08008f0e <__ssputs_r>:
 8008f0e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f12:	688e      	ldr	r6, [r1, #8]
 8008f14:	429e      	cmp	r6, r3
 8008f16:	4682      	mov	sl, r0
 8008f18:	460c      	mov	r4, r1
 8008f1a:	4690      	mov	r8, r2
 8008f1c:	461f      	mov	r7, r3
 8008f1e:	d838      	bhi.n	8008f92 <__ssputs_r+0x84>
 8008f20:	898a      	ldrh	r2, [r1, #12]
 8008f22:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008f26:	d032      	beq.n	8008f8e <__ssputs_r+0x80>
 8008f28:	6825      	ldr	r5, [r4, #0]
 8008f2a:	6909      	ldr	r1, [r1, #16]
 8008f2c:	eba5 0901 	sub.w	r9, r5, r1
 8008f30:	6965      	ldr	r5, [r4, #20]
 8008f32:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008f36:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008f3a:	3301      	adds	r3, #1
 8008f3c:	444b      	add	r3, r9
 8008f3e:	106d      	asrs	r5, r5, #1
 8008f40:	429d      	cmp	r5, r3
 8008f42:	bf38      	it	cc
 8008f44:	461d      	movcc	r5, r3
 8008f46:	0553      	lsls	r3, r2, #21
 8008f48:	d531      	bpl.n	8008fae <__ssputs_r+0xa0>
 8008f4a:	4629      	mov	r1, r5
 8008f4c:	f7fe f8b6 	bl	80070bc <_malloc_r>
 8008f50:	4606      	mov	r6, r0
 8008f52:	b950      	cbnz	r0, 8008f6a <__ssputs_r+0x5c>
 8008f54:	230c      	movs	r3, #12
 8008f56:	f8ca 3000 	str.w	r3, [sl]
 8008f5a:	89a3      	ldrh	r3, [r4, #12]
 8008f5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f60:	81a3      	strh	r3, [r4, #12]
 8008f62:	f04f 30ff 	mov.w	r0, #4294967295
 8008f66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f6a:	6921      	ldr	r1, [r4, #16]
 8008f6c:	464a      	mov	r2, r9
 8008f6e:	f7ff fc27 	bl	80087c0 <memcpy>
 8008f72:	89a3      	ldrh	r3, [r4, #12]
 8008f74:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008f78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f7c:	81a3      	strh	r3, [r4, #12]
 8008f7e:	6126      	str	r6, [r4, #16]
 8008f80:	6165      	str	r5, [r4, #20]
 8008f82:	444e      	add	r6, r9
 8008f84:	eba5 0509 	sub.w	r5, r5, r9
 8008f88:	6026      	str	r6, [r4, #0]
 8008f8a:	60a5      	str	r5, [r4, #8]
 8008f8c:	463e      	mov	r6, r7
 8008f8e:	42be      	cmp	r6, r7
 8008f90:	d900      	bls.n	8008f94 <__ssputs_r+0x86>
 8008f92:	463e      	mov	r6, r7
 8008f94:	4632      	mov	r2, r6
 8008f96:	6820      	ldr	r0, [r4, #0]
 8008f98:	4641      	mov	r1, r8
 8008f9a:	f000 f958 	bl	800924e <memmove>
 8008f9e:	68a3      	ldr	r3, [r4, #8]
 8008fa0:	6822      	ldr	r2, [r4, #0]
 8008fa2:	1b9b      	subs	r3, r3, r6
 8008fa4:	4432      	add	r2, r6
 8008fa6:	60a3      	str	r3, [r4, #8]
 8008fa8:	6022      	str	r2, [r4, #0]
 8008faa:	2000      	movs	r0, #0
 8008fac:	e7db      	b.n	8008f66 <__ssputs_r+0x58>
 8008fae:	462a      	mov	r2, r5
 8008fb0:	f000 f967 	bl	8009282 <_realloc_r>
 8008fb4:	4606      	mov	r6, r0
 8008fb6:	2800      	cmp	r0, #0
 8008fb8:	d1e1      	bne.n	8008f7e <__ssputs_r+0x70>
 8008fba:	6921      	ldr	r1, [r4, #16]
 8008fbc:	4650      	mov	r0, sl
 8008fbe:	f7fe f82d 	bl	800701c <_free_r>
 8008fc2:	e7c7      	b.n	8008f54 <__ssputs_r+0x46>

08008fc4 <_svfiprintf_r>:
 8008fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fc8:	4698      	mov	r8, r3
 8008fca:	898b      	ldrh	r3, [r1, #12]
 8008fcc:	061b      	lsls	r3, r3, #24
 8008fce:	b09d      	sub	sp, #116	; 0x74
 8008fd0:	4607      	mov	r7, r0
 8008fd2:	460d      	mov	r5, r1
 8008fd4:	4614      	mov	r4, r2
 8008fd6:	d50e      	bpl.n	8008ff6 <_svfiprintf_r+0x32>
 8008fd8:	690b      	ldr	r3, [r1, #16]
 8008fda:	b963      	cbnz	r3, 8008ff6 <_svfiprintf_r+0x32>
 8008fdc:	2140      	movs	r1, #64	; 0x40
 8008fde:	f7fe f86d 	bl	80070bc <_malloc_r>
 8008fe2:	6028      	str	r0, [r5, #0]
 8008fe4:	6128      	str	r0, [r5, #16]
 8008fe6:	b920      	cbnz	r0, 8008ff2 <_svfiprintf_r+0x2e>
 8008fe8:	230c      	movs	r3, #12
 8008fea:	603b      	str	r3, [r7, #0]
 8008fec:	f04f 30ff 	mov.w	r0, #4294967295
 8008ff0:	e0d1      	b.n	8009196 <_svfiprintf_r+0x1d2>
 8008ff2:	2340      	movs	r3, #64	; 0x40
 8008ff4:	616b      	str	r3, [r5, #20]
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	9309      	str	r3, [sp, #36]	; 0x24
 8008ffa:	2320      	movs	r3, #32
 8008ffc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009000:	f8cd 800c 	str.w	r8, [sp, #12]
 8009004:	2330      	movs	r3, #48	; 0x30
 8009006:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80091b0 <_svfiprintf_r+0x1ec>
 800900a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800900e:	f04f 0901 	mov.w	r9, #1
 8009012:	4623      	mov	r3, r4
 8009014:	469a      	mov	sl, r3
 8009016:	f813 2b01 	ldrb.w	r2, [r3], #1
 800901a:	b10a      	cbz	r2, 8009020 <_svfiprintf_r+0x5c>
 800901c:	2a25      	cmp	r2, #37	; 0x25
 800901e:	d1f9      	bne.n	8009014 <_svfiprintf_r+0x50>
 8009020:	ebba 0b04 	subs.w	fp, sl, r4
 8009024:	d00b      	beq.n	800903e <_svfiprintf_r+0x7a>
 8009026:	465b      	mov	r3, fp
 8009028:	4622      	mov	r2, r4
 800902a:	4629      	mov	r1, r5
 800902c:	4638      	mov	r0, r7
 800902e:	f7ff ff6e 	bl	8008f0e <__ssputs_r>
 8009032:	3001      	adds	r0, #1
 8009034:	f000 80aa 	beq.w	800918c <_svfiprintf_r+0x1c8>
 8009038:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800903a:	445a      	add	r2, fp
 800903c:	9209      	str	r2, [sp, #36]	; 0x24
 800903e:	f89a 3000 	ldrb.w	r3, [sl]
 8009042:	2b00      	cmp	r3, #0
 8009044:	f000 80a2 	beq.w	800918c <_svfiprintf_r+0x1c8>
 8009048:	2300      	movs	r3, #0
 800904a:	f04f 32ff 	mov.w	r2, #4294967295
 800904e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009052:	f10a 0a01 	add.w	sl, sl, #1
 8009056:	9304      	str	r3, [sp, #16]
 8009058:	9307      	str	r3, [sp, #28]
 800905a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800905e:	931a      	str	r3, [sp, #104]	; 0x68
 8009060:	4654      	mov	r4, sl
 8009062:	2205      	movs	r2, #5
 8009064:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009068:	4851      	ldr	r0, [pc, #324]	; (80091b0 <_svfiprintf_r+0x1ec>)
 800906a:	f7f7 f8b9 	bl	80001e0 <memchr>
 800906e:	9a04      	ldr	r2, [sp, #16]
 8009070:	b9d8      	cbnz	r0, 80090aa <_svfiprintf_r+0xe6>
 8009072:	06d0      	lsls	r0, r2, #27
 8009074:	bf44      	itt	mi
 8009076:	2320      	movmi	r3, #32
 8009078:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800907c:	0711      	lsls	r1, r2, #28
 800907e:	bf44      	itt	mi
 8009080:	232b      	movmi	r3, #43	; 0x2b
 8009082:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009086:	f89a 3000 	ldrb.w	r3, [sl]
 800908a:	2b2a      	cmp	r3, #42	; 0x2a
 800908c:	d015      	beq.n	80090ba <_svfiprintf_r+0xf6>
 800908e:	9a07      	ldr	r2, [sp, #28]
 8009090:	4654      	mov	r4, sl
 8009092:	2000      	movs	r0, #0
 8009094:	f04f 0c0a 	mov.w	ip, #10
 8009098:	4621      	mov	r1, r4
 800909a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800909e:	3b30      	subs	r3, #48	; 0x30
 80090a0:	2b09      	cmp	r3, #9
 80090a2:	d94e      	bls.n	8009142 <_svfiprintf_r+0x17e>
 80090a4:	b1b0      	cbz	r0, 80090d4 <_svfiprintf_r+0x110>
 80090a6:	9207      	str	r2, [sp, #28]
 80090a8:	e014      	b.n	80090d4 <_svfiprintf_r+0x110>
 80090aa:	eba0 0308 	sub.w	r3, r0, r8
 80090ae:	fa09 f303 	lsl.w	r3, r9, r3
 80090b2:	4313      	orrs	r3, r2
 80090b4:	9304      	str	r3, [sp, #16]
 80090b6:	46a2      	mov	sl, r4
 80090b8:	e7d2      	b.n	8009060 <_svfiprintf_r+0x9c>
 80090ba:	9b03      	ldr	r3, [sp, #12]
 80090bc:	1d19      	adds	r1, r3, #4
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	9103      	str	r1, [sp, #12]
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	bfbb      	ittet	lt
 80090c6:	425b      	neglt	r3, r3
 80090c8:	f042 0202 	orrlt.w	r2, r2, #2
 80090cc:	9307      	strge	r3, [sp, #28]
 80090ce:	9307      	strlt	r3, [sp, #28]
 80090d0:	bfb8      	it	lt
 80090d2:	9204      	strlt	r2, [sp, #16]
 80090d4:	7823      	ldrb	r3, [r4, #0]
 80090d6:	2b2e      	cmp	r3, #46	; 0x2e
 80090d8:	d10c      	bne.n	80090f4 <_svfiprintf_r+0x130>
 80090da:	7863      	ldrb	r3, [r4, #1]
 80090dc:	2b2a      	cmp	r3, #42	; 0x2a
 80090de:	d135      	bne.n	800914c <_svfiprintf_r+0x188>
 80090e0:	9b03      	ldr	r3, [sp, #12]
 80090e2:	1d1a      	adds	r2, r3, #4
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	9203      	str	r2, [sp, #12]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	bfb8      	it	lt
 80090ec:	f04f 33ff 	movlt.w	r3, #4294967295
 80090f0:	3402      	adds	r4, #2
 80090f2:	9305      	str	r3, [sp, #20]
 80090f4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80091c0 <_svfiprintf_r+0x1fc>
 80090f8:	7821      	ldrb	r1, [r4, #0]
 80090fa:	2203      	movs	r2, #3
 80090fc:	4650      	mov	r0, sl
 80090fe:	f7f7 f86f 	bl	80001e0 <memchr>
 8009102:	b140      	cbz	r0, 8009116 <_svfiprintf_r+0x152>
 8009104:	2340      	movs	r3, #64	; 0x40
 8009106:	eba0 000a 	sub.w	r0, r0, sl
 800910a:	fa03 f000 	lsl.w	r0, r3, r0
 800910e:	9b04      	ldr	r3, [sp, #16]
 8009110:	4303      	orrs	r3, r0
 8009112:	3401      	adds	r4, #1
 8009114:	9304      	str	r3, [sp, #16]
 8009116:	f814 1b01 	ldrb.w	r1, [r4], #1
 800911a:	4826      	ldr	r0, [pc, #152]	; (80091b4 <_svfiprintf_r+0x1f0>)
 800911c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009120:	2206      	movs	r2, #6
 8009122:	f7f7 f85d 	bl	80001e0 <memchr>
 8009126:	2800      	cmp	r0, #0
 8009128:	d038      	beq.n	800919c <_svfiprintf_r+0x1d8>
 800912a:	4b23      	ldr	r3, [pc, #140]	; (80091b8 <_svfiprintf_r+0x1f4>)
 800912c:	bb1b      	cbnz	r3, 8009176 <_svfiprintf_r+0x1b2>
 800912e:	9b03      	ldr	r3, [sp, #12]
 8009130:	3307      	adds	r3, #7
 8009132:	f023 0307 	bic.w	r3, r3, #7
 8009136:	3308      	adds	r3, #8
 8009138:	9303      	str	r3, [sp, #12]
 800913a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800913c:	4433      	add	r3, r6
 800913e:	9309      	str	r3, [sp, #36]	; 0x24
 8009140:	e767      	b.n	8009012 <_svfiprintf_r+0x4e>
 8009142:	fb0c 3202 	mla	r2, ip, r2, r3
 8009146:	460c      	mov	r4, r1
 8009148:	2001      	movs	r0, #1
 800914a:	e7a5      	b.n	8009098 <_svfiprintf_r+0xd4>
 800914c:	2300      	movs	r3, #0
 800914e:	3401      	adds	r4, #1
 8009150:	9305      	str	r3, [sp, #20]
 8009152:	4619      	mov	r1, r3
 8009154:	f04f 0c0a 	mov.w	ip, #10
 8009158:	4620      	mov	r0, r4
 800915a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800915e:	3a30      	subs	r2, #48	; 0x30
 8009160:	2a09      	cmp	r2, #9
 8009162:	d903      	bls.n	800916c <_svfiprintf_r+0x1a8>
 8009164:	2b00      	cmp	r3, #0
 8009166:	d0c5      	beq.n	80090f4 <_svfiprintf_r+0x130>
 8009168:	9105      	str	r1, [sp, #20]
 800916a:	e7c3      	b.n	80090f4 <_svfiprintf_r+0x130>
 800916c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009170:	4604      	mov	r4, r0
 8009172:	2301      	movs	r3, #1
 8009174:	e7f0      	b.n	8009158 <_svfiprintf_r+0x194>
 8009176:	ab03      	add	r3, sp, #12
 8009178:	9300      	str	r3, [sp, #0]
 800917a:	462a      	mov	r2, r5
 800917c:	4b0f      	ldr	r3, [pc, #60]	; (80091bc <_svfiprintf_r+0x1f8>)
 800917e:	a904      	add	r1, sp, #16
 8009180:	4638      	mov	r0, r7
 8009182:	f7fe f895 	bl	80072b0 <_printf_float>
 8009186:	1c42      	adds	r2, r0, #1
 8009188:	4606      	mov	r6, r0
 800918a:	d1d6      	bne.n	800913a <_svfiprintf_r+0x176>
 800918c:	89ab      	ldrh	r3, [r5, #12]
 800918e:	065b      	lsls	r3, r3, #25
 8009190:	f53f af2c 	bmi.w	8008fec <_svfiprintf_r+0x28>
 8009194:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009196:	b01d      	add	sp, #116	; 0x74
 8009198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800919c:	ab03      	add	r3, sp, #12
 800919e:	9300      	str	r3, [sp, #0]
 80091a0:	462a      	mov	r2, r5
 80091a2:	4b06      	ldr	r3, [pc, #24]	; (80091bc <_svfiprintf_r+0x1f8>)
 80091a4:	a904      	add	r1, sp, #16
 80091a6:	4638      	mov	r0, r7
 80091a8:	f7fe fb26 	bl	80077f8 <_printf_i>
 80091ac:	e7eb      	b.n	8009186 <_svfiprintf_r+0x1c2>
 80091ae:	bf00      	nop
 80091b0:	0800a004 	.word	0x0800a004
 80091b4:	0800a00e 	.word	0x0800a00e
 80091b8:	080072b1 	.word	0x080072b1
 80091bc:	08008f0f 	.word	0x08008f0f
 80091c0:	0800a00a 	.word	0x0800a00a

080091c4 <__assert_func>:
 80091c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80091c6:	4614      	mov	r4, r2
 80091c8:	461a      	mov	r2, r3
 80091ca:	4b09      	ldr	r3, [pc, #36]	; (80091f0 <__assert_func+0x2c>)
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	4605      	mov	r5, r0
 80091d0:	68d8      	ldr	r0, [r3, #12]
 80091d2:	b14c      	cbz	r4, 80091e8 <__assert_func+0x24>
 80091d4:	4b07      	ldr	r3, [pc, #28]	; (80091f4 <__assert_func+0x30>)
 80091d6:	9100      	str	r1, [sp, #0]
 80091d8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80091dc:	4906      	ldr	r1, [pc, #24]	; (80091f8 <__assert_func+0x34>)
 80091de:	462b      	mov	r3, r5
 80091e0:	f000 f80e 	bl	8009200 <fiprintf>
 80091e4:	f000 fa9a 	bl	800971c <abort>
 80091e8:	4b04      	ldr	r3, [pc, #16]	; (80091fc <__assert_func+0x38>)
 80091ea:	461c      	mov	r4, r3
 80091ec:	e7f3      	b.n	80091d6 <__assert_func+0x12>
 80091ee:	bf00      	nop
 80091f0:	2000008c 	.word	0x2000008c
 80091f4:	0800a015 	.word	0x0800a015
 80091f8:	0800a022 	.word	0x0800a022
 80091fc:	0800a050 	.word	0x0800a050

08009200 <fiprintf>:
 8009200:	b40e      	push	{r1, r2, r3}
 8009202:	b503      	push	{r0, r1, lr}
 8009204:	4601      	mov	r1, r0
 8009206:	ab03      	add	r3, sp, #12
 8009208:	4805      	ldr	r0, [pc, #20]	; (8009220 <fiprintf+0x20>)
 800920a:	f853 2b04 	ldr.w	r2, [r3], #4
 800920e:	6800      	ldr	r0, [r0, #0]
 8009210:	9301      	str	r3, [sp, #4]
 8009212:	f000 f885 	bl	8009320 <_vfiprintf_r>
 8009216:	b002      	add	sp, #8
 8009218:	f85d eb04 	ldr.w	lr, [sp], #4
 800921c:	b003      	add	sp, #12
 800921e:	4770      	bx	lr
 8009220:	2000008c 	.word	0x2000008c

08009224 <__retarget_lock_init_recursive>:
 8009224:	4770      	bx	lr

08009226 <__retarget_lock_acquire_recursive>:
 8009226:	4770      	bx	lr

08009228 <__retarget_lock_release_recursive>:
 8009228:	4770      	bx	lr

0800922a <__ascii_mbtowc>:
 800922a:	b082      	sub	sp, #8
 800922c:	b901      	cbnz	r1, 8009230 <__ascii_mbtowc+0x6>
 800922e:	a901      	add	r1, sp, #4
 8009230:	b142      	cbz	r2, 8009244 <__ascii_mbtowc+0x1a>
 8009232:	b14b      	cbz	r3, 8009248 <__ascii_mbtowc+0x1e>
 8009234:	7813      	ldrb	r3, [r2, #0]
 8009236:	600b      	str	r3, [r1, #0]
 8009238:	7812      	ldrb	r2, [r2, #0]
 800923a:	1e10      	subs	r0, r2, #0
 800923c:	bf18      	it	ne
 800923e:	2001      	movne	r0, #1
 8009240:	b002      	add	sp, #8
 8009242:	4770      	bx	lr
 8009244:	4610      	mov	r0, r2
 8009246:	e7fb      	b.n	8009240 <__ascii_mbtowc+0x16>
 8009248:	f06f 0001 	mvn.w	r0, #1
 800924c:	e7f8      	b.n	8009240 <__ascii_mbtowc+0x16>

0800924e <memmove>:
 800924e:	4288      	cmp	r0, r1
 8009250:	b510      	push	{r4, lr}
 8009252:	eb01 0402 	add.w	r4, r1, r2
 8009256:	d902      	bls.n	800925e <memmove+0x10>
 8009258:	4284      	cmp	r4, r0
 800925a:	4623      	mov	r3, r4
 800925c:	d807      	bhi.n	800926e <memmove+0x20>
 800925e:	1e43      	subs	r3, r0, #1
 8009260:	42a1      	cmp	r1, r4
 8009262:	d008      	beq.n	8009276 <memmove+0x28>
 8009264:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009268:	f803 2f01 	strb.w	r2, [r3, #1]!
 800926c:	e7f8      	b.n	8009260 <memmove+0x12>
 800926e:	4402      	add	r2, r0
 8009270:	4601      	mov	r1, r0
 8009272:	428a      	cmp	r2, r1
 8009274:	d100      	bne.n	8009278 <memmove+0x2a>
 8009276:	bd10      	pop	{r4, pc}
 8009278:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800927c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009280:	e7f7      	b.n	8009272 <memmove+0x24>

08009282 <_realloc_r>:
 8009282:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009284:	4607      	mov	r7, r0
 8009286:	4614      	mov	r4, r2
 8009288:	460e      	mov	r6, r1
 800928a:	b921      	cbnz	r1, 8009296 <_realloc_r+0x14>
 800928c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009290:	4611      	mov	r1, r2
 8009292:	f7fd bf13 	b.w	80070bc <_malloc_r>
 8009296:	b922      	cbnz	r2, 80092a2 <_realloc_r+0x20>
 8009298:	f7fd fec0 	bl	800701c <_free_r>
 800929c:	4625      	mov	r5, r4
 800929e:	4628      	mov	r0, r5
 80092a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092a2:	f000 fc5f 	bl	8009b64 <_malloc_usable_size_r>
 80092a6:	42a0      	cmp	r0, r4
 80092a8:	d20f      	bcs.n	80092ca <_realloc_r+0x48>
 80092aa:	4621      	mov	r1, r4
 80092ac:	4638      	mov	r0, r7
 80092ae:	f7fd ff05 	bl	80070bc <_malloc_r>
 80092b2:	4605      	mov	r5, r0
 80092b4:	2800      	cmp	r0, #0
 80092b6:	d0f2      	beq.n	800929e <_realloc_r+0x1c>
 80092b8:	4631      	mov	r1, r6
 80092ba:	4622      	mov	r2, r4
 80092bc:	f7ff fa80 	bl	80087c0 <memcpy>
 80092c0:	4631      	mov	r1, r6
 80092c2:	4638      	mov	r0, r7
 80092c4:	f7fd feaa 	bl	800701c <_free_r>
 80092c8:	e7e9      	b.n	800929e <_realloc_r+0x1c>
 80092ca:	4635      	mov	r5, r6
 80092cc:	e7e7      	b.n	800929e <_realloc_r+0x1c>

080092ce <__sfputc_r>:
 80092ce:	6893      	ldr	r3, [r2, #8]
 80092d0:	3b01      	subs	r3, #1
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	b410      	push	{r4}
 80092d6:	6093      	str	r3, [r2, #8]
 80092d8:	da08      	bge.n	80092ec <__sfputc_r+0x1e>
 80092da:	6994      	ldr	r4, [r2, #24]
 80092dc:	42a3      	cmp	r3, r4
 80092de:	db01      	blt.n	80092e4 <__sfputc_r+0x16>
 80092e0:	290a      	cmp	r1, #10
 80092e2:	d103      	bne.n	80092ec <__sfputc_r+0x1e>
 80092e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092e8:	f000 b94a 	b.w	8009580 <__swbuf_r>
 80092ec:	6813      	ldr	r3, [r2, #0]
 80092ee:	1c58      	adds	r0, r3, #1
 80092f0:	6010      	str	r0, [r2, #0]
 80092f2:	7019      	strb	r1, [r3, #0]
 80092f4:	4608      	mov	r0, r1
 80092f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092fa:	4770      	bx	lr

080092fc <__sfputs_r>:
 80092fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092fe:	4606      	mov	r6, r0
 8009300:	460f      	mov	r7, r1
 8009302:	4614      	mov	r4, r2
 8009304:	18d5      	adds	r5, r2, r3
 8009306:	42ac      	cmp	r4, r5
 8009308:	d101      	bne.n	800930e <__sfputs_r+0x12>
 800930a:	2000      	movs	r0, #0
 800930c:	e007      	b.n	800931e <__sfputs_r+0x22>
 800930e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009312:	463a      	mov	r2, r7
 8009314:	4630      	mov	r0, r6
 8009316:	f7ff ffda 	bl	80092ce <__sfputc_r>
 800931a:	1c43      	adds	r3, r0, #1
 800931c:	d1f3      	bne.n	8009306 <__sfputs_r+0xa>
 800931e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009320 <_vfiprintf_r>:
 8009320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009324:	460d      	mov	r5, r1
 8009326:	b09d      	sub	sp, #116	; 0x74
 8009328:	4614      	mov	r4, r2
 800932a:	4698      	mov	r8, r3
 800932c:	4606      	mov	r6, r0
 800932e:	b118      	cbz	r0, 8009338 <_vfiprintf_r+0x18>
 8009330:	6983      	ldr	r3, [r0, #24]
 8009332:	b90b      	cbnz	r3, 8009338 <_vfiprintf_r+0x18>
 8009334:	f000 fb14 	bl	8009960 <__sinit>
 8009338:	4b89      	ldr	r3, [pc, #548]	; (8009560 <_vfiprintf_r+0x240>)
 800933a:	429d      	cmp	r5, r3
 800933c:	d11b      	bne.n	8009376 <_vfiprintf_r+0x56>
 800933e:	6875      	ldr	r5, [r6, #4]
 8009340:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009342:	07d9      	lsls	r1, r3, #31
 8009344:	d405      	bmi.n	8009352 <_vfiprintf_r+0x32>
 8009346:	89ab      	ldrh	r3, [r5, #12]
 8009348:	059a      	lsls	r2, r3, #22
 800934a:	d402      	bmi.n	8009352 <_vfiprintf_r+0x32>
 800934c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800934e:	f7ff ff6a 	bl	8009226 <__retarget_lock_acquire_recursive>
 8009352:	89ab      	ldrh	r3, [r5, #12]
 8009354:	071b      	lsls	r3, r3, #28
 8009356:	d501      	bpl.n	800935c <_vfiprintf_r+0x3c>
 8009358:	692b      	ldr	r3, [r5, #16]
 800935a:	b9eb      	cbnz	r3, 8009398 <_vfiprintf_r+0x78>
 800935c:	4629      	mov	r1, r5
 800935e:	4630      	mov	r0, r6
 8009360:	f000 f96e 	bl	8009640 <__swsetup_r>
 8009364:	b1c0      	cbz	r0, 8009398 <_vfiprintf_r+0x78>
 8009366:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009368:	07dc      	lsls	r4, r3, #31
 800936a:	d50e      	bpl.n	800938a <_vfiprintf_r+0x6a>
 800936c:	f04f 30ff 	mov.w	r0, #4294967295
 8009370:	b01d      	add	sp, #116	; 0x74
 8009372:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009376:	4b7b      	ldr	r3, [pc, #492]	; (8009564 <_vfiprintf_r+0x244>)
 8009378:	429d      	cmp	r5, r3
 800937a:	d101      	bne.n	8009380 <_vfiprintf_r+0x60>
 800937c:	68b5      	ldr	r5, [r6, #8]
 800937e:	e7df      	b.n	8009340 <_vfiprintf_r+0x20>
 8009380:	4b79      	ldr	r3, [pc, #484]	; (8009568 <_vfiprintf_r+0x248>)
 8009382:	429d      	cmp	r5, r3
 8009384:	bf08      	it	eq
 8009386:	68f5      	ldreq	r5, [r6, #12]
 8009388:	e7da      	b.n	8009340 <_vfiprintf_r+0x20>
 800938a:	89ab      	ldrh	r3, [r5, #12]
 800938c:	0598      	lsls	r0, r3, #22
 800938e:	d4ed      	bmi.n	800936c <_vfiprintf_r+0x4c>
 8009390:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009392:	f7ff ff49 	bl	8009228 <__retarget_lock_release_recursive>
 8009396:	e7e9      	b.n	800936c <_vfiprintf_r+0x4c>
 8009398:	2300      	movs	r3, #0
 800939a:	9309      	str	r3, [sp, #36]	; 0x24
 800939c:	2320      	movs	r3, #32
 800939e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80093a2:	f8cd 800c 	str.w	r8, [sp, #12]
 80093a6:	2330      	movs	r3, #48	; 0x30
 80093a8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800956c <_vfiprintf_r+0x24c>
 80093ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80093b0:	f04f 0901 	mov.w	r9, #1
 80093b4:	4623      	mov	r3, r4
 80093b6:	469a      	mov	sl, r3
 80093b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80093bc:	b10a      	cbz	r2, 80093c2 <_vfiprintf_r+0xa2>
 80093be:	2a25      	cmp	r2, #37	; 0x25
 80093c0:	d1f9      	bne.n	80093b6 <_vfiprintf_r+0x96>
 80093c2:	ebba 0b04 	subs.w	fp, sl, r4
 80093c6:	d00b      	beq.n	80093e0 <_vfiprintf_r+0xc0>
 80093c8:	465b      	mov	r3, fp
 80093ca:	4622      	mov	r2, r4
 80093cc:	4629      	mov	r1, r5
 80093ce:	4630      	mov	r0, r6
 80093d0:	f7ff ff94 	bl	80092fc <__sfputs_r>
 80093d4:	3001      	adds	r0, #1
 80093d6:	f000 80aa 	beq.w	800952e <_vfiprintf_r+0x20e>
 80093da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80093dc:	445a      	add	r2, fp
 80093de:	9209      	str	r2, [sp, #36]	; 0x24
 80093e0:	f89a 3000 	ldrb.w	r3, [sl]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	f000 80a2 	beq.w	800952e <_vfiprintf_r+0x20e>
 80093ea:	2300      	movs	r3, #0
 80093ec:	f04f 32ff 	mov.w	r2, #4294967295
 80093f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80093f4:	f10a 0a01 	add.w	sl, sl, #1
 80093f8:	9304      	str	r3, [sp, #16]
 80093fa:	9307      	str	r3, [sp, #28]
 80093fc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009400:	931a      	str	r3, [sp, #104]	; 0x68
 8009402:	4654      	mov	r4, sl
 8009404:	2205      	movs	r2, #5
 8009406:	f814 1b01 	ldrb.w	r1, [r4], #1
 800940a:	4858      	ldr	r0, [pc, #352]	; (800956c <_vfiprintf_r+0x24c>)
 800940c:	f7f6 fee8 	bl	80001e0 <memchr>
 8009410:	9a04      	ldr	r2, [sp, #16]
 8009412:	b9d8      	cbnz	r0, 800944c <_vfiprintf_r+0x12c>
 8009414:	06d1      	lsls	r1, r2, #27
 8009416:	bf44      	itt	mi
 8009418:	2320      	movmi	r3, #32
 800941a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800941e:	0713      	lsls	r3, r2, #28
 8009420:	bf44      	itt	mi
 8009422:	232b      	movmi	r3, #43	; 0x2b
 8009424:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009428:	f89a 3000 	ldrb.w	r3, [sl]
 800942c:	2b2a      	cmp	r3, #42	; 0x2a
 800942e:	d015      	beq.n	800945c <_vfiprintf_r+0x13c>
 8009430:	9a07      	ldr	r2, [sp, #28]
 8009432:	4654      	mov	r4, sl
 8009434:	2000      	movs	r0, #0
 8009436:	f04f 0c0a 	mov.w	ip, #10
 800943a:	4621      	mov	r1, r4
 800943c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009440:	3b30      	subs	r3, #48	; 0x30
 8009442:	2b09      	cmp	r3, #9
 8009444:	d94e      	bls.n	80094e4 <_vfiprintf_r+0x1c4>
 8009446:	b1b0      	cbz	r0, 8009476 <_vfiprintf_r+0x156>
 8009448:	9207      	str	r2, [sp, #28]
 800944a:	e014      	b.n	8009476 <_vfiprintf_r+0x156>
 800944c:	eba0 0308 	sub.w	r3, r0, r8
 8009450:	fa09 f303 	lsl.w	r3, r9, r3
 8009454:	4313      	orrs	r3, r2
 8009456:	9304      	str	r3, [sp, #16]
 8009458:	46a2      	mov	sl, r4
 800945a:	e7d2      	b.n	8009402 <_vfiprintf_r+0xe2>
 800945c:	9b03      	ldr	r3, [sp, #12]
 800945e:	1d19      	adds	r1, r3, #4
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	9103      	str	r1, [sp, #12]
 8009464:	2b00      	cmp	r3, #0
 8009466:	bfbb      	ittet	lt
 8009468:	425b      	neglt	r3, r3
 800946a:	f042 0202 	orrlt.w	r2, r2, #2
 800946e:	9307      	strge	r3, [sp, #28]
 8009470:	9307      	strlt	r3, [sp, #28]
 8009472:	bfb8      	it	lt
 8009474:	9204      	strlt	r2, [sp, #16]
 8009476:	7823      	ldrb	r3, [r4, #0]
 8009478:	2b2e      	cmp	r3, #46	; 0x2e
 800947a:	d10c      	bne.n	8009496 <_vfiprintf_r+0x176>
 800947c:	7863      	ldrb	r3, [r4, #1]
 800947e:	2b2a      	cmp	r3, #42	; 0x2a
 8009480:	d135      	bne.n	80094ee <_vfiprintf_r+0x1ce>
 8009482:	9b03      	ldr	r3, [sp, #12]
 8009484:	1d1a      	adds	r2, r3, #4
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	9203      	str	r2, [sp, #12]
 800948a:	2b00      	cmp	r3, #0
 800948c:	bfb8      	it	lt
 800948e:	f04f 33ff 	movlt.w	r3, #4294967295
 8009492:	3402      	adds	r4, #2
 8009494:	9305      	str	r3, [sp, #20]
 8009496:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800957c <_vfiprintf_r+0x25c>
 800949a:	7821      	ldrb	r1, [r4, #0]
 800949c:	2203      	movs	r2, #3
 800949e:	4650      	mov	r0, sl
 80094a0:	f7f6 fe9e 	bl	80001e0 <memchr>
 80094a4:	b140      	cbz	r0, 80094b8 <_vfiprintf_r+0x198>
 80094a6:	2340      	movs	r3, #64	; 0x40
 80094a8:	eba0 000a 	sub.w	r0, r0, sl
 80094ac:	fa03 f000 	lsl.w	r0, r3, r0
 80094b0:	9b04      	ldr	r3, [sp, #16]
 80094b2:	4303      	orrs	r3, r0
 80094b4:	3401      	adds	r4, #1
 80094b6:	9304      	str	r3, [sp, #16]
 80094b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094bc:	482c      	ldr	r0, [pc, #176]	; (8009570 <_vfiprintf_r+0x250>)
 80094be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80094c2:	2206      	movs	r2, #6
 80094c4:	f7f6 fe8c 	bl	80001e0 <memchr>
 80094c8:	2800      	cmp	r0, #0
 80094ca:	d03f      	beq.n	800954c <_vfiprintf_r+0x22c>
 80094cc:	4b29      	ldr	r3, [pc, #164]	; (8009574 <_vfiprintf_r+0x254>)
 80094ce:	bb1b      	cbnz	r3, 8009518 <_vfiprintf_r+0x1f8>
 80094d0:	9b03      	ldr	r3, [sp, #12]
 80094d2:	3307      	adds	r3, #7
 80094d4:	f023 0307 	bic.w	r3, r3, #7
 80094d8:	3308      	adds	r3, #8
 80094da:	9303      	str	r3, [sp, #12]
 80094dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094de:	443b      	add	r3, r7
 80094e0:	9309      	str	r3, [sp, #36]	; 0x24
 80094e2:	e767      	b.n	80093b4 <_vfiprintf_r+0x94>
 80094e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80094e8:	460c      	mov	r4, r1
 80094ea:	2001      	movs	r0, #1
 80094ec:	e7a5      	b.n	800943a <_vfiprintf_r+0x11a>
 80094ee:	2300      	movs	r3, #0
 80094f0:	3401      	adds	r4, #1
 80094f2:	9305      	str	r3, [sp, #20]
 80094f4:	4619      	mov	r1, r3
 80094f6:	f04f 0c0a 	mov.w	ip, #10
 80094fa:	4620      	mov	r0, r4
 80094fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009500:	3a30      	subs	r2, #48	; 0x30
 8009502:	2a09      	cmp	r2, #9
 8009504:	d903      	bls.n	800950e <_vfiprintf_r+0x1ee>
 8009506:	2b00      	cmp	r3, #0
 8009508:	d0c5      	beq.n	8009496 <_vfiprintf_r+0x176>
 800950a:	9105      	str	r1, [sp, #20]
 800950c:	e7c3      	b.n	8009496 <_vfiprintf_r+0x176>
 800950e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009512:	4604      	mov	r4, r0
 8009514:	2301      	movs	r3, #1
 8009516:	e7f0      	b.n	80094fa <_vfiprintf_r+0x1da>
 8009518:	ab03      	add	r3, sp, #12
 800951a:	9300      	str	r3, [sp, #0]
 800951c:	462a      	mov	r2, r5
 800951e:	4b16      	ldr	r3, [pc, #88]	; (8009578 <_vfiprintf_r+0x258>)
 8009520:	a904      	add	r1, sp, #16
 8009522:	4630      	mov	r0, r6
 8009524:	f7fd fec4 	bl	80072b0 <_printf_float>
 8009528:	4607      	mov	r7, r0
 800952a:	1c78      	adds	r0, r7, #1
 800952c:	d1d6      	bne.n	80094dc <_vfiprintf_r+0x1bc>
 800952e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009530:	07d9      	lsls	r1, r3, #31
 8009532:	d405      	bmi.n	8009540 <_vfiprintf_r+0x220>
 8009534:	89ab      	ldrh	r3, [r5, #12]
 8009536:	059a      	lsls	r2, r3, #22
 8009538:	d402      	bmi.n	8009540 <_vfiprintf_r+0x220>
 800953a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800953c:	f7ff fe74 	bl	8009228 <__retarget_lock_release_recursive>
 8009540:	89ab      	ldrh	r3, [r5, #12]
 8009542:	065b      	lsls	r3, r3, #25
 8009544:	f53f af12 	bmi.w	800936c <_vfiprintf_r+0x4c>
 8009548:	9809      	ldr	r0, [sp, #36]	; 0x24
 800954a:	e711      	b.n	8009370 <_vfiprintf_r+0x50>
 800954c:	ab03      	add	r3, sp, #12
 800954e:	9300      	str	r3, [sp, #0]
 8009550:	462a      	mov	r2, r5
 8009552:	4b09      	ldr	r3, [pc, #36]	; (8009578 <_vfiprintf_r+0x258>)
 8009554:	a904      	add	r1, sp, #16
 8009556:	4630      	mov	r0, r6
 8009558:	f7fe f94e 	bl	80077f8 <_printf_i>
 800955c:	e7e4      	b.n	8009528 <_vfiprintf_r+0x208>
 800955e:	bf00      	nop
 8009560:	0800a17c 	.word	0x0800a17c
 8009564:	0800a19c 	.word	0x0800a19c
 8009568:	0800a15c 	.word	0x0800a15c
 800956c:	0800a004 	.word	0x0800a004
 8009570:	0800a00e 	.word	0x0800a00e
 8009574:	080072b1 	.word	0x080072b1
 8009578:	080092fd 	.word	0x080092fd
 800957c:	0800a00a 	.word	0x0800a00a

08009580 <__swbuf_r>:
 8009580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009582:	460e      	mov	r6, r1
 8009584:	4614      	mov	r4, r2
 8009586:	4605      	mov	r5, r0
 8009588:	b118      	cbz	r0, 8009592 <__swbuf_r+0x12>
 800958a:	6983      	ldr	r3, [r0, #24]
 800958c:	b90b      	cbnz	r3, 8009592 <__swbuf_r+0x12>
 800958e:	f000 f9e7 	bl	8009960 <__sinit>
 8009592:	4b21      	ldr	r3, [pc, #132]	; (8009618 <__swbuf_r+0x98>)
 8009594:	429c      	cmp	r4, r3
 8009596:	d12b      	bne.n	80095f0 <__swbuf_r+0x70>
 8009598:	686c      	ldr	r4, [r5, #4]
 800959a:	69a3      	ldr	r3, [r4, #24]
 800959c:	60a3      	str	r3, [r4, #8]
 800959e:	89a3      	ldrh	r3, [r4, #12]
 80095a0:	071a      	lsls	r2, r3, #28
 80095a2:	d52f      	bpl.n	8009604 <__swbuf_r+0x84>
 80095a4:	6923      	ldr	r3, [r4, #16]
 80095a6:	b36b      	cbz	r3, 8009604 <__swbuf_r+0x84>
 80095a8:	6923      	ldr	r3, [r4, #16]
 80095aa:	6820      	ldr	r0, [r4, #0]
 80095ac:	1ac0      	subs	r0, r0, r3
 80095ae:	6963      	ldr	r3, [r4, #20]
 80095b0:	b2f6      	uxtb	r6, r6
 80095b2:	4283      	cmp	r3, r0
 80095b4:	4637      	mov	r7, r6
 80095b6:	dc04      	bgt.n	80095c2 <__swbuf_r+0x42>
 80095b8:	4621      	mov	r1, r4
 80095ba:	4628      	mov	r0, r5
 80095bc:	f000 f93c 	bl	8009838 <_fflush_r>
 80095c0:	bb30      	cbnz	r0, 8009610 <__swbuf_r+0x90>
 80095c2:	68a3      	ldr	r3, [r4, #8]
 80095c4:	3b01      	subs	r3, #1
 80095c6:	60a3      	str	r3, [r4, #8]
 80095c8:	6823      	ldr	r3, [r4, #0]
 80095ca:	1c5a      	adds	r2, r3, #1
 80095cc:	6022      	str	r2, [r4, #0]
 80095ce:	701e      	strb	r6, [r3, #0]
 80095d0:	6963      	ldr	r3, [r4, #20]
 80095d2:	3001      	adds	r0, #1
 80095d4:	4283      	cmp	r3, r0
 80095d6:	d004      	beq.n	80095e2 <__swbuf_r+0x62>
 80095d8:	89a3      	ldrh	r3, [r4, #12]
 80095da:	07db      	lsls	r3, r3, #31
 80095dc:	d506      	bpl.n	80095ec <__swbuf_r+0x6c>
 80095de:	2e0a      	cmp	r6, #10
 80095e0:	d104      	bne.n	80095ec <__swbuf_r+0x6c>
 80095e2:	4621      	mov	r1, r4
 80095e4:	4628      	mov	r0, r5
 80095e6:	f000 f927 	bl	8009838 <_fflush_r>
 80095ea:	b988      	cbnz	r0, 8009610 <__swbuf_r+0x90>
 80095ec:	4638      	mov	r0, r7
 80095ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095f0:	4b0a      	ldr	r3, [pc, #40]	; (800961c <__swbuf_r+0x9c>)
 80095f2:	429c      	cmp	r4, r3
 80095f4:	d101      	bne.n	80095fa <__swbuf_r+0x7a>
 80095f6:	68ac      	ldr	r4, [r5, #8]
 80095f8:	e7cf      	b.n	800959a <__swbuf_r+0x1a>
 80095fa:	4b09      	ldr	r3, [pc, #36]	; (8009620 <__swbuf_r+0xa0>)
 80095fc:	429c      	cmp	r4, r3
 80095fe:	bf08      	it	eq
 8009600:	68ec      	ldreq	r4, [r5, #12]
 8009602:	e7ca      	b.n	800959a <__swbuf_r+0x1a>
 8009604:	4621      	mov	r1, r4
 8009606:	4628      	mov	r0, r5
 8009608:	f000 f81a 	bl	8009640 <__swsetup_r>
 800960c:	2800      	cmp	r0, #0
 800960e:	d0cb      	beq.n	80095a8 <__swbuf_r+0x28>
 8009610:	f04f 37ff 	mov.w	r7, #4294967295
 8009614:	e7ea      	b.n	80095ec <__swbuf_r+0x6c>
 8009616:	bf00      	nop
 8009618:	0800a17c 	.word	0x0800a17c
 800961c:	0800a19c 	.word	0x0800a19c
 8009620:	0800a15c 	.word	0x0800a15c

08009624 <__ascii_wctomb>:
 8009624:	b149      	cbz	r1, 800963a <__ascii_wctomb+0x16>
 8009626:	2aff      	cmp	r2, #255	; 0xff
 8009628:	bf85      	ittet	hi
 800962a:	238a      	movhi	r3, #138	; 0x8a
 800962c:	6003      	strhi	r3, [r0, #0]
 800962e:	700a      	strbls	r2, [r1, #0]
 8009630:	f04f 30ff 	movhi.w	r0, #4294967295
 8009634:	bf98      	it	ls
 8009636:	2001      	movls	r0, #1
 8009638:	4770      	bx	lr
 800963a:	4608      	mov	r0, r1
 800963c:	4770      	bx	lr
	...

08009640 <__swsetup_r>:
 8009640:	4b32      	ldr	r3, [pc, #200]	; (800970c <__swsetup_r+0xcc>)
 8009642:	b570      	push	{r4, r5, r6, lr}
 8009644:	681d      	ldr	r5, [r3, #0]
 8009646:	4606      	mov	r6, r0
 8009648:	460c      	mov	r4, r1
 800964a:	b125      	cbz	r5, 8009656 <__swsetup_r+0x16>
 800964c:	69ab      	ldr	r3, [r5, #24]
 800964e:	b913      	cbnz	r3, 8009656 <__swsetup_r+0x16>
 8009650:	4628      	mov	r0, r5
 8009652:	f000 f985 	bl	8009960 <__sinit>
 8009656:	4b2e      	ldr	r3, [pc, #184]	; (8009710 <__swsetup_r+0xd0>)
 8009658:	429c      	cmp	r4, r3
 800965a:	d10f      	bne.n	800967c <__swsetup_r+0x3c>
 800965c:	686c      	ldr	r4, [r5, #4]
 800965e:	89a3      	ldrh	r3, [r4, #12]
 8009660:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009664:	0719      	lsls	r1, r3, #28
 8009666:	d42c      	bmi.n	80096c2 <__swsetup_r+0x82>
 8009668:	06dd      	lsls	r5, r3, #27
 800966a:	d411      	bmi.n	8009690 <__swsetup_r+0x50>
 800966c:	2309      	movs	r3, #9
 800966e:	6033      	str	r3, [r6, #0]
 8009670:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009674:	81a3      	strh	r3, [r4, #12]
 8009676:	f04f 30ff 	mov.w	r0, #4294967295
 800967a:	e03e      	b.n	80096fa <__swsetup_r+0xba>
 800967c:	4b25      	ldr	r3, [pc, #148]	; (8009714 <__swsetup_r+0xd4>)
 800967e:	429c      	cmp	r4, r3
 8009680:	d101      	bne.n	8009686 <__swsetup_r+0x46>
 8009682:	68ac      	ldr	r4, [r5, #8]
 8009684:	e7eb      	b.n	800965e <__swsetup_r+0x1e>
 8009686:	4b24      	ldr	r3, [pc, #144]	; (8009718 <__swsetup_r+0xd8>)
 8009688:	429c      	cmp	r4, r3
 800968a:	bf08      	it	eq
 800968c:	68ec      	ldreq	r4, [r5, #12]
 800968e:	e7e6      	b.n	800965e <__swsetup_r+0x1e>
 8009690:	0758      	lsls	r0, r3, #29
 8009692:	d512      	bpl.n	80096ba <__swsetup_r+0x7a>
 8009694:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009696:	b141      	cbz	r1, 80096aa <__swsetup_r+0x6a>
 8009698:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800969c:	4299      	cmp	r1, r3
 800969e:	d002      	beq.n	80096a6 <__swsetup_r+0x66>
 80096a0:	4630      	mov	r0, r6
 80096a2:	f7fd fcbb 	bl	800701c <_free_r>
 80096a6:	2300      	movs	r3, #0
 80096a8:	6363      	str	r3, [r4, #52]	; 0x34
 80096aa:	89a3      	ldrh	r3, [r4, #12]
 80096ac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80096b0:	81a3      	strh	r3, [r4, #12]
 80096b2:	2300      	movs	r3, #0
 80096b4:	6063      	str	r3, [r4, #4]
 80096b6:	6923      	ldr	r3, [r4, #16]
 80096b8:	6023      	str	r3, [r4, #0]
 80096ba:	89a3      	ldrh	r3, [r4, #12]
 80096bc:	f043 0308 	orr.w	r3, r3, #8
 80096c0:	81a3      	strh	r3, [r4, #12]
 80096c2:	6923      	ldr	r3, [r4, #16]
 80096c4:	b94b      	cbnz	r3, 80096da <__swsetup_r+0x9a>
 80096c6:	89a3      	ldrh	r3, [r4, #12]
 80096c8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80096cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80096d0:	d003      	beq.n	80096da <__swsetup_r+0x9a>
 80096d2:	4621      	mov	r1, r4
 80096d4:	4630      	mov	r0, r6
 80096d6:	f000 fa05 	bl	8009ae4 <__smakebuf_r>
 80096da:	89a0      	ldrh	r0, [r4, #12]
 80096dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80096e0:	f010 0301 	ands.w	r3, r0, #1
 80096e4:	d00a      	beq.n	80096fc <__swsetup_r+0xbc>
 80096e6:	2300      	movs	r3, #0
 80096e8:	60a3      	str	r3, [r4, #8]
 80096ea:	6963      	ldr	r3, [r4, #20]
 80096ec:	425b      	negs	r3, r3
 80096ee:	61a3      	str	r3, [r4, #24]
 80096f0:	6923      	ldr	r3, [r4, #16]
 80096f2:	b943      	cbnz	r3, 8009706 <__swsetup_r+0xc6>
 80096f4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80096f8:	d1ba      	bne.n	8009670 <__swsetup_r+0x30>
 80096fa:	bd70      	pop	{r4, r5, r6, pc}
 80096fc:	0781      	lsls	r1, r0, #30
 80096fe:	bf58      	it	pl
 8009700:	6963      	ldrpl	r3, [r4, #20]
 8009702:	60a3      	str	r3, [r4, #8]
 8009704:	e7f4      	b.n	80096f0 <__swsetup_r+0xb0>
 8009706:	2000      	movs	r0, #0
 8009708:	e7f7      	b.n	80096fa <__swsetup_r+0xba>
 800970a:	bf00      	nop
 800970c:	2000008c 	.word	0x2000008c
 8009710:	0800a17c 	.word	0x0800a17c
 8009714:	0800a19c 	.word	0x0800a19c
 8009718:	0800a15c 	.word	0x0800a15c

0800971c <abort>:
 800971c:	b508      	push	{r3, lr}
 800971e:	2006      	movs	r0, #6
 8009720:	f000 fa50 	bl	8009bc4 <raise>
 8009724:	2001      	movs	r0, #1
 8009726:	f7f8 fa67 	bl	8001bf8 <_exit>
	...

0800972c <__sflush_r>:
 800972c:	898a      	ldrh	r2, [r1, #12]
 800972e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009732:	4605      	mov	r5, r0
 8009734:	0710      	lsls	r0, r2, #28
 8009736:	460c      	mov	r4, r1
 8009738:	d458      	bmi.n	80097ec <__sflush_r+0xc0>
 800973a:	684b      	ldr	r3, [r1, #4]
 800973c:	2b00      	cmp	r3, #0
 800973e:	dc05      	bgt.n	800974c <__sflush_r+0x20>
 8009740:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009742:	2b00      	cmp	r3, #0
 8009744:	dc02      	bgt.n	800974c <__sflush_r+0x20>
 8009746:	2000      	movs	r0, #0
 8009748:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800974c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800974e:	2e00      	cmp	r6, #0
 8009750:	d0f9      	beq.n	8009746 <__sflush_r+0x1a>
 8009752:	2300      	movs	r3, #0
 8009754:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009758:	682f      	ldr	r7, [r5, #0]
 800975a:	602b      	str	r3, [r5, #0]
 800975c:	d032      	beq.n	80097c4 <__sflush_r+0x98>
 800975e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009760:	89a3      	ldrh	r3, [r4, #12]
 8009762:	075a      	lsls	r2, r3, #29
 8009764:	d505      	bpl.n	8009772 <__sflush_r+0x46>
 8009766:	6863      	ldr	r3, [r4, #4]
 8009768:	1ac0      	subs	r0, r0, r3
 800976a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800976c:	b10b      	cbz	r3, 8009772 <__sflush_r+0x46>
 800976e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009770:	1ac0      	subs	r0, r0, r3
 8009772:	2300      	movs	r3, #0
 8009774:	4602      	mov	r2, r0
 8009776:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009778:	6a21      	ldr	r1, [r4, #32]
 800977a:	4628      	mov	r0, r5
 800977c:	47b0      	blx	r6
 800977e:	1c43      	adds	r3, r0, #1
 8009780:	89a3      	ldrh	r3, [r4, #12]
 8009782:	d106      	bne.n	8009792 <__sflush_r+0x66>
 8009784:	6829      	ldr	r1, [r5, #0]
 8009786:	291d      	cmp	r1, #29
 8009788:	d82c      	bhi.n	80097e4 <__sflush_r+0xb8>
 800978a:	4a2a      	ldr	r2, [pc, #168]	; (8009834 <__sflush_r+0x108>)
 800978c:	40ca      	lsrs	r2, r1
 800978e:	07d6      	lsls	r6, r2, #31
 8009790:	d528      	bpl.n	80097e4 <__sflush_r+0xb8>
 8009792:	2200      	movs	r2, #0
 8009794:	6062      	str	r2, [r4, #4]
 8009796:	04d9      	lsls	r1, r3, #19
 8009798:	6922      	ldr	r2, [r4, #16]
 800979a:	6022      	str	r2, [r4, #0]
 800979c:	d504      	bpl.n	80097a8 <__sflush_r+0x7c>
 800979e:	1c42      	adds	r2, r0, #1
 80097a0:	d101      	bne.n	80097a6 <__sflush_r+0x7a>
 80097a2:	682b      	ldr	r3, [r5, #0]
 80097a4:	b903      	cbnz	r3, 80097a8 <__sflush_r+0x7c>
 80097a6:	6560      	str	r0, [r4, #84]	; 0x54
 80097a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80097aa:	602f      	str	r7, [r5, #0]
 80097ac:	2900      	cmp	r1, #0
 80097ae:	d0ca      	beq.n	8009746 <__sflush_r+0x1a>
 80097b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80097b4:	4299      	cmp	r1, r3
 80097b6:	d002      	beq.n	80097be <__sflush_r+0x92>
 80097b8:	4628      	mov	r0, r5
 80097ba:	f7fd fc2f 	bl	800701c <_free_r>
 80097be:	2000      	movs	r0, #0
 80097c0:	6360      	str	r0, [r4, #52]	; 0x34
 80097c2:	e7c1      	b.n	8009748 <__sflush_r+0x1c>
 80097c4:	6a21      	ldr	r1, [r4, #32]
 80097c6:	2301      	movs	r3, #1
 80097c8:	4628      	mov	r0, r5
 80097ca:	47b0      	blx	r6
 80097cc:	1c41      	adds	r1, r0, #1
 80097ce:	d1c7      	bne.n	8009760 <__sflush_r+0x34>
 80097d0:	682b      	ldr	r3, [r5, #0]
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d0c4      	beq.n	8009760 <__sflush_r+0x34>
 80097d6:	2b1d      	cmp	r3, #29
 80097d8:	d001      	beq.n	80097de <__sflush_r+0xb2>
 80097da:	2b16      	cmp	r3, #22
 80097dc:	d101      	bne.n	80097e2 <__sflush_r+0xb6>
 80097de:	602f      	str	r7, [r5, #0]
 80097e0:	e7b1      	b.n	8009746 <__sflush_r+0x1a>
 80097e2:	89a3      	ldrh	r3, [r4, #12]
 80097e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80097e8:	81a3      	strh	r3, [r4, #12]
 80097ea:	e7ad      	b.n	8009748 <__sflush_r+0x1c>
 80097ec:	690f      	ldr	r7, [r1, #16]
 80097ee:	2f00      	cmp	r7, #0
 80097f0:	d0a9      	beq.n	8009746 <__sflush_r+0x1a>
 80097f2:	0793      	lsls	r3, r2, #30
 80097f4:	680e      	ldr	r6, [r1, #0]
 80097f6:	bf08      	it	eq
 80097f8:	694b      	ldreq	r3, [r1, #20]
 80097fa:	600f      	str	r7, [r1, #0]
 80097fc:	bf18      	it	ne
 80097fe:	2300      	movne	r3, #0
 8009800:	eba6 0807 	sub.w	r8, r6, r7
 8009804:	608b      	str	r3, [r1, #8]
 8009806:	f1b8 0f00 	cmp.w	r8, #0
 800980a:	dd9c      	ble.n	8009746 <__sflush_r+0x1a>
 800980c:	6a21      	ldr	r1, [r4, #32]
 800980e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009810:	4643      	mov	r3, r8
 8009812:	463a      	mov	r2, r7
 8009814:	4628      	mov	r0, r5
 8009816:	47b0      	blx	r6
 8009818:	2800      	cmp	r0, #0
 800981a:	dc06      	bgt.n	800982a <__sflush_r+0xfe>
 800981c:	89a3      	ldrh	r3, [r4, #12]
 800981e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009822:	81a3      	strh	r3, [r4, #12]
 8009824:	f04f 30ff 	mov.w	r0, #4294967295
 8009828:	e78e      	b.n	8009748 <__sflush_r+0x1c>
 800982a:	4407      	add	r7, r0
 800982c:	eba8 0800 	sub.w	r8, r8, r0
 8009830:	e7e9      	b.n	8009806 <__sflush_r+0xda>
 8009832:	bf00      	nop
 8009834:	20400001 	.word	0x20400001

08009838 <_fflush_r>:
 8009838:	b538      	push	{r3, r4, r5, lr}
 800983a:	690b      	ldr	r3, [r1, #16]
 800983c:	4605      	mov	r5, r0
 800983e:	460c      	mov	r4, r1
 8009840:	b913      	cbnz	r3, 8009848 <_fflush_r+0x10>
 8009842:	2500      	movs	r5, #0
 8009844:	4628      	mov	r0, r5
 8009846:	bd38      	pop	{r3, r4, r5, pc}
 8009848:	b118      	cbz	r0, 8009852 <_fflush_r+0x1a>
 800984a:	6983      	ldr	r3, [r0, #24]
 800984c:	b90b      	cbnz	r3, 8009852 <_fflush_r+0x1a>
 800984e:	f000 f887 	bl	8009960 <__sinit>
 8009852:	4b14      	ldr	r3, [pc, #80]	; (80098a4 <_fflush_r+0x6c>)
 8009854:	429c      	cmp	r4, r3
 8009856:	d11b      	bne.n	8009890 <_fflush_r+0x58>
 8009858:	686c      	ldr	r4, [r5, #4]
 800985a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800985e:	2b00      	cmp	r3, #0
 8009860:	d0ef      	beq.n	8009842 <_fflush_r+0xa>
 8009862:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009864:	07d0      	lsls	r0, r2, #31
 8009866:	d404      	bmi.n	8009872 <_fflush_r+0x3a>
 8009868:	0599      	lsls	r1, r3, #22
 800986a:	d402      	bmi.n	8009872 <_fflush_r+0x3a>
 800986c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800986e:	f7ff fcda 	bl	8009226 <__retarget_lock_acquire_recursive>
 8009872:	4628      	mov	r0, r5
 8009874:	4621      	mov	r1, r4
 8009876:	f7ff ff59 	bl	800972c <__sflush_r>
 800987a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800987c:	07da      	lsls	r2, r3, #31
 800987e:	4605      	mov	r5, r0
 8009880:	d4e0      	bmi.n	8009844 <_fflush_r+0xc>
 8009882:	89a3      	ldrh	r3, [r4, #12]
 8009884:	059b      	lsls	r3, r3, #22
 8009886:	d4dd      	bmi.n	8009844 <_fflush_r+0xc>
 8009888:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800988a:	f7ff fccd 	bl	8009228 <__retarget_lock_release_recursive>
 800988e:	e7d9      	b.n	8009844 <_fflush_r+0xc>
 8009890:	4b05      	ldr	r3, [pc, #20]	; (80098a8 <_fflush_r+0x70>)
 8009892:	429c      	cmp	r4, r3
 8009894:	d101      	bne.n	800989a <_fflush_r+0x62>
 8009896:	68ac      	ldr	r4, [r5, #8]
 8009898:	e7df      	b.n	800985a <_fflush_r+0x22>
 800989a:	4b04      	ldr	r3, [pc, #16]	; (80098ac <_fflush_r+0x74>)
 800989c:	429c      	cmp	r4, r3
 800989e:	bf08      	it	eq
 80098a0:	68ec      	ldreq	r4, [r5, #12]
 80098a2:	e7da      	b.n	800985a <_fflush_r+0x22>
 80098a4:	0800a17c 	.word	0x0800a17c
 80098a8:	0800a19c 	.word	0x0800a19c
 80098ac:	0800a15c 	.word	0x0800a15c

080098b0 <std>:
 80098b0:	2300      	movs	r3, #0
 80098b2:	b510      	push	{r4, lr}
 80098b4:	4604      	mov	r4, r0
 80098b6:	e9c0 3300 	strd	r3, r3, [r0]
 80098ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80098be:	6083      	str	r3, [r0, #8]
 80098c0:	8181      	strh	r1, [r0, #12]
 80098c2:	6643      	str	r3, [r0, #100]	; 0x64
 80098c4:	81c2      	strh	r2, [r0, #14]
 80098c6:	6183      	str	r3, [r0, #24]
 80098c8:	4619      	mov	r1, r3
 80098ca:	2208      	movs	r2, #8
 80098cc:	305c      	adds	r0, #92	; 0x5c
 80098ce:	f7fd fb9d 	bl	800700c <memset>
 80098d2:	4b05      	ldr	r3, [pc, #20]	; (80098e8 <std+0x38>)
 80098d4:	6263      	str	r3, [r4, #36]	; 0x24
 80098d6:	4b05      	ldr	r3, [pc, #20]	; (80098ec <std+0x3c>)
 80098d8:	62a3      	str	r3, [r4, #40]	; 0x28
 80098da:	4b05      	ldr	r3, [pc, #20]	; (80098f0 <std+0x40>)
 80098dc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80098de:	4b05      	ldr	r3, [pc, #20]	; (80098f4 <std+0x44>)
 80098e0:	6224      	str	r4, [r4, #32]
 80098e2:	6323      	str	r3, [r4, #48]	; 0x30
 80098e4:	bd10      	pop	{r4, pc}
 80098e6:	bf00      	nop
 80098e8:	08009bfd 	.word	0x08009bfd
 80098ec:	08009c1f 	.word	0x08009c1f
 80098f0:	08009c57 	.word	0x08009c57
 80098f4:	08009c7b 	.word	0x08009c7b

080098f8 <_cleanup_r>:
 80098f8:	4901      	ldr	r1, [pc, #4]	; (8009900 <_cleanup_r+0x8>)
 80098fa:	f000 b8af 	b.w	8009a5c <_fwalk_reent>
 80098fe:	bf00      	nop
 8009900:	08009839 	.word	0x08009839

08009904 <__sfmoreglue>:
 8009904:	b570      	push	{r4, r5, r6, lr}
 8009906:	1e4a      	subs	r2, r1, #1
 8009908:	2568      	movs	r5, #104	; 0x68
 800990a:	4355      	muls	r5, r2
 800990c:	460e      	mov	r6, r1
 800990e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009912:	f7fd fbd3 	bl	80070bc <_malloc_r>
 8009916:	4604      	mov	r4, r0
 8009918:	b140      	cbz	r0, 800992c <__sfmoreglue+0x28>
 800991a:	2100      	movs	r1, #0
 800991c:	e9c0 1600 	strd	r1, r6, [r0]
 8009920:	300c      	adds	r0, #12
 8009922:	60a0      	str	r0, [r4, #8]
 8009924:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009928:	f7fd fb70 	bl	800700c <memset>
 800992c:	4620      	mov	r0, r4
 800992e:	bd70      	pop	{r4, r5, r6, pc}

08009930 <__sfp_lock_acquire>:
 8009930:	4801      	ldr	r0, [pc, #4]	; (8009938 <__sfp_lock_acquire+0x8>)
 8009932:	f7ff bc78 	b.w	8009226 <__retarget_lock_acquire_recursive>
 8009936:	bf00      	nop
 8009938:	200004d0 	.word	0x200004d0

0800993c <__sfp_lock_release>:
 800993c:	4801      	ldr	r0, [pc, #4]	; (8009944 <__sfp_lock_release+0x8>)
 800993e:	f7ff bc73 	b.w	8009228 <__retarget_lock_release_recursive>
 8009942:	bf00      	nop
 8009944:	200004d0 	.word	0x200004d0

08009948 <__sinit_lock_acquire>:
 8009948:	4801      	ldr	r0, [pc, #4]	; (8009950 <__sinit_lock_acquire+0x8>)
 800994a:	f7ff bc6c 	b.w	8009226 <__retarget_lock_acquire_recursive>
 800994e:	bf00      	nop
 8009950:	200004cb 	.word	0x200004cb

08009954 <__sinit_lock_release>:
 8009954:	4801      	ldr	r0, [pc, #4]	; (800995c <__sinit_lock_release+0x8>)
 8009956:	f7ff bc67 	b.w	8009228 <__retarget_lock_release_recursive>
 800995a:	bf00      	nop
 800995c:	200004cb 	.word	0x200004cb

08009960 <__sinit>:
 8009960:	b510      	push	{r4, lr}
 8009962:	4604      	mov	r4, r0
 8009964:	f7ff fff0 	bl	8009948 <__sinit_lock_acquire>
 8009968:	69a3      	ldr	r3, [r4, #24]
 800996a:	b11b      	cbz	r3, 8009974 <__sinit+0x14>
 800996c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009970:	f7ff bff0 	b.w	8009954 <__sinit_lock_release>
 8009974:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009978:	6523      	str	r3, [r4, #80]	; 0x50
 800997a:	4b13      	ldr	r3, [pc, #76]	; (80099c8 <__sinit+0x68>)
 800997c:	4a13      	ldr	r2, [pc, #76]	; (80099cc <__sinit+0x6c>)
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	62a2      	str	r2, [r4, #40]	; 0x28
 8009982:	42a3      	cmp	r3, r4
 8009984:	bf04      	itt	eq
 8009986:	2301      	moveq	r3, #1
 8009988:	61a3      	streq	r3, [r4, #24]
 800998a:	4620      	mov	r0, r4
 800998c:	f000 f820 	bl	80099d0 <__sfp>
 8009990:	6060      	str	r0, [r4, #4]
 8009992:	4620      	mov	r0, r4
 8009994:	f000 f81c 	bl	80099d0 <__sfp>
 8009998:	60a0      	str	r0, [r4, #8]
 800999a:	4620      	mov	r0, r4
 800999c:	f000 f818 	bl	80099d0 <__sfp>
 80099a0:	2200      	movs	r2, #0
 80099a2:	60e0      	str	r0, [r4, #12]
 80099a4:	2104      	movs	r1, #4
 80099a6:	6860      	ldr	r0, [r4, #4]
 80099a8:	f7ff ff82 	bl	80098b0 <std>
 80099ac:	68a0      	ldr	r0, [r4, #8]
 80099ae:	2201      	movs	r2, #1
 80099b0:	2109      	movs	r1, #9
 80099b2:	f7ff ff7d 	bl	80098b0 <std>
 80099b6:	68e0      	ldr	r0, [r4, #12]
 80099b8:	2202      	movs	r2, #2
 80099ba:	2112      	movs	r1, #18
 80099bc:	f7ff ff78 	bl	80098b0 <std>
 80099c0:	2301      	movs	r3, #1
 80099c2:	61a3      	str	r3, [r4, #24]
 80099c4:	e7d2      	b.n	800996c <__sinit+0xc>
 80099c6:	bf00      	nop
 80099c8:	08009ddc 	.word	0x08009ddc
 80099cc:	080098f9 	.word	0x080098f9

080099d0 <__sfp>:
 80099d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099d2:	4607      	mov	r7, r0
 80099d4:	f7ff ffac 	bl	8009930 <__sfp_lock_acquire>
 80099d8:	4b1e      	ldr	r3, [pc, #120]	; (8009a54 <__sfp+0x84>)
 80099da:	681e      	ldr	r6, [r3, #0]
 80099dc:	69b3      	ldr	r3, [r6, #24]
 80099de:	b913      	cbnz	r3, 80099e6 <__sfp+0x16>
 80099e0:	4630      	mov	r0, r6
 80099e2:	f7ff ffbd 	bl	8009960 <__sinit>
 80099e6:	3648      	adds	r6, #72	; 0x48
 80099e8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80099ec:	3b01      	subs	r3, #1
 80099ee:	d503      	bpl.n	80099f8 <__sfp+0x28>
 80099f0:	6833      	ldr	r3, [r6, #0]
 80099f2:	b30b      	cbz	r3, 8009a38 <__sfp+0x68>
 80099f4:	6836      	ldr	r6, [r6, #0]
 80099f6:	e7f7      	b.n	80099e8 <__sfp+0x18>
 80099f8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80099fc:	b9d5      	cbnz	r5, 8009a34 <__sfp+0x64>
 80099fe:	4b16      	ldr	r3, [pc, #88]	; (8009a58 <__sfp+0x88>)
 8009a00:	60e3      	str	r3, [r4, #12]
 8009a02:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009a06:	6665      	str	r5, [r4, #100]	; 0x64
 8009a08:	f7ff fc0c 	bl	8009224 <__retarget_lock_init_recursive>
 8009a0c:	f7ff ff96 	bl	800993c <__sfp_lock_release>
 8009a10:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009a14:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009a18:	6025      	str	r5, [r4, #0]
 8009a1a:	61a5      	str	r5, [r4, #24]
 8009a1c:	2208      	movs	r2, #8
 8009a1e:	4629      	mov	r1, r5
 8009a20:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009a24:	f7fd faf2 	bl	800700c <memset>
 8009a28:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009a2c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009a30:	4620      	mov	r0, r4
 8009a32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a34:	3468      	adds	r4, #104	; 0x68
 8009a36:	e7d9      	b.n	80099ec <__sfp+0x1c>
 8009a38:	2104      	movs	r1, #4
 8009a3a:	4638      	mov	r0, r7
 8009a3c:	f7ff ff62 	bl	8009904 <__sfmoreglue>
 8009a40:	4604      	mov	r4, r0
 8009a42:	6030      	str	r0, [r6, #0]
 8009a44:	2800      	cmp	r0, #0
 8009a46:	d1d5      	bne.n	80099f4 <__sfp+0x24>
 8009a48:	f7ff ff78 	bl	800993c <__sfp_lock_release>
 8009a4c:	230c      	movs	r3, #12
 8009a4e:	603b      	str	r3, [r7, #0]
 8009a50:	e7ee      	b.n	8009a30 <__sfp+0x60>
 8009a52:	bf00      	nop
 8009a54:	08009ddc 	.word	0x08009ddc
 8009a58:	ffff0001 	.word	0xffff0001

08009a5c <_fwalk_reent>:
 8009a5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a60:	4606      	mov	r6, r0
 8009a62:	4688      	mov	r8, r1
 8009a64:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009a68:	2700      	movs	r7, #0
 8009a6a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009a6e:	f1b9 0901 	subs.w	r9, r9, #1
 8009a72:	d505      	bpl.n	8009a80 <_fwalk_reent+0x24>
 8009a74:	6824      	ldr	r4, [r4, #0]
 8009a76:	2c00      	cmp	r4, #0
 8009a78:	d1f7      	bne.n	8009a6a <_fwalk_reent+0xe>
 8009a7a:	4638      	mov	r0, r7
 8009a7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a80:	89ab      	ldrh	r3, [r5, #12]
 8009a82:	2b01      	cmp	r3, #1
 8009a84:	d907      	bls.n	8009a96 <_fwalk_reent+0x3a>
 8009a86:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009a8a:	3301      	adds	r3, #1
 8009a8c:	d003      	beq.n	8009a96 <_fwalk_reent+0x3a>
 8009a8e:	4629      	mov	r1, r5
 8009a90:	4630      	mov	r0, r6
 8009a92:	47c0      	blx	r8
 8009a94:	4307      	orrs	r7, r0
 8009a96:	3568      	adds	r5, #104	; 0x68
 8009a98:	e7e9      	b.n	8009a6e <_fwalk_reent+0x12>

08009a9a <__swhatbuf_r>:
 8009a9a:	b570      	push	{r4, r5, r6, lr}
 8009a9c:	460e      	mov	r6, r1
 8009a9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009aa2:	2900      	cmp	r1, #0
 8009aa4:	b096      	sub	sp, #88	; 0x58
 8009aa6:	4614      	mov	r4, r2
 8009aa8:	461d      	mov	r5, r3
 8009aaa:	da07      	bge.n	8009abc <__swhatbuf_r+0x22>
 8009aac:	2300      	movs	r3, #0
 8009aae:	602b      	str	r3, [r5, #0]
 8009ab0:	89b3      	ldrh	r3, [r6, #12]
 8009ab2:	061a      	lsls	r2, r3, #24
 8009ab4:	d410      	bmi.n	8009ad8 <__swhatbuf_r+0x3e>
 8009ab6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009aba:	e00e      	b.n	8009ada <__swhatbuf_r+0x40>
 8009abc:	466a      	mov	r2, sp
 8009abe:	f000 f903 	bl	8009cc8 <_fstat_r>
 8009ac2:	2800      	cmp	r0, #0
 8009ac4:	dbf2      	blt.n	8009aac <__swhatbuf_r+0x12>
 8009ac6:	9a01      	ldr	r2, [sp, #4]
 8009ac8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009acc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009ad0:	425a      	negs	r2, r3
 8009ad2:	415a      	adcs	r2, r3
 8009ad4:	602a      	str	r2, [r5, #0]
 8009ad6:	e7ee      	b.n	8009ab6 <__swhatbuf_r+0x1c>
 8009ad8:	2340      	movs	r3, #64	; 0x40
 8009ada:	2000      	movs	r0, #0
 8009adc:	6023      	str	r3, [r4, #0]
 8009ade:	b016      	add	sp, #88	; 0x58
 8009ae0:	bd70      	pop	{r4, r5, r6, pc}
	...

08009ae4 <__smakebuf_r>:
 8009ae4:	898b      	ldrh	r3, [r1, #12]
 8009ae6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009ae8:	079d      	lsls	r5, r3, #30
 8009aea:	4606      	mov	r6, r0
 8009aec:	460c      	mov	r4, r1
 8009aee:	d507      	bpl.n	8009b00 <__smakebuf_r+0x1c>
 8009af0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009af4:	6023      	str	r3, [r4, #0]
 8009af6:	6123      	str	r3, [r4, #16]
 8009af8:	2301      	movs	r3, #1
 8009afa:	6163      	str	r3, [r4, #20]
 8009afc:	b002      	add	sp, #8
 8009afe:	bd70      	pop	{r4, r5, r6, pc}
 8009b00:	ab01      	add	r3, sp, #4
 8009b02:	466a      	mov	r2, sp
 8009b04:	f7ff ffc9 	bl	8009a9a <__swhatbuf_r>
 8009b08:	9900      	ldr	r1, [sp, #0]
 8009b0a:	4605      	mov	r5, r0
 8009b0c:	4630      	mov	r0, r6
 8009b0e:	f7fd fad5 	bl	80070bc <_malloc_r>
 8009b12:	b948      	cbnz	r0, 8009b28 <__smakebuf_r+0x44>
 8009b14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b18:	059a      	lsls	r2, r3, #22
 8009b1a:	d4ef      	bmi.n	8009afc <__smakebuf_r+0x18>
 8009b1c:	f023 0303 	bic.w	r3, r3, #3
 8009b20:	f043 0302 	orr.w	r3, r3, #2
 8009b24:	81a3      	strh	r3, [r4, #12]
 8009b26:	e7e3      	b.n	8009af0 <__smakebuf_r+0xc>
 8009b28:	4b0d      	ldr	r3, [pc, #52]	; (8009b60 <__smakebuf_r+0x7c>)
 8009b2a:	62b3      	str	r3, [r6, #40]	; 0x28
 8009b2c:	89a3      	ldrh	r3, [r4, #12]
 8009b2e:	6020      	str	r0, [r4, #0]
 8009b30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b34:	81a3      	strh	r3, [r4, #12]
 8009b36:	9b00      	ldr	r3, [sp, #0]
 8009b38:	6163      	str	r3, [r4, #20]
 8009b3a:	9b01      	ldr	r3, [sp, #4]
 8009b3c:	6120      	str	r0, [r4, #16]
 8009b3e:	b15b      	cbz	r3, 8009b58 <__smakebuf_r+0x74>
 8009b40:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009b44:	4630      	mov	r0, r6
 8009b46:	f000 f8d1 	bl	8009cec <_isatty_r>
 8009b4a:	b128      	cbz	r0, 8009b58 <__smakebuf_r+0x74>
 8009b4c:	89a3      	ldrh	r3, [r4, #12]
 8009b4e:	f023 0303 	bic.w	r3, r3, #3
 8009b52:	f043 0301 	orr.w	r3, r3, #1
 8009b56:	81a3      	strh	r3, [r4, #12]
 8009b58:	89a0      	ldrh	r0, [r4, #12]
 8009b5a:	4305      	orrs	r5, r0
 8009b5c:	81a5      	strh	r5, [r4, #12]
 8009b5e:	e7cd      	b.n	8009afc <__smakebuf_r+0x18>
 8009b60:	080098f9 	.word	0x080098f9

08009b64 <_malloc_usable_size_r>:
 8009b64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b68:	1f18      	subs	r0, r3, #4
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	bfbc      	itt	lt
 8009b6e:	580b      	ldrlt	r3, [r1, r0]
 8009b70:	18c0      	addlt	r0, r0, r3
 8009b72:	4770      	bx	lr

08009b74 <_raise_r>:
 8009b74:	291f      	cmp	r1, #31
 8009b76:	b538      	push	{r3, r4, r5, lr}
 8009b78:	4604      	mov	r4, r0
 8009b7a:	460d      	mov	r5, r1
 8009b7c:	d904      	bls.n	8009b88 <_raise_r+0x14>
 8009b7e:	2316      	movs	r3, #22
 8009b80:	6003      	str	r3, [r0, #0]
 8009b82:	f04f 30ff 	mov.w	r0, #4294967295
 8009b86:	bd38      	pop	{r3, r4, r5, pc}
 8009b88:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009b8a:	b112      	cbz	r2, 8009b92 <_raise_r+0x1e>
 8009b8c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009b90:	b94b      	cbnz	r3, 8009ba6 <_raise_r+0x32>
 8009b92:	4620      	mov	r0, r4
 8009b94:	f000 f830 	bl	8009bf8 <_getpid_r>
 8009b98:	462a      	mov	r2, r5
 8009b9a:	4601      	mov	r1, r0
 8009b9c:	4620      	mov	r0, r4
 8009b9e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009ba2:	f000 b817 	b.w	8009bd4 <_kill_r>
 8009ba6:	2b01      	cmp	r3, #1
 8009ba8:	d00a      	beq.n	8009bc0 <_raise_r+0x4c>
 8009baa:	1c59      	adds	r1, r3, #1
 8009bac:	d103      	bne.n	8009bb6 <_raise_r+0x42>
 8009bae:	2316      	movs	r3, #22
 8009bb0:	6003      	str	r3, [r0, #0]
 8009bb2:	2001      	movs	r0, #1
 8009bb4:	e7e7      	b.n	8009b86 <_raise_r+0x12>
 8009bb6:	2400      	movs	r4, #0
 8009bb8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009bbc:	4628      	mov	r0, r5
 8009bbe:	4798      	blx	r3
 8009bc0:	2000      	movs	r0, #0
 8009bc2:	e7e0      	b.n	8009b86 <_raise_r+0x12>

08009bc4 <raise>:
 8009bc4:	4b02      	ldr	r3, [pc, #8]	; (8009bd0 <raise+0xc>)
 8009bc6:	4601      	mov	r1, r0
 8009bc8:	6818      	ldr	r0, [r3, #0]
 8009bca:	f7ff bfd3 	b.w	8009b74 <_raise_r>
 8009bce:	bf00      	nop
 8009bd0:	2000008c 	.word	0x2000008c

08009bd4 <_kill_r>:
 8009bd4:	b538      	push	{r3, r4, r5, lr}
 8009bd6:	4d07      	ldr	r5, [pc, #28]	; (8009bf4 <_kill_r+0x20>)
 8009bd8:	2300      	movs	r3, #0
 8009bda:	4604      	mov	r4, r0
 8009bdc:	4608      	mov	r0, r1
 8009bde:	4611      	mov	r1, r2
 8009be0:	602b      	str	r3, [r5, #0]
 8009be2:	f7f7 fff9 	bl	8001bd8 <_kill>
 8009be6:	1c43      	adds	r3, r0, #1
 8009be8:	d102      	bne.n	8009bf0 <_kill_r+0x1c>
 8009bea:	682b      	ldr	r3, [r5, #0]
 8009bec:	b103      	cbz	r3, 8009bf0 <_kill_r+0x1c>
 8009bee:	6023      	str	r3, [r4, #0]
 8009bf0:	bd38      	pop	{r3, r4, r5, pc}
 8009bf2:	bf00      	nop
 8009bf4:	200004c4 	.word	0x200004c4

08009bf8 <_getpid_r>:
 8009bf8:	f7f7 bfe6 	b.w	8001bc8 <_getpid>

08009bfc <__sread>:
 8009bfc:	b510      	push	{r4, lr}
 8009bfe:	460c      	mov	r4, r1
 8009c00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c04:	f000 f894 	bl	8009d30 <_read_r>
 8009c08:	2800      	cmp	r0, #0
 8009c0a:	bfab      	itete	ge
 8009c0c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009c0e:	89a3      	ldrhlt	r3, [r4, #12]
 8009c10:	181b      	addge	r3, r3, r0
 8009c12:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009c16:	bfac      	ite	ge
 8009c18:	6563      	strge	r3, [r4, #84]	; 0x54
 8009c1a:	81a3      	strhlt	r3, [r4, #12]
 8009c1c:	bd10      	pop	{r4, pc}

08009c1e <__swrite>:
 8009c1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c22:	461f      	mov	r7, r3
 8009c24:	898b      	ldrh	r3, [r1, #12]
 8009c26:	05db      	lsls	r3, r3, #23
 8009c28:	4605      	mov	r5, r0
 8009c2a:	460c      	mov	r4, r1
 8009c2c:	4616      	mov	r6, r2
 8009c2e:	d505      	bpl.n	8009c3c <__swrite+0x1e>
 8009c30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c34:	2302      	movs	r3, #2
 8009c36:	2200      	movs	r2, #0
 8009c38:	f000 f868 	bl	8009d0c <_lseek_r>
 8009c3c:	89a3      	ldrh	r3, [r4, #12]
 8009c3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009c42:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009c46:	81a3      	strh	r3, [r4, #12]
 8009c48:	4632      	mov	r2, r6
 8009c4a:	463b      	mov	r3, r7
 8009c4c:	4628      	mov	r0, r5
 8009c4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009c52:	f000 b817 	b.w	8009c84 <_write_r>

08009c56 <__sseek>:
 8009c56:	b510      	push	{r4, lr}
 8009c58:	460c      	mov	r4, r1
 8009c5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c5e:	f000 f855 	bl	8009d0c <_lseek_r>
 8009c62:	1c43      	adds	r3, r0, #1
 8009c64:	89a3      	ldrh	r3, [r4, #12]
 8009c66:	bf15      	itete	ne
 8009c68:	6560      	strne	r0, [r4, #84]	; 0x54
 8009c6a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009c6e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009c72:	81a3      	strheq	r3, [r4, #12]
 8009c74:	bf18      	it	ne
 8009c76:	81a3      	strhne	r3, [r4, #12]
 8009c78:	bd10      	pop	{r4, pc}

08009c7a <__sclose>:
 8009c7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c7e:	f000 b813 	b.w	8009ca8 <_close_r>
	...

08009c84 <_write_r>:
 8009c84:	b538      	push	{r3, r4, r5, lr}
 8009c86:	4d07      	ldr	r5, [pc, #28]	; (8009ca4 <_write_r+0x20>)
 8009c88:	4604      	mov	r4, r0
 8009c8a:	4608      	mov	r0, r1
 8009c8c:	4611      	mov	r1, r2
 8009c8e:	2200      	movs	r2, #0
 8009c90:	602a      	str	r2, [r5, #0]
 8009c92:	461a      	mov	r2, r3
 8009c94:	f7f7 ffd7 	bl	8001c46 <_write>
 8009c98:	1c43      	adds	r3, r0, #1
 8009c9a:	d102      	bne.n	8009ca2 <_write_r+0x1e>
 8009c9c:	682b      	ldr	r3, [r5, #0]
 8009c9e:	b103      	cbz	r3, 8009ca2 <_write_r+0x1e>
 8009ca0:	6023      	str	r3, [r4, #0]
 8009ca2:	bd38      	pop	{r3, r4, r5, pc}
 8009ca4:	200004c4 	.word	0x200004c4

08009ca8 <_close_r>:
 8009ca8:	b538      	push	{r3, r4, r5, lr}
 8009caa:	4d06      	ldr	r5, [pc, #24]	; (8009cc4 <_close_r+0x1c>)
 8009cac:	2300      	movs	r3, #0
 8009cae:	4604      	mov	r4, r0
 8009cb0:	4608      	mov	r0, r1
 8009cb2:	602b      	str	r3, [r5, #0]
 8009cb4:	f7f7 ffe3 	bl	8001c7e <_close>
 8009cb8:	1c43      	adds	r3, r0, #1
 8009cba:	d102      	bne.n	8009cc2 <_close_r+0x1a>
 8009cbc:	682b      	ldr	r3, [r5, #0]
 8009cbe:	b103      	cbz	r3, 8009cc2 <_close_r+0x1a>
 8009cc0:	6023      	str	r3, [r4, #0]
 8009cc2:	bd38      	pop	{r3, r4, r5, pc}
 8009cc4:	200004c4 	.word	0x200004c4

08009cc8 <_fstat_r>:
 8009cc8:	b538      	push	{r3, r4, r5, lr}
 8009cca:	4d07      	ldr	r5, [pc, #28]	; (8009ce8 <_fstat_r+0x20>)
 8009ccc:	2300      	movs	r3, #0
 8009cce:	4604      	mov	r4, r0
 8009cd0:	4608      	mov	r0, r1
 8009cd2:	4611      	mov	r1, r2
 8009cd4:	602b      	str	r3, [r5, #0]
 8009cd6:	f7f7 ffde 	bl	8001c96 <_fstat>
 8009cda:	1c43      	adds	r3, r0, #1
 8009cdc:	d102      	bne.n	8009ce4 <_fstat_r+0x1c>
 8009cde:	682b      	ldr	r3, [r5, #0]
 8009ce0:	b103      	cbz	r3, 8009ce4 <_fstat_r+0x1c>
 8009ce2:	6023      	str	r3, [r4, #0]
 8009ce4:	bd38      	pop	{r3, r4, r5, pc}
 8009ce6:	bf00      	nop
 8009ce8:	200004c4 	.word	0x200004c4

08009cec <_isatty_r>:
 8009cec:	b538      	push	{r3, r4, r5, lr}
 8009cee:	4d06      	ldr	r5, [pc, #24]	; (8009d08 <_isatty_r+0x1c>)
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	4604      	mov	r4, r0
 8009cf4:	4608      	mov	r0, r1
 8009cf6:	602b      	str	r3, [r5, #0]
 8009cf8:	f7f7 ffdd 	bl	8001cb6 <_isatty>
 8009cfc:	1c43      	adds	r3, r0, #1
 8009cfe:	d102      	bne.n	8009d06 <_isatty_r+0x1a>
 8009d00:	682b      	ldr	r3, [r5, #0]
 8009d02:	b103      	cbz	r3, 8009d06 <_isatty_r+0x1a>
 8009d04:	6023      	str	r3, [r4, #0]
 8009d06:	bd38      	pop	{r3, r4, r5, pc}
 8009d08:	200004c4 	.word	0x200004c4

08009d0c <_lseek_r>:
 8009d0c:	b538      	push	{r3, r4, r5, lr}
 8009d0e:	4d07      	ldr	r5, [pc, #28]	; (8009d2c <_lseek_r+0x20>)
 8009d10:	4604      	mov	r4, r0
 8009d12:	4608      	mov	r0, r1
 8009d14:	4611      	mov	r1, r2
 8009d16:	2200      	movs	r2, #0
 8009d18:	602a      	str	r2, [r5, #0]
 8009d1a:	461a      	mov	r2, r3
 8009d1c:	f7f7 ffd6 	bl	8001ccc <_lseek>
 8009d20:	1c43      	adds	r3, r0, #1
 8009d22:	d102      	bne.n	8009d2a <_lseek_r+0x1e>
 8009d24:	682b      	ldr	r3, [r5, #0]
 8009d26:	b103      	cbz	r3, 8009d2a <_lseek_r+0x1e>
 8009d28:	6023      	str	r3, [r4, #0]
 8009d2a:	bd38      	pop	{r3, r4, r5, pc}
 8009d2c:	200004c4 	.word	0x200004c4

08009d30 <_read_r>:
 8009d30:	b538      	push	{r3, r4, r5, lr}
 8009d32:	4d07      	ldr	r5, [pc, #28]	; (8009d50 <_read_r+0x20>)
 8009d34:	4604      	mov	r4, r0
 8009d36:	4608      	mov	r0, r1
 8009d38:	4611      	mov	r1, r2
 8009d3a:	2200      	movs	r2, #0
 8009d3c:	602a      	str	r2, [r5, #0]
 8009d3e:	461a      	mov	r2, r3
 8009d40:	f7f7 ff64 	bl	8001c0c <_read>
 8009d44:	1c43      	adds	r3, r0, #1
 8009d46:	d102      	bne.n	8009d4e <_read_r+0x1e>
 8009d48:	682b      	ldr	r3, [r5, #0]
 8009d4a:	b103      	cbz	r3, 8009d4e <_read_r+0x1e>
 8009d4c:	6023      	str	r3, [r4, #0]
 8009d4e:	bd38      	pop	{r3, r4, r5, pc}
 8009d50:	200004c4 	.word	0x200004c4

08009d54 <_init>:
 8009d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d56:	bf00      	nop
 8009d58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d5a:	bc08      	pop	{r3}
 8009d5c:	469e      	mov	lr, r3
 8009d5e:	4770      	bx	lr

08009d60 <_fini>:
 8009d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d62:	bf00      	nop
 8009d64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d66:	bc08      	pop	{r3}
 8009d68:	469e      	mov	lr, r3
 8009d6a:	4770      	bx	lr
