# do DIV4.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:25:34 on Jul 18,2025
# vlog -work work DIV4.vo 
# -- Compiling module DIV4
# -- Compiling module hard_block
# 
# Top level modules:
# 	DIV4
# End time: 16:25:34 on Jul 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:25:35 on Jul 18,2025
# vlog -work work Waveform.vwf.vt 
# -- Compiling module DIV4_vlg_vec_tst
# 
# Top level modules:
# 	DIV4_vlg_vec_tst
# End time: 16:25:35 on Jul 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclone10lp_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.DIV4_vlg_vec_tst 
# Start time: 16:25:35 on Jul 18,2025
# Loading work.DIV4_vlg_vec_tst
# Loading work.DIV4
# Loading work.hard_block
# Loading cyclone10lp_ver.cyclone10lp_io_obuf
# Loading cyclone10lp_ver.cyclone10lp_io_ibuf
# Loading cyclone10lp_ver.cyclone10lp_lcell_comb
# after#26
# ** Note: $finish    : Waveform.vwf.vt(47)
#    Time: 1 us  Iteration: 0  Instance: /DIV4_vlg_vec_tst
# End time: 16:25:35 on Jul 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
