--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top_FSM.twx top_FSM.ncd -o top_FSM.twr top_FSM.pcf -ucf
top_FSM.ucf

Design file:              top_FSM.ncd
Physical constraint file: top_FSM.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
sClk        |        10.576(R)|      SLOW  |         5.862(R)|      FAST  |clk_BUFGP         |   0.000|
seg<0>      |        11.134(R)|      SLOW  |         6.181(R)|      FAST  |clk_BUFGP         |   0.000|
seg<2>      |        10.923(R)|      SLOW  |         6.058(R)|      FAST  |clk_BUFGP         |   0.000|
seg<3>      |        11.320(R)|      SLOW  |         6.288(R)|      FAST  |clk_BUFGP         |   0.000|
seg<4>      |        10.970(R)|      SLOW  |         6.162(R)|      FAST  |clk_BUFGP         |   0.000|
seg<5>      |        10.393(R)|      SLOW  |         5.710(R)|      FAST  |clk_BUFGP         |   0.000|
seg<6>      |        11.187(R)|      SLOW  |         6.307(R)|      FAST  |clk_BUFGP         |   0.000|
seg_Tg_out  |        10.046(R)|      SLOW  |         5.581(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.045|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
seg_button     |seg<0>         |   14.554|
seg_button     |seg<2>         |   14.553|
seg_button     |seg<3>         |   14.740|
seg_button     |seg<4>         |   14.390|
seg_button     |seg<5>         |   14.023|
seg_button     |seg<6>         |   14.331|
---------------+---------------+---------+


Analysis completed Fri Jan 24 14:24:36 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4626 MB



