# RISC_V

## RV32I_Multicycle
5-stage in-order single issue core with RISC_V base integer instruction set

## RV32I_Superscalar
Multiple issue with out-of-order execution implementation of RISC_V base integer instruction set
