# CSE-132L

A projects serie in CSE 132L Organization of Digital Computers at University of California, Irvine Winter 2016.

####1. Introduction
- Getting familiar with Computer Aided Design (CAD) tools
  1. Questasim R MentorGraphics
  2. Incisive Enterprise Simulator from Cadence
- Getting familiar with LaTeX

####2. Single-cycle MIPS processor (Basic)
- Designing a single-cycle MIPS processor with basic operations
  1. Arithmetic: ADD, SUB, AND, OR, XOR, NOR, SLT, SLTU


####3. Single-cycle MIPS processor (Advanced)
- Supporting different types of instructions (in addition to the previous processpor)
  1. Arithmetic: same as above, ADDI, ANDI, ORI, XORI, LUI, SLTI, SLTIU
  2. Branches: BEQ, BNE, BLTZ, BGEZ, BLEZ, BGTZ, JUMP, JR, JAL, JALR
  3. Memory: LB, LH, SB, SH, LBU, LHU
  4. Shift: SLL, SRL, SRA, SLLV, SRLV, SRAV

####4. Pipelined single-cycle MIPS processor
- Implementing pipeline optimization techniquie to speed up the previous processor
- Handling data hazard and control hazard




####References
[MIPS Instruction Reference](http://www.mrc.uidaho.edu/mrc/people/jff/digital/MIPSir.html)
