#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-595-ge745304c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x7faccb800320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7faccb800490 .scope module, "Heap_tb" "Heap_tb" 3 3;
 .timescale 0 0;
P_0x7faccb800600 .param/l "addrBits" 1 3 12, +C4<00000000000000000000000000001000>;
P_0x7faccb800640 .param/l "dataBits" 1 3 13, +C4<00000000000000000000000000010000>;
P_0x7faccb800680 .param/str "dstFile" 0 3 10, "zeroes.hex";
P_0x7faccb8006c0 .param/str "srcFile" 0 3 9, "../programs/hexes/resume_untested.hex";
v0x7faccb813670_0 .net "address", 7 0, v0x7faccb801d30_0;  1 drivers
v0x7faccb813760_0 .var "alloc", 0 0;
v0x7faccb8137f0_0 .net "allocAddress", 7 0, v0x7faccb811e90_0;  1 drivers
v0x7faccb8138a0_0 .var "clk", 0 0;
v0x7faccb813970_0 .net "dataIn", 15 0, v0x7faccb811fd0_0;  1 drivers
v0x7faccb813a80_0 .net "dataOut", 15 0, L_0x7faccb813e80;  1 drivers
v0x7faccb813b10_0 .net "finished", 0 0, v0x7faccb812170_0;  1 drivers
v0x7faccb813ba0_0 .var "free", 0 0;
v0x7faccb813c30_0 .var "freeAddress", 7 0;
v0x7faccb813d60_0 .net "readWriteMode", 0 0, v0x7faccb8125d0_0;  1 drivers
v0x7faccb813df0_0 .var "reset", 0 0;
S_0x7faccb800850 .scope task, "alloc1" "alloc1" 3 75, 3 75 0, S_0x7faccb800490;
 .timescale 0 0;
E_0x7faccb800750 .event posedge, v0x7faccb812170_0;
TD_Heap_tb.alloc1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faccb813760_0, 0;
    %wait E_0x7faccb800750;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faccb813760_0, 0;
    %load/vec4 v0x7faccb8137f0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call/w 3 81 "$error", "Second address to be allocated should be 1" {0 0 0};
T_0.0 ;
    %load/vec4 v0x7faccb8123c0_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call/w 3 82 "$error", "Heap end is not 2" {0 0 0};
T_0.2 ;
    %load/vec4 v0x7faccb812470_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %vpi_call/w 3 83 "$error", "Heap free changed" {0 0 0};
T_0.4 ;
    %end;
S_0x7faccb8009e0 .scope task, "alloc2" "alloc2" 3 88, 3 88 0, S_0x7faccb800490;
 .timescale 0 0;
TD_Heap_tb.alloc2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faccb813760_0, 0;
    %wait E_0x7faccb800750;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faccb813760_0, 0;
    %load/vec4 v0x7faccb8137f0_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %vpi_call/w 3 94 "$error", "Third address to be allocated should be 2" {0 0 0};
T_1.6 ;
    %load/vec4 v0x7faccb8123c0_0;
    %pad/u 32;
    %cmpi/ne 3, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %vpi_call/w 3 95 "$error", "Heap end is not 3" {0 0 0};
T_1.8 ;
    %load/vec4 v0x7faccb812470_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %vpi_call/w 3 96 "$error", "Heap free changed" {0 0 0};
T_1.10 ;
    %end;
S_0x7faccb800bb0 .scope task, "allocTest" "allocTest" 3 51, 3 51 0, S_0x7faccb800490;
 .timescale 0 0;
TD_Heap_tb.allocTest ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faccb813760_0, 0;
    %wait E_0x7faccb800750;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faccb813760_0, 0;
    %load/vec4 v0x7faccb8137f0_0;
    %assign/vec4 v0x7faccb813c30_0, 0;
    %load/vec4 v0x7faccb8123c0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %vpi_call/w 3 58 "$error", "Should have incremented heap end" {0 0 0};
T_2.12 ;
    %end;
S_0x7faccb800d70 .scope task, "allocWhenHeapEndIsAtMax" "allocWhenHeapEndIsAtMax" 3 130, 3 130 0, S_0x7faccb800490;
 .timescale 0 0;
TD_Heap_tb.allocWhenHeapEndIsAtMax ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7faccb8123c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faccb813760_0, 0;
    %wait E_0x7faccb800750;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faccb813760_0, 0;
    %load/vec4 v0x7faccb8137f0_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_3.14, 4;
    %vpi_call/w 3 137 "$error", "Should have allocated from head of free list" {0 0 0};
T_3.14 ;
    %load/vec4 v0x7faccb812470_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_3.16, 4;
    %vpi_call/w 3 138 "$error", "Heap free should be 1" {0 0 0};
T_3.16 ;
    %load/vec4 v0x7faccb8123c0_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_3.18, 4;
    %vpi_call/w 3 139 "$error", "Heap end changed" {0 0 0};
T_3.18 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faccb813500, 4;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.20, 4;
    %vpi_call/w 3 140 "$error", "1 should point to 0 in free list" {0 0 0};
T_3.20 ;
    %end;
S_0x7faccb800f30 .scope task, "free1" "free1" 3 101, 3 101 0, S_0x7faccb800490;
 .timescale 0 0;
TD_Heap_tb.free1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faccb813ba0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7faccb813c30_0, 0;
    %wait E_0x7faccb800750;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faccb813ba0_0, 0;
    %load/vec4 v0x7faccb812470_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_4.22, 4;
    %vpi_call/w 3 108 "$error", "Pointer to start of free list should be 1" {0 0 0};
T_4.22 ;
    %load/vec4 v0x7faccb8123c0_0;
    %pad/u 32;
    %cmpi/ne 3, 0, 32;
    %jmp/0xz  T_4.24, 4;
    %vpi_call/w 3 109 "$error", "Heap end changed" {0 0 0};
T_4.24 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faccb813500, 4;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.26, 4;
    %vpi_call/w 3 110 "$error", "1 should point to 0 in free list" {0 0 0};
T_4.26 ;
    %end;
S_0x7faccb801130 .scope task, "free2" "free2" 3 115, 3 115 0, S_0x7faccb800490;
 .timescale 0 0;
TD_Heap_tb.free2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faccb813ba0_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7faccb813c30_0, 0;
    %wait E_0x7faccb800750;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faccb813ba0_0, 0;
    %load/vec4 v0x7faccb812470_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_5.28, 4;
    %vpi_call/w 3 122 "$error", "Pointer to start of free list should be 1" {0 0 0};
T_5.28 ;
    %load/vec4 v0x7faccb8123c0_0;
    %pad/u 32;
    %cmpi/ne 3, 0, 32;
    %jmp/0xz  T_5.30, 4;
    %vpi_call/w 3 123 "$error", "Heap end changed" {0 0 0};
T_5.30 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faccb813500, 4;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_5.32, 4;
    %vpi_call/w 3 124 "$error", "2 should point to 1 in free list" {0 0 0};
T_5.32 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faccb813500, 4;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.34, 4;
    %vpi_call/w 3 125 "$error", "1 should point to 0 in free list" {0 0 0};
T_5.34 ;
    %end;
S_0x7faccb8012f0 .scope task, "freeTest" "freeTest" 3 63, 3 63 0, S_0x7faccb800490;
 .timescale 0 0;
TD_Heap_tb.freeTest ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faccb813ba0_0, 0;
    %wait E_0x7faccb800750;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faccb813ba0_0, 0;
    %load/vec4 v0x7faccb812470_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.36, 4;
    %vpi_call/w 3 69 "$error", "Heap free should be most recently freed address" {0 0 0};
T_6.36 ;
    %load/vec4 v0x7faccb8123c0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_6.38, 4;
    %vpi_call/w 3 70 "$error", "Heap end changed" {0 0 0};
T_6.38 ;
    %end;
S_0x7faccb8014b0 .scope module, "heap0" "Heap" 3 37, 4 4 0, S_0x7faccb800490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "finished";
    .port_info 3 /OUTPUT 8 "address";
    .port_info 4 /OUTPUT 1 "readWriteMode";
    .port_info 5 /INPUT 16 "dataOut";
    .port_info 6 /OUTPUT 16 "dataIn";
    .port_info 7 /INPUT 1 "alloc";
    .port_info 8 /OUTPUT 8 "allocAddress";
    .port_info 9 /INPUT 1 "free";
    .port_info 10 /INPUT 8 "freeAddress";
P_0x7faccb801670 .param/l "STATE_INIT" 1 4 33, C4<00>;
P_0x7faccb8016b0 .param/l "STATE_UPDATE_HEAP_FREE" 1 4 34, C4<01>;
P_0x7faccb8016f0 .param/l "STATE_WRITE_FREE" 1 4 35, C4<10>;
P_0x7faccb801730 .param/l "addrBits" 0 4 5, +C4<00000000000000000000000000001000>;
P_0x7faccb801770 .param/l "allocSize" 0 4 10, +C4<00000000000000000000000000000001>;
P_0x7faccb8017b0 .param/l "dataBits" 0 4 6, +C4<00000000000000000000000000010000>;
P_0x7faccb8017f0 .param/l "heapBase" 0 4 8, +C4<00000000000000000000000000000000>;
P_0x7faccb801830 .param/l "heapMax" 0 4 9, C4<11111111>;
v0x7faccb801d30_0 .var "address", 7 0;
v0x7faccb811df0_0 .net "alloc", 0 0, v0x7faccb813760_0;  1 drivers
v0x7faccb811e90_0 .var "allocAddress", 7 0;
v0x7faccb811f30_0 .net "clk", 0 0, v0x7faccb8138a0_0;  1 drivers
v0x7faccb811fd0_0 .var "dataIn", 15 0;
v0x7faccb8120c0_0 .net "dataOut", 15 0, L_0x7faccb813e80;  alias, 1 drivers
v0x7faccb812170_0 .var "finished", 0 0;
v0x7faccb812210_0 .net "free", 0 0, v0x7faccb813ba0_0;  1 drivers
v0x7faccb8122b0_0 .net "freeAddress", 7 0, v0x7faccb813c30_0;  1 drivers
v0x7faccb8123c0_0 .var "heapEnd", 7 0;
v0x7faccb812470_0 .var "heapFree", 7 0;
v0x7faccb812520_0 .var "rState", 1 0;
v0x7faccb8125d0_0 .var "readWriteMode", 0 0;
v0x7faccb812670_0 .net "reset", 0 0, v0x7faccb813df0_0;  1 drivers
v0x7faccb812710_0 .var "wAllocFromHeapEnd", 0 0;
v0x7faccb8127b0_0 .var "wFinished", 0 0;
v0x7faccb812850_0 .var "wIncrementHeapEnd", 0 0;
v0x7faccb8129e0_0 .var "wNextState", 1 0;
v0x7faccb812a70_0 .var "wUpdateHeapFreeFromFreedAddress", 0 0;
v0x7faccb812b00_0 .var "wUpdateHeapFreeFromMemory", 0 0;
E_0x7faccb801ca0/0 .event edge, v0x7faccb812520_0, v0x7faccb811df0_0, v0x7faccb8123c0_0, v0x7faccb812470_0;
E_0x7faccb801ca0/1 .event edge, v0x7faccb812210_0, v0x7faccb8122b0_0;
E_0x7faccb801ca0 .event/or E_0x7faccb801ca0/0, E_0x7faccb801ca0/1;
E_0x7faccb801d00 .event posedge, v0x7faccb811f30_0;
S_0x7faccb812cb0 .scope module, "heapMemory" "IceRam" 3 20, 5 6 0, S_0x7faccb800490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "address";
    .port_info 2 /INPUT 1 "readWriteMode";
    .port_info 3 /INPUT 16 "dataIn";
    .port_info 4 /OUTPUT 16 "dataOut";
P_0x7faccb812ea0 .param/l "addrBits" 0 5 6, +C4<00000000000000000000000000001000>;
P_0x7faccb812ee0 .param/l "dataBits" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7faccb812f20 .param/l "ramSize" 1 5 16, +C4<00000000000000000000000100000000>;
P_0x7faccb812f60 .param/str "romFile" 0 5 14, "../programs/hexes/resume_untested.hex";
L_0x7faccb813e80 .functor BUFZ 16, v0x7faccb813430_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7faccb813190_0 .net "address", 7 0, v0x7faccb801d30_0;  alias, 1 drivers
v0x7faccb813220_0 .net "clk", 0 0, v0x7faccb8138a0_0;  alias, 1 drivers
v0x7faccb8132b0_0 .net "dataIn", 15 0, v0x7faccb811fd0_0;  alias, 1 drivers
v0x7faccb813380_0 .net "dataOut", 15 0, L_0x7faccb813e80;  alias, 1 drivers
v0x7faccb813430_0 .var "rDataOut", 15 0;
v0x7faccb813500 .array "ram", 255 0, 15 0;
v0x7faccb813590_0 .net "readWriteMode", 0 0, v0x7faccb8125d0_0;  alias, 1 drivers
    .scope S_0x7faccb812cb0;
T_7 ;
    %wait E_0x7faccb801d00;
    %load/vec4 v0x7faccb813590_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x7faccb8132b0_0;
    %load/vec4 v0x7faccb813190_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7faccb813500, 0, 4;
T_7.0 ;
    %load/vec4 v0x7faccb813190_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7faccb813500, 4;
    %assign/vec4 v0x7faccb813430_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7faccb812cb0;
T_8 ;
    %vpi_call/w 5 30 "$readmemh", P_0x7faccb812f60, v0x7faccb813500 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x7faccb8014b0;
T_9 ;
    %wait E_0x7faccb801d00;
    %load/vec4 v0x7faccb812670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7faccb812520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7faccb812470_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7faccb8123c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faccb812170_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7faccb8129e0_0;
    %assign/vec4 v0x7faccb812520_0, 0;
    %load/vec4 v0x7faccb8127b0_0;
    %assign/vec4 v0x7faccb812170_0, 0;
    %load/vec4 v0x7faccb812850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7faccb8123c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x7faccb8123c0_0, 0;
T_9.2 ;
    %load/vec4 v0x7faccb812710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x7faccb8123c0_0;
    %assign/vec4 v0x7faccb811e90_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x7faccb812b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x7faccb812470_0;
    %assign/vec4 v0x7faccb811e90_0, 0;
T_9.6 ;
T_9.5 ;
    %load/vec4 v0x7faccb812b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %load/vec4 v0x7faccb8120c0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7faccb812470_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x7faccb812a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %load/vec4 v0x7faccb8122b0_0;
    %assign/vec4 v0x7faccb812470_0, 0;
T_9.10 ;
T_9.9 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7faccb8014b0;
T_10 ;
    %wait E_0x7faccb801ca0;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7faccb801d30_0, 0, 8;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7faccb811fd0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faccb8125d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faccb8127b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faccb812850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faccb812b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faccb812a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faccb812710_0, 0, 1;
    %load/vec4 v0x7faccb812520_0;
    %store/vec4 v0x7faccb8129e0_0, 0, 2;
    %load/vec4 v0x7faccb812520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x7faccb811df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.5, 8;
    %load/vec4 v0x7faccb8123c0_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_10.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faccb812850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faccb812710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faccb8127b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7faccb8129e0_0, 0, 2;
    %jmp T_10.8;
T_10.7 ;
    %load/vec4 v0x7faccb812470_0;
    %store/vec4 v0x7faccb801d30_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7faccb8129e0_0, 0, 2;
T_10.8 ;
    %jmp T_10.6;
T_10.5 ;
    %load/vec4 v0x7faccb812210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.9, 8;
    %load/vec4 v0x7faccb8122b0_0;
    %store/vec4 v0x7faccb801d30_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faccb8125d0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x7faccb812470_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7faccb811fd0_0, 0, 16;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7faccb8129e0_0, 0, 2;
    %jmp T_10.10;
T_10.9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7faccb8129e0_0, 0, 2;
T_10.10 ;
T_10.6 ;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x7faccb812470_0;
    %store/vec4 v0x7faccb801d30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faccb812b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faccb8127b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7faccb8129e0_0, 0, 2;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x7faccb8122b0_0;
    %store/vec4 v0x7faccb801d30_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faccb8125d0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x7faccb812470_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7faccb811fd0_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7faccb8129e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faccb812a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faccb8127b0_0, 0, 1;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7faccb800490;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faccb813df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faccb813760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faccb813ba0_0, 0, 1;
    %end;
    .thread T_11, $init;
    .scope S_0x7faccb800490;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0x7faccb8138a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x7faccb8138a0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7faccb800490;
T_13 ;
    %vpi_call/w 3 146 "$dumpfile", "Heap_tb.vcd" {0 0 0};
    %vpi_call/w 3 147 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7faccb800490 {0 0 0};
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faccb813df0_0, 0;
    %delay 2, 0;
    %fork TD_Heap_tb.allocTest, S_0x7faccb800bb0;
    %join;
    %delay 2, 0;
    %fork TD_Heap_tb.freeTest, S_0x7faccb8012f0;
    %join;
    %delay 2, 0;
    %fork TD_Heap_tb.alloc1, S_0x7faccb800850;
    %join;
    %delay 2, 0;
    %fork TD_Heap_tb.alloc2, S_0x7faccb8009e0;
    %join;
    %delay 2, 0;
    %fork TD_Heap_tb.free1, S_0x7faccb800f30;
    %join;
    %delay 2, 0;
    %fork TD_Heap_tb.free2, S_0x7faccb801130;
    %join;
    %delay 2, 0;
    %fork TD_Heap_tb.allocWhenHeapEndIsAtMax, S_0x7faccb800d70;
    %join;
    %delay 2, 0;
    %vpi_call/w 3 156 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "Heap_tb.v";
    "Heap.v";
    "IceRam.v";
