{"vcs1":{"timestamp_begin":1727639304.959993276, "rt":2.20, "ut":0.50, "st":0.26}}
{"vcselab":{"timestamp_begin":1727639307.228822624, "rt":1.08, "ut":0.28, "st":0.18}}
{"link":{"timestamp_begin":1727639308.397378118, "rt":0.38, "ut":0.14, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727639304.355919818}
{"VCS_COMP_START_TIME": 1727639304.355919818}
{"VCS_COMP_END_TIME": 1727639310.322266735}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SPEC_4_3 +notimingchecks"}
{"vcs1": {"peak_mem": 331100}}
{"stitch_vcselab": {"peak_mem": 223356}}
