

================================================================
== Vivado HLS Report for 'scalef'
================================================================
* Date:           Sat May 15 13:35:09 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        imageprosseing
* Solution:       scalefactorloopunroll
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.983|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16501|  16501|  16501|  16501|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+-----------------------+-----+-----+-----+-----+---------+
        |                                   |                       |  Latency  |  Interval | Pipeline|
        |              Instance             |         Module        | min | max | min | max |   Type  |
        +-----------------------------------+-----------------------+-----+-----+-----+-----+---------+
        |grp_p_hls_fptosi_double_s_fu_1873  |p_hls_fptosi_double_s  |    2|    2|    2|    2|   none  |
        |grp_p_hls_fptosi_double_s_fu_1879  |p_hls_fptosi_double_s  |    2|    2|    2|    2|   none  |
        +-----------------------------------+-----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- row     |  16500|  16500|       165|          -|          -|   100|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1913|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     22|    1592|   4028|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|   1385|    -|
|Register         |        -|      -|    2914|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     22|    4506|   7326|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     10|       4|     13|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-----------------------+---------+-------+-----+-----+-----+
    |              Instance             |         Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------------------+-----------------------+---------+-------+-----+-----+-----+
    |grp_p_hls_fptosi_double_s_fu_1873  |p_hls_fptosi_double_s  |        0|      0|   67|  791|    0|
    |grp_p_hls_fptosi_double_s_fu_1879  |p_hls_fptosi_double_s  |        0|      0|   67|  791|    0|
    |scalef_dmul_64ns_bkb_U2            |scalef_dmul_64ns_bkb   |        0|     11|  317|  578|    0|
    |scalef_dmul_64ns_bkb_U3            |scalef_dmul_64ns_bkb   |        0|     11|  317|  578|    0|
    |scalef_sitodp_32ncud_U4            |scalef_sitodp_32ncud   |        0|      0|  412|  645|    0|
    |scalef_sitodp_32ncud_U5            |scalef_sitodp_32ncud   |        0|      0|  412|  645|    0|
    +-----------------------------------+-----------------------+---------+-------+-----+-----+-----+
    |Total                              |                       |        0|     22| 1592| 4028|    0|
    +-----------------------------------+-----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln24_10_fu_2201_p2            |     +    |      0|  0|  19|          14|           4|
    |add_ln24_11_fu_2212_p2            |     +    |      0|  0|  19|          14|           4|
    |add_ln24_12_fu_2223_p2            |     +    |      0|  0|  19|          14|           5|
    |add_ln24_13_fu_2234_p2            |     +    |      0|  0|  19|          14|           5|
    |add_ln24_14_fu_2245_p2            |     +    |      0|  0|  19|          14|           5|
    |add_ln24_15_fu_2256_p2            |     +    |      0|  0|  19|          14|           5|
    |add_ln24_16_fu_2267_p2            |     +    |      0|  0|  19|          14|           5|
    |add_ln24_17_fu_2278_p2            |     +    |      0|  0|  19|          14|           5|
    |add_ln24_18_fu_2289_p2            |     +    |      0|  0|  19|          14|           5|
    |add_ln24_19_fu_2300_p2            |     +    |      0|  0|  19|          14|           5|
    |add_ln24_1_fu_2102_p2             |     +    |      0|  0|  19|          14|           3|
    |add_ln24_20_fu_2311_p2            |     +    |      0|  0|  19|          14|           5|
    |add_ln24_21_fu_2322_p2            |     +    |      0|  0|  19|          14|           5|
    |add_ln24_22_fu_2333_p2            |     +    |      0|  0|  19|          14|           5|
    |add_ln24_23_fu_2344_p2            |     +    |      0|  0|  19|          14|           5|
    |add_ln24_24_fu_2355_p2            |     +    |      0|  0|  19|          14|           5|
    |add_ln24_25_fu_2366_p2            |     +    |      0|  0|  19|          14|           5|
    |add_ln24_26_fu_2377_p2            |     +    |      0|  0|  19|          14|           5|
    |add_ln24_27_fu_2388_p2            |     +    |      0|  0|  19|          14|           5|
    |add_ln24_28_fu_2399_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_29_fu_2410_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_2_fu_2113_p2             |     +    |      0|  0|  19|          14|           3|
    |add_ln24_30_fu_2421_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_31_fu_2432_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_32_fu_2443_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_33_fu_2454_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_34_fu_2465_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_35_fu_2476_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_36_fu_2487_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_37_fu_2498_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_38_fu_2509_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_39_fu_2520_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_3_fu_2124_p2             |     +    |      0|  0|  19|          14|           3|
    |add_ln24_40_fu_2531_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_41_fu_2542_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_42_fu_2553_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_43_fu_2564_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_44_fu_2575_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_45_fu_2586_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_46_fu_2597_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_47_fu_2608_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_48_fu_2619_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_49_fu_2630_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_4_fu_2135_p2             |     +    |      0|  0|  19|          14|           4|
    |add_ln24_50_fu_2641_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_51_fu_2652_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_52_fu_2663_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_53_fu_2674_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_54_fu_2685_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_55_fu_2696_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_56_fu_2707_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_57_fu_2718_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_58_fu_2729_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_59_fu_2740_p2            |     +    |      0|  0|  19|          14|           6|
    |add_ln24_5_fu_2146_p2             |     +    |      0|  0|  19|          14|           4|
    |add_ln24_60_fu_2751_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_61_fu_2762_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_62_fu_2773_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_63_fu_2784_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_64_fu_2795_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_65_fu_2806_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_66_fu_2817_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_67_fu_2828_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_68_fu_2839_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_69_fu_2850_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_6_fu_2157_p2             |     +    |      0|  0|  19|          14|           4|
    |add_ln24_70_fu_2861_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_71_fu_2872_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_72_fu_2883_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_73_fu_2894_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_74_fu_2905_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_75_fu_2916_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_76_fu_2927_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_77_fu_2938_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_78_fu_2949_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_79_fu_2960_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_7_fu_2168_p2             |     +    |      0|  0|  19|          14|           4|
    |add_ln24_80_fu_2971_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_81_fu_2982_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_82_fu_2993_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_83_fu_3004_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_84_fu_3015_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_85_fu_3026_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_86_fu_3037_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_87_fu_3048_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_88_fu_3059_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_89_fu_3070_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_8_fu_2179_p2             |     +    |      0|  0|  19|          14|           4|
    |add_ln24_90_fu_3081_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_91_fu_3092_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_92_fu_3103_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_93_fu_3114_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_94_fu_3131_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_95_fu_3142_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_96_fu_3125_p2            |     +    |      0|  0|  19|          14|           7|
    |add_ln24_9_fu_2190_p2             |     +    |      0|  0|  19|          14|           4|
    |add_ln24_fu_2091_p2               |     +    |      0|  0|  19|          14|           3|
    |i_fu_2052_p2                      |     +    |      0|  0|  15|           7|           1|
    |icmp_ln20_fu_2046_p2              |   icmp   |      0|  0|  11|           7|           6|
    |ap_block_state17_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |or_ln24_1_fu_2069_p2              |    or    |      0|  0|  14|          14|           2|
    |or_ln24_2_fu_2080_p2              |    or    |      0|  0|  14|          14|           2|
    |or_ln24_fu_2058_p2                |    or    |      0|  0|  14|          14|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1913|        1415|         588|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |  301|         67|    1|         67|
    |as_address0                          |  221|         51|   14|        714|
    |as_address1                          |  221|         51|   14|        714|
    |bs_address0                          |  221|         51|   14|        714|
    |bs_address1                          |  221|         51|   14|        714|
    |grp_fu_1885_p0                       |   38|          7|   64|        448|
    |grp_fu_1890_p0                       |   38|          7|   64|        448|
    |grp_fu_1895_p0                       |   38|          7|   32|        224|
    |grp_fu_1898_p0                       |   38|          7|   32|        224|
    |grp_p_hls_fptosi_double_s_fu_1873_x  |   15|          3|   64|        192|
    |grp_p_hls_fptosi_double_s_fu_1879_x  |   15|          3|   64|        192|
    |i_0_reg_1850                         |    9|          2|    7|         14|
    |phi_mul_reg_1861                     |    9|          2|   14|         28|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                | 1385|        309|  398|       4693|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |add_ln24_96_reg_4141                            |  14|   0|   14|          0|
    |ap_CS_fsm                                       |  66|   0|   66|          0|
    |grp_p_hls_fptosi_double_s_fu_1873_ap_start_reg  |   1|   0|    1|          0|
    |grp_p_hls_fptosi_double_s_fu_1879_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_1850                                    |   7|   0|    7|          0|
    |i_reg_3161                                      |   7|   0|    7|          0|
    |phi_mul_reg_1861                                |  14|   0|   14|          0|
    |reg_1901                                        |  32|   0|   32|          0|
    |reg_1906                                        |  32|   0|   32|          0|
    |reg_1911                                        |  32|   0|   32|          0|
    |reg_1916                                        |  32|   0|   32|          0|
    |reg_1921                                        |  32|   0|   32|          0|
    |reg_1926                                        |  32|   0|   32|          0|
    |reg_1931                                        |  32|   0|   32|          0|
    |reg_1936                                        |  32|   0|   32|          0|
    |reg_1941                                        |  32|   0|   32|          0|
    |reg_1946                                        |  32|   0|   32|          0|
    |reg_1951                                        |  32|   0|   32|          0|
    |reg_1956                                        |  32|   0|   32|          0|
    |reg_1961                                        |  64|   0|   64|          0|
    |reg_1966                                        |  64|   0|   64|          0|
    |reg_1971                                        |  64|   0|   64|          0|
    |reg_1976                                        |  64|   0|   64|          0|
    |reg_1981                                        |  64|   0|   64|          0|
    |reg_1986                                        |  64|   0|   64|          0|
    |reg_1991                                        |  64|   0|   64|          0|
    |reg_1996                                        |  64|   0|   64|          0|
    |reg_2001                                        |  64|   0|   64|          0|
    |reg_2006                                        |  64|   0|   64|          0|
    |reg_2011                                        |  64|   0|   64|          0|
    |reg_2016                                        |  64|   0|   64|          0|
    |reg_2021                                        |  64|   0|   64|          0|
    |reg_2026                                        |  64|   0|   64|          0|
    |reg_2031                                        |  64|   0|   64|          0|
    |reg_2036                                        |  64|   0|   64|          0|
    |zext_ln20_reg_3153                              |  14|   0|   64|         50|
    |zext_ln24_10_reg_3271                           |  14|   0|   64|         50|
    |zext_ln24_11_reg_3281                           |  14|   0|   64|         50|
    |zext_ln24_12_reg_3291                           |  14|   0|   64|         50|
    |zext_ln24_13_reg_3301                           |  14|   0|   64|         50|
    |zext_ln24_14_reg_3311                           |  14|   0|   64|         50|
    |zext_ln24_15_reg_3321                           |  14|   0|   64|         50|
    |zext_ln24_16_reg_3331                           |  14|   0|   64|         50|
    |zext_ln24_17_reg_3341                           |  14|   0|   64|         50|
    |zext_ln24_18_reg_3351                           |  14|   0|   64|         50|
    |zext_ln24_19_reg_3361                           |  14|   0|   64|         50|
    |zext_ln24_1_reg_3181                            |  13|   0|   64|         51|
    |zext_ln24_20_reg_3371                           |  14|   0|   64|         50|
    |zext_ln24_21_reg_3381                           |  14|   0|   64|         50|
    |zext_ln24_22_reg_3391                           |  14|   0|   64|         50|
    |zext_ln24_23_reg_3401                           |  14|   0|   64|         50|
    |zext_ln24_24_reg_3411                           |  14|   0|   64|         50|
    |zext_ln24_25_reg_3421                           |  14|   0|   64|         50|
    |zext_ln24_26_reg_3431                           |  14|   0|   64|         50|
    |zext_ln24_27_reg_3441                           |  14|   0|   64|         50|
    |zext_ln24_28_reg_3451                           |  14|   0|   64|         50|
    |zext_ln24_29_reg_3461                           |  14|   0|   64|         50|
    |zext_ln24_2_reg_3191                            |  12|   0|   64|         52|
    |zext_ln24_30_reg_3471                           |  14|   0|   64|         50|
    |zext_ln24_31_reg_3481                           |  14|   0|   64|         50|
    |zext_ln24_32_reg_3491                           |  14|   0|   64|         50|
    |zext_ln24_33_reg_3501                           |  14|   0|   64|         50|
    |zext_ln24_34_reg_3511                           |  14|   0|   64|         50|
    |zext_ln24_35_reg_3521                           |  14|   0|   64|         50|
    |zext_ln24_36_reg_3531                           |  14|   0|   64|         50|
    |zext_ln24_37_reg_3541                           |  14|   0|   64|         50|
    |zext_ln24_38_reg_3551                           |  14|   0|   64|         50|
    |zext_ln24_39_reg_3561                           |  14|   0|   64|         50|
    |zext_ln24_3_reg_3201                            |  14|   0|   64|         50|
    |zext_ln24_40_reg_3571                           |  14|   0|   64|         50|
    |zext_ln24_41_reg_3581                           |  14|   0|   64|         50|
    |zext_ln24_42_reg_3591                           |  14|   0|   64|         50|
    |zext_ln24_43_reg_3601                           |  14|   0|   64|         50|
    |zext_ln24_44_reg_3611                           |  14|   0|   64|         50|
    |zext_ln24_45_reg_3621                           |  14|   0|   64|         50|
    |zext_ln24_46_reg_3631                           |  14|   0|   64|         50|
    |zext_ln24_47_reg_3641                           |  14|   0|   64|         50|
    |zext_ln24_48_reg_3651                           |  14|   0|   64|         50|
    |zext_ln24_49_reg_3661                           |  14|   0|   64|         50|
    |zext_ln24_4_reg_3211                            |  14|   0|   64|         50|
    |zext_ln24_50_reg_3671                           |  14|   0|   64|         50|
    |zext_ln24_51_reg_3681                           |  14|   0|   64|         50|
    |zext_ln24_52_reg_3691                           |  14|   0|   64|         50|
    |zext_ln24_53_reg_3701                           |  14|   0|   64|         50|
    |zext_ln24_54_reg_3711                           |  14|   0|   64|         50|
    |zext_ln24_55_reg_3721                           |  14|   0|   64|         50|
    |zext_ln24_56_reg_3731                           |  14|   0|   64|         50|
    |zext_ln24_57_reg_3741                           |  14|   0|   64|         50|
    |zext_ln24_58_reg_3751                           |  14|   0|   64|         50|
    |zext_ln24_59_reg_3761                           |  14|   0|   64|         50|
    |zext_ln24_5_reg_3221                            |  14|   0|   64|         50|
    |zext_ln24_60_reg_3771                           |  14|   0|   64|         50|
    |zext_ln24_61_reg_3781                           |  14|   0|   64|         50|
    |zext_ln24_62_reg_3791                           |  14|   0|   64|         50|
    |zext_ln24_63_reg_3801                           |  14|   0|   64|         50|
    |zext_ln24_64_reg_3811                           |  14|   0|   64|         50|
    |zext_ln24_65_reg_3821                           |  14|   0|   64|         50|
    |zext_ln24_66_reg_3831                           |  14|   0|   64|         50|
    |zext_ln24_67_reg_3841                           |  14|   0|   64|         50|
    |zext_ln24_68_reg_3851                           |  14|   0|   64|         50|
    |zext_ln24_69_reg_3861                           |  14|   0|   64|         50|
    |zext_ln24_6_reg_3231                            |  14|   0|   64|         50|
    |zext_ln24_70_reg_3871                           |  14|   0|   64|         50|
    |zext_ln24_71_reg_3881                           |  14|   0|   64|         50|
    |zext_ln24_72_reg_3891                           |  14|   0|   64|         50|
    |zext_ln24_73_reg_3901                           |  14|   0|   64|         50|
    |zext_ln24_74_reg_3911                           |  14|   0|   64|         50|
    |zext_ln24_75_reg_3921                           |  14|   0|   64|         50|
    |zext_ln24_76_reg_3931                           |  14|   0|   64|         50|
    |zext_ln24_77_reg_3941                           |  14|   0|   64|         50|
    |zext_ln24_78_reg_3951                           |  14|   0|   64|         50|
    |zext_ln24_79_reg_3961                           |  14|   0|   64|         50|
    |zext_ln24_7_reg_3241                            |  14|   0|   64|         50|
    |zext_ln24_80_reg_3971                           |  14|   0|   64|         50|
    |zext_ln24_81_reg_3981                           |  14|   0|   64|         50|
    |zext_ln24_82_reg_3991                           |  14|   0|   64|         50|
    |zext_ln24_83_reg_4001                           |  14|   0|   64|         50|
    |zext_ln24_84_reg_4011                           |  14|   0|   64|         50|
    |zext_ln24_85_reg_4021                           |  14|   0|   64|         50|
    |zext_ln24_86_reg_4031                           |  14|   0|   64|         50|
    |zext_ln24_87_reg_4041                           |  14|   0|   64|         50|
    |zext_ln24_88_reg_4051                           |  14|   0|   64|         50|
    |zext_ln24_89_reg_4061                           |  14|   0|   64|         50|
    |zext_ln24_8_reg_3251                            |  14|   0|   64|         50|
    |zext_ln24_90_reg_4071                           |  14|   0|   64|         50|
    |zext_ln24_91_reg_4081                           |  14|   0|   64|         50|
    |zext_ln24_92_reg_4091                           |  14|   0|   64|         50|
    |zext_ln24_93_reg_4101                           |  14|   0|   64|         50|
    |zext_ln24_94_reg_4111                           |  14|   0|   64|         50|
    |zext_ln24_95_reg_4121                           |  14|   0|   64|         50|
    |zext_ln24_96_reg_4131                           |  14|   0|   64|         50|
    |zext_ln24_97_reg_4146                           |  14|   0|   64|         50|
    |zext_ln24_98_reg_4156                           |  14|   0|   64|         50|
    |zext_ln24_9_reg_3261                            |  14|   0|   64|         50|
    |zext_ln24_reg_3171                              |  13|   0|   64|         51|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |2914|   0| 7918|       5004|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |    scalef    | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |    scalef    | return value |
|ap_start     |  in |    1| ap_ctrl_hs |    scalef    | return value |
|ap_done      | out |    1| ap_ctrl_hs |    scalef    | return value |
|ap_idle      | out |    1| ap_ctrl_hs |    scalef    | return value |
|ap_ready     | out |    1| ap_ctrl_hs |    scalef    | return value |
|as_address0  | out |   14|  ap_memory |      as      |     array    |
|as_ce0       | out |    1|  ap_memory |      as      |     array    |
|as_q0        |  in |   32|  ap_memory |      as      |     array    |
|as_address1  | out |   14|  ap_memory |      as      |     array    |
|as_ce1       | out |    1|  ap_memory |      as      |     array    |
|as_q1        |  in |   32|  ap_memory |      as      |     array    |
|bs_address0  | out |   14|  ap_memory |      bs      |     array    |
|bs_ce0       | out |    1|  ap_memory |      bs      |     array    |
|bs_we0       | out |    1|  ap_memory |      bs      |     array    |
|bs_d0        | out |   32|  ap_memory |      bs      |     array    |
|bs_address1  | out |   14|  ap_memory |      bs      |     array    |
|bs_ce1       | out |    1|  ap_memory |      bs      |     array    |
|bs_we1       | out |    1|  ap_memory |      bs      |     array    |
|bs_d1        | out |   32|  ap_memory |      bs      |     array    |
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 66
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %as) nounwind, !map !64"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %bs) nounwind, !map !68"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @scalef_str) nounwind"   --->   Operation 69 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.76ns)   --->   "br label %1" [imageprosseing/imgpro.c:20]   --->   Operation 70 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 71 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %0 ], [ %add_ln24_96, %2 ]" [imageprosseing/imgpro.c:24]   --->   Operation 72 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i14 %phi_mul to i64" [imageprosseing/imgpro.c:20]   --->   Operation 73 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.48ns)   --->   "%icmp_ln20 = icmp eq i7 %i_0, -28" [imageprosseing/imgpro.c:20]   --->   Operation 74 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 75 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [imageprosseing/imgpro.c:20]   --->   Operation 76 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %3, label %2" [imageprosseing/imgpro.c:20]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%as_addr = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln20" [imageprosseing/imgpro.c:24]   --->   Operation 78 'getelementptr' 'as_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%or_ln24 = or i14 %phi_mul, 1" [imageprosseing/imgpro.c:24]   --->   Operation 79 'or' 'or_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i14 %or_ln24 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 80 'zext' 'zext_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%as_addr_1 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24" [imageprosseing/imgpro.c:24]   --->   Operation 81 'getelementptr' 'as_addr_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (3.25ns)   --->   "%as_load = load i32* %as_addr, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 82 'load' 'as_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_2 : Operation 83 [2/2] (3.25ns)   --->   "%as_load_1 = load i32* %as_addr_1, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 83 'load' 'as_load_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "ret void" [imageprosseing/imgpro.c:38]   --->   Operation 84 'ret' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%or_ln24_1 = or i14 %phi_mul, 2" [imageprosseing/imgpro.c:24]   --->   Operation 85 'or' 'or_ln24_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i14 %or_ln24_1 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 86 'zext' 'zext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%as_addr_2 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_1" [imageprosseing/imgpro.c:24]   --->   Operation 87 'getelementptr' 'as_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%or_ln24_2 = or i14 %phi_mul, 3" [imageprosseing/imgpro.c:24]   --->   Operation 88 'or' 'or_ln24_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i14 %or_ln24_2 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 89 'zext' 'zext_ln24_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%as_addr_3 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_2" [imageprosseing/imgpro.c:24]   --->   Operation 90 'getelementptr' 'as_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/2] (3.25ns)   --->   "%as_load = load i32* %as_addr, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 91 'load' 'as_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 92 [1/2] (3.25ns)   --->   "%as_load_1 = load i32* %as_addr_1, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 92 'load' 'as_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 93 [2/2] (3.25ns)   --->   "%as_load_2 = load i32* %as_addr_2, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 93 'load' 'as_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 94 [2/2] (3.25ns)   --->   "%as_load_3 = load i32* %as_addr_3, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 94 'load' 'as_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 95 [1/1] (1.81ns)   --->   "%add_ln24 = add i14 %phi_mul, 4" [imageprosseing/imgpro.c:24]   --->   Operation 95 'add' 'add_ln24' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln24_3 = zext i14 %add_ln24 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 96 'zext' 'zext_ln24_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%as_addr_4 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_3" [imageprosseing/imgpro.c:24]   --->   Operation 97 'getelementptr' 'as_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.81ns)   --->   "%add_ln24_1 = add i14 %phi_mul, 5" [imageprosseing/imgpro.c:24]   --->   Operation 98 'add' 'add_ln24_1' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln24_4 = zext i14 %add_ln24_1 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 99 'zext' 'zext_ln24_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%as_addr_5 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_4" [imageprosseing/imgpro.c:24]   --->   Operation 100 'getelementptr' 'as_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [6/6] (6.28ns)   --->   "%tmp = sitofp i32 %as_load to double" [imageprosseing/imgpro.c:24]   --->   Operation 101 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 102 [6/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %as_load_1 to double" [imageprosseing/imgpro.c:24]   --->   Operation 102 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 103 [1/2] (3.25ns)   --->   "%as_load_2 = load i32* %as_addr_2, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 103 'load' 'as_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 104 [1/2] (3.25ns)   --->   "%as_load_3 = load i32* %as_addr_3, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 104 'load' 'as_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 105 [2/2] (3.25ns)   --->   "%as_load_4 = load i32* %as_addr_4, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 105 'load' 'as_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 106 [2/2] (3.25ns)   --->   "%as_load_5 = load i32* %as_addr_5, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 106 'load' 'as_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 107 [1/1] (1.81ns)   --->   "%add_ln24_2 = add i14 %phi_mul, 6" [imageprosseing/imgpro.c:24]   --->   Operation 107 'add' 'add_ln24_2' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln24_5 = zext i14 %add_ln24_2 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 108 'zext' 'zext_ln24_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%as_addr_6 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_5" [imageprosseing/imgpro.c:24]   --->   Operation 109 'getelementptr' 'as_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (1.81ns)   --->   "%add_ln24_3 = add i14 %phi_mul, 7" [imageprosseing/imgpro.c:24]   --->   Operation 110 'add' 'add_ln24_3' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln24_6 = zext i14 %add_ln24_3 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 111 'zext' 'zext_ln24_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%as_addr_7 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_6" [imageprosseing/imgpro.c:24]   --->   Operation 112 'getelementptr' 'as_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [5/6] (6.28ns)   --->   "%tmp = sitofp i32 %as_load to double" [imageprosseing/imgpro.c:24]   --->   Operation 113 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 114 [5/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %as_load_1 to double" [imageprosseing/imgpro.c:24]   --->   Operation 114 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 115 [6/6] (6.28ns)   --->   "%tmp_16 = sitofp i32 %as_load_2 to double" [imageprosseing/imgpro.c:24]   --->   Operation 115 'sitodp' 'tmp_16' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 116 [6/6] (6.28ns)   --->   "%tmp_3 = sitofp i32 %as_load_3 to double" [imageprosseing/imgpro.c:24]   --->   Operation 116 'sitodp' 'tmp_3' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 117 [1/2] (3.25ns)   --->   "%as_load_4 = load i32* %as_addr_4, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 117 'load' 'as_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 118 [1/2] (3.25ns)   --->   "%as_load_5 = load i32* %as_addr_5, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 118 'load' 'as_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 119 [2/2] (3.25ns)   --->   "%as_load_6 = load i32* %as_addr_6, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 119 'load' 'as_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 120 [2/2] (3.25ns)   --->   "%as_load_7 = load i32* %as_addr_7, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 120 'load' 'as_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 121 [1/1] (1.81ns)   --->   "%add_ln24_4 = add i14 %phi_mul, 8" [imageprosseing/imgpro.c:24]   --->   Operation 121 'add' 'add_ln24_4' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln24_7 = zext i14 %add_ln24_4 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 122 'zext' 'zext_ln24_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%as_addr_8 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_7" [imageprosseing/imgpro.c:24]   --->   Operation 123 'getelementptr' 'as_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (1.81ns)   --->   "%add_ln24_5 = add i14 %phi_mul, 9" [imageprosseing/imgpro.c:24]   --->   Operation 124 'add' 'add_ln24_5' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln24_8 = zext i14 %add_ln24_5 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 125 'zext' 'zext_ln24_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%as_addr_9 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_8" [imageprosseing/imgpro.c:24]   --->   Operation 126 'getelementptr' 'as_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [4/6] (6.28ns)   --->   "%tmp = sitofp i32 %as_load to double" [imageprosseing/imgpro.c:24]   --->   Operation 127 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 128 [4/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %as_load_1 to double" [imageprosseing/imgpro.c:24]   --->   Operation 128 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 129 [5/6] (6.28ns)   --->   "%tmp_16 = sitofp i32 %as_load_2 to double" [imageprosseing/imgpro.c:24]   --->   Operation 129 'sitodp' 'tmp_16' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 130 [5/6] (6.28ns)   --->   "%tmp_3 = sitofp i32 %as_load_3 to double" [imageprosseing/imgpro.c:24]   --->   Operation 130 'sitodp' 'tmp_3' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 131 [6/6] (6.28ns)   --->   "%tmp_4 = sitofp i32 %as_load_4 to double" [imageprosseing/imgpro.c:24]   --->   Operation 131 'sitodp' 'tmp_4' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 132 [6/6] (6.28ns)   --->   "%tmp_5 = sitofp i32 %as_load_5 to double" [imageprosseing/imgpro.c:24]   --->   Operation 132 'sitodp' 'tmp_5' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 133 [1/2] (3.25ns)   --->   "%as_load_6 = load i32* %as_addr_6, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 133 'load' 'as_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 134 [1/2] (3.25ns)   --->   "%as_load_7 = load i32* %as_addr_7, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 134 'load' 'as_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 135 [2/2] (3.25ns)   --->   "%as_load_8 = load i32* %as_addr_8, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 135 'load' 'as_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 136 [2/2] (3.25ns)   --->   "%as_load_9 = load i32* %as_addr_9, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 136 'load' 'as_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 137 [1/1] (1.81ns)   --->   "%add_ln24_6 = add i14 %phi_mul, 10" [imageprosseing/imgpro.c:24]   --->   Operation 137 'add' 'add_ln24_6' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln24_9 = zext i14 %add_ln24_6 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 138 'zext' 'zext_ln24_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%as_addr_10 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_9" [imageprosseing/imgpro.c:24]   --->   Operation 139 'getelementptr' 'as_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (1.81ns)   --->   "%add_ln24_7 = add i14 %phi_mul, 11" [imageprosseing/imgpro.c:24]   --->   Operation 140 'add' 'add_ln24_7' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln24_10 = zext i14 %add_ln24_7 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 141 'zext' 'zext_ln24_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%as_addr_11 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_10" [imageprosseing/imgpro.c:24]   --->   Operation 142 'getelementptr' 'as_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [3/6] (6.28ns)   --->   "%tmp = sitofp i32 %as_load to double" [imageprosseing/imgpro.c:24]   --->   Operation 143 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 144 [3/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %as_load_1 to double" [imageprosseing/imgpro.c:24]   --->   Operation 144 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 145 [4/6] (6.28ns)   --->   "%tmp_16 = sitofp i32 %as_load_2 to double" [imageprosseing/imgpro.c:24]   --->   Operation 145 'sitodp' 'tmp_16' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 146 [4/6] (6.28ns)   --->   "%tmp_3 = sitofp i32 %as_load_3 to double" [imageprosseing/imgpro.c:24]   --->   Operation 146 'sitodp' 'tmp_3' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 147 [5/6] (6.28ns)   --->   "%tmp_4 = sitofp i32 %as_load_4 to double" [imageprosseing/imgpro.c:24]   --->   Operation 147 'sitodp' 'tmp_4' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 148 [5/6] (6.28ns)   --->   "%tmp_5 = sitofp i32 %as_load_5 to double" [imageprosseing/imgpro.c:24]   --->   Operation 148 'sitodp' 'tmp_5' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 149 [6/6] (6.28ns)   --->   "%tmp_6 = sitofp i32 %as_load_6 to double" [imageprosseing/imgpro.c:24]   --->   Operation 149 'sitodp' 'tmp_6' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 150 [6/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %as_load_7 to double" [imageprosseing/imgpro.c:24]   --->   Operation 150 'sitodp' 'tmp_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 151 [1/2] (3.25ns)   --->   "%as_load_8 = load i32* %as_addr_8, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 151 'load' 'as_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 152 [1/2] (3.25ns)   --->   "%as_load_9 = load i32* %as_addr_9, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 152 'load' 'as_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 153 [2/2] (3.25ns)   --->   "%as_load_10 = load i32* %as_addr_10, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 153 'load' 'as_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 154 [2/2] (3.25ns)   --->   "%as_load_11 = load i32* %as_addr_11, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 154 'load' 'as_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 8 <SV = 7> <Delay = 6.28>
ST_8 : Operation 155 [1/1] (1.81ns)   --->   "%add_ln24_8 = add i14 %phi_mul, 12" [imageprosseing/imgpro.c:24]   --->   Operation 155 'add' 'add_ln24_8' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln24_11 = zext i14 %add_ln24_8 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 156 'zext' 'zext_ln24_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%as_addr_12 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_11" [imageprosseing/imgpro.c:24]   --->   Operation 157 'getelementptr' 'as_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (1.81ns)   --->   "%add_ln24_9 = add i14 %phi_mul, 13" [imageprosseing/imgpro.c:24]   --->   Operation 158 'add' 'add_ln24_9' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln24_12 = zext i14 %add_ln24_9 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 159 'zext' 'zext_ln24_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%as_addr_13 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_12" [imageprosseing/imgpro.c:24]   --->   Operation 160 'getelementptr' 'as_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [2/6] (6.28ns)   --->   "%tmp = sitofp i32 %as_load to double" [imageprosseing/imgpro.c:24]   --->   Operation 161 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 162 [2/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %as_load_1 to double" [imageprosseing/imgpro.c:24]   --->   Operation 162 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 163 [3/6] (6.28ns)   --->   "%tmp_16 = sitofp i32 %as_load_2 to double" [imageprosseing/imgpro.c:24]   --->   Operation 163 'sitodp' 'tmp_16' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 164 [3/6] (6.28ns)   --->   "%tmp_3 = sitofp i32 %as_load_3 to double" [imageprosseing/imgpro.c:24]   --->   Operation 164 'sitodp' 'tmp_3' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 165 [4/6] (6.28ns)   --->   "%tmp_4 = sitofp i32 %as_load_4 to double" [imageprosseing/imgpro.c:24]   --->   Operation 165 'sitodp' 'tmp_4' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 166 [4/6] (6.28ns)   --->   "%tmp_5 = sitofp i32 %as_load_5 to double" [imageprosseing/imgpro.c:24]   --->   Operation 166 'sitodp' 'tmp_5' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 167 [5/6] (6.28ns)   --->   "%tmp_6 = sitofp i32 %as_load_6 to double" [imageprosseing/imgpro.c:24]   --->   Operation 167 'sitodp' 'tmp_6' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 168 [5/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %as_load_7 to double" [imageprosseing/imgpro.c:24]   --->   Operation 168 'sitodp' 'tmp_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 169 [6/6] (6.28ns)   --->   "%tmp_8 = sitofp i32 %as_load_8 to double" [imageprosseing/imgpro.c:24]   --->   Operation 169 'sitodp' 'tmp_8' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 170 [6/6] (6.28ns)   --->   "%tmp_9 = sitofp i32 %as_load_9 to double" [imageprosseing/imgpro.c:24]   --->   Operation 170 'sitodp' 'tmp_9' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 171 [1/2] (3.25ns)   --->   "%as_load_10 = load i32* %as_addr_10, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 171 'load' 'as_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 172 [1/2] (3.25ns)   --->   "%as_load_11 = load i32* %as_addr_11, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 172 'load' 'as_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 173 [2/2] (3.25ns)   --->   "%as_load_12 = load i32* %as_addr_12, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 173 'load' 'as_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 174 [2/2] (3.25ns)   --->   "%as_load_13 = load i32* %as_addr_13, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 174 'load' 'as_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 9 <SV = 8> <Delay = 6.28>
ST_9 : Operation 175 [1/1] (1.81ns)   --->   "%add_ln24_10 = add i14 %phi_mul, 14" [imageprosseing/imgpro.c:24]   --->   Operation 175 'add' 'add_ln24_10' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln24_13 = zext i14 %add_ln24_10 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 176 'zext' 'zext_ln24_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%as_addr_14 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_13" [imageprosseing/imgpro.c:24]   --->   Operation 177 'getelementptr' 'as_addr_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (1.81ns)   --->   "%add_ln24_11 = add i14 %phi_mul, 15" [imageprosseing/imgpro.c:24]   --->   Operation 178 'add' 'add_ln24_11' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln24_14 = zext i14 %add_ln24_11 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 179 'zext' 'zext_ln24_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%as_addr_15 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_14" [imageprosseing/imgpro.c:24]   --->   Operation 180 'getelementptr' 'as_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 181 [1/6] (6.28ns)   --->   "%tmp = sitofp i32 %as_load to double" [imageprosseing/imgpro.c:24]   --->   Operation 181 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 182 [1/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %as_load_1 to double" [imageprosseing/imgpro.c:24]   --->   Operation 182 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 183 [2/6] (6.28ns)   --->   "%tmp_16 = sitofp i32 %as_load_2 to double" [imageprosseing/imgpro.c:24]   --->   Operation 183 'sitodp' 'tmp_16' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 184 [2/6] (6.28ns)   --->   "%tmp_3 = sitofp i32 %as_load_3 to double" [imageprosseing/imgpro.c:24]   --->   Operation 184 'sitodp' 'tmp_3' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 185 [3/6] (6.28ns)   --->   "%tmp_4 = sitofp i32 %as_load_4 to double" [imageprosseing/imgpro.c:24]   --->   Operation 185 'sitodp' 'tmp_4' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 186 [3/6] (6.28ns)   --->   "%tmp_5 = sitofp i32 %as_load_5 to double" [imageprosseing/imgpro.c:24]   --->   Operation 186 'sitodp' 'tmp_5' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 187 [4/6] (6.28ns)   --->   "%tmp_6 = sitofp i32 %as_load_6 to double" [imageprosseing/imgpro.c:24]   --->   Operation 187 'sitodp' 'tmp_6' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 188 [4/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %as_load_7 to double" [imageprosseing/imgpro.c:24]   --->   Operation 188 'sitodp' 'tmp_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 189 [5/6] (6.28ns)   --->   "%tmp_8 = sitofp i32 %as_load_8 to double" [imageprosseing/imgpro.c:24]   --->   Operation 189 'sitodp' 'tmp_8' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 190 [5/6] (6.28ns)   --->   "%tmp_9 = sitofp i32 %as_load_9 to double" [imageprosseing/imgpro.c:24]   --->   Operation 190 'sitodp' 'tmp_9' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 191 [6/6] (6.28ns)   --->   "%tmp_10 = sitofp i32 %as_load_10 to double" [imageprosseing/imgpro.c:24]   --->   Operation 191 'sitodp' 'tmp_10' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 192 [6/6] (6.28ns)   --->   "%tmp_11 = sitofp i32 %as_load_11 to double" [imageprosseing/imgpro.c:24]   --->   Operation 192 'sitodp' 'tmp_11' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 193 [1/2] (3.25ns)   --->   "%as_load_12 = load i32* %as_addr_12, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 193 'load' 'as_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 194 [1/2] (3.25ns)   --->   "%as_load_13 = load i32* %as_addr_13, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 194 'load' 'as_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 195 [2/2] (3.25ns)   --->   "%as_load_14 = load i32* %as_addr_14, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 195 'load' 'as_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 196 [2/2] (3.25ns)   --->   "%as_load_15 = load i32* %as_addr_15, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 196 'load' 'as_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 10 <SV = 9> <Delay = 10.0>
ST_10 : Operation 197 [1/1] (1.81ns)   --->   "%add_ln24_12 = add i14 %phi_mul, 16" [imageprosseing/imgpro.c:24]   --->   Operation 197 'add' 'add_ln24_12' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln24_15 = zext i14 %add_ln24_12 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 198 'zext' 'zext_ln24_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%as_addr_16 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_15" [imageprosseing/imgpro.c:24]   --->   Operation 199 'getelementptr' 'as_addr_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (1.81ns)   --->   "%add_ln24_13 = add i14 %phi_mul, 17" [imageprosseing/imgpro.c:24]   --->   Operation 200 'add' 'add_ln24_13' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln24_16 = zext i14 %add_ln24_13 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 201 'zext' 'zext_ln24_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%as_addr_17 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_16" [imageprosseing/imgpro.c:24]   --->   Operation 202 'getelementptr' 'as_addr_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [6/6] (10.0ns)   --->   "%tmp_1 = fmul double %tmp, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 203 'dmul' 'tmp_1' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [6/6] (10.0ns)   --->   "%tmp_1_1 = fmul double %tmp_s, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 204 'dmul' 'tmp_1_1' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [1/6] (6.28ns)   --->   "%tmp_16 = sitofp i32 %as_load_2 to double" [imageprosseing/imgpro.c:24]   --->   Operation 205 'sitodp' 'tmp_16' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 206 [1/6] (6.28ns)   --->   "%tmp_3 = sitofp i32 %as_load_3 to double" [imageprosseing/imgpro.c:24]   --->   Operation 206 'sitodp' 'tmp_3' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 207 [2/6] (6.28ns)   --->   "%tmp_4 = sitofp i32 %as_load_4 to double" [imageprosseing/imgpro.c:24]   --->   Operation 207 'sitodp' 'tmp_4' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 208 [2/6] (6.28ns)   --->   "%tmp_5 = sitofp i32 %as_load_5 to double" [imageprosseing/imgpro.c:24]   --->   Operation 208 'sitodp' 'tmp_5' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 209 [3/6] (6.28ns)   --->   "%tmp_6 = sitofp i32 %as_load_6 to double" [imageprosseing/imgpro.c:24]   --->   Operation 209 'sitodp' 'tmp_6' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 210 [3/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %as_load_7 to double" [imageprosseing/imgpro.c:24]   --->   Operation 210 'sitodp' 'tmp_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 211 [4/6] (6.28ns)   --->   "%tmp_8 = sitofp i32 %as_load_8 to double" [imageprosseing/imgpro.c:24]   --->   Operation 211 'sitodp' 'tmp_8' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 212 [4/6] (6.28ns)   --->   "%tmp_9 = sitofp i32 %as_load_9 to double" [imageprosseing/imgpro.c:24]   --->   Operation 212 'sitodp' 'tmp_9' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 213 [5/6] (6.28ns)   --->   "%tmp_10 = sitofp i32 %as_load_10 to double" [imageprosseing/imgpro.c:24]   --->   Operation 213 'sitodp' 'tmp_10' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 214 [5/6] (6.28ns)   --->   "%tmp_11 = sitofp i32 %as_load_11 to double" [imageprosseing/imgpro.c:24]   --->   Operation 214 'sitodp' 'tmp_11' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 215 [6/6] (6.28ns)   --->   "%tmp_12 = sitofp i32 %as_load_12 to double" [imageprosseing/imgpro.c:24]   --->   Operation 215 'sitodp' 'tmp_12' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 216 [6/6] (6.28ns)   --->   "%tmp_13 = sitofp i32 %as_load_13 to double" [imageprosseing/imgpro.c:24]   --->   Operation 216 'sitodp' 'tmp_13' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 217 [1/2] (3.25ns)   --->   "%as_load_14 = load i32* %as_addr_14, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 217 'load' 'as_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 218 [1/2] (3.25ns)   --->   "%as_load_15 = load i32* %as_addr_15, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 218 'load' 'as_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 219 [2/2] (3.25ns)   --->   "%as_load_16 = load i32* %as_addr_16, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 219 'load' 'as_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 220 [2/2] (3.25ns)   --->   "%as_load_17 = load i32* %as_addr_17, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 220 'load' 'as_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 11 <SV = 10> <Delay = 10.0>
ST_11 : Operation 221 [1/1] (1.81ns)   --->   "%add_ln24_14 = add i14 %phi_mul, 18" [imageprosseing/imgpro.c:24]   --->   Operation 221 'add' 'add_ln24_14' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln24_17 = zext i14 %add_ln24_14 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 222 'zext' 'zext_ln24_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%as_addr_18 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_17" [imageprosseing/imgpro.c:24]   --->   Operation 223 'getelementptr' 'as_addr_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (1.81ns)   --->   "%add_ln24_15 = add i14 %phi_mul, 19" [imageprosseing/imgpro.c:24]   --->   Operation 224 'add' 'add_ln24_15' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln24_18 = zext i14 %add_ln24_15 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 225 'zext' 'zext_ln24_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%as_addr_19 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_18" [imageprosseing/imgpro.c:24]   --->   Operation 226 'getelementptr' 'as_addr_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 227 [5/6] (7.78ns)   --->   "%tmp_1 = fmul double %tmp, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 227 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 228 [5/6] (7.78ns)   --->   "%tmp_1_1 = fmul double %tmp_s, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 228 'dmul' 'tmp_1_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 229 [6/6] (10.0ns)   --->   "%tmp_1_2 = fmul double %tmp_16, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 229 'dmul' 'tmp_1_2' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 230 [6/6] (10.0ns)   --->   "%tmp_1_3 = fmul double %tmp_3, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 230 'dmul' 'tmp_1_3' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 231 [1/6] (6.28ns)   --->   "%tmp_4 = sitofp i32 %as_load_4 to double" [imageprosseing/imgpro.c:24]   --->   Operation 231 'sitodp' 'tmp_4' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 232 [1/6] (6.28ns)   --->   "%tmp_5 = sitofp i32 %as_load_5 to double" [imageprosseing/imgpro.c:24]   --->   Operation 232 'sitodp' 'tmp_5' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 233 [2/6] (6.28ns)   --->   "%tmp_6 = sitofp i32 %as_load_6 to double" [imageprosseing/imgpro.c:24]   --->   Operation 233 'sitodp' 'tmp_6' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 234 [2/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %as_load_7 to double" [imageprosseing/imgpro.c:24]   --->   Operation 234 'sitodp' 'tmp_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 235 [3/6] (6.28ns)   --->   "%tmp_8 = sitofp i32 %as_load_8 to double" [imageprosseing/imgpro.c:24]   --->   Operation 235 'sitodp' 'tmp_8' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 236 [3/6] (6.28ns)   --->   "%tmp_9 = sitofp i32 %as_load_9 to double" [imageprosseing/imgpro.c:24]   --->   Operation 236 'sitodp' 'tmp_9' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 237 [4/6] (6.28ns)   --->   "%tmp_10 = sitofp i32 %as_load_10 to double" [imageprosseing/imgpro.c:24]   --->   Operation 237 'sitodp' 'tmp_10' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 238 [4/6] (6.28ns)   --->   "%tmp_11 = sitofp i32 %as_load_11 to double" [imageprosseing/imgpro.c:24]   --->   Operation 238 'sitodp' 'tmp_11' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 239 [5/6] (6.28ns)   --->   "%tmp_12 = sitofp i32 %as_load_12 to double" [imageprosseing/imgpro.c:24]   --->   Operation 239 'sitodp' 'tmp_12' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 240 [5/6] (6.28ns)   --->   "%tmp_13 = sitofp i32 %as_load_13 to double" [imageprosseing/imgpro.c:24]   --->   Operation 240 'sitodp' 'tmp_13' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 241 [6/6] (6.28ns)   --->   "%tmp_14 = sitofp i32 %as_load_14 to double" [imageprosseing/imgpro.c:24]   --->   Operation 241 'sitodp' 'tmp_14' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 242 [6/6] (6.28ns)   --->   "%tmp_15 = sitofp i32 %as_load_15 to double" [imageprosseing/imgpro.c:24]   --->   Operation 242 'sitodp' 'tmp_15' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 243 [1/2] (3.25ns)   --->   "%as_load_16 = load i32* %as_addr_16, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 243 'load' 'as_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 244 [1/2] (3.25ns)   --->   "%as_load_17 = load i32* %as_addr_17, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 244 'load' 'as_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 245 [2/2] (3.25ns)   --->   "%as_load_18 = load i32* %as_addr_18, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 245 'load' 'as_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 246 [2/2] (3.25ns)   --->   "%as_load_19 = load i32* %as_addr_19, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 246 'load' 'as_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 12 <SV = 11> <Delay = 10.0>
ST_12 : Operation 247 [1/1] (1.81ns)   --->   "%add_ln24_16 = add i14 %phi_mul, 20" [imageprosseing/imgpro.c:24]   --->   Operation 247 'add' 'add_ln24_16' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln24_19 = zext i14 %add_ln24_16 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 248 'zext' 'zext_ln24_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "%as_addr_20 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_19" [imageprosseing/imgpro.c:24]   --->   Operation 249 'getelementptr' 'as_addr_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 250 [1/1] (1.81ns)   --->   "%add_ln24_17 = add i14 %phi_mul, 21" [imageprosseing/imgpro.c:24]   --->   Operation 250 'add' 'add_ln24_17' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln24_20 = zext i14 %add_ln24_17 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 251 'zext' 'zext_ln24_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "%as_addr_21 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_20" [imageprosseing/imgpro.c:24]   --->   Operation 252 'getelementptr' 'as_addr_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 253 [4/6] (7.78ns)   --->   "%tmp_1 = fmul double %tmp, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 253 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 254 [4/6] (7.78ns)   --->   "%tmp_1_1 = fmul double %tmp_s, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 254 'dmul' 'tmp_1_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 255 [5/6] (7.78ns)   --->   "%tmp_1_2 = fmul double %tmp_16, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 255 'dmul' 'tmp_1_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 256 [5/6] (7.78ns)   --->   "%tmp_1_3 = fmul double %tmp_3, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 256 'dmul' 'tmp_1_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 257 [6/6] (10.0ns)   --->   "%tmp_1_4 = fmul double %tmp_4, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 257 'dmul' 'tmp_1_4' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 258 [6/6] (10.0ns)   --->   "%tmp_1_5 = fmul double %tmp_5, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 258 'dmul' 'tmp_1_5' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 259 [1/6] (6.28ns)   --->   "%tmp_6 = sitofp i32 %as_load_6 to double" [imageprosseing/imgpro.c:24]   --->   Operation 259 'sitodp' 'tmp_6' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 260 [1/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %as_load_7 to double" [imageprosseing/imgpro.c:24]   --->   Operation 260 'sitodp' 'tmp_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 261 [2/6] (6.28ns)   --->   "%tmp_8 = sitofp i32 %as_load_8 to double" [imageprosseing/imgpro.c:24]   --->   Operation 261 'sitodp' 'tmp_8' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 262 [2/6] (6.28ns)   --->   "%tmp_9 = sitofp i32 %as_load_9 to double" [imageprosseing/imgpro.c:24]   --->   Operation 262 'sitodp' 'tmp_9' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 263 [3/6] (6.28ns)   --->   "%tmp_10 = sitofp i32 %as_load_10 to double" [imageprosseing/imgpro.c:24]   --->   Operation 263 'sitodp' 'tmp_10' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 264 [3/6] (6.28ns)   --->   "%tmp_11 = sitofp i32 %as_load_11 to double" [imageprosseing/imgpro.c:24]   --->   Operation 264 'sitodp' 'tmp_11' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 265 [4/6] (6.28ns)   --->   "%tmp_12 = sitofp i32 %as_load_12 to double" [imageprosseing/imgpro.c:24]   --->   Operation 265 'sitodp' 'tmp_12' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 266 [4/6] (6.28ns)   --->   "%tmp_13 = sitofp i32 %as_load_13 to double" [imageprosseing/imgpro.c:24]   --->   Operation 266 'sitodp' 'tmp_13' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 267 [5/6] (6.28ns)   --->   "%tmp_14 = sitofp i32 %as_load_14 to double" [imageprosseing/imgpro.c:24]   --->   Operation 267 'sitodp' 'tmp_14' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 268 [5/6] (6.28ns)   --->   "%tmp_15 = sitofp i32 %as_load_15 to double" [imageprosseing/imgpro.c:24]   --->   Operation 268 'sitodp' 'tmp_15' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 269 [6/6] (6.28ns)   --->   "%tmp_27 = sitofp i32 %as_load_16 to double" [imageprosseing/imgpro.c:24]   --->   Operation 269 'sitodp' 'tmp_27' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 270 [6/6] (6.28ns)   --->   "%tmp_17 = sitofp i32 %as_load_17 to double" [imageprosseing/imgpro.c:24]   --->   Operation 270 'sitodp' 'tmp_17' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 271 [1/2] (3.25ns)   --->   "%as_load_18 = load i32* %as_addr_18, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 271 'load' 'as_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 272 [1/2] (3.25ns)   --->   "%as_load_19 = load i32* %as_addr_19, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 272 'load' 'as_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 273 [2/2] (3.25ns)   --->   "%as_load_20 = load i32* %as_addr_20, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 273 'load' 'as_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 274 [2/2] (3.25ns)   --->   "%as_load_21 = load i32* %as_addr_21, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 274 'load' 'as_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 13 <SV = 12> <Delay = 10.0>
ST_13 : Operation 275 [1/1] (1.81ns)   --->   "%add_ln24_18 = add i14 %phi_mul, 22" [imageprosseing/imgpro.c:24]   --->   Operation 275 'add' 'add_ln24_18' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln24_21 = zext i14 %add_ln24_18 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 276 'zext' 'zext_ln24_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 277 [1/1] (0.00ns)   --->   "%as_addr_22 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_21" [imageprosseing/imgpro.c:24]   --->   Operation 277 'getelementptr' 'as_addr_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 278 [1/1] (1.81ns)   --->   "%add_ln24_19 = add i14 %phi_mul, 23" [imageprosseing/imgpro.c:24]   --->   Operation 278 'add' 'add_ln24_19' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln24_22 = zext i14 %add_ln24_19 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 279 'zext' 'zext_ln24_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 280 [1/1] (0.00ns)   --->   "%as_addr_23 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_22" [imageprosseing/imgpro.c:24]   --->   Operation 280 'getelementptr' 'as_addr_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 281 [3/6] (7.78ns)   --->   "%tmp_1 = fmul double %tmp, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 281 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 282 [3/6] (7.78ns)   --->   "%tmp_1_1 = fmul double %tmp_s, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 282 'dmul' 'tmp_1_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 283 [4/6] (7.78ns)   --->   "%tmp_1_2 = fmul double %tmp_16, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 283 'dmul' 'tmp_1_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 284 [4/6] (7.78ns)   --->   "%tmp_1_3 = fmul double %tmp_3, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 284 'dmul' 'tmp_1_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 285 [5/6] (7.78ns)   --->   "%tmp_1_4 = fmul double %tmp_4, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 285 'dmul' 'tmp_1_4' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 286 [5/6] (7.78ns)   --->   "%tmp_1_5 = fmul double %tmp_5, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 286 'dmul' 'tmp_1_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 287 [6/6] (10.0ns)   --->   "%tmp_1_6 = fmul double %tmp_6, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 287 'dmul' 'tmp_1_6' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 288 [6/6] (10.0ns)   --->   "%tmp_1_7 = fmul double %tmp_7, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 288 'dmul' 'tmp_1_7' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 289 [1/6] (6.28ns)   --->   "%tmp_8 = sitofp i32 %as_load_8 to double" [imageprosseing/imgpro.c:24]   --->   Operation 289 'sitodp' 'tmp_8' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 290 [1/6] (6.28ns)   --->   "%tmp_9 = sitofp i32 %as_load_9 to double" [imageprosseing/imgpro.c:24]   --->   Operation 290 'sitodp' 'tmp_9' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 291 [2/6] (6.28ns)   --->   "%tmp_10 = sitofp i32 %as_load_10 to double" [imageprosseing/imgpro.c:24]   --->   Operation 291 'sitodp' 'tmp_10' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 292 [2/6] (6.28ns)   --->   "%tmp_11 = sitofp i32 %as_load_11 to double" [imageprosseing/imgpro.c:24]   --->   Operation 292 'sitodp' 'tmp_11' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 293 [3/6] (6.28ns)   --->   "%tmp_12 = sitofp i32 %as_load_12 to double" [imageprosseing/imgpro.c:24]   --->   Operation 293 'sitodp' 'tmp_12' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 294 [3/6] (6.28ns)   --->   "%tmp_13 = sitofp i32 %as_load_13 to double" [imageprosseing/imgpro.c:24]   --->   Operation 294 'sitodp' 'tmp_13' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 295 [4/6] (6.28ns)   --->   "%tmp_14 = sitofp i32 %as_load_14 to double" [imageprosseing/imgpro.c:24]   --->   Operation 295 'sitodp' 'tmp_14' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 296 [4/6] (6.28ns)   --->   "%tmp_15 = sitofp i32 %as_load_15 to double" [imageprosseing/imgpro.c:24]   --->   Operation 296 'sitodp' 'tmp_15' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 297 [5/6] (6.28ns)   --->   "%tmp_27 = sitofp i32 %as_load_16 to double" [imageprosseing/imgpro.c:24]   --->   Operation 297 'sitodp' 'tmp_27' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 298 [5/6] (6.28ns)   --->   "%tmp_17 = sitofp i32 %as_load_17 to double" [imageprosseing/imgpro.c:24]   --->   Operation 298 'sitodp' 'tmp_17' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 299 [6/6] (6.28ns)   --->   "%tmp_18 = sitofp i32 %as_load_18 to double" [imageprosseing/imgpro.c:24]   --->   Operation 299 'sitodp' 'tmp_18' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 300 [6/6] (6.28ns)   --->   "%tmp_19 = sitofp i32 %as_load_19 to double" [imageprosseing/imgpro.c:24]   --->   Operation 300 'sitodp' 'tmp_19' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 301 [1/2] (3.25ns)   --->   "%as_load_20 = load i32* %as_addr_20, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 301 'load' 'as_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 302 [1/2] (3.25ns)   --->   "%as_load_21 = load i32* %as_addr_21, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 302 'load' 'as_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 303 [2/2] (3.25ns)   --->   "%as_load_22 = load i32* %as_addr_22, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 303 'load' 'as_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 304 [2/2] (3.25ns)   --->   "%as_load_23 = load i32* %as_addr_23, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 304 'load' 'as_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 14 <SV = 13> <Delay = 10.0>
ST_14 : Operation 305 [1/1] (1.81ns)   --->   "%add_ln24_20 = add i14 %phi_mul, 24" [imageprosseing/imgpro.c:24]   --->   Operation 305 'add' 'add_ln24_20' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln24_23 = zext i14 %add_ln24_20 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 306 'zext' 'zext_ln24_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 307 [1/1] (0.00ns)   --->   "%as_addr_24 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_23" [imageprosseing/imgpro.c:24]   --->   Operation 307 'getelementptr' 'as_addr_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 308 [1/1] (1.81ns)   --->   "%add_ln24_21 = add i14 %phi_mul, 25" [imageprosseing/imgpro.c:24]   --->   Operation 308 'add' 'add_ln24_21' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln24_24 = zext i14 %add_ln24_21 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 309 'zext' 'zext_ln24_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 310 [1/1] (0.00ns)   --->   "%as_addr_25 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_24" [imageprosseing/imgpro.c:24]   --->   Operation 310 'getelementptr' 'as_addr_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 311 [2/6] (7.78ns)   --->   "%tmp_1 = fmul double %tmp, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 311 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 312 [2/6] (7.78ns)   --->   "%tmp_1_1 = fmul double %tmp_s, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 312 'dmul' 'tmp_1_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 313 [3/6] (7.78ns)   --->   "%tmp_1_2 = fmul double %tmp_16, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 313 'dmul' 'tmp_1_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 314 [3/6] (7.78ns)   --->   "%tmp_1_3 = fmul double %tmp_3, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 314 'dmul' 'tmp_1_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 315 [4/6] (7.78ns)   --->   "%tmp_1_4 = fmul double %tmp_4, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 315 'dmul' 'tmp_1_4' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 316 [4/6] (7.78ns)   --->   "%tmp_1_5 = fmul double %tmp_5, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 316 'dmul' 'tmp_1_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 317 [5/6] (7.78ns)   --->   "%tmp_1_6 = fmul double %tmp_6, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 317 'dmul' 'tmp_1_6' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 318 [5/6] (7.78ns)   --->   "%tmp_1_7 = fmul double %tmp_7, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 318 'dmul' 'tmp_1_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 319 [6/6] (10.0ns)   --->   "%tmp_1_8 = fmul double %tmp_8, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 319 'dmul' 'tmp_1_8' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 320 [6/6] (10.0ns)   --->   "%tmp_1_9 = fmul double %tmp_9, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 320 'dmul' 'tmp_1_9' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 321 [1/6] (6.28ns)   --->   "%tmp_10 = sitofp i32 %as_load_10 to double" [imageprosseing/imgpro.c:24]   --->   Operation 321 'sitodp' 'tmp_10' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 322 [1/6] (6.28ns)   --->   "%tmp_11 = sitofp i32 %as_load_11 to double" [imageprosseing/imgpro.c:24]   --->   Operation 322 'sitodp' 'tmp_11' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 323 [2/6] (6.28ns)   --->   "%tmp_12 = sitofp i32 %as_load_12 to double" [imageprosseing/imgpro.c:24]   --->   Operation 323 'sitodp' 'tmp_12' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 324 [2/6] (6.28ns)   --->   "%tmp_13 = sitofp i32 %as_load_13 to double" [imageprosseing/imgpro.c:24]   --->   Operation 324 'sitodp' 'tmp_13' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 325 [3/6] (6.28ns)   --->   "%tmp_14 = sitofp i32 %as_load_14 to double" [imageprosseing/imgpro.c:24]   --->   Operation 325 'sitodp' 'tmp_14' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 326 [3/6] (6.28ns)   --->   "%tmp_15 = sitofp i32 %as_load_15 to double" [imageprosseing/imgpro.c:24]   --->   Operation 326 'sitodp' 'tmp_15' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 327 [4/6] (6.28ns)   --->   "%tmp_27 = sitofp i32 %as_load_16 to double" [imageprosseing/imgpro.c:24]   --->   Operation 327 'sitodp' 'tmp_27' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 328 [4/6] (6.28ns)   --->   "%tmp_17 = sitofp i32 %as_load_17 to double" [imageprosseing/imgpro.c:24]   --->   Operation 328 'sitodp' 'tmp_17' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 329 [5/6] (6.28ns)   --->   "%tmp_18 = sitofp i32 %as_load_18 to double" [imageprosseing/imgpro.c:24]   --->   Operation 329 'sitodp' 'tmp_18' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 330 [5/6] (6.28ns)   --->   "%tmp_19 = sitofp i32 %as_load_19 to double" [imageprosseing/imgpro.c:24]   --->   Operation 330 'sitodp' 'tmp_19' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 331 [6/6] (6.28ns)   --->   "%tmp_20 = sitofp i32 %as_load_20 to double" [imageprosseing/imgpro.c:24]   --->   Operation 331 'sitodp' 'tmp_20' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 332 [6/6] (6.28ns)   --->   "%tmp_21 = sitofp i32 %as_load_21 to double" [imageprosseing/imgpro.c:24]   --->   Operation 332 'sitodp' 'tmp_21' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 333 [1/2] (3.25ns)   --->   "%as_load_22 = load i32* %as_addr_22, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 333 'load' 'as_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 334 [1/2] (3.25ns)   --->   "%as_load_23 = load i32* %as_addr_23, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 334 'load' 'as_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 335 [2/2] (3.25ns)   --->   "%as_load_24 = load i32* %as_addr_24, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 335 'load' 'as_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 336 [2/2] (3.25ns)   --->   "%as_load_25 = load i32* %as_addr_25, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 336 'load' 'as_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 15 <SV = 14> <Delay = 10.0>
ST_15 : Operation 337 [1/1] (1.81ns)   --->   "%add_ln24_22 = add i14 %phi_mul, 26" [imageprosseing/imgpro.c:24]   --->   Operation 337 'add' 'add_ln24_22' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln24_25 = zext i14 %add_ln24_22 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 338 'zext' 'zext_ln24_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 339 [1/1] (0.00ns)   --->   "%as_addr_26 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_25" [imageprosseing/imgpro.c:24]   --->   Operation 339 'getelementptr' 'as_addr_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 340 [1/1] (1.81ns)   --->   "%add_ln24_23 = add i14 %phi_mul, 27" [imageprosseing/imgpro.c:24]   --->   Operation 340 'add' 'add_ln24_23' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln24_26 = zext i14 %add_ln24_23 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 341 'zext' 'zext_ln24_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 342 [1/1] (0.00ns)   --->   "%as_addr_27 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_26" [imageprosseing/imgpro.c:24]   --->   Operation 342 'getelementptr' 'as_addr_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 343 [1/6] (7.78ns)   --->   "%tmp_1 = fmul double %tmp, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 343 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 344 [1/6] (7.78ns)   --->   "%tmp_1_1 = fmul double %tmp_s, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 344 'dmul' 'tmp_1_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 345 [2/6] (7.78ns)   --->   "%tmp_1_2 = fmul double %tmp_16, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 345 'dmul' 'tmp_1_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 346 [2/6] (7.78ns)   --->   "%tmp_1_3 = fmul double %tmp_3, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 346 'dmul' 'tmp_1_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 347 [3/6] (7.78ns)   --->   "%tmp_1_4 = fmul double %tmp_4, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 347 'dmul' 'tmp_1_4' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 348 [3/6] (7.78ns)   --->   "%tmp_1_5 = fmul double %tmp_5, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 348 'dmul' 'tmp_1_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 349 [4/6] (7.78ns)   --->   "%tmp_1_6 = fmul double %tmp_6, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 349 'dmul' 'tmp_1_6' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 350 [4/6] (7.78ns)   --->   "%tmp_1_7 = fmul double %tmp_7, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 350 'dmul' 'tmp_1_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 351 [5/6] (7.78ns)   --->   "%tmp_1_8 = fmul double %tmp_8, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 351 'dmul' 'tmp_1_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 352 [5/6] (7.78ns)   --->   "%tmp_1_9 = fmul double %tmp_9, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 352 'dmul' 'tmp_1_9' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 353 [6/6] (10.0ns)   --->   "%tmp_1_s = fmul double %tmp_10, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 353 'dmul' 'tmp_1_s' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 354 [6/6] (10.0ns)   --->   "%tmp_1_10 = fmul double %tmp_11, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 354 'dmul' 'tmp_1_10' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 355 [1/6] (6.28ns)   --->   "%tmp_12 = sitofp i32 %as_load_12 to double" [imageprosseing/imgpro.c:24]   --->   Operation 355 'sitodp' 'tmp_12' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 356 [1/6] (6.28ns)   --->   "%tmp_13 = sitofp i32 %as_load_13 to double" [imageprosseing/imgpro.c:24]   --->   Operation 356 'sitodp' 'tmp_13' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 357 [2/6] (6.28ns)   --->   "%tmp_14 = sitofp i32 %as_load_14 to double" [imageprosseing/imgpro.c:24]   --->   Operation 357 'sitodp' 'tmp_14' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 358 [2/6] (6.28ns)   --->   "%tmp_15 = sitofp i32 %as_load_15 to double" [imageprosseing/imgpro.c:24]   --->   Operation 358 'sitodp' 'tmp_15' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 359 [3/6] (6.28ns)   --->   "%tmp_27 = sitofp i32 %as_load_16 to double" [imageprosseing/imgpro.c:24]   --->   Operation 359 'sitodp' 'tmp_27' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 360 [3/6] (6.28ns)   --->   "%tmp_17 = sitofp i32 %as_load_17 to double" [imageprosseing/imgpro.c:24]   --->   Operation 360 'sitodp' 'tmp_17' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 361 [4/6] (6.28ns)   --->   "%tmp_18 = sitofp i32 %as_load_18 to double" [imageprosseing/imgpro.c:24]   --->   Operation 361 'sitodp' 'tmp_18' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 362 [4/6] (6.28ns)   --->   "%tmp_19 = sitofp i32 %as_load_19 to double" [imageprosseing/imgpro.c:24]   --->   Operation 362 'sitodp' 'tmp_19' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 363 [5/6] (6.28ns)   --->   "%tmp_20 = sitofp i32 %as_load_20 to double" [imageprosseing/imgpro.c:24]   --->   Operation 363 'sitodp' 'tmp_20' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 364 [5/6] (6.28ns)   --->   "%tmp_21 = sitofp i32 %as_load_21 to double" [imageprosseing/imgpro.c:24]   --->   Operation 364 'sitodp' 'tmp_21' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 365 [6/6] (6.28ns)   --->   "%tmp_22 = sitofp i32 %as_load_22 to double" [imageprosseing/imgpro.c:24]   --->   Operation 365 'sitodp' 'tmp_22' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 366 [6/6] (6.28ns)   --->   "%tmp_23 = sitofp i32 %as_load_23 to double" [imageprosseing/imgpro.c:24]   --->   Operation 366 'sitodp' 'tmp_23' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 367 [1/2] (3.25ns)   --->   "%as_load_24 = load i32* %as_addr_24, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 367 'load' 'as_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 368 [1/2] (3.25ns)   --->   "%as_load_25 = load i32* %as_addr_25, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 368 'load' 'as_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 369 [2/2] (3.25ns)   --->   "%as_load_26 = load i32* %as_addr_26, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 369 'load' 'as_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 370 [2/2] (3.25ns)   --->   "%as_load_27 = load i32* %as_addr_27, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 370 'load' 'as_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 16 <SV = 15> <Delay = 10.9>
ST_16 : Operation 371 [1/1] (1.81ns)   --->   "%add_ln24_24 = add i14 %phi_mul, 28" [imageprosseing/imgpro.c:24]   --->   Operation 371 'add' 'add_ln24_24' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln24_27 = zext i14 %add_ln24_24 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 372 'zext' 'zext_ln24_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 373 [1/1] (0.00ns)   --->   "%as_addr_28 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_27" [imageprosseing/imgpro.c:24]   --->   Operation 373 'getelementptr' 'as_addr_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 374 [1/1] (1.81ns)   --->   "%add_ln24_25 = add i14 %phi_mul, 29" [imageprosseing/imgpro.c:24]   --->   Operation 374 'add' 'add_ln24_25' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln24_28 = zext i14 %add_ln24_25 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 375 'zext' 'zext_ln24_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 376 [1/1] (0.00ns)   --->   "%as_addr_29 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_28" [imageprosseing/imgpro.c:24]   --->   Operation 376 'getelementptr' 'as_addr_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 377 [2/2] (10.9ns)   --->   "%tmp_2 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1)" [imageprosseing/imgpro.c:24]   --->   Operation 377 'call' 'tmp_2' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 378 [2/2] (10.9ns)   --->   "%tmp_2_1 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_1)" [imageprosseing/imgpro.c:24]   --->   Operation 378 'call' 'tmp_2_1' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 379 [1/6] (7.78ns)   --->   "%tmp_1_2 = fmul double %tmp_16, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 379 'dmul' 'tmp_1_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 380 [1/6] (7.78ns)   --->   "%tmp_1_3 = fmul double %tmp_3, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 380 'dmul' 'tmp_1_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 381 [2/6] (7.78ns)   --->   "%tmp_1_4 = fmul double %tmp_4, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 381 'dmul' 'tmp_1_4' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 382 [2/6] (7.78ns)   --->   "%tmp_1_5 = fmul double %tmp_5, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 382 'dmul' 'tmp_1_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 383 [3/6] (7.78ns)   --->   "%tmp_1_6 = fmul double %tmp_6, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 383 'dmul' 'tmp_1_6' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 384 [3/6] (7.78ns)   --->   "%tmp_1_7 = fmul double %tmp_7, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 384 'dmul' 'tmp_1_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 385 [4/6] (7.78ns)   --->   "%tmp_1_8 = fmul double %tmp_8, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 385 'dmul' 'tmp_1_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 386 [4/6] (7.78ns)   --->   "%tmp_1_9 = fmul double %tmp_9, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 386 'dmul' 'tmp_1_9' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 387 [5/6] (7.78ns)   --->   "%tmp_1_s = fmul double %tmp_10, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 387 'dmul' 'tmp_1_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 388 [5/6] (7.78ns)   --->   "%tmp_1_10 = fmul double %tmp_11, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 388 'dmul' 'tmp_1_10' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 389 [6/6] (10.0ns)   --->   "%tmp_1_11 = fmul double %tmp_12, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 389 'dmul' 'tmp_1_11' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 390 [6/6] (10.0ns)   --->   "%tmp_1_12 = fmul double %tmp_13, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 390 'dmul' 'tmp_1_12' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 391 [1/6] (6.28ns)   --->   "%tmp_14 = sitofp i32 %as_load_14 to double" [imageprosseing/imgpro.c:24]   --->   Operation 391 'sitodp' 'tmp_14' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 392 [1/6] (6.28ns)   --->   "%tmp_15 = sitofp i32 %as_load_15 to double" [imageprosseing/imgpro.c:24]   --->   Operation 392 'sitodp' 'tmp_15' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 393 [2/6] (6.28ns)   --->   "%tmp_27 = sitofp i32 %as_load_16 to double" [imageprosseing/imgpro.c:24]   --->   Operation 393 'sitodp' 'tmp_27' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 394 [2/6] (6.28ns)   --->   "%tmp_17 = sitofp i32 %as_load_17 to double" [imageprosseing/imgpro.c:24]   --->   Operation 394 'sitodp' 'tmp_17' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 395 [3/6] (6.28ns)   --->   "%tmp_18 = sitofp i32 %as_load_18 to double" [imageprosseing/imgpro.c:24]   --->   Operation 395 'sitodp' 'tmp_18' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 396 [3/6] (6.28ns)   --->   "%tmp_19 = sitofp i32 %as_load_19 to double" [imageprosseing/imgpro.c:24]   --->   Operation 396 'sitodp' 'tmp_19' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 397 [4/6] (6.28ns)   --->   "%tmp_20 = sitofp i32 %as_load_20 to double" [imageprosseing/imgpro.c:24]   --->   Operation 397 'sitodp' 'tmp_20' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 398 [4/6] (6.28ns)   --->   "%tmp_21 = sitofp i32 %as_load_21 to double" [imageprosseing/imgpro.c:24]   --->   Operation 398 'sitodp' 'tmp_21' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 399 [5/6] (6.28ns)   --->   "%tmp_22 = sitofp i32 %as_load_22 to double" [imageprosseing/imgpro.c:24]   --->   Operation 399 'sitodp' 'tmp_22' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 400 [5/6] (6.28ns)   --->   "%tmp_23 = sitofp i32 %as_load_23 to double" [imageprosseing/imgpro.c:24]   --->   Operation 400 'sitodp' 'tmp_23' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 401 [6/6] (6.28ns)   --->   "%tmp_24 = sitofp i32 %as_load_24 to double" [imageprosseing/imgpro.c:24]   --->   Operation 401 'sitodp' 'tmp_24' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 402 [6/6] (6.28ns)   --->   "%tmp_25 = sitofp i32 %as_load_25 to double" [imageprosseing/imgpro.c:24]   --->   Operation 402 'sitodp' 'tmp_25' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 403 [1/2] (3.25ns)   --->   "%as_load_26 = load i32* %as_addr_26, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 403 'load' 'as_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 404 [1/2] (3.25ns)   --->   "%as_load_27 = load i32* %as_addr_27, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 404 'load' 'as_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 405 [2/2] (3.25ns)   --->   "%as_load_28 = load i32* %as_addr_28, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 405 'load' 'as_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 406 [2/2] (3.25ns)   --->   "%as_load_29 = load i32* %as_addr_29, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 406 'load' 'as_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 17 <SV = 16> <Delay = 10.9>
ST_17 : Operation 407 [1/1] (1.81ns)   --->   "%add_ln24_26 = add i14 %phi_mul, 30" [imageprosseing/imgpro.c:24]   --->   Operation 407 'add' 'add_ln24_26' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln24_29 = zext i14 %add_ln24_26 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 408 'zext' 'zext_ln24_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 409 [1/1] (0.00ns)   --->   "%as_addr_30 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_29" [imageprosseing/imgpro.c:24]   --->   Operation 409 'getelementptr' 'as_addr_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 410 [1/1] (1.81ns)   --->   "%add_ln24_27 = add i14 %phi_mul, 31" [imageprosseing/imgpro.c:24]   --->   Operation 410 'add' 'add_ln24_27' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln24_30 = zext i14 %add_ln24_27 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 411 'zext' 'zext_ln24_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 412 [1/1] (0.00ns)   --->   "%as_addr_31 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_30" [imageprosseing/imgpro.c:24]   --->   Operation 412 'getelementptr' 'as_addr_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 413 [1/1] (0.00ns)   --->   "%bs_addr = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln20" [imageprosseing/imgpro.c:24]   --->   Operation 413 'getelementptr' 'bs_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 414 [1/1] (0.00ns)   --->   "%bs_addr_1 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24" [imageprosseing/imgpro.c:24]   --->   Operation 414 'getelementptr' 'bs_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 415 [1/2] (3.25ns)   --->   "%tmp_2 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1)" [imageprosseing/imgpro.c:24]   --->   Operation 415 'call' 'tmp_2' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 416 [1/1] (3.25ns)   --->   "store i32 %tmp_2, i32* %bs_addr, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 416 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 417 [1/2] (3.25ns)   --->   "%tmp_2_1 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_1)" [imageprosseing/imgpro.c:24]   --->   Operation 417 'call' 'tmp_2_1' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 418 [1/1] (3.25ns)   --->   "store i32 %tmp_2_1, i32* %bs_addr_1, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 418 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 419 [2/2] (10.9ns)   --->   "%tmp_2_2 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_2)" [imageprosseing/imgpro.c:24]   --->   Operation 419 'call' 'tmp_2_2' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 420 [2/2] (10.9ns)   --->   "%tmp_2_3 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_3)" [imageprosseing/imgpro.c:24]   --->   Operation 420 'call' 'tmp_2_3' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 421 [1/6] (7.78ns)   --->   "%tmp_1_4 = fmul double %tmp_4, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 421 'dmul' 'tmp_1_4' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 422 [1/6] (7.78ns)   --->   "%tmp_1_5 = fmul double %tmp_5, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 422 'dmul' 'tmp_1_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 423 [2/6] (7.78ns)   --->   "%tmp_1_6 = fmul double %tmp_6, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 423 'dmul' 'tmp_1_6' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 424 [2/6] (7.78ns)   --->   "%tmp_1_7 = fmul double %tmp_7, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 424 'dmul' 'tmp_1_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 425 [3/6] (7.78ns)   --->   "%tmp_1_8 = fmul double %tmp_8, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 425 'dmul' 'tmp_1_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 426 [3/6] (7.78ns)   --->   "%tmp_1_9 = fmul double %tmp_9, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 426 'dmul' 'tmp_1_9' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 427 [4/6] (7.78ns)   --->   "%tmp_1_s = fmul double %tmp_10, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 427 'dmul' 'tmp_1_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 428 [4/6] (7.78ns)   --->   "%tmp_1_10 = fmul double %tmp_11, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 428 'dmul' 'tmp_1_10' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 429 [5/6] (7.78ns)   --->   "%tmp_1_11 = fmul double %tmp_12, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 429 'dmul' 'tmp_1_11' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 430 [5/6] (7.78ns)   --->   "%tmp_1_12 = fmul double %tmp_13, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 430 'dmul' 'tmp_1_12' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 431 [6/6] (10.0ns)   --->   "%tmp_1_13 = fmul double %tmp_14, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 431 'dmul' 'tmp_1_13' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 432 [6/6] (10.0ns)   --->   "%tmp_1_14 = fmul double %tmp_15, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 432 'dmul' 'tmp_1_14' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 433 [1/6] (6.28ns)   --->   "%tmp_27 = sitofp i32 %as_load_16 to double" [imageprosseing/imgpro.c:24]   --->   Operation 433 'sitodp' 'tmp_27' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 434 [1/6] (6.28ns)   --->   "%tmp_17 = sitofp i32 %as_load_17 to double" [imageprosseing/imgpro.c:24]   --->   Operation 434 'sitodp' 'tmp_17' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 435 [2/6] (6.28ns)   --->   "%tmp_18 = sitofp i32 %as_load_18 to double" [imageprosseing/imgpro.c:24]   --->   Operation 435 'sitodp' 'tmp_18' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 436 [2/6] (6.28ns)   --->   "%tmp_19 = sitofp i32 %as_load_19 to double" [imageprosseing/imgpro.c:24]   --->   Operation 436 'sitodp' 'tmp_19' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 437 [3/6] (6.28ns)   --->   "%tmp_20 = sitofp i32 %as_load_20 to double" [imageprosseing/imgpro.c:24]   --->   Operation 437 'sitodp' 'tmp_20' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 438 [3/6] (6.28ns)   --->   "%tmp_21 = sitofp i32 %as_load_21 to double" [imageprosseing/imgpro.c:24]   --->   Operation 438 'sitodp' 'tmp_21' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 439 [4/6] (6.28ns)   --->   "%tmp_22 = sitofp i32 %as_load_22 to double" [imageprosseing/imgpro.c:24]   --->   Operation 439 'sitodp' 'tmp_22' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 440 [4/6] (6.28ns)   --->   "%tmp_23 = sitofp i32 %as_load_23 to double" [imageprosseing/imgpro.c:24]   --->   Operation 440 'sitodp' 'tmp_23' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 441 [5/6] (6.28ns)   --->   "%tmp_24 = sitofp i32 %as_load_24 to double" [imageprosseing/imgpro.c:24]   --->   Operation 441 'sitodp' 'tmp_24' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 442 [5/6] (6.28ns)   --->   "%tmp_25 = sitofp i32 %as_load_25 to double" [imageprosseing/imgpro.c:24]   --->   Operation 442 'sitodp' 'tmp_25' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 443 [6/6] (6.28ns)   --->   "%tmp_26 = sitofp i32 %as_load_26 to double" [imageprosseing/imgpro.c:24]   --->   Operation 443 'sitodp' 'tmp_26' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 444 [6/6] (6.28ns)   --->   "%tmp_100 = sitofp i32 %as_load_27 to double" [imageprosseing/imgpro.c:24]   --->   Operation 444 'sitodp' 'tmp_100' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 445 [1/2] (3.25ns)   --->   "%as_load_28 = load i32* %as_addr_28, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 445 'load' 'as_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 446 [1/2] (3.25ns)   --->   "%as_load_29 = load i32* %as_addr_29, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 446 'load' 'as_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 447 [2/2] (3.25ns)   --->   "%as_load_30 = load i32* %as_addr_30, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 447 'load' 'as_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 448 [2/2] (3.25ns)   --->   "%as_load_31 = load i32* %as_addr_31, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 448 'load' 'as_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 18 <SV = 17> <Delay = 10.9>
ST_18 : Operation 449 [1/1] (1.81ns)   --->   "%add_ln24_28 = add i14 %phi_mul, 32" [imageprosseing/imgpro.c:24]   --->   Operation 449 'add' 'add_ln24_28' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln24_31 = zext i14 %add_ln24_28 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 450 'zext' 'zext_ln24_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 451 [1/1] (0.00ns)   --->   "%as_addr_32 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_31" [imageprosseing/imgpro.c:24]   --->   Operation 451 'getelementptr' 'as_addr_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 452 [1/1] (1.81ns)   --->   "%add_ln24_29 = add i14 %phi_mul, 33" [imageprosseing/imgpro.c:24]   --->   Operation 452 'add' 'add_ln24_29' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln24_32 = zext i14 %add_ln24_29 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 453 'zext' 'zext_ln24_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 454 [1/1] (0.00ns)   --->   "%as_addr_33 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_32" [imageprosseing/imgpro.c:24]   --->   Operation 454 'getelementptr' 'as_addr_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 455 [1/1] (0.00ns)   --->   "%bs_addr_2 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_1" [imageprosseing/imgpro.c:24]   --->   Operation 455 'getelementptr' 'bs_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 456 [1/1] (0.00ns)   --->   "%bs_addr_3 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_2" [imageprosseing/imgpro.c:24]   --->   Operation 456 'getelementptr' 'bs_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 457 [1/2] (3.25ns)   --->   "%tmp_2_2 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_2)" [imageprosseing/imgpro.c:24]   --->   Operation 457 'call' 'tmp_2_2' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 458 [1/1] (3.25ns)   --->   "store i32 %tmp_2_2, i32* %bs_addr_2, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 458 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 459 [1/2] (3.25ns)   --->   "%tmp_2_3 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_3)" [imageprosseing/imgpro.c:24]   --->   Operation 459 'call' 'tmp_2_3' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 460 [1/1] (3.25ns)   --->   "store i32 %tmp_2_3, i32* %bs_addr_3, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 460 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 461 [2/2] (10.9ns)   --->   "%tmp_2_4 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_4)" [imageprosseing/imgpro.c:24]   --->   Operation 461 'call' 'tmp_2_4' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 462 [2/2] (10.9ns)   --->   "%tmp_2_5 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_5)" [imageprosseing/imgpro.c:24]   --->   Operation 462 'call' 'tmp_2_5' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 463 [1/6] (7.78ns)   --->   "%tmp_1_6 = fmul double %tmp_6, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 463 'dmul' 'tmp_1_6' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 464 [1/6] (7.78ns)   --->   "%tmp_1_7 = fmul double %tmp_7, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 464 'dmul' 'tmp_1_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 465 [2/6] (7.78ns)   --->   "%tmp_1_8 = fmul double %tmp_8, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 465 'dmul' 'tmp_1_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 466 [2/6] (7.78ns)   --->   "%tmp_1_9 = fmul double %tmp_9, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 466 'dmul' 'tmp_1_9' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 467 [3/6] (7.78ns)   --->   "%tmp_1_s = fmul double %tmp_10, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 467 'dmul' 'tmp_1_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 468 [3/6] (7.78ns)   --->   "%tmp_1_10 = fmul double %tmp_11, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 468 'dmul' 'tmp_1_10' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 469 [4/6] (7.78ns)   --->   "%tmp_1_11 = fmul double %tmp_12, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 469 'dmul' 'tmp_1_11' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 470 [4/6] (7.78ns)   --->   "%tmp_1_12 = fmul double %tmp_13, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 470 'dmul' 'tmp_1_12' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 471 [5/6] (7.78ns)   --->   "%tmp_1_13 = fmul double %tmp_14, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 471 'dmul' 'tmp_1_13' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 472 [5/6] (7.78ns)   --->   "%tmp_1_14 = fmul double %tmp_15, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 472 'dmul' 'tmp_1_14' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 473 [6/6] (10.0ns)   --->   "%tmp_1_15 = fmul double %tmp_27, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 473 'dmul' 'tmp_1_15' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 474 [6/6] (10.0ns)   --->   "%tmp_1_16 = fmul double %tmp_17, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 474 'dmul' 'tmp_1_16' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 475 [1/6] (6.28ns)   --->   "%tmp_18 = sitofp i32 %as_load_18 to double" [imageprosseing/imgpro.c:24]   --->   Operation 475 'sitodp' 'tmp_18' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 476 [1/6] (6.28ns)   --->   "%tmp_19 = sitofp i32 %as_load_19 to double" [imageprosseing/imgpro.c:24]   --->   Operation 476 'sitodp' 'tmp_19' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 477 [2/6] (6.28ns)   --->   "%tmp_20 = sitofp i32 %as_load_20 to double" [imageprosseing/imgpro.c:24]   --->   Operation 477 'sitodp' 'tmp_20' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 478 [2/6] (6.28ns)   --->   "%tmp_21 = sitofp i32 %as_load_21 to double" [imageprosseing/imgpro.c:24]   --->   Operation 478 'sitodp' 'tmp_21' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 479 [3/6] (6.28ns)   --->   "%tmp_22 = sitofp i32 %as_load_22 to double" [imageprosseing/imgpro.c:24]   --->   Operation 479 'sitodp' 'tmp_22' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 480 [3/6] (6.28ns)   --->   "%tmp_23 = sitofp i32 %as_load_23 to double" [imageprosseing/imgpro.c:24]   --->   Operation 480 'sitodp' 'tmp_23' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 481 [4/6] (6.28ns)   --->   "%tmp_24 = sitofp i32 %as_load_24 to double" [imageprosseing/imgpro.c:24]   --->   Operation 481 'sitodp' 'tmp_24' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 482 [4/6] (6.28ns)   --->   "%tmp_25 = sitofp i32 %as_load_25 to double" [imageprosseing/imgpro.c:24]   --->   Operation 482 'sitodp' 'tmp_25' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 483 [5/6] (6.28ns)   --->   "%tmp_26 = sitofp i32 %as_load_26 to double" [imageprosseing/imgpro.c:24]   --->   Operation 483 'sitodp' 'tmp_26' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 484 [5/6] (6.28ns)   --->   "%tmp_100 = sitofp i32 %as_load_27 to double" [imageprosseing/imgpro.c:24]   --->   Operation 484 'sitodp' 'tmp_100' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 485 [6/6] (6.28ns)   --->   "%tmp_28 = sitofp i32 %as_load_28 to double" [imageprosseing/imgpro.c:24]   --->   Operation 485 'sitodp' 'tmp_28' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 486 [6/6] (6.28ns)   --->   "%tmp_29 = sitofp i32 %as_load_29 to double" [imageprosseing/imgpro.c:24]   --->   Operation 486 'sitodp' 'tmp_29' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 487 [1/2] (3.25ns)   --->   "%as_load_30 = load i32* %as_addr_30, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 487 'load' 'as_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 488 [1/2] (3.25ns)   --->   "%as_load_31 = load i32* %as_addr_31, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 488 'load' 'as_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 489 [2/2] (3.25ns)   --->   "%as_load_32 = load i32* %as_addr_32, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 489 'load' 'as_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 490 [2/2] (3.25ns)   --->   "%as_load_33 = load i32* %as_addr_33, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 490 'load' 'as_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 19 <SV = 18> <Delay = 10.9>
ST_19 : Operation 491 [1/1] (1.81ns)   --->   "%add_ln24_30 = add i14 %phi_mul, 34" [imageprosseing/imgpro.c:24]   --->   Operation 491 'add' 'add_ln24_30' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln24_33 = zext i14 %add_ln24_30 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 492 'zext' 'zext_ln24_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 493 [1/1] (0.00ns)   --->   "%as_addr_34 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_33" [imageprosseing/imgpro.c:24]   --->   Operation 493 'getelementptr' 'as_addr_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 494 [1/1] (1.81ns)   --->   "%add_ln24_31 = add i14 %phi_mul, 35" [imageprosseing/imgpro.c:24]   --->   Operation 494 'add' 'add_ln24_31' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln24_34 = zext i14 %add_ln24_31 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 495 'zext' 'zext_ln24_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 496 [1/1] (0.00ns)   --->   "%as_addr_35 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_34" [imageprosseing/imgpro.c:24]   --->   Operation 496 'getelementptr' 'as_addr_35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 497 [1/1] (0.00ns)   --->   "%bs_addr_4 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_3" [imageprosseing/imgpro.c:24]   --->   Operation 497 'getelementptr' 'bs_addr_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 498 [1/1] (0.00ns)   --->   "%bs_addr_5 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_4" [imageprosseing/imgpro.c:24]   --->   Operation 498 'getelementptr' 'bs_addr_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 499 [1/2] (3.25ns)   --->   "%tmp_2_4 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_4)" [imageprosseing/imgpro.c:24]   --->   Operation 499 'call' 'tmp_2_4' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 500 [1/1] (3.25ns)   --->   "store i32 %tmp_2_4, i32* %bs_addr_4, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 500 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 501 [1/2] (3.25ns)   --->   "%tmp_2_5 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_5)" [imageprosseing/imgpro.c:24]   --->   Operation 501 'call' 'tmp_2_5' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 502 [1/1] (3.25ns)   --->   "store i32 %tmp_2_5, i32* %bs_addr_5, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 502 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 503 [2/2] (10.9ns)   --->   "%tmp_2_6 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_6)" [imageprosseing/imgpro.c:24]   --->   Operation 503 'call' 'tmp_2_6' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 504 [2/2] (10.9ns)   --->   "%tmp_2_7 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_7)" [imageprosseing/imgpro.c:24]   --->   Operation 504 'call' 'tmp_2_7' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 505 [1/6] (7.78ns)   --->   "%tmp_1_8 = fmul double %tmp_8, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 505 'dmul' 'tmp_1_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 506 [1/6] (7.78ns)   --->   "%tmp_1_9 = fmul double %tmp_9, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 506 'dmul' 'tmp_1_9' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 507 [2/6] (7.78ns)   --->   "%tmp_1_s = fmul double %tmp_10, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 507 'dmul' 'tmp_1_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 508 [2/6] (7.78ns)   --->   "%tmp_1_10 = fmul double %tmp_11, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 508 'dmul' 'tmp_1_10' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 509 [3/6] (7.78ns)   --->   "%tmp_1_11 = fmul double %tmp_12, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 509 'dmul' 'tmp_1_11' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 510 [3/6] (7.78ns)   --->   "%tmp_1_12 = fmul double %tmp_13, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 510 'dmul' 'tmp_1_12' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 511 [4/6] (7.78ns)   --->   "%tmp_1_13 = fmul double %tmp_14, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 511 'dmul' 'tmp_1_13' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 512 [4/6] (7.78ns)   --->   "%tmp_1_14 = fmul double %tmp_15, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 512 'dmul' 'tmp_1_14' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 513 [5/6] (7.78ns)   --->   "%tmp_1_15 = fmul double %tmp_27, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 513 'dmul' 'tmp_1_15' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 514 [5/6] (7.78ns)   --->   "%tmp_1_16 = fmul double %tmp_17, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 514 'dmul' 'tmp_1_16' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 515 [6/6] (10.0ns)   --->   "%tmp_1_17 = fmul double %tmp_18, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 515 'dmul' 'tmp_1_17' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 516 [6/6] (10.0ns)   --->   "%tmp_1_18 = fmul double %tmp_19, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 516 'dmul' 'tmp_1_18' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 517 [1/6] (6.28ns)   --->   "%tmp_20 = sitofp i32 %as_load_20 to double" [imageprosseing/imgpro.c:24]   --->   Operation 517 'sitodp' 'tmp_20' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 518 [1/6] (6.28ns)   --->   "%tmp_21 = sitofp i32 %as_load_21 to double" [imageprosseing/imgpro.c:24]   --->   Operation 518 'sitodp' 'tmp_21' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 519 [2/6] (6.28ns)   --->   "%tmp_22 = sitofp i32 %as_load_22 to double" [imageprosseing/imgpro.c:24]   --->   Operation 519 'sitodp' 'tmp_22' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 520 [2/6] (6.28ns)   --->   "%tmp_23 = sitofp i32 %as_load_23 to double" [imageprosseing/imgpro.c:24]   --->   Operation 520 'sitodp' 'tmp_23' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 521 [3/6] (6.28ns)   --->   "%tmp_24 = sitofp i32 %as_load_24 to double" [imageprosseing/imgpro.c:24]   --->   Operation 521 'sitodp' 'tmp_24' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 522 [3/6] (6.28ns)   --->   "%tmp_25 = sitofp i32 %as_load_25 to double" [imageprosseing/imgpro.c:24]   --->   Operation 522 'sitodp' 'tmp_25' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 523 [4/6] (6.28ns)   --->   "%tmp_26 = sitofp i32 %as_load_26 to double" [imageprosseing/imgpro.c:24]   --->   Operation 523 'sitodp' 'tmp_26' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 524 [4/6] (6.28ns)   --->   "%tmp_100 = sitofp i32 %as_load_27 to double" [imageprosseing/imgpro.c:24]   --->   Operation 524 'sitodp' 'tmp_100' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 525 [5/6] (6.28ns)   --->   "%tmp_28 = sitofp i32 %as_load_28 to double" [imageprosseing/imgpro.c:24]   --->   Operation 525 'sitodp' 'tmp_28' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 526 [5/6] (6.28ns)   --->   "%tmp_29 = sitofp i32 %as_load_29 to double" [imageprosseing/imgpro.c:24]   --->   Operation 526 'sitodp' 'tmp_29' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 527 [6/6] (6.28ns)   --->   "%tmp_30 = sitofp i32 %as_load_30 to double" [imageprosseing/imgpro.c:24]   --->   Operation 527 'sitodp' 'tmp_30' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 528 [6/6] (6.28ns)   --->   "%tmp_31 = sitofp i32 %as_load_31 to double" [imageprosseing/imgpro.c:24]   --->   Operation 528 'sitodp' 'tmp_31' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 529 [1/2] (3.25ns)   --->   "%as_load_32 = load i32* %as_addr_32, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 529 'load' 'as_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 530 [1/2] (3.25ns)   --->   "%as_load_33 = load i32* %as_addr_33, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 530 'load' 'as_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 531 [2/2] (3.25ns)   --->   "%as_load_34 = load i32* %as_addr_34, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 531 'load' 'as_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 532 [2/2] (3.25ns)   --->   "%as_load_35 = load i32* %as_addr_35, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 532 'load' 'as_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 20 <SV = 19> <Delay = 10.9>
ST_20 : Operation 533 [1/1] (1.81ns)   --->   "%add_ln24_32 = add i14 %phi_mul, 36" [imageprosseing/imgpro.c:24]   --->   Operation 533 'add' 'add_ln24_32' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln24_35 = zext i14 %add_ln24_32 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 534 'zext' 'zext_ln24_35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 535 [1/1] (0.00ns)   --->   "%as_addr_36 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_35" [imageprosseing/imgpro.c:24]   --->   Operation 535 'getelementptr' 'as_addr_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 536 [1/1] (1.81ns)   --->   "%add_ln24_33 = add i14 %phi_mul, 37" [imageprosseing/imgpro.c:24]   --->   Operation 536 'add' 'add_ln24_33' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln24_36 = zext i14 %add_ln24_33 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 537 'zext' 'zext_ln24_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 538 [1/1] (0.00ns)   --->   "%as_addr_37 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_36" [imageprosseing/imgpro.c:24]   --->   Operation 538 'getelementptr' 'as_addr_37' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 539 [1/1] (0.00ns)   --->   "%bs_addr_6 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_5" [imageprosseing/imgpro.c:24]   --->   Operation 539 'getelementptr' 'bs_addr_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 540 [1/1] (0.00ns)   --->   "%bs_addr_7 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_6" [imageprosseing/imgpro.c:24]   --->   Operation 540 'getelementptr' 'bs_addr_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 541 [1/2] (3.25ns)   --->   "%tmp_2_6 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_6)" [imageprosseing/imgpro.c:24]   --->   Operation 541 'call' 'tmp_2_6' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 542 [1/1] (3.25ns)   --->   "store i32 %tmp_2_6, i32* %bs_addr_6, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 542 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 543 [1/2] (3.25ns)   --->   "%tmp_2_7 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_7)" [imageprosseing/imgpro.c:24]   --->   Operation 543 'call' 'tmp_2_7' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 544 [1/1] (3.25ns)   --->   "store i32 %tmp_2_7, i32* %bs_addr_7, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 544 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 545 [2/2] (10.9ns)   --->   "%tmp_2_8 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_8)" [imageprosseing/imgpro.c:24]   --->   Operation 545 'call' 'tmp_2_8' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 546 [2/2] (10.9ns)   --->   "%tmp_2_9 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_9)" [imageprosseing/imgpro.c:24]   --->   Operation 546 'call' 'tmp_2_9' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 547 [1/6] (7.78ns)   --->   "%tmp_1_s = fmul double %tmp_10, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 547 'dmul' 'tmp_1_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 548 [1/6] (7.78ns)   --->   "%tmp_1_10 = fmul double %tmp_11, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 548 'dmul' 'tmp_1_10' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 549 [2/6] (7.78ns)   --->   "%tmp_1_11 = fmul double %tmp_12, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 549 'dmul' 'tmp_1_11' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 550 [2/6] (7.78ns)   --->   "%tmp_1_12 = fmul double %tmp_13, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 550 'dmul' 'tmp_1_12' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 551 [3/6] (7.78ns)   --->   "%tmp_1_13 = fmul double %tmp_14, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 551 'dmul' 'tmp_1_13' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 552 [3/6] (7.78ns)   --->   "%tmp_1_14 = fmul double %tmp_15, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 552 'dmul' 'tmp_1_14' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 553 [4/6] (7.78ns)   --->   "%tmp_1_15 = fmul double %tmp_27, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 553 'dmul' 'tmp_1_15' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 554 [4/6] (7.78ns)   --->   "%tmp_1_16 = fmul double %tmp_17, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 554 'dmul' 'tmp_1_16' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 555 [5/6] (7.78ns)   --->   "%tmp_1_17 = fmul double %tmp_18, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 555 'dmul' 'tmp_1_17' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 556 [5/6] (7.78ns)   --->   "%tmp_1_18 = fmul double %tmp_19, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 556 'dmul' 'tmp_1_18' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 557 [6/6] (10.0ns)   --->   "%tmp_1_19 = fmul double %tmp_20, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 557 'dmul' 'tmp_1_19' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 558 [6/6] (10.0ns)   --->   "%tmp_1_20 = fmul double %tmp_21, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 558 'dmul' 'tmp_1_20' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 559 [1/6] (6.28ns)   --->   "%tmp_22 = sitofp i32 %as_load_22 to double" [imageprosseing/imgpro.c:24]   --->   Operation 559 'sitodp' 'tmp_22' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 560 [1/6] (6.28ns)   --->   "%tmp_23 = sitofp i32 %as_load_23 to double" [imageprosseing/imgpro.c:24]   --->   Operation 560 'sitodp' 'tmp_23' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 561 [2/6] (6.28ns)   --->   "%tmp_24 = sitofp i32 %as_load_24 to double" [imageprosseing/imgpro.c:24]   --->   Operation 561 'sitodp' 'tmp_24' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 562 [2/6] (6.28ns)   --->   "%tmp_25 = sitofp i32 %as_load_25 to double" [imageprosseing/imgpro.c:24]   --->   Operation 562 'sitodp' 'tmp_25' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 563 [3/6] (6.28ns)   --->   "%tmp_26 = sitofp i32 %as_load_26 to double" [imageprosseing/imgpro.c:24]   --->   Operation 563 'sitodp' 'tmp_26' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 564 [3/6] (6.28ns)   --->   "%tmp_100 = sitofp i32 %as_load_27 to double" [imageprosseing/imgpro.c:24]   --->   Operation 564 'sitodp' 'tmp_100' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 565 [4/6] (6.28ns)   --->   "%tmp_28 = sitofp i32 %as_load_28 to double" [imageprosseing/imgpro.c:24]   --->   Operation 565 'sitodp' 'tmp_28' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 566 [4/6] (6.28ns)   --->   "%tmp_29 = sitofp i32 %as_load_29 to double" [imageprosseing/imgpro.c:24]   --->   Operation 566 'sitodp' 'tmp_29' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 567 [5/6] (6.28ns)   --->   "%tmp_30 = sitofp i32 %as_load_30 to double" [imageprosseing/imgpro.c:24]   --->   Operation 567 'sitodp' 'tmp_30' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 568 [5/6] (6.28ns)   --->   "%tmp_31 = sitofp i32 %as_load_31 to double" [imageprosseing/imgpro.c:24]   --->   Operation 568 'sitodp' 'tmp_31' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 569 [6/6] (6.28ns)   --->   "%tmp_32 = sitofp i32 %as_load_32 to double" [imageprosseing/imgpro.c:24]   --->   Operation 569 'sitodp' 'tmp_32' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 570 [6/6] (6.28ns)   --->   "%tmp_33 = sitofp i32 %as_load_33 to double" [imageprosseing/imgpro.c:24]   --->   Operation 570 'sitodp' 'tmp_33' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 571 [1/2] (3.25ns)   --->   "%as_load_34 = load i32* %as_addr_34, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 571 'load' 'as_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 572 [1/2] (3.25ns)   --->   "%as_load_35 = load i32* %as_addr_35, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 572 'load' 'as_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 573 [2/2] (3.25ns)   --->   "%as_load_36 = load i32* %as_addr_36, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 573 'load' 'as_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 574 [2/2] (3.25ns)   --->   "%as_load_37 = load i32* %as_addr_37, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 574 'load' 'as_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 21 <SV = 20> <Delay = 10.9>
ST_21 : Operation 575 [1/1] (1.81ns)   --->   "%add_ln24_34 = add i14 %phi_mul, 38" [imageprosseing/imgpro.c:24]   --->   Operation 575 'add' 'add_ln24_34' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln24_37 = zext i14 %add_ln24_34 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 576 'zext' 'zext_ln24_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 577 [1/1] (0.00ns)   --->   "%as_addr_38 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_37" [imageprosseing/imgpro.c:24]   --->   Operation 577 'getelementptr' 'as_addr_38' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 578 [1/1] (1.81ns)   --->   "%add_ln24_35 = add i14 %phi_mul, 39" [imageprosseing/imgpro.c:24]   --->   Operation 578 'add' 'add_ln24_35' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln24_38 = zext i14 %add_ln24_35 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 579 'zext' 'zext_ln24_38' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 580 [1/1] (0.00ns)   --->   "%as_addr_39 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_38" [imageprosseing/imgpro.c:24]   --->   Operation 580 'getelementptr' 'as_addr_39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 581 [1/1] (0.00ns)   --->   "%bs_addr_8 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_7" [imageprosseing/imgpro.c:24]   --->   Operation 581 'getelementptr' 'bs_addr_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 582 [1/1] (0.00ns)   --->   "%bs_addr_9 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_8" [imageprosseing/imgpro.c:24]   --->   Operation 582 'getelementptr' 'bs_addr_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 583 [1/2] (3.25ns)   --->   "%tmp_2_8 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_8)" [imageprosseing/imgpro.c:24]   --->   Operation 583 'call' 'tmp_2_8' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 584 [1/1] (3.25ns)   --->   "store i32 %tmp_2_8, i32* %bs_addr_8, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 584 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 585 [1/2] (3.25ns)   --->   "%tmp_2_9 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_9)" [imageprosseing/imgpro.c:24]   --->   Operation 585 'call' 'tmp_2_9' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 586 [1/1] (3.25ns)   --->   "store i32 %tmp_2_9, i32* %bs_addr_9, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 586 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 587 [2/2] (10.9ns)   --->   "%tmp_2_s = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_s)" [imageprosseing/imgpro.c:24]   --->   Operation 587 'call' 'tmp_2_s' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 588 [2/2] (10.9ns)   --->   "%tmp_2_10 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_10)" [imageprosseing/imgpro.c:24]   --->   Operation 588 'call' 'tmp_2_10' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 589 [1/6] (7.78ns)   --->   "%tmp_1_11 = fmul double %tmp_12, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 589 'dmul' 'tmp_1_11' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 590 [1/6] (7.78ns)   --->   "%tmp_1_12 = fmul double %tmp_13, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 590 'dmul' 'tmp_1_12' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 591 [2/6] (7.78ns)   --->   "%tmp_1_13 = fmul double %tmp_14, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 591 'dmul' 'tmp_1_13' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 592 [2/6] (7.78ns)   --->   "%tmp_1_14 = fmul double %tmp_15, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 592 'dmul' 'tmp_1_14' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 593 [3/6] (7.78ns)   --->   "%tmp_1_15 = fmul double %tmp_27, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 593 'dmul' 'tmp_1_15' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 594 [3/6] (7.78ns)   --->   "%tmp_1_16 = fmul double %tmp_17, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 594 'dmul' 'tmp_1_16' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 595 [4/6] (7.78ns)   --->   "%tmp_1_17 = fmul double %tmp_18, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 595 'dmul' 'tmp_1_17' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 596 [4/6] (7.78ns)   --->   "%tmp_1_18 = fmul double %tmp_19, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 596 'dmul' 'tmp_1_18' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 597 [5/6] (7.78ns)   --->   "%tmp_1_19 = fmul double %tmp_20, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 597 'dmul' 'tmp_1_19' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 598 [5/6] (7.78ns)   --->   "%tmp_1_20 = fmul double %tmp_21, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 598 'dmul' 'tmp_1_20' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 599 [6/6] (10.0ns)   --->   "%tmp_1_21 = fmul double %tmp_22, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 599 'dmul' 'tmp_1_21' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 600 [6/6] (10.0ns)   --->   "%tmp_1_22 = fmul double %tmp_23, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 600 'dmul' 'tmp_1_22' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 601 [1/6] (6.28ns)   --->   "%tmp_24 = sitofp i32 %as_load_24 to double" [imageprosseing/imgpro.c:24]   --->   Operation 601 'sitodp' 'tmp_24' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 602 [1/6] (6.28ns)   --->   "%tmp_25 = sitofp i32 %as_load_25 to double" [imageprosseing/imgpro.c:24]   --->   Operation 602 'sitodp' 'tmp_25' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 603 [2/6] (6.28ns)   --->   "%tmp_26 = sitofp i32 %as_load_26 to double" [imageprosseing/imgpro.c:24]   --->   Operation 603 'sitodp' 'tmp_26' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 604 [2/6] (6.28ns)   --->   "%tmp_100 = sitofp i32 %as_load_27 to double" [imageprosseing/imgpro.c:24]   --->   Operation 604 'sitodp' 'tmp_100' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 605 [3/6] (6.28ns)   --->   "%tmp_28 = sitofp i32 %as_load_28 to double" [imageprosseing/imgpro.c:24]   --->   Operation 605 'sitodp' 'tmp_28' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 606 [3/6] (6.28ns)   --->   "%tmp_29 = sitofp i32 %as_load_29 to double" [imageprosseing/imgpro.c:24]   --->   Operation 606 'sitodp' 'tmp_29' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 607 [4/6] (6.28ns)   --->   "%tmp_30 = sitofp i32 %as_load_30 to double" [imageprosseing/imgpro.c:24]   --->   Operation 607 'sitodp' 'tmp_30' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 608 [4/6] (6.28ns)   --->   "%tmp_31 = sitofp i32 %as_load_31 to double" [imageprosseing/imgpro.c:24]   --->   Operation 608 'sitodp' 'tmp_31' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 609 [5/6] (6.28ns)   --->   "%tmp_32 = sitofp i32 %as_load_32 to double" [imageprosseing/imgpro.c:24]   --->   Operation 609 'sitodp' 'tmp_32' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 610 [5/6] (6.28ns)   --->   "%tmp_33 = sitofp i32 %as_load_33 to double" [imageprosseing/imgpro.c:24]   --->   Operation 610 'sitodp' 'tmp_33' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 611 [6/6] (6.28ns)   --->   "%tmp_34 = sitofp i32 %as_load_34 to double" [imageprosseing/imgpro.c:24]   --->   Operation 611 'sitodp' 'tmp_34' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 612 [6/6] (6.28ns)   --->   "%tmp_35 = sitofp i32 %as_load_35 to double" [imageprosseing/imgpro.c:24]   --->   Operation 612 'sitodp' 'tmp_35' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 613 [1/2] (3.25ns)   --->   "%as_load_36 = load i32* %as_addr_36, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 613 'load' 'as_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 614 [1/2] (3.25ns)   --->   "%as_load_37 = load i32* %as_addr_37, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 614 'load' 'as_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 615 [2/2] (3.25ns)   --->   "%as_load_38 = load i32* %as_addr_38, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 615 'load' 'as_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 616 [2/2] (3.25ns)   --->   "%as_load_39 = load i32* %as_addr_39, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 616 'load' 'as_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 22 <SV = 21> <Delay = 10.9>
ST_22 : Operation 617 [1/1] (1.81ns)   --->   "%add_ln24_36 = add i14 %phi_mul, 40" [imageprosseing/imgpro.c:24]   --->   Operation 617 'add' 'add_ln24_36' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln24_39 = zext i14 %add_ln24_36 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 618 'zext' 'zext_ln24_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 619 [1/1] (0.00ns)   --->   "%as_addr_40 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_39" [imageprosseing/imgpro.c:24]   --->   Operation 619 'getelementptr' 'as_addr_40' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 620 [1/1] (1.81ns)   --->   "%add_ln24_37 = add i14 %phi_mul, 41" [imageprosseing/imgpro.c:24]   --->   Operation 620 'add' 'add_ln24_37' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln24_40 = zext i14 %add_ln24_37 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 621 'zext' 'zext_ln24_40' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 622 [1/1] (0.00ns)   --->   "%as_addr_41 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_40" [imageprosseing/imgpro.c:24]   --->   Operation 622 'getelementptr' 'as_addr_41' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 623 [1/1] (0.00ns)   --->   "%bs_addr_10 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_9" [imageprosseing/imgpro.c:24]   --->   Operation 623 'getelementptr' 'bs_addr_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 624 [1/1] (0.00ns)   --->   "%bs_addr_11 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_10" [imageprosseing/imgpro.c:24]   --->   Operation 624 'getelementptr' 'bs_addr_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 625 [1/2] (3.25ns)   --->   "%tmp_2_s = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_s)" [imageprosseing/imgpro.c:24]   --->   Operation 625 'call' 'tmp_2_s' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 626 [1/1] (3.25ns)   --->   "store i32 %tmp_2_s, i32* %bs_addr_10, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 626 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 627 [1/2] (3.25ns)   --->   "%tmp_2_10 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_10)" [imageprosseing/imgpro.c:24]   --->   Operation 627 'call' 'tmp_2_10' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 628 [1/1] (3.25ns)   --->   "store i32 %tmp_2_10, i32* %bs_addr_11, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 628 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 629 [2/2] (10.9ns)   --->   "%tmp_2_11 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_11)" [imageprosseing/imgpro.c:24]   --->   Operation 629 'call' 'tmp_2_11' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 630 [2/2] (10.9ns)   --->   "%tmp_2_12 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_12)" [imageprosseing/imgpro.c:24]   --->   Operation 630 'call' 'tmp_2_12' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 631 [1/6] (7.78ns)   --->   "%tmp_1_13 = fmul double %tmp_14, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 631 'dmul' 'tmp_1_13' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 632 [1/6] (7.78ns)   --->   "%tmp_1_14 = fmul double %tmp_15, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 632 'dmul' 'tmp_1_14' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 633 [2/6] (7.78ns)   --->   "%tmp_1_15 = fmul double %tmp_27, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 633 'dmul' 'tmp_1_15' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 634 [2/6] (7.78ns)   --->   "%tmp_1_16 = fmul double %tmp_17, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 634 'dmul' 'tmp_1_16' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 635 [3/6] (7.78ns)   --->   "%tmp_1_17 = fmul double %tmp_18, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 635 'dmul' 'tmp_1_17' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 636 [3/6] (7.78ns)   --->   "%tmp_1_18 = fmul double %tmp_19, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 636 'dmul' 'tmp_1_18' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 637 [4/6] (7.78ns)   --->   "%tmp_1_19 = fmul double %tmp_20, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 637 'dmul' 'tmp_1_19' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 638 [4/6] (7.78ns)   --->   "%tmp_1_20 = fmul double %tmp_21, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 638 'dmul' 'tmp_1_20' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 639 [5/6] (7.78ns)   --->   "%tmp_1_21 = fmul double %tmp_22, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 639 'dmul' 'tmp_1_21' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 640 [5/6] (7.78ns)   --->   "%tmp_1_22 = fmul double %tmp_23, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 640 'dmul' 'tmp_1_22' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 641 [6/6] (10.0ns)   --->   "%tmp_1_23 = fmul double %tmp_24, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 641 'dmul' 'tmp_1_23' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 642 [6/6] (10.0ns)   --->   "%tmp_1_24 = fmul double %tmp_25, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 642 'dmul' 'tmp_1_24' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 643 [1/6] (6.28ns)   --->   "%tmp_26 = sitofp i32 %as_load_26 to double" [imageprosseing/imgpro.c:24]   --->   Operation 643 'sitodp' 'tmp_26' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 644 [1/6] (6.28ns)   --->   "%tmp_100 = sitofp i32 %as_load_27 to double" [imageprosseing/imgpro.c:24]   --->   Operation 644 'sitodp' 'tmp_100' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 645 [2/6] (6.28ns)   --->   "%tmp_28 = sitofp i32 %as_load_28 to double" [imageprosseing/imgpro.c:24]   --->   Operation 645 'sitodp' 'tmp_28' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 646 [2/6] (6.28ns)   --->   "%tmp_29 = sitofp i32 %as_load_29 to double" [imageprosseing/imgpro.c:24]   --->   Operation 646 'sitodp' 'tmp_29' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 647 [3/6] (6.28ns)   --->   "%tmp_30 = sitofp i32 %as_load_30 to double" [imageprosseing/imgpro.c:24]   --->   Operation 647 'sitodp' 'tmp_30' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 648 [3/6] (6.28ns)   --->   "%tmp_31 = sitofp i32 %as_load_31 to double" [imageprosseing/imgpro.c:24]   --->   Operation 648 'sitodp' 'tmp_31' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 649 [4/6] (6.28ns)   --->   "%tmp_32 = sitofp i32 %as_load_32 to double" [imageprosseing/imgpro.c:24]   --->   Operation 649 'sitodp' 'tmp_32' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 650 [4/6] (6.28ns)   --->   "%tmp_33 = sitofp i32 %as_load_33 to double" [imageprosseing/imgpro.c:24]   --->   Operation 650 'sitodp' 'tmp_33' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 651 [5/6] (6.28ns)   --->   "%tmp_34 = sitofp i32 %as_load_34 to double" [imageprosseing/imgpro.c:24]   --->   Operation 651 'sitodp' 'tmp_34' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 652 [5/6] (6.28ns)   --->   "%tmp_35 = sitofp i32 %as_load_35 to double" [imageprosseing/imgpro.c:24]   --->   Operation 652 'sitodp' 'tmp_35' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 653 [6/6] (6.28ns)   --->   "%tmp_36 = sitofp i32 %as_load_36 to double" [imageprosseing/imgpro.c:24]   --->   Operation 653 'sitodp' 'tmp_36' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 654 [6/6] (6.28ns)   --->   "%tmp_37 = sitofp i32 %as_load_37 to double" [imageprosseing/imgpro.c:24]   --->   Operation 654 'sitodp' 'tmp_37' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 655 [1/2] (3.25ns)   --->   "%as_load_38 = load i32* %as_addr_38, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 655 'load' 'as_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 656 [1/2] (3.25ns)   --->   "%as_load_39 = load i32* %as_addr_39, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 656 'load' 'as_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 657 [2/2] (3.25ns)   --->   "%as_load_40 = load i32* %as_addr_40, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 657 'load' 'as_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 658 [2/2] (3.25ns)   --->   "%as_load_41 = load i32* %as_addr_41, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 658 'load' 'as_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 23 <SV = 22> <Delay = 10.9>
ST_23 : Operation 659 [1/1] (1.81ns)   --->   "%add_ln24_38 = add i14 %phi_mul, 42" [imageprosseing/imgpro.c:24]   --->   Operation 659 'add' 'add_ln24_38' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln24_41 = zext i14 %add_ln24_38 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 660 'zext' 'zext_ln24_41' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 661 [1/1] (0.00ns)   --->   "%as_addr_42 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_41" [imageprosseing/imgpro.c:24]   --->   Operation 661 'getelementptr' 'as_addr_42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 662 [1/1] (1.81ns)   --->   "%add_ln24_39 = add i14 %phi_mul, 43" [imageprosseing/imgpro.c:24]   --->   Operation 662 'add' 'add_ln24_39' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 663 [1/1] (0.00ns)   --->   "%zext_ln24_42 = zext i14 %add_ln24_39 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 663 'zext' 'zext_ln24_42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 664 [1/1] (0.00ns)   --->   "%as_addr_43 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_42" [imageprosseing/imgpro.c:24]   --->   Operation 664 'getelementptr' 'as_addr_43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 665 [1/1] (0.00ns)   --->   "%bs_addr_12 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_11" [imageprosseing/imgpro.c:24]   --->   Operation 665 'getelementptr' 'bs_addr_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 666 [1/1] (0.00ns)   --->   "%bs_addr_13 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_12" [imageprosseing/imgpro.c:24]   --->   Operation 666 'getelementptr' 'bs_addr_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 667 [1/2] (3.25ns)   --->   "%tmp_2_11 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_11)" [imageprosseing/imgpro.c:24]   --->   Operation 667 'call' 'tmp_2_11' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 668 [1/1] (3.25ns)   --->   "store i32 %tmp_2_11, i32* %bs_addr_12, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 668 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 669 [1/2] (3.25ns)   --->   "%tmp_2_12 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_12)" [imageprosseing/imgpro.c:24]   --->   Operation 669 'call' 'tmp_2_12' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 670 [1/1] (3.25ns)   --->   "store i32 %tmp_2_12, i32* %bs_addr_13, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 670 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 671 [2/2] (10.9ns)   --->   "%tmp_2_13 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_13)" [imageprosseing/imgpro.c:24]   --->   Operation 671 'call' 'tmp_2_13' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 672 [2/2] (10.9ns)   --->   "%tmp_2_14 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_14)" [imageprosseing/imgpro.c:24]   --->   Operation 672 'call' 'tmp_2_14' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 673 [1/6] (7.78ns)   --->   "%tmp_1_15 = fmul double %tmp_27, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 673 'dmul' 'tmp_1_15' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 674 [1/6] (7.78ns)   --->   "%tmp_1_16 = fmul double %tmp_17, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 674 'dmul' 'tmp_1_16' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 675 [2/6] (7.78ns)   --->   "%tmp_1_17 = fmul double %tmp_18, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 675 'dmul' 'tmp_1_17' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 676 [2/6] (7.78ns)   --->   "%tmp_1_18 = fmul double %tmp_19, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 676 'dmul' 'tmp_1_18' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 677 [3/6] (7.78ns)   --->   "%tmp_1_19 = fmul double %tmp_20, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 677 'dmul' 'tmp_1_19' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 678 [3/6] (7.78ns)   --->   "%tmp_1_20 = fmul double %tmp_21, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 678 'dmul' 'tmp_1_20' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 679 [4/6] (7.78ns)   --->   "%tmp_1_21 = fmul double %tmp_22, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 679 'dmul' 'tmp_1_21' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 680 [4/6] (7.78ns)   --->   "%tmp_1_22 = fmul double %tmp_23, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 680 'dmul' 'tmp_1_22' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 681 [5/6] (7.78ns)   --->   "%tmp_1_23 = fmul double %tmp_24, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 681 'dmul' 'tmp_1_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 682 [5/6] (7.78ns)   --->   "%tmp_1_24 = fmul double %tmp_25, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 682 'dmul' 'tmp_1_24' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 683 [6/6] (10.0ns)   --->   "%tmp_1_25 = fmul double %tmp_26, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 683 'dmul' 'tmp_1_25' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 684 [6/6] (10.0ns)   --->   "%tmp_1_26 = fmul double %tmp_100, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 684 'dmul' 'tmp_1_26' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 685 [1/6] (6.28ns)   --->   "%tmp_28 = sitofp i32 %as_load_28 to double" [imageprosseing/imgpro.c:24]   --->   Operation 685 'sitodp' 'tmp_28' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 686 [1/6] (6.28ns)   --->   "%tmp_29 = sitofp i32 %as_load_29 to double" [imageprosseing/imgpro.c:24]   --->   Operation 686 'sitodp' 'tmp_29' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 687 [2/6] (6.28ns)   --->   "%tmp_30 = sitofp i32 %as_load_30 to double" [imageprosseing/imgpro.c:24]   --->   Operation 687 'sitodp' 'tmp_30' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 688 [2/6] (6.28ns)   --->   "%tmp_31 = sitofp i32 %as_load_31 to double" [imageprosseing/imgpro.c:24]   --->   Operation 688 'sitodp' 'tmp_31' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 689 [3/6] (6.28ns)   --->   "%tmp_32 = sitofp i32 %as_load_32 to double" [imageprosseing/imgpro.c:24]   --->   Operation 689 'sitodp' 'tmp_32' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 690 [3/6] (6.28ns)   --->   "%tmp_33 = sitofp i32 %as_load_33 to double" [imageprosseing/imgpro.c:24]   --->   Operation 690 'sitodp' 'tmp_33' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 691 [4/6] (6.28ns)   --->   "%tmp_34 = sitofp i32 %as_load_34 to double" [imageprosseing/imgpro.c:24]   --->   Operation 691 'sitodp' 'tmp_34' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 692 [4/6] (6.28ns)   --->   "%tmp_35 = sitofp i32 %as_load_35 to double" [imageprosseing/imgpro.c:24]   --->   Operation 692 'sitodp' 'tmp_35' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 693 [5/6] (6.28ns)   --->   "%tmp_36 = sitofp i32 %as_load_36 to double" [imageprosseing/imgpro.c:24]   --->   Operation 693 'sitodp' 'tmp_36' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 694 [5/6] (6.28ns)   --->   "%tmp_37 = sitofp i32 %as_load_37 to double" [imageprosseing/imgpro.c:24]   --->   Operation 694 'sitodp' 'tmp_37' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 695 [6/6] (6.28ns)   --->   "%tmp_38 = sitofp i32 %as_load_38 to double" [imageprosseing/imgpro.c:24]   --->   Operation 695 'sitodp' 'tmp_38' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 696 [6/6] (6.28ns)   --->   "%tmp_39 = sitofp i32 %as_load_39 to double" [imageprosseing/imgpro.c:24]   --->   Operation 696 'sitodp' 'tmp_39' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 697 [1/2] (3.25ns)   --->   "%as_load_40 = load i32* %as_addr_40, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 697 'load' 'as_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 698 [1/2] (3.25ns)   --->   "%as_load_41 = load i32* %as_addr_41, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 698 'load' 'as_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 699 [2/2] (3.25ns)   --->   "%as_load_42 = load i32* %as_addr_42, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 699 'load' 'as_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 700 [2/2] (3.25ns)   --->   "%as_load_43 = load i32* %as_addr_43, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 700 'load' 'as_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 24 <SV = 23> <Delay = 10.9>
ST_24 : Operation 701 [1/1] (1.81ns)   --->   "%add_ln24_40 = add i14 %phi_mul, 44" [imageprosseing/imgpro.c:24]   --->   Operation 701 'add' 'add_ln24_40' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln24_43 = zext i14 %add_ln24_40 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 702 'zext' 'zext_ln24_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 703 [1/1] (0.00ns)   --->   "%as_addr_44 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_43" [imageprosseing/imgpro.c:24]   --->   Operation 703 'getelementptr' 'as_addr_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 704 [1/1] (1.81ns)   --->   "%add_ln24_41 = add i14 %phi_mul, 45" [imageprosseing/imgpro.c:24]   --->   Operation 704 'add' 'add_ln24_41' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln24_44 = zext i14 %add_ln24_41 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 705 'zext' 'zext_ln24_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 706 [1/1] (0.00ns)   --->   "%as_addr_45 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_44" [imageprosseing/imgpro.c:24]   --->   Operation 706 'getelementptr' 'as_addr_45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 707 [1/1] (0.00ns)   --->   "%bs_addr_14 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_13" [imageprosseing/imgpro.c:24]   --->   Operation 707 'getelementptr' 'bs_addr_14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 708 [1/1] (0.00ns)   --->   "%bs_addr_15 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_14" [imageprosseing/imgpro.c:24]   --->   Operation 708 'getelementptr' 'bs_addr_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 709 [1/2] (3.25ns)   --->   "%tmp_2_13 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_13)" [imageprosseing/imgpro.c:24]   --->   Operation 709 'call' 'tmp_2_13' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 710 [1/1] (3.25ns)   --->   "store i32 %tmp_2_13, i32* %bs_addr_14, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 710 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 711 [1/2] (3.25ns)   --->   "%tmp_2_14 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_14)" [imageprosseing/imgpro.c:24]   --->   Operation 711 'call' 'tmp_2_14' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 712 [1/1] (3.25ns)   --->   "store i32 %tmp_2_14, i32* %bs_addr_15, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 712 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 713 [2/2] (10.9ns)   --->   "%tmp_2_15 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_15)" [imageprosseing/imgpro.c:24]   --->   Operation 713 'call' 'tmp_2_15' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 714 [2/2] (10.9ns)   --->   "%tmp_2_16 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_16)" [imageprosseing/imgpro.c:24]   --->   Operation 714 'call' 'tmp_2_16' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 715 [1/6] (7.78ns)   --->   "%tmp_1_17 = fmul double %tmp_18, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 715 'dmul' 'tmp_1_17' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 716 [1/6] (7.78ns)   --->   "%tmp_1_18 = fmul double %tmp_19, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 716 'dmul' 'tmp_1_18' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 717 [2/6] (7.78ns)   --->   "%tmp_1_19 = fmul double %tmp_20, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 717 'dmul' 'tmp_1_19' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 718 [2/6] (7.78ns)   --->   "%tmp_1_20 = fmul double %tmp_21, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 718 'dmul' 'tmp_1_20' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 719 [3/6] (7.78ns)   --->   "%tmp_1_21 = fmul double %tmp_22, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 719 'dmul' 'tmp_1_21' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 720 [3/6] (7.78ns)   --->   "%tmp_1_22 = fmul double %tmp_23, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 720 'dmul' 'tmp_1_22' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 721 [4/6] (7.78ns)   --->   "%tmp_1_23 = fmul double %tmp_24, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 721 'dmul' 'tmp_1_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 722 [4/6] (7.78ns)   --->   "%tmp_1_24 = fmul double %tmp_25, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 722 'dmul' 'tmp_1_24' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 723 [5/6] (7.78ns)   --->   "%tmp_1_25 = fmul double %tmp_26, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 723 'dmul' 'tmp_1_25' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 724 [5/6] (7.78ns)   --->   "%tmp_1_26 = fmul double %tmp_100, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 724 'dmul' 'tmp_1_26' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 725 [6/6] (10.0ns)   --->   "%tmp_1_27 = fmul double %tmp_28, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 725 'dmul' 'tmp_1_27' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 726 [6/6] (10.0ns)   --->   "%tmp_1_28 = fmul double %tmp_29, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 726 'dmul' 'tmp_1_28' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 727 [1/6] (6.28ns)   --->   "%tmp_30 = sitofp i32 %as_load_30 to double" [imageprosseing/imgpro.c:24]   --->   Operation 727 'sitodp' 'tmp_30' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 728 [1/6] (6.28ns)   --->   "%tmp_31 = sitofp i32 %as_load_31 to double" [imageprosseing/imgpro.c:24]   --->   Operation 728 'sitodp' 'tmp_31' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 729 [2/6] (6.28ns)   --->   "%tmp_32 = sitofp i32 %as_load_32 to double" [imageprosseing/imgpro.c:24]   --->   Operation 729 'sitodp' 'tmp_32' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 730 [2/6] (6.28ns)   --->   "%tmp_33 = sitofp i32 %as_load_33 to double" [imageprosseing/imgpro.c:24]   --->   Operation 730 'sitodp' 'tmp_33' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 731 [3/6] (6.28ns)   --->   "%tmp_34 = sitofp i32 %as_load_34 to double" [imageprosseing/imgpro.c:24]   --->   Operation 731 'sitodp' 'tmp_34' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 732 [3/6] (6.28ns)   --->   "%tmp_35 = sitofp i32 %as_load_35 to double" [imageprosseing/imgpro.c:24]   --->   Operation 732 'sitodp' 'tmp_35' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 733 [4/6] (6.28ns)   --->   "%tmp_36 = sitofp i32 %as_load_36 to double" [imageprosseing/imgpro.c:24]   --->   Operation 733 'sitodp' 'tmp_36' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 734 [4/6] (6.28ns)   --->   "%tmp_37 = sitofp i32 %as_load_37 to double" [imageprosseing/imgpro.c:24]   --->   Operation 734 'sitodp' 'tmp_37' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 735 [5/6] (6.28ns)   --->   "%tmp_38 = sitofp i32 %as_load_38 to double" [imageprosseing/imgpro.c:24]   --->   Operation 735 'sitodp' 'tmp_38' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 736 [5/6] (6.28ns)   --->   "%tmp_39 = sitofp i32 %as_load_39 to double" [imageprosseing/imgpro.c:24]   --->   Operation 736 'sitodp' 'tmp_39' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 737 [6/6] (6.28ns)   --->   "%tmp_40 = sitofp i32 %as_load_40 to double" [imageprosseing/imgpro.c:24]   --->   Operation 737 'sitodp' 'tmp_40' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 738 [6/6] (6.28ns)   --->   "%tmp_41 = sitofp i32 %as_load_41 to double" [imageprosseing/imgpro.c:24]   --->   Operation 738 'sitodp' 'tmp_41' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 739 [1/2] (3.25ns)   --->   "%as_load_42 = load i32* %as_addr_42, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 739 'load' 'as_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 740 [1/2] (3.25ns)   --->   "%as_load_43 = load i32* %as_addr_43, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 740 'load' 'as_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 741 [2/2] (3.25ns)   --->   "%as_load_44 = load i32* %as_addr_44, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 741 'load' 'as_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 742 [2/2] (3.25ns)   --->   "%as_load_45 = load i32* %as_addr_45, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 742 'load' 'as_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 25 <SV = 24> <Delay = 10.9>
ST_25 : Operation 743 [1/1] (1.81ns)   --->   "%add_ln24_42 = add i14 %phi_mul, 46" [imageprosseing/imgpro.c:24]   --->   Operation 743 'add' 'add_ln24_42' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 744 [1/1] (0.00ns)   --->   "%zext_ln24_45 = zext i14 %add_ln24_42 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 744 'zext' 'zext_ln24_45' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 745 [1/1] (0.00ns)   --->   "%as_addr_46 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_45" [imageprosseing/imgpro.c:24]   --->   Operation 745 'getelementptr' 'as_addr_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 746 [1/1] (1.81ns)   --->   "%add_ln24_43 = add i14 %phi_mul, 47" [imageprosseing/imgpro.c:24]   --->   Operation 746 'add' 'add_ln24_43' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln24_46 = zext i14 %add_ln24_43 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 747 'zext' 'zext_ln24_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 748 [1/1] (0.00ns)   --->   "%as_addr_47 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_46" [imageprosseing/imgpro.c:24]   --->   Operation 748 'getelementptr' 'as_addr_47' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 749 [1/1] (0.00ns)   --->   "%bs_addr_16 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_15" [imageprosseing/imgpro.c:24]   --->   Operation 749 'getelementptr' 'bs_addr_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 750 [1/1] (0.00ns)   --->   "%bs_addr_17 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_16" [imageprosseing/imgpro.c:24]   --->   Operation 750 'getelementptr' 'bs_addr_17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 751 [1/2] (3.25ns)   --->   "%tmp_2_15 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_15)" [imageprosseing/imgpro.c:24]   --->   Operation 751 'call' 'tmp_2_15' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 752 [1/1] (3.25ns)   --->   "store i32 %tmp_2_15, i32* %bs_addr_16, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 752 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 753 [1/2] (3.25ns)   --->   "%tmp_2_16 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_16)" [imageprosseing/imgpro.c:24]   --->   Operation 753 'call' 'tmp_2_16' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 754 [1/1] (3.25ns)   --->   "store i32 %tmp_2_16, i32* %bs_addr_17, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 754 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 755 [2/2] (10.9ns)   --->   "%tmp_2_17 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_17)" [imageprosseing/imgpro.c:24]   --->   Operation 755 'call' 'tmp_2_17' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 756 [2/2] (10.9ns)   --->   "%tmp_2_18 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_18)" [imageprosseing/imgpro.c:24]   --->   Operation 756 'call' 'tmp_2_18' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 757 [1/6] (7.78ns)   --->   "%tmp_1_19 = fmul double %tmp_20, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 757 'dmul' 'tmp_1_19' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 758 [1/6] (7.78ns)   --->   "%tmp_1_20 = fmul double %tmp_21, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 758 'dmul' 'tmp_1_20' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 759 [2/6] (7.78ns)   --->   "%tmp_1_21 = fmul double %tmp_22, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 759 'dmul' 'tmp_1_21' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 760 [2/6] (7.78ns)   --->   "%tmp_1_22 = fmul double %tmp_23, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 760 'dmul' 'tmp_1_22' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 761 [3/6] (7.78ns)   --->   "%tmp_1_23 = fmul double %tmp_24, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 761 'dmul' 'tmp_1_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 762 [3/6] (7.78ns)   --->   "%tmp_1_24 = fmul double %tmp_25, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 762 'dmul' 'tmp_1_24' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 763 [4/6] (7.78ns)   --->   "%tmp_1_25 = fmul double %tmp_26, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 763 'dmul' 'tmp_1_25' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 764 [4/6] (7.78ns)   --->   "%tmp_1_26 = fmul double %tmp_100, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 764 'dmul' 'tmp_1_26' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 765 [5/6] (7.78ns)   --->   "%tmp_1_27 = fmul double %tmp_28, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 765 'dmul' 'tmp_1_27' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 766 [5/6] (7.78ns)   --->   "%tmp_1_28 = fmul double %tmp_29, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 766 'dmul' 'tmp_1_28' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 767 [6/6] (10.0ns)   --->   "%tmp_1_29 = fmul double %tmp_30, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 767 'dmul' 'tmp_1_29' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 768 [6/6] (10.0ns)   --->   "%tmp_1_30 = fmul double %tmp_31, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 768 'dmul' 'tmp_1_30' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 769 [1/6] (6.28ns)   --->   "%tmp_32 = sitofp i32 %as_load_32 to double" [imageprosseing/imgpro.c:24]   --->   Operation 769 'sitodp' 'tmp_32' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 770 [1/6] (6.28ns)   --->   "%tmp_33 = sitofp i32 %as_load_33 to double" [imageprosseing/imgpro.c:24]   --->   Operation 770 'sitodp' 'tmp_33' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 771 [2/6] (6.28ns)   --->   "%tmp_34 = sitofp i32 %as_load_34 to double" [imageprosseing/imgpro.c:24]   --->   Operation 771 'sitodp' 'tmp_34' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 772 [2/6] (6.28ns)   --->   "%tmp_35 = sitofp i32 %as_load_35 to double" [imageprosseing/imgpro.c:24]   --->   Operation 772 'sitodp' 'tmp_35' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 773 [3/6] (6.28ns)   --->   "%tmp_36 = sitofp i32 %as_load_36 to double" [imageprosseing/imgpro.c:24]   --->   Operation 773 'sitodp' 'tmp_36' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 774 [3/6] (6.28ns)   --->   "%tmp_37 = sitofp i32 %as_load_37 to double" [imageprosseing/imgpro.c:24]   --->   Operation 774 'sitodp' 'tmp_37' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 775 [4/6] (6.28ns)   --->   "%tmp_38 = sitofp i32 %as_load_38 to double" [imageprosseing/imgpro.c:24]   --->   Operation 775 'sitodp' 'tmp_38' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 776 [4/6] (6.28ns)   --->   "%tmp_39 = sitofp i32 %as_load_39 to double" [imageprosseing/imgpro.c:24]   --->   Operation 776 'sitodp' 'tmp_39' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 777 [5/6] (6.28ns)   --->   "%tmp_40 = sitofp i32 %as_load_40 to double" [imageprosseing/imgpro.c:24]   --->   Operation 777 'sitodp' 'tmp_40' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 778 [5/6] (6.28ns)   --->   "%tmp_41 = sitofp i32 %as_load_41 to double" [imageprosseing/imgpro.c:24]   --->   Operation 778 'sitodp' 'tmp_41' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 779 [6/6] (6.28ns)   --->   "%tmp_42 = sitofp i32 %as_load_42 to double" [imageprosseing/imgpro.c:24]   --->   Operation 779 'sitodp' 'tmp_42' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 780 [6/6] (6.28ns)   --->   "%tmp_43 = sitofp i32 %as_load_43 to double" [imageprosseing/imgpro.c:24]   --->   Operation 780 'sitodp' 'tmp_43' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 781 [1/2] (3.25ns)   --->   "%as_load_44 = load i32* %as_addr_44, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 781 'load' 'as_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 782 [1/2] (3.25ns)   --->   "%as_load_45 = load i32* %as_addr_45, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 782 'load' 'as_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 783 [2/2] (3.25ns)   --->   "%as_load_46 = load i32* %as_addr_46, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 783 'load' 'as_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 784 [2/2] (3.25ns)   --->   "%as_load_47 = load i32* %as_addr_47, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 784 'load' 'as_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 26 <SV = 25> <Delay = 10.9>
ST_26 : Operation 785 [1/1] (1.81ns)   --->   "%add_ln24_44 = add i14 %phi_mul, 48" [imageprosseing/imgpro.c:24]   --->   Operation 785 'add' 'add_ln24_44' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln24_47 = zext i14 %add_ln24_44 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 786 'zext' 'zext_ln24_47' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 787 [1/1] (0.00ns)   --->   "%as_addr_48 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_47" [imageprosseing/imgpro.c:24]   --->   Operation 787 'getelementptr' 'as_addr_48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 788 [1/1] (1.81ns)   --->   "%add_ln24_45 = add i14 %phi_mul, 49" [imageprosseing/imgpro.c:24]   --->   Operation 788 'add' 'add_ln24_45' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln24_48 = zext i14 %add_ln24_45 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 789 'zext' 'zext_ln24_48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 790 [1/1] (0.00ns)   --->   "%as_addr_49 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_48" [imageprosseing/imgpro.c:24]   --->   Operation 790 'getelementptr' 'as_addr_49' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 791 [1/1] (0.00ns)   --->   "%bs_addr_18 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_17" [imageprosseing/imgpro.c:24]   --->   Operation 791 'getelementptr' 'bs_addr_18' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 792 [1/1] (0.00ns)   --->   "%bs_addr_19 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_18" [imageprosseing/imgpro.c:24]   --->   Operation 792 'getelementptr' 'bs_addr_19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 793 [1/2] (3.25ns)   --->   "%tmp_2_17 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_17)" [imageprosseing/imgpro.c:24]   --->   Operation 793 'call' 'tmp_2_17' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 794 [1/1] (3.25ns)   --->   "store i32 %tmp_2_17, i32* %bs_addr_18, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 794 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 795 [1/2] (3.25ns)   --->   "%tmp_2_18 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_18)" [imageprosseing/imgpro.c:24]   --->   Operation 795 'call' 'tmp_2_18' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 796 [1/1] (3.25ns)   --->   "store i32 %tmp_2_18, i32* %bs_addr_19, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 796 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 797 [2/2] (10.9ns)   --->   "%tmp_2_19 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_19)" [imageprosseing/imgpro.c:24]   --->   Operation 797 'call' 'tmp_2_19' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 798 [2/2] (10.9ns)   --->   "%tmp_2_20 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_20)" [imageprosseing/imgpro.c:24]   --->   Operation 798 'call' 'tmp_2_20' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 799 [1/6] (7.78ns)   --->   "%tmp_1_21 = fmul double %tmp_22, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 799 'dmul' 'tmp_1_21' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 800 [1/6] (7.78ns)   --->   "%tmp_1_22 = fmul double %tmp_23, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 800 'dmul' 'tmp_1_22' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 801 [2/6] (7.78ns)   --->   "%tmp_1_23 = fmul double %tmp_24, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 801 'dmul' 'tmp_1_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 802 [2/6] (7.78ns)   --->   "%tmp_1_24 = fmul double %tmp_25, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 802 'dmul' 'tmp_1_24' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 803 [3/6] (7.78ns)   --->   "%tmp_1_25 = fmul double %tmp_26, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 803 'dmul' 'tmp_1_25' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 804 [3/6] (7.78ns)   --->   "%tmp_1_26 = fmul double %tmp_100, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 804 'dmul' 'tmp_1_26' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 805 [4/6] (7.78ns)   --->   "%tmp_1_27 = fmul double %tmp_28, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 805 'dmul' 'tmp_1_27' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 806 [4/6] (7.78ns)   --->   "%tmp_1_28 = fmul double %tmp_29, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 806 'dmul' 'tmp_1_28' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 807 [5/6] (7.78ns)   --->   "%tmp_1_29 = fmul double %tmp_30, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 807 'dmul' 'tmp_1_29' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 808 [5/6] (7.78ns)   --->   "%tmp_1_30 = fmul double %tmp_31, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 808 'dmul' 'tmp_1_30' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 809 [6/6] (10.0ns)   --->   "%tmp_1_31 = fmul double %tmp_32, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 809 'dmul' 'tmp_1_31' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 810 [6/6] (10.0ns)   --->   "%tmp_1_32 = fmul double %tmp_33, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 810 'dmul' 'tmp_1_32' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 811 [1/6] (6.28ns)   --->   "%tmp_34 = sitofp i32 %as_load_34 to double" [imageprosseing/imgpro.c:24]   --->   Operation 811 'sitodp' 'tmp_34' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 812 [1/6] (6.28ns)   --->   "%tmp_35 = sitofp i32 %as_load_35 to double" [imageprosseing/imgpro.c:24]   --->   Operation 812 'sitodp' 'tmp_35' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 813 [2/6] (6.28ns)   --->   "%tmp_36 = sitofp i32 %as_load_36 to double" [imageprosseing/imgpro.c:24]   --->   Operation 813 'sitodp' 'tmp_36' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 814 [2/6] (6.28ns)   --->   "%tmp_37 = sitofp i32 %as_load_37 to double" [imageprosseing/imgpro.c:24]   --->   Operation 814 'sitodp' 'tmp_37' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 815 [3/6] (6.28ns)   --->   "%tmp_38 = sitofp i32 %as_load_38 to double" [imageprosseing/imgpro.c:24]   --->   Operation 815 'sitodp' 'tmp_38' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 816 [3/6] (6.28ns)   --->   "%tmp_39 = sitofp i32 %as_load_39 to double" [imageprosseing/imgpro.c:24]   --->   Operation 816 'sitodp' 'tmp_39' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 817 [4/6] (6.28ns)   --->   "%tmp_40 = sitofp i32 %as_load_40 to double" [imageprosseing/imgpro.c:24]   --->   Operation 817 'sitodp' 'tmp_40' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 818 [4/6] (6.28ns)   --->   "%tmp_41 = sitofp i32 %as_load_41 to double" [imageprosseing/imgpro.c:24]   --->   Operation 818 'sitodp' 'tmp_41' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 819 [5/6] (6.28ns)   --->   "%tmp_42 = sitofp i32 %as_load_42 to double" [imageprosseing/imgpro.c:24]   --->   Operation 819 'sitodp' 'tmp_42' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 820 [5/6] (6.28ns)   --->   "%tmp_43 = sitofp i32 %as_load_43 to double" [imageprosseing/imgpro.c:24]   --->   Operation 820 'sitodp' 'tmp_43' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 821 [6/6] (6.28ns)   --->   "%tmp_44 = sitofp i32 %as_load_44 to double" [imageprosseing/imgpro.c:24]   --->   Operation 821 'sitodp' 'tmp_44' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 822 [6/6] (6.28ns)   --->   "%tmp_45 = sitofp i32 %as_load_45 to double" [imageprosseing/imgpro.c:24]   --->   Operation 822 'sitodp' 'tmp_45' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 823 [1/2] (3.25ns)   --->   "%as_load_46 = load i32* %as_addr_46, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 823 'load' 'as_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 824 [1/2] (3.25ns)   --->   "%as_load_47 = load i32* %as_addr_47, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 824 'load' 'as_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 825 [2/2] (3.25ns)   --->   "%as_load_48 = load i32* %as_addr_48, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 825 'load' 'as_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 826 [2/2] (3.25ns)   --->   "%as_load_49 = load i32* %as_addr_49, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 826 'load' 'as_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 27 <SV = 26> <Delay = 10.9>
ST_27 : Operation 827 [1/1] (1.81ns)   --->   "%add_ln24_46 = add i14 %phi_mul, 50" [imageprosseing/imgpro.c:24]   --->   Operation 827 'add' 'add_ln24_46' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln24_49 = zext i14 %add_ln24_46 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 828 'zext' 'zext_ln24_49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 829 [1/1] (0.00ns)   --->   "%as_addr_50 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_49" [imageprosseing/imgpro.c:24]   --->   Operation 829 'getelementptr' 'as_addr_50' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 830 [1/1] (1.81ns)   --->   "%add_ln24_47 = add i14 %phi_mul, 51" [imageprosseing/imgpro.c:24]   --->   Operation 830 'add' 'add_ln24_47' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln24_50 = zext i14 %add_ln24_47 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 831 'zext' 'zext_ln24_50' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 832 [1/1] (0.00ns)   --->   "%as_addr_51 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_50" [imageprosseing/imgpro.c:24]   --->   Operation 832 'getelementptr' 'as_addr_51' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 833 [1/1] (0.00ns)   --->   "%bs_addr_20 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_19" [imageprosseing/imgpro.c:24]   --->   Operation 833 'getelementptr' 'bs_addr_20' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 834 [1/1] (0.00ns)   --->   "%bs_addr_21 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_20" [imageprosseing/imgpro.c:24]   --->   Operation 834 'getelementptr' 'bs_addr_21' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 835 [1/2] (3.25ns)   --->   "%tmp_2_19 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_19)" [imageprosseing/imgpro.c:24]   --->   Operation 835 'call' 'tmp_2_19' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 836 [1/1] (3.25ns)   --->   "store i32 %tmp_2_19, i32* %bs_addr_20, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 836 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 837 [1/2] (3.25ns)   --->   "%tmp_2_20 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_20)" [imageprosseing/imgpro.c:24]   --->   Operation 837 'call' 'tmp_2_20' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 838 [1/1] (3.25ns)   --->   "store i32 %tmp_2_20, i32* %bs_addr_21, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 838 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 839 [2/2] (10.9ns)   --->   "%tmp_2_21 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_21)" [imageprosseing/imgpro.c:24]   --->   Operation 839 'call' 'tmp_2_21' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 840 [2/2] (10.9ns)   --->   "%tmp_2_22 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_22)" [imageprosseing/imgpro.c:24]   --->   Operation 840 'call' 'tmp_2_22' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 841 [1/6] (7.78ns)   --->   "%tmp_1_23 = fmul double %tmp_24, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 841 'dmul' 'tmp_1_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 842 [1/6] (7.78ns)   --->   "%tmp_1_24 = fmul double %tmp_25, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 842 'dmul' 'tmp_1_24' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 843 [2/6] (7.78ns)   --->   "%tmp_1_25 = fmul double %tmp_26, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 843 'dmul' 'tmp_1_25' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 844 [2/6] (7.78ns)   --->   "%tmp_1_26 = fmul double %tmp_100, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 844 'dmul' 'tmp_1_26' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 845 [3/6] (7.78ns)   --->   "%tmp_1_27 = fmul double %tmp_28, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 845 'dmul' 'tmp_1_27' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 846 [3/6] (7.78ns)   --->   "%tmp_1_28 = fmul double %tmp_29, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 846 'dmul' 'tmp_1_28' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 847 [4/6] (7.78ns)   --->   "%tmp_1_29 = fmul double %tmp_30, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 847 'dmul' 'tmp_1_29' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 848 [4/6] (7.78ns)   --->   "%tmp_1_30 = fmul double %tmp_31, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 848 'dmul' 'tmp_1_30' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 849 [5/6] (7.78ns)   --->   "%tmp_1_31 = fmul double %tmp_32, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 849 'dmul' 'tmp_1_31' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 850 [5/6] (7.78ns)   --->   "%tmp_1_32 = fmul double %tmp_33, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 850 'dmul' 'tmp_1_32' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 851 [6/6] (10.0ns)   --->   "%tmp_1_33 = fmul double %tmp_34, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 851 'dmul' 'tmp_1_33' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 852 [6/6] (10.0ns)   --->   "%tmp_1_34 = fmul double %tmp_35, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 852 'dmul' 'tmp_1_34' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 853 [1/6] (6.28ns)   --->   "%tmp_36 = sitofp i32 %as_load_36 to double" [imageprosseing/imgpro.c:24]   --->   Operation 853 'sitodp' 'tmp_36' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 854 [1/6] (6.28ns)   --->   "%tmp_37 = sitofp i32 %as_load_37 to double" [imageprosseing/imgpro.c:24]   --->   Operation 854 'sitodp' 'tmp_37' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 855 [2/6] (6.28ns)   --->   "%tmp_38 = sitofp i32 %as_load_38 to double" [imageprosseing/imgpro.c:24]   --->   Operation 855 'sitodp' 'tmp_38' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 856 [2/6] (6.28ns)   --->   "%tmp_39 = sitofp i32 %as_load_39 to double" [imageprosseing/imgpro.c:24]   --->   Operation 856 'sitodp' 'tmp_39' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 857 [3/6] (6.28ns)   --->   "%tmp_40 = sitofp i32 %as_load_40 to double" [imageprosseing/imgpro.c:24]   --->   Operation 857 'sitodp' 'tmp_40' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 858 [3/6] (6.28ns)   --->   "%tmp_41 = sitofp i32 %as_load_41 to double" [imageprosseing/imgpro.c:24]   --->   Operation 858 'sitodp' 'tmp_41' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 859 [4/6] (6.28ns)   --->   "%tmp_42 = sitofp i32 %as_load_42 to double" [imageprosseing/imgpro.c:24]   --->   Operation 859 'sitodp' 'tmp_42' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 860 [4/6] (6.28ns)   --->   "%tmp_43 = sitofp i32 %as_load_43 to double" [imageprosseing/imgpro.c:24]   --->   Operation 860 'sitodp' 'tmp_43' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 861 [5/6] (6.28ns)   --->   "%tmp_44 = sitofp i32 %as_load_44 to double" [imageprosseing/imgpro.c:24]   --->   Operation 861 'sitodp' 'tmp_44' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 862 [5/6] (6.28ns)   --->   "%tmp_45 = sitofp i32 %as_load_45 to double" [imageprosseing/imgpro.c:24]   --->   Operation 862 'sitodp' 'tmp_45' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 863 [6/6] (6.28ns)   --->   "%tmp_46 = sitofp i32 %as_load_46 to double" [imageprosseing/imgpro.c:24]   --->   Operation 863 'sitodp' 'tmp_46' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 864 [6/6] (6.28ns)   --->   "%tmp_47 = sitofp i32 %as_load_47 to double" [imageprosseing/imgpro.c:24]   --->   Operation 864 'sitodp' 'tmp_47' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 865 [1/2] (3.25ns)   --->   "%as_load_48 = load i32* %as_addr_48, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 865 'load' 'as_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 866 [1/2] (3.25ns)   --->   "%as_load_49 = load i32* %as_addr_49, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 866 'load' 'as_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 867 [2/2] (3.25ns)   --->   "%as_load_50 = load i32* %as_addr_50, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 867 'load' 'as_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 868 [2/2] (3.25ns)   --->   "%as_load_51 = load i32* %as_addr_51, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 868 'load' 'as_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 28 <SV = 27> <Delay = 10.9>
ST_28 : Operation 869 [1/1] (1.81ns)   --->   "%add_ln24_48 = add i14 %phi_mul, 52" [imageprosseing/imgpro.c:24]   --->   Operation 869 'add' 'add_ln24_48' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 870 [1/1] (0.00ns)   --->   "%zext_ln24_51 = zext i14 %add_ln24_48 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 870 'zext' 'zext_ln24_51' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 871 [1/1] (0.00ns)   --->   "%as_addr_52 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_51" [imageprosseing/imgpro.c:24]   --->   Operation 871 'getelementptr' 'as_addr_52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 872 [1/1] (1.81ns)   --->   "%add_ln24_49 = add i14 %phi_mul, 53" [imageprosseing/imgpro.c:24]   --->   Operation 872 'add' 'add_ln24_49' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 873 [1/1] (0.00ns)   --->   "%zext_ln24_52 = zext i14 %add_ln24_49 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 873 'zext' 'zext_ln24_52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 874 [1/1] (0.00ns)   --->   "%as_addr_53 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_52" [imageprosseing/imgpro.c:24]   --->   Operation 874 'getelementptr' 'as_addr_53' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 875 [1/1] (0.00ns)   --->   "%bs_addr_22 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_21" [imageprosseing/imgpro.c:24]   --->   Operation 875 'getelementptr' 'bs_addr_22' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 876 [1/1] (0.00ns)   --->   "%bs_addr_23 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_22" [imageprosseing/imgpro.c:24]   --->   Operation 876 'getelementptr' 'bs_addr_23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 877 [1/2] (3.25ns)   --->   "%tmp_2_21 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_21)" [imageprosseing/imgpro.c:24]   --->   Operation 877 'call' 'tmp_2_21' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 878 [1/1] (3.25ns)   --->   "store i32 %tmp_2_21, i32* %bs_addr_22, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 878 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 879 [1/2] (3.25ns)   --->   "%tmp_2_22 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_22)" [imageprosseing/imgpro.c:24]   --->   Operation 879 'call' 'tmp_2_22' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 880 [1/1] (3.25ns)   --->   "store i32 %tmp_2_22, i32* %bs_addr_23, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 880 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 881 [2/2] (10.9ns)   --->   "%tmp_2_23 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_23)" [imageprosseing/imgpro.c:24]   --->   Operation 881 'call' 'tmp_2_23' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 882 [2/2] (10.9ns)   --->   "%tmp_2_24 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_24)" [imageprosseing/imgpro.c:24]   --->   Operation 882 'call' 'tmp_2_24' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 883 [1/6] (7.78ns)   --->   "%tmp_1_25 = fmul double %tmp_26, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 883 'dmul' 'tmp_1_25' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 884 [1/6] (7.78ns)   --->   "%tmp_1_26 = fmul double %tmp_100, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 884 'dmul' 'tmp_1_26' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 885 [2/6] (7.78ns)   --->   "%tmp_1_27 = fmul double %tmp_28, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 885 'dmul' 'tmp_1_27' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 886 [2/6] (7.78ns)   --->   "%tmp_1_28 = fmul double %tmp_29, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 886 'dmul' 'tmp_1_28' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 887 [3/6] (7.78ns)   --->   "%tmp_1_29 = fmul double %tmp_30, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 887 'dmul' 'tmp_1_29' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 888 [3/6] (7.78ns)   --->   "%tmp_1_30 = fmul double %tmp_31, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 888 'dmul' 'tmp_1_30' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 889 [4/6] (7.78ns)   --->   "%tmp_1_31 = fmul double %tmp_32, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 889 'dmul' 'tmp_1_31' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 890 [4/6] (7.78ns)   --->   "%tmp_1_32 = fmul double %tmp_33, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 890 'dmul' 'tmp_1_32' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 891 [5/6] (7.78ns)   --->   "%tmp_1_33 = fmul double %tmp_34, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 891 'dmul' 'tmp_1_33' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 892 [5/6] (7.78ns)   --->   "%tmp_1_34 = fmul double %tmp_35, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 892 'dmul' 'tmp_1_34' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 893 [6/6] (10.0ns)   --->   "%tmp_1_35 = fmul double %tmp_36, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 893 'dmul' 'tmp_1_35' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 894 [6/6] (10.0ns)   --->   "%tmp_1_36 = fmul double %tmp_37, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 894 'dmul' 'tmp_1_36' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 895 [1/6] (6.28ns)   --->   "%tmp_38 = sitofp i32 %as_load_38 to double" [imageprosseing/imgpro.c:24]   --->   Operation 895 'sitodp' 'tmp_38' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 896 [1/6] (6.28ns)   --->   "%tmp_39 = sitofp i32 %as_load_39 to double" [imageprosseing/imgpro.c:24]   --->   Operation 896 'sitodp' 'tmp_39' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 897 [2/6] (6.28ns)   --->   "%tmp_40 = sitofp i32 %as_load_40 to double" [imageprosseing/imgpro.c:24]   --->   Operation 897 'sitodp' 'tmp_40' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 898 [2/6] (6.28ns)   --->   "%tmp_41 = sitofp i32 %as_load_41 to double" [imageprosseing/imgpro.c:24]   --->   Operation 898 'sitodp' 'tmp_41' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 899 [3/6] (6.28ns)   --->   "%tmp_42 = sitofp i32 %as_load_42 to double" [imageprosseing/imgpro.c:24]   --->   Operation 899 'sitodp' 'tmp_42' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 900 [3/6] (6.28ns)   --->   "%tmp_43 = sitofp i32 %as_load_43 to double" [imageprosseing/imgpro.c:24]   --->   Operation 900 'sitodp' 'tmp_43' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 901 [4/6] (6.28ns)   --->   "%tmp_44 = sitofp i32 %as_load_44 to double" [imageprosseing/imgpro.c:24]   --->   Operation 901 'sitodp' 'tmp_44' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 902 [4/6] (6.28ns)   --->   "%tmp_45 = sitofp i32 %as_load_45 to double" [imageprosseing/imgpro.c:24]   --->   Operation 902 'sitodp' 'tmp_45' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 903 [5/6] (6.28ns)   --->   "%tmp_46 = sitofp i32 %as_load_46 to double" [imageprosseing/imgpro.c:24]   --->   Operation 903 'sitodp' 'tmp_46' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 904 [5/6] (6.28ns)   --->   "%tmp_47 = sitofp i32 %as_load_47 to double" [imageprosseing/imgpro.c:24]   --->   Operation 904 'sitodp' 'tmp_47' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 905 [6/6] (6.28ns)   --->   "%tmp_48 = sitofp i32 %as_load_48 to double" [imageprosseing/imgpro.c:24]   --->   Operation 905 'sitodp' 'tmp_48' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 906 [6/6] (6.28ns)   --->   "%tmp_49 = sitofp i32 %as_load_49 to double" [imageprosseing/imgpro.c:24]   --->   Operation 906 'sitodp' 'tmp_49' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 907 [1/2] (3.25ns)   --->   "%as_load_50 = load i32* %as_addr_50, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 907 'load' 'as_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 908 [1/2] (3.25ns)   --->   "%as_load_51 = load i32* %as_addr_51, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 908 'load' 'as_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 909 [2/2] (3.25ns)   --->   "%as_load_52 = load i32* %as_addr_52, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 909 'load' 'as_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 910 [2/2] (3.25ns)   --->   "%as_load_53 = load i32* %as_addr_53, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 910 'load' 'as_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 29 <SV = 28> <Delay = 10.9>
ST_29 : Operation 911 [1/1] (1.81ns)   --->   "%add_ln24_50 = add i14 %phi_mul, 54" [imageprosseing/imgpro.c:24]   --->   Operation 911 'add' 'add_ln24_50' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 912 [1/1] (0.00ns)   --->   "%zext_ln24_53 = zext i14 %add_ln24_50 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 912 'zext' 'zext_ln24_53' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 913 [1/1] (0.00ns)   --->   "%as_addr_54 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_53" [imageprosseing/imgpro.c:24]   --->   Operation 913 'getelementptr' 'as_addr_54' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 914 [1/1] (1.81ns)   --->   "%add_ln24_51 = add i14 %phi_mul, 55" [imageprosseing/imgpro.c:24]   --->   Operation 914 'add' 'add_ln24_51' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 915 [1/1] (0.00ns)   --->   "%zext_ln24_54 = zext i14 %add_ln24_51 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 915 'zext' 'zext_ln24_54' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 916 [1/1] (0.00ns)   --->   "%as_addr_55 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_54" [imageprosseing/imgpro.c:24]   --->   Operation 916 'getelementptr' 'as_addr_55' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 917 [1/1] (0.00ns)   --->   "%bs_addr_24 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_23" [imageprosseing/imgpro.c:24]   --->   Operation 917 'getelementptr' 'bs_addr_24' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 918 [1/1] (0.00ns)   --->   "%bs_addr_25 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_24" [imageprosseing/imgpro.c:24]   --->   Operation 918 'getelementptr' 'bs_addr_25' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 919 [1/2] (3.25ns)   --->   "%tmp_2_23 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_23)" [imageprosseing/imgpro.c:24]   --->   Operation 919 'call' 'tmp_2_23' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 920 [1/1] (3.25ns)   --->   "store i32 %tmp_2_23, i32* %bs_addr_24, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 920 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 921 [1/2] (3.25ns)   --->   "%tmp_2_24 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_24)" [imageprosseing/imgpro.c:24]   --->   Operation 921 'call' 'tmp_2_24' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 922 [1/1] (3.25ns)   --->   "store i32 %tmp_2_24, i32* %bs_addr_25, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 922 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 923 [2/2] (10.9ns)   --->   "%tmp_2_25 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_25)" [imageprosseing/imgpro.c:24]   --->   Operation 923 'call' 'tmp_2_25' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 924 [2/2] (10.9ns)   --->   "%tmp_2_26 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_26)" [imageprosseing/imgpro.c:24]   --->   Operation 924 'call' 'tmp_2_26' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 925 [1/6] (7.78ns)   --->   "%tmp_1_27 = fmul double %tmp_28, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 925 'dmul' 'tmp_1_27' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 926 [1/6] (7.78ns)   --->   "%tmp_1_28 = fmul double %tmp_29, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 926 'dmul' 'tmp_1_28' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 927 [2/6] (7.78ns)   --->   "%tmp_1_29 = fmul double %tmp_30, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 927 'dmul' 'tmp_1_29' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 928 [2/6] (7.78ns)   --->   "%tmp_1_30 = fmul double %tmp_31, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 928 'dmul' 'tmp_1_30' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 929 [3/6] (7.78ns)   --->   "%tmp_1_31 = fmul double %tmp_32, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 929 'dmul' 'tmp_1_31' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 930 [3/6] (7.78ns)   --->   "%tmp_1_32 = fmul double %tmp_33, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 930 'dmul' 'tmp_1_32' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 931 [4/6] (7.78ns)   --->   "%tmp_1_33 = fmul double %tmp_34, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 931 'dmul' 'tmp_1_33' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 932 [4/6] (7.78ns)   --->   "%tmp_1_34 = fmul double %tmp_35, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 932 'dmul' 'tmp_1_34' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 933 [5/6] (7.78ns)   --->   "%tmp_1_35 = fmul double %tmp_36, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 933 'dmul' 'tmp_1_35' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 934 [5/6] (7.78ns)   --->   "%tmp_1_36 = fmul double %tmp_37, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 934 'dmul' 'tmp_1_36' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 935 [6/6] (10.0ns)   --->   "%tmp_1_37 = fmul double %tmp_38, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 935 'dmul' 'tmp_1_37' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 936 [6/6] (10.0ns)   --->   "%tmp_1_38 = fmul double %tmp_39, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 936 'dmul' 'tmp_1_38' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 937 [1/6] (6.28ns)   --->   "%tmp_40 = sitofp i32 %as_load_40 to double" [imageprosseing/imgpro.c:24]   --->   Operation 937 'sitodp' 'tmp_40' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 938 [1/6] (6.28ns)   --->   "%tmp_41 = sitofp i32 %as_load_41 to double" [imageprosseing/imgpro.c:24]   --->   Operation 938 'sitodp' 'tmp_41' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 939 [2/6] (6.28ns)   --->   "%tmp_42 = sitofp i32 %as_load_42 to double" [imageprosseing/imgpro.c:24]   --->   Operation 939 'sitodp' 'tmp_42' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 940 [2/6] (6.28ns)   --->   "%tmp_43 = sitofp i32 %as_load_43 to double" [imageprosseing/imgpro.c:24]   --->   Operation 940 'sitodp' 'tmp_43' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 941 [3/6] (6.28ns)   --->   "%tmp_44 = sitofp i32 %as_load_44 to double" [imageprosseing/imgpro.c:24]   --->   Operation 941 'sitodp' 'tmp_44' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 942 [3/6] (6.28ns)   --->   "%tmp_45 = sitofp i32 %as_load_45 to double" [imageprosseing/imgpro.c:24]   --->   Operation 942 'sitodp' 'tmp_45' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 943 [4/6] (6.28ns)   --->   "%tmp_46 = sitofp i32 %as_load_46 to double" [imageprosseing/imgpro.c:24]   --->   Operation 943 'sitodp' 'tmp_46' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 944 [4/6] (6.28ns)   --->   "%tmp_47 = sitofp i32 %as_load_47 to double" [imageprosseing/imgpro.c:24]   --->   Operation 944 'sitodp' 'tmp_47' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 945 [5/6] (6.28ns)   --->   "%tmp_48 = sitofp i32 %as_load_48 to double" [imageprosseing/imgpro.c:24]   --->   Operation 945 'sitodp' 'tmp_48' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 946 [5/6] (6.28ns)   --->   "%tmp_49 = sitofp i32 %as_load_49 to double" [imageprosseing/imgpro.c:24]   --->   Operation 946 'sitodp' 'tmp_49' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 947 [6/6] (6.28ns)   --->   "%tmp_50 = sitofp i32 %as_load_50 to double" [imageprosseing/imgpro.c:24]   --->   Operation 947 'sitodp' 'tmp_50' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 948 [6/6] (6.28ns)   --->   "%tmp_51 = sitofp i32 %as_load_51 to double" [imageprosseing/imgpro.c:24]   --->   Operation 948 'sitodp' 'tmp_51' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 949 [1/2] (3.25ns)   --->   "%as_load_52 = load i32* %as_addr_52, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 949 'load' 'as_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 950 [1/2] (3.25ns)   --->   "%as_load_53 = load i32* %as_addr_53, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 950 'load' 'as_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 951 [2/2] (3.25ns)   --->   "%as_load_54 = load i32* %as_addr_54, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 951 'load' 'as_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 952 [2/2] (3.25ns)   --->   "%as_load_55 = load i32* %as_addr_55, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 952 'load' 'as_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 30 <SV = 29> <Delay = 10.9>
ST_30 : Operation 953 [1/1] (1.81ns)   --->   "%add_ln24_52 = add i14 %phi_mul, 56" [imageprosseing/imgpro.c:24]   --->   Operation 953 'add' 'add_ln24_52' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 954 [1/1] (0.00ns)   --->   "%zext_ln24_55 = zext i14 %add_ln24_52 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 954 'zext' 'zext_ln24_55' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 955 [1/1] (0.00ns)   --->   "%as_addr_56 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_55" [imageprosseing/imgpro.c:24]   --->   Operation 955 'getelementptr' 'as_addr_56' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 956 [1/1] (1.81ns)   --->   "%add_ln24_53 = add i14 %phi_mul, 57" [imageprosseing/imgpro.c:24]   --->   Operation 956 'add' 'add_ln24_53' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 957 [1/1] (0.00ns)   --->   "%zext_ln24_56 = zext i14 %add_ln24_53 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 957 'zext' 'zext_ln24_56' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 958 [1/1] (0.00ns)   --->   "%as_addr_57 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_56" [imageprosseing/imgpro.c:24]   --->   Operation 958 'getelementptr' 'as_addr_57' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 959 [1/1] (0.00ns)   --->   "%bs_addr_26 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_25" [imageprosseing/imgpro.c:24]   --->   Operation 959 'getelementptr' 'bs_addr_26' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 960 [1/1] (0.00ns)   --->   "%bs_addr_27 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_26" [imageprosseing/imgpro.c:24]   --->   Operation 960 'getelementptr' 'bs_addr_27' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 961 [1/2] (3.25ns)   --->   "%tmp_2_25 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_25)" [imageprosseing/imgpro.c:24]   --->   Operation 961 'call' 'tmp_2_25' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 962 [1/1] (3.25ns)   --->   "store i32 %tmp_2_25, i32* %bs_addr_26, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 962 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 963 [1/2] (3.25ns)   --->   "%tmp_2_26 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_26)" [imageprosseing/imgpro.c:24]   --->   Operation 963 'call' 'tmp_2_26' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 964 [1/1] (3.25ns)   --->   "store i32 %tmp_2_26, i32* %bs_addr_27, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 964 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 965 [2/2] (10.9ns)   --->   "%tmp_2_27 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_27)" [imageprosseing/imgpro.c:24]   --->   Operation 965 'call' 'tmp_2_27' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 966 [2/2] (10.9ns)   --->   "%tmp_2_28 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_28)" [imageprosseing/imgpro.c:24]   --->   Operation 966 'call' 'tmp_2_28' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 967 [1/6] (7.78ns)   --->   "%tmp_1_29 = fmul double %tmp_30, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 967 'dmul' 'tmp_1_29' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 968 [1/6] (7.78ns)   --->   "%tmp_1_30 = fmul double %tmp_31, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 968 'dmul' 'tmp_1_30' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 969 [2/6] (7.78ns)   --->   "%tmp_1_31 = fmul double %tmp_32, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 969 'dmul' 'tmp_1_31' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 970 [2/6] (7.78ns)   --->   "%tmp_1_32 = fmul double %tmp_33, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 970 'dmul' 'tmp_1_32' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 971 [3/6] (7.78ns)   --->   "%tmp_1_33 = fmul double %tmp_34, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 971 'dmul' 'tmp_1_33' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 972 [3/6] (7.78ns)   --->   "%tmp_1_34 = fmul double %tmp_35, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 972 'dmul' 'tmp_1_34' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 973 [4/6] (7.78ns)   --->   "%tmp_1_35 = fmul double %tmp_36, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 973 'dmul' 'tmp_1_35' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 974 [4/6] (7.78ns)   --->   "%tmp_1_36 = fmul double %tmp_37, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 974 'dmul' 'tmp_1_36' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 975 [5/6] (7.78ns)   --->   "%tmp_1_37 = fmul double %tmp_38, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 975 'dmul' 'tmp_1_37' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 976 [5/6] (7.78ns)   --->   "%tmp_1_38 = fmul double %tmp_39, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 976 'dmul' 'tmp_1_38' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 977 [6/6] (10.0ns)   --->   "%tmp_1_39 = fmul double %tmp_40, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 977 'dmul' 'tmp_1_39' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 978 [6/6] (10.0ns)   --->   "%tmp_1_40 = fmul double %tmp_41, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 978 'dmul' 'tmp_1_40' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 979 [1/6] (6.28ns)   --->   "%tmp_42 = sitofp i32 %as_load_42 to double" [imageprosseing/imgpro.c:24]   --->   Operation 979 'sitodp' 'tmp_42' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 980 [1/6] (6.28ns)   --->   "%tmp_43 = sitofp i32 %as_load_43 to double" [imageprosseing/imgpro.c:24]   --->   Operation 980 'sitodp' 'tmp_43' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 981 [2/6] (6.28ns)   --->   "%tmp_44 = sitofp i32 %as_load_44 to double" [imageprosseing/imgpro.c:24]   --->   Operation 981 'sitodp' 'tmp_44' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 982 [2/6] (6.28ns)   --->   "%tmp_45 = sitofp i32 %as_load_45 to double" [imageprosseing/imgpro.c:24]   --->   Operation 982 'sitodp' 'tmp_45' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 983 [3/6] (6.28ns)   --->   "%tmp_46 = sitofp i32 %as_load_46 to double" [imageprosseing/imgpro.c:24]   --->   Operation 983 'sitodp' 'tmp_46' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 984 [3/6] (6.28ns)   --->   "%tmp_47 = sitofp i32 %as_load_47 to double" [imageprosseing/imgpro.c:24]   --->   Operation 984 'sitodp' 'tmp_47' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 985 [4/6] (6.28ns)   --->   "%tmp_48 = sitofp i32 %as_load_48 to double" [imageprosseing/imgpro.c:24]   --->   Operation 985 'sitodp' 'tmp_48' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 986 [4/6] (6.28ns)   --->   "%tmp_49 = sitofp i32 %as_load_49 to double" [imageprosseing/imgpro.c:24]   --->   Operation 986 'sitodp' 'tmp_49' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 987 [5/6] (6.28ns)   --->   "%tmp_50 = sitofp i32 %as_load_50 to double" [imageprosseing/imgpro.c:24]   --->   Operation 987 'sitodp' 'tmp_50' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 988 [5/6] (6.28ns)   --->   "%tmp_51 = sitofp i32 %as_load_51 to double" [imageprosseing/imgpro.c:24]   --->   Operation 988 'sitodp' 'tmp_51' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 989 [6/6] (6.28ns)   --->   "%tmp_52 = sitofp i32 %as_load_52 to double" [imageprosseing/imgpro.c:24]   --->   Operation 989 'sitodp' 'tmp_52' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 990 [6/6] (6.28ns)   --->   "%tmp_53 = sitofp i32 %as_load_53 to double" [imageprosseing/imgpro.c:24]   --->   Operation 990 'sitodp' 'tmp_53' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 991 [1/2] (3.25ns)   --->   "%as_load_54 = load i32* %as_addr_54, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 991 'load' 'as_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 992 [1/2] (3.25ns)   --->   "%as_load_55 = load i32* %as_addr_55, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 992 'load' 'as_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 993 [2/2] (3.25ns)   --->   "%as_load_56 = load i32* %as_addr_56, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 993 'load' 'as_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 994 [2/2] (3.25ns)   --->   "%as_load_57 = load i32* %as_addr_57, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 994 'load' 'as_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 31 <SV = 30> <Delay = 10.9>
ST_31 : Operation 995 [1/1] (1.81ns)   --->   "%add_ln24_54 = add i14 %phi_mul, 58" [imageprosseing/imgpro.c:24]   --->   Operation 995 'add' 'add_ln24_54' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 996 [1/1] (0.00ns)   --->   "%zext_ln24_57 = zext i14 %add_ln24_54 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 996 'zext' 'zext_ln24_57' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 997 [1/1] (0.00ns)   --->   "%as_addr_58 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_57" [imageprosseing/imgpro.c:24]   --->   Operation 997 'getelementptr' 'as_addr_58' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 998 [1/1] (1.81ns)   --->   "%add_ln24_55 = add i14 %phi_mul, 59" [imageprosseing/imgpro.c:24]   --->   Operation 998 'add' 'add_ln24_55' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 999 [1/1] (0.00ns)   --->   "%zext_ln24_58 = zext i14 %add_ln24_55 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 999 'zext' 'zext_ln24_58' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1000 [1/1] (0.00ns)   --->   "%as_addr_59 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_58" [imageprosseing/imgpro.c:24]   --->   Operation 1000 'getelementptr' 'as_addr_59' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1001 [1/1] (0.00ns)   --->   "%bs_addr_28 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_27" [imageprosseing/imgpro.c:24]   --->   Operation 1001 'getelementptr' 'bs_addr_28' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1002 [1/1] (0.00ns)   --->   "%bs_addr_29 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_28" [imageprosseing/imgpro.c:24]   --->   Operation 1002 'getelementptr' 'bs_addr_29' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1003 [1/2] (3.25ns)   --->   "%tmp_2_27 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_27)" [imageprosseing/imgpro.c:24]   --->   Operation 1003 'call' 'tmp_2_27' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 1004 [1/1] (3.25ns)   --->   "store i32 %tmp_2_27, i32* %bs_addr_28, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1004 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 1005 [1/2] (3.25ns)   --->   "%tmp_2_28 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_28)" [imageprosseing/imgpro.c:24]   --->   Operation 1005 'call' 'tmp_2_28' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 1006 [1/1] (3.25ns)   --->   "store i32 %tmp_2_28, i32* %bs_addr_29, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1006 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 1007 [2/2] (10.9ns)   --->   "%tmp_2_29 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_29)" [imageprosseing/imgpro.c:24]   --->   Operation 1007 'call' 'tmp_2_29' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 1008 [2/2] (10.9ns)   --->   "%tmp_2_30 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_30)" [imageprosseing/imgpro.c:24]   --->   Operation 1008 'call' 'tmp_2_30' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 1009 [1/6] (7.78ns)   --->   "%tmp_1_31 = fmul double %tmp_32, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1009 'dmul' 'tmp_1_31' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1010 [1/6] (7.78ns)   --->   "%tmp_1_32 = fmul double %tmp_33, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1010 'dmul' 'tmp_1_32' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1011 [2/6] (7.78ns)   --->   "%tmp_1_33 = fmul double %tmp_34, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1011 'dmul' 'tmp_1_33' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1012 [2/6] (7.78ns)   --->   "%tmp_1_34 = fmul double %tmp_35, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1012 'dmul' 'tmp_1_34' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1013 [3/6] (7.78ns)   --->   "%tmp_1_35 = fmul double %tmp_36, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1013 'dmul' 'tmp_1_35' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1014 [3/6] (7.78ns)   --->   "%tmp_1_36 = fmul double %tmp_37, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1014 'dmul' 'tmp_1_36' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1015 [4/6] (7.78ns)   --->   "%tmp_1_37 = fmul double %tmp_38, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1015 'dmul' 'tmp_1_37' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1016 [4/6] (7.78ns)   --->   "%tmp_1_38 = fmul double %tmp_39, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1016 'dmul' 'tmp_1_38' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1017 [5/6] (7.78ns)   --->   "%tmp_1_39 = fmul double %tmp_40, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1017 'dmul' 'tmp_1_39' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1018 [5/6] (7.78ns)   --->   "%tmp_1_40 = fmul double %tmp_41, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1018 'dmul' 'tmp_1_40' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1019 [6/6] (10.0ns)   --->   "%tmp_1_41 = fmul double %tmp_42, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1019 'dmul' 'tmp_1_41' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1020 [6/6] (10.0ns)   --->   "%tmp_1_42 = fmul double %tmp_43, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1020 'dmul' 'tmp_1_42' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1021 [1/6] (6.28ns)   --->   "%tmp_44 = sitofp i32 %as_load_44 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1021 'sitodp' 'tmp_44' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 1022 [1/6] (6.28ns)   --->   "%tmp_45 = sitofp i32 %as_load_45 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1022 'sitodp' 'tmp_45' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 1023 [2/6] (6.28ns)   --->   "%tmp_46 = sitofp i32 %as_load_46 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1023 'sitodp' 'tmp_46' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 1024 [2/6] (6.28ns)   --->   "%tmp_47 = sitofp i32 %as_load_47 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1024 'sitodp' 'tmp_47' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 1025 [3/6] (6.28ns)   --->   "%tmp_48 = sitofp i32 %as_load_48 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1025 'sitodp' 'tmp_48' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 1026 [3/6] (6.28ns)   --->   "%tmp_49 = sitofp i32 %as_load_49 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1026 'sitodp' 'tmp_49' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 1027 [4/6] (6.28ns)   --->   "%tmp_50 = sitofp i32 %as_load_50 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1027 'sitodp' 'tmp_50' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 1028 [4/6] (6.28ns)   --->   "%tmp_51 = sitofp i32 %as_load_51 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1028 'sitodp' 'tmp_51' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 1029 [5/6] (6.28ns)   --->   "%tmp_52 = sitofp i32 %as_load_52 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1029 'sitodp' 'tmp_52' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 1030 [5/6] (6.28ns)   --->   "%tmp_53 = sitofp i32 %as_load_53 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1030 'sitodp' 'tmp_53' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 1031 [6/6] (6.28ns)   --->   "%tmp_54 = sitofp i32 %as_load_54 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1031 'sitodp' 'tmp_54' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 1032 [6/6] (6.28ns)   --->   "%tmp_55 = sitofp i32 %as_load_55 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1032 'sitodp' 'tmp_55' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 1033 [1/2] (3.25ns)   --->   "%as_load_56 = load i32* %as_addr_56, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1033 'load' 'as_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 1034 [1/2] (3.25ns)   --->   "%as_load_57 = load i32* %as_addr_57, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1034 'load' 'as_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 1035 [2/2] (3.25ns)   --->   "%as_load_58 = load i32* %as_addr_58, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1035 'load' 'as_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 1036 [2/2] (3.25ns)   --->   "%as_load_59 = load i32* %as_addr_59, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1036 'load' 'as_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 32 <SV = 31> <Delay = 10.9>
ST_32 : Operation 1037 [1/1] (1.81ns)   --->   "%add_ln24_56 = add i14 %phi_mul, 60" [imageprosseing/imgpro.c:24]   --->   Operation 1037 'add' 'add_ln24_56' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1038 [1/1] (0.00ns)   --->   "%zext_ln24_59 = zext i14 %add_ln24_56 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1038 'zext' 'zext_ln24_59' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1039 [1/1] (0.00ns)   --->   "%as_addr_60 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_59" [imageprosseing/imgpro.c:24]   --->   Operation 1039 'getelementptr' 'as_addr_60' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1040 [1/1] (1.81ns)   --->   "%add_ln24_57 = add i14 %phi_mul, 61" [imageprosseing/imgpro.c:24]   --->   Operation 1040 'add' 'add_ln24_57' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1041 [1/1] (0.00ns)   --->   "%zext_ln24_60 = zext i14 %add_ln24_57 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1041 'zext' 'zext_ln24_60' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1042 [1/1] (0.00ns)   --->   "%as_addr_61 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_60" [imageprosseing/imgpro.c:24]   --->   Operation 1042 'getelementptr' 'as_addr_61' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1043 [1/1] (0.00ns)   --->   "%bs_addr_30 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_29" [imageprosseing/imgpro.c:24]   --->   Operation 1043 'getelementptr' 'bs_addr_30' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1044 [1/1] (0.00ns)   --->   "%bs_addr_31 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_30" [imageprosseing/imgpro.c:24]   --->   Operation 1044 'getelementptr' 'bs_addr_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1045 [1/2] (3.25ns)   --->   "%tmp_2_29 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_29)" [imageprosseing/imgpro.c:24]   --->   Operation 1045 'call' 'tmp_2_29' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 1046 [1/1] (3.25ns)   --->   "store i32 %tmp_2_29, i32* %bs_addr_30, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1046 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 1047 [1/2] (3.25ns)   --->   "%tmp_2_30 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_30)" [imageprosseing/imgpro.c:24]   --->   Operation 1047 'call' 'tmp_2_30' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 1048 [1/1] (3.25ns)   --->   "store i32 %tmp_2_30, i32* %bs_addr_31, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1048 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 1049 [2/2] (10.9ns)   --->   "%tmp_2_31 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_31)" [imageprosseing/imgpro.c:24]   --->   Operation 1049 'call' 'tmp_2_31' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 1050 [2/2] (10.9ns)   --->   "%tmp_2_32 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_32)" [imageprosseing/imgpro.c:24]   --->   Operation 1050 'call' 'tmp_2_32' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 1051 [1/6] (7.78ns)   --->   "%tmp_1_33 = fmul double %tmp_34, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1051 'dmul' 'tmp_1_33' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1052 [1/6] (7.78ns)   --->   "%tmp_1_34 = fmul double %tmp_35, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1052 'dmul' 'tmp_1_34' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1053 [2/6] (7.78ns)   --->   "%tmp_1_35 = fmul double %tmp_36, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1053 'dmul' 'tmp_1_35' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1054 [2/6] (7.78ns)   --->   "%tmp_1_36 = fmul double %tmp_37, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1054 'dmul' 'tmp_1_36' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1055 [3/6] (7.78ns)   --->   "%tmp_1_37 = fmul double %tmp_38, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1055 'dmul' 'tmp_1_37' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1056 [3/6] (7.78ns)   --->   "%tmp_1_38 = fmul double %tmp_39, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1056 'dmul' 'tmp_1_38' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1057 [4/6] (7.78ns)   --->   "%tmp_1_39 = fmul double %tmp_40, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1057 'dmul' 'tmp_1_39' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1058 [4/6] (7.78ns)   --->   "%tmp_1_40 = fmul double %tmp_41, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1058 'dmul' 'tmp_1_40' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1059 [5/6] (7.78ns)   --->   "%tmp_1_41 = fmul double %tmp_42, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1059 'dmul' 'tmp_1_41' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1060 [5/6] (7.78ns)   --->   "%tmp_1_42 = fmul double %tmp_43, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1060 'dmul' 'tmp_1_42' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1061 [6/6] (10.0ns)   --->   "%tmp_1_43 = fmul double %tmp_44, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1061 'dmul' 'tmp_1_43' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1062 [6/6] (10.0ns)   --->   "%tmp_1_44 = fmul double %tmp_45, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1062 'dmul' 'tmp_1_44' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1063 [1/6] (6.28ns)   --->   "%tmp_46 = sitofp i32 %as_load_46 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1063 'sitodp' 'tmp_46' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 1064 [1/6] (6.28ns)   --->   "%tmp_47 = sitofp i32 %as_load_47 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1064 'sitodp' 'tmp_47' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 1065 [2/6] (6.28ns)   --->   "%tmp_48 = sitofp i32 %as_load_48 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1065 'sitodp' 'tmp_48' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 1066 [2/6] (6.28ns)   --->   "%tmp_49 = sitofp i32 %as_load_49 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1066 'sitodp' 'tmp_49' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 1067 [3/6] (6.28ns)   --->   "%tmp_50 = sitofp i32 %as_load_50 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1067 'sitodp' 'tmp_50' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 1068 [3/6] (6.28ns)   --->   "%tmp_51 = sitofp i32 %as_load_51 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1068 'sitodp' 'tmp_51' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 1069 [4/6] (6.28ns)   --->   "%tmp_52 = sitofp i32 %as_load_52 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1069 'sitodp' 'tmp_52' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 1070 [4/6] (6.28ns)   --->   "%tmp_53 = sitofp i32 %as_load_53 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1070 'sitodp' 'tmp_53' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 1071 [5/6] (6.28ns)   --->   "%tmp_54 = sitofp i32 %as_load_54 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1071 'sitodp' 'tmp_54' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 1072 [5/6] (6.28ns)   --->   "%tmp_55 = sitofp i32 %as_load_55 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1072 'sitodp' 'tmp_55' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 1073 [6/6] (6.28ns)   --->   "%tmp_56 = sitofp i32 %as_load_56 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1073 'sitodp' 'tmp_56' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 1074 [6/6] (6.28ns)   --->   "%tmp_57 = sitofp i32 %as_load_57 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1074 'sitodp' 'tmp_57' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 1075 [1/2] (3.25ns)   --->   "%as_load_58 = load i32* %as_addr_58, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1075 'load' 'as_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 1076 [1/2] (3.25ns)   --->   "%as_load_59 = load i32* %as_addr_59, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1076 'load' 'as_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 1077 [2/2] (3.25ns)   --->   "%as_load_60 = load i32* %as_addr_60, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1077 'load' 'as_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 1078 [2/2] (3.25ns)   --->   "%as_load_61 = load i32* %as_addr_61, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1078 'load' 'as_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 33 <SV = 32> <Delay = 10.9>
ST_33 : Operation 1079 [1/1] (1.81ns)   --->   "%add_ln24_58 = add i14 %phi_mul, 62" [imageprosseing/imgpro.c:24]   --->   Operation 1079 'add' 'add_ln24_58' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1080 [1/1] (0.00ns)   --->   "%zext_ln24_61 = zext i14 %add_ln24_58 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1080 'zext' 'zext_ln24_61' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1081 [1/1] (0.00ns)   --->   "%as_addr_62 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_61" [imageprosseing/imgpro.c:24]   --->   Operation 1081 'getelementptr' 'as_addr_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1082 [1/1] (1.81ns)   --->   "%add_ln24_59 = add i14 %phi_mul, 63" [imageprosseing/imgpro.c:24]   --->   Operation 1082 'add' 'add_ln24_59' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1083 [1/1] (0.00ns)   --->   "%zext_ln24_62 = zext i14 %add_ln24_59 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1083 'zext' 'zext_ln24_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1084 [1/1] (0.00ns)   --->   "%as_addr_63 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_62" [imageprosseing/imgpro.c:24]   --->   Operation 1084 'getelementptr' 'as_addr_63' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1085 [1/1] (0.00ns)   --->   "%bs_addr_32 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_31" [imageprosseing/imgpro.c:24]   --->   Operation 1085 'getelementptr' 'bs_addr_32' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1086 [1/1] (0.00ns)   --->   "%bs_addr_33 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_32" [imageprosseing/imgpro.c:24]   --->   Operation 1086 'getelementptr' 'bs_addr_33' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1087 [1/2] (3.25ns)   --->   "%tmp_2_31 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_31)" [imageprosseing/imgpro.c:24]   --->   Operation 1087 'call' 'tmp_2_31' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 1088 [1/1] (3.25ns)   --->   "store i32 %tmp_2_31, i32* %bs_addr_32, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1088 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 1089 [1/2] (3.25ns)   --->   "%tmp_2_32 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_32)" [imageprosseing/imgpro.c:24]   --->   Operation 1089 'call' 'tmp_2_32' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 1090 [1/1] (3.25ns)   --->   "store i32 %tmp_2_32, i32* %bs_addr_33, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1090 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 1091 [2/2] (10.9ns)   --->   "%tmp_2_33 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_33)" [imageprosseing/imgpro.c:24]   --->   Operation 1091 'call' 'tmp_2_33' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 1092 [2/2] (10.9ns)   --->   "%tmp_2_34 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_34)" [imageprosseing/imgpro.c:24]   --->   Operation 1092 'call' 'tmp_2_34' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 1093 [1/6] (7.78ns)   --->   "%tmp_1_35 = fmul double %tmp_36, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1093 'dmul' 'tmp_1_35' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1094 [1/6] (7.78ns)   --->   "%tmp_1_36 = fmul double %tmp_37, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1094 'dmul' 'tmp_1_36' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1095 [2/6] (7.78ns)   --->   "%tmp_1_37 = fmul double %tmp_38, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1095 'dmul' 'tmp_1_37' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1096 [2/6] (7.78ns)   --->   "%tmp_1_38 = fmul double %tmp_39, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1096 'dmul' 'tmp_1_38' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1097 [3/6] (7.78ns)   --->   "%tmp_1_39 = fmul double %tmp_40, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1097 'dmul' 'tmp_1_39' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1098 [3/6] (7.78ns)   --->   "%tmp_1_40 = fmul double %tmp_41, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1098 'dmul' 'tmp_1_40' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1099 [4/6] (7.78ns)   --->   "%tmp_1_41 = fmul double %tmp_42, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1099 'dmul' 'tmp_1_41' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1100 [4/6] (7.78ns)   --->   "%tmp_1_42 = fmul double %tmp_43, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1100 'dmul' 'tmp_1_42' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1101 [5/6] (7.78ns)   --->   "%tmp_1_43 = fmul double %tmp_44, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1101 'dmul' 'tmp_1_43' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1102 [5/6] (7.78ns)   --->   "%tmp_1_44 = fmul double %tmp_45, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1102 'dmul' 'tmp_1_44' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1103 [6/6] (10.0ns)   --->   "%tmp_1_45 = fmul double %tmp_46, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1103 'dmul' 'tmp_1_45' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1104 [6/6] (10.0ns)   --->   "%tmp_1_46 = fmul double %tmp_47, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1104 'dmul' 'tmp_1_46' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1105 [1/6] (6.28ns)   --->   "%tmp_48 = sitofp i32 %as_load_48 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1105 'sitodp' 'tmp_48' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 1106 [1/6] (6.28ns)   --->   "%tmp_49 = sitofp i32 %as_load_49 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1106 'sitodp' 'tmp_49' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 1107 [2/6] (6.28ns)   --->   "%tmp_50 = sitofp i32 %as_load_50 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1107 'sitodp' 'tmp_50' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 1108 [2/6] (6.28ns)   --->   "%tmp_51 = sitofp i32 %as_load_51 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1108 'sitodp' 'tmp_51' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 1109 [3/6] (6.28ns)   --->   "%tmp_52 = sitofp i32 %as_load_52 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1109 'sitodp' 'tmp_52' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 1110 [3/6] (6.28ns)   --->   "%tmp_53 = sitofp i32 %as_load_53 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1110 'sitodp' 'tmp_53' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 1111 [4/6] (6.28ns)   --->   "%tmp_54 = sitofp i32 %as_load_54 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1111 'sitodp' 'tmp_54' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 1112 [4/6] (6.28ns)   --->   "%tmp_55 = sitofp i32 %as_load_55 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1112 'sitodp' 'tmp_55' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 1113 [5/6] (6.28ns)   --->   "%tmp_56 = sitofp i32 %as_load_56 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1113 'sitodp' 'tmp_56' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 1114 [5/6] (6.28ns)   --->   "%tmp_57 = sitofp i32 %as_load_57 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1114 'sitodp' 'tmp_57' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 1115 [6/6] (6.28ns)   --->   "%tmp_58 = sitofp i32 %as_load_58 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1115 'sitodp' 'tmp_58' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 1116 [6/6] (6.28ns)   --->   "%tmp_59 = sitofp i32 %as_load_59 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1116 'sitodp' 'tmp_59' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 1117 [1/2] (3.25ns)   --->   "%as_load_60 = load i32* %as_addr_60, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1117 'load' 'as_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 1118 [1/2] (3.25ns)   --->   "%as_load_61 = load i32* %as_addr_61, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1118 'load' 'as_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 1119 [2/2] (3.25ns)   --->   "%as_load_62 = load i32* %as_addr_62, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1119 'load' 'as_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 1120 [2/2] (3.25ns)   --->   "%as_load_63 = load i32* %as_addr_63, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1120 'load' 'as_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 34 <SV = 33> <Delay = 10.9>
ST_34 : Operation 1121 [1/1] (1.81ns)   --->   "%add_ln24_60 = add i14 %phi_mul, 64" [imageprosseing/imgpro.c:24]   --->   Operation 1121 'add' 'add_ln24_60' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1122 [1/1] (0.00ns)   --->   "%zext_ln24_63 = zext i14 %add_ln24_60 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1122 'zext' 'zext_ln24_63' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1123 [1/1] (0.00ns)   --->   "%as_addr_64 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_63" [imageprosseing/imgpro.c:24]   --->   Operation 1123 'getelementptr' 'as_addr_64' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1124 [1/1] (1.81ns)   --->   "%add_ln24_61 = add i14 %phi_mul, 65" [imageprosseing/imgpro.c:24]   --->   Operation 1124 'add' 'add_ln24_61' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1125 [1/1] (0.00ns)   --->   "%zext_ln24_64 = zext i14 %add_ln24_61 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1125 'zext' 'zext_ln24_64' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1126 [1/1] (0.00ns)   --->   "%as_addr_65 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_64" [imageprosseing/imgpro.c:24]   --->   Operation 1126 'getelementptr' 'as_addr_65' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1127 [1/1] (0.00ns)   --->   "%bs_addr_34 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_33" [imageprosseing/imgpro.c:24]   --->   Operation 1127 'getelementptr' 'bs_addr_34' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1128 [1/1] (0.00ns)   --->   "%bs_addr_35 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_34" [imageprosseing/imgpro.c:24]   --->   Operation 1128 'getelementptr' 'bs_addr_35' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1129 [1/2] (3.25ns)   --->   "%tmp_2_33 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_33)" [imageprosseing/imgpro.c:24]   --->   Operation 1129 'call' 'tmp_2_33' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 1130 [1/1] (3.25ns)   --->   "store i32 %tmp_2_33, i32* %bs_addr_34, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1130 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 1131 [1/2] (3.25ns)   --->   "%tmp_2_34 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_34)" [imageprosseing/imgpro.c:24]   --->   Operation 1131 'call' 'tmp_2_34' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 1132 [1/1] (3.25ns)   --->   "store i32 %tmp_2_34, i32* %bs_addr_35, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1132 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 1133 [2/2] (10.9ns)   --->   "%tmp_2_35 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_35)" [imageprosseing/imgpro.c:24]   --->   Operation 1133 'call' 'tmp_2_35' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 1134 [2/2] (10.9ns)   --->   "%tmp_2_36 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_36)" [imageprosseing/imgpro.c:24]   --->   Operation 1134 'call' 'tmp_2_36' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 1135 [1/6] (7.78ns)   --->   "%tmp_1_37 = fmul double %tmp_38, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1135 'dmul' 'tmp_1_37' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1136 [1/6] (7.78ns)   --->   "%tmp_1_38 = fmul double %tmp_39, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1136 'dmul' 'tmp_1_38' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1137 [2/6] (7.78ns)   --->   "%tmp_1_39 = fmul double %tmp_40, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1137 'dmul' 'tmp_1_39' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1138 [2/6] (7.78ns)   --->   "%tmp_1_40 = fmul double %tmp_41, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1138 'dmul' 'tmp_1_40' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1139 [3/6] (7.78ns)   --->   "%tmp_1_41 = fmul double %tmp_42, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1139 'dmul' 'tmp_1_41' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1140 [3/6] (7.78ns)   --->   "%tmp_1_42 = fmul double %tmp_43, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1140 'dmul' 'tmp_1_42' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1141 [4/6] (7.78ns)   --->   "%tmp_1_43 = fmul double %tmp_44, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1141 'dmul' 'tmp_1_43' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1142 [4/6] (7.78ns)   --->   "%tmp_1_44 = fmul double %tmp_45, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1142 'dmul' 'tmp_1_44' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1143 [5/6] (7.78ns)   --->   "%tmp_1_45 = fmul double %tmp_46, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1143 'dmul' 'tmp_1_45' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1144 [5/6] (7.78ns)   --->   "%tmp_1_46 = fmul double %tmp_47, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1144 'dmul' 'tmp_1_46' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1145 [6/6] (10.0ns)   --->   "%tmp_1_47 = fmul double %tmp_48, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1145 'dmul' 'tmp_1_47' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1146 [6/6] (10.0ns)   --->   "%tmp_1_48 = fmul double %tmp_49, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1146 'dmul' 'tmp_1_48' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1147 [1/6] (6.28ns)   --->   "%tmp_50 = sitofp i32 %as_load_50 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1147 'sitodp' 'tmp_50' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 1148 [1/6] (6.28ns)   --->   "%tmp_51 = sitofp i32 %as_load_51 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1148 'sitodp' 'tmp_51' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 1149 [2/6] (6.28ns)   --->   "%tmp_52 = sitofp i32 %as_load_52 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1149 'sitodp' 'tmp_52' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 1150 [2/6] (6.28ns)   --->   "%tmp_53 = sitofp i32 %as_load_53 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1150 'sitodp' 'tmp_53' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 1151 [3/6] (6.28ns)   --->   "%tmp_54 = sitofp i32 %as_load_54 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1151 'sitodp' 'tmp_54' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 1152 [3/6] (6.28ns)   --->   "%tmp_55 = sitofp i32 %as_load_55 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1152 'sitodp' 'tmp_55' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 1153 [4/6] (6.28ns)   --->   "%tmp_56 = sitofp i32 %as_load_56 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1153 'sitodp' 'tmp_56' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 1154 [4/6] (6.28ns)   --->   "%tmp_57 = sitofp i32 %as_load_57 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1154 'sitodp' 'tmp_57' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 1155 [5/6] (6.28ns)   --->   "%tmp_58 = sitofp i32 %as_load_58 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1155 'sitodp' 'tmp_58' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 1156 [5/6] (6.28ns)   --->   "%tmp_59 = sitofp i32 %as_load_59 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1156 'sitodp' 'tmp_59' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 1157 [6/6] (6.28ns)   --->   "%tmp_60 = sitofp i32 %as_load_60 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1157 'sitodp' 'tmp_60' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 1158 [6/6] (6.28ns)   --->   "%tmp_61 = sitofp i32 %as_load_61 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1158 'sitodp' 'tmp_61' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 1159 [1/2] (3.25ns)   --->   "%as_load_62 = load i32* %as_addr_62, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1159 'load' 'as_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 1160 [1/2] (3.25ns)   --->   "%as_load_63 = load i32* %as_addr_63, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1160 'load' 'as_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 1161 [2/2] (3.25ns)   --->   "%as_load_64 = load i32* %as_addr_64, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1161 'load' 'as_load_64' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 1162 [2/2] (3.25ns)   --->   "%as_load_65 = load i32* %as_addr_65, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1162 'load' 'as_load_65' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 35 <SV = 34> <Delay = 10.9>
ST_35 : Operation 1163 [1/1] (1.81ns)   --->   "%add_ln24_62 = add i14 %phi_mul, 66" [imageprosseing/imgpro.c:24]   --->   Operation 1163 'add' 'add_ln24_62' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1164 [1/1] (0.00ns)   --->   "%zext_ln24_65 = zext i14 %add_ln24_62 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1164 'zext' 'zext_ln24_65' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1165 [1/1] (0.00ns)   --->   "%as_addr_66 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_65" [imageprosseing/imgpro.c:24]   --->   Operation 1165 'getelementptr' 'as_addr_66' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1166 [1/1] (1.81ns)   --->   "%add_ln24_63 = add i14 %phi_mul, 67" [imageprosseing/imgpro.c:24]   --->   Operation 1166 'add' 'add_ln24_63' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1167 [1/1] (0.00ns)   --->   "%zext_ln24_66 = zext i14 %add_ln24_63 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1167 'zext' 'zext_ln24_66' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1168 [1/1] (0.00ns)   --->   "%as_addr_67 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_66" [imageprosseing/imgpro.c:24]   --->   Operation 1168 'getelementptr' 'as_addr_67' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1169 [1/1] (0.00ns)   --->   "%bs_addr_36 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_35" [imageprosseing/imgpro.c:24]   --->   Operation 1169 'getelementptr' 'bs_addr_36' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1170 [1/1] (0.00ns)   --->   "%bs_addr_37 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_36" [imageprosseing/imgpro.c:24]   --->   Operation 1170 'getelementptr' 'bs_addr_37' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1171 [1/2] (3.25ns)   --->   "%tmp_2_35 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_35)" [imageprosseing/imgpro.c:24]   --->   Operation 1171 'call' 'tmp_2_35' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 1172 [1/1] (3.25ns)   --->   "store i32 %tmp_2_35, i32* %bs_addr_36, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1172 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 1173 [1/2] (3.25ns)   --->   "%tmp_2_36 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_36)" [imageprosseing/imgpro.c:24]   --->   Operation 1173 'call' 'tmp_2_36' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 1174 [1/1] (3.25ns)   --->   "store i32 %tmp_2_36, i32* %bs_addr_37, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1174 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 1175 [2/2] (10.9ns)   --->   "%tmp_2_37 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_37)" [imageprosseing/imgpro.c:24]   --->   Operation 1175 'call' 'tmp_2_37' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 1176 [2/2] (10.9ns)   --->   "%tmp_2_38 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_38)" [imageprosseing/imgpro.c:24]   --->   Operation 1176 'call' 'tmp_2_38' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 1177 [1/6] (7.78ns)   --->   "%tmp_1_39 = fmul double %tmp_40, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1177 'dmul' 'tmp_1_39' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1178 [1/6] (7.78ns)   --->   "%tmp_1_40 = fmul double %tmp_41, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1178 'dmul' 'tmp_1_40' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1179 [2/6] (7.78ns)   --->   "%tmp_1_41 = fmul double %tmp_42, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1179 'dmul' 'tmp_1_41' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1180 [2/6] (7.78ns)   --->   "%tmp_1_42 = fmul double %tmp_43, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1180 'dmul' 'tmp_1_42' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1181 [3/6] (7.78ns)   --->   "%tmp_1_43 = fmul double %tmp_44, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1181 'dmul' 'tmp_1_43' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1182 [3/6] (7.78ns)   --->   "%tmp_1_44 = fmul double %tmp_45, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1182 'dmul' 'tmp_1_44' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1183 [4/6] (7.78ns)   --->   "%tmp_1_45 = fmul double %tmp_46, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1183 'dmul' 'tmp_1_45' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1184 [4/6] (7.78ns)   --->   "%tmp_1_46 = fmul double %tmp_47, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1184 'dmul' 'tmp_1_46' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1185 [5/6] (7.78ns)   --->   "%tmp_1_47 = fmul double %tmp_48, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1185 'dmul' 'tmp_1_47' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1186 [5/6] (7.78ns)   --->   "%tmp_1_48 = fmul double %tmp_49, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1186 'dmul' 'tmp_1_48' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1187 [6/6] (10.0ns)   --->   "%tmp_1_49 = fmul double %tmp_50, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1187 'dmul' 'tmp_1_49' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1188 [6/6] (10.0ns)   --->   "%tmp_1_50 = fmul double %tmp_51, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1188 'dmul' 'tmp_1_50' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1189 [1/6] (6.28ns)   --->   "%tmp_52 = sitofp i32 %as_load_52 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1189 'sitodp' 'tmp_52' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 1190 [1/6] (6.28ns)   --->   "%tmp_53 = sitofp i32 %as_load_53 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1190 'sitodp' 'tmp_53' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 1191 [2/6] (6.28ns)   --->   "%tmp_54 = sitofp i32 %as_load_54 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1191 'sitodp' 'tmp_54' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 1192 [2/6] (6.28ns)   --->   "%tmp_55 = sitofp i32 %as_load_55 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1192 'sitodp' 'tmp_55' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 1193 [3/6] (6.28ns)   --->   "%tmp_56 = sitofp i32 %as_load_56 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1193 'sitodp' 'tmp_56' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 1194 [3/6] (6.28ns)   --->   "%tmp_57 = sitofp i32 %as_load_57 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1194 'sitodp' 'tmp_57' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 1195 [4/6] (6.28ns)   --->   "%tmp_58 = sitofp i32 %as_load_58 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1195 'sitodp' 'tmp_58' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 1196 [4/6] (6.28ns)   --->   "%tmp_59 = sitofp i32 %as_load_59 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1196 'sitodp' 'tmp_59' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 1197 [5/6] (6.28ns)   --->   "%tmp_60 = sitofp i32 %as_load_60 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1197 'sitodp' 'tmp_60' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 1198 [5/6] (6.28ns)   --->   "%tmp_61 = sitofp i32 %as_load_61 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1198 'sitodp' 'tmp_61' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 1199 [6/6] (6.28ns)   --->   "%tmp_62 = sitofp i32 %as_load_62 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1199 'sitodp' 'tmp_62' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 1200 [6/6] (6.28ns)   --->   "%tmp_63 = sitofp i32 %as_load_63 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1200 'sitodp' 'tmp_63' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 1201 [1/2] (3.25ns)   --->   "%as_load_64 = load i32* %as_addr_64, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1201 'load' 'as_load_64' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 1202 [1/2] (3.25ns)   --->   "%as_load_65 = load i32* %as_addr_65, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1202 'load' 'as_load_65' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 1203 [2/2] (3.25ns)   --->   "%as_load_66 = load i32* %as_addr_66, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1203 'load' 'as_load_66' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 1204 [2/2] (3.25ns)   --->   "%as_load_67 = load i32* %as_addr_67, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1204 'load' 'as_load_67' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 36 <SV = 35> <Delay = 10.9>
ST_36 : Operation 1205 [1/1] (1.81ns)   --->   "%add_ln24_64 = add i14 %phi_mul, 68" [imageprosseing/imgpro.c:24]   --->   Operation 1205 'add' 'add_ln24_64' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1206 [1/1] (0.00ns)   --->   "%zext_ln24_67 = zext i14 %add_ln24_64 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1206 'zext' 'zext_ln24_67' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1207 [1/1] (0.00ns)   --->   "%as_addr_68 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_67" [imageprosseing/imgpro.c:24]   --->   Operation 1207 'getelementptr' 'as_addr_68' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1208 [1/1] (1.81ns)   --->   "%add_ln24_65 = add i14 %phi_mul, 69" [imageprosseing/imgpro.c:24]   --->   Operation 1208 'add' 'add_ln24_65' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1209 [1/1] (0.00ns)   --->   "%zext_ln24_68 = zext i14 %add_ln24_65 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1209 'zext' 'zext_ln24_68' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1210 [1/1] (0.00ns)   --->   "%as_addr_69 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_68" [imageprosseing/imgpro.c:24]   --->   Operation 1210 'getelementptr' 'as_addr_69' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1211 [1/1] (0.00ns)   --->   "%bs_addr_38 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_37" [imageprosseing/imgpro.c:24]   --->   Operation 1211 'getelementptr' 'bs_addr_38' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1212 [1/1] (0.00ns)   --->   "%bs_addr_39 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_38" [imageprosseing/imgpro.c:24]   --->   Operation 1212 'getelementptr' 'bs_addr_39' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1213 [1/2] (3.25ns)   --->   "%tmp_2_37 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_37)" [imageprosseing/imgpro.c:24]   --->   Operation 1213 'call' 'tmp_2_37' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 1214 [1/1] (3.25ns)   --->   "store i32 %tmp_2_37, i32* %bs_addr_38, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1214 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 1215 [1/2] (3.25ns)   --->   "%tmp_2_38 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_38)" [imageprosseing/imgpro.c:24]   --->   Operation 1215 'call' 'tmp_2_38' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 1216 [1/1] (3.25ns)   --->   "store i32 %tmp_2_38, i32* %bs_addr_39, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1216 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 1217 [2/2] (10.9ns)   --->   "%tmp_2_39 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_39)" [imageprosseing/imgpro.c:24]   --->   Operation 1217 'call' 'tmp_2_39' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 1218 [2/2] (10.9ns)   --->   "%tmp_2_40 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_40)" [imageprosseing/imgpro.c:24]   --->   Operation 1218 'call' 'tmp_2_40' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 1219 [1/6] (7.78ns)   --->   "%tmp_1_41 = fmul double %tmp_42, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1219 'dmul' 'tmp_1_41' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1220 [1/6] (7.78ns)   --->   "%tmp_1_42 = fmul double %tmp_43, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1220 'dmul' 'tmp_1_42' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1221 [2/6] (7.78ns)   --->   "%tmp_1_43 = fmul double %tmp_44, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1221 'dmul' 'tmp_1_43' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1222 [2/6] (7.78ns)   --->   "%tmp_1_44 = fmul double %tmp_45, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1222 'dmul' 'tmp_1_44' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1223 [3/6] (7.78ns)   --->   "%tmp_1_45 = fmul double %tmp_46, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1223 'dmul' 'tmp_1_45' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1224 [3/6] (7.78ns)   --->   "%tmp_1_46 = fmul double %tmp_47, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1224 'dmul' 'tmp_1_46' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1225 [4/6] (7.78ns)   --->   "%tmp_1_47 = fmul double %tmp_48, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1225 'dmul' 'tmp_1_47' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1226 [4/6] (7.78ns)   --->   "%tmp_1_48 = fmul double %tmp_49, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1226 'dmul' 'tmp_1_48' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1227 [5/6] (7.78ns)   --->   "%tmp_1_49 = fmul double %tmp_50, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1227 'dmul' 'tmp_1_49' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1228 [5/6] (7.78ns)   --->   "%tmp_1_50 = fmul double %tmp_51, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1228 'dmul' 'tmp_1_50' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1229 [6/6] (10.0ns)   --->   "%tmp_1_51 = fmul double %tmp_52, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1229 'dmul' 'tmp_1_51' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1230 [6/6] (10.0ns)   --->   "%tmp_1_52 = fmul double %tmp_53, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1230 'dmul' 'tmp_1_52' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1231 [1/6] (6.28ns)   --->   "%tmp_54 = sitofp i32 %as_load_54 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1231 'sitodp' 'tmp_54' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 1232 [1/6] (6.28ns)   --->   "%tmp_55 = sitofp i32 %as_load_55 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1232 'sitodp' 'tmp_55' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 1233 [2/6] (6.28ns)   --->   "%tmp_56 = sitofp i32 %as_load_56 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1233 'sitodp' 'tmp_56' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 1234 [2/6] (6.28ns)   --->   "%tmp_57 = sitofp i32 %as_load_57 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1234 'sitodp' 'tmp_57' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 1235 [3/6] (6.28ns)   --->   "%tmp_58 = sitofp i32 %as_load_58 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1235 'sitodp' 'tmp_58' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 1236 [3/6] (6.28ns)   --->   "%tmp_59 = sitofp i32 %as_load_59 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1236 'sitodp' 'tmp_59' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 1237 [4/6] (6.28ns)   --->   "%tmp_60 = sitofp i32 %as_load_60 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1237 'sitodp' 'tmp_60' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 1238 [4/6] (6.28ns)   --->   "%tmp_61 = sitofp i32 %as_load_61 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1238 'sitodp' 'tmp_61' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 1239 [5/6] (6.28ns)   --->   "%tmp_62 = sitofp i32 %as_load_62 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1239 'sitodp' 'tmp_62' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 1240 [5/6] (6.28ns)   --->   "%tmp_63 = sitofp i32 %as_load_63 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1240 'sitodp' 'tmp_63' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 1241 [6/6] (6.28ns)   --->   "%tmp_64 = sitofp i32 %as_load_64 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1241 'sitodp' 'tmp_64' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 1242 [6/6] (6.28ns)   --->   "%tmp_65 = sitofp i32 %as_load_65 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1242 'sitodp' 'tmp_65' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 1243 [1/2] (3.25ns)   --->   "%as_load_66 = load i32* %as_addr_66, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1243 'load' 'as_load_66' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 1244 [1/2] (3.25ns)   --->   "%as_load_67 = load i32* %as_addr_67, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1244 'load' 'as_load_67' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 1245 [2/2] (3.25ns)   --->   "%as_load_68 = load i32* %as_addr_68, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1245 'load' 'as_load_68' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 1246 [2/2] (3.25ns)   --->   "%as_load_69 = load i32* %as_addr_69, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1246 'load' 'as_load_69' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 37 <SV = 36> <Delay = 10.9>
ST_37 : Operation 1247 [1/1] (1.81ns)   --->   "%add_ln24_66 = add i14 %phi_mul, 70" [imageprosseing/imgpro.c:24]   --->   Operation 1247 'add' 'add_ln24_66' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1248 [1/1] (0.00ns)   --->   "%zext_ln24_69 = zext i14 %add_ln24_66 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1248 'zext' 'zext_ln24_69' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1249 [1/1] (0.00ns)   --->   "%as_addr_70 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_69" [imageprosseing/imgpro.c:24]   --->   Operation 1249 'getelementptr' 'as_addr_70' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1250 [1/1] (1.81ns)   --->   "%add_ln24_67 = add i14 %phi_mul, 71" [imageprosseing/imgpro.c:24]   --->   Operation 1250 'add' 'add_ln24_67' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1251 [1/1] (0.00ns)   --->   "%zext_ln24_70 = zext i14 %add_ln24_67 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1251 'zext' 'zext_ln24_70' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1252 [1/1] (0.00ns)   --->   "%as_addr_71 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_70" [imageprosseing/imgpro.c:24]   --->   Operation 1252 'getelementptr' 'as_addr_71' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1253 [1/1] (0.00ns)   --->   "%bs_addr_40 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_39" [imageprosseing/imgpro.c:24]   --->   Operation 1253 'getelementptr' 'bs_addr_40' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1254 [1/1] (0.00ns)   --->   "%bs_addr_41 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_40" [imageprosseing/imgpro.c:24]   --->   Operation 1254 'getelementptr' 'bs_addr_41' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1255 [1/2] (3.25ns)   --->   "%tmp_2_39 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_39)" [imageprosseing/imgpro.c:24]   --->   Operation 1255 'call' 'tmp_2_39' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 1256 [1/1] (3.25ns)   --->   "store i32 %tmp_2_39, i32* %bs_addr_40, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1256 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 1257 [1/2] (3.25ns)   --->   "%tmp_2_40 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_40)" [imageprosseing/imgpro.c:24]   --->   Operation 1257 'call' 'tmp_2_40' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 1258 [1/1] (3.25ns)   --->   "store i32 %tmp_2_40, i32* %bs_addr_41, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1258 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 1259 [2/2] (10.9ns)   --->   "%tmp_2_41 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_41)" [imageprosseing/imgpro.c:24]   --->   Operation 1259 'call' 'tmp_2_41' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 1260 [2/2] (10.9ns)   --->   "%tmp_2_42 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_42)" [imageprosseing/imgpro.c:24]   --->   Operation 1260 'call' 'tmp_2_42' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 1261 [1/6] (7.78ns)   --->   "%tmp_1_43 = fmul double %tmp_44, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1261 'dmul' 'tmp_1_43' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1262 [1/6] (7.78ns)   --->   "%tmp_1_44 = fmul double %tmp_45, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1262 'dmul' 'tmp_1_44' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1263 [2/6] (7.78ns)   --->   "%tmp_1_45 = fmul double %tmp_46, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1263 'dmul' 'tmp_1_45' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1264 [2/6] (7.78ns)   --->   "%tmp_1_46 = fmul double %tmp_47, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1264 'dmul' 'tmp_1_46' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1265 [3/6] (7.78ns)   --->   "%tmp_1_47 = fmul double %tmp_48, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1265 'dmul' 'tmp_1_47' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1266 [3/6] (7.78ns)   --->   "%tmp_1_48 = fmul double %tmp_49, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1266 'dmul' 'tmp_1_48' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1267 [4/6] (7.78ns)   --->   "%tmp_1_49 = fmul double %tmp_50, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1267 'dmul' 'tmp_1_49' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1268 [4/6] (7.78ns)   --->   "%tmp_1_50 = fmul double %tmp_51, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1268 'dmul' 'tmp_1_50' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1269 [5/6] (7.78ns)   --->   "%tmp_1_51 = fmul double %tmp_52, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1269 'dmul' 'tmp_1_51' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1270 [5/6] (7.78ns)   --->   "%tmp_1_52 = fmul double %tmp_53, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1270 'dmul' 'tmp_1_52' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1271 [6/6] (10.0ns)   --->   "%tmp_1_53 = fmul double %tmp_54, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1271 'dmul' 'tmp_1_53' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1272 [6/6] (10.0ns)   --->   "%tmp_1_54 = fmul double %tmp_55, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1272 'dmul' 'tmp_1_54' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1273 [1/6] (6.28ns)   --->   "%tmp_56 = sitofp i32 %as_load_56 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1273 'sitodp' 'tmp_56' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 1274 [1/6] (6.28ns)   --->   "%tmp_57 = sitofp i32 %as_load_57 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1274 'sitodp' 'tmp_57' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 1275 [2/6] (6.28ns)   --->   "%tmp_58 = sitofp i32 %as_load_58 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1275 'sitodp' 'tmp_58' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 1276 [2/6] (6.28ns)   --->   "%tmp_59 = sitofp i32 %as_load_59 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1276 'sitodp' 'tmp_59' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 1277 [3/6] (6.28ns)   --->   "%tmp_60 = sitofp i32 %as_load_60 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1277 'sitodp' 'tmp_60' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 1278 [3/6] (6.28ns)   --->   "%tmp_61 = sitofp i32 %as_load_61 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1278 'sitodp' 'tmp_61' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 1279 [4/6] (6.28ns)   --->   "%tmp_62 = sitofp i32 %as_load_62 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1279 'sitodp' 'tmp_62' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 1280 [4/6] (6.28ns)   --->   "%tmp_63 = sitofp i32 %as_load_63 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1280 'sitodp' 'tmp_63' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 1281 [5/6] (6.28ns)   --->   "%tmp_64 = sitofp i32 %as_load_64 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1281 'sitodp' 'tmp_64' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 1282 [5/6] (6.28ns)   --->   "%tmp_65 = sitofp i32 %as_load_65 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1282 'sitodp' 'tmp_65' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 1283 [6/6] (6.28ns)   --->   "%tmp_66 = sitofp i32 %as_load_66 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1283 'sitodp' 'tmp_66' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 1284 [6/6] (6.28ns)   --->   "%tmp_67 = sitofp i32 %as_load_67 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1284 'sitodp' 'tmp_67' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 1285 [1/2] (3.25ns)   --->   "%as_load_68 = load i32* %as_addr_68, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1285 'load' 'as_load_68' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 1286 [1/2] (3.25ns)   --->   "%as_load_69 = load i32* %as_addr_69, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1286 'load' 'as_load_69' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 1287 [2/2] (3.25ns)   --->   "%as_load_70 = load i32* %as_addr_70, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1287 'load' 'as_load_70' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 1288 [2/2] (3.25ns)   --->   "%as_load_71 = load i32* %as_addr_71, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1288 'load' 'as_load_71' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 38 <SV = 37> <Delay = 10.9>
ST_38 : Operation 1289 [1/1] (1.81ns)   --->   "%add_ln24_68 = add i14 %phi_mul, 72" [imageprosseing/imgpro.c:24]   --->   Operation 1289 'add' 'add_ln24_68' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1290 [1/1] (0.00ns)   --->   "%zext_ln24_71 = zext i14 %add_ln24_68 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1290 'zext' 'zext_ln24_71' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1291 [1/1] (0.00ns)   --->   "%as_addr_72 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_71" [imageprosseing/imgpro.c:24]   --->   Operation 1291 'getelementptr' 'as_addr_72' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1292 [1/1] (1.81ns)   --->   "%add_ln24_69 = add i14 %phi_mul, 73" [imageprosseing/imgpro.c:24]   --->   Operation 1292 'add' 'add_ln24_69' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1293 [1/1] (0.00ns)   --->   "%zext_ln24_72 = zext i14 %add_ln24_69 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1293 'zext' 'zext_ln24_72' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1294 [1/1] (0.00ns)   --->   "%as_addr_73 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_72" [imageprosseing/imgpro.c:24]   --->   Operation 1294 'getelementptr' 'as_addr_73' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1295 [1/1] (0.00ns)   --->   "%bs_addr_42 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_41" [imageprosseing/imgpro.c:24]   --->   Operation 1295 'getelementptr' 'bs_addr_42' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1296 [1/1] (0.00ns)   --->   "%bs_addr_43 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_42" [imageprosseing/imgpro.c:24]   --->   Operation 1296 'getelementptr' 'bs_addr_43' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1297 [1/2] (3.25ns)   --->   "%tmp_2_41 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_41)" [imageprosseing/imgpro.c:24]   --->   Operation 1297 'call' 'tmp_2_41' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 1298 [1/1] (3.25ns)   --->   "store i32 %tmp_2_41, i32* %bs_addr_42, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1298 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 1299 [1/2] (3.25ns)   --->   "%tmp_2_42 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_42)" [imageprosseing/imgpro.c:24]   --->   Operation 1299 'call' 'tmp_2_42' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 1300 [1/1] (3.25ns)   --->   "store i32 %tmp_2_42, i32* %bs_addr_43, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1300 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 1301 [2/2] (10.9ns)   --->   "%tmp_2_43 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_43)" [imageprosseing/imgpro.c:24]   --->   Operation 1301 'call' 'tmp_2_43' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 1302 [2/2] (10.9ns)   --->   "%tmp_2_44 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_44)" [imageprosseing/imgpro.c:24]   --->   Operation 1302 'call' 'tmp_2_44' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 1303 [1/6] (7.78ns)   --->   "%tmp_1_45 = fmul double %tmp_46, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1303 'dmul' 'tmp_1_45' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1304 [1/6] (7.78ns)   --->   "%tmp_1_46 = fmul double %tmp_47, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1304 'dmul' 'tmp_1_46' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1305 [2/6] (7.78ns)   --->   "%tmp_1_47 = fmul double %tmp_48, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1305 'dmul' 'tmp_1_47' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1306 [2/6] (7.78ns)   --->   "%tmp_1_48 = fmul double %tmp_49, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1306 'dmul' 'tmp_1_48' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1307 [3/6] (7.78ns)   --->   "%tmp_1_49 = fmul double %tmp_50, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1307 'dmul' 'tmp_1_49' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1308 [3/6] (7.78ns)   --->   "%tmp_1_50 = fmul double %tmp_51, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1308 'dmul' 'tmp_1_50' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1309 [4/6] (7.78ns)   --->   "%tmp_1_51 = fmul double %tmp_52, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1309 'dmul' 'tmp_1_51' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1310 [4/6] (7.78ns)   --->   "%tmp_1_52 = fmul double %tmp_53, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1310 'dmul' 'tmp_1_52' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1311 [5/6] (7.78ns)   --->   "%tmp_1_53 = fmul double %tmp_54, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1311 'dmul' 'tmp_1_53' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1312 [5/6] (7.78ns)   --->   "%tmp_1_54 = fmul double %tmp_55, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1312 'dmul' 'tmp_1_54' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1313 [6/6] (10.0ns)   --->   "%tmp_1_55 = fmul double %tmp_56, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1313 'dmul' 'tmp_1_55' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1314 [6/6] (10.0ns)   --->   "%tmp_1_56 = fmul double %tmp_57, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1314 'dmul' 'tmp_1_56' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1315 [1/6] (6.28ns)   --->   "%tmp_58 = sitofp i32 %as_load_58 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1315 'sitodp' 'tmp_58' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 1316 [1/6] (6.28ns)   --->   "%tmp_59 = sitofp i32 %as_load_59 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1316 'sitodp' 'tmp_59' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 1317 [2/6] (6.28ns)   --->   "%tmp_60 = sitofp i32 %as_load_60 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1317 'sitodp' 'tmp_60' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 1318 [2/6] (6.28ns)   --->   "%tmp_61 = sitofp i32 %as_load_61 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1318 'sitodp' 'tmp_61' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 1319 [3/6] (6.28ns)   --->   "%tmp_62 = sitofp i32 %as_load_62 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1319 'sitodp' 'tmp_62' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 1320 [3/6] (6.28ns)   --->   "%tmp_63 = sitofp i32 %as_load_63 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1320 'sitodp' 'tmp_63' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 1321 [4/6] (6.28ns)   --->   "%tmp_64 = sitofp i32 %as_load_64 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1321 'sitodp' 'tmp_64' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 1322 [4/6] (6.28ns)   --->   "%tmp_65 = sitofp i32 %as_load_65 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1322 'sitodp' 'tmp_65' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 1323 [5/6] (6.28ns)   --->   "%tmp_66 = sitofp i32 %as_load_66 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1323 'sitodp' 'tmp_66' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 1324 [5/6] (6.28ns)   --->   "%tmp_67 = sitofp i32 %as_load_67 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1324 'sitodp' 'tmp_67' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 1325 [6/6] (6.28ns)   --->   "%tmp_68 = sitofp i32 %as_load_68 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1325 'sitodp' 'tmp_68' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 1326 [6/6] (6.28ns)   --->   "%tmp_69 = sitofp i32 %as_load_69 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1326 'sitodp' 'tmp_69' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 1327 [1/2] (3.25ns)   --->   "%as_load_70 = load i32* %as_addr_70, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1327 'load' 'as_load_70' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 1328 [1/2] (3.25ns)   --->   "%as_load_71 = load i32* %as_addr_71, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1328 'load' 'as_load_71' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 1329 [2/2] (3.25ns)   --->   "%as_load_72 = load i32* %as_addr_72, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1329 'load' 'as_load_72' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 1330 [2/2] (3.25ns)   --->   "%as_load_73 = load i32* %as_addr_73, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1330 'load' 'as_load_73' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 39 <SV = 38> <Delay = 10.9>
ST_39 : Operation 1331 [1/1] (1.81ns)   --->   "%add_ln24_70 = add i14 %phi_mul, 74" [imageprosseing/imgpro.c:24]   --->   Operation 1331 'add' 'add_ln24_70' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1332 [1/1] (0.00ns)   --->   "%zext_ln24_73 = zext i14 %add_ln24_70 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1332 'zext' 'zext_ln24_73' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1333 [1/1] (0.00ns)   --->   "%as_addr_74 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_73" [imageprosseing/imgpro.c:24]   --->   Operation 1333 'getelementptr' 'as_addr_74' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1334 [1/1] (1.81ns)   --->   "%add_ln24_71 = add i14 %phi_mul, 75" [imageprosseing/imgpro.c:24]   --->   Operation 1334 'add' 'add_ln24_71' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1335 [1/1] (0.00ns)   --->   "%zext_ln24_74 = zext i14 %add_ln24_71 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1335 'zext' 'zext_ln24_74' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1336 [1/1] (0.00ns)   --->   "%as_addr_75 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_74" [imageprosseing/imgpro.c:24]   --->   Operation 1336 'getelementptr' 'as_addr_75' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1337 [1/1] (0.00ns)   --->   "%bs_addr_44 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_43" [imageprosseing/imgpro.c:24]   --->   Operation 1337 'getelementptr' 'bs_addr_44' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1338 [1/1] (0.00ns)   --->   "%bs_addr_45 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_44" [imageprosseing/imgpro.c:24]   --->   Operation 1338 'getelementptr' 'bs_addr_45' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1339 [1/2] (3.25ns)   --->   "%tmp_2_43 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_43)" [imageprosseing/imgpro.c:24]   --->   Operation 1339 'call' 'tmp_2_43' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 1340 [1/1] (3.25ns)   --->   "store i32 %tmp_2_43, i32* %bs_addr_44, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1340 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 1341 [1/2] (3.25ns)   --->   "%tmp_2_44 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_44)" [imageprosseing/imgpro.c:24]   --->   Operation 1341 'call' 'tmp_2_44' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 1342 [1/1] (3.25ns)   --->   "store i32 %tmp_2_44, i32* %bs_addr_45, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1342 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 1343 [2/2] (10.9ns)   --->   "%tmp_2_45 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_45)" [imageprosseing/imgpro.c:24]   --->   Operation 1343 'call' 'tmp_2_45' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 1344 [2/2] (10.9ns)   --->   "%tmp_2_46 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_46)" [imageprosseing/imgpro.c:24]   --->   Operation 1344 'call' 'tmp_2_46' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 1345 [1/6] (7.78ns)   --->   "%tmp_1_47 = fmul double %tmp_48, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1345 'dmul' 'tmp_1_47' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1346 [1/6] (7.78ns)   --->   "%tmp_1_48 = fmul double %tmp_49, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1346 'dmul' 'tmp_1_48' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1347 [2/6] (7.78ns)   --->   "%tmp_1_49 = fmul double %tmp_50, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1347 'dmul' 'tmp_1_49' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1348 [2/6] (7.78ns)   --->   "%tmp_1_50 = fmul double %tmp_51, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1348 'dmul' 'tmp_1_50' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1349 [3/6] (7.78ns)   --->   "%tmp_1_51 = fmul double %tmp_52, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1349 'dmul' 'tmp_1_51' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1350 [3/6] (7.78ns)   --->   "%tmp_1_52 = fmul double %tmp_53, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1350 'dmul' 'tmp_1_52' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1351 [4/6] (7.78ns)   --->   "%tmp_1_53 = fmul double %tmp_54, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1351 'dmul' 'tmp_1_53' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1352 [4/6] (7.78ns)   --->   "%tmp_1_54 = fmul double %tmp_55, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1352 'dmul' 'tmp_1_54' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1353 [5/6] (7.78ns)   --->   "%tmp_1_55 = fmul double %tmp_56, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1353 'dmul' 'tmp_1_55' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1354 [5/6] (7.78ns)   --->   "%tmp_1_56 = fmul double %tmp_57, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1354 'dmul' 'tmp_1_56' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1355 [6/6] (10.0ns)   --->   "%tmp_1_57 = fmul double %tmp_58, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1355 'dmul' 'tmp_1_57' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1356 [6/6] (10.0ns)   --->   "%tmp_1_58 = fmul double %tmp_59, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1356 'dmul' 'tmp_1_58' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1357 [1/6] (6.28ns)   --->   "%tmp_60 = sitofp i32 %as_load_60 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1357 'sitodp' 'tmp_60' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1358 [1/6] (6.28ns)   --->   "%tmp_61 = sitofp i32 %as_load_61 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1358 'sitodp' 'tmp_61' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1359 [2/6] (6.28ns)   --->   "%tmp_62 = sitofp i32 %as_load_62 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1359 'sitodp' 'tmp_62' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1360 [2/6] (6.28ns)   --->   "%tmp_63 = sitofp i32 %as_load_63 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1360 'sitodp' 'tmp_63' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1361 [3/6] (6.28ns)   --->   "%tmp_64 = sitofp i32 %as_load_64 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1361 'sitodp' 'tmp_64' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1362 [3/6] (6.28ns)   --->   "%tmp_65 = sitofp i32 %as_load_65 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1362 'sitodp' 'tmp_65' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1363 [4/6] (6.28ns)   --->   "%tmp_66 = sitofp i32 %as_load_66 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1363 'sitodp' 'tmp_66' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1364 [4/6] (6.28ns)   --->   "%tmp_67 = sitofp i32 %as_load_67 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1364 'sitodp' 'tmp_67' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1365 [5/6] (6.28ns)   --->   "%tmp_68 = sitofp i32 %as_load_68 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1365 'sitodp' 'tmp_68' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1366 [5/6] (6.28ns)   --->   "%tmp_69 = sitofp i32 %as_load_69 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1366 'sitodp' 'tmp_69' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1367 [6/6] (6.28ns)   --->   "%tmp_70 = sitofp i32 %as_load_70 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1367 'sitodp' 'tmp_70' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1368 [6/6] (6.28ns)   --->   "%tmp_71 = sitofp i32 %as_load_71 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1368 'sitodp' 'tmp_71' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1369 [1/2] (3.25ns)   --->   "%as_load_72 = load i32* %as_addr_72, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1369 'load' 'as_load_72' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 1370 [1/2] (3.25ns)   --->   "%as_load_73 = load i32* %as_addr_73, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1370 'load' 'as_load_73' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 1371 [2/2] (3.25ns)   --->   "%as_load_74 = load i32* %as_addr_74, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1371 'load' 'as_load_74' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 1372 [2/2] (3.25ns)   --->   "%as_load_75 = load i32* %as_addr_75, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1372 'load' 'as_load_75' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 40 <SV = 39> <Delay = 10.9>
ST_40 : Operation 1373 [1/1] (1.81ns)   --->   "%add_ln24_72 = add i14 %phi_mul, 76" [imageprosseing/imgpro.c:24]   --->   Operation 1373 'add' 'add_ln24_72' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1374 [1/1] (0.00ns)   --->   "%zext_ln24_75 = zext i14 %add_ln24_72 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1374 'zext' 'zext_ln24_75' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1375 [1/1] (0.00ns)   --->   "%as_addr_76 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_75" [imageprosseing/imgpro.c:24]   --->   Operation 1375 'getelementptr' 'as_addr_76' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1376 [1/1] (1.81ns)   --->   "%add_ln24_73 = add i14 %phi_mul, 77" [imageprosseing/imgpro.c:24]   --->   Operation 1376 'add' 'add_ln24_73' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1377 [1/1] (0.00ns)   --->   "%zext_ln24_76 = zext i14 %add_ln24_73 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1377 'zext' 'zext_ln24_76' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1378 [1/1] (0.00ns)   --->   "%as_addr_77 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_76" [imageprosseing/imgpro.c:24]   --->   Operation 1378 'getelementptr' 'as_addr_77' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1379 [1/1] (0.00ns)   --->   "%bs_addr_46 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_45" [imageprosseing/imgpro.c:24]   --->   Operation 1379 'getelementptr' 'bs_addr_46' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1380 [1/1] (0.00ns)   --->   "%bs_addr_47 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_46" [imageprosseing/imgpro.c:24]   --->   Operation 1380 'getelementptr' 'bs_addr_47' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1381 [1/2] (3.25ns)   --->   "%tmp_2_45 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_45)" [imageprosseing/imgpro.c:24]   --->   Operation 1381 'call' 'tmp_2_45' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 1382 [1/1] (3.25ns)   --->   "store i32 %tmp_2_45, i32* %bs_addr_46, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1382 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 1383 [1/2] (3.25ns)   --->   "%tmp_2_46 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_46)" [imageprosseing/imgpro.c:24]   --->   Operation 1383 'call' 'tmp_2_46' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 1384 [1/1] (3.25ns)   --->   "store i32 %tmp_2_46, i32* %bs_addr_47, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1384 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 1385 [2/2] (10.9ns)   --->   "%tmp_2_47 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_47)" [imageprosseing/imgpro.c:24]   --->   Operation 1385 'call' 'tmp_2_47' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 1386 [2/2] (10.9ns)   --->   "%tmp_2_48 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_48)" [imageprosseing/imgpro.c:24]   --->   Operation 1386 'call' 'tmp_2_48' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 1387 [1/6] (7.78ns)   --->   "%tmp_1_49 = fmul double %tmp_50, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1387 'dmul' 'tmp_1_49' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1388 [1/6] (7.78ns)   --->   "%tmp_1_50 = fmul double %tmp_51, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1388 'dmul' 'tmp_1_50' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1389 [2/6] (7.78ns)   --->   "%tmp_1_51 = fmul double %tmp_52, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1389 'dmul' 'tmp_1_51' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1390 [2/6] (7.78ns)   --->   "%tmp_1_52 = fmul double %tmp_53, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1390 'dmul' 'tmp_1_52' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1391 [3/6] (7.78ns)   --->   "%tmp_1_53 = fmul double %tmp_54, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1391 'dmul' 'tmp_1_53' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1392 [3/6] (7.78ns)   --->   "%tmp_1_54 = fmul double %tmp_55, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1392 'dmul' 'tmp_1_54' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1393 [4/6] (7.78ns)   --->   "%tmp_1_55 = fmul double %tmp_56, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1393 'dmul' 'tmp_1_55' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1394 [4/6] (7.78ns)   --->   "%tmp_1_56 = fmul double %tmp_57, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1394 'dmul' 'tmp_1_56' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1395 [5/6] (7.78ns)   --->   "%tmp_1_57 = fmul double %tmp_58, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1395 'dmul' 'tmp_1_57' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1396 [5/6] (7.78ns)   --->   "%tmp_1_58 = fmul double %tmp_59, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1396 'dmul' 'tmp_1_58' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1397 [6/6] (10.0ns)   --->   "%tmp_1_59 = fmul double %tmp_60, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1397 'dmul' 'tmp_1_59' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1398 [6/6] (10.0ns)   --->   "%tmp_1_60 = fmul double %tmp_61, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1398 'dmul' 'tmp_1_60' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1399 [1/6] (6.28ns)   --->   "%tmp_62 = sitofp i32 %as_load_62 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1399 'sitodp' 'tmp_62' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1400 [1/6] (6.28ns)   --->   "%tmp_63 = sitofp i32 %as_load_63 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1400 'sitodp' 'tmp_63' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1401 [2/6] (6.28ns)   --->   "%tmp_64 = sitofp i32 %as_load_64 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1401 'sitodp' 'tmp_64' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1402 [2/6] (6.28ns)   --->   "%tmp_65 = sitofp i32 %as_load_65 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1402 'sitodp' 'tmp_65' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1403 [3/6] (6.28ns)   --->   "%tmp_66 = sitofp i32 %as_load_66 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1403 'sitodp' 'tmp_66' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1404 [3/6] (6.28ns)   --->   "%tmp_67 = sitofp i32 %as_load_67 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1404 'sitodp' 'tmp_67' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1405 [4/6] (6.28ns)   --->   "%tmp_68 = sitofp i32 %as_load_68 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1405 'sitodp' 'tmp_68' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1406 [4/6] (6.28ns)   --->   "%tmp_69 = sitofp i32 %as_load_69 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1406 'sitodp' 'tmp_69' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1407 [5/6] (6.28ns)   --->   "%tmp_70 = sitofp i32 %as_load_70 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1407 'sitodp' 'tmp_70' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1408 [5/6] (6.28ns)   --->   "%tmp_71 = sitofp i32 %as_load_71 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1408 'sitodp' 'tmp_71' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1409 [6/6] (6.28ns)   --->   "%tmp_72 = sitofp i32 %as_load_72 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1409 'sitodp' 'tmp_72' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1410 [6/6] (6.28ns)   --->   "%tmp_73 = sitofp i32 %as_load_73 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1410 'sitodp' 'tmp_73' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1411 [1/2] (3.25ns)   --->   "%as_load_74 = load i32* %as_addr_74, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1411 'load' 'as_load_74' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 1412 [1/2] (3.25ns)   --->   "%as_load_75 = load i32* %as_addr_75, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1412 'load' 'as_load_75' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 1413 [2/2] (3.25ns)   --->   "%as_load_76 = load i32* %as_addr_76, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1413 'load' 'as_load_76' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 1414 [2/2] (3.25ns)   --->   "%as_load_77 = load i32* %as_addr_77, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1414 'load' 'as_load_77' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 41 <SV = 40> <Delay = 10.9>
ST_41 : Operation 1415 [1/1] (1.81ns)   --->   "%add_ln24_74 = add i14 %phi_mul, 78" [imageprosseing/imgpro.c:24]   --->   Operation 1415 'add' 'add_ln24_74' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1416 [1/1] (0.00ns)   --->   "%zext_ln24_77 = zext i14 %add_ln24_74 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1416 'zext' 'zext_ln24_77' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1417 [1/1] (0.00ns)   --->   "%as_addr_78 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_77" [imageprosseing/imgpro.c:24]   --->   Operation 1417 'getelementptr' 'as_addr_78' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1418 [1/1] (1.81ns)   --->   "%add_ln24_75 = add i14 %phi_mul, 79" [imageprosseing/imgpro.c:24]   --->   Operation 1418 'add' 'add_ln24_75' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1419 [1/1] (0.00ns)   --->   "%zext_ln24_78 = zext i14 %add_ln24_75 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1419 'zext' 'zext_ln24_78' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1420 [1/1] (0.00ns)   --->   "%as_addr_79 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_78" [imageprosseing/imgpro.c:24]   --->   Operation 1420 'getelementptr' 'as_addr_79' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1421 [1/1] (0.00ns)   --->   "%bs_addr_48 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_47" [imageprosseing/imgpro.c:24]   --->   Operation 1421 'getelementptr' 'bs_addr_48' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1422 [1/1] (0.00ns)   --->   "%bs_addr_49 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_48" [imageprosseing/imgpro.c:24]   --->   Operation 1422 'getelementptr' 'bs_addr_49' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1423 [1/2] (3.25ns)   --->   "%tmp_2_47 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_47)" [imageprosseing/imgpro.c:24]   --->   Operation 1423 'call' 'tmp_2_47' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 1424 [1/1] (3.25ns)   --->   "store i32 %tmp_2_47, i32* %bs_addr_48, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1424 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 1425 [1/2] (3.25ns)   --->   "%tmp_2_48 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_48)" [imageprosseing/imgpro.c:24]   --->   Operation 1425 'call' 'tmp_2_48' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 1426 [1/1] (3.25ns)   --->   "store i32 %tmp_2_48, i32* %bs_addr_49, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1426 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 1427 [2/2] (10.9ns)   --->   "%tmp_2_49 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_49)" [imageprosseing/imgpro.c:24]   --->   Operation 1427 'call' 'tmp_2_49' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 1428 [2/2] (10.9ns)   --->   "%tmp_2_50 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_50)" [imageprosseing/imgpro.c:24]   --->   Operation 1428 'call' 'tmp_2_50' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 1429 [1/6] (7.78ns)   --->   "%tmp_1_51 = fmul double %tmp_52, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1429 'dmul' 'tmp_1_51' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1430 [1/6] (7.78ns)   --->   "%tmp_1_52 = fmul double %tmp_53, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1430 'dmul' 'tmp_1_52' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1431 [2/6] (7.78ns)   --->   "%tmp_1_53 = fmul double %tmp_54, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1431 'dmul' 'tmp_1_53' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1432 [2/6] (7.78ns)   --->   "%tmp_1_54 = fmul double %tmp_55, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1432 'dmul' 'tmp_1_54' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1433 [3/6] (7.78ns)   --->   "%tmp_1_55 = fmul double %tmp_56, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1433 'dmul' 'tmp_1_55' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1434 [3/6] (7.78ns)   --->   "%tmp_1_56 = fmul double %tmp_57, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1434 'dmul' 'tmp_1_56' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1435 [4/6] (7.78ns)   --->   "%tmp_1_57 = fmul double %tmp_58, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1435 'dmul' 'tmp_1_57' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1436 [4/6] (7.78ns)   --->   "%tmp_1_58 = fmul double %tmp_59, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1436 'dmul' 'tmp_1_58' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1437 [5/6] (7.78ns)   --->   "%tmp_1_59 = fmul double %tmp_60, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1437 'dmul' 'tmp_1_59' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1438 [5/6] (7.78ns)   --->   "%tmp_1_60 = fmul double %tmp_61, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1438 'dmul' 'tmp_1_60' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1439 [6/6] (10.0ns)   --->   "%tmp_1_61 = fmul double %tmp_62, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1439 'dmul' 'tmp_1_61' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1440 [6/6] (10.0ns)   --->   "%tmp_1_62 = fmul double %tmp_63, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1440 'dmul' 'tmp_1_62' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1441 [1/6] (6.28ns)   --->   "%tmp_64 = sitofp i32 %as_load_64 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1441 'sitodp' 'tmp_64' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1442 [1/6] (6.28ns)   --->   "%tmp_65 = sitofp i32 %as_load_65 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1442 'sitodp' 'tmp_65' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1443 [2/6] (6.28ns)   --->   "%tmp_66 = sitofp i32 %as_load_66 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1443 'sitodp' 'tmp_66' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1444 [2/6] (6.28ns)   --->   "%tmp_67 = sitofp i32 %as_load_67 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1444 'sitodp' 'tmp_67' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1445 [3/6] (6.28ns)   --->   "%tmp_68 = sitofp i32 %as_load_68 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1445 'sitodp' 'tmp_68' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1446 [3/6] (6.28ns)   --->   "%tmp_69 = sitofp i32 %as_load_69 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1446 'sitodp' 'tmp_69' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1447 [4/6] (6.28ns)   --->   "%tmp_70 = sitofp i32 %as_load_70 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1447 'sitodp' 'tmp_70' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1448 [4/6] (6.28ns)   --->   "%tmp_71 = sitofp i32 %as_load_71 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1448 'sitodp' 'tmp_71' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1449 [5/6] (6.28ns)   --->   "%tmp_72 = sitofp i32 %as_load_72 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1449 'sitodp' 'tmp_72' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1450 [5/6] (6.28ns)   --->   "%tmp_73 = sitofp i32 %as_load_73 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1450 'sitodp' 'tmp_73' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1451 [6/6] (6.28ns)   --->   "%tmp_74 = sitofp i32 %as_load_74 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1451 'sitodp' 'tmp_74' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1452 [6/6] (6.28ns)   --->   "%tmp_75 = sitofp i32 %as_load_75 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1452 'sitodp' 'tmp_75' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1453 [1/2] (3.25ns)   --->   "%as_load_76 = load i32* %as_addr_76, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1453 'load' 'as_load_76' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 1454 [1/2] (3.25ns)   --->   "%as_load_77 = load i32* %as_addr_77, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1454 'load' 'as_load_77' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 1455 [2/2] (3.25ns)   --->   "%as_load_78 = load i32* %as_addr_78, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1455 'load' 'as_load_78' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 1456 [2/2] (3.25ns)   --->   "%as_load_79 = load i32* %as_addr_79, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1456 'load' 'as_load_79' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 42 <SV = 41> <Delay = 10.9>
ST_42 : Operation 1457 [1/1] (1.81ns)   --->   "%add_ln24_76 = add i14 %phi_mul, 80" [imageprosseing/imgpro.c:24]   --->   Operation 1457 'add' 'add_ln24_76' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1458 [1/1] (0.00ns)   --->   "%zext_ln24_79 = zext i14 %add_ln24_76 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1458 'zext' 'zext_ln24_79' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1459 [1/1] (0.00ns)   --->   "%as_addr_80 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_79" [imageprosseing/imgpro.c:24]   --->   Operation 1459 'getelementptr' 'as_addr_80' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1460 [1/1] (1.81ns)   --->   "%add_ln24_77 = add i14 %phi_mul, 81" [imageprosseing/imgpro.c:24]   --->   Operation 1460 'add' 'add_ln24_77' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1461 [1/1] (0.00ns)   --->   "%zext_ln24_80 = zext i14 %add_ln24_77 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1461 'zext' 'zext_ln24_80' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1462 [1/1] (0.00ns)   --->   "%as_addr_81 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_80" [imageprosseing/imgpro.c:24]   --->   Operation 1462 'getelementptr' 'as_addr_81' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1463 [1/1] (0.00ns)   --->   "%bs_addr_50 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_49" [imageprosseing/imgpro.c:24]   --->   Operation 1463 'getelementptr' 'bs_addr_50' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1464 [1/1] (0.00ns)   --->   "%bs_addr_51 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_50" [imageprosseing/imgpro.c:24]   --->   Operation 1464 'getelementptr' 'bs_addr_51' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1465 [1/2] (3.25ns)   --->   "%tmp_2_49 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_49)" [imageprosseing/imgpro.c:24]   --->   Operation 1465 'call' 'tmp_2_49' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 1466 [1/1] (3.25ns)   --->   "store i32 %tmp_2_49, i32* %bs_addr_50, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1466 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 1467 [1/2] (3.25ns)   --->   "%tmp_2_50 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_50)" [imageprosseing/imgpro.c:24]   --->   Operation 1467 'call' 'tmp_2_50' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 1468 [1/1] (3.25ns)   --->   "store i32 %tmp_2_50, i32* %bs_addr_51, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1468 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 1469 [2/2] (10.9ns)   --->   "%tmp_2_51 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_51)" [imageprosseing/imgpro.c:24]   --->   Operation 1469 'call' 'tmp_2_51' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 1470 [2/2] (10.9ns)   --->   "%tmp_2_52 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_52)" [imageprosseing/imgpro.c:24]   --->   Operation 1470 'call' 'tmp_2_52' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 1471 [1/6] (7.78ns)   --->   "%tmp_1_53 = fmul double %tmp_54, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1471 'dmul' 'tmp_1_53' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1472 [1/6] (7.78ns)   --->   "%tmp_1_54 = fmul double %tmp_55, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1472 'dmul' 'tmp_1_54' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1473 [2/6] (7.78ns)   --->   "%tmp_1_55 = fmul double %tmp_56, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1473 'dmul' 'tmp_1_55' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1474 [2/6] (7.78ns)   --->   "%tmp_1_56 = fmul double %tmp_57, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1474 'dmul' 'tmp_1_56' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1475 [3/6] (7.78ns)   --->   "%tmp_1_57 = fmul double %tmp_58, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1475 'dmul' 'tmp_1_57' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1476 [3/6] (7.78ns)   --->   "%tmp_1_58 = fmul double %tmp_59, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1476 'dmul' 'tmp_1_58' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1477 [4/6] (7.78ns)   --->   "%tmp_1_59 = fmul double %tmp_60, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1477 'dmul' 'tmp_1_59' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1478 [4/6] (7.78ns)   --->   "%tmp_1_60 = fmul double %tmp_61, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1478 'dmul' 'tmp_1_60' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1479 [5/6] (7.78ns)   --->   "%tmp_1_61 = fmul double %tmp_62, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1479 'dmul' 'tmp_1_61' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1480 [5/6] (7.78ns)   --->   "%tmp_1_62 = fmul double %tmp_63, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1480 'dmul' 'tmp_1_62' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1481 [6/6] (10.0ns)   --->   "%tmp_1_63 = fmul double %tmp_64, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1481 'dmul' 'tmp_1_63' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1482 [6/6] (10.0ns)   --->   "%tmp_1_64 = fmul double %tmp_65, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1482 'dmul' 'tmp_1_64' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1483 [1/6] (6.28ns)   --->   "%tmp_66 = sitofp i32 %as_load_66 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1483 'sitodp' 'tmp_66' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1484 [1/6] (6.28ns)   --->   "%tmp_67 = sitofp i32 %as_load_67 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1484 'sitodp' 'tmp_67' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1485 [2/6] (6.28ns)   --->   "%tmp_68 = sitofp i32 %as_load_68 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1485 'sitodp' 'tmp_68' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1486 [2/6] (6.28ns)   --->   "%tmp_69 = sitofp i32 %as_load_69 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1486 'sitodp' 'tmp_69' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1487 [3/6] (6.28ns)   --->   "%tmp_70 = sitofp i32 %as_load_70 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1487 'sitodp' 'tmp_70' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1488 [3/6] (6.28ns)   --->   "%tmp_71 = sitofp i32 %as_load_71 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1488 'sitodp' 'tmp_71' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1489 [4/6] (6.28ns)   --->   "%tmp_72 = sitofp i32 %as_load_72 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1489 'sitodp' 'tmp_72' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1490 [4/6] (6.28ns)   --->   "%tmp_73 = sitofp i32 %as_load_73 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1490 'sitodp' 'tmp_73' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1491 [5/6] (6.28ns)   --->   "%tmp_74 = sitofp i32 %as_load_74 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1491 'sitodp' 'tmp_74' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1492 [5/6] (6.28ns)   --->   "%tmp_75 = sitofp i32 %as_load_75 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1492 'sitodp' 'tmp_75' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1493 [6/6] (6.28ns)   --->   "%tmp_76 = sitofp i32 %as_load_76 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1493 'sitodp' 'tmp_76' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1494 [6/6] (6.28ns)   --->   "%tmp_77 = sitofp i32 %as_load_77 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1494 'sitodp' 'tmp_77' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1495 [1/2] (3.25ns)   --->   "%as_load_78 = load i32* %as_addr_78, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1495 'load' 'as_load_78' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 1496 [1/2] (3.25ns)   --->   "%as_load_79 = load i32* %as_addr_79, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1496 'load' 'as_load_79' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 1497 [2/2] (3.25ns)   --->   "%as_load_80 = load i32* %as_addr_80, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1497 'load' 'as_load_80' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 1498 [2/2] (3.25ns)   --->   "%as_load_81 = load i32* %as_addr_81, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1498 'load' 'as_load_81' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 43 <SV = 42> <Delay = 10.9>
ST_43 : Operation 1499 [1/1] (1.81ns)   --->   "%add_ln24_78 = add i14 %phi_mul, 82" [imageprosseing/imgpro.c:24]   --->   Operation 1499 'add' 'add_ln24_78' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1500 [1/1] (0.00ns)   --->   "%zext_ln24_81 = zext i14 %add_ln24_78 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1500 'zext' 'zext_ln24_81' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1501 [1/1] (0.00ns)   --->   "%as_addr_82 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_81" [imageprosseing/imgpro.c:24]   --->   Operation 1501 'getelementptr' 'as_addr_82' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1502 [1/1] (1.81ns)   --->   "%add_ln24_79 = add i14 %phi_mul, 83" [imageprosseing/imgpro.c:24]   --->   Operation 1502 'add' 'add_ln24_79' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1503 [1/1] (0.00ns)   --->   "%zext_ln24_82 = zext i14 %add_ln24_79 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1503 'zext' 'zext_ln24_82' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1504 [1/1] (0.00ns)   --->   "%as_addr_83 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_82" [imageprosseing/imgpro.c:24]   --->   Operation 1504 'getelementptr' 'as_addr_83' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1505 [1/1] (0.00ns)   --->   "%bs_addr_52 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_51" [imageprosseing/imgpro.c:24]   --->   Operation 1505 'getelementptr' 'bs_addr_52' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1506 [1/1] (0.00ns)   --->   "%bs_addr_53 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_52" [imageprosseing/imgpro.c:24]   --->   Operation 1506 'getelementptr' 'bs_addr_53' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1507 [1/2] (3.25ns)   --->   "%tmp_2_51 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_51)" [imageprosseing/imgpro.c:24]   --->   Operation 1507 'call' 'tmp_2_51' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 1508 [1/1] (3.25ns)   --->   "store i32 %tmp_2_51, i32* %bs_addr_52, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1508 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 1509 [1/2] (3.25ns)   --->   "%tmp_2_52 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_52)" [imageprosseing/imgpro.c:24]   --->   Operation 1509 'call' 'tmp_2_52' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 1510 [1/1] (3.25ns)   --->   "store i32 %tmp_2_52, i32* %bs_addr_53, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1510 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 1511 [2/2] (10.9ns)   --->   "%tmp_2_53 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_53)" [imageprosseing/imgpro.c:24]   --->   Operation 1511 'call' 'tmp_2_53' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 1512 [2/2] (10.9ns)   --->   "%tmp_2_54 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_54)" [imageprosseing/imgpro.c:24]   --->   Operation 1512 'call' 'tmp_2_54' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 1513 [1/6] (7.78ns)   --->   "%tmp_1_55 = fmul double %tmp_56, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1513 'dmul' 'tmp_1_55' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1514 [1/6] (7.78ns)   --->   "%tmp_1_56 = fmul double %tmp_57, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1514 'dmul' 'tmp_1_56' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1515 [2/6] (7.78ns)   --->   "%tmp_1_57 = fmul double %tmp_58, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1515 'dmul' 'tmp_1_57' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1516 [2/6] (7.78ns)   --->   "%tmp_1_58 = fmul double %tmp_59, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1516 'dmul' 'tmp_1_58' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1517 [3/6] (7.78ns)   --->   "%tmp_1_59 = fmul double %tmp_60, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1517 'dmul' 'tmp_1_59' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1518 [3/6] (7.78ns)   --->   "%tmp_1_60 = fmul double %tmp_61, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1518 'dmul' 'tmp_1_60' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1519 [4/6] (7.78ns)   --->   "%tmp_1_61 = fmul double %tmp_62, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1519 'dmul' 'tmp_1_61' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1520 [4/6] (7.78ns)   --->   "%tmp_1_62 = fmul double %tmp_63, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1520 'dmul' 'tmp_1_62' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1521 [5/6] (7.78ns)   --->   "%tmp_1_63 = fmul double %tmp_64, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1521 'dmul' 'tmp_1_63' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1522 [5/6] (7.78ns)   --->   "%tmp_1_64 = fmul double %tmp_65, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1522 'dmul' 'tmp_1_64' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1523 [6/6] (10.0ns)   --->   "%tmp_1_65 = fmul double %tmp_66, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1523 'dmul' 'tmp_1_65' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1524 [6/6] (10.0ns)   --->   "%tmp_1_66 = fmul double %tmp_67, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1524 'dmul' 'tmp_1_66' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1525 [1/6] (6.28ns)   --->   "%tmp_68 = sitofp i32 %as_load_68 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1525 'sitodp' 'tmp_68' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1526 [1/6] (6.28ns)   --->   "%tmp_69 = sitofp i32 %as_load_69 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1526 'sitodp' 'tmp_69' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1527 [2/6] (6.28ns)   --->   "%tmp_70 = sitofp i32 %as_load_70 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1527 'sitodp' 'tmp_70' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1528 [2/6] (6.28ns)   --->   "%tmp_71 = sitofp i32 %as_load_71 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1528 'sitodp' 'tmp_71' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1529 [3/6] (6.28ns)   --->   "%tmp_72 = sitofp i32 %as_load_72 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1529 'sitodp' 'tmp_72' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1530 [3/6] (6.28ns)   --->   "%tmp_73 = sitofp i32 %as_load_73 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1530 'sitodp' 'tmp_73' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1531 [4/6] (6.28ns)   --->   "%tmp_74 = sitofp i32 %as_load_74 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1531 'sitodp' 'tmp_74' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1532 [4/6] (6.28ns)   --->   "%tmp_75 = sitofp i32 %as_load_75 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1532 'sitodp' 'tmp_75' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1533 [5/6] (6.28ns)   --->   "%tmp_76 = sitofp i32 %as_load_76 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1533 'sitodp' 'tmp_76' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1534 [5/6] (6.28ns)   --->   "%tmp_77 = sitofp i32 %as_load_77 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1534 'sitodp' 'tmp_77' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1535 [6/6] (6.28ns)   --->   "%tmp_78 = sitofp i32 %as_load_78 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1535 'sitodp' 'tmp_78' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1536 [6/6] (6.28ns)   --->   "%tmp_79 = sitofp i32 %as_load_79 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1536 'sitodp' 'tmp_79' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1537 [1/2] (3.25ns)   --->   "%as_load_80 = load i32* %as_addr_80, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1537 'load' 'as_load_80' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 1538 [1/2] (3.25ns)   --->   "%as_load_81 = load i32* %as_addr_81, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1538 'load' 'as_load_81' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 1539 [2/2] (3.25ns)   --->   "%as_load_82 = load i32* %as_addr_82, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1539 'load' 'as_load_82' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 1540 [2/2] (3.25ns)   --->   "%as_load_83 = load i32* %as_addr_83, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1540 'load' 'as_load_83' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 44 <SV = 43> <Delay = 10.9>
ST_44 : Operation 1541 [1/1] (1.81ns)   --->   "%add_ln24_80 = add i14 %phi_mul, 84" [imageprosseing/imgpro.c:24]   --->   Operation 1541 'add' 'add_ln24_80' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1542 [1/1] (0.00ns)   --->   "%zext_ln24_83 = zext i14 %add_ln24_80 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1542 'zext' 'zext_ln24_83' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1543 [1/1] (0.00ns)   --->   "%as_addr_84 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_83" [imageprosseing/imgpro.c:24]   --->   Operation 1543 'getelementptr' 'as_addr_84' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1544 [1/1] (1.81ns)   --->   "%add_ln24_81 = add i14 %phi_mul, 85" [imageprosseing/imgpro.c:24]   --->   Operation 1544 'add' 'add_ln24_81' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1545 [1/1] (0.00ns)   --->   "%zext_ln24_84 = zext i14 %add_ln24_81 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1545 'zext' 'zext_ln24_84' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1546 [1/1] (0.00ns)   --->   "%as_addr_85 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_84" [imageprosseing/imgpro.c:24]   --->   Operation 1546 'getelementptr' 'as_addr_85' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1547 [1/1] (0.00ns)   --->   "%bs_addr_54 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_53" [imageprosseing/imgpro.c:24]   --->   Operation 1547 'getelementptr' 'bs_addr_54' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1548 [1/1] (0.00ns)   --->   "%bs_addr_55 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_54" [imageprosseing/imgpro.c:24]   --->   Operation 1548 'getelementptr' 'bs_addr_55' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1549 [1/2] (3.25ns)   --->   "%tmp_2_53 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_53)" [imageprosseing/imgpro.c:24]   --->   Operation 1549 'call' 'tmp_2_53' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 1550 [1/1] (3.25ns)   --->   "store i32 %tmp_2_53, i32* %bs_addr_54, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1550 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 1551 [1/2] (3.25ns)   --->   "%tmp_2_54 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_54)" [imageprosseing/imgpro.c:24]   --->   Operation 1551 'call' 'tmp_2_54' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 1552 [1/1] (3.25ns)   --->   "store i32 %tmp_2_54, i32* %bs_addr_55, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1552 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 1553 [2/2] (10.9ns)   --->   "%tmp_2_55 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_55)" [imageprosseing/imgpro.c:24]   --->   Operation 1553 'call' 'tmp_2_55' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 1554 [2/2] (10.9ns)   --->   "%tmp_2_56 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_56)" [imageprosseing/imgpro.c:24]   --->   Operation 1554 'call' 'tmp_2_56' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 1555 [1/6] (7.78ns)   --->   "%tmp_1_57 = fmul double %tmp_58, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1555 'dmul' 'tmp_1_57' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1556 [1/6] (7.78ns)   --->   "%tmp_1_58 = fmul double %tmp_59, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1556 'dmul' 'tmp_1_58' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1557 [2/6] (7.78ns)   --->   "%tmp_1_59 = fmul double %tmp_60, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1557 'dmul' 'tmp_1_59' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1558 [2/6] (7.78ns)   --->   "%tmp_1_60 = fmul double %tmp_61, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1558 'dmul' 'tmp_1_60' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1559 [3/6] (7.78ns)   --->   "%tmp_1_61 = fmul double %tmp_62, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1559 'dmul' 'tmp_1_61' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1560 [3/6] (7.78ns)   --->   "%tmp_1_62 = fmul double %tmp_63, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1560 'dmul' 'tmp_1_62' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1561 [4/6] (7.78ns)   --->   "%tmp_1_63 = fmul double %tmp_64, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1561 'dmul' 'tmp_1_63' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1562 [4/6] (7.78ns)   --->   "%tmp_1_64 = fmul double %tmp_65, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1562 'dmul' 'tmp_1_64' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1563 [5/6] (7.78ns)   --->   "%tmp_1_65 = fmul double %tmp_66, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1563 'dmul' 'tmp_1_65' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1564 [5/6] (7.78ns)   --->   "%tmp_1_66 = fmul double %tmp_67, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1564 'dmul' 'tmp_1_66' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1565 [6/6] (10.0ns)   --->   "%tmp_1_67 = fmul double %tmp_68, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1565 'dmul' 'tmp_1_67' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1566 [6/6] (10.0ns)   --->   "%tmp_1_68 = fmul double %tmp_69, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1566 'dmul' 'tmp_1_68' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1567 [1/6] (6.28ns)   --->   "%tmp_70 = sitofp i32 %as_load_70 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1567 'sitodp' 'tmp_70' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1568 [1/6] (6.28ns)   --->   "%tmp_71 = sitofp i32 %as_load_71 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1568 'sitodp' 'tmp_71' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1569 [2/6] (6.28ns)   --->   "%tmp_72 = sitofp i32 %as_load_72 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1569 'sitodp' 'tmp_72' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1570 [2/6] (6.28ns)   --->   "%tmp_73 = sitofp i32 %as_load_73 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1570 'sitodp' 'tmp_73' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1571 [3/6] (6.28ns)   --->   "%tmp_74 = sitofp i32 %as_load_74 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1571 'sitodp' 'tmp_74' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1572 [3/6] (6.28ns)   --->   "%tmp_75 = sitofp i32 %as_load_75 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1572 'sitodp' 'tmp_75' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1573 [4/6] (6.28ns)   --->   "%tmp_76 = sitofp i32 %as_load_76 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1573 'sitodp' 'tmp_76' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1574 [4/6] (6.28ns)   --->   "%tmp_77 = sitofp i32 %as_load_77 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1574 'sitodp' 'tmp_77' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1575 [5/6] (6.28ns)   --->   "%tmp_78 = sitofp i32 %as_load_78 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1575 'sitodp' 'tmp_78' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1576 [5/6] (6.28ns)   --->   "%tmp_79 = sitofp i32 %as_load_79 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1576 'sitodp' 'tmp_79' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1577 [6/6] (6.28ns)   --->   "%tmp_80 = sitofp i32 %as_load_80 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1577 'sitodp' 'tmp_80' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1578 [6/6] (6.28ns)   --->   "%tmp_81 = sitofp i32 %as_load_81 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1578 'sitodp' 'tmp_81' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1579 [1/2] (3.25ns)   --->   "%as_load_82 = load i32* %as_addr_82, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1579 'load' 'as_load_82' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 1580 [1/2] (3.25ns)   --->   "%as_load_83 = load i32* %as_addr_83, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1580 'load' 'as_load_83' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 1581 [2/2] (3.25ns)   --->   "%as_load_84 = load i32* %as_addr_84, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1581 'load' 'as_load_84' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 1582 [2/2] (3.25ns)   --->   "%as_load_85 = load i32* %as_addr_85, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1582 'load' 'as_load_85' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 45 <SV = 44> <Delay = 10.9>
ST_45 : Operation 1583 [1/1] (1.81ns)   --->   "%add_ln24_82 = add i14 %phi_mul, 86" [imageprosseing/imgpro.c:24]   --->   Operation 1583 'add' 'add_ln24_82' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1584 [1/1] (0.00ns)   --->   "%zext_ln24_85 = zext i14 %add_ln24_82 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1584 'zext' 'zext_ln24_85' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1585 [1/1] (0.00ns)   --->   "%as_addr_86 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_85" [imageprosseing/imgpro.c:24]   --->   Operation 1585 'getelementptr' 'as_addr_86' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1586 [1/1] (1.81ns)   --->   "%add_ln24_83 = add i14 %phi_mul, 87" [imageprosseing/imgpro.c:24]   --->   Operation 1586 'add' 'add_ln24_83' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1587 [1/1] (0.00ns)   --->   "%zext_ln24_86 = zext i14 %add_ln24_83 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1587 'zext' 'zext_ln24_86' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1588 [1/1] (0.00ns)   --->   "%as_addr_87 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_86" [imageprosseing/imgpro.c:24]   --->   Operation 1588 'getelementptr' 'as_addr_87' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1589 [1/1] (0.00ns)   --->   "%bs_addr_56 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_55" [imageprosseing/imgpro.c:24]   --->   Operation 1589 'getelementptr' 'bs_addr_56' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1590 [1/1] (0.00ns)   --->   "%bs_addr_57 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_56" [imageprosseing/imgpro.c:24]   --->   Operation 1590 'getelementptr' 'bs_addr_57' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1591 [1/2] (3.25ns)   --->   "%tmp_2_55 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_55)" [imageprosseing/imgpro.c:24]   --->   Operation 1591 'call' 'tmp_2_55' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 1592 [1/1] (3.25ns)   --->   "store i32 %tmp_2_55, i32* %bs_addr_56, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1592 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 1593 [1/2] (3.25ns)   --->   "%tmp_2_56 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_56)" [imageprosseing/imgpro.c:24]   --->   Operation 1593 'call' 'tmp_2_56' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 1594 [1/1] (3.25ns)   --->   "store i32 %tmp_2_56, i32* %bs_addr_57, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1594 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 1595 [2/2] (10.9ns)   --->   "%tmp_2_57 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_57)" [imageprosseing/imgpro.c:24]   --->   Operation 1595 'call' 'tmp_2_57' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 1596 [2/2] (10.9ns)   --->   "%tmp_2_58 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_58)" [imageprosseing/imgpro.c:24]   --->   Operation 1596 'call' 'tmp_2_58' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 1597 [1/6] (7.78ns)   --->   "%tmp_1_59 = fmul double %tmp_60, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1597 'dmul' 'tmp_1_59' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1598 [1/6] (7.78ns)   --->   "%tmp_1_60 = fmul double %tmp_61, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1598 'dmul' 'tmp_1_60' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1599 [2/6] (7.78ns)   --->   "%tmp_1_61 = fmul double %tmp_62, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1599 'dmul' 'tmp_1_61' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1600 [2/6] (7.78ns)   --->   "%tmp_1_62 = fmul double %tmp_63, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1600 'dmul' 'tmp_1_62' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1601 [3/6] (7.78ns)   --->   "%tmp_1_63 = fmul double %tmp_64, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1601 'dmul' 'tmp_1_63' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1602 [3/6] (7.78ns)   --->   "%tmp_1_64 = fmul double %tmp_65, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1602 'dmul' 'tmp_1_64' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1603 [4/6] (7.78ns)   --->   "%tmp_1_65 = fmul double %tmp_66, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1603 'dmul' 'tmp_1_65' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1604 [4/6] (7.78ns)   --->   "%tmp_1_66 = fmul double %tmp_67, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1604 'dmul' 'tmp_1_66' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1605 [5/6] (7.78ns)   --->   "%tmp_1_67 = fmul double %tmp_68, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1605 'dmul' 'tmp_1_67' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1606 [5/6] (7.78ns)   --->   "%tmp_1_68 = fmul double %tmp_69, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1606 'dmul' 'tmp_1_68' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1607 [6/6] (10.0ns)   --->   "%tmp_1_69 = fmul double %tmp_70, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1607 'dmul' 'tmp_1_69' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1608 [6/6] (10.0ns)   --->   "%tmp_1_70 = fmul double %tmp_71, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1608 'dmul' 'tmp_1_70' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1609 [1/6] (6.28ns)   --->   "%tmp_72 = sitofp i32 %as_load_72 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1609 'sitodp' 'tmp_72' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1610 [1/6] (6.28ns)   --->   "%tmp_73 = sitofp i32 %as_load_73 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1610 'sitodp' 'tmp_73' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1611 [2/6] (6.28ns)   --->   "%tmp_74 = sitofp i32 %as_load_74 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1611 'sitodp' 'tmp_74' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1612 [2/6] (6.28ns)   --->   "%tmp_75 = sitofp i32 %as_load_75 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1612 'sitodp' 'tmp_75' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1613 [3/6] (6.28ns)   --->   "%tmp_76 = sitofp i32 %as_load_76 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1613 'sitodp' 'tmp_76' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1614 [3/6] (6.28ns)   --->   "%tmp_77 = sitofp i32 %as_load_77 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1614 'sitodp' 'tmp_77' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1615 [4/6] (6.28ns)   --->   "%tmp_78 = sitofp i32 %as_load_78 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1615 'sitodp' 'tmp_78' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1616 [4/6] (6.28ns)   --->   "%tmp_79 = sitofp i32 %as_load_79 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1616 'sitodp' 'tmp_79' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1617 [5/6] (6.28ns)   --->   "%tmp_80 = sitofp i32 %as_load_80 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1617 'sitodp' 'tmp_80' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1618 [5/6] (6.28ns)   --->   "%tmp_81 = sitofp i32 %as_load_81 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1618 'sitodp' 'tmp_81' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1619 [6/6] (6.28ns)   --->   "%tmp_82 = sitofp i32 %as_load_82 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1619 'sitodp' 'tmp_82' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1620 [6/6] (6.28ns)   --->   "%tmp_83 = sitofp i32 %as_load_83 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1620 'sitodp' 'tmp_83' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1621 [1/2] (3.25ns)   --->   "%as_load_84 = load i32* %as_addr_84, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1621 'load' 'as_load_84' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 1622 [1/2] (3.25ns)   --->   "%as_load_85 = load i32* %as_addr_85, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1622 'load' 'as_load_85' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 1623 [2/2] (3.25ns)   --->   "%as_load_86 = load i32* %as_addr_86, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1623 'load' 'as_load_86' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 1624 [2/2] (3.25ns)   --->   "%as_load_87 = load i32* %as_addr_87, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1624 'load' 'as_load_87' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 46 <SV = 45> <Delay = 10.9>
ST_46 : Operation 1625 [1/1] (1.81ns)   --->   "%add_ln24_84 = add i14 %phi_mul, 88" [imageprosseing/imgpro.c:24]   --->   Operation 1625 'add' 'add_ln24_84' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1626 [1/1] (0.00ns)   --->   "%zext_ln24_87 = zext i14 %add_ln24_84 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1626 'zext' 'zext_ln24_87' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1627 [1/1] (0.00ns)   --->   "%as_addr_88 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_87" [imageprosseing/imgpro.c:24]   --->   Operation 1627 'getelementptr' 'as_addr_88' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1628 [1/1] (1.81ns)   --->   "%add_ln24_85 = add i14 %phi_mul, 89" [imageprosseing/imgpro.c:24]   --->   Operation 1628 'add' 'add_ln24_85' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1629 [1/1] (0.00ns)   --->   "%zext_ln24_88 = zext i14 %add_ln24_85 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1629 'zext' 'zext_ln24_88' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1630 [1/1] (0.00ns)   --->   "%as_addr_89 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_88" [imageprosseing/imgpro.c:24]   --->   Operation 1630 'getelementptr' 'as_addr_89' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1631 [1/1] (0.00ns)   --->   "%bs_addr_58 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_57" [imageprosseing/imgpro.c:24]   --->   Operation 1631 'getelementptr' 'bs_addr_58' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1632 [1/1] (0.00ns)   --->   "%bs_addr_59 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_58" [imageprosseing/imgpro.c:24]   --->   Operation 1632 'getelementptr' 'bs_addr_59' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1633 [1/2] (3.25ns)   --->   "%tmp_2_57 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_57)" [imageprosseing/imgpro.c:24]   --->   Operation 1633 'call' 'tmp_2_57' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 1634 [1/1] (3.25ns)   --->   "store i32 %tmp_2_57, i32* %bs_addr_58, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1634 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 1635 [1/2] (3.25ns)   --->   "%tmp_2_58 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_58)" [imageprosseing/imgpro.c:24]   --->   Operation 1635 'call' 'tmp_2_58' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 1636 [1/1] (3.25ns)   --->   "store i32 %tmp_2_58, i32* %bs_addr_59, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1636 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 1637 [2/2] (10.9ns)   --->   "%tmp_2_59 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_59)" [imageprosseing/imgpro.c:24]   --->   Operation 1637 'call' 'tmp_2_59' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 1638 [2/2] (10.9ns)   --->   "%tmp_2_60 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_60)" [imageprosseing/imgpro.c:24]   --->   Operation 1638 'call' 'tmp_2_60' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 1639 [1/6] (7.78ns)   --->   "%tmp_1_61 = fmul double %tmp_62, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1639 'dmul' 'tmp_1_61' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1640 [1/6] (7.78ns)   --->   "%tmp_1_62 = fmul double %tmp_63, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1640 'dmul' 'tmp_1_62' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1641 [2/6] (7.78ns)   --->   "%tmp_1_63 = fmul double %tmp_64, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1641 'dmul' 'tmp_1_63' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1642 [2/6] (7.78ns)   --->   "%tmp_1_64 = fmul double %tmp_65, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1642 'dmul' 'tmp_1_64' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1643 [3/6] (7.78ns)   --->   "%tmp_1_65 = fmul double %tmp_66, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1643 'dmul' 'tmp_1_65' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1644 [3/6] (7.78ns)   --->   "%tmp_1_66 = fmul double %tmp_67, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1644 'dmul' 'tmp_1_66' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1645 [4/6] (7.78ns)   --->   "%tmp_1_67 = fmul double %tmp_68, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1645 'dmul' 'tmp_1_67' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1646 [4/6] (7.78ns)   --->   "%tmp_1_68 = fmul double %tmp_69, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1646 'dmul' 'tmp_1_68' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1647 [5/6] (7.78ns)   --->   "%tmp_1_69 = fmul double %tmp_70, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1647 'dmul' 'tmp_1_69' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1648 [5/6] (7.78ns)   --->   "%tmp_1_70 = fmul double %tmp_71, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1648 'dmul' 'tmp_1_70' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1649 [6/6] (10.0ns)   --->   "%tmp_1_71 = fmul double %tmp_72, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1649 'dmul' 'tmp_1_71' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1650 [6/6] (10.0ns)   --->   "%tmp_1_72 = fmul double %tmp_73, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1650 'dmul' 'tmp_1_72' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1651 [1/6] (6.28ns)   --->   "%tmp_74 = sitofp i32 %as_load_74 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1651 'sitodp' 'tmp_74' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1652 [1/6] (6.28ns)   --->   "%tmp_75 = sitofp i32 %as_load_75 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1652 'sitodp' 'tmp_75' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1653 [2/6] (6.28ns)   --->   "%tmp_76 = sitofp i32 %as_load_76 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1653 'sitodp' 'tmp_76' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1654 [2/6] (6.28ns)   --->   "%tmp_77 = sitofp i32 %as_load_77 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1654 'sitodp' 'tmp_77' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1655 [3/6] (6.28ns)   --->   "%tmp_78 = sitofp i32 %as_load_78 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1655 'sitodp' 'tmp_78' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1656 [3/6] (6.28ns)   --->   "%tmp_79 = sitofp i32 %as_load_79 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1656 'sitodp' 'tmp_79' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1657 [4/6] (6.28ns)   --->   "%tmp_80 = sitofp i32 %as_load_80 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1657 'sitodp' 'tmp_80' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1658 [4/6] (6.28ns)   --->   "%tmp_81 = sitofp i32 %as_load_81 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1658 'sitodp' 'tmp_81' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1659 [5/6] (6.28ns)   --->   "%tmp_82 = sitofp i32 %as_load_82 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1659 'sitodp' 'tmp_82' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1660 [5/6] (6.28ns)   --->   "%tmp_83 = sitofp i32 %as_load_83 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1660 'sitodp' 'tmp_83' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1661 [6/6] (6.28ns)   --->   "%tmp_84 = sitofp i32 %as_load_84 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1661 'sitodp' 'tmp_84' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1662 [6/6] (6.28ns)   --->   "%tmp_85 = sitofp i32 %as_load_85 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1662 'sitodp' 'tmp_85' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1663 [1/2] (3.25ns)   --->   "%as_load_86 = load i32* %as_addr_86, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1663 'load' 'as_load_86' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 1664 [1/2] (3.25ns)   --->   "%as_load_87 = load i32* %as_addr_87, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1664 'load' 'as_load_87' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 1665 [2/2] (3.25ns)   --->   "%as_load_88 = load i32* %as_addr_88, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1665 'load' 'as_load_88' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 1666 [2/2] (3.25ns)   --->   "%as_load_89 = load i32* %as_addr_89, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1666 'load' 'as_load_89' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 47 <SV = 46> <Delay = 10.9>
ST_47 : Operation 1667 [1/1] (1.81ns)   --->   "%add_ln24_86 = add i14 %phi_mul, 90" [imageprosseing/imgpro.c:24]   --->   Operation 1667 'add' 'add_ln24_86' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1668 [1/1] (0.00ns)   --->   "%zext_ln24_89 = zext i14 %add_ln24_86 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1668 'zext' 'zext_ln24_89' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1669 [1/1] (0.00ns)   --->   "%as_addr_90 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_89" [imageprosseing/imgpro.c:24]   --->   Operation 1669 'getelementptr' 'as_addr_90' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1670 [1/1] (1.81ns)   --->   "%add_ln24_87 = add i14 %phi_mul, 91" [imageprosseing/imgpro.c:24]   --->   Operation 1670 'add' 'add_ln24_87' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1671 [1/1] (0.00ns)   --->   "%zext_ln24_90 = zext i14 %add_ln24_87 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1671 'zext' 'zext_ln24_90' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1672 [1/1] (0.00ns)   --->   "%as_addr_91 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_90" [imageprosseing/imgpro.c:24]   --->   Operation 1672 'getelementptr' 'as_addr_91' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1673 [1/1] (0.00ns)   --->   "%bs_addr_60 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_59" [imageprosseing/imgpro.c:24]   --->   Operation 1673 'getelementptr' 'bs_addr_60' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1674 [1/1] (0.00ns)   --->   "%bs_addr_61 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_60" [imageprosseing/imgpro.c:24]   --->   Operation 1674 'getelementptr' 'bs_addr_61' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1675 [1/2] (3.25ns)   --->   "%tmp_2_59 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_59)" [imageprosseing/imgpro.c:24]   --->   Operation 1675 'call' 'tmp_2_59' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 1676 [1/1] (3.25ns)   --->   "store i32 %tmp_2_59, i32* %bs_addr_60, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1676 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 1677 [1/2] (3.25ns)   --->   "%tmp_2_60 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_60)" [imageprosseing/imgpro.c:24]   --->   Operation 1677 'call' 'tmp_2_60' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 1678 [1/1] (3.25ns)   --->   "store i32 %tmp_2_60, i32* %bs_addr_61, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1678 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 1679 [2/2] (10.9ns)   --->   "%tmp_2_61 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_61)" [imageprosseing/imgpro.c:24]   --->   Operation 1679 'call' 'tmp_2_61' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 1680 [2/2] (10.9ns)   --->   "%tmp_2_62 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_62)" [imageprosseing/imgpro.c:24]   --->   Operation 1680 'call' 'tmp_2_62' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 1681 [1/6] (7.78ns)   --->   "%tmp_1_63 = fmul double %tmp_64, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1681 'dmul' 'tmp_1_63' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1682 [1/6] (7.78ns)   --->   "%tmp_1_64 = fmul double %tmp_65, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1682 'dmul' 'tmp_1_64' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1683 [2/6] (7.78ns)   --->   "%tmp_1_65 = fmul double %tmp_66, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1683 'dmul' 'tmp_1_65' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1684 [2/6] (7.78ns)   --->   "%tmp_1_66 = fmul double %tmp_67, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1684 'dmul' 'tmp_1_66' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1685 [3/6] (7.78ns)   --->   "%tmp_1_67 = fmul double %tmp_68, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1685 'dmul' 'tmp_1_67' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1686 [3/6] (7.78ns)   --->   "%tmp_1_68 = fmul double %tmp_69, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1686 'dmul' 'tmp_1_68' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1687 [4/6] (7.78ns)   --->   "%tmp_1_69 = fmul double %tmp_70, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1687 'dmul' 'tmp_1_69' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1688 [4/6] (7.78ns)   --->   "%tmp_1_70 = fmul double %tmp_71, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1688 'dmul' 'tmp_1_70' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1689 [5/6] (7.78ns)   --->   "%tmp_1_71 = fmul double %tmp_72, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1689 'dmul' 'tmp_1_71' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1690 [5/6] (7.78ns)   --->   "%tmp_1_72 = fmul double %tmp_73, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1690 'dmul' 'tmp_1_72' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1691 [6/6] (10.0ns)   --->   "%tmp_1_73 = fmul double %tmp_74, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1691 'dmul' 'tmp_1_73' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1692 [6/6] (10.0ns)   --->   "%tmp_1_74 = fmul double %tmp_75, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1692 'dmul' 'tmp_1_74' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1693 [1/6] (6.28ns)   --->   "%tmp_76 = sitofp i32 %as_load_76 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1693 'sitodp' 'tmp_76' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1694 [1/6] (6.28ns)   --->   "%tmp_77 = sitofp i32 %as_load_77 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1694 'sitodp' 'tmp_77' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1695 [2/6] (6.28ns)   --->   "%tmp_78 = sitofp i32 %as_load_78 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1695 'sitodp' 'tmp_78' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1696 [2/6] (6.28ns)   --->   "%tmp_79 = sitofp i32 %as_load_79 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1696 'sitodp' 'tmp_79' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1697 [3/6] (6.28ns)   --->   "%tmp_80 = sitofp i32 %as_load_80 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1697 'sitodp' 'tmp_80' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1698 [3/6] (6.28ns)   --->   "%tmp_81 = sitofp i32 %as_load_81 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1698 'sitodp' 'tmp_81' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1699 [4/6] (6.28ns)   --->   "%tmp_82 = sitofp i32 %as_load_82 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1699 'sitodp' 'tmp_82' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1700 [4/6] (6.28ns)   --->   "%tmp_83 = sitofp i32 %as_load_83 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1700 'sitodp' 'tmp_83' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1701 [5/6] (6.28ns)   --->   "%tmp_84 = sitofp i32 %as_load_84 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1701 'sitodp' 'tmp_84' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1702 [5/6] (6.28ns)   --->   "%tmp_85 = sitofp i32 %as_load_85 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1702 'sitodp' 'tmp_85' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1703 [6/6] (6.28ns)   --->   "%tmp_86 = sitofp i32 %as_load_86 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1703 'sitodp' 'tmp_86' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1704 [6/6] (6.28ns)   --->   "%tmp_87 = sitofp i32 %as_load_87 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1704 'sitodp' 'tmp_87' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1705 [1/2] (3.25ns)   --->   "%as_load_88 = load i32* %as_addr_88, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1705 'load' 'as_load_88' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 1706 [1/2] (3.25ns)   --->   "%as_load_89 = load i32* %as_addr_89, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1706 'load' 'as_load_89' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 1707 [2/2] (3.25ns)   --->   "%as_load_90 = load i32* %as_addr_90, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1707 'load' 'as_load_90' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 1708 [2/2] (3.25ns)   --->   "%as_load_91 = load i32* %as_addr_91, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1708 'load' 'as_load_91' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 48 <SV = 47> <Delay = 10.9>
ST_48 : Operation 1709 [1/1] (1.81ns)   --->   "%add_ln24_88 = add i14 %phi_mul, 92" [imageprosseing/imgpro.c:24]   --->   Operation 1709 'add' 'add_ln24_88' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1710 [1/1] (0.00ns)   --->   "%zext_ln24_91 = zext i14 %add_ln24_88 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1710 'zext' 'zext_ln24_91' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1711 [1/1] (0.00ns)   --->   "%as_addr_92 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_91" [imageprosseing/imgpro.c:24]   --->   Operation 1711 'getelementptr' 'as_addr_92' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1712 [1/1] (1.81ns)   --->   "%add_ln24_89 = add i14 %phi_mul, 93" [imageprosseing/imgpro.c:24]   --->   Operation 1712 'add' 'add_ln24_89' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1713 [1/1] (0.00ns)   --->   "%zext_ln24_92 = zext i14 %add_ln24_89 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1713 'zext' 'zext_ln24_92' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1714 [1/1] (0.00ns)   --->   "%as_addr_93 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_92" [imageprosseing/imgpro.c:24]   --->   Operation 1714 'getelementptr' 'as_addr_93' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1715 [1/1] (0.00ns)   --->   "%bs_addr_62 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_61" [imageprosseing/imgpro.c:24]   --->   Operation 1715 'getelementptr' 'bs_addr_62' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1716 [1/1] (0.00ns)   --->   "%bs_addr_63 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_62" [imageprosseing/imgpro.c:24]   --->   Operation 1716 'getelementptr' 'bs_addr_63' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1717 [1/2] (3.25ns)   --->   "%tmp_2_61 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_61)" [imageprosseing/imgpro.c:24]   --->   Operation 1717 'call' 'tmp_2_61' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 1718 [1/1] (3.25ns)   --->   "store i32 %tmp_2_61, i32* %bs_addr_62, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1718 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 1719 [1/2] (3.25ns)   --->   "%tmp_2_62 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_62)" [imageprosseing/imgpro.c:24]   --->   Operation 1719 'call' 'tmp_2_62' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 1720 [1/1] (3.25ns)   --->   "store i32 %tmp_2_62, i32* %bs_addr_63, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1720 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 1721 [2/2] (10.9ns)   --->   "%tmp_2_63 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_63)" [imageprosseing/imgpro.c:24]   --->   Operation 1721 'call' 'tmp_2_63' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 1722 [2/2] (10.9ns)   --->   "%tmp_2_64 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_64)" [imageprosseing/imgpro.c:24]   --->   Operation 1722 'call' 'tmp_2_64' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 1723 [1/6] (7.78ns)   --->   "%tmp_1_65 = fmul double %tmp_66, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1723 'dmul' 'tmp_1_65' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1724 [1/6] (7.78ns)   --->   "%tmp_1_66 = fmul double %tmp_67, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1724 'dmul' 'tmp_1_66' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1725 [2/6] (7.78ns)   --->   "%tmp_1_67 = fmul double %tmp_68, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1725 'dmul' 'tmp_1_67' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1726 [2/6] (7.78ns)   --->   "%tmp_1_68 = fmul double %tmp_69, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1726 'dmul' 'tmp_1_68' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1727 [3/6] (7.78ns)   --->   "%tmp_1_69 = fmul double %tmp_70, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1727 'dmul' 'tmp_1_69' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1728 [3/6] (7.78ns)   --->   "%tmp_1_70 = fmul double %tmp_71, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1728 'dmul' 'tmp_1_70' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1729 [4/6] (7.78ns)   --->   "%tmp_1_71 = fmul double %tmp_72, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1729 'dmul' 'tmp_1_71' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1730 [4/6] (7.78ns)   --->   "%tmp_1_72 = fmul double %tmp_73, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1730 'dmul' 'tmp_1_72' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1731 [5/6] (7.78ns)   --->   "%tmp_1_73 = fmul double %tmp_74, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1731 'dmul' 'tmp_1_73' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1732 [5/6] (7.78ns)   --->   "%tmp_1_74 = fmul double %tmp_75, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1732 'dmul' 'tmp_1_74' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1733 [6/6] (10.0ns)   --->   "%tmp_1_75 = fmul double %tmp_76, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1733 'dmul' 'tmp_1_75' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1734 [6/6] (10.0ns)   --->   "%tmp_1_76 = fmul double %tmp_77, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1734 'dmul' 'tmp_1_76' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1735 [1/6] (6.28ns)   --->   "%tmp_78 = sitofp i32 %as_load_78 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1735 'sitodp' 'tmp_78' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1736 [1/6] (6.28ns)   --->   "%tmp_79 = sitofp i32 %as_load_79 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1736 'sitodp' 'tmp_79' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1737 [2/6] (6.28ns)   --->   "%tmp_80 = sitofp i32 %as_load_80 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1737 'sitodp' 'tmp_80' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1738 [2/6] (6.28ns)   --->   "%tmp_81 = sitofp i32 %as_load_81 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1738 'sitodp' 'tmp_81' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1739 [3/6] (6.28ns)   --->   "%tmp_82 = sitofp i32 %as_load_82 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1739 'sitodp' 'tmp_82' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1740 [3/6] (6.28ns)   --->   "%tmp_83 = sitofp i32 %as_load_83 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1740 'sitodp' 'tmp_83' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1741 [4/6] (6.28ns)   --->   "%tmp_84 = sitofp i32 %as_load_84 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1741 'sitodp' 'tmp_84' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1742 [4/6] (6.28ns)   --->   "%tmp_85 = sitofp i32 %as_load_85 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1742 'sitodp' 'tmp_85' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1743 [5/6] (6.28ns)   --->   "%tmp_86 = sitofp i32 %as_load_86 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1743 'sitodp' 'tmp_86' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1744 [5/6] (6.28ns)   --->   "%tmp_87 = sitofp i32 %as_load_87 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1744 'sitodp' 'tmp_87' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1745 [6/6] (6.28ns)   --->   "%tmp_88 = sitofp i32 %as_load_88 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1745 'sitodp' 'tmp_88' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1746 [6/6] (6.28ns)   --->   "%tmp_89 = sitofp i32 %as_load_89 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1746 'sitodp' 'tmp_89' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1747 [1/2] (3.25ns)   --->   "%as_load_90 = load i32* %as_addr_90, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1747 'load' 'as_load_90' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 1748 [1/2] (3.25ns)   --->   "%as_load_91 = load i32* %as_addr_91, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1748 'load' 'as_load_91' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 1749 [2/2] (3.25ns)   --->   "%as_load_92 = load i32* %as_addr_92, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1749 'load' 'as_load_92' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 1750 [2/2] (3.25ns)   --->   "%as_load_93 = load i32* %as_addr_93, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1750 'load' 'as_load_93' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 49 <SV = 48> <Delay = 10.9>
ST_49 : Operation 1751 [1/1] (1.81ns)   --->   "%add_ln24_90 = add i14 %phi_mul, 94" [imageprosseing/imgpro.c:24]   --->   Operation 1751 'add' 'add_ln24_90' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1752 [1/1] (0.00ns)   --->   "%zext_ln24_93 = zext i14 %add_ln24_90 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1752 'zext' 'zext_ln24_93' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1753 [1/1] (0.00ns)   --->   "%as_addr_94 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_93" [imageprosseing/imgpro.c:24]   --->   Operation 1753 'getelementptr' 'as_addr_94' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1754 [1/1] (1.81ns)   --->   "%add_ln24_91 = add i14 %phi_mul, 95" [imageprosseing/imgpro.c:24]   --->   Operation 1754 'add' 'add_ln24_91' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1755 [1/1] (0.00ns)   --->   "%zext_ln24_94 = zext i14 %add_ln24_91 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1755 'zext' 'zext_ln24_94' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1756 [1/1] (0.00ns)   --->   "%as_addr_95 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_94" [imageprosseing/imgpro.c:24]   --->   Operation 1756 'getelementptr' 'as_addr_95' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1757 [1/1] (0.00ns)   --->   "%bs_addr_64 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_63" [imageprosseing/imgpro.c:24]   --->   Operation 1757 'getelementptr' 'bs_addr_64' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1758 [1/1] (0.00ns)   --->   "%bs_addr_65 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_64" [imageprosseing/imgpro.c:24]   --->   Operation 1758 'getelementptr' 'bs_addr_65' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1759 [1/2] (3.25ns)   --->   "%tmp_2_63 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_63)" [imageprosseing/imgpro.c:24]   --->   Operation 1759 'call' 'tmp_2_63' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 1760 [1/1] (3.25ns)   --->   "store i32 %tmp_2_63, i32* %bs_addr_64, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1760 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 1761 [1/2] (3.25ns)   --->   "%tmp_2_64 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_64)" [imageprosseing/imgpro.c:24]   --->   Operation 1761 'call' 'tmp_2_64' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 1762 [1/1] (3.25ns)   --->   "store i32 %tmp_2_64, i32* %bs_addr_65, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1762 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 1763 [2/2] (10.9ns)   --->   "%tmp_2_65 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_65)" [imageprosseing/imgpro.c:24]   --->   Operation 1763 'call' 'tmp_2_65' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 1764 [2/2] (10.9ns)   --->   "%tmp_2_66 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_66)" [imageprosseing/imgpro.c:24]   --->   Operation 1764 'call' 'tmp_2_66' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 1765 [1/6] (7.78ns)   --->   "%tmp_1_67 = fmul double %tmp_68, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1765 'dmul' 'tmp_1_67' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1766 [1/6] (7.78ns)   --->   "%tmp_1_68 = fmul double %tmp_69, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1766 'dmul' 'tmp_1_68' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1767 [2/6] (7.78ns)   --->   "%tmp_1_69 = fmul double %tmp_70, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1767 'dmul' 'tmp_1_69' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1768 [2/6] (7.78ns)   --->   "%tmp_1_70 = fmul double %tmp_71, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1768 'dmul' 'tmp_1_70' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1769 [3/6] (7.78ns)   --->   "%tmp_1_71 = fmul double %tmp_72, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1769 'dmul' 'tmp_1_71' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1770 [3/6] (7.78ns)   --->   "%tmp_1_72 = fmul double %tmp_73, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1770 'dmul' 'tmp_1_72' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1771 [4/6] (7.78ns)   --->   "%tmp_1_73 = fmul double %tmp_74, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1771 'dmul' 'tmp_1_73' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1772 [4/6] (7.78ns)   --->   "%tmp_1_74 = fmul double %tmp_75, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1772 'dmul' 'tmp_1_74' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1773 [5/6] (7.78ns)   --->   "%tmp_1_75 = fmul double %tmp_76, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1773 'dmul' 'tmp_1_75' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1774 [5/6] (7.78ns)   --->   "%tmp_1_76 = fmul double %tmp_77, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1774 'dmul' 'tmp_1_76' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1775 [6/6] (10.0ns)   --->   "%tmp_1_77 = fmul double %tmp_78, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1775 'dmul' 'tmp_1_77' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1776 [6/6] (10.0ns)   --->   "%tmp_1_78 = fmul double %tmp_79, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1776 'dmul' 'tmp_1_78' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1777 [1/6] (6.28ns)   --->   "%tmp_80 = sitofp i32 %as_load_80 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1777 'sitodp' 'tmp_80' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1778 [1/6] (6.28ns)   --->   "%tmp_81 = sitofp i32 %as_load_81 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1778 'sitodp' 'tmp_81' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1779 [2/6] (6.28ns)   --->   "%tmp_82 = sitofp i32 %as_load_82 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1779 'sitodp' 'tmp_82' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1780 [2/6] (6.28ns)   --->   "%tmp_83 = sitofp i32 %as_load_83 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1780 'sitodp' 'tmp_83' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1781 [3/6] (6.28ns)   --->   "%tmp_84 = sitofp i32 %as_load_84 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1781 'sitodp' 'tmp_84' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1782 [3/6] (6.28ns)   --->   "%tmp_85 = sitofp i32 %as_load_85 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1782 'sitodp' 'tmp_85' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1783 [4/6] (6.28ns)   --->   "%tmp_86 = sitofp i32 %as_load_86 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1783 'sitodp' 'tmp_86' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1784 [4/6] (6.28ns)   --->   "%tmp_87 = sitofp i32 %as_load_87 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1784 'sitodp' 'tmp_87' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1785 [5/6] (6.28ns)   --->   "%tmp_88 = sitofp i32 %as_load_88 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1785 'sitodp' 'tmp_88' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1786 [5/6] (6.28ns)   --->   "%tmp_89 = sitofp i32 %as_load_89 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1786 'sitodp' 'tmp_89' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1787 [6/6] (6.28ns)   --->   "%tmp_90 = sitofp i32 %as_load_90 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1787 'sitodp' 'tmp_90' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1788 [6/6] (6.28ns)   --->   "%tmp_91 = sitofp i32 %as_load_91 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1788 'sitodp' 'tmp_91' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1789 [1/2] (3.25ns)   --->   "%as_load_92 = load i32* %as_addr_92, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1789 'load' 'as_load_92' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 1790 [1/2] (3.25ns)   --->   "%as_load_93 = load i32* %as_addr_93, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1790 'load' 'as_load_93' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 1791 [2/2] (3.25ns)   --->   "%as_load_94 = load i32* %as_addr_94, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1791 'load' 'as_load_94' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 1792 [2/2] (3.25ns)   --->   "%as_load_95 = load i32* %as_addr_95, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1792 'load' 'as_load_95' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 50 <SV = 49> <Delay = 10.9>
ST_50 : Operation 1793 [1/1] (1.81ns)   --->   "%add_ln24_92 = add i14 %phi_mul, 96" [imageprosseing/imgpro.c:24]   --->   Operation 1793 'add' 'add_ln24_92' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1794 [1/1] (0.00ns)   --->   "%zext_ln24_95 = zext i14 %add_ln24_92 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1794 'zext' 'zext_ln24_95' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1795 [1/1] (0.00ns)   --->   "%as_addr_96 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_95" [imageprosseing/imgpro.c:24]   --->   Operation 1795 'getelementptr' 'as_addr_96' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1796 [1/1] (1.81ns)   --->   "%add_ln24_93 = add i14 %phi_mul, 97" [imageprosseing/imgpro.c:24]   --->   Operation 1796 'add' 'add_ln24_93' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1797 [1/1] (0.00ns)   --->   "%zext_ln24_96 = zext i14 %add_ln24_93 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1797 'zext' 'zext_ln24_96' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1798 [1/1] (0.00ns)   --->   "%as_addr_97 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_96" [imageprosseing/imgpro.c:24]   --->   Operation 1798 'getelementptr' 'as_addr_97' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1799 [1/1] (0.00ns)   --->   "%bs_addr_66 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_65" [imageprosseing/imgpro.c:24]   --->   Operation 1799 'getelementptr' 'bs_addr_66' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1800 [1/1] (0.00ns)   --->   "%bs_addr_67 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_66" [imageprosseing/imgpro.c:24]   --->   Operation 1800 'getelementptr' 'bs_addr_67' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1801 [1/2] (3.25ns)   --->   "%tmp_2_65 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_65)" [imageprosseing/imgpro.c:24]   --->   Operation 1801 'call' 'tmp_2_65' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 1802 [1/1] (3.25ns)   --->   "store i32 %tmp_2_65, i32* %bs_addr_66, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1802 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 1803 [1/2] (3.25ns)   --->   "%tmp_2_66 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_66)" [imageprosseing/imgpro.c:24]   --->   Operation 1803 'call' 'tmp_2_66' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 1804 [1/1] (3.25ns)   --->   "store i32 %tmp_2_66, i32* %bs_addr_67, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1804 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 1805 [2/2] (10.9ns)   --->   "%tmp_2_67 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_67)" [imageprosseing/imgpro.c:24]   --->   Operation 1805 'call' 'tmp_2_67' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 1806 [2/2] (10.9ns)   --->   "%tmp_2_68 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_68)" [imageprosseing/imgpro.c:24]   --->   Operation 1806 'call' 'tmp_2_68' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 1807 [1/6] (7.78ns)   --->   "%tmp_1_69 = fmul double %tmp_70, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1807 'dmul' 'tmp_1_69' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1808 [1/6] (7.78ns)   --->   "%tmp_1_70 = fmul double %tmp_71, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1808 'dmul' 'tmp_1_70' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1809 [2/6] (7.78ns)   --->   "%tmp_1_71 = fmul double %tmp_72, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1809 'dmul' 'tmp_1_71' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1810 [2/6] (7.78ns)   --->   "%tmp_1_72 = fmul double %tmp_73, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1810 'dmul' 'tmp_1_72' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1811 [3/6] (7.78ns)   --->   "%tmp_1_73 = fmul double %tmp_74, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1811 'dmul' 'tmp_1_73' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1812 [3/6] (7.78ns)   --->   "%tmp_1_74 = fmul double %tmp_75, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1812 'dmul' 'tmp_1_74' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1813 [4/6] (7.78ns)   --->   "%tmp_1_75 = fmul double %tmp_76, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1813 'dmul' 'tmp_1_75' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1814 [4/6] (7.78ns)   --->   "%tmp_1_76 = fmul double %tmp_77, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1814 'dmul' 'tmp_1_76' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1815 [5/6] (7.78ns)   --->   "%tmp_1_77 = fmul double %tmp_78, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1815 'dmul' 'tmp_1_77' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1816 [5/6] (7.78ns)   --->   "%tmp_1_78 = fmul double %tmp_79, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1816 'dmul' 'tmp_1_78' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1817 [6/6] (10.0ns)   --->   "%tmp_1_79 = fmul double %tmp_80, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1817 'dmul' 'tmp_1_79' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1818 [6/6] (10.0ns)   --->   "%tmp_1_80 = fmul double %tmp_81, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1818 'dmul' 'tmp_1_80' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1819 [1/6] (6.28ns)   --->   "%tmp_82 = sitofp i32 %as_load_82 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1819 'sitodp' 'tmp_82' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1820 [1/6] (6.28ns)   --->   "%tmp_83 = sitofp i32 %as_load_83 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1820 'sitodp' 'tmp_83' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1821 [2/6] (6.28ns)   --->   "%tmp_84 = sitofp i32 %as_load_84 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1821 'sitodp' 'tmp_84' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1822 [2/6] (6.28ns)   --->   "%tmp_85 = sitofp i32 %as_load_85 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1822 'sitodp' 'tmp_85' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1823 [3/6] (6.28ns)   --->   "%tmp_86 = sitofp i32 %as_load_86 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1823 'sitodp' 'tmp_86' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1824 [3/6] (6.28ns)   --->   "%tmp_87 = sitofp i32 %as_load_87 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1824 'sitodp' 'tmp_87' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1825 [4/6] (6.28ns)   --->   "%tmp_88 = sitofp i32 %as_load_88 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1825 'sitodp' 'tmp_88' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1826 [4/6] (6.28ns)   --->   "%tmp_89 = sitofp i32 %as_load_89 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1826 'sitodp' 'tmp_89' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1827 [5/6] (6.28ns)   --->   "%tmp_90 = sitofp i32 %as_load_90 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1827 'sitodp' 'tmp_90' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1828 [5/6] (6.28ns)   --->   "%tmp_91 = sitofp i32 %as_load_91 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1828 'sitodp' 'tmp_91' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1829 [6/6] (6.28ns)   --->   "%tmp_92 = sitofp i32 %as_load_92 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1829 'sitodp' 'tmp_92' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1830 [6/6] (6.28ns)   --->   "%tmp_93 = sitofp i32 %as_load_93 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1830 'sitodp' 'tmp_93' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1831 [1/2] (3.25ns)   --->   "%as_load_94 = load i32* %as_addr_94, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1831 'load' 'as_load_94' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 1832 [1/2] (3.25ns)   --->   "%as_load_95 = load i32* %as_addr_95, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1832 'load' 'as_load_95' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 1833 [2/2] (3.25ns)   --->   "%as_load_96 = load i32* %as_addr_96, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1833 'load' 'as_load_96' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 1834 [2/2] (3.25ns)   --->   "%as_load_97 = load i32* %as_addr_97, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1834 'load' 'as_load_97' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 51 <SV = 50> <Delay = 10.9>
ST_51 : Operation 1835 [1/1] (1.81ns)   --->   "%add_ln24_96 = add i14 %phi_mul, 100" [imageprosseing/imgpro.c:24]   --->   Operation 1835 'add' 'add_ln24_96' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1836 [1/1] (1.81ns)   --->   "%add_ln24_94 = add i14 %phi_mul, 98" [imageprosseing/imgpro.c:24]   --->   Operation 1836 'add' 'add_ln24_94' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1837 [1/1] (0.00ns)   --->   "%zext_ln24_97 = zext i14 %add_ln24_94 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1837 'zext' 'zext_ln24_97' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1838 [1/1] (0.00ns)   --->   "%as_addr_98 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_97" [imageprosseing/imgpro.c:24]   --->   Operation 1838 'getelementptr' 'as_addr_98' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1839 [1/1] (1.81ns)   --->   "%add_ln24_95 = add i14 %phi_mul, 99" [imageprosseing/imgpro.c:24]   --->   Operation 1839 'add' 'add_ln24_95' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1840 [1/1] (0.00ns)   --->   "%zext_ln24_98 = zext i14 %add_ln24_95 to i64" [imageprosseing/imgpro.c:24]   --->   Operation 1840 'zext' 'zext_ln24_98' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1841 [1/1] (0.00ns)   --->   "%as_addr_99 = getelementptr [10000 x i32]* %as, i64 0, i64 %zext_ln24_98" [imageprosseing/imgpro.c:24]   --->   Operation 1841 'getelementptr' 'as_addr_99' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1842 [1/1] (0.00ns)   --->   "%bs_addr_68 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_67" [imageprosseing/imgpro.c:24]   --->   Operation 1842 'getelementptr' 'bs_addr_68' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1843 [1/1] (0.00ns)   --->   "%bs_addr_69 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_68" [imageprosseing/imgpro.c:24]   --->   Operation 1843 'getelementptr' 'bs_addr_69' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1844 [1/2] (3.25ns)   --->   "%tmp_2_67 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_67)" [imageprosseing/imgpro.c:24]   --->   Operation 1844 'call' 'tmp_2_67' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 1845 [1/1] (3.25ns)   --->   "store i32 %tmp_2_67, i32* %bs_addr_68, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1845 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 1846 [1/2] (3.25ns)   --->   "%tmp_2_68 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_68)" [imageprosseing/imgpro.c:24]   --->   Operation 1846 'call' 'tmp_2_68' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 1847 [1/1] (3.25ns)   --->   "store i32 %tmp_2_68, i32* %bs_addr_69, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1847 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 1848 [2/2] (10.9ns)   --->   "%tmp_2_69 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_69)" [imageprosseing/imgpro.c:24]   --->   Operation 1848 'call' 'tmp_2_69' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 1849 [2/2] (10.9ns)   --->   "%tmp_2_70 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_70)" [imageprosseing/imgpro.c:24]   --->   Operation 1849 'call' 'tmp_2_70' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 1850 [1/6] (7.78ns)   --->   "%tmp_1_71 = fmul double %tmp_72, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1850 'dmul' 'tmp_1_71' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1851 [1/6] (7.78ns)   --->   "%tmp_1_72 = fmul double %tmp_73, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1851 'dmul' 'tmp_1_72' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1852 [2/6] (7.78ns)   --->   "%tmp_1_73 = fmul double %tmp_74, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1852 'dmul' 'tmp_1_73' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1853 [2/6] (7.78ns)   --->   "%tmp_1_74 = fmul double %tmp_75, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1853 'dmul' 'tmp_1_74' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1854 [3/6] (7.78ns)   --->   "%tmp_1_75 = fmul double %tmp_76, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1854 'dmul' 'tmp_1_75' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1855 [3/6] (7.78ns)   --->   "%tmp_1_76 = fmul double %tmp_77, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1855 'dmul' 'tmp_1_76' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1856 [4/6] (7.78ns)   --->   "%tmp_1_77 = fmul double %tmp_78, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1856 'dmul' 'tmp_1_77' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1857 [4/6] (7.78ns)   --->   "%tmp_1_78 = fmul double %tmp_79, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1857 'dmul' 'tmp_1_78' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1858 [5/6] (7.78ns)   --->   "%tmp_1_79 = fmul double %tmp_80, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1858 'dmul' 'tmp_1_79' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1859 [5/6] (7.78ns)   --->   "%tmp_1_80 = fmul double %tmp_81, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1859 'dmul' 'tmp_1_80' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1860 [6/6] (10.0ns)   --->   "%tmp_1_81 = fmul double %tmp_82, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1860 'dmul' 'tmp_1_81' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1861 [6/6] (10.0ns)   --->   "%tmp_1_82 = fmul double %tmp_83, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1861 'dmul' 'tmp_1_82' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1862 [1/6] (6.28ns)   --->   "%tmp_84 = sitofp i32 %as_load_84 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1862 'sitodp' 'tmp_84' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1863 [1/6] (6.28ns)   --->   "%tmp_85 = sitofp i32 %as_load_85 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1863 'sitodp' 'tmp_85' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1864 [2/6] (6.28ns)   --->   "%tmp_86 = sitofp i32 %as_load_86 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1864 'sitodp' 'tmp_86' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1865 [2/6] (6.28ns)   --->   "%tmp_87 = sitofp i32 %as_load_87 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1865 'sitodp' 'tmp_87' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1866 [3/6] (6.28ns)   --->   "%tmp_88 = sitofp i32 %as_load_88 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1866 'sitodp' 'tmp_88' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1867 [3/6] (6.28ns)   --->   "%tmp_89 = sitofp i32 %as_load_89 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1867 'sitodp' 'tmp_89' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1868 [4/6] (6.28ns)   --->   "%tmp_90 = sitofp i32 %as_load_90 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1868 'sitodp' 'tmp_90' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1869 [4/6] (6.28ns)   --->   "%tmp_91 = sitofp i32 %as_load_91 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1869 'sitodp' 'tmp_91' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1870 [5/6] (6.28ns)   --->   "%tmp_92 = sitofp i32 %as_load_92 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1870 'sitodp' 'tmp_92' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1871 [5/6] (6.28ns)   --->   "%tmp_93 = sitofp i32 %as_load_93 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1871 'sitodp' 'tmp_93' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1872 [6/6] (6.28ns)   --->   "%tmp_94 = sitofp i32 %as_load_94 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1872 'sitodp' 'tmp_94' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1873 [6/6] (6.28ns)   --->   "%tmp_95 = sitofp i32 %as_load_95 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1873 'sitodp' 'tmp_95' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1874 [1/2] (3.25ns)   --->   "%as_load_96 = load i32* %as_addr_96, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1874 'load' 'as_load_96' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 1875 [1/2] (3.25ns)   --->   "%as_load_97 = load i32* %as_addr_97, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1875 'load' 'as_load_97' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 1876 [2/2] (3.25ns)   --->   "%as_load_98 = load i32* %as_addr_98, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1876 'load' 'as_load_98' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 1877 [2/2] (3.25ns)   --->   "%as_load_99 = load i32* %as_addr_99, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1877 'load' 'as_load_99' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 52 <SV = 51> <Delay = 10.9>
ST_52 : Operation 1878 [1/1] (0.00ns)   --->   "%bs_addr_70 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_69" [imageprosseing/imgpro.c:24]   --->   Operation 1878 'getelementptr' 'bs_addr_70' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1879 [1/1] (0.00ns)   --->   "%bs_addr_71 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_70" [imageprosseing/imgpro.c:24]   --->   Operation 1879 'getelementptr' 'bs_addr_71' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1880 [1/2] (3.25ns)   --->   "%tmp_2_69 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_69)" [imageprosseing/imgpro.c:24]   --->   Operation 1880 'call' 'tmp_2_69' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 1881 [1/1] (3.25ns)   --->   "store i32 %tmp_2_69, i32* %bs_addr_70, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1881 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_52 : Operation 1882 [1/2] (3.25ns)   --->   "%tmp_2_70 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_70)" [imageprosseing/imgpro.c:24]   --->   Operation 1882 'call' 'tmp_2_70' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 1883 [1/1] (3.25ns)   --->   "store i32 %tmp_2_70, i32* %bs_addr_71, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1883 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_52 : Operation 1884 [2/2] (10.9ns)   --->   "%tmp_2_71 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_71)" [imageprosseing/imgpro.c:24]   --->   Operation 1884 'call' 'tmp_2_71' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 1885 [2/2] (10.9ns)   --->   "%tmp_2_72 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_72)" [imageprosseing/imgpro.c:24]   --->   Operation 1885 'call' 'tmp_2_72' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 1886 [1/6] (7.78ns)   --->   "%tmp_1_73 = fmul double %tmp_74, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1886 'dmul' 'tmp_1_73' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1887 [1/6] (7.78ns)   --->   "%tmp_1_74 = fmul double %tmp_75, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1887 'dmul' 'tmp_1_74' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1888 [2/6] (7.78ns)   --->   "%tmp_1_75 = fmul double %tmp_76, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1888 'dmul' 'tmp_1_75' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1889 [2/6] (7.78ns)   --->   "%tmp_1_76 = fmul double %tmp_77, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1889 'dmul' 'tmp_1_76' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1890 [3/6] (7.78ns)   --->   "%tmp_1_77 = fmul double %tmp_78, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1890 'dmul' 'tmp_1_77' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1891 [3/6] (7.78ns)   --->   "%tmp_1_78 = fmul double %tmp_79, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1891 'dmul' 'tmp_1_78' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1892 [4/6] (7.78ns)   --->   "%tmp_1_79 = fmul double %tmp_80, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1892 'dmul' 'tmp_1_79' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1893 [4/6] (7.78ns)   --->   "%tmp_1_80 = fmul double %tmp_81, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1893 'dmul' 'tmp_1_80' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1894 [5/6] (7.78ns)   --->   "%tmp_1_81 = fmul double %tmp_82, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1894 'dmul' 'tmp_1_81' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1895 [5/6] (7.78ns)   --->   "%tmp_1_82 = fmul double %tmp_83, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1895 'dmul' 'tmp_1_82' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1896 [6/6] (10.0ns)   --->   "%tmp_1_83 = fmul double %tmp_84, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1896 'dmul' 'tmp_1_83' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1897 [6/6] (10.0ns)   --->   "%tmp_1_84 = fmul double %tmp_85, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1897 'dmul' 'tmp_1_84' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1898 [1/6] (6.28ns)   --->   "%tmp_86 = sitofp i32 %as_load_86 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1898 'sitodp' 'tmp_86' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1899 [1/6] (6.28ns)   --->   "%tmp_87 = sitofp i32 %as_load_87 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1899 'sitodp' 'tmp_87' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1900 [2/6] (6.28ns)   --->   "%tmp_88 = sitofp i32 %as_load_88 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1900 'sitodp' 'tmp_88' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1901 [2/6] (6.28ns)   --->   "%tmp_89 = sitofp i32 %as_load_89 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1901 'sitodp' 'tmp_89' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1902 [3/6] (6.28ns)   --->   "%tmp_90 = sitofp i32 %as_load_90 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1902 'sitodp' 'tmp_90' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1903 [3/6] (6.28ns)   --->   "%tmp_91 = sitofp i32 %as_load_91 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1903 'sitodp' 'tmp_91' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1904 [4/6] (6.28ns)   --->   "%tmp_92 = sitofp i32 %as_load_92 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1904 'sitodp' 'tmp_92' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1905 [4/6] (6.28ns)   --->   "%tmp_93 = sitofp i32 %as_load_93 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1905 'sitodp' 'tmp_93' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1906 [5/6] (6.28ns)   --->   "%tmp_94 = sitofp i32 %as_load_94 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1906 'sitodp' 'tmp_94' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1907 [5/6] (6.28ns)   --->   "%tmp_95 = sitofp i32 %as_load_95 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1907 'sitodp' 'tmp_95' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1908 [6/6] (6.28ns)   --->   "%tmp_96 = sitofp i32 %as_load_96 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1908 'sitodp' 'tmp_96' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1909 [6/6] (6.28ns)   --->   "%tmp_97 = sitofp i32 %as_load_97 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1909 'sitodp' 'tmp_97' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1910 [1/2] (3.25ns)   --->   "%as_load_98 = load i32* %as_addr_98, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1910 'load' 'as_load_98' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_52 : Operation 1911 [1/2] (3.25ns)   --->   "%as_load_99 = load i32* %as_addr_99, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1911 'load' 'as_load_99' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 53 <SV = 52> <Delay = 10.9>
ST_53 : Operation 1912 [1/1] (0.00ns)   --->   "%bs_addr_72 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_71" [imageprosseing/imgpro.c:24]   --->   Operation 1912 'getelementptr' 'bs_addr_72' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1913 [1/1] (0.00ns)   --->   "%bs_addr_73 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_72" [imageprosseing/imgpro.c:24]   --->   Operation 1913 'getelementptr' 'bs_addr_73' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1914 [1/2] (3.25ns)   --->   "%tmp_2_71 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_71)" [imageprosseing/imgpro.c:24]   --->   Operation 1914 'call' 'tmp_2_71' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 1915 [1/1] (3.25ns)   --->   "store i32 %tmp_2_71, i32* %bs_addr_72, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1915 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_53 : Operation 1916 [1/2] (3.25ns)   --->   "%tmp_2_72 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_72)" [imageprosseing/imgpro.c:24]   --->   Operation 1916 'call' 'tmp_2_72' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 1917 [1/1] (3.25ns)   --->   "store i32 %tmp_2_72, i32* %bs_addr_73, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1917 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_53 : Operation 1918 [2/2] (10.9ns)   --->   "%tmp_2_73 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_73)" [imageprosseing/imgpro.c:24]   --->   Operation 1918 'call' 'tmp_2_73' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 1919 [2/2] (10.9ns)   --->   "%tmp_2_74 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_74)" [imageprosseing/imgpro.c:24]   --->   Operation 1919 'call' 'tmp_2_74' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 1920 [1/6] (7.78ns)   --->   "%tmp_1_75 = fmul double %tmp_76, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1920 'dmul' 'tmp_1_75' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1921 [1/6] (7.78ns)   --->   "%tmp_1_76 = fmul double %tmp_77, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1921 'dmul' 'tmp_1_76' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1922 [2/6] (7.78ns)   --->   "%tmp_1_77 = fmul double %tmp_78, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1922 'dmul' 'tmp_1_77' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1923 [2/6] (7.78ns)   --->   "%tmp_1_78 = fmul double %tmp_79, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1923 'dmul' 'tmp_1_78' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1924 [3/6] (7.78ns)   --->   "%tmp_1_79 = fmul double %tmp_80, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1924 'dmul' 'tmp_1_79' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1925 [3/6] (7.78ns)   --->   "%tmp_1_80 = fmul double %tmp_81, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1925 'dmul' 'tmp_1_80' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1926 [4/6] (7.78ns)   --->   "%tmp_1_81 = fmul double %tmp_82, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1926 'dmul' 'tmp_1_81' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1927 [4/6] (7.78ns)   --->   "%tmp_1_82 = fmul double %tmp_83, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1927 'dmul' 'tmp_1_82' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1928 [5/6] (7.78ns)   --->   "%tmp_1_83 = fmul double %tmp_84, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1928 'dmul' 'tmp_1_83' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1929 [5/6] (7.78ns)   --->   "%tmp_1_84 = fmul double %tmp_85, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1929 'dmul' 'tmp_1_84' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1930 [6/6] (10.0ns)   --->   "%tmp_1_85 = fmul double %tmp_86, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1930 'dmul' 'tmp_1_85' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1931 [6/6] (10.0ns)   --->   "%tmp_1_86 = fmul double %tmp_87, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1931 'dmul' 'tmp_1_86' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1932 [1/6] (6.28ns)   --->   "%tmp_88 = sitofp i32 %as_load_88 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1932 'sitodp' 'tmp_88' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1933 [1/6] (6.28ns)   --->   "%tmp_89 = sitofp i32 %as_load_89 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1933 'sitodp' 'tmp_89' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1934 [2/6] (6.28ns)   --->   "%tmp_90 = sitofp i32 %as_load_90 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1934 'sitodp' 'tmp_90' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1935 [2/6] (6.28ns)   --->   "%tmp_91 = sitofp i32 %as_load_91 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1935 'sitodp' 'tmp_91' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1936 [3/6] (6.28ns)   --->   "%tmp_92 = sitofp i32 %as_load_92 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1936 'sitodp' 'tmp_92' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1937 [3/6] (6.28ns)   --->   "%tmp_93 = sitofp i32 %as_load_93 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1937 'sitodp' 'tmp_93' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1938 [4/6] (6.28ns)   --->   "%tmp_94 = sitofp i32 %as_load_94 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1938 'sitodp' 'tmp_94' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1939 [4/6] (6.28ns)   --->   "%tmp_95 = sitofp i32 %as_load_95 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1939 'sitodp' 'tmp_95' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1940 [5/6] (6.28ns)   --->   "%tmp_96 = sitofp i32 %as_load_96 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1940 'sitodp' 'tmp_96' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1941 [5/6] (6.28ns)   --->   "%tmp_97 = sitofp i32 %as_load_97 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1941 'sitodp' 'tmp_97' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1942 [6/6] (6.28ns)   --->   "%tmp_98 = sitofp i32 %as_load_98 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1942 'sitodp' 'tmp_98' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1943 [6/6] (6.28ns)   --->   "%tmp_99 = sitofp i32 %as_load_99 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1943 'sitodp' 'tmp_99' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 53> <Delay = 10.9>
ST_54 : Operation 1944 [1/1] (0.00ns)   --->   "%bs_addr_74 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_73" [imageprosseing/imgpro.c:24]   --->   Operation 1944 'getelementptr' 'bs_addr_74' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1945 [1/1] (0.00ns)   --->   "%bs_addr_75 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_74" [imageprosseing/imgpro.c:24]   --->   Operation 1945 'getelementptr' 'bs_addr_75' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1946 [1/2] (3.25ns)   --->   "%tmp_2_73 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_73)" [imageprosseing/imgpro.c:24]   --->   Operation 1946 'call' 'tmp_2_73' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 1947 [1/1] (3.25ns)   --->   "store i32 %tmp_2_73, i32* %bs_addr_74, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1947 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_54 : Operation 1948 [1/2] (3.25ns)   --->   "%tmp_2_74 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_74)" [imageprosseing/imgpro.c:24]   --->   Operation 1948 'call' 'tmp_2_74' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 1949 [1/1] (3.25ns)   --->   "store i32 %tmp_2_74, i32* %bs_addr_75, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1949 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_54 : Operation 1950 [2/2] (10.9ns)   --->   "%tmp_2_75 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_75)" [imageprosseing/imgpro.c:24]   --->   Operation 1950 'call' 'tmp_2_75' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 1951 [2/2] (10.9ns)   --->   "%tmp_2_76 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_76)" [imageprosseing/imgpro.c:24]   --->   Operation 1951 'call' 'tmp_2_76' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 1952 [1/6] (7.78ns)   --->   "%tmp_1_77 = fmul double %tmp_78, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1952 'dmul' 'tmp_1_77' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1953 [1/6] (7.78ns)   --->   "%tmp_1_78 = fmul double %tmp_79, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1953 'dmul' 'tmp_1_78' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1954 [2/6] (7.78ns)   --->   "%tmp_1_79 = fmul double %tmp_80, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1954 'dmul' 'tmp_1_79' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1955 [2/6] (7.78ns)   --->   "%tmp_1_80 = fmul double %tmp_81, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1955 'dmul' 'tmp_1_80' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1956 [3/6] (7.78ns)   --->   "%tmp_1_81 = fmul double %tmp_82, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1956 'dmul' 'tmp_1_81' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1957 [3/6] (7.78ns)   --->   "%tmp_1_82 = fmul double %tmp_83, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1957 'dmul' 'tmp_1_82' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1958 [4/6] (7.78ns)   --->   "%tmp_1_83 = fmul double %tmp_84, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1958 'dmul' 'tmp_1_83' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1959 [4/6] (7.78ns)   --->   "%tmp_1_84 = fmul double %tmp_85, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1959 'dmul' 'tmp_1_84' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1960 [5/6] (7.78ns)   --->   "%tmp_1_85 = fmul double %tmp_86, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1960 'dmul' 'tmp_1_85' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1961 [5/6] (7.78ns)   --->   "%tmp_1_86 = fmul double %tmp_87, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1961 'dmul' 'tmp_1_86' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1962 [6/6] (10.0ns)   --->   "%tmp_1_87 = fmul double %tmp_88, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1962 'dmul' 'tmp_1_87' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1963 [6/6] (10.0ns)   --->   "%tmp_1_88 = fmul double %tmp_89, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1963 'dmul' 'tmp_1_88' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1964 [1/6] (6.28ns)   --->   "%tmp_90 = sitofp i32 %as_load_90 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1964 'sitodp' 'tmp_90' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1965 [1/6] (6.28ns)   --->   "%tmp_91 = sitofp i32 %as_load_91 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1965 'sitodp' 'tmp_91' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1966 [2/6] (6.28ns)   --->   "%tmp_92 = sitofp i32 %as_load_92 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1966 'sitodp' 'tmp_92' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1967 [2/6] (6.28ns)   --->   "%tmp_93 = sitofp i32 %as_load_93 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1967 'sitodp' 'tmp_93' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1968 [3/6] (6.28ns)   --->   "%tmp_94 = sitofp i32 %as_load_94 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1968 'sitodp' 'tmp_94' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1969 [3/6] (6.28ns)   --->   "%tmp_95 = sitofp i32 %as_load_95 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1969 'sitodp' 'tmp_95' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1970 [4/6] (6.28ns)   --->   "%tmp_96 = sitofp i32 %as_load_96 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1970 'sitodp' 'tmp_96' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1971 [4/6] (6.28ns)   --->   "%tmp_97 = sitofp i32 %as_load_97 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1971 'sitodp' 'tmp_97' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1972 [5/6] (6.28ns)   --->   "%tmp_98 = sitofp i32 %as_load_98 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1972 'sitodp' 'tmp_98' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1973 [5/6] (6.28ns)   --->   "%tmp_99 = sitofp i32 %as_load_99 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1973 'sitodp' 'tmp_99' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 54> <Delay = 10.9>
ST_55 : Operation 1974 [1/1] (0.00ns)   --->   "%bs_addr_76 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_75" [imageprosseing/imgpro.c:24]   --->   Operation 1974 'getelementptr' 'bs_addr_76' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1975 [1/1] (0.00ns)   --->   "%bs_addr_77 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_76" [imageprosseing/imgpro.c:24]   --->   Operation 1975 'getelementptr' 'bs_addr_77' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1976 [1/2] (3.25ns)   --->   "%tmp_2_75 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_75)" [imageprosseing/imgpro.c:24]   --->   Operation 1976 'call' 'tmp_2_75' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 1977 [1/1] (3.25ns)   --->   "store i32 %tmp_2_75, i32* %bs_addr_76, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1977 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_55 : Operation 1978 [1/2] (3.25ns)   --->   "%tmp_2_76 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_76)" [imageprosseing/imgpro.c:24]   --->   Operation 1978 'call' 'tmp_2_76' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 1979 [1/1] (3.25ns)   --->   "store i32 %tmp_2_76, i32* %bs_addr_77, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 1979 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_55 : Operation 1980 [2/2] (10.9ns)   --->   "%tmp_2_77 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_77)" [imageprosseing/imgpro.c:24]   --->   Operation 1980 'call' 'tmp_2_77' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 1981 [2/2] (10.9ns)   --->   "%tmp_2_78 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_78)" [imageprosseing/imgpro.c:24]   --->   Operation 1981 'call' 'tmp_2_78' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 1982 [1/6] (7.78ns)   --->   "%tmp_1_79 = fmul double %tmp_80, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1982 'dmul' 'tmp_1_79' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1983 [1/6] (7.78ns)   --->   "%tmp_1_80 = fmul double %tmp_81, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1983 'dmul' 'tmp_1_80' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1984 [2/6] (7.78ns)   --->   "%tmp_1_81 = fmul double %tmp_82, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1984 'dmul' 'tmp_1_81' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1985 [2/6] (7.78ns)   --->   "%tmp_1_82 = fmul double %tmp_83, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1985 'dmul' 'tmp_1_82' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1986 [3/6] (7.78ns)   --->   "%tmp_1_83 = fmul double %tmp_84, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1986 'dmul' 'tmp_1_83' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1987 [3/6] (7.78ns)   --->   "%tmp_1_84 = fmul double %tmp_85, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1987 'dmul' 'tmp_1_84' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1988 [4/6] (7.78ns)   --->   "%tmp_1_85 = fmul double %tmp_86, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1988 'dmul' 'tmp_1_85' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1989 [4/6] (7.78ns)   --->   "%tmp_1_86 = fmul double %tmp_87, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1989 'dmul' 'tmp_1_86' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1990 [5/6] (7.78ns)   --->   "%tmp_1_87 = fmul double %tmp_88, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1990 'dmul' 'tmp_1_87' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1991 [5/6] (7.78ns)   --->   "%tmp_1_88 = fmul double %tmp_89, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1991 'dmul' 'tmp_1_88' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1992 [6/6] (10.0ns)   --->   "%tmp_1_89 = fmul double %tmp_90, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1992 'dmul' 'tmp_1_89' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1993 [6/6] (10.0ns)   --->   "%tmp_1_90 = fmul double %tmp_91, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 1993 'dmul' 'tmp_1_90' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1994 [1/6] (6.28ns)   --->   "%tmp_92 = sitofp i32 %as_load_92 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1994 'sitodp' 'tmp_92' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1995 [1/6] (6.28ns)   --->   "%tmp_93 = sitofp i32 %as_load_93 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1995 'sitodp' 'tmp_93' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1996 [2/6] (6.28ns)   --->   "%tmp_94 = sitofp i32 %as_load_94 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1996 'sitodp' 'tmp_94' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1997 [2/6] (6.28ns)   --->   "%tmp_95 = sitofp i32 %as_load_95 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1997 'sitodp' 'tmp_95' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1998 [3/6] (6.28ns)   --->   "%tmp_96 = sitofp i32 %as_load_96 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1998 'sitodp' 'tmp_96' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1999 [3/6] (6.28ns)   --->   "%tmp_97 = sitofp i32 %as_load_97 to double" [imageprosseing/imgpro.c:24]   --->   Operation 1999 'sitodp' 'tmp_97' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 2000 [4/6] (6.28ns)   --->   "%tmp_98 = sitofp i32 %as_load_98 to double" [imageprosseing/imgpro.c:24]   --->   Operation 2000 'sitodp' 'tmp_98' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 2001 [4/6] (6.28ns)   --->   "%tmp_99 = sitofp i32 %as_load_99 to double" [imageprosseing/imgpro.c:24]   --->   Operation 2001 'sitodp' 'tmp_99' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 55> <Delay = 10.9>
ST_56 : Operation 2002 [1/1] (0.00ns)   --->   "%bs_addr_78 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_77" [imageprosseing/imgpro.c:24]   --->   Operation 2002 'getelementptr' 'bs_addr_78' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2003 [1/1] (0.00ns)   --->   "%bs_addr_79 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_78" [imageprosseing/imgpro.c:24]   --->   Operation 2003 'getelementptr' 'bs_addr_79' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2004 [1/2] (3.25ns)   --->   "%tmp_2_77 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_77)" [imageprosseing/imgpro.c:24]   --->   Operation 2004 'call' 'tmp_2_77' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 2005 [1/1] (3.25ns)   --->   "store i32 %tmp_2_77, i32* %bs_addr_78, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2005 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_56 : Operation 2006 [1/2] (3.25ns)   --->   "%tmp_2_78 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_78)" [imageprosseing/imgpro.c:24]   --->   Operation 2006 'call' 'tmp_2_78' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 2007 [1/1] (3.25ns)   --->   "store i32 %tmp_2_78, i32* %bs_addr_79, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2007 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_56 : Operation 2008 [2/2] (10.9ns)   --->   "%tmp_2_79 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_79)" [imageprosseing/imgpro.c:24]   --->   Operation 2008 'call' 'tmp_2_79' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 2009 [2/2] (10.9ns)   --->   "%tmp_2_80 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_80)" [imageprosseing/imgpro.c:24]   --->   Operation 2009 'call' 'tmp_2_80' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 2010 [1/6] (7.78ns)   --->   "%tmp_1_81 = fmul double %tmp_82, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2010 'dmul' 'tmp_1_81' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2011 [1/6] (7.78ns)   --->   "%tmp_1_82 = fmul double %tmp_83, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2011 'dmul' 'tmp_1_82' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2012 [2/6] (7.78ns)   --->   "%tmp_1_83 = fmul double %tmp_84, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2012 'dmul' 'tmp_1_83' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2013 [2/6] (7.78ns)   --->   "%tmp_1_84 = fmul double %tmp_85, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2013 'dmul' 'tmp_1_84' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2014 [3/6] (7.78ns)   --->   "%tmp_1_85 = fmul double %tmp_86, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2014 'dmul' 'tmp_1_85' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2015 [3/6] (7.78ns)   --->   "%tmp_1_86 = fmul double %tmp_87, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2015 'dmul' 'tmp_1_86' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2016 [4/6] (7.78ns)   --->   "%tmp_1_87 = fmul double %tmp_88, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2016 'dmul' 'tmp_1_87' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2017 [4/6] (7.78ns)   --->   "%tmp_1_88 = fmul double %tmp_89, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2017 'dmul' 'tmp_1_88' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2018 [5/6] (7.78ns)   --->   "%tmp_1_89 = fmul double %tmp_90, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2018 'dmul' 'tmp_1_89' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2019 [5/6] (7.78ns)   --->   "%tmp_1_90 = fmul double %tmp_91, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2019 'dmul' 'tmp_1_90' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2020 [6/6] (10.0ns)   --->   "%tmp_1_91 = fmul double %tmp_92, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2020 'dmul' 'tmp_1_91' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2021 [6/6] (10.0ns)   --->   "%tmp_1_92 = fmul double %tmp_93, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2021 'dmul' 'tmp_1_92' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2022 [1/6] (6.28ns)   --->   "%tmp_94 = sitofp i32 %as_load_94 to double" [imageprosseing/imgpro.c:24]   --->   Operation 2022 'sitodp' 'tmp_94' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 2023 [1/6] (6.28ns)   --->   "%tmp_95 = sitofp i32 %as_load_95 to double" [imageprosseing/imgpro.c:24]   --->   Operation 2023 'sitodp' 'tmp_95' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 2024 [2/6] (6.28ns)   --->   "%tmp_96 = sitofp i32 %as_load_96 to double" [imageprosseing/imgpro.c:24]   --->   Operation 2024 'sitodp' 'tmp_96' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 2025 [2/6] (6.28ns)   --->   "%tmp_97 = sitofp i32 %as_load_97 to double" [imageprosseing/imgpro.c:24]   --->   Operation 2025 'sitodp' 'tmp_97' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 2026 [3/6] (6.28ns)   --->   "%tmp_98 = sitofp i32 %as_load_98 to double" [imageprosseing/imgpro.c:24]   --->   Operation 2026 'sitodp' 'tmp_98' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 2027 [3/6] (6.28ns)   --->   "%tmp_99 = sitofp i32 %as_load_99 to double" [imageprosseing/imgpro.c:24]   --->   Operation 2027 'sitodp' 'tmp_99' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 56> <Delay = 10.9>
ST_57 : Operation 2028 [1/1] (0.00ns)   --->   "%bs_addr_80 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_79" [imageprosseing/imgpro.c:24]   --->   Operation 2028 'getelementptr' 'bs_addr_80' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2029 [1/1] (0.00ns)   --->   "%bs_addr_81 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_80" [imageprosseing/imgpro.c:24]   --->   Operation 2029 'getelementptr' 'bs_addr_81' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2030 [1/2] (3.25ns)   --->   "%tmp_2_79 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_79)" [imageprosseing/imgpro.c:24]   --->   Operation 2030 'call' 'tmp_2_79' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 2031 [1/1] (3.25ns)   --->   "store i32 %tmp_2_79, i32* %bs_addr_80, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2031 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_57 : Operation 2032 [1/2] (3.25ns)   --->   "%tmp_2_80 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_80)" [imageprosseing/imgpro.c:24]   --->   Operation 2032 'call' 'tmp_2_80' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 2033 [1/1] (3.25ns)   --->   "store i32 %tmp_2_80, i32* %bs_addr_81, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2033 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_57 : Operation 2034 [2/2] (10.9ns)   --->   "%tmp_2_81 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_81)" [imageprosseing/imgpro.c:24]   --->   Operation 2034 'call' 'tmp_2_81' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 2035 [2/2] (10.9ns)   --->   "%tmp_2_82 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_82)" [imageprosseing/imgpro.c:24]   --->   Operation 2035 'call' 'tmp_2_82' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 2036 [1/6] (7.78ns)   --->   "%tmp_1_83 = fmul double %tmp_84, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2036 'dmul' 'tmp_1_83' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2037 [1/6] (7.78ns)   --->   "%tmp_1_84 = fmul double %tmp_85, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2037 'dmul' 'tmp_1_84' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2038 [2/6] (7.78ns)   --->   "%tmp_1_85 = fmul double %tmp_86, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2038 'dmul' 'tmp_1_85' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2039 [2/6] (7.78ns)   --->   "%tmp_1_86 = fmul double %tmp_87, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2039 'dmul' 'tmp_1_86' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2040 [3/6] (7.78ns)   --->   "%tmp_1_87 = fmul double %tmp_88, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2040 'dmul' 'tmp_1_87' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2041 [3/6] (7.78ns)   --->   "%tmp_1_88 = fmul double %tmp_89, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2041 'dmul' 'tmp_1_88' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2042 [4/6] (7.78ns)   --->   "%tmp_1_89 = fmul double %tmp_90, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2042 'dmul' 'tmp_1_89' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2043 [4/6] (7.78ns)   --->   "%tmp_1_90 = fmul double %tmp_91, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2043 'dmul' 'tmp_1_90' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2044 [5/6] (7.78ns)   --->   "%tmp_1_91 = fmul double %tmp_92, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2044 'dmul' 'tmp_1_91' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2045 [5/6] (7.78ns)   --->   "%tmp_1_92 = fmul double %tmp_93, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2045 'dmul' 'tmp_1_92' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2046 [6/6] (10.0ns)   --->   "%tmp_1_93 = fmul double %tmp_94, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2046 'dmul' 'tmp_1_93' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2047 [6/6] (10.0ns)   --->   "%tmp_1_94 = fmul double %tmp_95, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2047 'dmul' 'tmp_1_94' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2048 [1/6] (6.28ns)   --->   "%tmp_96 = sitofp i32 %as_load_96 to double" [imageprosseing/imgpro.c:24]   --->   Operation 2048 'sitodp' 'tmp_96' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 2049 [1/6] (6.28ns)   --->   "%tmp_97 = sitofp i32 %as_load_97 to double" [imageprosseing/imgpro.c:24]   --->   Operation 2049 'sitodp' 'tmp_97' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 2050 [2/6] (6.28ns)   --->   "%tmp_98 = sitofp i32 %as_load_98 to double" [imageprosseing/imgpro.c:24]   --->   Operation 2050 'sitodp' 'tmp_98' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 2051 [2/6] (6.28ns)   --->   "%tmp_99 = sitofp i32 %as_load_99 to double" [imageprosseing/imgpro.c:24]   --->   Operation 2051 'sitodp' 'tmp_99' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 57> <Delay = 10.9>
ST_58 : Operation 2052 [1/1] (0.00ns)   --->   "%bs_addr_82 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_81" [imageprosseing/imgpro.c:24]   --->   Operation 2052 'getelementptr' 'bs_addr_82' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2053 [1/1] (0.00ns)   --->   "%bs_addr_83 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_82" [imageprosseing/imgpro.c:24]   --->   Operation 2053 'getelementptr' 'bs_addr_83' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2054 [1/2] (3.25ns)   --->   "%tmp_2_81 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_81)" [imageprosseing/imgpro.c:24]   --->   Operation 2054 'call' 'tmp_2_81' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 2055 [1/1] (3.25ns)   --->   "store i32 %tmp_2_81, i32* %bs_addr_82, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2055 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_58 : Operation 2056 [1/2] (3.25ns)   --->   "%tmp_2_82 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_82)" [imageprosseing/imgpro.c:24]   --->   Operation 2056 'call' 'tmp_2_82' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 2057 [1/1] (3.25ns)   --->   "store i32 %tmp_2_82, i32* %bs_addr_83, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2057 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_58 : Operation 2058 [2/2] (10.9ns)   --->   "%tmp_2_83 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_83)" [imageprosseing/imgpro.c:24]   --->   Operation 2058 'call' 'tmp_2_83' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 2059 [2/2] (10.9ns)   --->   "%tmp_2_84 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_84)" [imageprosseing/imgpro.c:24]   --->   Operation 2059 'call' 'tmp_2_84' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 2060 [1/6] (7.78ns)   --->   "%tmp_1_85 = fmul double %tmp_86, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2060 'dmul' 'tmp_1_85' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2061 [1/6] (7.78ns)   --->   "%tmp_1_86 = fmul double %tmp_87, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2061 'dmul' 'tmp_1_86' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2062 [2/6] (7.78ns)   --->   "%tmp_1_87 = fmul double %tmp_88, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2062 'dmul' 'tmp_1_87' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2063 [2/6] (7.78ns)   --->   "%tmp_1_88 = fmul double %tmp_89, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2063 'dmul' 'tmp_1_88' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2064 [3/6] (7.78ns)   --->   "%tmp_1_89 = fmul double %tmp_90, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2064 'dmul' 'tmp_1_89' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2065 [3/6] (7.78ns)   --->   "%tmp_1_90 = fmul double %tmp_91, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2065 'dmul' 'tmp_1_90' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2066 [4/6] (7.78ns)   --->   "%tmp_1_91 = fmul double %tmp_92, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2066 'dmul' 'tmp_1_91' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2067 [4/6] (7.78ns)   --->   "%tmp_1_92 = fmul double %tmp_93, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2067 'dmul' 'tmp_1_92' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2068 [5/6] (7.78ns)   --->   "%tmp_1_93 = fmul double %tmp_94, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2068 'dmul' 'tmp_1_93' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2069 [5/6] (7.78ns)   --->   "%tmp_1_94 = fmul double %tmp_95, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2069 'dmul' 'tmp_1_94' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2070 [6/6] (10.0ns)   --->   "%tmp_1_95 = fmul double %tmp_96, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2070 'dmul' 'tmp_1_95' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2071 [6/6] (10.0ns)   --->   "%tmp_1_96 = fmul double %tmp_97, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2071 'dmul' 'tmp_1_96' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2072 [1/6] (6.28ns)   --->   "%tmp_98 = sitofp i32 %as_load_98 to double" [imageprosseing/imgpro.c:24]   --->   Operation 2072 'sitodp' 'tmp_98' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 2073 [1/6] (6.28ns)   --->   "%tmp_99 = sitofp i32 %as_load_99 to double" [imageprosseing/imgpro.c:24]   --->   Operation 2073 'sitodp' 'tmp_99' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 58> <Delay = 10.9>
ST_59 : Operation 2074 [1/1] (0.00ns)   --->   "%bs_addr_84 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_83" [imageprosseing/imgpro.c:24]   --->   Operation 2074 'getelementptr' 'bs_addr_84' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2075 [1/1] (0.00ns)   --->   "%bs_addr_85 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_84" [imageprosseing/imgpro.c:24]   --->   Operation 2075 'getelementptr' 'bs_addr_85' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2076 [1/2] (3.25ns)   --->   "%tmp_2_83 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_83)" [imageprosseing/imgpro.c:24]   --->   Operation 2076 'call' 'tmp_2_83' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 2077 [1/1] (3.25ns)   --->   "store i32 %tmp_2_83, i32* %bs_addr_84, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2077 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_59 : Operation 2078 [1/2] (3.25ns)   --->   "%tmp_2_84 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_84)" [imageprosseing/imgpro.c:24]   --->   Operation 2078 'call' 'tmp_2_84' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 2079 [1/1] (3.25ns)   --->   "store i32 %tmp_2_84, i32* %bs_addr_85, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2079 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_59 : Operation 2080 [2/2] (10.9ns)   --->   "%tmp_2_85 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_85)" [imageprosseing/imgpro.c:24]   --->   Operation 2080 'call' 'tmp_2_85' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 2081 [2/2] (10.9ns)   --->   "%tmp_2_86 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_86)" [imageprosseing/imgpro.c:24]   --->   Operation 2081 'call' 'tmp_2_86' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 2082 [1/6] (7.78ns)   --->   "%tmp_1_87 = fmul double %tmp_88, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2082 'dmul' 'tmp_1_87' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2083 [1/6] (7.78ns)   --->   "%tmp_1_88 = fmul double %tmp_89, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2083 'dmul' 'tmp_1_88' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2084 [2/6] (7.78ns)   --->   "%tmp_1_89 = fmul double %tmp_90, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2084 'dmul' 'tmp_1_89' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2085 [2/6] (7.78ns)   --->   "%tmp_1_90 = fmul double %tmp_91, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2085 'dmul' 'tmp_1_90' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2086 [3/6] (7.78ns)   --->   "%tmp_1_91 = fmul double %tmp_92, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2086 'dmul' 'tmp_1_91' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2087 [3/6] (7.78ns)   --->   "%tmp_1_92 = fmul double %tmp_93, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2087 'dmul' 'tmp_1_92' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2088 [4/6] (7.78ns)   --->   "%tmp_1_93 = fmul double %tmp_94, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2088 'dmul' 'tmp_1_93' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2089 [4/6] (7.78ns)   --->   "%tmp_1_94 = fmul double %tmp_95, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2089 'dmul' 'tmp_1_94' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2090 [5/6] (7.78ns)   --->   "%tmp_1_95 = fmul double %tmp_96, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2090 'dmul' 'tmp_1_95' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2091 [5/6] (7.78ns)   --->   "%tmp_1_96 = fmul double %tmp_97, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2091 'dmul' 'tmp_1_96' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2092 [6/6] (10.0ns)   --->   "%tmp_1_97 = fmul double %tmp_98, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2092 'dmul' 'tmp_1_97' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2093 [6/6] (10.0ns)   --->   "%tmp_1_98 = fmul double %tmp_99, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2093 'dmul' 'tmp_1_98' <Predicate = true> <Delay = 10.0> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 10.9>
ST_60 : Operation 2094 [1/1] (0.00ns)   --->   "%bs_addr_86 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_85" [imageprosseing/imgpro.c:24]   --->   Operation 2094 'getelementptr' 'bs_addr_86' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2095 [1/1] (0.00ns)   --->   "%bs_addr_87 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_86" [imageprosseing/imgpro.c:24]   --->   Operation 2095 'getelementptr' 'bs_addr_87' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2096 [1/2] (3.25ns)   --->   "%tmp_2_85 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_85)" [imageprosseing/imgpro.c:24]   --->   Operation 2096 'call' 'tmp_2_85' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 2097 [1/1] (3.25ns)   --->   "store i32 %tmp_2_85, i32* %bs_addr_86, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2097 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_60 : Operation 2098 [1/2] (3.25ns)   --->   "%tmp_2_86 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_86)" [imageprosseing/imgpro.c:24]   --->   Operation 2098 'call' 'tmp_2_86' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 2099 [1/1] (3.25ns)   --->   "store i32 %tmp_2_86, i32* %bs_addr_87, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2099 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_60 : Operation 2100 [2/2] (10.9ns)   --->   "%tmp_2_87 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_87)" [imageprosseing/imgpro.c:24]   --->   Operation 2100 'call' 'tmp_2_87' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 2101 [2/2] (10.9ns)   --->   "%tmp_2_88 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_88)" [imageprosseing/imgpro.c:24]   --->   Operation 2101 'call' 'tmp_2_88' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 2102 [1/6] (7.78ns)   --->   "%tmp_1_89 = fmul double %tmp_90, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2102 'dmul' 'tmp_1_89' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2103 [1/6] (7.78ns)   --->   "%tmp_1_90 = fmul double %tmp_91, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2103 'dmul' 'tmp_1_90' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2104 [2/6] (7.78ns)   --->   "%tmp_1_91 = fmul double %tmp_92, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2104 'dmul' 'tmp_1_91' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2105 [2/6] (7.78ns)   --->   "%tmp_1_92 = fmul double %tmp_93, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2105 'dmul' 'tmp_1_92' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2106 [3/6] (7.78ns)   --->   "%tmp_1_93 = fmul double %tmp_94, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2106 'dmul' 'tmp_1_93' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2107 [3/6] (7.78ns)   --->   "%tmp_1_94 = fmul double %tmp_95, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2107 'dmul' 'tmp_1_94' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2108 [4/6] (7.78ns)   --->   "%tmp_1_95 = fmul double %tmp_96, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2108 'dmul' 'tmp_1_95' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2109 [4/6] (7.78ns)   --->   "%tmp_1_96 = fmul double %tmp_97, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2109 'dmul' 'tmp_1_96' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2110 [5/6] (7.78ns)   --->   "%tmp_1_97 = fmul double %tmp_98, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2110 'dmul' 'tmp_1_97' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2111 [5/6] (7.78ns)   --->   "%tmp_1_98 = fmul double %tmp_99, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2111 'dmul' 'tmp_1_98' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 10.9>
ST_61 : Operation 2112 [1/1] (0.00ns)   --->   "%bs_addr_88 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_87" [imageprosseing/imgpro.c:24]   --->   Operation 2112 'getelementptr' 'bs_addr_88' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2113 [1/1] (0.00ns)   --->   "%bs_addr_89 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_88" [imageprosseing/imgpro.c:24]   --->   Operation 2113 'getelementptr' 'bs_addr_89' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2114 [1/2] (3.25ns)   --->   "%tmp_2_87 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_87)" [imageprosseing/imgpro.c:24]   --->   Operation 2114 'call' 'tmp_2_87' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 2115 [1/1] (3.25ns)   --->   "store i32 %tmp_2_87, i32* %bs_addr_88, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2115 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_61 : Operation 2116 [1/2] (3.25ns)   --->   "%tmp_2_88 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_88)" [imageprosseing/imgpro.c:24]   --->   Operation 2116 'call' 'tmp_2_88' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 2117 [1/1] (3.25ns)   --->   "store i32 %tmp_2_88, i32* %bs_addr_89, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2117 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_61 : Operation 2118 [2/2] (10.9ns)   --->   "%tmp_2_89 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_89)" [imageprosseing/imgpro.c:24]   --->   Operation 2118 'call' 'tmp_2_89' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 2119 [2/2] (10.9ns)   --->   "%tmp_2_90 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_90)" [imageprosseing/imgpro.c:24]   --->   Operation 2119 'call' 'tmp_2_90' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 2120 [1/6] (7.78ns)   --->   "%tmp_1_91 = fmul double %tmp_92, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2120 'dmul' 'tmp_1_91' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2121 [1/6] (7.78ns)   --->   "%tmp_1_92 = fmul double %tmp_93, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2121 'dmul' 'tmp_1_92' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2122 [2/6] (7.78ns)   --->   "%tmp_1_93 = fmul double %tmp_94, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2122 'dmul' 'tmp_1_93' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2123 [2/6] (7.78ns)   --->   "%tmp_1_94 = fmul double %tmp_95, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2123 'dmul' 'tmp_1_94' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2124 [3/6] (7.78ns)   --->   "%tmp_1_95 = fmul double %tmp_96, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2124 'dmul' 'tmp_1_95' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2125 [3/6] (7.78ns)   --->   "%tmp_1_96 = fmul double %tmp_97, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2125 'dmul' 'tmp_1_96' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2126 [4/6] (7.78ns)   --->   "%tmp_1_97 = fmul double %tmp_98, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2126 'dmul' 'tmp_1_97' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2127 [4/6] (7.78ns)   --->   "%tmp_1_98 = fmul double %tmp_99, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2127 'dmul' 'tmp_1_98' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 10.9>
ST_62 : Operation 2128 [1/1] (0.00ns)   --->   "%bs_addr_90 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_89" [imageprosseing/imgpro.c:24]   --->   Operation 2128 'getelementptr' 'bs_addr_90' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2129 [1/1] (0.00ns)   --->   "%bs_addr_91 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_90" [imageprosseing/imgpro.c:24]   --->   Operation 2129 'getelementptr' 'bs_addr_91' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2130 [1/2] (3.25ns)   --->   "%tmp_2_89 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_89)" [imageprosseing/imgpro.c:24]   --->   Operation 2130 'call' 'tmp_2_89' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 2131 [1/1] (3.25ns)   --->   "store i32 %tmp_2_89, i32* %bs_addr_90, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2131 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_62 : Operation 2132 [1/2] (3.25ns)   --->   "%tmp_2_90 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_90)" [imageprosseing/imgpro.c:24]   --->   Operation 2132 'call' 'tmp_2_90' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 2133 [1/1] (3.25ns)   --->   "store i32 %tmp_2_90, i32* %bs_addr_91, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2133 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_62 : Operation 2134 [2/2] (10.9ns)   --->   "%tmp_2_91 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_91)" [imageprosseing/imgpro.c:24]   --->   Operation 2134 'call' 'tmp_2_91' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 2135 [2/2] (10.9ns)   --->   "%tmp_2_92 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_92)" [imageprosseing/imgpro.c:24]   --->   Operation 2135 'call' 'tmp_2_92' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 2136 [1/6] (7.78ns)   --->   "%tmp_1_93 = fmul double %tmp_94, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2136 'dmul' 'tmp_1_93' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2137 [1/6] (7.78ns)   --->   "%tmp_1_94 = fmul double %tmp_95, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2137 'dmul' 'tmp_1_94' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2138 [2/6] (7.78ns)   --->   "%tmp_1_95 = fmul double %tmp_96, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2138 'dmul' 'tmp_1_95' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2139 [2/6] (7.78ns)   --->   "%tmp_1_96 = fmul double %tmp_97, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2139 'dmul' 'tmp_1_96' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2140 [3/6] (7.78ns)   --->   "%tmp_1_97 = fmul double %tmp_98, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2140 'dmul' 'tmp_1_97' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2141 [3/6] (7.78ns)   --->   "%tmp_1_98 = fmul double %tmp_99, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2141 'dmul' 'tmp_1_98' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 10.9>
ST_63 : Operation 2142 [1/1] (0.00ns)   --->   "%bs_addr_92 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_91" [imageprosseing/imgpro.c:24]   --->   Operation 2142 'getelementptr' 'bs_addr_92' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2143 [1/1] (0.00ns)   --->   "%bs_addr_93 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_92" [imageprosseing/imgpro.c:24]   --->   Operation 2143 'getelementptr' 'bs_addr_93' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2144 [1/2] (3.25ns)   --->   "%tmp_2_91 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_91)" [imageprosseing/imgpro.c:24]   --->   Operation 2144 'call' 'tmp_2_91' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 2145 [1/1] (3.25ns)   --->   "store i32 %tmp_2_91, i32* %bs_addr_92, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2145 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_63 : Operation 2146 [1/2] (3.25ns)   --->   "%tmp_2_92 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_92)" [imageprosseing/imgpro.c:24]   --->   Operation 2146 'call' 'tmp_2_92' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 2147 [1/1] (3.25ns)   --->   "store i32 %tmp_2_92, i32* %bs_addr_93, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2147 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_63 : Operation 2148 [2/2] (10.9ns)   --->   "%tmp_2_93 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_93)" [imageprosseing/imgpro.c:24]   --->   Operation 2148 'call' 'tmp_2_93' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 2149 [2/2] (10.9ns)   --->   "%tmp_2_94 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_94)" [imageprosseing/imgpro.c:24]   --->   Operation 2149 'call' 'tmp_2_94' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 2150 [1/6] (7.78ns)   --->   "%tmp_1_95 = fmul double %tmp_96, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2150 'dmul' 'tmp_1_95' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2151 [1/6] (7.78ns)   --->   "%tmp_1_96 = fmul double %tmp_97, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2151 'dmul' 'tmp_1_96' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2152 [2/6] (7.78ns)   --->   "%tmp_1_97 = fmul double %tmp_98, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2152 'dmul' 'tmp_1_97' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2153 [2/6] (7.78ns)   --->   "%tmp_1_98 = fmul double %tmp_99, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2153 'dmul' 'tmp_1_98' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 10.9>
ST_64 : Operation 2154 [1/1] (0.00ns)   --->   "%bs_addr_94 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_93" [imageprosseing/imgpro.c:24]   --->   Operation 2154 'getelementptr' 'bs_addr_94' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2155 [1/1] (0.00ns)   --->   "%bs_addr_95 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_94" [imageprosseing/imgpro.c:24]   --->   Operation 2155 'getelementptr' 'bs_addr_95' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2156 [1/2] (3.25ns)   --->   "%tmp_2_93 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_93)" [imageprosseing/imgpro.c:24]   --->   Operation 2156 'call' 'tmp_2_93' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 2157 [1/1] (3.25ns)   --->   "store i32 %tmp_2_93, i32* %bs_addr_94, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2157 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_64 : Operation 2158 [1/2] (3.25ns)   --->   "%tmp_2_94 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_94)" [imageprosseing/imgpro.c:24]   --->   Operation 2158 'call' 'tmp_2_94' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 2159 [1/1] (3.25ns)   --->   "store i32 %tmp_2_94, i32* %bs_addr_95, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2159 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_64 : Operation 2160 [2/2] (10.9ns)   --->   "%tmp_2_95 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_95)" [imageprosseing/imgpro.c:24]   --->   Operation 2160 'call' 'tmp_2_95' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 2161 [2/2] (10.9ns)   --->   "%tmp_2_96 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_96)" [imageprosseing/imgpro.c:24]   --->   Operation 2161 'call' 'tmp_2_96' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 2162 [1/6] (7.78ns)   --->   "%tmp_1_97 = fmul double %tmp_98, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2162 'dmul' 'tmp_1_97' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2163 [1/6] (7.78ns)   --->   "%tmp_1_98 = fmul double %tmp_99, 5.000000e-01" [imageprosseing/imgpro.c:24]   --->   Operation 2163 'dmul' 'tmp_1_98' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 10.9>
ST_65 : Operation 2164 [1/1] (0.00ns)   --->   "%bs_addr_96 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_95" [imageprosseing/imgpro.c:24]   --->   Operation 2164 'getelementptr' 'bs_addr_96' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2165 [1/1] (0.00ns)   --->   "%bs_addr_97 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_96" [imageprosseing/imgpro.c:24]   --->   Operation 2165 'getelementptr' 'bs_addr_97' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2166 [1/2] (3.25ns)   --->   "%tmp_2_95 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_95)" [imageprosseing/imgpro.c:24]   --->   Operation 2166 'call' 'tmp_2_95' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 2167 [1/1] (3.25ns)   --->   "store i32 %tmp_2_95, i32* %bs_addr_96, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2167 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_65 : Operation 2168 [1/2] (3.25ns)   --->   "%tmp_2_96 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_96)" [imageprosseing/imgpro.c:24]   --->   Operation 2168 'call' 'tmp_2_96' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 2169 [1/1] (3.25ns)   --->   "store i32 %tmp_2_96, i32* %bs_addr_97, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2169 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_65 : Operation 2170 [2/2] (10.9ns)   --->   "%tmp_2_97 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_97)" [imageprosseing/imgpro.c:24]   --->   Operation 2170 'call' 'tmp_2_97' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 2171 [2/2] (10.9ns)   --->   "%tmp_2_98 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_98)" [imageprosseing/imgpro.c:24]   --->   Operation 2171 'call' 'tmp_2_98' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 65> <Delay = 6.50>
ST_66 : Operation 2172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind" [imageprosseing/imgpro.c:21]   --->   Operation 2172 'specloopname' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2173 [1/1] (0.00ns)   --->   "%bs_addr_98 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_97" [imageprosseing/imgpro.c:24]   --->   Operation 2173 'getelementptr' 'bs_addr_98' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2174 [1/1] (0.00ns)   --->   "%bs_addr_99 = getelementptr [10000 x i32]* %bs, i64 0, i64 %zext_ln24_98" [imageprosseing/imgpro.c:24]   --->   Operation 2174 'getelementptr' 'bs_addr_99' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2175 [1/2] (3.25ns)   --->   "%tmp_2_97 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_97)" [imageprosseing/imgpro.c:24]   --->   Operation 2175 'call' 'tmp_2_97' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 2176 [1/1] (3.25ns)   --->   "store i32 %tmp_2_97, i32* %bs_addr_98, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2176 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_66 : Operation 2177 [1/2] (3.25ns)   --->   "%tmp_2_98 = call fastcc i32 @__hls_fptosi_double_(double %tmp_1_98)" [imageprosseing/imgpro.c:24]   --->   Operation 2177 'call' 'tmp_2_98' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 2178 [1/1] (3.25ns)   --->   "store i32 %tmp_2_98, i32* %bs_addr_99, align 4" [imageprosseing/imgpro.c:24]   --->   Operation 2178 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_66 : Operation 2179 [1/1] (0.00ns)   --->   "br label %1" [imageprosseing/imgpro.c:20]   --->   Operation 2179 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ as]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ bs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln20           (br               ) [ 0111111111111111111111111111111111111111111111111111111111111111111]
i_0               (phi              ) [ 0010000000000000000000000000000000000000000000000000000000000000000]
phi_mul           (phi              ) [ 0011111111111111111111111111111111111111111111111111000000000000000]
zext_ln20         (zext             ) [ 0001111111111111110000000000000000000000000000000000000000000000000]
icmp_ln20         (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
empty             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
i                 (add              ) [ 0111111111111111111111111111111111111111111111111111111111111111111]
br_ln20           (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
as_addr           (getelementptr    ) [ 0001000000000000000000000000000000000000000000000000000000000000000]
or_ln24           (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24         (zext             ) [ 0001111111111111110000000000000000000000000000000000000000000000000]
as_addr_1         (getelementptr    ) [ 0001000000000000000000000000000000000000000000000000000000000000000]
ret_ln38          (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
or_ln24_1         (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_1       (zext             ) [ 0000111111111111111000000000000000000000000000000000000000000000000]
as_addr_2         (getelementptr    ) [ 0000100000000000000000000000000000000000000000000000000000000000000]
or_ln24_2         (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_2       (zext             ) [ 0000111111111111111000000000000000000000000000000000000000000000000]
as_addr_3         (getelementptr    ) [ 0000100000000000000000000000000000000000000000000000000000000000000]
as_load           (load             ) [ 0000111111000000000000000000000000000000000000000000000000000000000]
as_load_1         (load             ) [ 0000111111000000000000000000000000000000000000000000000000000000000]
add_ln24          (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_3       (zext             ) [ 0000011111111111111100000000000000000000000000000000000000000000000]
as_addr_4         (getelementptr    ) [ 0000010000000000000000000000000000000000000000000000000000000000000]
add_ln24_1        (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_4       (zext             ) [ 0000011111111111111100000000000000000000000000000000000000000000000]
as_addr_5         (getelementptr    ) [ 0000010000000000000000000000000000000000000000000000000000000000000]
as_load_2         (load             ) [ 0000011111100000000000000000000000000000000000000000000000000000000]
as_load_3         (load             ) [ 0000011111100000000000000000000000000000000000000000000000000000000]
add_ln24_2        (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_5       (zext             ) [ 0000001111111111111110000000000000000000000000000000000000000000000]
as_addr_6         (getelementptr    ) [ 0000001000000000000000000000000000000000000000000000000000000000000]
add_ln24_3        (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_6       (zext             ) [ 0000001111111111111110000000000000000000000000000000000000000000000]
as_addr_7         (getelementptr    ) [ 0000001000000000000000000000000000000000000000000000000000000000000]
as_load_4         (load             ) [ 0000001111110000000000000000000000000000000000000000000000000000000]
as_load_5         (load             ) [ 0000001111110000000000000000000000000000000000000000000000000000000]
add_ln24_4        (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_7       (zext             ) [ 0000000111111111111111000000000000000000000000000000000000000000000]
as_addr_8         (getelementptr    ) [ 0000000100000000000000000000000000000000000000000000000000000000000]
add_ln24_5        (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_8       (zext             ) [ 0000000111111111111111000000000000000000000000000000000000000000000]
as_addr_9         (getelementptr    ) [ 0000000100000000000000000000000000000000000000000000000000000000000]
as_load_6         (load             ) [ 0000000111111000000000000000000000000000000000000000000000000000000]
as_load_7         (load             ) [ 0000000111111000000000000000000000000000000000000000000000000000000]
add_ln24_6        (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_9       (zext             ) [ 0000000011111111111111100000000000000000000000000000000000000000000]
as_addr_10        (getelementptr    ) [ 0000000010000000000000000000000000000000000000000000000000000000000]
add_ln24_7        (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_10      (zext             ) [ 0000000011111111111111100000000000000000000000000000000000000000000]
as_addr_11        (getelementptr    ) [ 0000000010000000000000000000000000000000000000000000000000000000000]
as_load_8         (load             ) [ 0000000011111100000000000000000000000000000000000000000000000000000]
as_load_9         (load             ) [ 0000000011111100000000000000000000000000000000000000000000000000000]
add_ln24_8        (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_11      (zext             ) [ 0000000001111111111111110000000000000000000000000000000000000000000]
as_addr_12        (getelementptr    ) [ 0000000001000000000000000000000000000000000000000000000000000000000]
add_ln24_9        (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_12      (zext             ) [ 0000000001111111111111110000000000000000000000000000000000000000000]
as_addr_13        (getelementptr    ) [ 0000000001000000000000000000000000000000000000000000000000000000000]
as_load_10        (load             ) [ 0000000001111110000000000000000000000000000000000000000000000000000]
as_load_11        (load             ) [ 0000000001111110000000000000000000000000000000000000000000000000000]
add_ln24_10       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_13      (zext             ) [ 0000000000111111111111111000000000000000000000000000000000000000000]
as_addr_14        (getelementptr    ) [ 0000000000100000000000000000000000000000000000000000000000000000000]
add_ln24_11       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_14      (zext             ) [ 0000000000111111111111111000000000000000000000000000000000000000000]
as_addr_15        (getelementptr    ) [ 0000000000100000000000000000000000000000000000000000000000000000000]
tmp               (sitodp           ) [ 0000000000111111000000000000000000000000000000000000000000000000000]
tmp_s             (sitodp           ) [ 0000000000111111000000000000000000000000000000000000000000000000000]
as_load_12        (load             ) [ 0000000000111111000000000000000000000000000000000000000000000000000]
as_load_13        (load             ) [ 0000000000111111000000000000000000000000000000000000000000000000000]
add_ln24_12       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_15      (zext             ) [ 0000000000011111111111111100000000000000000000000000000000000000000]
as_addr_16        (getelementptr    ) [ 0000000000010000000000000000000000000000000000000000000000000000000]
add_ln24_13       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_16      (zext             ) [ 0000000000011111111111111100000000000000000000000000000000000000000]
as_addr_17        (getelementptr    ) [ 0000000000010000000000000000000000000000000000000000000000000000000]
tmp_16            (sitodp           ) [ 0000000000011111100000000000000000000000000000000000000000000000000]
tmp_3             (sitodp           ) [ 0000000000011111100000000000000000000000000000000000000000000000000]
as_load_14        (load             ) [ 0000000000011111100000000000000000000000000000000000000000000000000]
as_load_15        (load             ) [ 0000000000011111100000000000000000000000000000000000000000000000000]
add_ln24_14       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_17      (zext             ) [ 0000000000001111111111111110000000000000000000000000000000000000000]
as_addr_18        (getelementptr    ) [ 0000000000001000000000000000000000000000000000000000000000000000000]
add_ln24_15       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_18      (zext             ) [ 0000000000001111111111111110000000000000000000000000000000000000000]
as_addr_19        (getelementptr    ) [ 0000000000001000000000000000000000000000000000000000000000000000000]
tmp_4             (sitodp           ) [ 0000000000001111110000000000000000000000000000000000000000000000000]
tmp_5             (sitodp           ) [ 0000000000001111110000000000000000000000000000000000000000000000000]
as_load_16        (load             ) [ 0000000000001111110000000000000000000000000000000000000000000000000]
as_load_17        (load             ) [ 0000000000001111110000000000000000000000000000000000000000000000000]
add_ln24_16       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_19      (zext             ) [ 0000000000000111111111111111000000000000000000000000000000000000000]
as_addr_20        (getelementptr    ) [ 0000000000000100000000000000000000000000000000000000000000000000000]
add_ln24_17       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_20      (zext             ) [ 0000000000000111111111111111000000000000000000000000000000000000000]
as_addr_21        (getelementptr    ) [ 0000000000000100000000000000000000000000000000000000000000000000000]
tmp_6             (sitodp           ) [ 0000000000000111111000000000000000000000000000000000000000000000000]
tmp_7             (sitodp           ) [ 0000000000000111111000000000000000000000000000000000000000000000000]
as_load_18        (load             ) [ 0000000000000111111000000000000000000000000000000000000000000000000]
as_load_19        (load             ) [ 0000000000000111111000000000000000000000000000000000000000000000000]
add_ln24_18       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_21      (zext             ) [ 0000000000000011111111111111100000000000000000000000000000000000000]
as_addr_22        (getelementptr    ) [ 0000000000000010000000000000000000000000000000000000000000000000000]
add_ln24_19       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_22      (zext             ) [ 0000000000000011111111111111100000000000000000000000000000000000000]
as_addr_23        (getelementptr    ) [ 0000000000000010000000000000000000000000000000000000000000000000000]
tmp_8             (sitodp           ) [ 0000000000000011111100000000000000000000000000000000000000000000000]
tmp_9             (sitodp           ) [ 0000000000000011111100000000000000000000000000000000000000000000000]
as_load_20        (load             ) [ 0000000000000011111100000000000000000000000000000000000000000000000]
as_load_21        (load             ) [ 0000000000000011111100000000000000000000000000000000000000000000000]
add_ln24_20       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_23      (zext             ) [ 0000000000000001111111111111110000000000000000000000000000000000000]
as_addr_24        (getelementptr    ) [ 0000000000000001000000000000000000000000000000000000000000000000000]
add_ln24_21       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_24      (zext             ) [ 0000000000000001111111111111110000000000000000000000000000000000000]
as_addr_25        (getelementptr    ) [ 0000000000000001000000000000000000000000000000000000000000000000000]
tmp_10            (sitodp           ) [ 0000000000000001111110000000000000000000000000000000000000000000000]
tmp_11            (sitodp           ) [ 0000000000000001111110000000000000000000000000000000000000000000000]
as_load_22        (load             ) [ 0000000000000001111110000000000000000000000000000000000000000000000]
as_load_23        (load             ) [ 0000000000000001111110000000000000000000000000000000000000000000000]
add_ln24_22       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_25      (zext             ) [ 0000000000000000111111111111111000000000000000000000000000000000000]
as_addr_26        (getelementptr    ) [ 0000000000000000100000000000000000000000000000000000000000000000000]
add_ln24_23       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_26      (zext             ) [ 0000000000000000111111111111111000000000000000000000000000000000000]
as_addr_27        (getelementptr    ) [ 0000000000000000100000000000000000000000000000000000000000000000000]
tmp_1             (dmul             ) [ 0000000000000000110000000000000000000000000000000000000000000000000]
tmp_1_1           (dmul             ) [ 0000000000000000110000000000000000000000000000000000000000000000000]
tmp_12            (sitodp           ) [ 0000000000000000111111000000000000000000000000000000000000000000000]
tmp_13            (sitodp           ) [ 0000000000000000111111000000000000000000000000000000000000000000000]
as_load_24        (load             ) [ 0000000000000000111111000000000000000000000000000000000000000000000]
as_load_25        (load             ) [ 0000000000000000111111000000000000000000000000000000000000000000000]
add_ln24_24       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_27      (zext             ) [ 0000000000000000011111111111111100000000000000000000000000000000000]
as_addr_28        (getelementptr    ) [ 0000000000000000010000000000000000000000000000000000000000000000000]
add_ln24_25       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_28      (zext             ) [ 0000000000000000011111111111111100000000000000000000000000000000000]
as_addr_29        (getelementptr    ) [ 0000000000000000010000000000000000000000000000000000000000000000000]
tmp_1_2           (dmul             ) [ 0000000000000000011000000000000000000000000000000000000000000000000]
tmp_1_3           (dmul             ) [ 0000000000000000011000000000000000000000000000000000000000000000000]
tmp_14            (sitodp           ) [ 0000000000000000011111100000000000000000000000000000000000000000000]
tmp_15            (sitodp           ) [ 0000000000000000011111100000000000000000000000000000000000000000000]
as_load_26        (load             ) [ 0000000000000000011111100000000000000000000000000000000000000000000]
as_load_27        (load             ) [ 0000000000000000011111100000000000000000000000000000000000000000000]
add_ln24_26       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_29      (zext             ) [ 0000000000000000001111111111111110000000000000000000000000000000000]
as_addr_30        (getelementptr    ) [ 0000000000000000001000000000000000000000000000000000000000000000000]
add_ln24_27       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_30      (zext             ) [ 0000000000000000001111111111111110000000000000000000000000000000000]
as_addr_31        (getelementptr    ) [ 0000000000000000001000000000000000000000000000000000000000000000000]
bs_addr           (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_1         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2             (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_1           (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_4           (dmul             ) [ 0000000000000000001100000000000000000000000000000000000000000000000]
tmp_1_5           (dmul             ) [ 0000000000000000001100000000000000000000000000000000000000000000000]
tmp_27            (sitodp           ) [ 0000000000000000001111110000000000000000000000000000000000000000000]
tmp_17            (sitodp           ) [ 0000000000000000001111110000000000000000000000000000000000000000000]
as_load_28        (load             ) [ 0000000000000000001111110000000000000000000000000000000000000000000]
as_load_29        (load             ) [ 0000000000000000001111110000000000000000000000000000000000000000000]
add_ln24_28       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_31      (zext             ) [ 0000000000000000000111111111111111000000000000000000000000000000000]
as_addr_32        (getelementptr    ) [ 0000000000000000000100000000000000000000000000000000000000000000000]
add_ln24_29       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_32      (zext             ) [ 0000000000000000000111111111111111000000000000000000000000000000000]
as_addr_33        (getelementptr    ) [ 0000000000000000000100000000000000000000000000000000000000000000000]
bs_addr_2         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_3         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_2           (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_3           (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_6           (dmul             ) [ 0000000000000000000110000000000000000000000000000000000000000000000]
tmp_1_7           (dmul             ) [ 0000000000000000000110000000000000000000000000000000000000000000000]
tmp_18            (sitodp           ) [ 0000000000000000000111111000000000000000000000000000000000000000000]
tmp_19            (sitodp           ) [ 0000000000000000000111111000000000000000000000000000000000000000000]
as_load_30        (load             ) [ 0000000000000000000111111000000000000000000000000000000000000000000]
as_load_31        (load             ) [ 0000000000000000000111111000000000000000000000000000000000000000000]
add_ln24_30       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_33      (zext             ) [ 0000000000000000000011111111111111100000000000000000000000000000000]
as_addr_34        (getelementptr    ) [ 0000000000000000000010000000000000000000000000000000000000000000000]
add_ln24_31       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_34      (zext             ) [ 0000000000000000000011111111111111100000000000000000000000000000000]
as_addr_35        (getelementptr    ) [ 0000000000000000000010000000000000000000000000000000000000000000000]
bs_addr_4         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_5         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_4           (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_5           (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_8           (dmul             ) [ 0000000000000000000011000000000000000000000000000000000000000000000]
tmp_1_9           (dmul             ) [ 0000000000000000000011000000000000000000000000000000000000000000000]
tmp_20            (sitodp           ) [ 0000000000000000000011111100000000000000000000000000000000000000000]
tmp_21            (sitodp           ) [ 0000000000000000000011111100000000000000000000000000000000000000000]
as_load_32        (load             ) [ 0000000000000000000011111100000000000000000000000000000000000000000]
as_load_33        (load             ) [ 0000000000000000000011111100000000000000000000000000000000000000000]
add_ln24_32       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_35      (zext             ) [ 0000000000000000000001111111111111110000000000000000000000000000000]
as_addr_36        (getelementptr    ) [ 0000000000000000000001000000000000000000000000000000000000000000000]
add_ln24_33       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_36      (zext             ) [ 0000000000000000000001111111111111110000000000000000000000000000000]
as_addr_37        (getelementptr    ) [ 0000000000000000000001000000000000000000000000000000000000000000000]
bs_addr_6         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_7         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_6           (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_7           (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_s           (dmul             ) [ 0000000000000000000001100000000000000000000000000000000000000000000]
tmp_1_10          (dmul             ) [ 0000000000000000000001100000000000000000000000000000000000000000000]
tmp_22            (sitodp           ) [ 0000000000000000000001111110000000000000000000000000000000000000000]
tmp_23            (sitodp           ) [ 0000000000000000000001111110000000000000000000000000000000000000000]
as_load_34        (load             ) [ 0000000000000000000001111110000000000000000000000000000000000000000]
as_load_35        (load             ) [ 0000000000000000000001111110000000000000000000000000000000000000000]
add_ln24_34       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_37      (zext             ) [ 0000000000000000000000111111111111111000000000000000000000000000000]
as_addr_38        (getelementptr    ) [ 0000000000000000000000100000000000000000000000000000000000000000000]
add_ln24_35       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_38      (zext             ) [ 0000000000000000000000111111111111111000000000000000000000000000000]
as_addr_39        (getelementptr    ) [ 0000000000000000000000100000000000000000000000000000000000000000000]
bs_addr_8         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_9         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_8           (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_9           (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_11          (dmul             ) [ 0000000000000000000000110000000000000000000000000000000000000000000]
tmp_1_12          (dmul             ) [ 0000000000000000000000110000000000000000000000000000000000000000000]
tmp_24            (sitodp           ) [ 0000000000000000000000111111000000000000000000000000000000000000000]
tmp_25            (sitodp           ) [ 0000000000000000000000111111000000000000000000000000000000000000000]
as_load_36        (load             ) [ 0000000000000000000000111111000000000000000000000000000000000000000]
as_load_37        (load             ) [ 0000000000000000000000111111000000000000000000000000000000000000000]
add_ln24_36       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_39      (zext             ) [ 0000000000000000000000011111111111111100000000000000000000000000000]
as_addr_40        (getelementptr    ) [ 0000000000000000000000010000000000000000000000000000000000000000000]
add_ln24_37       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_40      (zext             ) [ 0000000000000000000000011111111111111100000000000000000000000000000]
as_addr_41        (getelementptr    ) [ 0000000000000000000000010000000000000000000000000000000000000000000]
bs_addr_10        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_11        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_s           (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_10          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_13          (dmul             ) [ 0000000000000000000000011000000000000000000000000000000000000000000]
tmp_1_14          (dmul             ) [ 0000000000000000000000011000000000000000000000000000000000000000000]
tmp_26            (sitodp           ) [ 0000000000000000000000011111100000000000000000000000000000000000000]
tmp_100           (sitodp           ) [ 0000000000000000000000011111100000000000000000000000000000000000000]
as_load_38        (load             ) [ 0000000000000000000000011111100000000000000000000000000000000000000]
as_load_39        (load             ) [ 0000000000000000000000011111100000000000000000000000000000000000000]
add_ln24_38       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_41      (zext             ) [ 0000000000000000000000001111111111111110000000000000000000000000000]
as_addr_42        (getelementptr    ) [ 0000000000000000000000001000000000000000000000000000000000000000000]
add_ln24_39       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_42      (zext             ) [ 0000000000000000000000001111111111111110000000000000000000000000000]
as_addr_43        (getelementptr    ) [ 0000000000000000000000001000000000000000000000000000000000000000000]
bs_addr_12        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_13        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_11          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_12          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_15          (dmul             ) [ 0000000000000000000000001100000000000000000000000000000000000000000]
tmp_1_16          (dmul             ) [ 0000000000000000000000001100000000000000000000000000000000000000000]
tmp_28            (sitodp           ) [ 0000000000000000000000001111110000000000000000000000000000000000000]
tmp_29            (sitodp           ) [ 0000000000000000000000001111110000000000000000000000000000000000000]
as_load_40        (load             ) [ 0000000000000000000000001111110000000000000000000000000000000000000]
as_load_41        (load             ) [ 0000000000000000000000001111110000000000000000000000000000000000000]
add_ln24_40       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_43      (zext             ) [ 0000000000000000000000000111111111111111000000000000000000000000000]
as_addr_44        (getelementptr    ) [ 0000000000000000000000000100000000000000000000000000000000000000000]
add_ln24_41       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_44      (zext             ) [ 0000000000000000000000000111111111111111000000000000000000000000000]
as_addr_45        (getelementptr    ) [ 0000000000000000000000000100000000000000000000000000000000000000000]
bs_addr_14        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_15        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_13          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_14          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_17          (dmul             ) [ 0000000000000000000000000110000000000000000000000000000000000000000]
tmp_1_18          (dmul             ) [ 0000000000000000000000000110000000000000000000000000000000000000000]
tmp_30            (sitodp           ) [ 0000000000000000000000000111111000000000000000000000000000000000000]
tmp_31            (sitodp           ) [ 0000000000000000000000000111111000000000000000000000000000000000000]
as_load_42        (load             ) [ 0000000000000000000000000111111000000000000000000000000000000000000]
as_load_43        (load             ) [ 0000000000000000000000000111111000000000000000000000000000000000000]
add_ln24_42       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_45      (zext             ) [ 0000000000000000000000000011111111111111100000000000000000000000000]
as_addr_46        (getelementptr    ) [ 0000000000000000000000000010000000000000000000000000000000000000000]
add_ln24_43       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_46      (zext             ) [ 0000000000000000000000000011111111111111100000000000000000000000000]
as_addr_47        (getelementptr    ) [ 0000000000000000000000000010000000000000000000000000000000000000000]
bs_addr_16        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_17        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_15          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_16          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_19          (dmul             ) [ 0000000000000000000000000011000000000000000000000000000000000000000]
tmp_1_20          (dmul             ) [ 0000000000000000000000000011000000000000000000000000000000000000000]
tmp_32            (sitodp           ) [ 0000000000000000000000000011111100000000000000000000000000000000000]
tmp_33            (sitodp           ) [ 0000000000000000000000000011111100000000000000000000000000000000000]
as_load_44        (load             ) [ 0000000000000000000000000011111100000000000000000000000000000000000]
as_load_45        (load             ) [ 0000000000000000000000000011111100000000000000000000000000000000000]
add_ln24_44       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_47      (zext             ) [ 0000000000000000000000000001111111111111110000000000000000000000000]
as_addr_48        (getelementptr    ) [ 0000000000000000000000000001000000000000000000000000000000000000000]
add_ln24_45       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_48      (zext             ) [ 0000000000000000000000000001111111111111110000000000000000000000000]
as_addr_49        (getelementptr    ) [ 0000000000000000000000000001000000000000000000000000000000000000000]
bs_addr_18        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_19        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_17          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_18          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_21          (dmul             ) [ 0000000000000000000000000001100000000000000000000000000000000000000]
tmp_1_22          (dmul             ) [ 0000000000000000000000000001100000000000000000000000000000000000000]
tmp_34            (sitodp           ) [ 0000000000000000000000000001111110000000000000000000000000000000000]
tmp_35            (sitodp           ) [ 0000000000000000000000000001111110000000000000000000000000000000000]
as_load_46        (load             ) [ 0000000000000000000000000001111110000000000000000000000000000000000]
as_load_47        (load             ) [ 0000000000000000000000000001111110000000000000000000000000000000000]
add_ln24_46       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_49      (zext             ) [ 0000000000000000000000000000111111111111111000000000000000000000000]
as_addr_50        (getelementptr    ) [ 0000000000000000000000000000100000000000000000000000000000000000000]
add_ln24_47       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_50      (zext             ) [ 0000000000000000000000000000111111111111111000000000000000000000000]
as_addr_51        (getelementptr    ) [ 0000000000000000000000000000100000000000000000000000000000000000000]
bs_addr_20        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_21        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_19          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_20          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_23          (dmul             ) [ 0000000000000000000000000000110000000000000000000000000000000000000]
tmp_1_24          (dmul             ) [ 0000000000000000000000000000110000000000000000000000000000000000000]
tmp_36            (sitodp           ) [ 0000000000000000000000000000111111000000000000000000000000000000000]
tmp_37            (sitodp           ) [ 0000000000000000000000000000111111000000000000000000000000000000000]
as_load_48        (load             ) [ 0000000000000000000000000000111111000000000000000000000000000000000]
as_load_49        (load             ) [ 0000000000000000000000000000111111000000000000000000000000000000000]
add_ln24_48       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_51      (zext             ) [ 0000000000000000000000000000011111111111111100000000000000000000000]
as_addr_52        (getelementptr    ) [ 0000000000000000000000000000010000000000000000000000000000000000000]
add_ln24_49       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_52      (zext             ) [ 0000000000000000000000000000011111111111111100000000000000000000000]
as_addr_53        (getelementptr    ) [ 0000000000000000000000000000010000000000000000000000000000000000000]
bs_addr_22        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_23        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_21          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_22          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_25          (dmul             ) [ 0000000000000000000000000000011000000000000000000000000000000000000]
tmp_1_26          (dmul             ) [ 0000000000000000000000000000011000000000000000000000000000000000000]
tmp_38            (sitodp           ) [ 0000000000000000000000000000011111100000000000000000000000000000000]
tmp_39            (sitodp           ) [ 0000000000000000000000000000011111100000000000000000000000000000000]
as_load_50        (load             ) [ 0000000000000000000000000000011111100000000000000000000000000000000]
as_load_51        (load             ) [ 0000000000000000000000000000011111100000000000000000000000000000000]
add_ln24_50       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_53      (zext             ) [ 0000000000000000000000000000001111111111111110000000000000000000000]
as_addr_54        (getelementptr    ) [ 0000000000000000000000000000001000000000000000000000000000000000000]
add_ln24_51       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_54      (zext             ) [ 0000000000000000000000000000001111111111111110000000000000000000000]
as_addr_55        (getelementptr    ) [ 0000000000000000000000000000001000000000000000000000000000000000000]
bs_addr_24        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_25        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_23          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_24          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_27          (dmul             ) [ 0000000000000000000000000000001100000000000000000000000000000000000]
tmp_1_28          (dmul             ) [ 0000000000000000000000000000001100000000000000000000000000000000000]
tmp_40            (sitodp           ) [ 0000000000000000000000000000001111110000000000000000000000000000000]
tmp_41            (sitodp           ) [ 0000000000000000000000000000001111110000000000000000000000000000000]
as_load_52        (load             ) [ 0000000000000000000000000000001111110000000000000000000000000000000]
as_load_53        (load             ) [ 0000000000000000000000000000001111110000000000000000000000000000000]
add_ln24_52       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_55      (zext             ) [ 0000000000000000000000000000000111111111111111000000000000000000000]
as_addr_56        (getelementptr    ) [ 0000000000000000000000000000000100000000000000000000000000000000000]
add_ln24_53       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_56      (zext             ) [ 0000000000000000000000000000000111111111111111000000000000000000000]
as_addr_57        (getelementptr    ) [ 0000000000000000000000000000000100000000000000000000000000000000000]
bs_addr_26        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_27        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_25          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_26          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_29          (dmul             ) [ 0000000000000000000000000000000110000000000000000000000000000000000]
tmp_1_30          (dmul             ) [ 0000000000000000000000000000000110000000000000000000000000000000000]
tmp_42            (sitodp           ) [ 0000000000000000000000000000000111111000000000000000000000000000000]
tmp_43            (sitodp           ) [ 0000000000000000000000000000000111111000000000000000000000000000000]
as_load_54        (load             ) [ 0000000000000000000000000000000111111000000000000000000000000000000]
as_load_55        (load             ) [ 0000000000000000000000000000000111111000000000000000000000000000000]
add_ln24_54       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_57      (zext             ) [ 0000000000000000000000000000000011111111111111100000000000000000000]
as_addr_58        (getelementptr    ) [ 0000000000000000000000000000000010000000000000000000000000000000000]
add_ln24_55       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_58      (zext             ) [ 0000000000000000000000000000000011111111111111100000000000000000000]
as_addr_59        (getelementptr    ) [ 0000000000000000000000000000000010000000000000000000000000000000000]
bs_addr_28        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_29        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_27          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_28          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_31          (dmul             ) [ 0000000000000000000000000000000011000000000000000000000000000000000]
tmp_1_32          (dmul             ) [ 0000000000000000000000000000000011000000000000000000000000000000000]
tmp_44            (sitodp           ) [ 0000000000000000000000000000000011111100000000000000000000000000000]
tmp_45            (sitodp           ) [ 0000000000000000000000000000000011111100000000000000000000000000000]
as_load_56        (load             ) [ 0000000000000000000000000000000011111100000000000000000000000000000]
as_load_57        (load             ) [ 0000000000000000000000000000000011111100000000000000000000000000000]
add_ln24_56       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_59      (zext             ) [ 0000000000000000000000000000000001111111111111110000000000000000000]
as_addr_60        (getelementptr    ) [ 0000000000000000000000000000000001000000000000000000000000000000000]
add_ln24_57       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_60      (zext             ) [ 0000000000000000000000000000000001111111111111110000000000000000000]
as_addr_61        (getelementptr    ) [ 0000000000000000000000000000000001000000000000000000000000000000000]
bs_addr_30        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_31        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_29          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_30          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_33          (dmul             ) [ 0000000000000000000000000000000001100000000000000000000000000000000]
tmp_1_34          (dmul             ) [ 0000000000000000000000000000000001100000000000000000000000000000000]
tmp_46            (sitodp           ) [ 0000000000000000000000000000000001111110000000000000000000000000000]
tmp_47            (sitodp           ) [ 0000000000000000000000000000000001111110000000000000000000000000000]
as_load_58        (load             ) [ 0000000000000000000000000000000001111110000000000000000000000000000]
as_load_59        (load             ) [ 0000000000000000000000000000000001111110000000000000000000000000000]
add_ln24_58       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_61      (zext             ) [ 0000000000000000000000000000000000111111111111111000000000000000000]
as_addr_62        (getelementptr    ) [ 0000000000000000000000000000000000100000000000000000000000000000000]
add_ln24_59       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_62      (zext             ) [ 0000000000000000000000000000000000111111111111111000000000000000000]
as_addr_63        (getelementptr    ) [ 0000000000000000000000000000000000100000000000000000000000000000000]
bs_addr_32        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_33        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_31          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_32          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_35          (dmul             ) [ 0000000000000000000000000000000000110000000000000000000000000000000]
tmp_1_36          (dmul             ) [ 0000000000000000000000000000000000110000000000000000000000000000000]
tmp_48            (sitodp           ) [ 0000000000000000000000000000000000111111000000000000000000000000000]
tmp_49            (sitodp           ) [ 0000000000000000000000000000000000111111000000000000000000000000000]
as_load_60        (load             ) [ 0000000000000000000000000000000000111111000000000000000000000000000]
as_load_61        (load             ) [ 0000000000000000000000000000000000111111000000000000000000000000000]
add_ln24_60       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_63      (zext             ) [ 0000000000000000000000000000000000011111111111111100000000000000000]
as_addr_64        (getelementptr    ) [ 0000000000000000000000000000000000010000000000000000000000000000000]
add_ln24_61       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_64      (zext             ) [ 0000000000000000000000000000000000011111111111111100000000000000000]
as_addr_65        (getelementptr    ) [ 0000000000000000000000000000000000010000000000000000000000000000000]
bs_addr_34        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_35        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_33          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_34          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_37          (dmul             ) [ 0000000000000000000000000000000000011000000000000000000000000000000]
tmp_1_38          (dmul             ) [ 0000000000000000000000000000000000011000000000000000000000000000000]
tmp_50            (sitodp           ) [ 0000000000000000000000000000000000011111100000000000000000000000000]
tmp_51            (sitodp           ) [ 0000000000000000000000000000000000011111100000000000000000000000000]
as_load_62        (load             ) [ 0000000000000000000000000000000000011111100000000000000000000000000]
as_load_63        (load             ) [ 0000000000000000000000000000000000011111100000000000000000000000000]
add_ln24_62       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_65      (zext             ) [ 0000000000000000000000000000000000001111111111111110000000000000000]
as_addr_66        (getelementptr    ) [ 0000000000000000000000000000000000001000000000000000000000000000000]
add_ln24_63       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_66      (zext             ) [ 0000000000000000000000000000000000001111111111111110000000000000000]
as_addr_67        (getelementptr    ) [ 0000000000000000000000000000000000001000000000000000000000000000000]
bs_addr_36        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_37        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_35          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_36          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_39          (dmul             ) [ 0000000000000000000000000000000000001100000000000000000000000000000]
tmp_1_40          (dmul             ) [ 0000000000000000000000000000000000001100000000000000000000000000000]
tmp_52            (sitodp           ) [ 0000000000000000000000000000000000001111110000000000000000000000000]
tmp_53            (sitodp           ) [ 0000000000000000000000000000000000001111110000000000000000000000000]
as_load_64        (load             ) [ 0000000000000000000000000000000000001111110000000000000000000000000]
as_load_65        (load             ) [ 0000000000000000000000000000000000001111110000000000000000000000000]
add_ln24_64       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_67      (zext             ) [ 0000000000000000000000000000000000000111111111111111000000000000000]
as_addr_68        (getelementptr    ) [ 0000000000000000000000000000000000000100000000000000000000000000000]
add_ln24_65       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_68      (zext             ) [ 0000000000000000000000000000000000000111111111111111000000000000000]
as_addr_69        (getelementptr    ) [ 0000000000000000000000000000000000000100000000000000000000000000000]
bs_addr_38        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_39        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_37          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_38          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_41          (dmul             ) [ 0000000000000000000000000000000000000110000000000000000000000000000]
tmp_1_42          (dmul             ) [ 0000000000000000000000000000000000000110000000000000000000000000000]
tmp_54            (sitodp           ) [ 0000000000000000000000000000000000000111111000000000000000000000000]
tmp_55            (sitodp           ) [ 0000000000000000000000000000000000000111111000000000000000000000000]
as_load_66        (load             ) [ 0000000000000000000000000000000000000111111000000000000000000000000]
as_load_67        (load             ) [ 0000000000000000000000000000000000000111111000000000000000000000000]
add_ln24_66       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_69      (zext             ) [ 0000000000000000000000000000000000000011111111111111100000000000000]
as_addr_70        (getelementptr    ) [ 0000000000000000000000000000000000000010000000000000000000000000000]
add_ln24_67       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_70      (zext             ) [ 0000000000000000000000000000000000000011111111111111100000000000000]
as_addr_71        (getelementptr    ) [ 0000000000000000000000000000000000000010000000000000000000000000000]
bs_addr_40        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_41        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_39          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_40          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_43          (dmul             ) [ 0000000000000000000000000000000000000011000000000000000000000000000]
tmp_1_44          (dmul             ) [ 0000000000000000000000000000000000000011000000000000000000000000000]
tmp_56            (sitodp           ) [ 0000000000000000000000000000000000000011111100000000000000000000000]
tmp_57            (sitodp           ) [ 0000000000000000000000000000000000000011111100000000000000000000000]
as_load_68        (load             ) [ 0000000000000000000000000000000000000011111100000000000000000000000]
as_load_69        (load             ) [ 0000000000000000000000000000000000000011111100000000000000000000000]
add_ln24_68       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_71      (zext             ) [ 0000000000000000000000000000000000000001111111111111110000000000000]
as_addr_72        (getelementptr    ) [ 0000000000000000000000000000000000000001000000000000000000000000000]
add_ln24_69       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_72      (zext             ) [ 0000000000000000000000000000000000000001111111111111110000000000000]
as_addr_73        (getelementptr    ) [ 0000000000000000000000000000000000000001000000000000000000000000000]
bs_addr_42        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_43        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_41          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_42          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_45          (dmul             ) [ 0000000000000000000000000000000000000001100000000000000000000000000]
tmp_1_46          (dmul             ) [ 0000000000000000000000000000000000000001100000000000000000000000000]
tmp_58            (sitodp           ) [ 0000000000000000000000000000000000000001111110000000000000000000000]
tmp_59            (sitodp           ) [ 0000000000000000000000000000000000000001111110000000000000000000000]
as_load_70        (load             ) [ 0000000000000000000000000000000000000001111110000000000000000000000]
as_load_71        (load             ) [ 0000000000000000000000000000000000000001111110000000000000000000000]
add_ln24_70       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_73      (zext             ) [ 0000000000000000000000000000000000000000111111111111111000000000000]
as_addr_74        (getelementptr    ) [ 0000000000000000000000000000000000000000100000000000000000000000000]
add_ln24_71       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_74      (zext             ) [ 0000000000000000000000000000000000000000111111111111111000000000000]
as_addr_75        (getelementptr    ) [ 0000000000000000000000000000000000000000100000000000000000000000000]
bs_addr_44        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_45        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_43          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_44          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_47          (dmul             ) [ 0000000000000000000000000000000000000000110000000000000000000000000]
tmp_1_48          (dmul             ) [ 0000000000000000000000000000000000000000110000000000000000000000000]
tmp_60            (sitodp           ) [ 0000000000000000000000000000000000000000111111000000000000000000000]
tmp_61            (sitodp           ) [ 0000000000000000000000000000000000000000111111000000000000000000000]
as_load_72        (load             ) [ 0000000000000000000000000000000000000000111111000000000000000000000]
as_load_73        (load             ) [ 0000000000000000000000000000000000000000111111000000000000000000000]
add_ln24_72       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_75      (zext             ) [ 0000000000000000000000000000000000000000011111111111111100000000000]
as_addr_76        (getelementptr    ) [ 0000000000000000000000000000000000000000010000000000000000000000000]
add_ln24_73       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_76      (zext             ) [ 0000000000000000000000000000000000000000011111111111111100000000000]
as_addr_77        (getelementptr    ) [ 0000000000000000000000000000000000000000010000000000000000000000000]
bs_addr_46        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_47        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_45          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_46          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_49          (dmul             ) [ 0000000000000000000000000000000000000000011000000000000000000000000]
tmp_1_50          (dmul             ) [ 0000000000000000000000000000000000000000011000000000000000000000000]
tmp_62            (sitodp           ) [ 0000000000000000000000000000000000000000011111100000000000000000000]
tmp_63            (sitodp           ) [ 0000000000000000000000000000000000000000011111100000000000000000000]
as_load_74        (load             ) [ 0000000000000000000000000000000000000000011111100000000000000000000]
as_load_75        (load             ) [ 0000000000000000000000000000000000000000011111100000000000000000000]
add_ln24_74       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_77      (zext             ) [ 0000000000000000000000000000000000000000001111111111111110000000000]
as_addr_78        (getelementptr    ) [ 0000000000000000000000000000000000000000001000000000000000000000000]
add_ln24_75       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_78      (zext             ) [ 0000000000000000000000000000000000000000001111111111111110000000000]
as_addr_79        (getelementptr    ) [ 0000000000000000000000000000000000000000001000000000000000000000000]
bs_addr_48        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_49        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_47          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_48          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_51          (dmul             ) [ 0000000000000000000000000000000000000000001100000000000000000000000]
tmp_1_52          (dmul             ) [ 0000000000000000000000000000000000000000001100000000000000000000000]
tmp_64            (sitodp           ) [ 0000000000000000000000000000000000000000001111110000000000000000000]
tmp_65            (sitodp           ) [ 0000000000000000000000000000000000000000001111110000000000000000000]
as_load_76        (load             ) [ 0000000000000000000000000000000000000000001111110000000000000000000]
as_load_77        (load             ) [ 0000000000000000000000000000000000000000001111110000000000000000000]
add_ln24_76       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_79      (zext             ) [ 0000000000000000000000000000000000000000000111111111111111000000000]
as_addr_80        (getelementptr    ) [ 0000000000000000000000000000000000000000000100000000000000000000000]
add_ln24_77       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_80      (zext             ) [ 0000000000000000000000000000000000000000000111111111111111000000000]
as_addr_81        (getelementptr    ) [ 0000000000000000000000000000000000000000000100000000000000000000000]
bs_addr_50        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_51        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_49          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_50          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_53          (dmul             ) [ 0000000000000000000000000000000000000000000110000000000000000000000]
tmp_1_54          (dmul             ) [ 0000000000000000000000000000000000000000000110000000000000000000000]
tmp_66            (sitodp           ) [ 0000000000000000000000000000000000000000000111111000000000000000000]
tmp_67            (sitodp           ) [ 0000000000000000000000000000000000000000000111111000000000000000000]
as_load_78        (load             ) [ 0000000000000000000000000000000000000000000111111000000000000000000]
as_load_79        (load             ) [ 0000000000000000000000000000000000000000000111111000000000000000000]
add_ln24_78       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_81      (zext             ) [ 0000000000000000000000000000000000000000000011111111111111100000000]
as_addr_82        (getelementptr    ) [ 0000000000000000000000000000000000000000000010000000000000000000000]
add_ln24_79       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_82      (zext             ) [ 0000000000000000000000000000000000000000000011111111111111100000000]
as_addr_83        (getelementptr    ) [ 0000000000000000000000000000000000000000000010000000000000000000000]
bs_addr_52        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_53        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_51          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_52          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_55          (dmul             ) [ 0000000000000000000000000000000000000000000011000000000000000000000]
tmp_1_56          (dmul             ) [ 0000000000000000000000000000000000000000000011000000000000000000000]
tmp_68            (sitodp           ) [ 0000000000000000000000000000000000000000000011111100000000000000000]
tmp_69            (sitodp           ) [ 0000000000000000000000000000000000000000000011111100000000000000000]
as_load_80        (load             ) [ 0000000000000000000000000000000000000000000011111100000000000000000]
as_load_81        (load             ) [ 0000000000000000000000000000000000000000000011111100000000000000000]
add_ln24_80       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_83      (zext             ) [ 0000000000000000000000000000000000000000000001111111111111110000000]
as_addr_84        (getelementptr    ) [ 0000000000000000000000000000000000000000000001000000000000000000000]
add_ln24_81       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_84      (zext             ) [ 0000000000000000000000000000000000000000000001111111111111110000000]
as_addr_85        (getelementptr    ) [ 0000000000000000000000000000000000000000000001000000000000000000000]
bs_addr_54        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_55        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_53          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_54          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_57          (dmul             ) [ 0000000000000000000000000000000000000000000001100000000000000000000]
tmp_1_58          (dmul             ) [ 0000000000000000000000000000000000000000000001100000000000000000000]
tmp_70            (sitodp           ) [ 0000000000000000000000000000000000000000000001111110000000000000000]
tmp_71            (sitodp           ) [ 0000000000000000000000000000000000000000000001111110000000000000000]
as_load_82        (load             ) [ 0000000000000000000000000000000000000000000001111110000000000000000]
as_load_83        (load             ) [ 0000000000000000000000000000000000000000000001111110000000000000000]
add_ln24_82       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_85      (zext             ) [ 0000000000000000000000000000000000000000000000111111111111111000000]
as_addr_86        (getelementptr    ) [ 0000000000000000000000000000000000000000000000100000000000000000000]
add_ln24_83       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_86      (zext             ) [ 0000000000000000000000000000000000000000000000111111111111111000000]
as_addr_87        (getelementptr    ) [ 0000000000000000000000000000000000000000000000100000000000000000000]
bs_addr_56        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_57        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_55          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_56          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_59          (dmul             ) [ 0000000000000000000000000000000000000000000000110000000000000000000]
tmp_1_60          (dmul             ) [ 0000000000000000000000000000000000000000000000110000000000000000000]
tmp_72            (sitodp           ) [ 0000000000000000000000000000000000000000000000111111000000000000000]
tmp_73            (sitodp           ) [ 0000000000000000000000000000000000000000000000111111000000000000000]
as_load_84        (load             ) [ 0000000000000000000000000000000000000000000000111111000000000000000]
as_load_85        (load             ) [ 0000000000000000000000000000000000000000000000111111000000000000000]
add_ln24_84       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_87      (zext             ) [ 0000000000000000000000000000000000000000000000011111111111111100000]
as_addr_88        (getelementptr    ) [ 0000000000000000000000000000000000000000000000010000000000000000000]
add_ln24_85       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_88      (zext             ) [ 0000000000000000000000000000000000000000000000011111111111111100000]
as_addr_89        (getelementptr    ) [ 0000000000000000000000000000000000000000000000010000000000000000000]
bs_addr_58        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_59        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_57          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_58          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_61          (dmul             ) [ 0000000000000000000000000000000000000000000000011000000000000000000]
tmp_1_62          (dmul             ) [ 0000000000000000000000000000000000000000000000011000000000000000000]
tmp_74            (sitodp           ) [ 0000000000000000000000000000000000000000000000011111100000000000000]
tmp_75            (sitodp           ) [ 0000000000000000000000000000000000000000000000011111100000000000000]
as_load_86        (load             ) [ 0000000000000000000000000000000000000000000000011111100000000000000]
as_load_87        (load             ) [ 0000000000000000000000000000000000000000000000011111100000000000000]
add_ln24_86       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_89      (zext             ) [ 0000000000000000000000000000000000000000000000001111111111111110000]
as_addr_90        (getelementptr    ) [ 0000000000000000000000000000000000000000000000001000000000000000000]
add_ln24_87       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_90      (zext             ) [ 0000000000000000000000000000000000000000000000001111111111111110000]
as_addr_91        (getelementptr    ) [ 0000000000000000000000000000000000000000000000001000000000000000000]
bs_addr_60        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_61        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_59          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_60          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_63          (dmul             ) [ 0000000000000000000000000000000000000000000000001100000000000000000]
tmp_1_64          (dmul             ) [ 0000000000000000000000000000000000000000000000001100000000000000000]
tmp_76            (sitodp           ) [ 0000000000000000000000000000000000000000000000001111110000000000000]
tmp_77            (sitodp           ) [ 0000000000000000000000000000000000000000000000001111110000000000000]
as_load_88        (load             ) [ 0000000000000000000000000000000000000000000000001111110000000000000]
as_load_89        (load             ) [ 0000000000000000000000000000000000000000000000001111110000000000000]
add_ln24_88       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_91      (zext             ) [ 0000000000000000000000000000000000000000000000000111111111111111000]
as_addr_92        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000100000000000000000]
add_ln24_89       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_92      (zext             ) [ 0000000000000000000000000000000000000000000000000111111111111111000]
as_addr_93        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000100000000000000000]
bs_addr_62        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_63        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_61          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_62          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_65          (dmul             ) [ 0000000000000000000000000000000000000000000000000110000000000000000]
tmp_1_66          (dmul             ) [ 0000000000000000000000000000000000000000000000000110000000000000000]
tmp_78            (sitodp           ) [ 0000000000000000000000000000000000000000000000000111111000000000000]
tmp_79            (sitodp           ) [ 0000000000000000000000000000000000000000000000000111111000000000000]
as_load_90        (load             ) [ 0000000000000000000000000000000000000000000000000111111000000000000]
as_load_91        (load             ) [ 0000000000000000000000000000000000000000000000000111111000000000000]
add_ln24_90       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_93      (zext             ) [ 0000000000000000000000000000000000000000000000000011111111111111100]
as_addr_94        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000010000000000000000]
add_ln24_91       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_94      (zext             ) [ 0000000000000000000000000000000000000000000000000011111111111111100]
as_addr_95        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000010000000000000000]
bs_addr_64        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_65        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_63          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_64          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_67          (dmul             ) [ 0000000000000000000000000000000000000000000000000011000000000000000]
tmp_1_68          (dmul             ) [ 0000000000000000000000000000000000000000000000000011000000000000000]
tmp_80            (sitodp           ) [ 0000000000000000000000000000000000000000000000000011111100000000000]
tmp_81            (sitodp           ) [ 0000000000000000000000000000000000000000000000000011111100000000000]
as_load_92        (load             ) [ 0000000000000000000000000000000000000000000000000011111100000000000]
as_load_93        (load             ) [ 0000000000000000000000000000000000000000000000000011111100000000000]
add_ln24_92       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_95      (zext             ) [ 0000000000000000000000000000000000000000000000000001111111111111110]
as_addr_96        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000001000000000000000]
add_ln24_93       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_96      (zext             ) [ 0000000000000000000000000000000000000000000000000001111111111111110]
as_addr_97        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000001000000000000000]
bs_addr_66        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_67        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_65          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_66          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_69          (dmul             ) [ 0000000000000000000000000000000000000000000000000001100000000000000]
tmp_1_70          (dmul             ) [ 0000000000000000000000000000000000000000000000000001100000000000000]
tmp_82            (sitodp           ) [ 0000000000000000000000000000000000000000000000000001111110000000000]
tmp_83            (sitodp           ) [ 0000000000000000000000000000000000000000000000000001111110000000000]
as_load_94        (load             ) [ 0000000000000000000000000000000000000000000000000001111110000000000]
as_load_95        (load             ) [ 0000000000000000000000000000000000000000000000000001111110000000000]
add_ln24_96       (add              ) [ 0110000000000000000000000000000000000000000000000000111111111111111]
add_ln24_94       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_97      (zext             ) [ 0000000000000000000000000000000000000000000000000000111111111111111]
as_addr_98        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000100000000000000]
add_ln24_95       (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_98      (zext             ) [ 0000000000000000000000000000000000000000000000000000111111111111111]
as_addr_99        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000100000000000000]
bs_addr_68        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_69        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_67          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_68          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_71          (dmul             ) [ 0000000000000000000000000000000000000000000000000000110000000000000]
tmp_1_72          (dmul             ) [ 0000000000000000000000000000000000000000000000000000110000000000000]
tmp_84            (sitodp           ) [ 0000000000000000000000000000000000000000000000000000111111000000000]
tmp_85            (sitodp           ) [ 0000000000000000000000000000000000000000000000000000111111000000000]
as_load_96        (load             ) [ 0000000000000000000000000000000000000000000000000000111111000000000]
as_load_97        (load             ) [ 0000000000000000000000000000000000000000000000000000111111000000000]
bs_addr_70        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_71        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_69          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_70          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_73          (dmul             ) [ 0000000000000000000000000000000000000000000000000000011000000000000]
tmp_1_74          (dmul             ) [ 0000000000000000000000000000000000000000000000000000011000000000000]
tmp_86            (sitodp           ) [ 0000000000000000000000000000000000000000000000000000011111100000000]
tmp_87            (sitodp           ) [ 0000000000000000000000000000000000000000000000000000011111100000000]
as_load_98        (load             ) [ 0000000000000000000000000000000000000000000000000000011111100000000]
as_load_99        (load             ) [ 0000000000000000000000000000000000000000000000000000011111100000000]
bs_addr_72        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_73        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_71          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_72          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_75          (dmul             ) [ 0000000000000000000000000000000000000000000000000000001100000000000]
tmp_1_76          (dmul             ) [ 0000000000000000000000000000000000000000000000000000001100000000000]
tmp_88            (sitodp           ) [ 0000000000000000000000000000000000000000000000000000001111110000000]
tmp_89            (sitodp           ) [ 0000000000000000000000000000000000000000000000000000001111110000000]
bs_addr_74        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_75        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_73          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_74          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_77          (dmul             ) [ 0000000000000000000000000000000000000000000000000000000110000000000]
tmp_1_78          (dmul             ) [ 0000000000000000000000000000000000000000000000000000000110000000000]
tmp_90            (sitodp           ) [ 0000000000000000000000000000000000000000000000000000000111111000000]
tmp_91            (sitodp           ) [ 0000000000000000000000000000000000000000000000000000000111111000000]
bs_addr_76        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_77        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_75          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_76          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_79          (dmul             ) [ 0000000000000000000000000000000000000000000000000000000011000000000]
tmp_1_80          (dmul             ) [ 0000000000000000000000000000000000000000000000000000000011000000000]
tmp_92            (sitodp           ) [ 0000000000000000000000000000000000000000000000000000000011111100000]
tmp_93            (sitodp           ) [ 0000000000000000000000000000000000000000000000000000000011111100000]
bs_addr_78        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_79        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_77          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_78          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_81          (dmul             ) [ 0000000000000000000000000000000000000000000000000000000001100000000]
tmp_1_82          (dmul             ) [ 0000000000000000000000000000000000000000000000000000000001100000000]
tmp_94            (sitodp           ) [ 0000000000000000000000000000000000000000000000000000000001111110000]
tmp_95            (sitodp           ) [ 0000000000000000000000000000000000000000000000000000000001111110000]
bs_addr_80        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_81        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_79          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_80          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_83          (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000110000000]
tmp_1_84          (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000110000000]
tmp_96            (sitodp           ) [ 0000000000000000000000000000000000000000000000000000000000111111000]
tmp_97            (sitodp           ) [ 0000000000000000000000000000000000000000000000000000000000111111000]
bs_addr_82        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_83        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_81          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_82          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_85          (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000011000000]
tmp_1_86          (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000011000000]
tmp_98            (sitodp           ) [ 0000000000000000000000000000000000000000000000000000000000011111100]
tmp_99            (sitodp           ) [ 0000000000000000000000000000000000000000000000000000000000011111100]
bs_addr_84        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_85        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_83          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_84          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_87          (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000001100000]
tmp_1_88          (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000001100000]
bs_addr_86        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_87        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_85          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_86          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_89          (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000110000]
tmp_1_90          (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000110000]
bs_addr_88        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_89        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_87          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_88          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_91          (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000011000]
tmp_1_92          (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000011000]
bs_addr_90        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_91        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_89          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_90          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_93          (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000001100]
tmp_1_94          (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000001100]
bs_addr_92        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_93        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_91          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_92          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_95          (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000110]
tmp_1_96          (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000110]
bs_addr_94        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_95        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_93          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_94          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_97          (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000011]
tmp_1_98          (dmul             ) [ 0000000000000000000000000000000000000000000000000000000000000000011]
bs_addr_96        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_97        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_95          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_96          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln21 (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_98        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bs_addr_99        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_97          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_98          (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln20           (br               ) [ 0111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="as">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="as"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bs">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bs"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="scalef_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="__hls_fptosi_double_"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="232" class="1004" name="as_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="14" slack="0"/>
<pin id="236" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="as_addr_1_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="14" slack="0"/>
<pin id="243" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_1/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="14" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="0" slack="0"/>
<pin id="252" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="253" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="254" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="32" slack="1"/>
<pin id="255" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="as_load/2 as_load_1/2 as_load_2/3 as_load_3/3 as_load_4/4 as_load_5/4 as_load_6/5 as_load_7/5 as_load_8/6 as_load_9/6 as_load_10/7 as_load_11/7 as_load_12/8 as_load_13/8 as_load_14/9 as_load_15/9 as_load_16/10 as_load_17/10 as_load_18/11 as_load_19/11 as_load_20/12 as_load_21/12 as_load_22/13 as_load_23/13 as_load_24/14 as_load_25/14 as_load_26/15 as_load_27/15 as_load_28/16 as_load_29/16 as_load_30/17 as_load_31/17 as_load_32/18 as_load_33/18 as_load_34/19 as_load_35/19 as_load_36/20 as_load_37/20 as_load_38/21 as_load_39/21 as_load_40/22 as_load_41/22 as_load_42/23 as_load_43/23 as_load_44/24 as_load_45/24 as_load_46/25 as_load_47/25 as_load_48/26 as_load_49/26 as_load_50/27 as_load_51/27 as_load_52/28 as_load_53/28 as_load_54/29 as_load_55/29 as_load_56/30 as_load_57/30 as_load_58/31 as_load_59/31 as_load_60/32 as_load_61/32 as_load_62/33 as_load_63/33 as_load_64/34 as_load_65/34 as_load_66/35 as_load_67/35 as_load_68/36 as_load_69/36 as_load_70/37 as_load_71/37 as_load_72/38 as_load_73/38 as_load_74/39 as_load_75/39 as_load_76/40 as_load_77/40 as_load_78/41 as_load_79/41 as_load_80/42 as_load_81/42 as_load_82/43 as_load_83/43 as_load_84/44 as_load_85/44 as_load_86/45 as_load_87/45 as_load_88/46 as_load_89/46 as_load_90/47 as_load_91/47 as_load_92/48 as_load_93/48 as_load_94/49 as_load_95/49 as_load_96/50 as_load_97/50 as_load_98/51 as_load_99/51 "/>
</bind>
</comp>

<comp id="257" class="1004" name="as_addr_2_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="14" slack="0"/>
<pin id="261" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_2/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="as_addr_3_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="14" slack="0"/>
<pin id="268" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_3/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="as_addr_4_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="14" slack="0"/>
<pin id="277" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_4/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="as_addr_5_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="14" slack="0"/>
<pin id="284" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_5/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="as_addr_6_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="14" slack="0"/>
<pin id="293" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_6/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="as_addr_7_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="14" slack="0"/>
<pin id="300" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_7/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="as_addr_8_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="14" slack="0"/>
<pin id="309" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_8/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="as_addr_9_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="14" slack="0"/>
<pin id="316" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_9/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="as_addr_10_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="14" slack="0"/>
<pin id="325" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_10/7 "/>
</bind>
</comp>

<comp id="328" class="1004" name="as_addr_11_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="14" slack="0"/>
<pin id="332" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_11/7 "/>
</bind>
</comp>

<comp id="337" class="1004" name="as_addr_12_gep_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="14" slack="0"/>
<pin id="341" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_12/8 "/>
</bind>
</comp>

<comp id="344" class="1004" name="as_addr_13_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="14" slack="0"/>
<pin id="348" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_13/8 "/>
</bind>
</comp>

<comp id="353" class="1004" name="as_addr_14_gep_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="14" slack="0"/>
<pin id="357" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_14/9 "/>
</bind>
</comp>

<comp id="360" class="1004" name="as_addr_15_gep_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="14" slack="0"/>
<pin id="364" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_15/9 "/>
</bind>
</comp>

<comp id="369" class="1004" name="as_addr_16_gep_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="14" slack="0"/>
<pin id="373" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_16/10 "/>
</bind>
</comp>

<comp id="376" class="1004" name="as_addr_17_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="14" slack="0"/>
<pin id="380" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_17/10 "/>
</bind>
</comp>

<comp id="385" class="1004" name="as_addr_18_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="14" slack="0"/>
<pin id="389" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_18/11 "/>
</bind>
</comp>

<comp id="392" class="1004" name="as_addr_19_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="14" slack="0"/>
<pin id="396" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_19/11 "/>
</bind>
</comp>

<comp id="401" class="1004" name="as_addr_20_gep_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="14" slack="0"/>
<pin id="405" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_20/12 "/>
</bind>
</comp>

<comp id="408" class="1004" name="as_addr_21_gep_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="14" slack="0"/>
<pin id="412" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_21/12 "/>
</bind>
</comp>

<comp id="417" class="1004" name="as_addr_22_gep_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="0" index="2" bw="14" slack="0"/>
<pin id="421" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_22/13 "/>
</bind>
</comp>

<comp id="424" class="1004" name="as_addr_23_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="14" slack="0"/>
<pin id="428" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_23/13 "/>
</bind>
</comp>

<comp id="433" class="1004" name="as_addr_24_gep_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="0" index="2" bw="14" slack="0"/>
<pin id="437" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_24/14 "/>
</bind>
</comp>

<comp id="440" class="1004" name="as_addr_25_gep_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="14" slack="0"/>
<pin id="444" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_25/14 "/>
</bind>
</comp>

<comp id="449" class="1004" name="as_addr_26_gep_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="0" index="2" bw="14" slack="0"/>
<pin id="453" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_26/15 "/>
</bind>
</comp>

<comp id="456" class="1004" name="as_addr_27_gep_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="0" index="2" bw="14" slack="0"/>
<pin id="460" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_27/15 "/>
</bind>
</comp>

<comp id="465" class="1004" name="as_addr_28_gep_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="0" index="2" bw="14" slack="0"/>
<pin id="469" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_28/16 "/>
</bind>
</comp>

<comp id="472" class="1004" name="as_addr_29_gep_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="14" slack="0"/>
<pin id="476" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_29/16 "/>
</bind>
</comp>

<comp id="481" class="1004" name="as_addr_30_gep_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="0" index="2" bw="14" slack="0"/>
<pin id="485" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_30/17 "/>
</bind>
</comp>

<comp id="488" class="1004" name="as_addr_31_gep_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="0" index="2" bw="14" slack="0"/>
<pin id="492" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_31/17 "/>
</bind>
</comp>

<comp id="495" class="1004" name="bs_addr_gep_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="0" index="2" bw="14" slack="15"/>
<pin id="499" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr/17 "/>
</bind>
</comp>

<comp id="502" class="1004" name="bs_addr_1_gep_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="0" index="2" bw="14" slack="15"/>
<pin id="506" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_1/17 "/>
</bind>
</comp>

<comp id="509" class="1004" name="grp_access_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="14" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="0" index="2" bw="0" slack="0"/>
<pin id="515" dir="0" index="4" bw="14" slack="0"/>
<pin id="516" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="517" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="513" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="518" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/17 store_ln24/17 store_ln24/18 store_ln24/18 store_ln24/19 store_ln24/19 store_ln24/20 store_ln24/20 store_ln24/21 store_ln24/21 store_ln24/22 store_ln24/22 store_ln24/23 store_ln24/23 store_ln24/24 store_ln24/24 store_ln24/25 store_ln24/25 store_ln24/26 store_ln24/26 store_ln24/27 store_ln24/27 store_ln24/28 store_ln24/28 store_ln24/29 store_ln24/29 store_ln24/30 store_ln24/30 store_ln24/31 store_ln24/31 store_ln24/32 store_ln24/32 store_ln24/33 store_ln24/33 store_ln24/34 store_ln24/34 store_ln24/35 store_ln24/35 store_ln24/36 store_ln24/36 store_ln24/37 store_ln24/37 store_ln24/38 store_ln24/38 store_ln24/39 store_ln24/39 store_ln24/40 store_ln24/40 store_ln24/41 store_ln24/41 store_ln24/42 store_ln24/42 store_ln24/43 store_ln24/43 store_ln24/44 store_ln24/44 store_ln24/45 store_ln24/45 store_ln24/46 store_ln24/46 store_ln24/47 store_ln24/47 store_ln24/48 store_ln24/48 store_ln24/49 store_ln24/49 store_ln24/50 store_ln24/50 store_ln24/51 store_ln24/51 store_ln24/52 store_ln24/52 store_ln24/53 store_ln24/53 store_ln24/54 store_ln24/54 store_ln24/55 store_ln24/55 store_ln24/56 store_ln24/56 store_ln24/57 store_ln24/57 store_ln24/58 store_ln24/58 store_ln24/59 store_ln24/59 store_ln24/60 store_ln24/60 store_ln24/61 store_ln24/61 store_ln24/62 store_ln24/62 store_ln24/63 store_ln24/63 store_ln24/64 store_ln24/64 store_ln24/65 store_ln24/65 store_ln24/66 store_ln24/66 "/>
</bind>
</comp>

<comp id="522" class="1004" name="as_addr_32_gep_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="0" index="2" bw="14" slack="0"/>
<pin id="526" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_32/18 "/>
</bind>
</comp>

<comp id="529" class="1004" name="as_addr_33_gep_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="0" index="2" bw="14" slack="0"/>
<pin id="533" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_33/18 "/>
</bind>
</comp>

<comp id="536" class="1004" name="bs_addr_2_gep_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="0" index="2" bw="14" slack="15"/>
<pin id="540" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_2/18 "/>
</bind>
</comp>

<comp id="543" class="1004" name="bs_addr_3_gep_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="0" index="2" bw="14" slack="15"/>
<pin id="547" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_3/18 "/>
</bind>
</comp>

<comp id="554" class="1004" name="as_addr_34_gep_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="0" index="2" bw="14" slack="0"/>
<pin id="558" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_34/19 "/>
</bind>
</comp>

<comp id="561" class="1004" name="as_addr_35_gep_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="0" index="2" bw="14" slack="0"/>
<pin id="565" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_35/19 "/>
</bind>
</comp>

<comp id="568" class="1004" name="bs_addr_4_gep_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="0" index="2" bw="14" slack="15"/>
<pin id="572" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_4/19 "/>
</bind>
</comp>

<comp id="575" class="1004" name="bs_addr_5_gep_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="0" index="2" bw="14" slack="15"/>
<pin id="579" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_5/19 "/>
</bind>
</comp>

<comp id="586" class="1004" name="as_addr_36_gep_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="0" index="2" bw="14" slack="0"/>
<pin id="590" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_36/20 "/>
</bind>
</comp>

<comp id="593" class="1004" name="as_addr_37_gep_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="0" index="2" bw="14" slack="0"/>
<pin id="597" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_37/20 "/>
</bind>
</comp>

<comp id="600" class="1004" name="bs_addr_6_gep_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="0" index="2" bw="14" slack="15"/>
<pin id="604" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_6/20 "/>
</bind>
</comp>

<comp id="607" class="1004" name="bs_addr_7_gep_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="0" index="2" bw="14" slack="15"/>
<pin id="611" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_7/20 "/>
</bind>
</comp>

<comp id="618" class="1004" name="as_addr_38_gep_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="0" index="2" bw="14" slack="0"/>
<pin id="622" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_38/21 "/>
</bind>
</comp>

<comp id="625" class="1004" name="as_addr_39_gep_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="0" index="2" bw="14" slack="0"/>
<pin id="629" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_39/21 "/>
</bind>
</comp>

<comp id="632" class="1004" name="bs_addr_8_gep_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="0"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="0" index="2" bw="14" slack="15"/>
<pin id="636" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_8/21 "/>
</bind>
</comp>

<comp id="639" class="1004" name="bs_addr_9_gep_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="0" index="2" bw="14" slack="15"/>
<pin id="643" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_9/21 "/>
</bind>
</comp>

<comp id="650" class="1004" name="as_addr_40_gep_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="0" index="2" bw="14" slack="0"/>
<pin id="654" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_40/22 "/>
</bind>
</comp>

<comp id="657" class="1004" name="as_addr_41_gep_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="0" index="2" bw="14" slack="0"/>
<pin id="661" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_41/22 "/>
</bind>
</comp>

<comp id="664" class="1004" name="bs_addr_10_gep_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="0" index="2" bw="14" slack="15"/>
<pin id="668" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_10/22 "/>
</bind>
</comp>

<comp id="671" class="1004" name="bs_addr_11_gep_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="0" index="2" bw="14" slack="15"/>
<pin id="675" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_11/22 "/>
</bind>
</comp>

<comp id="682" class="1004" name="as_addr_42_gep_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="0" index="2" bw="14" slack="0"/>
<pin id="686" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_42/23 "/>
</bind>
</comp>

<comp id="689" class="1004" name="as_addr_43_gep_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="0"/>
<pin id="691" dir="0" index="1" bw="1" slack="0"/>
<pin id="692" dir="0" index="2" bw="14" slack="0"/>
<pin id="693" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_43/23 "/>
</bind>
</comp>

<comp id="696" class="1004" name="bs_addr_12_gep_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="0" index="2" bw="14" slack="15"/>
<pin id="700" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_12/23 "/>
</bind>
</comp>

<comp id="703" class="1004" name="bs_addr_13_gep_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="0" index="2" bw="14" slack="15"/>
<pin id="707" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_13/23 "/>
</bind>
</comp>

<comp id="714" class="1004" name="as_addr_44_gep_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="0" index="2" bw="14" slack="0"/>
<pin id="718" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_44/24 "/>
</bind>
</comp>

<comp id="721" class="1004" name="as_addr_45_gep_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="0" index="2" bw="14" slack="0"/>
<pin id="725" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_45/24 "/>
</bind>
</comp>

<comp id="728" class="1004" name="bs_addr_14_gep_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="0" index="2" bw="14" slack="15"/>
<pin id="732" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_14/24 "/>
</bind>
</comp>

<comp id="735" class="1004" name="bs_addr_15_gep_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="0"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="0" index="2" bw="14" slack="15"/>
<pin id="739" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_15/24 "/>
</bind>
</comp>

<comp id="746" class="1004" name="as_addr_46_gep_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="0" index="2" bw="14" slack="0"/>
<pin id="750" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_46/25 "/>
</bind>
</comp>

<comp id="753" class="1004" name="as_addr_47_gep_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="0" index="2" bw="14" slack="0"/>
<pin id="757" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_47/25 "/>
</bind>
</comp>

<comp id="760" class="1004" name="bs_addr_16_gep_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="0"/>
<pin id="762" dir="0" index="1" bw="1" slack="0"/>
<pin id="763" dir="0" index="2" bw="14" slack="15"/>
<pin id="764" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_16/25 "/>
</bind>
</comp>

<comp id="767" class="1004" name="bs_addr_17_gep_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="0" index="2" bw="14" slack="15"/>
<pin id="771" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_17/25 "/>
</bind>
</comp>

<comp id="778" class="1004" name="as_addr_48_gep_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="0"/>
<pin id="780" dir="0" index="1" bw="1" slack="0"/>
<pin id="781" dir="0" index="2" bw="14" slack="0"/>
<pin id="782" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_48/26 "/>
</bind>
</comp>

<comp id="785" class="1004" name="as_addr_49_gep_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="0"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="0" index="2" bw="14" slack="0"/>
<pin id="789" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_49/26 "/>
</bind>
</comp>

<comp id="792" class="1004" name="bs_addr_18_gep_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="0"/>
<pin id="794" dir="0" index="1" bw="1" slack="0"/>
<pin id="795" dir="0" index="2" bw="14" slack="15"/>
<pin id="796" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_18/26 "/>
</bind>
</comp>

<comp id="799" class="1004" name="bs_addr_19_gep_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="0"/>
<pin id="801" dir="0" index="1" bw="1" slack="0"/>
<pin id="802" dir="0" index="2" bw="14" slack="15"/>
<pin id="803" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_19/26 "/>
</bind>
</comp>

<comp id="810" class="1004" name="as_addr_50_gep_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="0"/>
<pin id="812" dir="0" index="1" bw="1" slack="0"/>
<pin id="813" dir="0" index="2" bw="14" slack="0"/>
<pin id="814" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_50/27 "/>
</bind>
</comp>

<comp id="817" class="1004" name="as_addr_51_gep_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="0"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="0" index="2" bw="14" slack="0"/>
<pin id="821" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_51/27 "/>
</bind>
</comp>

<comp id="824" class="1004" name="bs_addr_20_gep_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="0" index="2" bw="14" slack="15"/>
<pin id="828" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_20/27 "/>
</bind>
</comp>

<comp id="831" class="1004" name="bs_addr_21_gep_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="0"/>
<pin id="833" dir="0" index="1" bw="1" slack="0"/>
<pin id="834" dir="0" index="2" bw="14" slack="15"/>
<pin id="835" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_21/27 "/>
</bind>
</comp>

<comp id="842" class="1004" name="as_addr_52_gep_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="0"/>
<pin id="844" dir="0" index="1" bw="1" slack="0"/>
<pin id="845" dir="0" index="2" bw="14" slack="0"/>
<pin id="846" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_52/28 "/>
</bind>
</comp>

<comp id="849" class="1004" name="as_addr_53_gep_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="0"/>
<pin id="851" dir="0" index="1" bw="1" slack="0"/>
<pin id="852" dir="0" index="2" bw="14" slack="0"/>
<pin id="853" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_53/28 "/>
</bind>
</comp>

<comp id="856" class="1004" name="bs_addr_22_gep_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="0"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="0" index="2" bw="14" slack="15"/>
<pin id="860" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_22/28 "/>
</bind>
</comp>

<comp id="863" class="1004" name="bs_addr_23_gep_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="0"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="0" index="2" bw="14" slack="15"/>
<pin id="867" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_23/28 "/>
</bind>
</comp>

<comp id="874" class="1004" name="as_addr_54_gep_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="0"/>
<pin id="876" dir="0" index="1" bw="1" slack="0"/>
<pin id="877" dir="0" index="2" bw="14" slack="0"/>
<pin id="878" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_54/29 "/>
</bind>
</comp>

<comp id="881" class="1004" name="as_addr_55_gep_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="0"/>
<pin id="883" dir="0" index="1" bw="1" slack="0"/>
<pin id="884" dir="0" index="2" bw="14" slack="0"/>
<pin id="885" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_55/29 "/>
</bind>
</comp>

<comp id="888" class="1004" name="bs_addr_24_gep_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="0"/>
<pin id="890" dir="0" index="1" bw="1" slack="0"/>
<pin id="891" dir="0" index="2" bw="14" slack="15"/>
<pin id="892" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_24/29 "/>
</bind>
</comp>

<comp id="895" class="1004" name="bs_addr_25_gep_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="32" slack="0"/>
<pin id="897" dir="0" index="1" bw="1" slack="0"/>
<pin id="898" dir="0" index="2" bw="14" slack="15"/>
<pin id="899" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_25/29 "/>
</bind>
</comp>

<comp id="906" class="1004" name="as_addr_56_gep_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="0"/>
<pin id="908" dir="0" index="1" bw="1" slack="0"/>
<pin id="909" dir="0" index="2" bw="14" slack="0"/>
<pin id="910" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_56/30 "/>
</bind>
</comp>

<comp id="913" class="1004" name="as_addr_57_gep_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="0"/>
<pin id="915" dir="0" index="1" bw="1" slack="0"/>
<pin id="916" dir="0" index="2" bw="14" slack="0"/>
<pin id="917" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_57/30 "/>
</bind>
</comp>

<comp id="920" class="1004" name="bs_addr_26_gep_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="0"/>
<pin id="922" dir="0" index="1" bw="1" slack="0"/>
<pin id="923" dir="0" index="2" bw="14" slack="15"/>
<pin id="924" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_26/30 "/>
</bind>
</comp>

<comp id="927" class="1004" name="bs_addr_27_gep_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="0"/>
<pin id="929" dir="0" index="1" bw="1" slack="0"/>
<pin id="930" dir="0" index="2" bw="14" slack="15"/>
<pin id="931" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_27/30 "/>
</bind>
</comp>

<comp id="938" class="1004" name="as_addr_58_gep_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="0"/>
<pin id="940" dir="0" index="1" bw="1" slack="0"/>
<pin id="941" dir="0" index="2" bw="14" slack="0"/>
<pin id="942" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_58/31 "/>
</bind>
</comp>

<comp id="945" class="1004" name="as_addr_59_gep_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="0"/>
<pin id="947" dir="0" index="1" bw="1" slack="0"/>
<pin id="948" dir="0" index="2" bw="14" slack="0"/>
<pin id="949" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_59/31 "/>
</bind>
</comp>

<comp id="952" class="1004" name="bs_addr_28_gep_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="32" slack="0"/>
<pin id="954" dir="0" index="1" bw="1" slack="0"/>
<pin id="955" dir="0" index="2" bw="14" slack="15"/>
<pin id="956" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_28/31 "/>
</bind>
</comp>

<comp id="959" class="1004" name="bs_addr_29_gep_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="0"/>
<pin id="961" dir="0" index="1" bw="1" slack="0"/>
<pin id="962" dir="0" index="2" bw="14" slack="15"/>
<pin id="963" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_29/31 "/>
</bind>
</comp>

<comp id="970" class="1004" name="as_addr_60_gep_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="0"/>
<pin id="972" dir="0" index="1" bw="1" slack="0"/>
<pin id="973" dir="0" index="2" bw="14" slack="0"/>
<pin id="974" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_60/32 "/>
</bind>
</comp>

<comp id="977" class="1004" name="as_addr_61_gep_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="0"/>
<pin id="979" dir="0" index="1" bw="1" slack="0"/>
<pin id="980" dir="0" index="2" bw="14" slack="0"/>
<pin id="981" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_61/32 "/>
</bind>
</comp>

<comp id="984" class="1004" name="bs_addr_30_gep_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="0"/>
<pin id="986" dir="0" index="1" bw="1" slack="0"/>
<pin id="987" dir="0" index="2" bw="14" slack="15"/>
<pin id="988" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_30/32 "/>
</bind>
</comp>

<comp id="991" class="1004" name="bs_addr_31_gep_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="32" slack="0"/>
<pin id="993" dir="0" index="1" bw="1" slack="0"/>
<pin id="994" dir="0" index="2" bw="14" slack="15"/>
<pin id="995" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_31/32 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="as_addr_62_gep_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="0"/>
<pin id="1004" dir="0" index="1" bw="1" slack="0"/>
<pin id="1005" dir="0" index="2" bw="14" slack="0"/>
<pin id="1006" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_62/33 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="as_addr_63_gep_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="0"/>
<pin id="1011" dir="0" index="1" bw="1" slack="0"/>
<pin id="1012" dir="0" index="2" bw="14" slack="0"/>
<pin id="1013" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_63/33 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="bs_addr_32_gep_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="0"/>
<pin id="1018" dir="0" index="1" bw="1" slack="0"/>
<pin id="1019" dir="0" index="2" bw="14" slack="15"/>
<pin id="1020" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_32/33 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="bs_addr_33_gep_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="32" slack="0"/>
<pin id="1025" dir="0" index="1" bw="1" slack="0"/>
<pin id="1026" dir="0" index="2" bw="14" slack="15"/>
<pin id="1027" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_33/33 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="as_addr_64_gep_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="0"/>
<pin id="1036" dir="0" index="1" bw="1" slack="0"/>
<pin id="1037" dir="0" index="2" bw="14" slack="0"/>
<pin id="1038" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_64/34 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="as_addr_65_gep_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="32" slack="0"/>
<pin id="1043" dir="0" index="1" bw="1" slack="0"/>
<pin id="1044" dir="0" index="2" bw="14" slack="0"/>
<pin id="1045" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_65/34 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="bs_addr_34_gep_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="32" slack="0"/>
<pin id="1050" dir="0" index="1" bw="1" slack="0"/>
<pin id="1051" dir="0" index="2" bw="14" slack="15"/>
<pin id="1052" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_34/34 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="bs_addr_35_gep_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="0"/>
<pin id="1057" dir="0" index="1" bw="1" slack="0"/>
<pin id="1058" dir="0" index="2" bw="14" slack="15"/>
<pin id="1059" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_35/34 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="as_addr_66_gep_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="32" slack="0"/>
<pin id="1068" dir="0" index="1" bw="1" slack="0"/>
<pin id="1069" dir="0" index="2" bw="14" slack="0"/>
<pin id="1070" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_66/35 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="as_addr_67_gep_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="32" slack="0"/>
<pin id="1075" dir="0" index="1" bw="1" slack="0"/>
<pin id="1076" dir="0" index="2" bw="14" slack="0"/>
<pin id="1077" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_67/35 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="bs_addr_36_gep_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="0"/>
<pin id="1082" dir="0" index="1" bw="1" slack="0"/>
<pin id="1083" dir="0" index="2" bw="14" slack="15"/>
<pin id="1084" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_36/35 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="bs_addr_37_gep_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="32" slack="0"/>
<pin id="1089" dir="0" index="1" bw="1" slack="0"/>
<pin id="1090" dir="0" index="2" bw="14" slack="15"/>
<pin id="1091" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_37/35 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="as_addr_68_gep_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="32" slack="0"/>
<pin id="1100" dir="0" index="1" bw="1" slack="0"/>
<pin id="1101" dir="0" index="2" bw="14" slack="0"/>
<pin id="1102" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_68/36 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="as_addr_69_gep_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="32" slack="0"/>
<pin id="1107" dir="0" index="1" bw="1" slack="0"/>
<pin id="1108" dir="0" index="2" bw="14" slack="0"/>
<pin id="1109" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_69/36 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="bs_addr_38_gep_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="0"/>
<pin id="1114" dir="0" index="1" bw="1" slack="0"/>
<pin id="1115" dir="0" index="2" bw="14" slack="15"/>
<pin id="1116" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_38/36 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="bs_addr_39_gep_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="32" slack="0"/>
<pin id="1121" dir="0" index="1" bw="1" slack="0"/>
<pin id="1122" dir="0" index="2" bw="14" slack="15"/>
<pin id="1123" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_39/36 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="as_addr_70_gep_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="0"/>
<pin id="1132" dir="0" index="1" bw="1" slack="0"/>
<pin id="1133" dir="0" index="2" bw="14" slack="0"/>
<pin id="1134" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_70/37 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="as_addr_71_gep_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="0"/>
<pin id="1139" dir="0" index="1" bw="1" slack="0"/>
<pin id="1140" dir="0" index="2" bw="14" slack="0"/>
<pin id="1141" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_71/37 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="bs_addr_40_gep_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="0"/>
<pin id="1146" dir="0" index="1" bw="1" slack="0"/>
<pin id="1147" dir="0" index="2" bw="14" slack="15"/>
<pin id="1148" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_40/37 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="bs_addr_41_gep_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="32" slack="0"/>
<pin id="1153" dir="0" index="1" bw="1" slack="0"/>
<pin id="1154" dir="0" index="2" bw="14" slack="15"/>
<pin id="1155" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_41/37 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="as_addr_72_gep_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="32" slack="0"/>
<pin id="1164" dir="0" index="1" bw="1" slack="0"/>
<pin id="1165" dir="0" index="2" bw="14" slack="0"/>
<pin id="1166" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_72/38 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="as_addr_73_gep_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="0"/>
<pin id="1171" dir="0" index="1" bw="1" slack="0"/>
<pin id="1172" dir="0" index="2" bw="14" slack="0"/>
<pin id="1173" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_73/38 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="bs_addr_42_gep_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="32" slack="0"/>
<pin id="1178" dir="0" index="1" bw="1" slack="0"/>
<pin id="1179" dir="0" index="2" bw="14" slack="15"/>
<pin id="1180" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_42/38 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="bs_addr_43_gep_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="32" slack="0"/>
<pin id="1185" dir="0" index="1" bw="1" slack="0"/>
<pin id="1186" dir="0" index="2" bw="14" slack="15"/>
<pin id="1187" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_43/38 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="as_addr_74_gep_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="32" slack="0"/>
<pin id="1196" dir="0" index="1" bw="1" slack="0"/>
<pin id="1197" dir="0" index="2" bw="14" slack="0"/>
<pin id="1198" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_74/39 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="as_addr_75_gep_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="0"/>
<pin id="1203" dir="0" index="1" bw="1" slack="0"/>
<pin id="1204" dir="0" index="2" bw="14" slack="0"/>
<pin id="1205" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_75/39 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="bs_addr_44_gep_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="32" slack="0"/>
<pin id="1210" dir="0" index="1" bw="1" slack="0"/>
<pin id="1211" dir="0" index="2" bw="14" slack="15"/>
<pin id="1212" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_44/39 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="bs_addr_45_gep_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="32" slack="0"/>
<pin id="1217" dir="0" index="1" bw="1" slack="0"/>
<pin id="1218" dir="0" index="2" bw="14" slack="15"/>
<pin id="1219" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_45/39 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="as_addr_76_gep_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="32" slack="0"/>
<pin id="1228" dir="0" index="1" bw="1" slack="0"/>
<pin id="1229" dir="0" index="2" bw="14" slack="0"/>
<pin id="1230" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_76/40 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="as_addr_77_gep_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="32" slack="0"/>
<pin id="1235" dir="0" index="1" bw="1" slack="0"/>
<pin id="1236" dir="0" index="2" bw="14" slack="0"/>
<pin id="1237" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_77/40 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="bs_addr_46_gep_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="32" slack="0"/>
<pin id="1242" dir="0" index="1" bw="1" slack="0"/>
<pin id="1243" dir="0" index="2" bw="14" slack="15"/>
<pin id="1244" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_46/40 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="bs_addr_47_gep_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="32" slack="0"/>
<pin id="1249" dir="0" index="1" bw="1" slack="0"/>
<pin id="1250" dir="0" index="2" bw="14" slack="15"/>
<pin id="1251" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_47/40 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="as_addr_78_gep_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="32" slack="0"/>
<pin id="1260" dir="0" index="1" bw="1" slack="0"/>
<pin id="1261" dir="0" index="2" bw="14" slack="0"/>
<pin id="1262" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_78/41 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="as_addr_79_gep_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="32" slack="0"/>
<pin id="1267" dir="0" index="1" bw="1" slack="0"/>
<pin id="1268" dir="0" index="2" bw="14" slack="0"/>
<pin id="1269" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_79/41 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="bs_addr_48_gep_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="32" slack="0"/>
<pin id="1274" dir="0" index="1" bw="1" slack="0"/>
<pin id="1275" dir="0" index="2" bw="14" slack="15"/>
<pin id="1276" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_48/41 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="bs_addr_49_gep_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="32" slack="0"/>
<pin id="1281" dir="0" index="1" bw="1" slack="0"/>
<pin id="1282" dir="0" index="2" bw="14" slack="15"/>
<pin id="1283" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_49/41 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="as_addr_80_gep_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="32" slack="0"/>
<pin id="1292" dir="0" index="1" bw="1" slack="0"/>
<pin id="1293" dir="0" index="2" bw="14" slack="0"/>
<pin id="1294" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_80/42 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="as_addr_81_gep_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="32" slack="0"/>
<pin id="1299" dir="0" index="1" bw="1" slack="0"/>
<pin id="1300" dir="0" index="2" bw="14" slack="0"/>
<pin id="1301" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_81/42 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="bs_addr_50_gep_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="32" slack="0"/>
<pin id="1306" dir="0" index="1" bw="1" slack="0"/>
<pin id="1307" dir="0" index="2" bw="14" slack="15"/>
<pin id="1308" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_50/42 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="bs_addr_51_gep_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="32" slack="0"/>
<pin id="1313" dir="0" index="1" bw="1" slack="0"/>
<pin id="1314" dir="0" index="2" bw="14" slack="15"/>
<pin id="1315" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_51/42 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="as_addr_82_gep_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="32" slack="0"/>
<pin id="1324" dir="0" index="1" bw="1" slack="0"/>
<pin id="1325" dir="0" index="2" bw="14" slack="0"/>
<pin id="1326" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_82/43 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="as_addr_83_gep_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="32" slack="0"/>
<pin id="1331" dir="0" index="1" bw="1" slack="0"/>
<pin id="1332" dir="0" index="2" bw="14" slack="0"/>
<pin id="1333" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_83/43 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="bs_addr_52_gep_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="32" slack="0"/>
<pin id="1338" dir="0" index="1" bw="1" slack="0"/>
<pin id="1339" dir="0" index="2" bw="14" slack="15"/>
<pin id="1340" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_52/43 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="bs_addr_53_gep_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="32" slack="0"/>
<pin id="1345" dir="0" index="1" bw="1" slack="0"/>
<pin id="1346" dir="0" index="2" bw="14" slack="15"/>
<pin id="1347" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_53/43 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="as_addr_84_gep_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="32" slack="0"/>
<pin id="1356" dir="0" index="1" bw="1" slack="0"/>
<pin id="1357" dir="0" index="2" bw="14" slack="0"/>
<pin id="1358" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_84/44 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="as_addr_85_gep_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="32" slack="0"/>
<pin id="1363" dir="0" index="1" bw="1" slack="0"/>
<pin id="1364" dir="0" index="2" bw="14" slack="0"/>
<pin id="1365" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_85/44 "/>
</bind>
</comp>

<comp id="1368" class="1004" name="bs_addr_54_gep_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="32" slack="0"/>
<pin id="1370" dir="0" index="1" bw="1" slack="0"/>
<pin id="1371" dir="0" index="2" bw="14" slack="15"/>
<pin id="1372" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_54/44 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="bs_addr_55_gep_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="32" slack="0"/>
<pin id="1377" dir="0" index="1" bw="1" slack="0"/>
<pin id="1378" dir="0" index="2" bw="14" slack="15"/>
<pin id="1379" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_55/44 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="as_addr_86_gep_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="32" slack="0"/>
<pin id="1388" dir="0" index="1" bw="1" slack="0"/>
<pin id="1389" dir="0" index="2" bw="14" slack="0"/>
<pin id="1390" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_86/45 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="as_addr_87_gep_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="32" slack="0"/>
<pin id="1395" dir="0" index="1" bw="1" slack="0"/>
<pin id="1396" dir="0" index="2" bw="14" slack="0"/>
<pin id="1397" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_87/45 "/>
</bind>
</comp>

<comp id="1400" class="1004" name="bs_addr_56_gep_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="32" slack="0"/>
<pin id="1402" dir="0" index="1" bw="1" slack="0"/>
<pin id="1403" dir="0" index="2" bw="14" slack="15"/>
<pin id="1404" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_56/45 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="bs_addr_57_gep_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="32" slack="0"/>
<pin id="1409" dir="0" index="1" bw="1" slack="0"/>
<pin id="1410" dir="0" index="2" bw="14" slack="15"/>
<pin id="1411" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_57/45 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="as_addr_88_gep_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="32" slack="0"/>
<pin id="1420" dir="0" index="1" bw="1" slack="0"/>
<pin id="1421" dir="0" index="2" bw="14" slack="0"/>
<pin id="1422" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_88/46 "/>
</bind>
</comp>

<comp id="1425" class="1004" name="as_addr_89_gep_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="32" slack="0"/>
<pin id="1427" dir="0" index="1" bw="1" slack="0"/>
<pin id="1428" dir="0" index="2" bw="14" slack="0"/>
<pin id="1429" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_89/46 "/>
</bind>
</comp>

<comp id="1432" class="1004" name="bs_addr_58_gep_fu_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="32" slack="0"/>
<pin id="1434" dir="0" index="1" bw="1" slack="0"/>
<pin id="1435" dir="0" index="2" bw="14" slack="15"/>
<pin id="1436" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_58/46 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="bs_addr_59_gep_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="32" slack="0"/>
<pin id="1441" dir="0" index="1" bw="1" slack="0"/>
<pin id="1442" dir="0" index="2" bw="14" slack="15"/>
<pin id="1443" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_59/46 "/>
</bind>
</comp>

<comp id="1450" class="1004" name="as_addr_90_gep_fu_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="32" slack="0"/>
<pin id="1452" dir="0" index="1" bw="1" slack="0"/>
<pin id="1453" dir="0" index="2" bw="14" slack="0"/>
<pin id="1454" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_90/47 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="as_addr_91_gep_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="32" slack="0"/>
<pin id="1459" dir="0" index="1" bw="1" slack="0"/>
<pin id="1460" dir="0" index="2" bw="14" slack="0"/>
<pin id="1461" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_91/47 "/>
</bind>
</comp>

<comp id="1464" class="1004" name="bs_addr_60_gep_fu_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="32" slack="0"/>
<pin id="1466" dir="0" index="1" bw="1" slack="0"/>
<pin id="1467" dir="0" index="2" bw="14" slack="15"/>
<pin id="1468" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_60/47 "/>
</bind>
</comp>

<comp id="1471" class="1004" name="bs_addr_61_gep_fu_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="32" slack="0"/>
<pin id="1473" dir="0" index="1" bw="1" slack="0"/>
<pin id="1474" dir="0" index="2" bw="14" slack="15"/>
<pin id="1475" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_61/47 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="as_addr_92_gep_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="32" slack="0"/>
<pin id="1484" dir="0" index="1" bw="1" slack="0"/>
<pin id="1485" dir="0" index="2" bw="14" slack="0"/>
<pin id="1486" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_92/48 "/>
</bind>
</comp>

<comp id="1489" class="1004" name="as_addr_93_gep_fu_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="32" slack="0"/>
<pin id="1491" dir="0" index="1" bw="1" slack="0"/>
<pin id="1492" dir="0" index="2" bw="14" slack="0"/>
<pin id="1493" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_93/48 "/>
</bind>
</comp>

<comp id="1496" class="1004" name="bs_addr_62_gep_fu_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="32" slack="0"/>
<pin id="1498" dir="0" index="1" bw="1" slack="0"/>
<pin id="1499" dir="0" index="2" bw="14" slack="15"/>
<pin id="1500" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_62/48 "/>
</bind>
</comp>

<comp id="1503" class="1004" name="bs_addr_63_gep_fu_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="32" slack="0"/>
<pin id="1505" dir="0" index="1" bw="1" slack="0"/>
<pin id="1506" dir="0" index="2" bw="14" slack="15"/>
<pin id="1507" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_63/48 "/>
</bind>
</comp>

<comp id="1514" class="1004" name="as_addr_94_gep_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="32" slack="0"/>
<pin id="1516" dir="0" index="1" bw="1" slack="0"/>
<pin id="1517" dir="0" index="2" bw="14" slack="0"/>
<pin id="1518" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_94/49 "/>
</bind>
</comp>

<comp id="1521" class="1004" name="as_addr_95_gep_fu_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="32" slack="0"/>
<pin id="1523" dir="0" index="1" bw="1" slack="0"/>
<pin id="1524" dir="0" index="2" bw="14" slack="0"/>
<pin id="1525" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_95/49 "/>
</bind>
</comp>

<comp id="1528" class="1004" name="bs_addr_64_gep_fu_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="32" slack="0"/>
<pin id="1530" dir="0" index="1" bw="1" slack="0"/>
<pin id="1531" dir="0" index="2" bw="14" slack="15"/>
<pin id="1532" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_64/49 "/>
</bind>
</comp>

<comp id="1535" class="1004" name="bs_addr_65_gep_fu_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="32" slack="0"/>
<pin id="1537" dir="0" index="1" bw="1" slack="0"/>
<pin id="1538" dir="0" index="2" bw="14" slack="15"/>
<pin id="1539" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_65/49 "/>
</bind>
</comp>

<comp id="1546" class="1004" name="as_addr_96_gep_fu_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="32" slack="0"/>
<pin id="1548" dir="0" index="1" bw="1" slack="0"/>
<pin id="1549" dir="0" index="2" bw="14" slack="0"/>
<pin id="1550" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_96/50 "/>
</bind>
</comp>

<comp id="1553" class="1004" name="as_addr_97_gep_fu_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="32" slack="0"/>
<pin id="1555" dir="0" index="1" bw="1" slack="0"/>
<pin id="1556" dir="0" index="2" bw="14" slack="0"/>
<pin id="1557" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_97/50 "/>
</bind>
</comp>

<comp id="1560" class="1004" name="bs_addr_66_gep_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="32" slack="0"/>
<pin id="1562" dir="0" index="1" bw="1" slack="0"/>
<pin id="1563" dir="0" index="2" bw="14" slack="15"/>
<pin id="1564" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_66/50 "/>
</bind>
</comp>

<comp id="1567" class="1004" name="bs_addr_67_gep_fu_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="32" slack="0"/>
<pin id="1569" dir="0" index="1" bw="1" slack="0"/>
<pin id="1570" dir="0" index="2" bw="14" slack="15"/>
<pin id="1571" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_67/50 "/>
</bind>
</comp>

<comp id="1578" class="1004" name="as_addr_98_gep_fu_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="32" slack="0"/>
<pin id="1580" dir="0" index="1" bw="1" slack="0"/>
<pin id="1581" dir="0" index="2" bw="14" slack="0"/>
<pin id="1582" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_98/51 "/>
</bind>
</comp>

<comp id="1585" class="1004" name="as_addr_99_gep_fu_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="32" slack="0"/>
<pin id="1587" dir="0" index="1" bw="1" slack="0"/>
<pin id="1588" dir="0" index="2" bw="14" slack="0"/>
<pin id="1589" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="as_addr_99/51 "/>
</bind>
</comp>

<comp id="1592" class="1004" name="bs_addr_68_gep_fu_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="32" slack="0"/>
<pin id="1594" dir="0" index="1" bw="1" slack="0"/>
<pin id="1595" dir="0" index="2" bw="14" slack="15"/>
<pin id="1596" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_68/51 "/>
</bind>
</comp>

<comp id="1599" class="1004" name="bs_addr_69_gep_fu_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="32" slack="0"/>
<pin id="1601" dir="0" index="1" bw="1" slack="0"/>
<pin id="1602" dir="0" index="2" bw="14" slack="15"/>
<pin id="1603" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_69/51 "/>
</bind>
</comp>

<comp id="1610" class="1004" name="bs_addr_70_gep_fu_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="32" slack="0"/>
<pin id="1612" dir="0" index="1" bw="1" slack="0"/>
<pin id="1613" dir="0" index="2" bw="14" slack="15"/>
<pin id="1614" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_70/52 "/>
</bind>
</comp>

<comp id="1617" class="1004" name="bs_addr_71_gep_fu_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="32" slack="0"/>
<pin id="1619" dir="0" index="1" bw="1" slack="0"/>
<pin id="1620" dir="0" index="2" bw="14" slack="15"/>
<pin id="1621" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_71/52 "/>
</bind>
</comp>

<comp id="1626" class="1004" name="bs_addr_72_gep_fu_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="32" slack="0"/>
<pin id="1628" dir="0" index="1" bw="1" slack="0"/>
<pin id="1629" dir="0" index="2" bw="14" slack="15"/>
<pin id="1630" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_72/53 "/>
</bind>
</comp>

<comp id="1633" class="1004" name="bs_addr_73_gep_fu_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="32" slack="0"/>
<pin id="1635" dir="0" index="1" bw="1" slack="0"/>
<pin id="1636" dir="0" index="2" bw="14" slack="15"/>
<pin id="1637" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_73/53 "/>
</bind>
</comp>

<comp id="1642" class="1004" name="bs_addr_74_gep_fu_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="32" slack="0"/>
<pin id="1644" dir="0" index="1" bw="1" slack="0"/>
<pin id="1645" dir="0" index="2" bw="14" slack="15"/>
<pin id="1646" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_74/54 "/>
</bind>
</comp>

<comp id="1649" class="1004" name="bs_addr_75_gep_fu_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="32" slack="0"/>
<pin id="1651" dir="0" index="1" bw="1" slack="0"/>
<pin id="1652" dir="0" index="2" bw="14" slack="15"/>
<pin id="1653" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_75/54 "/>
</bind>
</comp>

<comp id="1658" class="1004" name="bs_addr_76_gep_fu_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="32" slack="0"/>
<pin id="1660" dir="0" index="1" bw="1" slack="0"/>
<pin id="1661" dir="0" index="2" bw="14" slack="15"/>
<pin id="1662" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_76/55 "/>
</bind>
</comp>

<comp id="1665" class="1004" name="bs_addr_77_gep_fu_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="32" slack="0"/>
<pin id="1667" dir="0" index="1" bw="1" slack="0"/>
<pin id="1668" dir="0" index="2" bw="14" slack="15"/>
<pin id="1669" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_77/55 "/>
</bind>
</comp>

<comp id="1674" class="1004" name="bs_addr_78_gep_fu_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="32" slack="0"/>
<pin id="1676" dir="0" index="1" bw="1" slack="0"/>
<pin id="1677" dir="0" index="2" bw="14" slack="15"/>
<pin id="1678" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_78/56 "/>
</bind>
</comp>

<comp id="1681" class="1004" name="bs_addr_79_gep_fu_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="32" slack="0"/>
<pin id="1683" dir="0" index="1" bw="1" slack="0"/>
<pin id="1684" dir="0" index="2" bw="14" slack="15"/>
<pin id="1685" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_79/56 "/>
</bind>
</comp>

<comp id="1690" class="1004" name="bs_addr_80_gep_fu_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="32" slack="0"/>
<pin id="1692" dir="0" index="1" bw="1" slack="0"/>
<pin id="1693" dir="0" index="2" bw="14" slack="15"/>
<pin id="1694" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_80/57 "/>
</bind>
</comp>

<comp id="1697" class="1004" name="bs_addr_81_gep_fu_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="32" slack="0"/>
<pin id="1699" dir="0" index="1" bw="1" slack="0"/>
<pin id="1700" dir="0" index="2" bw="14" slack="15"/>
<pin id="1701" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_81/57 "/>
</bind>
</comp>

<comp id="1706" class="1004" name="bs_addr_82_gep_fu_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="32" slack="0"/>
<pin id="1708" dir="0" index="1" bw="1" slack="0"/>
<pin id="1709" dir="0" index="2" bw="14" slack="15"/>
<pin id="1710" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_82/58 "/>
</bind>
</comp>

<comp id="1713" class="1004" name="bs_addr_83_gep_fu_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="32" slack="0"/>
<pin id="1715" dir="0" index="1" bw="1" slack="0"/>
<pin id="1716" dir="0" index="2" bw="14" slack="15"/>
<pin id="1717" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_83/58 "/>
</bind>
</comp>

<comp id="1722" class="1004" name="bs_addr_84_gep_fu_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="32" slack="0"/>
<pin id="1724" dir="0" index="1" bw="1" slack="0"/>
<pin id="1725" dir="0" index="2" bw="14" slack="15"/>
<pin id="1726" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_84/59 "/>
</bind>
</comp>

<comp id="1729" class="1004" name="bs_addr_85_gep_fu_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="32" slack="0"/>
<pin id="1731" dir="0" index="1" bw="1" slack="0"/>
<pin id="1732" dir="0" index="2" bw="14" slack="15"/>
<pin id="1733" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_85/59 "/>
</bind>
</comp>

<comp id="1738" class="1004" name="bs_addr_86_gep_fu_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="32" slack="0"/>
<pin id="1740" dir="0" index="1" bw="1" slack="0"/>
<pin id="1741" dir="0" index="2" bw="14" slack="15"/>
<pin id="1742" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_86/60 "/>
</bind>
</comp>

<comp id="1745" class="1004" name="bs_addr_87_gep_fu_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="32" slack="0"/>
<pin id="1747" dir="0" index="1" bw="1" slack="0"/>
<pin id="1748" dir="0" index="2" bw="14" slack="15"/>
<pin id="1749" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_87/60 "/>
</bind>
</comp>

<comp id="1754" class="1004" name="bs_addr_88_gep_fu_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="32" slack="0"/>
<pin id="1756" dir="0" index="1" bw="1" slack="0"/>
<pin id="1757" dir="0" index="2" bw="14" slack="15"/>
<pin id="1758" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_88/61 "/>
</bind>
</comp>

<comp id="1761" class="1004" name="bs_addr_89_gep_fu_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="32" slack="0"/>
<pin id="1763" dir="0" index="1" bw="1" slack="0"/>
<pin id="1764" dir="0" index="2" bw="14" slack="15"/>
<pin id="1765" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_89/61 "/>
</bind>
</comp>

<comp id="1770" class="1004" name="bs_addr_90_gep_fu_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="32" slack="0"/>
<pin id="1772" dir="0" index="1" bw="1" slack="0"/>
<pin id="1773" dir="0" index="2" bw="14" slack="15"/>
<pin id="1774" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_90/62 "/>
</bind>
</comp>

<comp id="1777" class="1004" name="bs_addr_91_gep_fu_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="32" slack="0"/>
<pin id="1779" dir="0" index="1" bw="1" slack="0"/>
<pin id="1780" dir="0" index="2" bw="14" slack="15"/>
<pin id="1781" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_91/62 "/>
</bind>
</comp>

<comp id="1786" class="1004" name="bs_addr_92_gep_fu_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="32" slack="0"/>
<pin id="1788" dir="0" index="1" bw="1" slack="0"/>
<pin id="1789" dir="0" index="2" bw="14" slack="15"/>
<pin id="1790" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_92/63 "/>
</bind>
</comp>

<comp id="1793" class="1004" name="bs_addr_93_gep_fu_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="32" slack="0"/>
<pin id="1795" dir="0" index="1" bw="1" slack="0"/>
<pin id="1796" dir="0" index="2" bw="14" slack="15"/>
<pin id="1797" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_93/63 "/>
</bind>
</comp>

<comp id="1802" class="1004" name="bs_addr_94_gep_fu_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="32" slack="0"/>
<pin id="1804" dir="0" index="1" bw="1" slack="0"/>
<pin id="1805" dir="0" index="2" bw="14" slack="15"/>
<pin id="1806" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_94/64 "/>
</bind>
</comp>

<comp id="1809" class="1004" name="bs_addr_95_gep_fu_1809">
<pin_list>
<pin id="1810" dir="0" index="0" bw="32" slack="0"/>
<pin id="1811" dir="0" index="1" bw="1" slack="0"/>
<pin id="1812" dir="0" index="2" bw="14" slack="15"/>
<pin id="1813" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_95/64 "/>
</bind>
</comp>

<comp id="1818" class="1004" name="bs_addr_96_gep_fu_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="32" slack="0"/>
<pin id="1820" dir="0" index="1" bw="1" slack="0"/>
<pin id="1821" dir="0" index="2" bw="14" slack="15"/>
<pin id="1822" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_96/65 "/>
</bind>
</comp>

<comp id="1825" class="1004" name="bs_addr_97_gep_fu_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="32" slack="0"/>
<pin id="1827" dir="0" index="1" bw="1" slack="0"/>
<pin id="1828" dir="0" index="2" bw="14" slack="15"/>
<pin id="1829" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_97/65 "/>
</bind>
</comp>

<comp id="1834" class="1004" name="bs_addr_98_gep_fu_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="32" slack="0"/>
<pin id="1836" dir="0" index="1" bw="1" slack="0"/>
<pin id="1837" dir="0" index="2" bw="14" slack="15"/>
<pin id="1838" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_98/66 "/>
</bind>
</comp>

<comp id="1841" class="1004" name="bs_addr_99_gep_fu_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="32" slack="0"/>
<pin id="1843" dir="0" index="1" bw="1" slack="0"/>
<pin id="1844" dir="0" index="2" bw="14" slack="15"/>
<pin id="1845" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bs_addr_99/66 "/>
</bind>
</comp>

<comp id="1850" class="1005" name="i_0_reg_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="7" slack="1"/>
<pin id="1852" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="1854" class="1004" name="i_0_phi_fu_1854">
<pin_list>
<pin id="1855" dir="0" index="0" bw="1" slack="1"/>
<pin id="1856" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1857" dir="0" index="2" bw="7" slack="0"/>
<pin id="1858" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1859" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="1861" class="1005" name="phi_mul_reg_1861">
<pin_list>
<pin id="1862" dir="0" index="0" bw="14" slack="1"/>
<pin id="1863" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="1865" class="1004" name="phi_mul_phi_fu_1865">
<pin_list>
<pin id="1866" dir="0" index="0" bw="1" slack="1"/>
<pin id="1867" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1868" dir="0" index="2" bw="14" slack="1"/>
<pin id="1869" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1870" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="1873" class="1004" name="grp_p_hls_fptosi_double_s_fu_1873">
<pin_list>
<pin id="1874" dir="0" index="0" bw="32" slack="0"/>
<pin id="1875" dir="0" index="1" bw="64" slack="1"/>
<pin id="1876" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_2/16 tmp_2_2/17 tmp_2_4/18 tmp_2_6/19 tmp_2_8/20 tmp_2_s/21 tmp_2_11/22 tmp_2_13/23 tmp_2_15/24 tmp_2_17/25 tmp_2_19/26 tmp_2_21/27 tmp_2_23/28 tmp_2_25/29 tmp_2_27/30 tmp_2_29/31 tmp_2_31/32 tmp_2_33/33 tmp_2_35/34 tmp_2_37/35 tmp_2_39/36 tmp_2_41/37 tmp_2_43/38 tmp_2_45/39 tmp_2_47/40 tmp_2_49/41 tmp_2_51/42 tmp_2_53/43 tmp_2_55/44 tmp_2_57/45 tmp_2_59/46 tmp_2_61/47 tmp_2_63/48 tmp_2_65/49 tmp_2_67/50 tmp_2_69/51 tmp_2_71/52 tmp_2_73/53 tmp_2_75/54 tmp_2_77/55 tmp_2_79/56 tmp_2_81/57 tmp_2_83/58 tmp_2_85/59 tmp_2_87/60 tmp_2_89/61 tmp_2_91/62 tmp_2_93/63 tmp_2_95/64 tmp_2_97/65 "/>
</bind>
</comp>

<comp id="1879" class="1004" name="grp_p_hls_fptosi_double_s_fu_1879">
<pin_list>
<pin id="1880" dir="0" index="0" bw="32" slack="0"/>
<pin id="1881" dir="0" index="1" bw="64" slack="1"/>
<pin id="1882" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_2_1/16 tmp_2_3/17 tmp_2_5/18 tmp_2_7/19 tmp_2_9/20 tmp_2_10/21 tmp_2_12/22 tmp_2_14/23 tmp_2_16/24 tmp_2_18/25 tmp_2_20/26 tmp_2_22/27 tmp_2_24/28 tmp_2_26/29 tmp_2_28/30 tmp_2_30/31 tmp_2_32/32 tmp_2_34/33 tmp_2_36/34 tmp_2_38/35 tmp_2_40/36 tmp_2_42/37 tmp_2_44/38 tmp_2_46/39 tmp_2_48/40 tmp_2_50/41 tmp_2_52/42 tmp_2_54/43 tmp_2_56/44 tmp_2_58/45 tmp_2_60/46 tmp_2_62/47 tmp_2_64/48 tmp_2_66/49 tmp_2_68/50 tmp_2_70/51 tmp_2_72/52 tmp_2_74/53 tmp_2_76/54 tmp_2_78/55 tmp_2_80/56 tmp_2_82/57 tmp_2_84/58 tmp_2_86/59 tmp_2_88/60 tmp_2_90/61 tmp_2_92/62 tmp_2_94/63 tmp_2_96/64 tmp_2_98/65 "/>
</bind>
</comp>

<comp id="1885" class="1004" name="grp_fu_1885">
<pin_list>
<pin id="1886" dir="0" index="0" bw="64" slack="1"/>
<pin id="1887" dir="0" index="1" bw="64" slack="0"/>
<pin id="1888" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_1/10 tmp_1_2/11 tmp_1_4/12 tmp_1_6/13 tmp_1_8/14 tmp_1_s/15 tmp_1_11/16 tmp_1_13/17 tmp_1_15/18 tmp_1_17/19 tmp_1_19/20 tmp_1_21/21 tmp_1_23/22 tmp_1_25/23 tmp_1_27/24 tmp_1_29/25 tmp_1_31/26 tmp_1_33/27 tmp_1_35/28 tmp_1_37/29 tmp_1_39/30 tmp_1_41/31 tmp_1_43/32 tmp_1_45/33 tmp_1_47/34 tmp_1_49/35 tmp_1_51/36 tmp_1_53/37 tmp_1_55/38 tmp_1_57/39 tmp_1_59/40 tmp_1_61/41 tmp_1_63/42 tmp_1_65/43 tmp_1_67/44 tmp_1_69/45 tmp_1_71/46 tmp_1_73/47 tmp_1_75/48 tmp_1_77/49 tmp_1_79/50 tmp_1_81/51 tmp_1_83/52 tmp_1_85/53 tmp_1_87/54 tmp_1_89/55 tmp_1_91/56 tmp_1_93/57 tmp_1_95/58 tmp_1_97/59 "/>
</bind>
</comp>

<comp id="1890" class="1004" name="grp_fu_1890">
<pin_list>
<pin id="1891" dir="0" index="0" bw="64" slack="1"/>
<pin id="1892" dir="0" index="1" bw="64" slack="0"/>
<pin id="1893" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_1_1/10 tmp_1_3/11 tmp_1_5/12 tmp_1_7/13 tmp_1_9/14 tmp_1_10/15 tmp_1_12/16 tmp_1_14/17 tmp_1_16/18 tmp_1_18/19 tmp_1_20/20 tmp_1_22/21 tmp_1_24/22 tmp_1_26/23 tmp_1_28/24 tmp_1_30/25 tmp_1_32/26 tmp_1_34/27 tmp_1_36/28 tmp_1_38/29 tmp_1_40/30 tmp_1_42/31 tmp_1_44/32 tmp_1_46/33 tmp_1_48/34 tmp_1_50/35 tmp_1_52/36 tmp_1_54/37 tmp_1_56/38 tmp_1_58/39 tmp_1_60/40 tmp_1_62/41 tmp_1_64/42 tmp_1_66/43 tmp_1_68/44 tmp_1_70/45 tmp_1_72/46 tmp_1_74/47 tmp_1_76/48 tmp_1_78/49 tmp_1_80/50 tmp_1_82/51 tmp_1_84/52 tmp_1_86/53 tmp_1_88/54 tmp_1_90/55 tmp_1_92/56 tmp_1_94/57 tmp_1_96/58 tmp_1_98/59 "/>
</bind>
</comp>

<comp id="1895" class="1004" name="grp_fu_1895">
<pin_list>
<pin id="1896" dir="0" index="0" bw="32" slack="1"/>
<pin id="1897" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp/4 tmp_16/5 tmp_4/6 tmp_6/7 tmp_8/8 tmp_10/9 tmp_12/10 tmp_14/11 tmp_27/12 tmp_18/13 tmp_20/14 tmp_22/15 tmp_24/16 tmp_26/17 tmp_28/18 tmp_30/19 tmp_32/20 tmp_34/21 tmp_36/22 tmp_38/23 tmp_40/24 tmp_42/25 tmp_44/26 tmp_46/27 tmp_48/28 tmp_50/29 tmp_52/30 tmp_54/31 tmp_56/32 tmp_58/33 tmp_60/34 tmp_62/35 tmp_64/36 tmp_66/37 tmp_68/38 tmp_70/39 tmp_72/40 tmp_74/41 tmp_76/42 tmp_78/43 tmp_80/44 tmp_82/45 tmp_84/46 tmp_86/47 tmp_88/48 tmp_90/49 tmp_92/50 tmp_94/51 tmp_96/52 tmp_98/53 "/>
</bind>
</comp>

<comp id="1898" class="1004" name="grp_fu_1898">
<pin_list>
<pin id="1899" dir="0" index="0" bw="32" slack="1"/>
<pin id="1900" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_s/4 tmp_3/5 tmp_5/6 tmp_7/7 tmp_9/8 tmp_11/9 tmp_13/10 tmp_15/11 tmp_17/12 tmp_19/13 tmp_21/14 tmp_23/15 tmp_25/16 tmp_100/17 tmp_29/18 tmp_31/19 tmp_33/20 tmp_35/21 tmp_37/22 tmp_39/23 tmp_41/24 tmp_43/25 tmp_45/26 tmp_47/27 tmp_49/28 tmp_51/29 tmp_53/30 tmp_55/31 tmp_57/32 tmp_59/33 tmp_61/34 tmp_63/35 tmp_65/36 tmp_67/37 tmp_69/38 tmp_71/39 tmp_73/40 tmp_75/41 tmp_77/42 tmp_79/43 tmp_81/44 tmp_83/45 tmp_85/46 tmp_87/47 tmp_89/48 tmp_91/49 tmp_93/50 tmp_95/51 tmp_97/52 tmp_99/53 "/>
</bind>
</comp>

<comp id="1901" class="1005" name="reg_1901">
<pin_list>
<pin id="1902" dir="0" index="0" bw="32" slack="1"/>
<pin id="1903" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="as_load as_load_12 as_load_24 as_load_36 as_load_48 as_load_60 as_load_72 as_load_84 as_load_96 "/>
</bind>
</comp>

<comp id="1906" class="1005" name="reg_1906">
<pin_list>
<pin id="1907" dir="0" index="0" bw="32" slack="1"/>
<pin id="1908" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="as_load_1 as_load_13 as_load_25 as_load_37 as_load_49 as_load_61 as_load_73 as_load_85 as_load_97 "/>
</bind>
</comp>

<comp id="1911" class="1005" name="reg_1911">
<pin_list>
<pin id="1912" dir="0" index="0" bw="32" slack="1"/>
<pin id="1913" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="as_load_2 as_load_14 as_load_26 as_load_38 as_load_50 as_load_62 as_load_74 as_load_86 as_load_98 "/>
</bind>
</comp>

<comp id="1916" class="1005" name="reg_1916">
<pin_list>
<pin id="1917" dir="0" index="0" bw="32" slack="1"/>
<pin id="1918" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="as_load_3 as_load_15 as_load_27 as_load_39 as_load_51 as_load_63 as_load_75 as_load_87 as_load_99 "/>
</bind>
</comp>

<comp id="1921" class="1005" name="reg_1921">
<pin_list>
<pin id="1922" dir="0" index="0" bw="32" slack="1"/>
<pin id="1923" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="as_load_4 as_load_16 as_load_28 as_load_40 as_load_52 as_load_64 as_load_76 as_load_88 "/>
</bind>
</comp>

<comp id="1926" class="1005" name="reg_1926">
<pin_list>
<pin id="1927" dir="0" index="0" bw="32" slack="1"/>
<pin id="1928" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="as_load_5 as_load_17 as_load_29 as_load_41 as_load_53 as_load_65 as_load_77 as_load_89 "/>
</bind>
</comp>

<comp id="1931" class="1005" name="reg_1931">
<pin_list>
<pin id="1932" dir="0" index="0" bw="32" slack="1"/>
<pin id="1933" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="as_load_6 as_load_18 as_load_30 as_load_42 as_load_54 as_load_66 as_load_78 as_load_90 "/>
</bind>
</comp>

<comp id="1936" class="1005" name="reg_1936">
<pin_list>
<pin id="1937" dir="0" index="0" bw="32" slack="1"/>
<pin id="1938" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="as_load_7 as_load_19 as_load_31 as_load_43 as_load_55 as_load_67 as_load_79 as_load_91 "/>
</bind>
</comp>

<comp id="1941" class="1005" name="reg_1941">
<pin_list>
<pin id="1942" dir="0" index="0" bw="32" slack="1"/>
<pin id="1943" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="as_load_8 as_load_20 as_load_32 as_load_44 as_load_56 as_load_68 as_load_80 as_load_92 "/>
</bind>
</comp>

<comp id="1946" class="1005" name="reg_1946">
<pin_list>
<pin id="1947" dir="0" index="0" bw="32" slack="1"/>
<pin id="1948" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="as_load_9 as_load_21 as_load_33 as_load_45 as_load_57 as_load_69 as_load_81 as_load_93 "/>
</bind>
</comp>

<comp id="1951" class="1005" name="reg_1951">
<pin_list>
<pin id="1952" dir="0" index="0" bw="32" slack="1"/>
<pin id="1953" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="as_load_10 as_load_22 as_load_34 as_load_46 as_load_58 as_load_70 as_load_82 as_load_94 "/>
</bind>
</comp>

<comp id="1956" class="1005" name="reg_1956">
<pin_list>
<pin id="1957" dir="0" index="0" bw="32" slack="1"/>
<pin id="1958" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="as_load_11 as_load_23 as_load_35 as_load_47 as_load_59 as_load_71 as_load_83 as_load_95 "/>
</bind>
</comp>

<comp id="1961" class="1005" name="reg_1961">
<pin_list>
<pin id="1962" dir="0" index="0" bw="64" slack="1"/>
<pin id="1963" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp tmp_12 tmp_24 tmp_36 tmp_48 tmp_60 tmp_72 tmp_84 tmp_96 "/>
</bind>
</comp>

<comp id="1966" class="1005" name="reg_1966">
<pin_list>
<pin id="1967" dir="0" index="0" bw="64" slack="1"/>
<pin id="1968" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_13 tmp_25 tmp_37 tmp_49 tmp_61 tmp_73 tmp_85 tmp_97 "/>
</bind>
</comp>

<comp id="1971" class="1005" name="reg_1971">
<pin_list>
<pin id="1972" dir="0" index="0" bw="64" slack="1"/>
<pin id="1973" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 tmp_14 tmp_26 tmp_38 tmp_50 tmp_62 tmp_74 tmp_86 tmp_98 "/>
</bind>
</comp>

<comp id="1976" class="1005" name="reg_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="64" slack="1"/>
<pin id="1978" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 tmp_15 tmp_100 tmp_39 tmp_51 tmp_63 tmp_75 tmp_87 tmp_99 "/>
</bind>
</comp>

<comp id="1981" class="1005" name="reg_1981">
<pin_list>
<pin id="1982" dir="0" index="0" bw="64" slack="1"/>
<pin id="1983" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 tmp_27 tmp_28 tmp_40 tmp_52 tmp_64 tmp_76 tmp_88 "/>
</bind>
</comp>

<comp id="1986" class="1005" name="reg_1986">
<pin_list>
<pin id="1987" dir="0" index="0" bw="64" slack="1"/>
<pin id="1988" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 tmp_17 tmp_29 tmp_41 tmp_53 tmp_65 tmp_77 tmp_89 "/>
</bind>
</comp>

<comp id="1991" class="1005" name="reg_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="64" slack="1"/>
<pin id="1993" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 tmp_18 tmp_30 tmp_42 tmp_54 tmp_66 tmp_78 tmp_90 "/>
</bind>
</comp>

<comp id="1996" class="1005" name="reg_1996">
<pin_list>
<pin id="1997" dir="0" index="0" bw="64" slack="1"/>
<pin id="1998" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 tmp_19 tmp_31 tmp_43 tmp_55 tmp_67 tmp_79 tmp_91 "/>
</bind>
</comp>

<comp id="2001" class="1005" name="reg_2001">
<pin_list>
<pin id="2002" dir="0" index="0" bw="64" slack="1"/>
<pin id="2003" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 tmp_20 tmp_32 tmp_44 tmp_56 tmp_68 tmp_80 tmp_92 "/>
</bind>
</comp>

<comp id="2006" class="1005" name="reg_2006">
<pin_list>
<pin id="2007" dir="0" index="0" bw="64" slack="1"/>
<pin id="2008" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 tmp_21 tmp_33 tmp_45 tmp_57 tmp_69 tmp_81 tmp_93 "/>
</bind>
</comp>

<comp id="2011" class="1005" name="reg_2011">
<pin_list>
<pin id="2012" dir="0" index="0" bw="64" slack="1"/>
<pin id="2013" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 tmp_22 tmp_34 tmp_46 tmp_58 tmp_70 tmp_82 tmp_94 "/>
</bind>
</comp>

<comp id="2016" class="1005" name="reg_2016">
<pin_list>
<pin id="2017" dir="0" index="0" bw="64" slack="1"/>
<pin id="2018" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 tmp_23 tmp_35 tmp_47 tmp_59 tmp_71 tmp_83 tmp_95 "/>
</bind>
</comp>

<comp id="2021" class="1005" name="reg_2021">
<pin_list>
<pin id="2022" dir="0" index="0" bw="64" slack="1"/>
<pin id="2023" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 tmp_1_4 tmp_1_8 tmp_1_11 tmp_1_15 tmp_1_19 tmp_1_23 tmp_1_27 tmp_1_31 tmp_1_35 tmp_1_39 tmp_1_43 tmp_1_47 tmp_1_51 tmp_1_55 tmp_1_59 tmp_1_63 tmp_1_67 tmp_1_71 tmp_1_75 tmp_1_79 tmp_1_83 tmp_1_87 tmp_1_91 tmp_1_95 "/>
</bind>
</comp>

<comp id="2026" class="1005" name="reg_2026">
<pin_list>
<pin id="2027" dir="0" index="0" bw="64" slack="1"/>
<pin id="2028" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1 tmp_1_5 tmp_1_9 tmp_1_12 tmp_1_16 tmp_1_20 tmp_1_24 tmp_1_28 tmp_1_32 tmp_1_36 tmp_1_40 tmp_1_44 tmp_1_48 tmp_1_52 tmp_1_56 tmp_1_60 tmp_1_64 tmp_1_68 tmp_1_72 tmp_1_76 tmp_1_80 tmp_1_84 tmp_1_88 tmp_1_92 tmp_1_96 "/>
</bind>
</comp>

<comp id="2031" class="1005" name="reg_2031">
<pin_list>
<pin id="2032" dir="0" index="0" bw="64" slack="1"/>
<pin id="2033" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_2 tmp_1_6 tmp_1_s tmp_1_13 tmp_1_17 tmp_1_21 tmp_1_25 tmp_1_29 tmp_1_33 tmp_1_37 tmp_1_41 tmp_1_45 tmp_1_49 tmp_1_53 tmp_1_57 tmp_1_61 tmp_1_65 tmp_1_69 tmp_1_73 tmp_1_77 tmp_1_81 tmp_1_85 tmp_1_89 tmp_1_93 tmp_1_97 "/>
</bind>
</comp>

<comp id="2036" class="1005" name="reg_2036">
<pin_list>
<pin id="2037" dir="0" index="0" bw="64" slack="1"/>
<pin id="2038" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_3 tmp_1_7 tmp_1_10 tmp_1_14 tmp_1_18 tmp_1_22 tmp_1_26 tmp_1_30 tmp_1_34 tmp_1_38 tmp_1_42 tmp_1_46 tmp_1_50 tmp_1_54 tmp_1_58 tmp_1_62 tmp_1_66 tmp_1_70 tmp_1_74 tmp_1_78 tmp_1_82 tmp_1_86 tmp_1_90 tmp_1_94 tmp_1_98 "/>
</bind>
</comp>

<comp id="2041" class="1004" name="zext_ln20_fu_2041">
<pin_list>
<pin id="2042" dir="0" index="0" bw="14" slack="0"/>
<pin id="2043" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/2 "/>
</bind>
</comp>

<comp id="2046" class="1004" name="icmp_ln20_fu_2046">
<pin_list>
<pin id="2047" dir="0" index="0" bw="7" slack="0"/>
<pin id="2048" dir="0" index="1" bw="7" slack="0"/>
<pin id="2049" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="2052" class="1004" name="i_fu_2052">
<pin_list>
<pin id="2053" dir="0" index="0" bw="7" slack="0"/>
<pin id="2054" dir="0" index="1" bw="1" slack="0"/>
<pin id="2055" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="2058" class="1004" name="or_ln24_fu_2058">
<pin_list>
<pin id="2059" dir="0" index="0" bw="14" slack="0"/>
<pin id="2060" dir="0" index="1" bw="14" slack="0"/>
<pin id="2061" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24/2 "/>
</bind>
</comp>

<comp id="2064" class="1004" name="zext_ln24_fu_2064">
<pin_list>
<pin id="2065" dir="0" index="0" bw="14" slack="0"/>
<pin id="2066" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="2069" class="1004" name="or_ln24_1_fu_2069">
<pin_list>
<pin id="2070" dir="0" index="0" bw="14" slack="1"/>
<pin id="2071" dir="0" index="1" bw="14" slack="0"/>
<pin id="2072" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24_1/3 "/>
</bind>
</comp>

<comp id="2075" class="1004" name="zext_ln24_1_fu_2075">
<pin_list>
<pin id="2076" dir="0" index="0" bw="14" slack="0"/>
<pin id="2077" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/3 "/>
</bind>
</comp>

<comp id="2080" class="1004" name="or_ln24_2_fu_2080">
<pin_list>
<pin id="2081" dir="0" index="0" bw="14" slack="1"/>
<pin id="2082" dir="0" index="1" bw="14" slack="0"/>
<pin id="2083" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24_2/3 "/>
</bind>
</comp>

<comp id="2086" class="1004" name="zext_ln24_2_fu_2086">
<pin_list>
<pin id="2087" dir="0" index="0" bw="14" slack="0"/>
<pin id="2088" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_2/3 "/>
</bind>
</comp>

<comp id="2091" class="1004" name="add_ln24_fu_2091">
<pin_list>
<pin id="2092" dir="0" index="0" bw="14" slack="2"/>
<pin id="2093" dir="0" index="1" bw="4" slack="0"/>
<pin id="2094" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/4 "/>
</bind>
</comp>

<comp id="2097" class="1004" name="zext_ln24_3_fu_2097">
<pin_list>
<pin id="2098" dir="0" index="0" bw="14" slack="0"/>
<pin id="2099" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_3/4 "/>
</bind>
</comp>

<comp id="2102" class="1004" name="add_ln24_1_fu_2102">
<pin_list>
<pin id="2103" dir="0" index="0" bw="14" slack="2"/>
<pin id="2104" dir="0" index="1" bw="4" slack="0"/>
<pin id="2105" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/4 "/>
</bind>
</comp>

<comp id="2108" class="1004" name="zext_ln24_4_fu_2108">
<pin_list>
<pin id="2109" dir="0" index="0" bw="14" slack="0"/>
<pin id="2110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_4/4 "/>
</bind>
</comp>

<comp id="2113" class="1004" name="add_ln24_2_fu_2113">
<pin_list>
<pin id="2114" dir="0" index="0" bw="14" slack="3"/>
<pin id="2115" dir="0" index="1" bw="4" slack="0"/>
<pin id="2116" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_2/5 "/>
</bind>
</comp>

<comp id="2119" class="1004" name="zext_ln24_5_fu_2119">
<pin_list>
<pin id="2120" dir="0" index="0" bw="14" slack="0"/>
<pin id="2121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_5/5 "/>
</bind>
</comp>

<comp id="2124" class="1004" name="add_ln24_3_fu_2124">
<pin_list>
<pin id="2125" dir="0" index="0" bw="14" slack="3"/>
<pin id="2126" dir="0" index="1" bw="4" slack="0"/>
<pin id="2127" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_3/5 "/>
</bind>
</comp>

<comp id="2130" class="1004" name="zext_ln24_6_fu_2130">
<pin_list>
<pin id="2131" dir="0" index="0" bw="14" slack="0"/>
<pin id="2132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_6/5 "/>
</bind>
</comp>

<comp id="2135" class="1004" name="add_ln24_4_fu_2135">
<pin_list>
<pin id="2136" dir="0" index="0" bw="14" slack="4"/>
<pin id="2137" dir="0" index="1" bw="5" slack="0"/>
<pin id="2138" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_4/6 "/>
</bind>
</comp>

<comp id="2141" class="1004" name="zext_ln24_7_fu_2141">
<pin_list>
<pin id="2142" dir="0" index="0" bw="14" slack="0"/>
<pin id="2143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_7/6 "/>
</bind>
</comp>

<comp id="2146" class="1004" name="add_ln24_5_fu_2146">
<pin_list>
<pin id="2147" dir="0" index="0" bw="14" slack="4"/>
<pin id="2148" dir="0" index="1" bw="5" slack="0"/>
<pin id="2149" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_5/6 "/>
</bind>
</comp>

<comp id="2152" class="1004" name="zext_ln24_8_fu_2152">
<pin_list>
<pin id="2153" dir="0" index="0" bw="14" slack="0"/>
<pin id="2154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_8/6 "/>
</bind>
</comp>

<comp id="2157" class="1004" name="add_ln24_6_fu_2157">
<pin_list>
<pin id="2158" dir="0" index="0" bw="14" slack="5"/>
<pin id="2159" dir="0" index="1" bw="5" slack="0"/>
<pin id="2160" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_6/7 "/>
</bind>
</comp>

<comp id="2163" class="1004" name="zext_ln24_9_fu_2163">
<pin_list>
<pin id="2164" dir="0" index="0" bw="14" slack="0"/>
<pin id="2165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_9/7 "/>
</bind>
</comp>

<comp id="2168" class="1004" name="add_ln24_7_fu_2168">
<pin_list>
<pin id="2169" dir="0" index="0" bw="14" slack="5"/>
<pin id="2170" dir="0" index="1" bw="5" slack="0"/>
<pin id="2171" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_7/7 "/>
</bind>
</comp>

<comp id="2174" class="1004" name="zext_ln24_10_fu_2174">
<pin_list>
<pin id="2175" dir="0" index="0" bw="14" slack="0"/>
<pin id="2176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_10/7 "/>
</bind>
</comp>

<comp id="2179" class="1004" name="add_ln24_8_fu_2179">
<pin_list>
<pin id="2180" dir="0" index="0" bw="14" slack="6"/>
<pin id="2181" dir="0" index="1" bw="5" slack="0"/>
<pin id="2182" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_8/8 "/>
</bind>
</comp>

<comp id="2185" class="1004" name="zext_ln24_11_fu_2185">
<pin_list>
<pin id="2186" dir="0" index="0" bw="14" slack="0"/>
<pin id="2187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_11/8 "/>
</bind>
</comp>

<comp id="2190" class="1004" name="add_ln24_9_fu_2190">
<pin_list>
<pin id="2191" dir="0" index="0" bw="14" slack="6"/>
<pin id="2192" dir="0" index="1" bw="5" slack="0"/>
<pin id="2193" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_9/8 "/>
</bind>
</comp>

<comp id="2196" class="1004" name="zext_ln24_12_fu_2196">
<pin_list>
<pin id="2197" dir="0" index="0" bw="14" slack="0"/>
<pin id="2198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_12/8 "/>
</bind>
</comp>

<comp id="2201" class="1004" name="add_ln24_10_fu_2201">
<pin_list>
<pin id="2202" dir="0" index="0" bw="14" slack="7"/>
<pin id="2203" dir="0" index="1" bw="5" slack="0"/>
<pin id="2204" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_10/9 "/>
</bind>
</comp>

<comp id="2207" class="1004" name="zext_ln24_13_fu_2207">
<pin_list>
<pin id="2208" dir="0" index="0" bw="14" slack="0"/>
<pin id="2209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_13/9 "/>
</bind>
</comp>

<comp id="2212" class="1004" name="add_ln24_11_fu_2212">
<pin_list>
<pin id="2213" dir="0" index="0" bw="14" slack="7"/>
<pin id="2214" dir="0" index="1" bw="5" slack="0"/>
<pin id="2215" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_11/9 "/>
</bind>
</comp>

<comp id="2218" class="1004" name="zext_ln24_14_fu_2218">
<pin_list>
<pin id="2219" dir="0" index="0" bw="14" slack="0"/>
<pin id="2220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_14/9 "/>
</bind>
</comp>

<comp id="2223" class="1004" name="add_ln24_12_fu_2223">
<pin_list>
<pin id="2224" dir="0" index="0" bw="14" slack="8"/>
<pin id="2225" dir="0" index="1" bw="6" slack="0"/>
<pin id="2226" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_12/10 "/>
</bind>
</comp>

<comp id="2229" class="1004" name="zext_ln24_15_fu_2229">
<pin_list>
<pin id="2230" dir="0" index="0" bw="14" slack="0"/>
<pin id="2231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_15/10 "/>
</bind>
</comp>

<comp id="2234" class="1004" name="add_ln24_13_fu_2234">
<pin_list>
<pin id="2235" dir="0" index="0" bw="14" slack="8"/>
<pin id="2236" dir="0" index="1" bw="6" slack="0"/>
<pin id="2237" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_13/10 "/>
</bind>
</comp>

<comp id="2240" class="1004" name="zext_ln24_16_fu_2240">
<pin_list>
<pin id="2241" dir="0" index="0" bw="14" slack="0"/>
<pin id="2242" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_16/10 "/>
</bind>
</comp>

<comp id="2245" class="1004" name="add_ln24_14_fu_2245">
<pin_list>
<pin id="2246" dir="0" index="0" bw="14" slack="9"/>
<pin id="2247" dir="0" index="1" bw="6" slack="0"/>
<pin id="2248" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_14/11 "/>
</bind>
</comp>

<comp id="2251" class="1004" name="zext_ln24_17_fu_2251">
<pin_list>
<pin id="2252" dir="0" index="0" bw="14" slack="0"/>
<pin id="2253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_17/11 "/>
</bind>
</comp>

<comp id="2256" class="1004" name="add_ln24_15_fu_2256">
<pin_list>
<pin id="2257" dir="0" index="0" bw="14" slack="9"/>
<pin id="2258" dir="0" index="1" bw="6" slack="0"/>
<pin id="2259" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_15/11 "/>
</bind>
</comp>

<comp id="2262" class="1004" name="zext_ln24_18_fu_2262">
<pin_list>
<pin id="2263" dir="0" index="0" bw="14" slack="0"/>
<pin id="2264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_18/11 "/>
</bind>
</comp>

<comp id="2267" class="1004" name="add_ln24_16_fu_2267">
<pin_list>
<pin id="2268" dir="0" index="0" bw="14" slack="10"/>
<pin id="2269" dir="0" index="1" bw="6" slack="0"/>
<pin id="2270" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_16/12 "/>
</bind>
</comp>

<comp id="2273" class="1004" name="zext_ln24_19_fu_2273">
<pin_list>
<pin id="2274" dir="0" index="0" bw="14" slack="0"/>
<pin id="2275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_19/12 "/>
</bind>
</comp>

<comp id="2278" class="1004" name="add_ln24_17_fu_2278">
<pin_list>
<pin id="2279" dir="0" index="0" bw="14" slack="10"/>
<pin id="2280" dir="0" index="1" bw="6" slack="0"/>
<pin id="2281" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_17/12 "/>
</bind>
</comp>

<comp id="2284" class="1004" name="zext_ln24_20_fu_2284">
<pin_list>
<pin id="2285" dir="0" index="0" bw="14" slack="0"/>
<pin id="2286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_20/12 "/>
</bind>
</comp>

<comp id="2289" class="1004" name="add_ln24_18_fu_2289">
<pin_list>
<pin id="2290" dir="0" index="0" bw="14" slack="11"/>
<pin id="2291" dir="0" index="1" bw="6" slack="0"/>
<pin id="2292" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_18/13 "/>
</bind>
</comp>

<comp id="2295" class="1004" name="zext_ln24_21_fu_2295">
<pin_list>
<pin id="2296" dir="0" index="0" bw="14" slack="0"/>
<pin id="2297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_21/13 "/>
</bind>
</comp>

<comp id="2300" class="1004" name="add_ln24_19_fu_2300">
<pin_list>
<pin id="2301" dir="0" index="0" bw="14" slack="11"/>
<pin id="2302" dir="0" index="1" bw="6" slack="0"/>
<pin id="2303" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_19/13 "/>
</bind>
</comp>

<comp id="2306" class="1004" name="zext_ln24_22_fu_2306">
<pin_list>
<pin id="2307" dir="0" index="0" bw="14" slack="0"/>
<pin id="2308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_22/13 "/>
</bind>
</comp>

<comp id="2311" class="1004" name="add_ln24_20_fu_2311">
<pin_list>
<pin id="2312" dir="0" index="0" bw="14" slack="12"/>
<pin id="2313" dir="0" index="1" bw="6" slack="0"/>
<pin id="2314" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_20/14 "/>
</bind>
</comp>

<comp id="2317" class="1004" name="zext_ln24_23_fu_2317">
<pin_list>
<pin id="2318" dir="0" index="0" bw="14" slack="0"/>
<pin id="2319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_23/14 "/>
</bind>
</comp>

<comp id="2322" class="1004" name="add_ln24_21_fu_2322">
<pin_list>
<pin id="2323" dir="0" index="0" bw="14" slack="12"/>
<pin id="2324" dir="0" index="1" bw="6" slack="0"/>
<pin id="2325" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_21/14 "/>
</bind>
</comp>

<comp id="2328" class="1004" name="zext_ln24_24_fu_2328">
<pin_list>
<pin id="2329" dir="0" index="0" bw="14" slack="0"/>
<pin id="2330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_24/14 "/>
</bind>
</comp>

<comp id="2333" class="1004" name="add_ln24_22_fu_2333">
<pin_list>
<pin id="2334" dir="0" index="0" bw="14" slack="13"/>
<pin id="2335" dir="0" index="1" bw="6" slack="0"/>
<pin id="2336" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_22/15 "/>
</bind>
</comp>

<comp id="2339" class="1004" name="zext_ln24_25_fu_2339">
<pin_list>
<pin id="2340" dir="0" index="0" bw="14" slack="0"/>
<pin id="2341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_25/15 "/>
</bind>
</comp>

<comp id="2344" class="1004" name="add_ln24_23_fu_2344">
<pin_list>
<pin id="2345" dir="0" index="0" bw="14" slack="13"/>
<pin id="2346" dir="0" index="1" bw="6" slack="0"/>
<pin id="2347" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_23/15 "/>
</bind>
</comp>

<comp id="2350" class="1004" name="zext_ln24_26_fu_2350">
<pin_list>
<pin id="2351" dir="0" index="0" bw="14" slack="0"/>
<pin id="2352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_26/15 "/>
</bind>
</comp>

<comp id="2355" class="1004" name="add_ln24_24_fu_2355">
<pin_list>
<pin id="2356" dir="0" index="0" bw="14" slack="14"/>
<pin id="2357" dir="0" index="1" bw="6" slack="0"/>
<pin id="2358" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_24/16 "/>
</bind>
</comp>

<comp id="2361" class="1004" name="zext_ln24_27_fu_2361">
<pin_list>
<pin id="2362" dir="0" index="0" bw="14" slack="0"/>
<pin id="2363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_27/16 "/>
</bind>
</comp>

<comp id="2366" class="1004" name="add_ln24_25_fu_2366">
<pin_list>
<pin id="2367" dir="0" index="0" bw="14" slack="14"/>
<pin id="2368" dir="0" index="1" bw="6" slack="0"/>
<pin id="2369" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_25/16 "/>
</bind>
</comp>

<comp id="2372" class="1004" name="zext_ln24_28_fu_2372">
<pin_list>
<pin id="2373" dir="0" index="0" bw="14" slack="0"/>
<pin id="2374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_28/16 "/>
</bind>
</comp>

<comp id="2377" class="1004" name="add_ln24_26_fu_2377">
<pin_list>
<pin id="2378" dir="0" index="0" bw="14" slack="15"/>
<pin id="2379" dir="0" index="1" bw="6" slack="0"/>
<pin id="2380" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_26/17 "/>
</bind>
</comp>

<comp id="2383" class="1004" name="zext_ln24_29_fu_2383">
<pin_list>
<pin id="2384" dir="0" index="0" bw="14" slack="0"/>
<pin id="2385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_29/17 "/>
</bind>
</comp>

<comp id="2388" class="1004" name="add_ln24_27_fu_2388">
<pin_list>
<pin id="2389" dir="0" index="0" bw="14" slack="15"/>
<pin id="2390" dir="0" index="1" bw="6" slack="0"/>
<pin id="2391" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_27/17 "/>
</bind>
</comp>

<comp id="2394" class="1004" name="zext_ln24_30_fu_2394">
<pin_list>
<pin id="2395" dir="0" index="0" bw="14" slack="0"/>
<pin id="2396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_30/17 "/>
</bind>
</comp>

<comp id="2399" class="1004" name="add_ln24_28_fu_2399">
<pin_list>
<pin id="2400" dir="0" index="0" bw="14" slack="16"/>
<pin id="2401" dir="0" index="1" bw="7" slack="0"/>
<pin id="2402" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_28/18 "/>
</bind>
</comp>

<comp id="2405" class="1004" name="zext_ln24_31_fu_2405">
<pin_list>
<pin id="2406" dir="0" index="0" bw="14" slack="0"/>
<pin id="2407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_31/18 "/>
</bind>
</comp>

<comp id="2410" class="1004" name="add_ln24_29_fu_2410">
<pin_list>
<pin id="2411" dir="0" index="0" bw="14" slack="16"/>
<pin id="2412" dir="0" index="1" bw="7" slack="0"/>
<pin id="2413" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_29/18 "/>
</bind>
</comp>

<comp id="2416" class="1004" name="zext_ln24_32_fu_2416">
<pin_list>
<pin id="2417" dir="0" index="0" bw="14" slack="0"/>
<pin id="2418" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_32/18 "/>
</bind>
</comp>

<comp id="2421" class="1004" name="add_ln24_30_fu_2421">
<pin_list>
<pin id="2422" dir="0" index="0" bw="14" slack="17"/>
<pin id="2423" dir="0" index="1" bw="7" slack="0"/>
<pin id="2424" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_30/19 "/>
</bind>
</comp>

<comp id="2427" class="1004" name="zext_ln24_33_fu_2427">
<pin_list>
<pin id="2428" dir="0" index="0" bw="14" slack="0"/>
<pin id="2429" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_33/19 "/>
</bind>
</comp>

<comp id="2432" class="1004" name="add_ln24_31_fu_2432">
<pin_list>
<pin id="2433" dir="0" index="0" bw="14" slack="17"/>
<pin id="2434" dir="0" index="1" bw="7" slack="0"/>
<pin id="2435" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_31/19 "/>
</bind>
</comp>

<comp id="2438" class="1004" name="zext_ln24_34_fu_2438">
<pin_list>
<pin id="2439" dir="0" index="0" bw="14" slack="0"/>
<pin id="2440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_34/19 "/>
</bind>
</comp>

<comp id="2443" class="1004" name="add_ln24_32_fu_2443">
<pin_list>
<pin id="2444" dir="0" index="0" bw="14" slack="18"/>
<pin id="2445" dir="0" index="1" bw="7" slack="0"/>
<pin id="2446" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_32/20 "/>
</bind>
</comp>

<comp id="2449" class="1004" name="zext_ln24_35_fu_2449">
<pin_list>
<pin id="2450" dir="0" index="0" bw="14" slack="0"/>
<pin id="2451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_35/20 "/>
</bind>
</comp>

<comp id="2454" class="1004" name="add_ln24_33_fu_2454">
<pin_list>
<pin id="2455" dir="0" index="0" bw="14" slack="18"/>
<pin id="2456" dir="0" index="1" bw="7" slack="0"/>
<pin id="2457" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_33/20 "/>
</bind>
</comp>

<comp id="2460" class="1004" name="zext_ln24_36_fu_2460">
<pin_list>
<pin id="2461" dir="0" index="0" bw="14" slack="0"/>
<pin id="2462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_36/20 "/>
</bind>
</comp>

<comp id="2465" class="1004" name="add_ln24_34_fu_2465">
<pin_list>
<pin id="2466" dir="0" index="0" bw="14" slack="19"/>
<pin id="2467" dir="0" index="1" bw="7" slack="0"/>
<pin id="2468" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_34/21 "/>
</bind>
</comp>

<comp id="2471" class="1004" name="zext_ln24_37_fu_2471">
<pin_list>
<pin id="2472" dir="0" index="0" bw="14" slack="0"/>
<pin id="2473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_37/21 "/>
</bind>
</comp>

<comp id="2476" class="1004" name="add_ln24_35_fu_2476">
<pin_list>
<pin id="2477" dir="0" index="0" bw="14" slack="19"/>
<pin id="2478" dir="0" index="1" bw="7" slack="0"/>
<pin id="2479" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_35/21 "/>
</bind>
</comp>

<comp id="2482" class="1004" name="zext_ln24_38_fu_2482">
<pin_list>
<pin id="2483" dir="0" index="0" bw="14" slack="0"/>
<pin id="2484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_38/21 "/>
</bind>
</comp>

<comp id="2487" class="1004" name="add_ln24_36_fu_2487">
<pin_list>
<pin id="2488" dir="0" index="0" bw="14" slack="20"/>
<pin id="2489" dir="0" index="1" bw="7" slack="0"/>
<pin id="2490" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_36/22 "/>
</bind>
</comp>

<comp id="2493" class="1004" name="zext_ln24_39_fu_2493">
<pin_list>
<pin id="2494" dir="0" index="0" bw="14" slack="0"/>
<pin id="2495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_39/22 "/>
</bind>
</comp>

<comp id="2498" class="1004" name="add_ln24_37_fu_2498">
<pin_list>
<pin id="2499" dir="0" index="0" bw="14" slack="20"/>
<pin id="2500" dir="0" index="1" bw="7" slack="0"/>
<pin id="2501" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_37/22 "/>
</bind>
</comp>

<comp id="2504" class="1004" name="zext_ln24_40_fu_2504">
<pin_list>
<pin id="2505" dir="0" index="0" bw="14" slack="0"/>
<pin id="2506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_40/22 "/>
</bind>
</comp>

<comp id="2509" class="1004" name="add_ln24_38_fu_2509">
<pin_list>
<pin id="2510" dir="0" index="0" bw="14" slack="21"/>
<pin id="2511" dir="0" index="1" bw="7" slack="0"/>
<pin id="2512" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_38/23 "/>
</bind>
</comp>

<comp id="2515" class="1004" name="zext_ln24_41_fu_2515">
<pin_list>
<pin id="2516" dir="0" index="0" bw="14" slack="0"/>
<pin id="2517" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_41/23 "/>
</bind>
</comp>

<comp id="2520" class="1004" name="add_ln24_39_fu_2520">
<pin_list>
<pin id="2521" dir="0" index="0" bw="14" slack="21"/>
<pin id="2522" dir="0" index="1" bw="7" slack="0"/>
<pin id="2523" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_39/23 "/>
</bind>
</comp>

<comp id="2526" class="1004" name="zext_ln24_42_fu_2526">
<pin_list>
<pin id="2527" dir="0" index="0" bw="14" slack="0"/>
<pin id="2528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_42/23 "/>
</bind>
</comp>

<comp id="2531" class="1004" name="add_ln24_40_fu_2531">
<pin_list>
<pin id="2532" dir="0" index="0" bw="14" slack="22"/>
<pin id="2533" dir="0" index="1" bw="7" slack="0"/>
<pin id="2534" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_40/24 "/>
</bind>
</comp>

<comp id="2537" class="1004" name="zext_ln24_43_fu_2537">
<pin_list>
<pin id="2538" dir="0" index="0" bw="14" slack="0"/>
<pin id="2539" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_43/24 "/>
</bind>
</comp>

<comp id="2542" class="1004" name="add_ln24_41_fu_2542">
<pin_list>
<pin id="2543" dir="0" index="0" bw="14" slack="22"/>
<pin id="2544" dir="0" index="1" bw="7" slack="0"/>
<pin id="2545" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_41/24 "/>
</bind>
</comp>

<comp id="2548" class="1004" name="zext_ln24_44_fu_2548">
<pin_list>
<pin id="2549" dir="0" index="0" bw="14" slack="0"/>
<pin id="2550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_44/24 "/>
</bind>
</comp>

<comp id="2553" class="1004" name="add_ln24_42_fu_2553">
<pin_list>
<pin id="2554" dir="0" index="0" bw="14" slack="23"/>
<pin id="2555" dir="0" index="1" bw="7" slack="0"/>
<pin id="2556" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_42/25 "/>
</bind>
</comp>

<comp id="2559" class="1004" name="zext_ln24_45_fu_2559">
<pin_list>
<pin id="2560" dir="0" index="0" bw="14" slack="0"/>
<pin id="2561" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_45/25 "/>
</bind>
</comp>

<comp id="2564" class="1004" name="add_ln24_43_fu_2564">
<pin_list>
<pin id="2565" dir="0" index="0" bw="14" slack="23"/>
<pin id="2566" dir="0" index="1" bw="7" slack="0"/>
<pin id="2567" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_43/25 "/>
</bind>
</comp>

<comp id="2570" class="1004" name="zext_ln24_46_fu_2570">
<pin_list>
<pin id="2571" dir="0" index="0" bw="14" slack="0"/>
<pin id="2572" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_46/25 "/>
</bind>
</comp>

<comp id="2575" class="1004" name="add_ln24_44_fu_2575">
<pin_list>
<pin id="2576" dir="0" index="0" bw="14" slack="24"/>
<pin id="2577" dir="0" index="1" bw="7" slack="0"/>
<pin id="2578" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_44/26 "/>
</bind>
</comp>

<comp id="2581" class="1004" name="zext_ln24_47_fu_2581">
<pin_list>
<pin id="2582" dir="0" index="0" bw="14" slack="0"/>
<pin id="2583" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_47/26 "/>
</bind>
</comp>

<comp id="2586" class="1004" name="add_ln24_45_fu_2586">
<pin_list>
<pin id="2587" dir="0" index="0" bw="14" slack="24"/>
<pin id="2588" dir="0" index="1" bw="7" slack="0"/>
<pin id="2589" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_45/26 "/>
</bind>
</comp>

<comp id="2592" class="1004" name="zext_ln24_48_fu_2592">
<pin_list>
<pin id="2593" dir="0" index="0" bw="14" slack="0"/>
<pin id="2594" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_48/26 "/>
</bind>
</comp>

<comp id="2597" class="1004" name="add_ln24_46_fu_2597">
<pin_list>
<pin id="2598" dir="0" index="0" bw="14" slack="25"/>
<pin id="2599" dir="0" index="1" bw="7" slack="0"/>
<pin id="2600" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_46/27 "/>
</bind>
</comp>

<comp id="2603" class="1004" name="zext_ln24_49_fu_2603">
<pin_list>
<pin id="2604" dir="0" index="0" bw="14" slack="0"/>
<pin id="2605" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_49/27 "/>
</bind>
</comp>

<comp id="2608" class="1004" name="add_ln24_47_fu_2608">
<pin_list>
<pin id="2609" dir="0" index="0" bw="14" slack="25"/>
<pin id="2610" dir="0" index="1" bw="7" slack="0"/>
<pin id="2611" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_47/27 "/>
</bind>
</comp>

<comp id="2614" class="1004" name="zext_ln24_50_fu_2614">
<pin_list>
<pin id="2615" dir="0" index="0" bw="14" slack="0"/>
<pin id="2616" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_50/27 "/>
</bind>
</comp>

<comp id="2619" class="1004" name="add_ln24_48_fu_2619">
<pin_list>
<pin id="2620" dir="0" index="0" bw="14" slack="26"/>
<pin id="2621" dir="0" index="1" bw="7" slack="0"/>
<pin id="2622" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_48/28 "/>
</bind>
</comp>

<comp id="2625" class="1004" name="zext_ln24_51_fu_2625">
<pin_list>
<pin id="2626" dir="0" index="0" bw="14" slack="0"/>
<pin id="2627" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_51/28 "/>
</bind>
</comp>

<comp id="2630" class="1004" name="add_ln24_49_fu_2630">
<pin_list>
<pin id="2631" dir="0" index="0" bw="14" slack="26"/>
<pin id="2632" dir="0" index="1" bw="7" slack="0"/>
<pin id="2633" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_49/28 "/>
</bind>
</comp>

<comp id="2636" class="1004" name="zext_ln24_52_fu_2636">
<pin_list>
<pin id="2637" dir="0" index="0" bw="14" slack="0"/>
<pin id="2638" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_52/28 "/>
</bind>
</comp>

<comp id="2641" class="1004" name="add_ln24_50_fu_2641">
<pin_list>
<pin id="2642" dir="0" index="0" bw="14" slack="27"/>
<pin id="2643" dir="0" index="1" bw="7" slack="0"/>
<pin id="2644" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_50/29 "/>
</bind>
</comp>

<comp id="2647" class="1004" name="zext_ln24_53_fu_2647">
<pin_list>
<pin id="2648" dir="0" index="0" bw="14" slack="0"/>
<pin id="2649" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_53/29 "/>
</bind>
</comp>

<comp id="2652" class="1004" name="add_ln24_51_fu_2652">
<pin_list>
<pin id="2653" dir="0" index="0" bw="14" slack="27"/>
<pin id="2654" dir="0" index="1" bw="7" slack="0"/>
<pin id="2655" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_51/29 "/>
</bind>
</comp>

<comp id="2658" class="1004" name="zext_ln24_54_fu_2658">
<pin_list>
<pin id="2659" dir="0" index="0" bw="14" slack="0"/>
<pin id="2660" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_54/29 "/>
</bind>
</comp>

<comp id="2663" class="1004" name="add_ln24_52_fu_2663">
<pin_list>
<pin id="2664" dir="0" index="0" bw="14" slack="28"/>
<pin id="2665" dir="0" index="1" bw="7" slack="0"/>
<pin id="2666" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_52/30 "/>
</bind>
</comp>

<comp id="2669" class="1004" name="zext_ln24_55_fu_2669">
<pin_list>
<pin id="2670" dir="0" index="0" bw="14" slack="0"/>
<pin id="2671" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_55/30 "/>
</bind>
</comp>

<comp id="2674" class="1004" name="add_ln24_53_fu_2674">
<pin_list>
<pin id="2675" dir="0" index="0" bw="14" slack="28"/>
<pin id="2676" dir="0" index="1" bw="7" slack="0"/>
<pin id="2677" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_53/30 "/>
</bind>
</comp>

<comp id="2680" class="1004" name="zext_ln24_56_fu_2680">
<pin_list>
<pin id="2681" dir="0" index="0" bw="14" slack="0"/>
<pin id="2682" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_56/30 "/>
</bind>
</comp>

<comp id="2685" class="1004" name="add_ln24_54_fu_2685">
<pin_list>
<pin id="2686" dir="0" index="0" bw="14" slack="29"/>
<pin id="2687" dir="0" index="1" bw="7" slack="0"/>
<pin id="2688" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_54/31 "/>
</bind>
</comp>

<comp id="2691" class="1004" name="zext_ln24_57_fu_2691">
<pin_list>
<pin id="2692" dir="0" index="0" bw="14" slack="0"/>
<pin id="2693" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_57/31 "/>
</bind>
</comp>

<comp id="2696" class="1004" name="add_ln24_55_fu_2696">
<pin_list>
<pin id="2697" dir="0" index="0" bw="14" slack="29"/>
<pin id="2698" dir="0" index="1" bw="7" slack="0"/>
<pin id="2699" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_55/31 "/>
</bind>
</comp>

<comp id="2702" class="1004" name="zext_ln24_58_fu_2702">
<pin_list>
<pin id="2703" dir="0" index="0" bw="14" slack="0"/>
<pin id="2704" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_58/31 "/>
</bind>
</comp>

<comp id="2707" class="1004" name="add_ln24_56_fu_2707">
<pin_list>
<pin id="2708" dir="0" index="0" bw="14" slack="30"/>
<pin id="2709" dir="0" index="1" bw="7" slack="0"/>
<pin id="2710" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_56/32 "/>
</bind>
</comp>

<comp id="2713" class="1004" name="zext_ln24_59_fu_2713">
<pin_list>
<pin id="2714" dir="0" index="0" bw="14" slack="0"/>
<pin id="2715" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_59/32 "/>
</bind>
</comp>

<comp id="2718" class="1004" name="add_ln24_57_fu_2718">
<pin_list>
<pin id="2719" dir="0" index="0" bw="14" slack="30"/>
<pin id="2720" dir="0" index="1" bw="7" slack="0"/>
<pin id="2721" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_57/32 "/>
</bind>
</comp>

<comp id="2724" class="1004" name="zext_ln24_60_fu_2724">
<pin_list>
<pin id="2725" dir="0" index="0" bw="14" slack="0"/>
<pin id="2726" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_60/32 "/>
</bind>
</comp>

<comp id="2729" class="1004" name="add_ln24_58_fu_2729">
<pin_list>
<pin id="2730" dir="0" index="0" bw="14" slack="31"/>
<pin id="2731" dir="0" index="1" bw="7" slack="0"/>
<pin id="2732" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_58/33 "/>
</bind>
</comp>

<comp id="2735" class="1004" name="zext_ln24_61_fu_2735">
<pin_list>
<pin id="2736" dir="0" index="0" bw="14" slack="0"/>
<pin id="2737" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_61/33 "/>
</bind>
</comp>

<comp id="2740" class="1004" name="add_ln24_59_fu_2740">
<pin_list>
<pin id="2741" dir="0" index="0" bw="14" slack="31"/>
<pin id="2742" dir="0" index="1" bw="7" slack="0"/>
<pin id="2743" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_59/33 "/>
</bind>
</comp>

<comp id="2746" class="1004" name="zext_ln24_62_fu_2746">
<pin_list>
<pin id="2747" dir="0" index="0" bw="14" slack="0"/>
<pin id="2748" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_62/33 "/>
</bind>
</comp>

<comp id="2751" class="1004" name="add_ln24_60_fu_2751">
<pin_list>
<pin id="2752" dir="0" index="0" bw="14" slack="32"/>
<pin id="2753" dir="0" index="1" bw="8" slack="0"/>
<pin id="2754" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_60/34 "/>
</bind>
</comp>

<comp id="2757" class="1004" name="zext_ln24_63_fu_2757">
<pin_list>
<pin id="2758" dir="0" index="0" bw="14" slack="0"/>
<pin id="2759" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_63/34 "/>
</bind>
</comp>

<comp id="2762" class="1004" name="add_ln24_61_fu_2762">
<pin_list>
<pin id="2763" dir="0" index="0" bw="14" slack="32"/>
<pin id="2764" dir="0" index="1" bw="8" slack="0"/>
<pin id="2765" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_61/34 "/>
</bind>
</comp>

<comp id="2768" class="1004" name="zext_ln24_64_fu_2768">
<pin_list>
<pin id="2769" dir="0" index="0" bw="14" slack="0"/>
<pin id="2770" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_64/34 "/>
</bind>
</comp>

<comp id="2773" class="1004" name="add_ln24_62_fu_2773">
<pin_list>
<pin id="2774" dir="0" index="0" bw="14" slack="33"/>
<pin id="2775" dir="0" index="1" bw="8" slack="0"/>
<pin id="2776" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_62/35 "/>
</bind>
</comp>

<comp id="2779" class="1004" name="zext_ln24_65_fu_2779">
<pin_list>
<pin id="2780" dir="0" index="0" bw="14" slack="0"/>
<pin id="2781" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_65/35 "/>
</bind>
</comp>

<comp id="2784" class="1004" name="add_ln24_63_fu_2784">
<pin_list>
<pin id="2785" dir="0" index="0" bw="14" slack="33"/>
<pin id="2786" dir="0" index="1" bw="8" slack="0"/>
<pin id="2787" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_63/35 "/>
</bind>
</comp>

<comp id="2790" class="1004" name="zext_ln24_66_fu_2790">
<pin_list>
<pin id="2791" dir="0" index="0" bw="14" slack="0"/>
<pin id="2792" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_66/35 "/>
</bind>
</comp>

<comp id="2795" class="1004" name="add_ln24_64_fu_2795">
<pin_list>
<pin id="2796" dir="0" index="0" bw="14" slack="34"/>
<pin id="2797" dir="0" index="1" bw="8" slack="0"/>
<pin id="2798" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_64/36 "/>
</bind>
</comp>

<comp id="2801" class="1004" name="zext_ln24_67_fu_2801">
<pin_list>
<pin id="2802" dir="0" index="0" bw="14" slack="0"/>
<pin id="2803" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_67/36 "/>
</bind>
</comp>

<comp id="2806" class="1004" name="add_ln24_65_fu_2806">
<pin_list>
<pin id="2807" dir="0" index="0" bw="14" slack="34"/>
<pin id="2808" dir="0" index="1" bw="8" slack="0"/>
<pin id="2809" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_65/36 "/>
</bind>
</comp>

<comp id="2812" class="1004" name="zext_ln24_68_fu_2812">
<pin_list>
<pin id="2813" dir="0" index="0" bw="14" slack="0"/>
<pin id="2814" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_68/36 "/>
</bind>
</comp>

<comp id="2817" class="1004" name="add_ln24_66_fu_2817">
<pin_list>
<pin id="2818" dir="0" index="0" bw="14" slack="35"/>
<pin id="2819" dir="0" index="1" bw="8" slack="0"/>
<pin id="2820" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_66/37 "/>
</bind>
</comp>

<comp id="2823" class="1004" name="zext_ln24_69_fu_2823">
<pin_list>
<pin id="2824" dir="0" index="0" bw="14" slack="0"/>
<pin id="2825" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_69/37 "/>
</bind>
</comp>

<comp id="2828" class="1004" name="add_ln24_67_fu_2828">
<pin_list>
<pin id="2829" dir="0" index="0" bw="14" slack="35"/>
<pin id="2830" dir="0" index="1" bw="8" slack="0"/>
<pin id="2831" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_67/37 "/>
</bind>
</comp>

<comp id="2834" class="1004" name="zext_ln24_70_fu_2834">
<pin_list>
<pin id="2835" dir="0" index="0" bw="14" slack="0"/>
<pin id="2836" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_70/37 "/>
</bind>
</comp>

<comp id="2839" class="1004" name="add_ln24_68_fu_2839">
<pin_list>
<pin id="2840" dir="0" index="0" bw="14" slack="36"/>
<pin id="2841" dir="0" index="1" bw="8" slack="0"/>
<pin id="2842" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_68/38 "/>
</bind>
</comp>

<comp id="2845" class="1004" name="zext_ln24_71_fu_2845">
<pin_list>
<pin id="2846" dir="0" index="0" bw="14" slack="0"/>
<pin id="2847" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_71/38 "/>
</bind>
</comp>

<comp id="2850" class="1004" name="add_ln24_69_fu_2850">
<pin_list>
<pin id="2851" dir="0" index="0" bw="14" slack="36"/>
<pin id="2852" dir="0" index="1" bw="8" slack="0"/>
<pin id="2853" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_69/38 "/>
</bind>
</comp>

<comp id="2856" class="1004" name="zext_ln24_72_fu_2856">
<pin_list>
<pin id="2857" dir="0" index="0" bw="14" slack="0"/>
<pin id="2858" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_72/38 "/>
</bind>
</comp>

<comp id="2861" class="1004" name="add_ln24_70_fu_2861">
<pin_list>
<pin id="2862" dir="0" index="0" bw="14" slack="37"/>
<pin id="2863" dir="0" index="1" bw="8" slack="0"/>
<pin id="2864" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_70/39 "/>
</bind>
</comp>

<comp id="2867" class="1004" name="zext_ln24_73_fu_2867">
<pin_list>
<pin id="2868" dir="0" index="0" bw="14" slack="0"/>
<pin id="2869" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_73/39 "/>
</bind>
</comp>

<comp id="2872" class="1004" name="add_ln24_71_fu_2872">
<pin_list>
<pin id="2873" dir="0" index="0" bw="14" slack="37"/>
<pin id="2874" dir="0" index="1" bw="8" slack="0"/>
<pin id="2875" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_71/39 "/>
</bind>
</comp>

<comp id="2878" class="1004" name="zext_ln24_74_fu_2878">
<pin_list>
<pin id="2879" dir="0" index="0" bw="14" slack="0"/>
<pin id="2880" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_74/39 "/>
</bind>
</comp>

<comp id="2883" class="1004" name="add_ln24_72_fu_2883">
<pin_list>
<pin id="2884" dir="0" index="0" bw="14" slack="38"/>
<pin id="2885" dir="0" index="1" bw="8" slack="0"/>
<pin id="2886" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_72/40 "/>
</bind>
</comp>

<comp id="2889" class="1004" name="zext_ln24_75_fu_2889">
<pin_list>
<pin id="2890" dir="0" index="0" bw="14" slack="0"/>
<pin id="2891" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_75/40 "/>
</bind>
</comp>

<comp id="2894" class="1004" name="add_ln24_73_fu_2894">
<pin_list>
<pin id="2895" dir="0" index="0" bw="14" slack="38"/>
<pin id="2896" dir="0" index="1" bw="8" slack="0"/>
<pin id="2897" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_73/40 "/>
</bind>
</comp>

<comp id="2900" class="1004" name="zext_ln24_76_fu_2900">
<pin_list>
<pin id="2901" dir="0" index="0" bw="14" slack="0"/>
<pin id="2902" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_76/40 "/>
</bind>
</comp>

<comp id="2905" class="1004" name="add_ln24_74_fu_2905">
<pin_list>
<pin id="2906" dir="0" index="0" bw="14" slack="39"/>
<pin id="2907" dir="0" index="1" bw="8" slack="0"/>
<pin id="2908" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_74/41 "/>
</bind>
</comp>

<comp id="2911" class="1004" name="zext_ln24_77_fu_2911">
<pin_list>
<pin id="2912" dir="0" index="0" bw="14" slack="0"/>
<pin id="2913" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_77/41 "/>
</bind>
</comp>

<comp id="2916" class="1004" name="add_ln24_75_fu_2916">
<pin_list>
<pin id="2917" dir="0" index="0" bw="14" slack="39"/>
<pin id="2918" dir="0" index="1" bw="8" slack="0"/>
<pin id="2919" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_75/41 "/>
</bind>
</comp>

<comp id="2922" class="1004" name="zext_ln24_78_fu_2922">
<pin_list>
<pin id="2923" dir="0" index="0" bw="14" slack="0"/>
<pin id="2924" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_78/41 "/>
</bind>
</comp>

<comp id="2927" class="1004" name="add_ln24_76_fu_2927">
<pin_list>
<pin id="2928" dir="0" index="0" bw="14" slack="40"/>
<pin id="2929" dir="0" index="1" bw="8" slack="0"/>
<pin id="2930" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_76/42 "/>
</bind>
</comp>

<comp id="2933" class="1004" name="zext_ln24_79_fu_2933">
<pin_list>
<pin id="2934" dir="0" index="0" bw="14" slack="0"/>
<pin id="2935" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_79/42 "/>
</bind>
</comp>

<comp id="2938" class="1004" name="add_ln24_77_fu_2938">
<pin_list>
<pin id="2939" dir="0" index="0" bw="14" slack="40"/>
<pin id="2940" dir="0" index="1" bw="8" slack="0"/>
<pin id="2941" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_77/42 "/>
</bind>
</comp>

<comp id="2944" class="1004" name="zext_ln24_80_fu_2944">
<pin_list>
<pin id="2945" dir="0" index="0" bw="14" slack="0"/>
<pin id="2946" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_80/42 "/>
</bind>
</comp>

<comp id="2949" class="1004" name="add_ln24_78_fu_2949">
<pin_list>
<pin id="2950" dir="0" index="0" bw="14" slack="41"/>
<pin id="2951" dir="0" index="1" bw="8" slack="0"/>
<pin id="2952" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_78/43 "/>
</bind>
</comp>

<comp id="2955" class="1004" name="zext_ln24_81_fu_2955">
<pin_list>
<pin id="2956" dir="0" index="0" bw="14" slack="0"/>
<pin id="2957" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_81/43 "/>
</bind>
</comp>

<comp id="2960" class="1004" name="add_ln24_79_fu_2960">
<pin_list>
<pin id="2961" dir="0" index="0" bw="14" slack="41"/>
<pin id="2962" dir="0" index="1" bw="8" slack="0"/>
<pin id="2963" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_79/43 "/>
</bind>
</comp>

<comp id="2966" class="1004" name="zext_ln24_82_fu_2966">
<pin_list>
<pin id="2967" dir="0" index="0" bw="14" slack="0"/>
<pin id="2968" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_82/43 "/>
</bind>
</comp>

<comp id="2971" class="1004" name="add_ln24_80_fu_2971">
<pin_list>
<pin id="2972" dir="0" index="0" bw="14" slack="42"/>
<pin id="2973" dir="0" index="1" bw="8" slack="0"/>
<pin id="2974" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_80/44 "/>
</bind>
</comp>

<comp id="2977" class="1004" name="zext_ln24_83_fu_2977">
<pin_list>
<pin id="2978" dir="0" index="0" bw="14" slack="0"/>
<pin id="2979" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_83/44 "/>
</bind>
</comp>

<comp id="2982" class="1004" name="add_ln24_81_fu_2982">
<pin_list>
<pin id="2983" dir="0" index="0" bw="14" slack="42"/>
<pin id="2984" dir="0" index="1" bw="8" slack="0"/>
<pin id="2985" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_81/44 "/>
</bind>
</comp>

<comp id="2988" class="1004" name="zext_ln24_84_fu_2988">
<pin_list>
<pin id="2989" dir="0" index="0" bw="14" slack="0"/>
<pin id="2990" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_84/44 "/>
</bind>
</comp>

<comp id="2993" class="1004" name="add_ln24_82_fu_2993">
<pin_list>
<pin id="2994" dir="0" index="0" bw="14" slack="43"/>
<pin id="2995" dir="0" index="1" bw="8" slack="0"/>
<pin id="2996" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_82/45 "/>
</bind>
</comp>

<comp id="2999" class="1004" name="zext_ln24_85_fu_2999">
<pin_list>
<pin id="3000" dir="0" index="0" bw="14" slack="0"/>
<pin id="3001" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_85/45 "/>
</bind>
</comp>

<comp id="3004" class="1004" name="add_ln24_83_fu_3004">
<pin_list>
<pin id="3005" dir="0" index="0" bw="14" slack="43"/>
<pin id="3006" dir="0" index="1" bw="8" slack="0"/>
<pin id="3007" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_83/45 "/>
</bind>
</comp>

<comp id="3010" class="1004" name="zext_ln24_86_fu_3010">
<pin_list>
<pin id="3011" dir="0" index="0" bw="14" slack="0"/>
<pin id="3012" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_86/45 "/>
</bind>
</comp>

<comp id="3015" class="1004" name="add_ln24_84_fu_3015">
<pin_list>
<pin id="3016" dir="0" index="0" bw="14" slack="44"/>
<pin id="3017" dir="0" index="1" bw="8" slack="0"/>
<pin id="3018" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_84/46 "/>
</bind>
</comp>

<comp id="3021" class="1004" name="zext_ln24_87_fu_3021">
<pin_list>
<pin id="3022" dir="0" index="0" bw="14" slack="0"/>
<pin id="3023" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_87/46 "/>
</bind>
</comp>

<comp id="3026" class="1004" name="add_ln24_85_fu_3026">
<pin_list>
<pin id="3027" dir="0" index="0" bw="14" slack="44"/>
<pin id="3028" dir="0" index="1" bw="8" slack="0"/>
<pin id="3029" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_85/46 "/>
</bind>
</comp>

<comp id="3032" class="1004" name="zext_ln24_88_fu_3032">
<pin_list>
<pin id="3033" dir="0" index="0" bw="14" slack="0"/>
<pin id="3034" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_88/46 "/>
</bind>
</comp>

<comp id="3037" class="1004" name="add_ln24_86_fu_3037">
<pin_list>
<pin id="3038" dir="0" index="0" bw="14" slack="45"/>
<pin id="3039" dir="0" index="1" bw="8" slack="0"/>
<pin id="3040" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_86/47 "/>
</bind>
</comp>

<comp id="3043" class="1004" name="zext_ln24_89_fu_3043">
<pin_list>
<pin id="3044" dir="0" index="0" bw="14" slack="0"/>
<pin id="3045" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_89/47 "/>
</bind>
</comp>

<comp id="3048" class="1004" name="add_ln24_87_fu_3048">
<pin_list>
<pin id="3049" dir="0" index="0" bw="14" slack="45"/>
<pin id="3050" dir="0" index="1" bw="8" slack="0"/>
<pin id="3051" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_87/47 "/>
</bind>
</comp>

<comp id="3054" class="1004" name="zext_ln24_90_fu_3054">
<pin_list>
<pin id="3055" dir="0" index="0" bw="14" slack="0"/>
<pin id="3056" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_90/47 "/>
</bind>
</comp>

<comp id="3059" class="1004" name="add_ln24_88_fu_3059">
<pin_list>
<pin id="3060" dir="0" index="0" bw="14" slack="46"/>
<pin id="3061" dir="0" index="1" bw="8" slack="0"/>
<pin id="3062" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_88/48 "/>
</bind>
</comp>

<comp id="3065" class="1004" name="zext_ln24_91_fu_3065">
<pin_list>
<pin id="3066" dir="0" index="0" bw="14" slack="0"/>
<pin id="3067" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_91/48 "/>
</bind>
</comp>

<comp id="3070" class="1004" name="add_ln24_89_fu_3070">
<pin_list>
<pin id="3071" dir="0" index="0" bw="14" slack="46"/>
<pin id="3072" dir="0" index="1" bw="8" slack="0"/>
<pin id="3073" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_89/48 "/>
</bind>
</comp>

<comp id="3076" class="1004" name="zext_ln24_92_fu_3076">
<pin_list>
<pin id="3077" dir="0" index="0" bw="14" slack="0"/>
<pin id="3078" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_92/48 "/>
</bind>
</comp>

<comp id="3081" class="1004" name="add_ln24_90_fu_3081">
<pin_list>
<pin id="3082" dir="0" index="0" bw="14" slack="47"/>
<pin id="3083" dir="0" index="1" bw="8" slack="0"/>
<pin id="3084" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_90/49 "/>
</bind>
</comp>

<comp id="3087" class="1004" name="zext_ln24_93_fu_3087">
<pin_list>
<pin id="3088" dir="0" index="0" bw="14" slack="0"/>
<pin id="3089" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_93/49 "/>
</bind>
</comp>

<comp id="3092" class="1004" name="add_ln24_91_fu_3092">
<pin_list>
<pin id="3093" dir="0" index="0" bw="14" slack="47"/>
<pin id="3094" dir="0" index="1" bw="8" slack="0"/>
<pin id="3095" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_91/49 "/>
</bind>
</comp>

<comp id="3098" class="1004" name="zext_ln24_94_fu_3098">
<pin_list>
<pin id="3099" dir="0" index="0" bw="14" slack="0"/>
<pin id="3100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_94/49 "/>
</bind>
</comp>

<comp id="3103" class="1004" name="add_ln24_92_fu_3103">
<pin_list>
<pin id="3104" dir="0" index="0" bw="14" slack="48"/>
<pin id="3105" dir="0" index="1" bw="8" slack="0"/>
<pin id="3106" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_92/50 "/>
</bind>
</comp>

<comp id="3109" class="1004" name="zext_ln24_95_fu_3109">
<pin_list>
<pin id="3110" dir="0" index="0" bw="14" slack="0"/>
<pin id="3111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_95/50 "/>
</bind>
</comp>

<comp id="3114" class="1004" name="add_ln24_93_fu_3114">
<pin_list>
<pin id="3115" dir="0" index="0" bw="14" slack="48"/>
<pin id="3116" dir="0" index="1" bw="8" slack="0"/>
<pin id="3117" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_93/50 "/>
</bind>
</comp>

<comp id="3120" class="1004" name="zext_ln24_96_fu_3120">
<pin_list>
<pin id="3121" dir="0" index="0" bw="14" slack="0"/>
<pin id="3122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_96/50 "/>
</bind>
</comp>

<comp id="3125" class="1004" name="add_ln24_96_fu_3125">
<pin_list>
<pin id="3126" dir="0" index="0" bw="14" slack="49"/>
<pin id="3127" dir="0" index="1" bw="8" slack="0"/>
<pin id="3128" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_96/51 "/>
</bind>
</comp>

<comp id="3131" class="1004" name="add_ln24_94_fu_3131">
<pin_list>
<pin id="3132" dir="0" index="0" bw="14" slack="49"/>
<pin id="3133" dir="0" index="1" bw="8" slack="0"/>
<pin id="3134" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_94/51 "/>
</bind>
</comp>

<comp id="3137" class="1004" name="zext_ln24_97_fu_3137">
<pin_list>
<pin id="3138" dir="0" index="0" bw="14" slack="0"/>
<pin id="3139" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_97/51 "/>
</bind>
</comp>

<comp id="3142" class="1004" name="add_ln24_95_fu_3142">
<pin_list>
<pin id="3143" dir="0" index="0" bw="14" slack="49"/>
<pin id="3144" dir="0" index="1" bw="8" slack="0"/>
<pin id="3145" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_95/51 "/>
</bind>
</comp>

<comp id="3148" class="1004" name="zext_ln24_98_fu_3148">
<pin_list>
<pin id="3149" dir="0" index="0" bw="14" slack="0"/>
<pin id="3150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_98/51 "/>
</bind>
</comp>

<comp id="3153" class="1005" name="zext_ln20_reg_3153">
<pin_list>
<pin id="3154" dir="0" index="0" bw="64" slack="15"/>
<pin id="3155" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln20 "/>
</bind>
</comp>

<comp id="3161" class="1005" name="i_reg_3161">
<pin_list>
<pin id="3162" dir="0" index="0" bw="7" slack="0"/>
<pin id="3163" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="3166" class="1005" name="as_addr_reg_3166">
<pin_list>
<pin id="3167" dir="0" index="0" bw="14" slack="1"/>
<pin id="3168" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr "/>
</bind>
</comp>

<comp id="3171" class="1005" name="zext_ln24_reg_3171">
<pin_list>
<pin id="3172" dir="0" index="0" bw="64" slack="15"/>
<pin id="3173" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="3176" class="1005" name="as_addr_1_reg_3176">
<pin_list>
<pin id="3177" dir="0" index="0" bw="14" slack="1"/>
<pin id="3178" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_1 "/>
</bind>
</comp>

<comp id="3181" class="1005" name="zext_ln24_1_reg_3181">
<pin_list>
<pin id="3182" dir="0" index="0" bw="64" slack="15"/>
<pin id="3183" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_1 "/>
</bind>
</comp>

<comp id="3186" class="1005" name="as_addr_2_reg_3186">
<pin_list>
<pin id="3187" dir="0" index="0" bw="14" slack="1"/>
<pin id="3188" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_2 "/>
</bind>
</comp>

<comp id="3191" class="1005" name="zext_ln24_2_reg_3191">
<pin_list>
<pin id="3192" dir="0" index="0" bw="64" slack="15"/>
<pin id="3193" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_2 "/>
</bind>
</comp>

<comp id="3196" class="1005" name="as_addr_3_reg_3196">
<pin_list>
<pin id="3197" dir="0" index="0" bw="14" slack="1"/>
<pin id="3198" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_3 "/>
</bind>
</comp>

<comp id="3201" class="1005" name="zext_ln24_3_reg_3201">
<pin_list>
<pin id="3202" dir="0" index="0" bw="64" slack="15"/>
<pin id="3203" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_3 "/>
</bind>
</comp>

<comp id="3206" class="1005" name="as_addr_4_reg_3206">
<pin_list>
<pin id="3207" dir="0" index="0" bw="14" slack="1"/>
<pin id="3208" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_4 "/>
</bind>
</comp>

<comp id="3211" class="1005" name="zext_ln24_4_reg_3211">
<pin_list>
<pin id="3212" dir="0" index="0" bw="64" slack="15"/>
<pin id="3213" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_4 "/>
</bind>
</comp>

<comp id="3216" class="1005" name="as_addr_5_reg_3216">
<pin_list>
<pin id="3217" dir="0" index="0" bw="14" slack="1"/>
<pin id="3218" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_5 "/>
</bind>
</comp>

<comp id="3221" class="1005" name="zext_ln24_5_reg_3221">
<pin_list>
<pin id="3222" dir="0" index="0" bw="64" slack="15"/>
<pin id="3223" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_5 "/>
</bind>
</comp>

<comp id="3226" class="1005" name="as_addr_6_reg_3226">
<pin_list>
<pin id="3227" dir="0" index="0" bw="14" slack="1"/>
<pin id="3228" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_6 "/>
</bind>
</comp>

<comp id="3231" class="1005" name="zext_ln24_6_reg_3231">
<pin_list>
<pin id="3232" dir="0" index="0" bw="64" slack="15"/>
<pin id="3233" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_6 "/>
</bind>
</comp>

<comp id="3236" class="1005" name="as_addr_7_reg_3236">
<pin_list>
<pin id="3237" dir="0" index="0" bw="14" slack="1"/>
<pin id="3238" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_7 "/>
</bind>
</comp>

<comp id="3241" class="1005" name="zext_ln24_7_reg_3241">
<pin_list>
<pin id="3242" dir="0" index="0" bw="64" slack="15"/>
<pin id="3243" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_7 "/>
</bind>
</comp>

<comp id="3246" class="1005" name="as_addr_8_reg_3246">
<pin_list>
<pin id="3247" dir="0" index="0" bw="14" slack="1"/>
<pin id="3248" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_8 "/>
</bind>
</comp>

<comp id="3251" class="1005" name="zext_ln24_8_reg_3251">
<pin_list>
<pin id="3252" dir="0" index="0" bw="64" slack="15"/>
<pin id="3253" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_8 "/>
</bind>
</comp>

<comp id="3256" class="1005" name="as_addr_9_reg_3256">
<pin_list>
<pin id="3257" dir="0" index="0" bw="14" slack="1"/>
<pin id="3258" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_9 "/>
</bind>
</comp>

<comp id="3261" class="1005" name="zext_ln24_9_reg_3261">
<pin_list>
<pin id="3262" dir="0" index="0" bw="64" slack="15"/>
<pin id="3263" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_9 "/>
</bind>
</comp>

<comp id="3266" class="1005" name="as_addr_10_reg_3266">
<pin_list>
<pin id="3267" dir="0" index="0" bw="14" slack="1"/>
<pin id="3268" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_10 "/>
</bind>
</comp>

<comp id="3271" class="1005" name="zext_ln24_10_reg_3271">
<pin_list>
<pin id="3272" dir="0" index="0" bw="64" slack="15"/>
<pin id="3273" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_10 "/>
</bind>
</comp>

<comp id="3276" class="1005" name="as_addr_11_reg_3276">
<pin_list>
<pin id="3277" dir="0" index="0" bw="14" slack="1"/>
<pin id="3278" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_11 "/>
</bind>
</comp>

<comp id="3281" class="1005" name="zext_ln24_11_reg_3281">
<pin_list>
<pin id="3282" dir="0" index="0" bw="64" slack="15"/>
<pin id="3283" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_11 "/>
</bind>
</comp>

<comp id="3286" class="1005" name="as_addr_12_reg_3286">
<pin_list>
<pin id="3287" dir="0" index="0" bw="14" slack="1"/>
<pin id="3288" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_12 "/>
</bind>
</comp>

<comp id="3291" class="1005" name="zext_ln24_12_reg_3291">
<pin_list>
<pin id="3292" dir="0" index="0" bw="64" slack="15"/>
<pin id="3293" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_12 "/>
</bind>
</comp>

<comp id="3296" class="1005" name="as_addr_13_reg_3296">
<pin_list>
<pin id="3297" dir="0" index="0" bw="14" slack="1"/>
<pin id="3298" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_13 "/>
</bind>
</comp>

<comp id="3301" class="1005" name="zext_ln24_13_reg_3301">
<pin_list>
<pin id="3302" dir="0" index="0" bw="64" slack="15"/>
<pin id="3303" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_13 "/>
</bind>
</comp>

<comp id="3306" class="1005" name="as_addr_14_reg_3306">
<pin_list>
<pin id="3307" dir="0" index="0" bw="14" slack="1"/>
<pin id="3308" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_14 "/>
</bind>
</comp>

<comp id="3311" class="1005" name="zext_ln24_14_reg_3311">
<pin_list>
<pin id="3312" dir="0" index="0" bw="64" slack="15"/>
<pin id="3313" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_14 "/>
</bind>
</comp>

<comp id="3316" class="1005" name="as_addr_15_reg_3316">
<pin_list>
<pin id="3317" dir="0" index="0" bw="14" slack="1"/>
<pin id="3318" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_15 "/>
</bind>
</comp>

<comp id="3321" class="1005" name="zext_ln24_15_reg_3321">
<pin_list>
<pin id="3322" dir="0" index="0" bw="64" slack="15"/>
<pin id="3323" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_15 "/>
</bind>
</comp>

<comp id="3326" class="1005" name="as_addr_16_reg_3326">
<pin_list>
<pin id="3327" dir="0" index="0" bw="14" slack="1"/>
<pin id="3328" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_16 "/>
</bind>
</comp>

<comp id="3331" class="1005" name="zext_ln24_16_reg_3331">
<pin_list>
<pin id="3332" dir="0" index="0" bw="64" slack="15"/>
<pin id="3333" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_16 "/>
</bind>
</comp>

<comp id="3336" class="1005" name="as_addr_17_reg_3336">
<pin_list>
<pin id="3337" dir="0" index="0" bw="14" slack="1"/>
<pin id="3338" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_17 "/>
</bind>
</comp>

<comp id="3341" class="1005" name="zext_ln24_17_reg_3341">
<pin_list>
<pin id="3342" dir="0" index="0" bw="64" slack="15"/>
<pin id="3343" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_17 "/>
</bind>
</comp>

<comp id="3346" class="1005" name="as_addr_18_reg_3346">
<pin_list>
<pin id="3347" dir="0" index="0" bw="14" slack="1"/>
<pin id="3348" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_18 "/>
</bind>
</comp>

<comp id="3351" class="1005" name="zext_ln24_18_reg_3351">
<pin_list>
<pin id="3352" dir="0" index="0" bw="64" slack="15"/>
<pin id="3353" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_18 "/>
</bind>
</comp>

<comp id="3356" class="1005" name="as_addr_19_reg_3356">
<pin_list>
<pin id="3357" dir="0" index="0" bw="14" slack="1"/>
<pin id="3358" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_19 "/>
</bind>
</comp>

<comp id="3361" class="1005" name="zext_ln24_19_reg_3361">
<pin_list>
<pin id="3362" dir="0" index="0" bw="64" slack="15"/>
<pin id="3363" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_19 "/>
</bind>
</comp>

<comp id="3366" class="1005" name="as_addr_20_reg_3366">
<pin_list>
<pin id="3367" dir="0" index="0" bw="14" slack="1"/>
<pin id="3368" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_20 "/>
</bind>
</comp>

<comp id="3371" class="1005" name="zext_ln24_20_reg_3371">
<pin_list>
<pin id="3372" dir="0" index="0" bw="64" slack="15"/>
<pin id="3373" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_20 "/>
</bind>
</comp>

<comp id="3376" class="1005" name="as_addr_21_reg_3376">
<pin_list>
<pin id="3377" dir="0" index="0" bw="14" slack="1"/>
<pin id="3378" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_21 "/>
</bind>
</comp>

<comp id="3381" class="1005" name="zext_ln24_21_reg_3381">
<pin_list>
<pin id="3382" dir="0" index="0" bw="64" slack="15"/>
<pin id="3383" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_21 "/>
</bind>
</comp>

<comp id="3386" class="1005" name="as_addr_22_reg_3386">
<pin_list>
<pin id="3387" dir="0" index="0" bw="14" slack="1"/>
<pin id="3388" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_22 "/>
</bind>
</comp>

<comp id="3391" class="1005" name="zext_ln24_22_reg_3391">
<pin_list>
<pin id="3392" dir="0" index="0" bw="64" slack="15"/>
<pin id="3393" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_22 "/>
</bind>
</comp>

<comp id="3396" class="1005" name="as_addr_23_reg_3396">
<pin_list>
<pin id="3397" dir="0" index="0" bw="14" slack="1"/>
<pin id="3398" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_23 "/>
</bind>
</comp>

<comp id="3401" class="1005" name="zext_ln24_23_reg_3401">
<pin_list>
<pin id="3402" dir="0" index="0" bw="64" slack="15"/>
<pin id="3403" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_23 "/>
</bind>
</comp>

<comp id="3406" class="1005" name="as_addr_24_reg_3406">
<pin_list>
<pin id="3407" dir="0" index="0" bw="14" slack="1"/>
<pin id="3408" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_24 "/>
</bind>
</comp>

<comp id="3411" class="1005" name="zext_ln24_24_reg_3411">
<pin_list>
<pin id="3412" dir="0" index="0" bw="64" slack="15"/>
<pin id="3413" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_24 "/>
</bind>
</comp>

<comp id="3416" class="1005" name="as_addr_25_reg_3416">
<pin_list>
<pin id="3417" dir="0" index="0" bw="14" slack="1"/>
<pin id="3418" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_25 "/>
</bind>
</comp>

<comp id="3421" class="1005" name="zext_ln24_25_reg_3421">
<pin_list>
<pin id="3422" dir="0" index="0" bw="64" slack="15"/>
<pin id="3423" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_25 "/>
</bind>
</comp>

<comp id="3426" class="1005" name="as_addr_26_reg_3426">
<pin_list>
<pin id="3427" dir="0" index="0" bw="14" slack="1"/>
<pin id="3428" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_26 "/>
</bind>
</comp>

<comp id="3431" class="1005" name="zext_ln24_26_reg_3431">
<pin_list>
<pin id="3432" dir="0" index="0" bw="64" slack="15"/>
<pin id="3433" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_26 "/>
</bind>
</comp>

<comp id="3436" class="1005" name="as_addr_27_reg_3436">
<pin_list>
<pin id="3437" dir="0" index="0" bw="14" slack="1"/>
<pin id="3438" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_27 "/>
</bind>
</comp>

<comp id="3441" class="1005" name="zext_ln24_27_reg_3441">
<pin_list>
<pin id="3442" dir="0" index="0" bw="64" slack="15"/>
<pin id="3443" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_27 "/>
</bind>
</comp>

<comp id="3446" class="1005" name="as_addr_28_reg_3446">
<pin_list>
<pin id="3447" dir="0" index="0" bw="14" slack="1"/>
<pin id="3448" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_28 "/>
</bind>
</comp>

<comp id="3451" class="1005" name="zext_ln24_28_reg_3451">
<pin_list>
<pin id="3452" dir="0" index="0" bw="64" slack="15"/>
<pin id="3453" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_28 "/>
</bind>
</comp>

<comp id="3456" class="1005" name="as_addr_29_reg_3456">
<pin_list>
<pin id="3457" dir="0" index="0" bw="14" slack="1"/>
<pin id="3458" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_29 "/>
</bind>
</comp>

<comp id="3461" class="1005" name="zext_ln24_29_reg_3461">
<pin_list>
<pin id="3462" dir="0" index="0" bw="64" slack="15"/>
<pin id="3463" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_29 "/>
</bind>
</comp>

<comp id="3466" class="1005" name="as_addr_30_reg_3466">
<pin_list>
<pin id="3467" dir="0" index="0" bw="14" slack="1"/>
<pin id="3468" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_30 "/>
</bind>
</comp>

<comp id="3471" class="1005" name="zext_ln24_30_reg_3471">
<pin_list>
<pin id="3472" dir="0" index="0" bw="64" slack="15"/>
<pin id="3473" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_30 "/>
</bind>
</comp>

<comp id="3476" class="1005" name="as_addr_31_reg_3476">
<pin_list>
<pin id="3477" dir="0" index="0" bw="14" slack="1"/>
<pin id="3478" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_31 "/>
</bind>
</comp>

<comp id="3481" class="1005" name="zext_ln24_31_reg_3481">
<pin_list>
<pin id="3482" dir="0" index="0" bw="64" slack="15"/>
<pin id="3483" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_31 "/>
</bind>
</comp>

<comp id="3486" class="1005" name="as_addr_32_reg_3486">
<pin_list>
<pin id="3487" dir="0" index="0" bw="14" slack="1"/>
<pin id="3488" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_32 "/>
</bind>
</comp>

<comp id="3491" class="1005" name="zext_ln24_32_reg_3491">
<pin_list>
<pin id="3492" dir="0" index="0" bw="64" slack="15"/>
<pin id="3493" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_32 "/>
</bind>
</comp>

<comp id="3496" class="1005" name="as_addr_33_reg_3496">
<pin_list>
<pin id="3497" dir="0" index="0" bw="14" slack="1"/>
<pin id="3498" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_33 "/>
</bind>
</comp>

<comp id="3501" class="1005" name="zext_ln24_33_reg_3501">
<pin_list>
<pin id="3502" dir="0" index="0" bw="64" slack="15"/>
<pin id="3503" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_33 "/>
</bind>
</comp>

<comp id="3506" class="1005" name="as_addr_34_reg_3506">
<pin_list>
<pin id="3507" dir="0" index="0" bw="14" slack="1"/>
<pin id="3508" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_34 "/>
</bind>
</comp>

<comp id="3511" class="1005" name="zext_ln24_34_reg_3511">
<pin_list>
<pin id="3512" dir="0" index="0" bw="64" slack="15"/>
<pin id="3513" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_34 "/>
</bind>
</comp>

<comp id="3516" class="1005" name="as_addr_35_reg_3516">
<pin_list>
<pin id="3517" dir="0" index="0" bw="14" slack="1"/>
<pin id="3518" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_35 "/>
</bind>
</comp>

<comp id="3521" class="1005" name="zext_ln24_35_reg_3521">
<pin_list>
<pin id="3522" dir="0" index="0" bw="64" slack="15"/>
<pin id="3523" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_35 "/>
</bind>
</comp>

<comp id="3526" class="1005" name="as_addr_36_reg_3526">
<pin_list>
<pin id="3527" dir="0" index="0" bw="14" slack="1"/>
<pin id="3528" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_36 "/>
</bind>
</comp>

<comp id="3531" class="1005" name="zext_ln24_36_reg_3531">
<pin_list>
<pin id="3532" dir="0" index="0" bw="64" slack="15"/>
<pin id="3533" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_36 "/>
</bind>
</comp>

<comp id="3536" class="1005" name="as_addr_37_reg_3536">
<pin_list>
<pin id="3537" dir="0" index="0" bw="14" slack="1"/>
<pin id="3538" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_37 "/>
</bind>
</comp>

<comp id="3541" class="1005" name="zext_ln24_37_reg_3541">
<pin_list>
<pin id="3542" dir="0" index="0" bw="64" slack="15"/>
<pin id="3543" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_37 "/>
</bind>
</comp>

<comp id="3546" class="1005" name="as_addr_38_reg_3546">
<pin_list>
<pin id="3547" dir="0" index="0" bw="14" slack="1"/>
<pin id="3548" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_38 "/>
</bind>
</comp>

<comp id="3551" class="1005" name="zext_ln24_38_reg_3551">
<pin_list>
<pin id="3552" dir="0" index="0" bw="64" slack="15"/>
<pin id="3553" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_38 "/>
</bind>
</comp>

<comp id="3556" class="1005" name="as_addr_39_reg_3556">
<pin_list>
<pin id="3557" dir="0" index="0" bw="14" slack="1"/>
<pin id="3558" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_39 "/>
</bind>
</comp>

<comp id="3561" class="1005" name="zext_ln24_39_reg_3561">
<pin_list>
<pin id="3562" dir="0" index="0" bw="64" slack="15"/>
<pin id="3563" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_39 "/>
</bind>
</comp>

<comp id="3566" class="1005" name="as_addr_40_reg_3566">
<pin_list>
<pin id="3567" dir="0" index="0" bw="14" slack="1"/>
<pin id="3568" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_40 "/>
</bind>
</comp>

<comp id="3571" class="1005" name="zext_ln24_40_reg_3571">
<pin_list>
<pin id="3572" dir="0" index="0" bw="64" slack="15"/>
<pin id="3573" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_40 "/>
</bind>
</comp>

<comp id="3576" class="1005" name="as_addr_41_reg_3576">
<pin_list>
<pin id="3577" dir="0" index="0" bw="14" slack="1"/>
<pin id="3578" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_41 "/>
</bind>
</comp>

<comp id="3581" class="1005" name="zext_ln24_41_reg_3581">
<pin_list>
<pin id="3582" dir="0" index="0" bw="64" slack="15"/>
<pin id="3583" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_41 "/>
</bind>
</comp>

<comp id="3586" class="1005" name="as_addr_42_reg_3586">
<pin_list>
<pin id="3587" dir="0" index="0" bw="14" slack="1"/>
<pin id="3588" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_42 "/>
</bind>
</comp>

<comp id="3591" class="1005" name="zext_ln24_42_reg_3591">
<pin_list>
<pin id="3592" dir="0" index="0" bw="64" slack="15"/>
<pin id="3593" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_42 "/>
</bind>
</comp>

<comp id="3596" class="1005" name="as_addr_43_reg_3596">
<pin_list>
<pin id="3597" dir="0" index="0" bw="14" slack="1"/>
<pin id="3598" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_43 "/>
</bind>
</comp>

<comp id="3601" class="1005" name="zext_ln24_43_reg_3601">
<pin_list>
<pin id="3602" dir="0" index="0" bw="64" slack="15"/>
<pin id="3603" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_43 "/>
</bind>
</comp>

<comp id="3606" class="1005" name="as_addr_44_reg_3606">
<pin_list>
<pin id="3607" dir="0" index="0" bw="14" slack="1"/>
<pin id="3608" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_44 "/>
</bind>
</comp>

<comp id="3611" class="1005" name="zext_ln24_44_reg_3611">
<pin_list>
<pin id="3612" dir="0" index="0" bw="64" slack="15"/>
<pin id="3613" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_44 "/>
</bind>
</comp>

<comp id="3616" class="1005" name="as_addr_45_reg_3616">
<pin_list>
<pin id="3617" dir="0" index="0" bw="14" slack="1"/>
<pin id="3618" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_45 "/>
</bind>
</comp>

<comp id="3621" class="1005" name="zext_ln24_45_reg_3621">
<pin_list>
<pin id="3622" dir="0" index="0" bw="64" slack="15"/>
<pin id="3623" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_45 "/>
</bind>
</comp>

<comp id="3626" class="1005" name="as_addr_46_reg_3626">
<pin_list>
<pin id="3627" dir="0" index="0" bw="14" slack="1"/>
<pin id="3628" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_46 "/>
</bind>
</comp>

<comp id="3631" class="1005" name="zext_ln24_46_reg_3631">
<pin_list>
<pin id="3632" dir="0" index="0" bw="64" slack="15"/>
<pin id="3633" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_46 "/>
</bind>
</comp>

<comp id="3636" class="1005" name="as_addr_47_reg_3636">
<pin_list>
<pin id="3637" dir="0" index="0" bw="14" slack="1"/>
<pin id="3638" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_47 "/>
</bind>
</comp>

<comp id="3641" class="1005" name="zext_ln24_47_reg_3641">
<pin_list>
<pin id="3642" dir="0" index="0" bw="64" slack="15"/>
<pin id="3643" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_47 "/>
</bind>
</comp>

<comp id="3646" class="1005" name="as_addr_48_reg_3646">
<pin_list>
<pin id="3647" dir="0" index="0" bw="14" slack="1"/>
<pin id="3648" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_48 "/>
</bind>
</comp>

<comp id="3651" class="1005" name="zext_ln24_48_reg_3651">
<pin_list>
<pin id="3652" dir="0" index="0" bw="64" slack="15"/>
<pin id="3653" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_48 "/>
</bind>
</comp>

<comp id="3656" class="1005" name="as_addr_49_reg_3656">
<pin_list>
<pin id="3657" dir="0" index="0" bw="14" slack="1"/>
<pin id="3658" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_49 "/>
</bind>
</comp>

<comp id="3661" class="1005" name="zext_ln24_49_reg_3661">
<pin_list>
<pin id="3662" dir="0" index="0" bw="64" slack="15"/>
<pin id="3663" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_49 "/>
</bind>
</comp>

<comp id="3666" class="1005" name="as_addr_50_reg_3666">
<pin_list>
<pin id="3667" dir="0" index="0" bw="14" slack="1"/>
<pin id="3668" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_50 "/>
</bind>
</comp>

<comp id="3671" class="1005" name="zext_ln24_50_reg_3671">
<pin_list>
<pin id="3672" dir="0" index="0" bw="64" slack="15"/>
<pin id="3673" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_50 "/>
</bind>
</comp>

<comp id="3676" class="1005" name="as_addr_51_reg_3676">
<pin_list>
<pin id="3677" dir="0" index="0" bw="14" slack="1"/>
<pin id="3678" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_51 "/>
</bind>
</comp>

<comp id="3681" class="1005" name="zext_ln24_51_reg_3681">
<pin_list>
<pin id="3682" dir="0" index="0" bw="64" slack="15"/>
<pin id="3683" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_51 "/>
</bind>
</comp>

<comp id="3686" class="1005" name="as_addr_52_reg_3686">
<pin_list>
<pin id="3687" dir="0" index="0" bw="14" slack="1"/>
<pin id="3688" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_52 "/>
</bind>
</comp>

<comp id="3691" class="1005" name="zext_ln24_52_reg_3691">
<pin_list>
<pin id="3692" dir="0" index="0" bw="64" slack="15"/>
<pin id="3693" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_52 "/>
</bind>
</comp>

<comp id="3696" class="1005" name="as_addr_53_reg_3696">
<pin_list>
<pin id="3697" dir="0" index="0" bw="14" slack="1"/>
<pin id="3698" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_53 "/>
</bind>
</comp>

<comp id="3701" class="1005" name="zext_ln24_53_reg_3701">
<pin_list>
<pin id="3702" dir="0" index="0" bw="64" slack="15"/>
<pin id="3703" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_53 "/>
</bind>
</comp>

<comp id="3706" class="1005" name="as_addr_54_reg_3706">
<pin_list>
<pin id="3707" dir="0" index="0" bw="14" slack="1"/>
<pin id="3708" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_54 "/>
</bind>
</comp>

<comp id="3711" class="1005" name="zext_ln24_54_reg_3711">
<pin_list>
<pin id="3712" dir="0" index="0" bw="64" slack="15"/>
<pin id="3713" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_54 "/>
</bind>
</comp>

<comp id="3716" class="1005" name="as_addr_55_reg_3716">
<pin_list>
<pin id="3717" dir="0" index="0" bw="14" slack="1"/>
<pin id="3718" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_55 "/>
</bind>
</comp>

<comp id="3721" class="1005" name="zext_ln24_55_reg_3721">
<pin_list>
<pin id="3722" dir="0" index="0" bw="64" slack="15"/>
<pin id="3723" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_55 "/>
</bind>
</comp>

<comp id="3726" class="1005" name="as_addr_56_reg_3726">
<pin_list>
<pin id="3727" dir="0" index="0" bw="14" slack="1"/>
<pin id="3728" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_56 "/>
</bind>
</comp>

<comp id="3731" class="1005" name="zext_ln24_56_reg_3731">
<pin_list>
<pin id="3732" dir="0" index="0" bw="64" slack="15"/>
<pin id="3733" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_56 "/>
</bind>
</comp>

<comp id="3736" class="1005" name="as_addr_57_reg_3736">
<pin_list>
<pin id="3737" dir="0" index="0" bw="14" slack="1"/>
<pin id="3738" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_57 "/>
</bind>
</comp>

<comp id="3741" class="1005" name="zext_ln24_57_reg_3741">
<pin_list>
<pin id="3742" dir="0" index="0" bw="64" slack="15"/>
<pin id="3743" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_57 "/>
</bind>
</comp>

<comp id="3746" class="1005" name="as_addr_58_reg_3746">
<pin_list>
<pin id="3747" dir="0" index="0" bw="14" slack="1"/>
<pin id="3748" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_58 "/>
</bind>
</comp>

<comp id="3751" class="1005" name="zext_ln24_58_reg_3751">
<pin_list>
<pin id="3752" dir="0" index="0" bw="64" slack="15"/>
<pin id="3753" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_58 "/>
</bind>
</comp>

<comp id="3756" class="1005" name="as_addr_59_reg_3756">
<pin_list>
<pin id="3757" dir="0" index="0" bw="14" slack="1"/>
<pin id="3758" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_59 "/>
</bind>
</comp>

<comp id="3761" class="1005" name="zext_ln24_59_reg_3761">
<pin_list>
<pin id="3762" dir="0" index="0" bw="64" slack="15"/>
<pin id="3763" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_59 "/>
</bind>
</comp>

<comp id="3766" class="1005" name="as_addr_60_reg_3766">
<pin_list>
<pin id="3767" dir="0" index="0" bw="14" slack="1"/>
<pin id="3768" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_60 "/>
</bind>
</comp>

<comp id="3771" class="1005" name="zext_ln24_60_reg_3771">
<pin_list>
<pin id="3772" dir="0" index="0" bw="64" slack="15"/>
<pin id="3773" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_60 "/>
</bind>
</comp>

<comp id="3776" class="1005" name="as_addr_61_reg_3776">
<pin_list>
<pin id="3777" dir="0" index="0" bw="14" slack="1"/>
<pin id="3778" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_61 "/>
</bind>
</comp>

<comp id="3781" class="1005" name="zext_ln24_61_reg_3781">
<pin_list>
<pin id="3782" dir="0" index="0" bw="64" slack="15"/>
<pin id="3783" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_61 "/>
</bind>
</comp>

<comp id="3786" class="1005" name="as_addr_62_reg_3786">
<pin_list>
<pin id="3787" dir="0" index="0" bw="14" slack="1"/>
<pin id="3788" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_62 "/>
</bind>
</comp>

<comp id="3791" class="1005" name="zext_ln24_62_reg_3791">
<pin_list>
<pin id="3792" dir="0" index="0" bw="64" slack="15"/>
<pin id="3793" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_62 "/>
</bind>
</comp>

<comp id="3796" class="1005" name="as_addr_63_reg_3796">
<pin_list>
<pin id="3797" dir="0" index="0" bw="14" slack="1"/>
<pin id="3798" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_63 "/>
</bind>
</comp>

<comp id="3801" class="1005" name="zext_ln24_63_reg_3801">
<pin_list>
<pin id="3802" dir="0" index="0" bw="64" slack="15"/>
<pin id="3803" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_63 "/>
</bind>
</comp>

<comp id="3806" class="1005" name="as_addr_64_reg_3806">
<pin_list>
<pin id="3807" dir="0" index="0" bw="14" slack="1"/>
<pin id="3808" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_64 "/>
</bind>
</comp>

<comp id="3811" class="1005" name="zext_ln24_64_reg_3811">
<pin_list>
<pin id="3812" dir="0" index="0" bw="64" slack="15"/>
<pin id="3813" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_64 "/>
</bind>
</comp>

<comp id="3816" class="1005" name="as_addr_65_reg_3816">
<pin_list>
<pin id="3817" dir="0" index="0" bw="14" slack="1"/>
<pin id="3818" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_65 "/>
</bind>
</comp>

<comp id="3821" class="1005" name="zext_ln24_65_reg_3821">
<pin_list>
<pin id="3822" dir="0" index="0" bw="64" slack="15"/>
<pin id="3823" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_65 "/>
</bind>
</comp>

<comp id="3826" class="1005" name="as_addr_66_reg_3826">
<pin_list>
<pin id="3827" dir="0" index="0" bw="14" slack="1"/>
<pin id="3828" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_66 "/>
</bind>
</comp>

<comp id="3831" class="1005" name="zext_ln24_66_reg_3831">
<pin_list>
<pin id="3832" dir="0" index="0" bw="64" slack="15"/>
<pin id="3833" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_66 "/>
</bind>
</comp>

<comp id="3836" class="1005" name="as_addr_67_reg_3836">
<pin_list>
<pin id="3837" dir="0" index="0" bw="14" slack="1"/>
<pin id="3838" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_67 "/>
</bind>
</comp>

<comp id="3841" class="1005" name="zext_ln24_67_reg_3841">
<pin_list>
<pin id="3842" dir="0" index="0" bw="64" slack="15"/>
<pin id="3843" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_67 "/>
</bind>
</comp>

<comp id="3846" class="1005" name="as_addr_68_reg_3846">
<pin_list>
<pin id="3847" dir="0" index="0" bw="14" slack="1"/>
<pin id="3848" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_68 "/>
</bind>
</comp>

<comp id="3851" class="1005" name="zext_ln24_68_reg_3851">
<pin_list>
<pin id="3852" dir="0" index="0" bw="64" slack="15"/>
<pin id="3853" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_68 "/>
</bind>
</comp>

<comp id="3856" class="1005" name="as_addr_69_reg_3856">
<pin_list>
<pin id="3857" dir="0" index="0" bw="14" slack="1"/>
<pin id="3858" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_69 "/>
</bind>
</comp>

<comp id="3861" class="1005" name="zext_ln24_69_reg_3861">
<pin_list>
<pin id="3862" dir="0" index="0" bw="64" slack="15"/>
<pin id="3863" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_69 "/>
</bind>
</comp>

<comp id="3866" class="1005" name="as_addr_70_reg_3866">
<pin_list>
<pin id="3867" dir="0" index="0" bw="14" slack="1"/>
<pin id="3868" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_70 "/>
</bind>
</comp>

<comp id="3871" class="1005" name="zext_ln24_70_reg_3871">
<pin_list>
<pin id="3872" dir="0" index="0" bw="64" slack="15"/>
<pin id="3873" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_70 "/>
</bind>
</comp>

<comp id="3876" class="1005" name="as_addr_71_reg_3876">
<pin_list>
<pin id="3877" dir="0" index="0" bw="14" slack="1"/>
<pin id="3878" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_71 "/>
</bind>
</comp>

<comp id="3881" class="1005" name="zext_ln24_71_reg_3881">
<pin_list>
<pin id="3882" dir="0" index="0" bw="64" slack="15"/>
<pin id="3883" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_71 "/>
</bind>
</comp>

<comp id="3886" class="1005" name="as_addr_72_reg_3886">
<pin_list>
<pin id="3887" dir="0" index="0" bw="14" slack="1"/>
<pin id="3888" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_72 "/>
</bind>
</comp>

<comp id="3891" class="1005" name="zext_ln24_72_reg_3891">
<pin_list>
<pin id="3892" dir="0" index="0" bw="64" slack="15"/>
<pin id="3893" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_72 "/>
</bind>
</comp>

<comp id="3896" class="1005" name="as_addr_73_reg_3896">
<pin_list>
<pin id="3897" dir="0" index="0" bw="14" slack="1"/>
<pin id="3898" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_73 "/>
</bind>
</comp>

<comp id="3901" class="1005" name="zext_ln24_73_reg_3901">
<pin_list>
<pin id="3902" dir="0" index="0" bw="64" slack="15"/>
<pin id="3903" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_73 "/>
</bind>
</comp>

<comp id="3906" class="1005" name="as_addr_74_reg_3906">
<pin_list>
<pin id="3907" dir="0" index="0" bw="14" slack="1"/>
<pin id="3908" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_74 "/>
</bind>
</comp>

<comp id="3911" class="1005" name="zext_ln24_74_reg_3911">
<pin_list>
<pin id="3912" dir="0" index="0" bw="64" slack="15"/>
<pin id="3913" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_74 "/>
</bind>
</comp>

<comp id="3916" class="1005" name="as_addr_75_reg_3916">
<pin_list>
<pin id="3917" dir="0" index="0" bw="14" slack="1"/>
<pin id="3918" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_75 "/>
</bind>
</comp>

<comp id="3921" class="1005" name="zext_ln24_75_reg_3921">
<pin_list>
<pin id="3922" dir="0" index="0" bw="64" slack="15"/>
<pin id="3923" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_75 "/>
</bind>
</comp>

<comp id="3926" class="1005" name="as_addr_76_reg_3926">
<pin_list>
<pin id="3927" dir="0" index="0" bw="14" slack="1"/>
<pin id="3928" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_76 "/>
</bind>
</comp>

<comp id="3931" class="1005" name="zext_ln24_76_reg_3931">
<pin_list>
<pin id="3932" dir="0" index="0" bw="64" slack="15"/>
<pin id="3933" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_76 "/>
</bind>
</comp>

<comp id="3936" class="1005" name="as_addr_77_reg_3936">
<pin_list>
<pin id="3937" dir="0" index="0" bw="14" slack="1"/>
<pin id="3938" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_77 "/>
</bind>
</comp>

<comp id="3941" class="1005" name="zext_ln24_77_reg_3941">
<pin_list>
<pin id="3942" dir="0" index="0" bw="64" slack="15"/>
<pin id="3943" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_77 "/>
</bind>
</comp>

<comp id="3946" class="1005" name="as_addr_78_reg_3946">
<pin_list>
<pin id="3947" dir="0" index="0" bw="14" slack="1"/>
<pin id="3948" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_78 "/>
</bind>
</comp>

<comp id="3951" class="1005" name="zext_ln24_78_reg_3951">
<pin_list>
<pin id="3952" dir="0" index="0" bw="64" slack="15"/>
<pin id="3953" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_78 "/>
</bind>
</comp>

<comp id="3956" class="1005" name="as_addr_79_reg_3956">
<pin_list>
<pin id="3957" dir="0" index="0" bw="14" slack="1"/>
<pin id="3958" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_79 "/>
</bind>
</comp>

<comp id="3961" class="1005" name="zext_ln24_79_reg_3961">
<pin_list>
<pin id="3962" dir="0" index="0" bw="64" slack="15"/>
<pin id="3963" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_79 "/>
</bind>
</comp>

<comp id="3966" class="1005" name="as_addr_80_reg_3966">
<pin_list>
<pin id="3967" dir="0" index="0" bw="14" slack="1"/>
<pin id="3968" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_80 "/>
</bind>
</comp>

<comp id="3971" class="1005" name="zext_ln24_80_reg_3971">
<pin_list>
<pin id="3972" dir="0" index="0" bw="64" slack="15"/>
<pin id="3973" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_80 "/>
</bind>
</comp>

<comp id="3976" class="1005" name="as_addr_81_reg_3976">
<pin_list>
<pin id="3977" dir="0" index="0" bw="14" slack="1"/>
<pin id="3978" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_81 "/>
</bind>
</comp>

<comp id="3981" class="1005" name="zext_ln24_81_reg_3981">
<pin_list>
<pin id="3982" dir="0" index="0" bw="64" slack="15"/>
<pin id="3983" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_81 "/>
</bind>
</comp>

<comp id="3986" class="1005" name="as_addr_82_reg_3986">
<pin_list>
<pin id="3987" dir="0" index="0" bw="14" slack="1"/>
<pin id="3988" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_82 "/>
</bind>
</comp>

<comp id="3991" class="1005" name="zext_ln24_82_reg_3991">
<pin_list>
<pin id="3992" dir="0" index="0" bw="64" slack="15"/>
<pin id="3993" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_82 "/>
</bind>
</comp>

<comp id="3996" class="1005" name="as_addr_83_reg_3996">
<pin_list>
<pin id="3997" dir="0" index="0" bw="14" slack="1"/>
<pin id="3998" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_83 "/>
</bind>
</comp>

<comp id="4001" class="1005" name="zext_ln24_83_reg_4001">
<pin_list>
<pin id="4002" dir="0" index="0" bw="64" slack="15"/>
<pin id="4003" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_83 "/>
</bind>
</comp>

<comp id="4006" class="1005" name="as_addr_84_reg_4006">
<pin_list>
<pin id="4007" dir="0" index="0" bw="14" slack="1"/>
<pin id="4008" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_84 "/>
</bind>
</comp>

<comp id="4011" class="1005" name="zext_ln24_84_reg_4011">
<pin_list>
<pin id="4012" dir="0" index="0" bw="64" slack="15"/>
<pin id="4013" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_84 "/>
</bind>
</comp>

<comp id="4016" class="1005" name="as_addr_85_reg_4016">
<pin_list>
<pin id="4017" dir="0" index="0" bw="14" slack="1"/>
<pin id="4018" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_85 "/>
</bind>
</comp>

<comp id="4021" class="1005" name="zext_ln24_85_reg_4021">
<pin_list>
<pin id="4022" dir="0" index="0" bw="64" slack="15"/>
<pin id="4023" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_85 "/>
</bind>
</comp>

<comp id="4026" class="1005" name="as_addr_86_reg_4026">
<pin_list>
<pin id="4027" dir="0" index="0" bw="14" slack="1"/>
<pin id="4028" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_86 "/>
</bind>
</comp>

<comp id="4031" class="1005" name="zext_ln24_86_reg_4031">
<pin_list>
<pin id="4032" dir="0" index="0" bw="64" slack="15"/>
<pin id="4033" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_86 "/>
</bind>
</comp>

<comp id="4036" class="1005" name="as_addr_87_reg_4036">
<pin_list>
<pin id="4037" dir="0" index="0" bw="14" slack="1"/>
<pin id="4038" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_87 "/>
</bind>
</comp>

<comp id="4041" class="1005" name="zext_ln24_87_reg_4041">
<pin_list>
<pin id="4042" dir="0" index="0" bw="64" slack="15"/>
<pin id="4043" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_87 "/>
</bind>
</comp>

<comp id="4046" class="1005" name="as_addr_88_reg_4046">
<pin_list>
<pin id="4047" dir="0" index="0" bw="14" slack="1"/>
<pin id="4048" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_88 "/>
</bind>
</comp>

<comp id="4051" class="1005" name="zext_ln24_88_reg_4051">
<pin_list>
<pin id="4052" dir="0" index="0" bw="64" slack="15"/>
<pin id="4053" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_88 "/>
</bind>
</comp>

<comp id="4056" class="1005" name="as_addr_89_reg_4056">
<pin_list>
<pin id="4057" dir="0" index="0" bw="14" slack="1"/>
<pin id="4058" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_89 "/>
</bind>
</comp>

<comp id="4061" class="1005" name="zext_ln24_89_reg_4061">
<pin_list>
<pin id="4062" dir="0" index="0" bw="64" slack="15"/>
<pin id="4063" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_89 "/>
</bind>
</comp>

<comp id="4066" class="1005" name="as_addr_90_reg_4066">
<pin_list>
<pin id="4067" dir="0" index="0" bw="14" slack="1"/>
<pin id="4068" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_90 "/>
</bind>
</comp>

<comp id="4071" class="1005" name="zext_ln24_90_reg_4071">
<pin_list>
<pin id="4072" dir="0" index="0" bw="64" slack="15"/>
<pin id="4073" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_90 "/>
</bind>
</comp>

<comp id="4076" class="1005" name="as_addr_91_reg_4076">
<pin_list>
<pin id="4077" dir="0" index="0" bw="14" slack="1"/>
<pin id="4078" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_91 "/>
</bind>
</comp>

<comp id="4081" class="1005" name="zext_ln24_91_reg_4081">
<pin_list>
<pin id="4082" dir="0" index="0" bw="64" slack="15"/>
<pin id="4083" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_91 "/>
</bind>
</comp>

<comp id="4086" class="1005" name="as_addr_92_reg_4086">
<pin_list>
<pin id="4087" dir="0" index="0" bw="14" slack="1"/>
<pin id="4088" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_92 "/>
</bind>
</comp>

<comp id="4091" class="1005" name="zext_ln24_92_reg_4091">
<pin_list>
<pin id="4092" dir="0" index="0" bw="64" slack="15"/>
<pin id="4093" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_92 "/>
</bind>
</comp>

<comp id="4096" class="1005" name="as_addr_93_reg_4096">
<pin_list>
<pin id="4097" dir="0" index="0" bw="14" slack="1"/>
<pin id="4098" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_93 "/>
</bind>
</comp>

<comp id="4101" class="1005" name="zext_ln24_93_reg_4101">
<pin_list>
<pin id="4102" dir="0" index="0" bw="64" slack="15"/>
<pin id="4103" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_93 "/>
</bind>
</comp>

<comp id="4106" class="1005" name="as_addr_94_reg_4106">
<pin_list>
<pin id="4107" dir="0" index="0" bw="14" slack="1"/>
<pin id="4108" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_94 "/>
</bind>
</comp>

<comp id="4111" class="1005" name="zext_ln24_94_reg_4111">
<pin_list>
<pin id="4112" dir="0" index="0" bw="64" slack="15"/>
<pin id="4113" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_94 "/>
</bind>
</comp>

<comp id="4116" class="1005" name="as_addr_95_reg_4116">
<pin_list>
<pin id="4117" dir="0" index="0" bw="14" slack="1"/>
<pin id="4118" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_95 "/>
</bind>
</comp>

<comp id="4121" class="1005" name="zext_ln24_95_reg_4121">
<pin_list>
<pin id="4122" dir="0" index="0" bw="64" slack="15"/>
<pin id="4123" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_95 "/>
</bind>
</comp>

<comp id="4126" class="1005" name="as_addr_96_reg_4126">
<pin_list>
<pin id="4127" dir="0" index="0" bw="14" slack="1"/>
<pin id="4128" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_96 "/>
</bind>
</comp>

<comp id="4131" class="1005" name="zext_ln24_96_reg_4131">
<pin_list>
<pin id="4132" dir="0" index="0" bw="64" slack="15"/>
<pin id="4133" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_96 "/>
</bind>
</comp>

<comp id="4136" class="1005" name="as_addr_97_reg_4136">
<pin_list>
<pin id="4137" dir="0" index="0" bw="14" slack="1"/>
<pin id="4138" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_97 "/>
</bind>
</comp>

<comp id="4141" class="1005" name="add_ln24_96_reg_4141">
<pin_list>
<pin id="4142" dir="0" index="0" bw="14" slack="1"/>
<pin id="4143" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24_96 "/>
</bind>
</comp>

<comp id="4146" class="1005" name="zext_ln24_97_reg_4146">
<pin_list>
<pin id="4147" dir="0" index="0" bw="64" slack="15"/>
<pin id="4148" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_97 "/>
</bind>
</comp>

<comp id="4151" class="1005" name="as_addr_98_reg_4151">
<pin_list>
<pin id="4152" dir="0" index="0" bw="14" slack="1"/>
<pin id="4153" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_98 "/>
</bind>
</comp>

<comp id="4156" class="1005" name="zext_ln24_98_reg_4156">
<pin_list>
<pin id="4157" dir="0" index="0" bw="64" slack="15"/>
<pin id="4158" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln24_98 "/>
</bind>
</comp>

<comp id="4161" class="1005" name="as_addr_99_reg_4161">
<pin_list>
<pin id="4162" dir="0" index="0" bw="14" slack="1"/>
<pin id="4163" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="as_addr_99 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="237"><net_src comp="0" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="22" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="0" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="22" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="232" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="239" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="262"><net_src comp="0" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="22" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="0" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="22" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="257" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="272"><net_src comp="264" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="278"><net_src comp="0" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="22" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="285"><net_src comp="0" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="22" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="273" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="288"><net_src comp="280" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="294"><net_src comp="0" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="22" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="0" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="22" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="289" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="304"><net_src comp="296" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="310"><net_src comp="0" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="22" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="0" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="22" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="305" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="320"><net_src comp="312" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="326"><net_src comp="0" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="22" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="333"><net_src comp="0" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="22" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="321" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="336"><net_src comp="328" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="342"><net_src comp="0" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="22" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="349"><net_src comp="0" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="22" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="337" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="352"><net_src comp="344" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="358"><net_src comp="0" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="22" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="365"><net_src comp="0" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="22" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="353" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="368"><net_src comp="360" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="374"><net_src comp="0" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="22" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="381"><net_src comp="0" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="22" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="369" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="384"><net_src comp="376" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="390"><net_src comp="0" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="22" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="0" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="22" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="385" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="400"><net_src comp="392" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="406"><net_src comp="0" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="22" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="413"><net_src comp="0" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="22" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="401" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="416"><net_src comp="408" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="422"><net_src comp="0" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="22" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="429"><net_src comp="0" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="22" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="417" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="432"><net_src comp="424" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="438"><net_src comp="0" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="22" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="445"><net_src comp="0" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="22" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="433" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="448"><net_src comp="440" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="454"><net_src comp="0" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="22" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="461"><net_src comp="0" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="22" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="449" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="464"><net_src comp="456" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="470"><net_src comp="0" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="22" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="477"><net_src comp="0" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="22" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="465" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="480"><net_src comp="472" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="486"><net_src comp="0" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="22" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="493"><net_src comp="0" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="22" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="500"><net_src comp="2" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="22" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="507"><net_src comp="2" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="22" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="514"><net_src comp="495" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="519"><net_src comp="502" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="520"><net_src comp="481" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="521"><net_src comp="488" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="527"><net_src comp="0" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="22" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="534"><net_src comp="0" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="22" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="541"><net_src comp="2" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="22" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="548"><net_src comp="2" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="22" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="536" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="551"><net_src comp="543" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="552"><net_src comp="522" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="553"><net_src comp="529" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="559"><net_src comp="0" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="22" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="566"><net_src comp="0" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="22" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="573"><net_src comp="2" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="22" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="580"><net_src comp="2" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="22" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="568" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="583"><net_src comp="575" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="584"><net_src comp="554" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="585"><net_src comp="561" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="591"><net_src comp="0" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="22" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="598"><net_src comp="0" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="22" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="605"><net_src comp="2" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="22" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="612"><net_src comp="2" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="22" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="614"><net_src comp="600" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="615"><net_src comp="607" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="616"><net_src comp="586" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="617"><net_src comp="593" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="623"><net_src comp="0" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="22" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="630"><net_src comp="0" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="22" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="637"><net_src comp="2" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="638"><net_src comp="22" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="644"><net_src comp="2" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="22" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="646"><net_src comp="632" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="647"><net_src comp="639" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="648"><net_src comp="618" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="649"><net_src comp="625" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="655"><net_src comp="0" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="22" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="662"><net_src comp="0" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="22" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="669"><net_src comp="2" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="22" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="676"><net_src comp="2" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="22" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="678"><net_src comp="664" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="679"><net_src comp="671" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="680"><net_src comp="650" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="681"><net_src comp="657" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="687"><net_src comp="0" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="22" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="694"><net_src comp="0" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="22" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="701"><net_src comp="2" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="22" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="708"><net_src comp="2" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="22" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="710"><net_src comp="696" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="711"><net_src comp="703" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="712"><net_src comp="682" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="713"><net_src comp="689" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="719"><net_src comp="0" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="22" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="726"><net_src comp="0" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="727"><net_src comp="22" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="733"><net_src comp="2" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="22" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="740"><net_src comp="2" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="22" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="728" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="743"><net_src comp="735" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="744"><net_src comp="714" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="745"><net_src comp="721" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="751"><net_src comp="0" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="22" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="758"><net_src comp="0" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="22" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="765"><net_src comp="2" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="766"><net_src comp="22" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="772"><net_src comp="2" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="773"><net_src comp="22" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="774"><net_src comp="760" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="775"><net_src comp="767" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="776"><net_src comp="746" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="777"><net_src comp="753" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="783"><net_src comp="0" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="784"><net_src comp="22" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="790"><net_src comp="0" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="791"><net_src comp="22" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="797"><net_src comp="2" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="22" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="804"><net_src comp="2" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="22" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="806"><net_src comp="792" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="807"><net_src comp="799" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="808"><net_src comp="778" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="809"><net_src comp="785" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="815"><net_src comp="0" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="816"><net_src comp="22" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="822"><net_src comp="0" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="823"><net_src comp="22" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="829"><net_src comp="2" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="830"><net_src comp="22" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="836"><net_src comp="2" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="837"><net_src comp="22" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="838"><net_src comp="824" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="839"><net_src comp="831" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="840"><net_src comp="810" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="841"><net_src comp="817" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="847"><net_src comp="0" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="848"><net_src comp="22" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="854"><net_src comp="0" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="855"><net_src comp="22" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="861"><net_src comp="2" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="22" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="868"><net_src comp="2" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="869"><net_src comp="22" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="870"><net_src comp="856" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="871"><net_src comp="863" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="872"><net_src comp="842" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="873"><net_src comp="849" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="879"><net_src comp="0" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="880"><net_src comp="22" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="886"><net_src comp="0" pin="0"/><net_sink comp="881" pin=0"/></net>

<net id="887"><net_src comp="22" pin="0"/><net_sink comp="881" pin=1"/></net>

<net id="893"><net_src comp="2" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="894"><net_src comp="22" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="900"><net_src comp="2" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="901"><net_src comp="22" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="902"><net_src comp="888" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="903"><net_src comp="895" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="904"><net_src comp="874" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="905"><net_src comp="881" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="911"><net_src comp="0" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="912"><net_src comp="22" pin="0"/><net_sink comp="906" pin=1"/></net>

<net id="918"><net_src comp="0" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="919"><net_src comp="22" pin="0"/><net_sink comp="913" pin=1"/></net>

<net id="925"><net_src comp="2" pin="0"/><net_sink comp="920" pin=0"/></net>

<net id="926"><net_src comp="22" pin="0"/><net_sink comp="920" pin=1"/></net>

<net id="932"><net_src comp="2" pin="0"/><net_sink comp="927" pin=0"/></net>

<net id="933"><net_src comp="22" pin="0"/><net_sink comp="927" pin=1"/></net>

<net id="934"><net_src comp="920" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="935"><net_src comp="927" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="936"><net_src comp="906" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="937"><net_src comp="913" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="943"><net_src comp="0" pin="0"/><net_sink comp="938" pin=0"/></net>

<net id="944"><net_src comp="22" pin="0"/><net_sink comp="938" pin=1"/></net>

<net id="950"><net_src comp="0" pin="0"/><net_sink comp="945" pin=0"/></net>

<net id="951"><net_src comp="22" pin="0"/><net_sink comp="945" pin=1"/></net>

<net id="957"><net_src comp="2" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="958"><net_src comp="22" pin="0"/><net_sink comp="952" pin=1"/></net>

<net id="964"><net_src comp="2" pin="0"/><net_sink comp="959" pin=0"/></net>

<net id="965"><net_src comp="22" pin="0"/><net_sink comp="959" pin=1"/></net>

<net id="966"><net_src comp="952" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="967"><net_src comp="959" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="968"><net_src comp="938" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="969"><net_src comp="945" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="975"><net_src comp="0" pin="0"/><net_sink comp="970" pin=0"/></net>

<net id="976"><net_src comp="22" pin="0"/><net_sink comp="970" pin=1"/></net>

<net id="982"><net_src comp="0" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="983"><net_src comp="22" pin="0"/><net_sink comp="977" pin=1"/></net>

<net id="989"><net_src comp="2" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="990"><net_src comp="22" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="996"><net_src comp="2" pin="0"/><net_sink comp="991" pin=0"/></net>

<net id="997"><net_src comp="22" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="998"><net_src comp="984" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="999"><net_src comp="991" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1000"><net_src comp="970" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="1001"><net_src comp="977" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="1007"><net_src comp="0" pin="0"/><net_sink comp="1002" pin=0"/></net>

<net id="1008"><net_src comp="22" pin="0"/><net_sink comp="1002" pin=1"/></net>

<net id="1014"><net_src comp="0" pin="0"/><net_sink comp="1009" pin=0"/></net>

<net id="1015"><net_src comp="22" pin="0"/><net_sink comp="1009" pin=1"/></net>

<net id="1021"><net_src comp="2" pin="0"/><net_sink comp="1016" pin=0"/></net>

<net id="1022"><net_src comp="22" pin="0"/><net_sink comp="1016" pin=1"/></net>

<net id="1028"><net_src comp="2" pin="0"/><net_sink comp="1023" pin=0"/></net>

<net id="1029"><net_src comp="22" pin="0"/><net_sink comp="1023" pin=1"/></net>

<net id="1030"><net_src comp="1016" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1031"><net_src comp="1023" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1032"><net_src comp="1002" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="1033"><net_src comp="1009" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="1039"><net_src comp="0" pin="0"/><net_sink comp="1034" pin=0"/></net>

<net id="1040"><net_src comp="22" pin="0"/><net_sink comp="1034" pin=1"/></net>

<net id="1046"><net_src comp="0" pin="0"/><net_sink comp="1041" pin=0"/></net>

<net id="1047"><net_src comp="22" pin="0"/><net_sink comp="1041" pin=1"/></net>

<net id="1053"><net_src comp="2" pin="0"/><net_sink comp="1048" pin=0"/></net>

<net id="1054"><net_src comp="22" pin="0"/><net_sink comp="1048" pin=1"/></net>

<net id="1060"><net_src comp="2" pin="0"/><net_sink comp="1055" pin=0"/></net>

<net id="1061"><net_src comp="22" pin="0"/><net_sink comp="1055" pin=1"/></net>

<net id="1062"><net_src comp="1048" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1063"><net_src comp="1055" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1064"><net_src comp="1034" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="1065"><net_src comp="1041" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="1071"><net_src comp="0" pin="0"/><net_sink comp="1066" pin=0"/></net>

<net id="1072"><net_src comp="22" pin="0"/><net_sink comp="1066" pin=1"/></net>

<net id="1078"><net_src comp="0" pin="0"/><net_sink comp="1073" pin=0"/></net>

<net id="1079"><net_src comp="22" pin="0"/><net_sink comp="1073" pin=1"/></net>

<net id="1085"><net_src comp="2" pin="0"/><net_sink comp="1080" pin=0"/></net>

<net id="1086"><net_src comp="22" pin="0"/><net_sink comp="1080" pin=1"/></net>

<net id="1092"><net_src comp="2" pin="0"/><net_sink comp="1087" pin=0"/></net>

<net id="1093"><net_src comp="22" pin="0"/><net_sink comp="1087" pin=1"/></net>

<net id="1094"><net_src comp="1080" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1095"><net_src comp="1087" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1096"><net_src comp="1066" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="1097"><net_src comp="1073" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="1103"><net_src comp="0" pin="0"/><net_sink comp="1098" pin=0"/></net>

<net id="1104"><net_src comp="22" pin="0"/><net_sink comp="1098" pin=1"/></net>

<net id="1110"><net_src comp="0" pin="0"/><net_sink comp="1105" pin=0"/></net>

<net id="1111"><net_src comp="22" pin="0"/><net_sink comp="1105" pin=1"/></net>

<net id="1117"><net_src comp="2" pin="0"/><net_sink comp="1112" pin=0"/></net>

<net id="1118"><net_src comp="22" pin="0"/><net_sink comp="1112" pin=1"/></net>

<net id="1124"><net_src comp="2" pin="0"/><net_sink comp="1119" pin=0"/></net>

<net id="1125"><net_src comp="22" pin="0"/><net_sink comp="1119" pin=1"/></net>

<net id="1126"><net_src comp="1112" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1127"><net_src comp="1119" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1128"><net_src comp="1098" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="1129"><net_src comp="1105" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="1135"><net_src comp="0" pin="0"/><net_sink comp="1130" pin=0"/></net>

<net id="1136"><net_src comp="22" pin="0"/><net_sink comp="1130" pin=1"/></net>

<net id="1142"><net_src comp="0" pin="0"/><net_sink comp="1137" pin=0"/></net>

<net id="1143"><net_src comp="22" pin="0"/><net_sink comp="1137" pin=1"/></net>

<net id="1149"><net_src comp="2" pin="0"/><net_sink comp="1144" pin=0"/></net>

<net id="1150"><net_src comp="22" pin="0"/><net_sink comp="1144" pin=1"/></net>

<net id="1156"><net_src comp="2" pin="0"/><net_sink comp="1151" pin=0"/></net>

<net id="1157"><net_src comp="22" pin="0"/><net_sink comp="1151" pin=1"/></net>

<net id="1158"><net_src comp="1144" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1159"><net_src comp="1151" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1160"><net_src comp="1130" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="1161"><net_src comp="1137" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="1167"><net_src comp="0" pin="0"/><net_sink comp="1162" pin=0"/></net>

<net id="1168"><net_src comp="22" pin="0"/><net_sink comp="1162" pin=1"/></net>

<net id="1174"><net_src comp="0" pin="0"/><net_sink comp="1169" pin=0"/></net>

<net id="1175"><net_src comp="22" pin="0"/><net_sink comp="1169" pin=1"/></net>

<net id="1181"><net_src comp="2" pin="0"/><net_sink comp="1176" pin=0"/></net>

<net id="1182"><net_src comp="22" pin="0"/><net_sink comp="1176" pin=1"/></net>

<net id="1188"><net_src comp="2" pin="0"/><net_sink comp="1183" pin=0"/></net>

<net id="1189"><net_src comp="22" pin="0"/><net_sink comp="1183" pin=1"/></net>

<net id="1190"><net_src comp="1176" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1191"><net_src comp="1183" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1192"><net_src comp="1162" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="1193"><net_src comp="1169" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="1199"><net_src comp="0" pin="0"/><net_sink comp="1194" pin=0"/></net>

<net id="1200"><net_src comp="22" pin="0"/><net_sink comp="1194" pin=1"/></net>

<net id="1206"><net_src comp="0" pin="0"/><net_sink comp="1201" pin=0"/></net>

<net id="1207"><net_src comp="22" pin="0"/><net_sink comp="1201" pin=1"/></net>

<net id="1213"><net_src comp="2" pin="0"/><net_sink comp="1208" pin=0"/></net>

<net id="1214"><net_src comp="22" pin="0"/><net_sink comp="1208" pin=1"/></net>

<net id="1220"><net_src comp="2" pin="0"/><net_sink comp="1215" pin=0"/></net>

<net id="1221"><net_src comp="22" pin="0"/><net_sink comp="1215" pin=1"/></net>

<net id="1222"><net_src comp="1208" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1223"><net_src comp="1215" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1224"><net_src comp="1194" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="1225"><net_src comp="1201" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="1231"><net_src comp="0" pin="0"/><net_sink comp="1226" pin=0"/></net>

<net id="1232"><net_src comp="22" pin="0"/><net_sink comp="1226" pin=1"/></net>

<net id="1238"><net_src comp="0" pin="0"/><net_sink comp="1233" pin=0"/></net>

<net id="1239"><net_src comp="22" pin="0"/><net_sink comp="1233" pin=1"/></net>

<net id="1245"><net_src comp="2" pin="0"/><net_sink comp="1240" pin=0"/></net>

<net id="1246"><net_src comp="22" pin="0"/><net_sink comp="1240" pin=1"/></net>

<net id="1252"><net_src comp="2" pin="0"/><net_sink comp="1247" pin=0"/></net>

<net id="1253"><net_src comp="22" pin="0"/><net_sink comp="1247" pin=1"/></net>

<net id="1254"><net_src comp="1240" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1255"><net_src comp="1247" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1256"><net_src comp="1226" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="1257"><net_src comp="1233" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="1263"><net_src comp="0" pin="0"/><net_sink comp="1258" pin=0"/></net>

<net id="1264"><net_src comp="22" pin="0"/><net_sink comp="1258" pin=1"/></net>

<net id="1270"><net_src comp="0" pin="0"/><net_sink comp="1265" pin=0"/></net>

<net id="1271"><net_src comp="22" pin="0"/><net_sink comp="1265" pin=1"/></net>

<net id="1277"><net_src comp="2" pin="0"/><net_sink comp="1272" pin=0"/></net>

<net id="1278"><net_src comp="22" pin="0"/><net_sink comp="1272" pin=1"/></net>

<net id="1284"><net_src comp="2" pin="0"/><net_sink comp="1279" pin=0"/></net>

<net id="1285"><net_src comp="22" pin="0"/><net_sink comp="1279" pin=1"/></net>

<net id="1286"><net_src comp="1272" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1287"><net_src comp="1279" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1288"><net_src comp="1258" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="1289"><net_src comp="1265" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="1295"><net_src comp="0" pin="0"/><net_sink comp="1290" pin=0"/></net>

<net id="1296"><net_src comp="22" pin="0"/><net_sink comp="1290" pin=1"/></net>

<net id="1302"><net_src comp="0" pin="0"/><net_sink comp="1297" pin=0"/></net>

<net id="1303"><net_src comp="22" pin="0"/><net_sink comp="1297" pin=1"/></net>

<net id="1309"><net_src comp="2" pin="0"/><net_sink comp="1304" pin=0"/></net>

<net id="1310"><net_src comp="22" pin="0"/><net_sink comp="1304" pin=1"/></net>

<net id="1316"><net_src comp="2" pin="0"/><net_sink comp="1311" pin=0"/></net>

<net id="1317"><net_src comp="22" pin="0"/><net_sink comp="1311" pin=1"/></net>

<net id="1318"><net_src comp="1304" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1319"><net_src comp="1311" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1320"><net_src comp="1290" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="1321"><net_src comp="1297" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="1327"><net_src comp="0" pin="0"/><net_sink comp="1322" pin=0"/></net>

<net id="1328"><net_src comp="22" pin="0"/><net_sink comp="1322" pin=1"/></net>

<net id="1334"><net_src comp="0" pin="0"/><net_sink comp="1329" pin=0"/></net>

<net id="1335"><net_src comp="22" pin="0"/><net_sink comp="1329" pin=1"/></net>

<net id="1341"><net_src comp="2" pin="0"/><net_sink comp="1336" pin=0"/></net>

<net id="1342"><net_src comp="22" pin="0"/><net_sink comp="1336" pin=1"/></net>

<net id="1348"><net_src comp="2" pin="0"/><net_sink comp="1343" pin=0"/></net>

<net id="1349"><net_src comp="22" pin="0"/><net_sink comp="1343" pin=1"/></net>

<net id="1350"><net_src comp="1336" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1351"><net_src comp="1343" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1352"><net_src comp="1322" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="1353"><net_src comp="1329" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="1359"><net_src comp="0" pin="0"/><net_sink comp="1354" pin=0"/></net>

<net id="1360"><net_src comp="22" pin="0"/><net_sink comp="1354" pin=1"/></net>

<net id="1366"><net_src comp="0" pin="0"/><net_sink comp="1361" pin=0"/></net>

<net id="1367"><net_src comp="22" pin="0"/><net_sink comp="1361" pin=1"/></net>

<net id="1373"><net_src comp="2" pin="0"/><net_sink comp="1368" pin=0"/></net>

<net id="1374"><net_src comp="22" pin="0"/><net_sink comp="1368" pin=1"/></net>

<net id="1380"><net_src comp="2" pin="0"/><net_sink comp="1375" pin=0"/></net>

<net id="1381"><net_src comp="22" pin="0"/><net_sink comp="1375" pin=1"/></net>

<net id="1382"><net_src comp="1368" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1383"><net_src comp="1375" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1384"><net_src comp="1354" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="1385"><net_src comp="1361" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="1391"><net_src comp="0" pin="0"/><net_sink comp="1386" pin=0"/></net>

<net id="1392"><net_src comp="22" pin="0"/><net_sink comp="1386" pin=1"/></net>

<net id="1398"><net_src comp="0" pin="0"/><net_sink comp="1393" pin=0"/></net>

<net id="1399"><net_src comp="22" pin="0"/><net_sink comp="1393" pin=1"/></net>

<net id="1405"><net_src comp="2" pin="0"/><net_sink comp="1400" pin=0"/></net>

<net id="1406"><net_src comp="22" pin="0"/><net_sink comp="1400" pin=1"/></net>

<net id="1412"><net_src comp="2" pin="0"/><net_sink comp="1407" pin=0"/></net>

<net id="1413"><net_src comp="22" pin="0"/><net_sink comp="1407" pin=1"/></net>

<net id="1414"><net_src comp="1400" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1415"><net_src comp="1407" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1416"><net_src comp="1386" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="1417"><net_src comp="1393" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="1423"><net_src comp="0" pin="0"/><net_sink comp="1418" pin=0"/></net>

<net id="1424"><net_src comp="22" pin="0"/><net_sink comp="1418" pin=1"/></net>

<net id="1430"><net_src comp="0" pin="0"/><net_sink comp="1425" pin=0"/></net>

<net id="1431"><net_src comp="22" pin="0"/><net_sink comp="1425" pin=1"/></net>

<net id="1437"><net_src comp="2" pin="0"/><net_sink comp="1432" pin=0"/></net>

<net id="1438"><net_src comp="22" pin="0"/><net_sink comp="1432" pin=1"/></net>

<net id="1444"><net_src comp="2" pin="0"/><net_sink comp="1439" pin=0"/></net>

<net id="1445"><net_src comp="22" pin="0"/><net_sink comp="1439" pin=1"/></net>

<net id="1446"><net_src comp="1432" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1447"><net_src comp="1439" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1448"><net_src comp="1418" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="1449"><net_src comp="1425" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="1455"><net_src comp="0" pin="0"/><net_sink comp="1450" pin=0"/></net>

<net id="1456"><net_src comp="22" pin="0"/><net_sink comp="1450" pin=1"/></net>

<net id="1462"><net_src comp="0" pin="0"/><net_sink comp="1457" pin=0"/></net>

<net id="1463"><net_src comp="22" pin="0"/><net_sink comp="1457" pin=1"/></net>

<net id="1469"><net_src comp="2" pin="0"/><net_sink comp="1464" pin=0"/></net>

<net id="1470"><net_src comp="22" pin="0"/><net_sink comp="1464" pin=1"/></net>

<net id="1476"><net_src comp="2" pin="0"/><net_sink comp="1471" pin=0"/></net>

<net id="1477"><net_src comp="22" pin="0"/><net_sink comp="1471" pin=1"/></net>

<net id="1478"><net_src comp="1464" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1479"><net_src comp="1471" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1480"><net_src comp="1450" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="1481"><net_src comp="1457" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="1487"><net_src comp="0" pin="0"/><net_sink comp="1482" pin=0"/></net>

<net id="1488"><net_src comp="22" pin="0"/><net_sink comp="1482" pin=1"/></net>

<net id="1494"><net_src comp="0" pin="0"/><net_sink comp="1489" pin=0"/></net>

<net id="1495"><net_src comp="22" pin="0"/><net_sink comp="1489" pin=1"/></net>

<net id="1501"><net_src comp="2" pin="0"/><net_sink comp="1496" pin=0"/></net>

<net id="1502"><net_src comp="22" pin="0"/><net_sink comp="1496" pin=1"/></net>

<net id="1508"><net_src comp="2" pin="0"/><net_sink comp="1503" pin=0"/></net>

<net id="1509"><net_src comp="22" pin="0"/><net_sink comp="1503" pin=1"/></net>

<net id="1510"><net_src comp="1496" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1511"><net_src comp="1503" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1512"><net_src comp="1482" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="1513"><net_src comp="1489" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="1519"><net_src comp="0" pin="0"/><net_sink comp="1514" pin=0"/></net>

<net id="1520"><net_src comp="22" pin="0"/><net_sink comp="1514" pin=1"/></net>

<net id="1526"><net_src comp="0" pin="0"/><net_sink comp="1521" pin=0"/></net>

<net id="1527"><net_src comp="22" pin="0"/><net_sink comp="1521" pin=1"/></net>

<net id="1533"><net_src comp="2" pin="0"/><net_sink comp="1528" pin=0"/></net>

<net id="1534"><net_src comp="22" pin="0"/><net_sink comp="1528" pin=1"/></net>

<net id="1540"><net_src comp="2" pin="0"/><net_sink comp="1535" pin=0"/></net>

<net id="1541"><net_src comp="22" pin="0"/><net_sink comp="1535" pin=1"/></net>

<net id="1542"><net_src comp="1528" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1543"><net_src comp="1535" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1544"><net_src comp="1514" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="1545"><net_src comp="1521" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="1551"><net_src comp="0" pin="0"/><net_sink comp="1546" pin=0"/></net>

<net id="1552"><net_src comp="22" pin="0"/><net_sink comp="1546" pin=1"/></net>

<net id="1558"><net_src comp="0" pin="0"/><net_sink comp="1553" pin=0"/></net>

<net id="1559"><net_src comp="22" pin="0"/><net_sink comp="1553" pin=1"/></net>

<net id="1565"><net_src comp="2" pin="0"/><net_sink comp="1560" pin=0"/></net>

<net id="1566"><net_src comp="22" pin="0"/><net_sink comp="1560" pin=1"/></net>

<net id="1572"><net_src comp="2" pin="0"/><net_sink comp="1567" pin=0"/></net>

<net id="1573"><net_src comp="22" pin="0"/><net_sink comp="1567" pin=1"/></net>

<net id="1574"><net_src comp="1560" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1575"><net_src comp="1567" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1576"><net_src comp="1546" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="1577"><net_src comp="1553" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="1583"><net_src comp="0" pin="0"/><net_sink comp="1578" pin=0"/></net>

<net id="1584"><net_src comp="22" pin="0"/><net_sink comp="1578" pin=1"/></net>

<net id="1590"><net_src comp="0" pin="0"/><net_sink comp="1585" pin=0"/></net>

<net id="1591"><net_src comp="22" pin="0"/><net_sink comp="1585" pin=1"/></net>

<net id="1597"><net_src comp="2" pin="0"/><net_sink comp="1592" pin=0"/></net>

<net id="1598"><net_src comp="22" pin="0"/><net_sink comp="1592" pin=1"/></net>

<net id="1604"><net_src comp="2" pin="0"/><net_sink comp="1599" pin=0"/></net>

<net id="1605"><net_src comp="22" pin="0"/><net_sink comp="1599" pin=1"/></net>

<net id="1606"><net_src comp="1592" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1607"><net_src comp="1599" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1608"><net_src comp="1578" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="1609"><net_src comp="1585" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="1615"><net_src comp="2" pin="0"/><net_sink comp="1610" pin=0"/></net>

<net id="1616"><net_src comp="22" pin="0"/><net_sink comp="1610" pin=1"/></net>

<net id="1622"><net_src comp="2" pin="0"/><net_sink comp="1617" pin=0"/></net>

<net id="1623"><net_src comp="22" pin="0"/><net_sink comp="1617" pin=1"/></net>

<net id="1624"><net_src comp="1610" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1625"><net_src comp="1617" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1631"><net_src comp="2" pin="0"/><net_sink comp="1626" pin=0"/></net>

<net id="1632"><net_src comp="22" pin="0"/><net_sink comp="1626" pin=1"/></net>

<net id="1638"><net_src comp="2" pin="0"/><net_sink comp="1633" pin=0"/></net>

<net id="1639"><net_src comp="22" pin="0"/><net_sink comp="1633" pin=1"/></net>

<net id="1640"><net_src comp="1626" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1641"><net_src comp="1633" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1647"><net_src comp="2" pin="0"/><net_sink comp="1642" pin=0"/></net>

<net id="1648"><net_src comp="22" pin="0"/><net_sink comp="1642" pin=1"/></net>

<net id="1654"><net_src comp="2" pin="0"/><net_sink comp="1649" pin=0"/></net>

<net id="1655"><net_src comp="22" pin="0"/><net_sink comp="1649" pin=1"/></net>

<net id="1656"><net_src comp="1642" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1657"><net_src comp="1649" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1663"><net_src comp="2" pin="0"/><net_sink comp="1658" pin=0"/></net>

<net id="1664"><net_src comp="22" pin="0"/><net_sink comp="1658" pin=1"/></net>

<net id="1670"><net_src comp="2" pin="0"/><net_sink comp="1665" pin=0"/></net>

<net id="1671"><net_src comp="22" pin="0"/><net_sink comp="1665" pin=1"/></net>

<net id="1672"><net_src comp="1658" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1673"><net_src comp="1665" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1679"><net_src comp="2" pin="0"/><net_sink comp="1674" pin=0"/></net>

<net id="1680"><net_src comp="22" pin="0"/><net_sink comp="1674" pin=1"/></net>

<net id="1686"><net_src comp="2" pin="0"/><net_sink comp="1681" pin=0"/></net>

<net id="1687"><net_src comp="22" pin="0"/><net_sink comp="1681" pin=1"/></net>

<net id="1688"><net_src comp="1674" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1689"><net_src comp="1681" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1695"><net_src comp="2" pin="0"/><net_sink comp="1690" pin=0"/></net>

<net id="1696"><net_src comp="22" pin="0"/><net_sink comp="1690" pin=1"/></net>

<net id="1702"><net_src comp="2" pin="0"/><net_sink comp="1697" pin=0"/></net>

<net id="1703"><net_src comp="22" pin="0"/><net_sink comp="1697" pin=1"/></net>

<net id="1704"><net_src comp="1690" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1705"><net_src comp="1697" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1711"><net_src comp="2" pin="0"/><net_sink comp="1706" pin=0"/></net>

<net id="1712"><net_src comp="22" pin="0"/><net_sink comp="1706" pin=1"/></net>

<net id="1718"><net_src comp="2" pin="0"/><net_sink comp="1713" pin=0"/></net>

<net id="1719"><net_src comp="22" pin="0"/><net_sink comp="1713" pin=1"/></net>

<net id="1720"><net_src comp="1706" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1721"><net_src comp="1713" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1727"><net_src comp="2" pin="0"/><net_sink comp="1722" pin=0"/></net>

<net id="1728"><net_src comp="22" pin="0"/><net_sink comp="1722" pin=1"/></net>

<net id="1734"><net_src comp="2" pin="0"/><net_sink comp="1729" pin=0"/></net>

<net id="1735"><net_src comp="22" pin="0"/><net_sink comp="1729" pin=1"/></net>

<net id="1736"><net_src comp="1722" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1737"><net_src comp="1729" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1743"><net_src comp="2" pin="0"/><net_sink comp="1738" pin=0"/></net>

<net id="1744"><net_src comp="22" pin="0"/><net_sink comp="1738" pin=1"/></net>

<net id="1750"><net_src comp="2" pin="0"/><net_sink comp="1745" pin=0"/></net>

<net id="1751"><net_src comp="22" pin="0"/><net_sink comp="1745" pin=1"/></net>

<net id="1752"><net_src comp="1738" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1753"><net_src comp="1745" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1759"><net_src comp="2" pin="0"/><net_sink comp="1754" pin=0"/></net>

<net id="1760"><net_src comp="22" pin="0"/><net_sink comp="1754" pin=1"/></net>

<net id="1766"><net_src comp="2" pin="0"/><net_sink comp="1761" pin=0"/></net>

<net id="1767"><net_src comp="22" pin="0"/><net_sink comp="1761" pin=1"/></net>

<net id="1768"><net_src comp="1754" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1769"><net_src comp="1761" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1775"><net_src comp="2" pin="0"/><net_sink comp="1770" pin=0"/></net>

<net id="1776"><net_src comp="22" pin="0"/><net_sink comp="1770" pin=1"/></net>

<net id="1782"><net_src comp="2" pin="0"/><net_sink comp="1777" pin=0"/></net>

<net id="1783"><net_src comp="22" pin="0"/><net_sink comp="1777" pin=1"/></net>

<net id="1784"><net_src comp="1770" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1785"><net_src comp="1777" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1791"><net_src comp="2" pin="0"/><net_sink comp="1786" pin=0"/></net>

<net id="1792"><net_src comp="22" pin="0"/><net_sink comp="1786" pin=1"/></net>

<net id="1798"><net_src comp="2" pin="0"/><net_sink comp="1793" pin=0"/></net>

<net id="1799"><net_src comp="22" pin="0"/><net_sink comp="1793" pin=1"/></net>

<net id="1800"><net_src comp="1786" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1801"><net_src comp="1793" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1807"><net_src comp="2" pin="0"/><net_sink comp="1802" pin=0"/></net>

<net id="1808"><net_src comp="22" pin="0"/><net_sink comp="1802" pin=1"/></net>

<net id="1814"><net_src comp="2" pin="0"/><net_sink comp="1809" pin=0"/></net>

<net id="1815"><net_src comp="22" pin="0"/><net_sink comp="1809" pin=1"/></net>

<net id="1816"><net_src comp="1802" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1817"><net_src comp="1809" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1823"><net_src comp="2" pin="0"/><net_sink comp="1818" pin=0"/></net>

<net id="1824"><net_src comp="22" pin="0"/><net_sink comp="1818" pin=1"/></net>

<net id="1830"><net_src comp="2" pin="0"/><net_sink comp="1825" pin=0"/></net>

<net id="1831"><net_src comp="22" pin="0"/><net_sink comp="1825" pin=1"/></net>

<net id="1832"><net_src comp="1818" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1833"><net_src comp="1825" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1839"><net_src comp="2" pin="0"/><net_sink comp="1834" pin=0"/></net>

<net id="1840"><net_src comp="22" pin="0"/><net_sink comp="1834" pin=1"/></net>

<net id="1846"><net_src comp="2" pin="0"/><net_sink comp="1841" pin=0"/></net>

<net id="1847"><net_src comp="22" pin="0"/><net_sink comp="1841" pin=1"/></net>

<net id="1848"><net_src comp="1834" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="1849"><net_src comp="1841" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="1853"><net_src comp="10" pin="0"/><net_sink comp="1850" pin=0"/></net>

<net id="1860"><net_src comp="1850" pin="1"/><net_sink comp="1854" pin=0"/></net>

<net id="1864"><net_src comp="12" pin="0"/><net_sink comp="1861" pin=0"/></net>

<net id="1871"><net_src comp="1861" pin="1"/><net_sink comp="1865" pin=0"/></net>

<net id="1872"><net_src comp="1865" pin="4"/><net_sink comp="1861" pin=0"/></net>

<net id="1877"><net_src comp="1873" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="1878"><net_src comp="84" pin="0"/><net_sink comp="1873" pin=0"/></net>

<net id="1883"><net_src comp="1879" pin="2"/><net_sink comp="509" pin=4"/></net>

<net id="1884"><net_src comp="84" pin="0"/><net_sink comp="1879" pin=0"/></net>

<net id="1889"><net_src comp="58" pin="0"/><net_sink comp="1885" pin=1"/></net>

<net id="1894"><net_src comp="58" pin="0"/><net_sink comp="1890" pin=1"/></net>

<net id="1904"><net_src comp="246" pin="3"/><net_sink comp="1901" pin=0"/></net>

<net id="1905"><net_src comp="1901" pin="1"/><net_sink comp="1895" pin=0"/></net>

<net id="1909"><net_src comp="246" pin="7"/><net_sink comp="1906" pin=0"/></net>

<net id="1910"><net_src comp="1906" pin="1"/><net_sink comp="1898" pin=0"/></net>

<net id="1914"><net_src comp="246" pin="3"/><net_sink comp="1911" pin=0"/></net>

<net id="1915"><net_src comp="1911" pin="1"/><net_sink comp="1895" pin=0"/></net>

<net id="1919"><net_src comp="246" pin="7"/><net_sink comp="1916" pin=0"/></net>

<net id="1920"><net_src comp="1916" pin="1"/><net_sink comp="1898" pin=0"/></net>

<net id="1924"><net_src comp="246" pin="3"/><net_sink comp="1921" pin=0"/></net>

<net id="1925"><net_src comp="1921" pin="1"/><net_sink comp="1895" pin=0"/></net>

<net id="1929"><net_src comp="246" pin="7"/><net_sink comp="1926" pin=0"/></net>

<net id="1930"><net_src comp="1926" pin="1"/><net_sink comp="1898" pin=0"/></net>

<net id="1934"><net_src comp="246" pin="3"/><net_sink comp="1931" pin=0"/></net>

<net id="1935"><net_src comp="1931" pin="1"/><net_sink comp="1895" pin=0"/></net>

<net id="1939"><net_src comp="246" pin="7"/><net_sink comp="1936" pin=0"/></net>

<net id="1940"><net_src comp="1936" pin="1"/><net_sink comp="1898" pin=0"/></net>

<net id="1944"><net_src comp="246" pin="3"/><net_sink comp="1941" pin=0"/></net>

<net id="1945"><net_src comp="1941" pin="1"/><net_sink comp="1895" pin=0"/></net>

<net id="1949"><net_src comp="246" pin="7"/><net_sink comp="1946" pin=0"/></net>

<net id="1950"><net_src comp="1946" pin="1"/><net_sink comp="1898" pin=0"/></net>

<net id="1954"><net_src comp="246" pin="3"/><net_sink comp="1951" pin=0"/></net>

<net id="1955"><net_src comp="1951" pin="1"/><net_sink comp="1895" pin=0"/></net>

<net id="1959"><net_src comp="246" pin="7"/><net_sink comp="1956" pin=0"/></net>

<net id="1960"><net_src comp="1956" pin="1"/><net_sink comp="1898" pin=0"/></net>

<net id="1964"><net_src comp="1895" pin="1"/><net_sink comp="1961" pin=0"/></net>

<net id="1965"><net_src comp="1961" pin="1"/><net_sink comp="1885" pin=0"/></net>

<net id="1969"><net_src comp="1898" pin="1"/><net_sink comp="1966" pin=0"/></net>

<net id="1970"><net_src comp="1966" pin="1"/><net_sink comp="1890" pin=0"/></net>

<net id="1974"><net_src comp="1895" pin="1"/><net_sink comp="1971" pin=0"/></net>

<net id="1975"><net_src comp="1971" pin="1"/><net_sink comp="1885" pin=0"/></net>

<net id="1979"><net_src comp="1898" pin="1"/><net_sink comp="1976" pin=0"/></net>

<net id="1980"><net_src comp="1976" pin="1"/><net_sink comp="1890" pin=0"/></net>

<net id="1984"><net_src comp="1895" pin="1"/><net_sink comp="1981" pin=0"/></net>

<net id="1985"><net_src comp="1981" pin="1"/><net_sink comp="1885" pin=0"/></net>

<net id="1989"><net_src comp="1898" pin="1"/><net_sink comp="1986" pin=0"/></net>

<net id="1990"><net_src comp="1986" pin="1"/><net_sink comp="1890" pin=0"/></net>

<net id="1994"><net_src comp="1895" pin="1"/><net_sink comp="1991" pin=0"/></net>

<net id="1995"><net_src comp="1991" pin="1"/><net_sink comp="1885" pin=0"/></net>

<net id="1999"><net_src comp="1898" pin="1"/><net_sink comp="1996" pin=0"/></net>

<net id="2000"><net_src comp="1996" pin="1"/><net_sink comp="1890" pin=0"/></net>

<net id="2004"><net_src comp="1895" pin="1"/><net_sink comp="2001" pin=0"/></net>

<net id="2005"><net_src comp="2001" pin="1"/><net_sink comp="1885" pin=0"/></net>

<net id="2009"><net_src comp="1898" pin="1"/><net_sink comp="2006" pin=0"/></net>

<net id="2010"><net_src comp="2006" pin="1"/><net_sink comp="1890" pin=0"/></net>

<net id="2014"><net_src comp="1895" pin="1"/><net_sink comp="2011" pin=0"/></net>

<net id="2015"><net_src comp="2011" pin="1"/><net_sink comp="1885" pin=0"/></net>

<net id="2019"><net_src comp="1898" pin="1"/><net_sink comp="2016" pin=0"/></net>

<net id="2020"><net_src comp="2016" pin="1"/><net_sink comp="1890" pin=0"/></net>

<net id="2024"><net_src comp="1885" pin="2"/><net_sink comp="2021" pin=0"/></net>

<net id="2025"><net_src comp="2021" pin="1"/><net_sink comp="1873" pin=1"/></net>

<net id="2029"><net_src comp="1890" pin="2"/><net_sink comp="2026" pin=0"/></net>

<net id="2030"><net_src comp="2026" pin="1"/><net_sink comp="1879" pin=1"/></net>

<net id="2034"><net_src comp="1885" pin="2"/><net_sink comp="2031" pin=0"/></net>

<net id="2035"><net_src comp="2031" pin="1"/><net_sink comp="1873" pin=1"/></net>

<net id="2039"><net_src comp="1890" pin="2"/><net_sink comp="2036" pin=0"/></net>

<net id="2040"><net_src comp="2036" pin="1"/><net_sink comp="1879" pin=1"/></net>

<net id="2044"><net_src comp="1865" pin="4"/><net_sink comp="2041" pin=0"/></net>

<net id="2045"><net_src comp="2041" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="2050"><net_src comp="1854" pin="4"/><net_sink comp="2046" pin=0"/></net>

<net id="2051"><net_src comp="14" pin="0"/><net_sink comp="2046" pin=1"/></net>

<net id="2056"><net_src comp="1854" pin="4"/><net_sink comp="2052" pin=0"/></net>

<net id="2057"><net_src comp="20" pin="0"/><net_sink comp="2052" pin=1"/></net>

<net id="2062"><net_src comp="1865" pin="4"/><net_sink comp="2058" pin=0"/></net>

<net id="2063"><net_src comp="24" pin="0"/><net_sink comp="2058" pin=1"/></net>

<net id="2067"><net_src comp="2058" pin="2"/><net_sink comp="2064" pin=0"/></net>

<net id="2068"><net_src comp="2064" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="2073"><net_src comp="1861" pin="1"/><net_sink comp="2069" pin=0"/></net>

<net id="2074"><net_src comp="26" pin="0"/><net_sink comp="2069" pin=1"/></net>

<net id="2078"><net_src comp="2069" pin="2"/><net_sink comp="2075" pin=0"/></net>

<net id="2079"><net_src comp="2075" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="2084"><net_src comp="1861" pin="1"/><net_sink comp="2080" pin=0"/></net>

<net id="2085"><net_src comp="28" pin="0"/><net_sink comp="2080" pin=1"/></net>

<net id="2089"><net_src comp="2080" pin="2"/><net_sink comp="2086" pin=0"/></net>

<net id="2090"><net_src comp="2086" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="2095"><net_src comp="1861" pin="1"/><net_sink comp="2091" pin=0"/></net>

<net id="2096"><net_src comp="30" pin="0"/><net_sink comp="2091" pin=1"/></net>

<net id="2100"><net_src comp="2091" pin="2"/><net_sink comp="2097" pin=0"/></net>

<net id="2101"><net_src comp="2097" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="2106"><net_src comp="1861" pin="1"/><net_sink comp="2102" pin=0"/></net>

<net id="2107"><net_src comp="32" pin="0"/><net_sink comp="2102" pin=1"/></net>

<net id="2111"><net_src comp="2102" pin="2"/><net_sink comp="2108" pin=0"/></net>

<net id="2112"><net_src comp="2108" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="2117"><net_src comp="1861" pin="1"/><net_sink comp="2113" pin=0"/></net>

<net id="2118"><net_src comp="34" pin="0"/><net_sink comp="2113" pin=1"/></net>

<net id="2122"><net_src comp="2113" pin="2"/><net_sink comp="2119" pin=0"/></net>

<net id="2123"><net_src comp="2119" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="2128"><net_src comp="1861" pin="1"/><net_sink comp="2124" pin=0"/></net>

<net id="2129"><net_src comp="36" pin="0"/><net_sink comp="2124" pin=1"/></net>

<net id="2133"><net_src comp="2124" pin="2"/><net_sink comp="2130" pin=0"/></net>

<net id="2134"><net_src comp="2130" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="2139"><net_src comp="1861" pin="1"/><net_sink comp="2135" pin=0"/></net>

<net id="2140"><net_src comp="38" pin="0"/><net_sink comp="2135" pin=1"/></net>

<net id="2144"><net_src comp="2135" pin="2"/><net_sink comp="2141" pin=0"/></net>

<net id="2145"><net_src comp="2141" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="2150"><net_src comp="1861" pin="1"/><net_sink comp="2146" pin=0"/></net>

<net id="2151"><net_src comp="40" pin="0"/><net_sink comp="2146" pin=1"/></net>

<net id="2155"><net_src comp="2146" pin="2"/><net_sink comp="2152" pin=0"/></net>

<net id="2156"><net_src comp="2152" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="2161"><net_src comp="1861" pin="1"/><net_sink comp="2157" pin=0"/></net>

<net id="2162"><net_src comp="42" pin="0"/><net_sink comp="2157" pin=1"/></net>

<net id="2166"><net_src comp="2157" pin="2"/><net_sink comp="2163" pin=0"/></net>

<net id="2167"><net_src comp="2163" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="2172"><net_src comp="1861" pin="1"/><net_sink comp="2168" pin=0"/></net>

<net id="2173"><net_src comp="44" pin="0"/><net_sink comp="2168" pin=1"/></net>

<net id="2177"><net_src comp="2168" pin="2"/><net_sink comp="2174" pin=0"/></net>

<net id="2178"><net_src comp="2174" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="2183"><net_src comp="1861" pin="1"/><net_sink comp="2179" pin=0"/></net>

<net id="2184"><net_src comp="46" pin="0"/><net_sink comp="2179" pin=1"/></net>

<net id="2188"><net_src comp="2179" pin="2"/><net_sink comp="2185" pin=0"/></net>

<net id="2189"><net_src comp="2185" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="2194"><net_src comp="1861" pin="1"/><net_sink comp="2190" pin=0"/></net>

<net id="2195"><net_src comp="48" pin="0"/><net_sink comp="2190" pin=1"/></net>

<net id="2199"><net_src comp="2190" pin="2"/><net_sink comp="2196" pin=0"/></net>

<net id="2200"><net_src comp="2196" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="2205"><net_src comp="1861" pin="1"/><net_sink comp="2201" pin=0"/></net>

<net id="2206"><net_src comp="50" pin="0"/><net_sink comp="2201" pin=1"/></net>

<net id="2210"><net_src comp="2201" pin="2"/><net_sink comp="2207" pin=0"/></net>

<net id="2211"><net_src comp="2207" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="2216"><net_src comp="1861" pin="1"/><net_sink comp="2212" pin=0"/></net>

<net id="2217"><net_src comp="52" pin="0"/><net_sink comp="2212" pin=1"/></net>

<net id="2221"><net_src comp="2212" pin="2"/><net_sink comp="2218" pin=0"/></net>

<net id="2222"><net_src comp="2218" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="2227"><net_src comp="1861" pin="1"/><net_sink comp="2223" pin=0"/></net>

<net id="2228"><net_src comp="54" pin="0"/><net_sink comp="2223" pin=1"/></net>

<net id="2232"><net_src comp="2223" pin="2"/><net_sink comp="2229" pin=0"/></net>

<net id="2233"><net_src comp="2229" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="2238"><net_src comp="1861" pin="1"/><net_sink comp="2234" pin=0"/></net>

<net id="2239"><net_src comp="56" pin="0"/><net_sink comp="2234" pin=1"/></net>

<net id="2243"><net_src comp="2234" pin="2"/><net_sink comp="2240" pin=0"/></net>

<net id="2244"><net_src comp="2240" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="2249"><net_src comp="1861" pin="1"/><net_sink comp="2245" pin=0"/></net>

<net id="2250"><net_src comp="60" pin="0"/><net_sink comp="2245" pin=1"/></net>

<net id="2254"><net_src comp="2245" pin="2"/><net_sink comp="2251" pin=0"/></net>

<net id="2255"><net_src comp="2251" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="2260"><net_src comp="1861" pin="1"/><net_sink comp="2256" pin=0"/></net>

<net id="2261"><net_src comp="62" pin="0"/><net_sink comp="2256" pin=1"/></net>

<net id="2265"><net_src comp="2256" pin="2"/><net_sink comp="2262" pin=0"/></net>

<net id="2266"><net_src comp="2262" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="2271"><net_src comp="1861" pin="1"/><net_sink comp="2267" pin=0"/></net>

<net id="2272"><net_src comp="64" pin="0"/><net_sink comp="2267" pin=1"/></net>

<net id="2276"><net_src comp="2267" pin="2"/><net_sink comp="2273" pin=0"/></net>

<net id="2277"><net_src comp="2273" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="2282"><net_src comp="1861" pin="1"/><net_sink comp="2278" pin=0"/></net>

<net id="2283"><net_src comp="66" pin="0"/><net_sink comp="2278" pin=1"/></net>

<net id="2287"><net_src comp="2278" pin="2"/><net_sink comp="2284" pin=0"/></net>

<net id="2288"><net_src comp="2284" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="2293"><net_src comp="1861" pin="1"/><net_sink comp="2289" pin=0"/></net>

<net id="2294"><net_src comp="68" pin="0"/><net_sink comp="2289" pin=1"/></net>

<net id="2298"><net_src comp="2289" pin="2"/><net_sink comp="2295" pin=0"/></net>

<net id="2299"><net_src comp="2295" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="2304"><net_src comp="1861" pin="1"/><net_sink comp="2300" pin=0"/></net>

<net id="2305"><net_src comp="70" pin="0"/><net_sink comp="2300" pin=1"/></net>

<net id="2309"><net_src comp="2300" pin="2"/><net_sink comp="2306" pin=0"/></net>

<net id="2310"><net_src comp="2306" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="2315"><net_src comp="1861" pin="1"/><net_sink comp="2311" pin=0"/></net>

<net id="2316"><net_src comp="72" pin="0"/><net_sink comp="2311" pin=1"/></net>

<net id="2320"><net_src comp="2311" pin="2"/><net_sink comp="2317" pin=0"/></net>

<net id="2321"><net_src comp="2317" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="2326"><net_src comp="1861" pin="1"/><net_sink comp="2322" pin=0"/></net>

<net id="2327"><net_src comp="74" pin="0"/><net_sink comp="2322" pin=1"/></net>

<net id="2331"><net_src comp="2322" pin="2"/><net_sink comp="2328" pin=0"/></net>

<net id="2332"><net_src comp="2328" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="2337"><net_src comp="1861" pin="1"/><net_sink comp="2333" pin=0"/></net>

<net id="2338"><net_src comp="76" pin="0"/><net_sink comp="2333" pin=1"/></net>

<net id="2342"><net_src comp="2333" pin="2"/><net_sink comp="2339" pin=0"/></net>

<net id="2343"><net_src comp="2339" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="2348"><net_src comp="1861" pin="1"/><net_sink comp="2344" pin=0"/></net>

<net id="2349"><net_src comp="78" pin="0"/><net_sink comp="2344" pin=1"/></net>

<net id="2353"><net_src comp="2344" pin="2"/><net_sink comp="2350" pin=0"/></net>

<net id="2354"><net_src comp="2350" pin="1"/><net_sink comp="456" pin=2"/></net>

<net id="2359"><net_src comp="1861" pin="1"/><net_sink comp="2355" pin=0"/></net>

<net id="2360"><net_src comp="80" pin="0"/><net_sink comp="2355" pin=1"/></net>

<net id="2364"><net_src comp="2355" pin="2"/><net_sink comp="2361" pin=0"/></net>

<net id="2365"><net_src comp="2361" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="2370"><net_src comp="1861" pin="1"/><net_sink comp="2366" pin=0"/></net>

<net id="2371"><net_src comp="82" pin="0"/><net_sink comp="2366" pin=1"/></net>

<net id="2375"><net_src comp="2366" pin="2"/><net_sink comp="2372" pin=0"/></net>

<net id="2376"><net_src comp="2372" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="2381"><net_src comp="1861" pin="1"/><net_sink comp="2377" pin=0"/></net>

<net id="2382"><net_src comp="86" pin="0"/><net_sink comp="2377" pin=1"/></net>

<net id="2386"><net_src comp="2377" pin="2"/><net_sink comp="2383" pin=0"/></net>

<net id="2387"><net_src comp="2383" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="2392"><net_src comp="1861" pin="1"/><net_sink comp="2388" pin=0"/></net>

<net id="2393"><net_src comp="88" pin="0"/><net_sink comp="2388" pin=1"/></net>

<net id="2397"><net_src comp="2388" pin="2"/><net_sink comp="2394" pin=0"/></net>

<net id="2398"><net_src comp="2394" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="2403"><net_src comp="1861" pin="1"/><net_sink comp="2399" pin=0"/></net>

<net id="2404"><net_src comp="90" pin="0"/><net_sink comp="2399" pin=1"/></net>

<net id="2408"><net_src comp="2399" pin="2"/><net_sink comp="2405" pin=0"/></net>

<net id="2409"><net_src comp="2405" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="2414"><net_src comp="1861" pin="1"/><net_sink comp="2410" pin=0"/></net>

<net id="2415"><net_src comp="92" pin="0"/><net_sink comp="2410" pin=1"/></net>

<net id="2419"><net_src comp="2410" pin="2"/><net_sink comp="2416" pin=0"/></net>

<net id="2420"><net_src comp="2416" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="2425"><net_src comp="1861" pin="1"/><net_sink comp="2421" pin=0"/></net>

<net id="2426"><net_src comp="94" pin="0"/><net_sink comp="2421" pin=1"/></net>

<net id="2430"><net_src comp="2421" pin="2"/><net_sink comp="2427" pin=0"/></net>

<net id="2431"><net_src comp="2427" pin="1"/><net_sink comp="554" pin=2"/></net>

<net id="2436"><net_src comp="1861" pin="1"/><net_sink comp="2432" pin=0"/></net>

<net id="2437"><net_src comp="96" pin="0"/><net_sink comp="2432" pin=1"/></net>

<net id="2441"><net_src comp="2432" pin="2"/><net_sink comp="2438" pin=0"/></net>

<net id="2442"><net_src comp="2438" pin="1"/><net_sink comp="561" pin=2"/></net>

<net id="2447"><net_src comp="1861" pin="1"/><net_sink comp="2443" pin=0"/></net>

<net id="2448"><net_src comp="98" pin="0"/><net_sink comp="2443" pin=1"/></net>

<net id="2452"><net_src comp="2443" pin="2"/><net_sink comp="2449" pin=0"/></net>

<net id="2453"><net_src comp="2449" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="2458"><net_src comp="1861" pin="1"/><net_sink comp="2454" pin=0"/></net>

<net id="2459"><net_src comp="100" pin="0"/><net_sink comp="2454" pin=1"/></net>

<net id="2463"><net_src comp="2454" pin="2"/><net_sink comp="2460" pin=0"/></net>

<net id="2464"><net_src comp="2460" pin="1"/><net_sink comp="593" pin=2"/></net>

<net id="2469"><net_src comp="1861" pin="1"/><net_sink comp="2465" pin=0"/></net>

<net id="2470"><net_src comp="102" pin="0"/><net_sink comp="2465" pin=1"/></net>

<net id="2474"><net_src comp="2465" pin="2"/><net_sink comp="2471" pin=0"/></net>

<net id="2475"><net_src comp="2471" pin="1"/><net_sink comp="618" pin=2"/></net>

<net id="2480"><net_src comp="1861" pin="1"/><net_sink comp="2476" pin=0"/></net>

<net id="2481"><net_src comp="104" pin="0"/><net_sink comp="2476" pin=1"/></net>

<net id="2485"><net_src comp="2476" pin="2"/><net_sink comp="2482" pin=0"/></net>

<net id="2486"><net_src comp="2482" pin="1"/><net_sink comp="625" pin=2"/></net>

<net id="2491"><net_src comp="1861" pin="1"/><net_sink comp="2487" pin=0"/></net>

<net id="2492"><net_src comp="106" pin="0"/><net_sink comp="2487" pin=1"/></net>

<net id="2496"><net_src comp="2487" pin="2"/><net_sink comp="2493" pin=0"/></net>

<net id="2497"><net_src comp="2493" pin="1"/><net_sink comp="650" pin=2"/></net>

<net id="2502"><net_src comp="1861" pin="1"/><net_sink comp="2498" pin=0"/></net>

<net id="2503"><net_src comp="108" pin="0"/><net_sink comp="2498" pin=1"/></net>

<net id="2507"><net_src comp="2498" pin="2"/><net_sink comp="2504" pin=0"/></net>

<net id="2508"><net_src comp="2504" pin="1"/><net_sink comp="657" pin=2"/></net>

<net id="2513"><net_src comp="1861" pin="1"/><net_sink comp="2509" pin=0"/></net>

<net id="2514"><net_src comp="110" pin="0"/><net_sink comp="2509" pin=1"/></net>

<net id="2518"><net_src comp="2509" pin="2"/><net_sink comp="2515" pin=0"/></net>

<net id="2519"><net_src comp="2515" pin="1"/><net_sink comp="682" pin=2"/></net>

<net id="2524"><net_src comp="1861" pin="1"/><net_sink comp="2520" pin=0"/></net>

<net id="2525"><net_src comp="112" pin="0"/><net_sink comp="2520" pin=1"/></net>

<net id="2529"><net_src comp="2520" pin="2"/><net_sink comp="2526" pin=0"/></net>

<net id="2530"><net_src comp="2526" pin="1"/><net_sink comp="689" pin=2"/></net>

<net id="2535"><net_src comp="1861" pin="1"/><net_sink comp="2531" pin=0"/></net>

<net id="2536"><net_src comp="114" pin="0"/><net_sink comp="2531" pin=1"/></net>

<net id="2540"><net_src comp="2531" pin="2"/><net_sink comp="2537" pin=0"/></net>

<net id="2541"><net_src comp="2537" pin="1"/><net_sink comp="714" pin=2"/></net>

<net id="2546"><net_src comp="1861" pin="1"/><net_sink comp="2542" pin=0"/></net>

<net id="2547"><net_src comp="116" pin="0"/><net_sink comp="2542" pin=1"/></net>

<net id="2551"><net_src comp="2542" pin="2"/><net_sink comp="2548" pin=0"/></net>

<net id="2552"><net_src comp="2548" pin="1"/><net_sink comp="721" pin=2"/></net>

<net id="2557"><net_src comp="1861" pin="1"/><net_sink comp="2553" pin=0"/></net>

<net id="2558"><net_src comp="118" pin="0"/><net_sink comp="2553" pin=1"/></net>

<net id="2562"><net_src comp="2553" pin="2"/><net_sink comp="2559" pin=0"/></net>

<net id="2563"><net_src comp="2559" pin="1"/><net_sink comp="746" pin=2"/></net>

<net id="2568"><net_src comp="1861" pin="1"/><net_sink comp="2564" pin=0"/></net>

<net id="2569"><net_src comp="120" pin="0"/><net_sink comp="2564" pin=1"/></net>

<net id="2573"><net_src comp="2564" pin="2"/><net_sink comp="2570" pin=0"/></net>

<net id="2574"><net_src comp="2570" pin="1"/><net_sink comp="753" pin=2"/></net>

<net id="2579"><net_src comp="1861" pin="1"/><net_sink comp="2575" pin=0"/></net>

<net id="2580"><net_src comp="122" pin="0"/><net_sink comp="2575" pin=1"/></net>

<net id="2584"><net_src comp="2575" pin="2"/><net_sink comp="2581" pin=0"/></net>

<net id="2585"><net_src comp="2581" pin="1"/><net_sink comp="778" pin=2"/></net>

<net id="2590"><net_src comp="1861" pin="1"/><net_sink comp="2586" pin=0"/></net>

<net id="2591"><net_src comp="124" pin="0"/><net_sink comp="2586" pin=1"/></net>

<net id="2595"><net_src comp="2586" pin="2"/><net_sink comp="2592" pin=0"/></net>

<net id="2596"><net_src comp="2592" pin="1"/><net_sink comp="785" pin=2"/></net>

<net id="2601"><net_src comp="1861" pin="1"/><net_sink comp="2597" pin=0"/></net>

<net id="2602"><net_src comp="126" pin="0"/><net_sink comp="2597" pin=1"/></net>

<net id="2606"><net_src comp="2597" pin="2"/><net_sink comp="2603" pin=0"/></net>

<net id="2607"><net_src comp="2603" pin="1"/><net_sink comp="810" pin=2"/></net>

<net id="2612"><net_src comp="1861" pin="1"/><net_sink comp="2608" pin=0"/></net>

<net id="2613"><net_src comp="128" pin="0"/><net_sink comp="2608" pin=1"/></net>

<net id="2617"><net_src comp="2608" pin="2"/><net_sink comp="2614" pin=0"/></net>

<net id="2618"><net_src comp="2614" pin="1"/><net_sink comp="817" pin=2"/></net>

<net id="2623"><net_src comp="1861" pin="1"/><net_sink comp="2619" pin=0"/></net>

<net id="2624"><net_src comp="130" pin="0"/><net_sink comp="2619" pin=1"/></net>

<net id="2628"><net_src comp="2619" pin="2"/><net_sink comp="2625" pin=0"/></net>

<net id="2629"><net_src comp="2625" pin="1"/><net_sink comp="842" pin=2"/></net>

<net id="2634"><net_src comp="1861" pin="1"/><net_sink comp="2630" pin=0"/></net>

<net id="2635"><net_src comp="132" pin="0"/><net_sink comp="2630" pin=1"/></net>

<net id="2639"><net_src comp="2630" pin="2"/><net_sink comp="2636" pin=0"/></net>

<net id="2640"><net_src comp="2636" pin="1"/><net_sink comp="849" pin=2"/></net>

<net id="2645"><net_src comp="1861" pin="1"/><net_sink comp="2641" pin=0"/></net>

<net id="2646"><net_src comp="134" pin="0"/><net_sink comp="2641" pin=1"/></net>

<net id="2650"><net_src comp="2641" pin="2"/><net_sink comp="2647" pin=0"/></net>

<net id="2651"><net_src comp="2647" pin="1"/><net_sink comp="874" pin=2"/></net>

<net id="2656"><net_src comp="1861" pin="1"/><net_sink comp="2652" pin=0"/></net>

<net id="2657"><net_src comp="136" pin="0"/><net_sink comp="2652" pin=1"/></net>

<net id="2661"><net_src comp="2652" pin="2"/><net_sink comp="2658" pin=0"/></net>

<net id="2662"><net_src comp="2658" pin="1"/><net_sink comp="881" pin=2"/></net>

<net id="2667"><net_src comp="1861" pin="1"/><net_sink comp="2663" pin=0"/></net>

<net id="2668"><net_src comp="138" pin="0"/><net_sink comp="2663" pin=1"/></net>

<net id="2672"><net_src comp="2663" pin="2"/><net_sink comp="2669" pin=0"/></net>

<net id="2673"><net_src comp="2669" pin="1"/><net_sink comp="906" pin=2"/></net>

<net id="2678"><net_src comp="1861" pin="1"/><net_sink comp="2674" pin=0"/></net>

<net id="2679"><net_src comp="140" pin="0"/><net_sink comp="2674" pin=1"/></net>

<net id="2683"><net_src comp="2674" pin="2"/><net_sink comp="2680" pin=0"/></net>

<net id="2684"><net_src comp="2680" pin="1"/><net_sink comp="913" pin=2"/></net>

<net id="2689"><net_src comp="1861" pin="1"/><net_sink comp="2685" pin=0"/></net>

<net id="2690"><net_src comp="142" pin="0"/><net_sink comp="2685" pin=1"/></net>

<net id="2694"><net_src comp="2685" pin="2"/><net_sink comp="2691" pin=0"/></net>

<net id="2695"><net_src comp="2691" pin="1"/><net_sink comp="938" pin=2"/></net>

<net id="2700"><net_src comp="1861" pin="1"/><net_sink comp="2696" pin=0"/></net>

<net id="2701"><net_src comp="144" pin="0"/><net_sink comp="2696" pin=1"/></net>

<net id="2705"><net_src comp="2696" pin="2"/><net_sink comp="2702" pin=0"/></net>

<net id="2706"><net_src comp="2702" pin="1"/><net_sink comp="945" pin=2"/></net>

<net id="2711"><net_src comp="1861" pin="1"/><net_sink comp="2707" pin=0"/></net>

<net id="2712"><net_src comp="146" pin="0"/><net_sink comp="2707" pin=1"/></net>

<net id="2716"><net_src comp="2707" pin="2"/><net_sink comp="2713" pin=0"/></net>

<net id="2717"><net_src comp="2713" pin="1"/><net_sink comp="970" pin=2"/></net>

<net id="2722"><net_src comp="1861" pin="1"/><net_sink comp="2718" pin=0"/></net>

<net id="2723"><net_src comp="148" pin="0"/><net_sink comp="2718" pin=1"/></net>

<net id="2727"><net_src comp="2718" pin="2"/><net_sink comp="2724" pin=0"/></net>

<net id="2728"><net_src comp="2724" pin="1"/><net_sink comp="977" pin=2"/></net>

<net id="2733"><net_src comp="1861" pin="1"/><net_sink comp="2729" pin=0"/></net>

<net id="2734"><net_src comp="150" pin="0"/><net_sink comp="2729" pin=1"/></net>

<net id="2738"><net_src comp="2729" pin="2"/><net_sink comp="2735" pin=0"/></net>

<net id="2739"><net_src comp="2735" pin="1"/><net_sink comp="1002" pin=2"/></net>

<net id="2744"><net_src comp="1861" pin="1"/><net_sink comp="2740" pin=0"/></net>

<net id="2745"><net_src comp="152" pin="0"/><net_sink comp="2740" pin=1"/></net>

<net id="2749"><net_src comp="2740" pin="2"/><net_sink comp="2746" pin=0"/></net>

<net id="2750"><net_src comp="2746" pin="1"/><net_sink comp="1009" pin=2"/></net>

<net id="2755"><net_src comp="1861" pin="1"/><net_sink comp="2751" pin=0"/></net>

<net id="2756"><net_src comp="154" pin="0"/><net_sink comp="2751" pin=1"/></net>

<net id="2760"><net_src comp="2751" pin="2"/><net_sink comp="2757" pin=0"/></net>

<net id="2761"><net_src comp="2757" pin="1"/><net_sink comp="1034" pin=2"/></net>

<net id="2766"><net_src comp="1861" pin="1"/><net_sink comp="2762" pin=0"/></net>

<net id="2767"><net_src comp="156" pin="0"/><net_sink comp="2762" pin=1"/></net>

<net id="2771"><net_src comp="2762" pin="2"/><net_sink comp="2768" pin=0"/></net>

<net id="2772"><net_src comp="2768" pin="1"/><net_sink comp="1041" pin=2"/></net>

<net id="2777"><net_src comp="1861" pin="1"/><net_sink comp="2773" pin=0"/></net>

<net id="2778"><net_src comp="158" pin="0"/><net_sink comp="2773" pin=1"/></net>

<net id="2782"><net_src comp="2773" pin="2"/><net_sink comp="2779" pin=0"/></net>

<net id="2783"><net_src comp="2779" pin="1"/><net_sink comp="1066" pin=2"/></net>

<net id="2788"><net_src comp="1861" pin="1"/><net_sink comp="2784" pin=0"/></net>

<net id="2789"><net_src comp="160" pin="0"/><net_sink comp="2784" pin=1"/></net>

<net id="2793"><net_src comp="2784" pin="2"/><net_sink comp="2790" pin=0"/></net>

<net id="2794"><net_src comp="2790" pin="1"/><net_sink comp="1073" pin=2"/></net>

<net id="2799"><net_src comp="1861" pin="1"/><net_sink comp="2795" pin=0"/></net>

<net id="2800"><net_src comp="162" pin="0"/><net_sink comp="2795" pin=1"/></net>

<net id="2804"><net_src comp="2795" pin="2"/><net_sink comp="2801" pin=0"/></net>

<net id="2805"><net_src comp="2801" pin="1"/><net_sink comp="1098" pin=2"/></net>

<net id="2810"><net_src comp="1861" pin="1"/><net_sink comp="2806" pin=0"/></net>

<net id="2811"><net_src comp="164" pin="0"/><net_sink comp="2806" pin=1"/></net>

<net id="2815"><net_src comp="2806" pin="2"/><net_sink comp="2812" pin=0"/></net>

<net id="2816"><net_src comp="2812" pin="1"/><net_sink comp="1105" pin=2"/></net>

<net id="2821"><net_src comp="1861" pin="1"/><net_sink comp="2817" pin=0"/></net>

<net id="2822"><net_src comp="166" pin="0"/><net_sink comp="2817" pin=1"/></net>

<net id="2826"><net_src comp="2817" pin="2"/><net_sink comp="2823" pin=0"/></net>

<net id="2827"><net_src comp="2823" pin="1"/><net_sink comp="1130" pin=2"/></net>

<net id="2832"><net_src comp="1861" pin="1"/><net_sink comp="2828" pin=0"/></net>

<net id="2833"><net_src comp="168" pin="0"/><net_sink comp="2828" pin=1"/></net>

<net id="2837"><net_src comp="2828" pin="2"/><net_sink comp="2834" pin=0"/></net>

<net id="2838"><net_src comp="2834" pin="1"/><net_sink comp="1137" pin=2"/></net>

<net id="2843"><net_src comp="1861" pin="1"/><net_sink comp="2839" pin=0"/></net>

<net id="2844"><net_src comp="170" pin="0"/><net_sink comp="2839" pin=1"/></net>

<net id="2848"><net_src comp="2839" pin="2"/><net_sink comp="2845" pin=0"/></net>

<net id="2849"><net_src comp="2845" pin="1"/><net_sink comp="1162" pin=2"/></net>

<net id="2854"><net_src comp="1861" pin="1"/><net_sink comp="2850" pin=0"/></net>

<net id="2855"><net_src comp="172" pin="0"/><net_sink comp="2850" pin=1"/></net>

<net id="2859"><net_src comp="2850" pin="2"/><net_sink comp="2856" pin=0"/></net>

<net id="2860"><net_src comp="2856" pin="1"/><net_sink comp="1169" pin=2"/></net>

<net id="2865"><net_src comp="1861" pin="1"/><net_sink comp="2861" pin=0"/></net>

<net id="2866"><net_src comp="174" pin="0"/><net_sink comp="2861" pin=1"/></net>

<net id="2870"><net_src comp="2861" pin="2"/><net_sink comp="2867" pin=0"/></net>

<net id="2871"><net_src comp="2867" pin="1"/><net_sink comp="1194" pin=2"/></net>

<net id="2876"><net_src comp="1861" pin="1"/><net_sink comp="2872" pin=0"/></net>

<net id="2877"><net_src comp="176" pin="0"/><net_sink comp="2872" pin=1"/></net>

<net id="2881"><net_src comp="2872" pin="2"/><net_sink comp="2878" pin=0"/></net>

<net id="2882"><net_src comp="2878" pin="1"/><net_sink comp="1201" pin=2"/></net>

<net id="2887"><net_src comp="1861" pin="1"/><net_sink comp="2883" pin=0"/></net>

<net id="2888"><net_src comp="178" pin="0"/><net_sink comp="2883" pin=1"/></net>

<net id="2892"><net_src comp="2883" pin="2"/><net_sink comp="2889" pin=0"/></net>

<net id="2893"><net_src comp="2889" pin="1"/><net_sink comp="1226" pin=2"/></net>

<net id="2898"><net_src comp="1861" pin="1"/><net_sink comp="2894" pin=0"/></net>

<net id="2899"><net_src comp="180" pin="0"/><net_sink comp="2894" pin=1"/></net>

<net id="2903"><net_src comp="2894" pin="2"/><net_sink comp="2900" pin=0"/></net>

<net id="2904"><net_src comp="2900" pin="1"/><net_sink comp="1233" pin=2"/></net>

<net id="2909"><net_src comp="1861" pin="1"/><net_sink comp="2905" pin=0"/></net>

<net id="2910"><net_src comp="182" pin="0"/><net_sink comp="2905" pin=1"/></net>

<net id="2914"><net_src comp="2905" pin="2"/><net_sink comp="2911" pin=0"/></net>

<net id="2915"><net_src comp="2911" pin="1"/><net_sink comp="1258" pin=2"/></net>

<net id="2920"><net_src comp="1861" pin="1"/><net_sink comp="2916" pin=0"/></net>

<net id="2921"><net_src comp="184" pin="0"/><net_sink comp="2916" pin=1"/></net>

<net id="2925"><net_src comp="2916" pin="2"/><net_sink comp="2922" pin=0"/></net>

<net id="2926"><net_src comp="2922" pin="1"/><net_sink comp="1265" pin=2"/></net>

<net id="2931"><net_src comp="1861" pin="1"/><net_sink comp="2927" pin=0"/></net>

<net id="2932"><net_src comp="186" pin="0"/><net_sink comp="2927" pin=1"/></net>

<net id="2936"><net_src comp="2927" pin="2"/><net_sink comp="2933" pin=0"/></net>

<net id="2937"><net_src comp="2933" pin="1"/><net_sink comp="1290" pin=2"/></net>

<net id="2942"><net_src comp="1861" pin="1"/><net_sink comp="2938" pin=0"/></net>

<net id="2943"><net_src comp="188" pin="0"/><net_sink comp="2938" pin=1"/></net>

<net id="2947"><net_src comp="2938" pin="2"/><net_sink comp="2944" pin=0"/></net>

<net id="2948"><net_src comp="2944" pin="1"/><net_sink comp="1297" pin=2"/></net>

<net id="2953"><net_src comp="1861" pin="1"/><net_sink comp="2949" pin=0"/></net>

<net id="2954"><net_src comp="190" pin="0"/><net_sink comp="2949" pin=1"/></net>

<net id="2958"><net_src comp="2949" pin="2"/><net_sink comp="2955" pin=0"/></net>

<net id="2959"><net_src comp="2955" pin="1"/><net_sink comp="1322" pin=2"/></net>

<net id="2964"><net_src comp="1861" pin="1"/><net_sink comp="2960" pin=0"/></net>

<net id="2965"><net_src comp="192" pin="0"/><net_sink comp="2960" pin=1"/></net>

<net id="2969"><net_src comp="2960" pin="2"/><net_sink comp="2966" pin=0"/></net>

<net id="2970"><net_src comp="2966" pin="1"/><net_sink comp="1329" pin=2"/></net>

<net id="2975"><net_src comp="1861" pin="1"/><net_sink comp="2971" pin=0"/></net>

<net id="2976"><net_src comp="194" pin="0"/><net_sink comp="2971" pin=1"/></net>

<net id="2980"><net_src comp="2971" pin="2"/><net_sink comp="2977" pin=0"/></net>

<net id="2981"><net_src comp="2977" pin="1"/><net_sink comp="1354" pin=2"/></net>

<net id="2986"><net_src comp="1861" pin="1"/><net_sink comp="2982" pin=0"/></net>

<net id="2987"><net_src comp="196" pin="0"/><net_sink comp="2982" pin=1"/></net>

<net id="2991"><net_src comp="2982" pin="2"/><net_sink comp="2988" pin=0"/></net>

<net id="2992"><net_src comp="2988" pin="1"/><net_sink comp="1361" pin=2"/></net>

<net id="2997"><net_src comp="1861" pin="1"/><net_sink comp="2993" pin=0"/></net>

<net id="2998"><net_src comp="198" pin="0"/><net_sink comp="2993" pin=1"/></net>

<net id="3002"><net_src comp="2993" pin="2"/><net_sink comp="2999" pin=0"/></net>

<net id="3003"><net_src comp="2999" pin="1"/><net_sink comp="1386" pin=2"/></net>

<net id="3008"><net_src comp="1861" pin="1"/><net_sink comp="3004" pin=0"/></net>

<net id="3009"><net_src comp="200" pin="0"/><net_sink comp="3004" pin=1"/></net>

<net id="3013"><net_src comp="3004" pin="2"/><net_sink comp="3010" pin=0"/></net>

<net id="3014"><net_src comp="3010" pin="1"/><net_sink comp="1393" pin=2"/></net>

<net id="3019"><net_src comp="1861" pin="1"/><net_sink comp="3015" pin=0"/></net>

<net id="3020"><net_src comp="202" pin="0"/><net_sink comp="3015" pin=1"/></net>

<net id="3024"><net_src comp="3015" pin="2"/><net_sink comp="3021" pin=0"/></net>

<net id="3025"><net_src comp="3021" pin="1"/><net_sink comp="1418" pin=2"/></net>

<net id="3030"><net_src comp="1861" pin="1"/><net_sink comp="3026" pin=0"/></net>

<net id="3031"><net_src comp="204" pin="0"/><net_sink comp="3026" pin=1"/></net>

<net id="3035"><net_src comp="3026" pin="2"/><net_sink comp="3032" pin=0"/></net>

<net id="3036"><net_src comp="3032" pin="1"/><net_sink comp="1425" pin=2"/></net>

<net id="3041"><net_src comp="1861" pin="1"/><net_sink comp="3037" pin=0"/></net>

<net id="3042"><net_src comp="206" pin="0"/><net_sink comp="3037" pin=1"/></net>

<net id="3046"><net_src comp="3037" pin="2"/><net_sink comp="3043" pin=0"/></net>

<net id="3047"><net_src comp="3043" pin="1"/><net_sink comp="1450" pin=2"/></net>

<net id="3052"><net_src comp="1861" pin="1"/><net_sink comp="3048" pin=0"/></net>

<net id="3053"><net_src comp="208" pin="0"/><net_sink comp="3048" pin=1"/></net>

<net id="3057"><net_src comp="3048" pin="2"/><net_sink comp="3054" pin=0"/></net>

<net id="3058"><net_src comp="3054" pin="1"/><net_sink comp="1457" pin=2"/></net>

<net id="3063"><net_src comp="1861" pin="1"/><net_sink comp="3059" pin=0"/></net>

<net id="3064"><net_src comp="210" pin="0"/><net_sink comp="3059" pin=1"/></net>

<net id="3068"><net_src comp="3059" pin="2"/><net_sink comp="3065" pin=0"/></net>

<net id="3069"><net_src comp="3065" pin="1"/><net_sink comp="1482" pin=2"/></net>

<net id="3074"><net_src comp="1861" pin="1"/><net_sink comp="3070" pin=0"/></net>

<net id="3075"><net_src comp="212" pin="0"/><net_sink comp="3070" pin=1"/></net>

<net id="3079"><net_src comp="3070" pin="2"/><net_sink comp="3076" pin=0"/></net>

<net id="3080"><net_src comp="3076" pin="1"/><net_sink comp="1489" pin=2"/></net>

<net id="3085"><net_src comp="1861" pin="1"/><net_sink comp="3081" pin=0"/></net>

<net id="3086"><net_src comp="214" pin="0"/><net_sink comp="3081" pin=1"/></net>

<net id="3090"><net_src comp="3081" pin="2"/><net_sink comp="3087" pin=0"/></net>

<net id="3091"><net_src comp="3087" pin="1"/><net_sink comp="1514" pin=2"/></net>

<net id="3096"><net_src comp="1861" pin="1"/><net_sink comp="3092" pin=0"/></net>

<net id="3097"><net_src comp="216" pin="0"/><net_sink comp="3092" pin=1"/></net>

<net id="3101"><net_src comp="3092" pin="2"/><net_sink comp="3098" pin=0"/></net>

<net id="3102"><net_src comp="3098" pin="1"/><net_sink comp="1521" pin=2"/></net>

<net id="3107"><net_src comp="1861" pin="1"/><net_sink comp="3103" pin=0"/></net>

<net id="3108"><net_src comp="218" pin="0"/><net_sink comp="3103" pin=1"/></net>

<net id="3112"><net_src comp="3103" pin="2"/><net_sink comp="3109" pin=0"/></net>

<net id="3113"><net_src comp="3109" pin="1"/><net_sink comp="1546" pin=2"/></net>

<net id="3118"><net_src comp="1861" pin="1"/><net_sink comp="3114" pin=0"/></net>

<net id="3119"><net_src comp="220" pin="0"/><net_sink comp="3114" pin=1"/></net>

<net id="3123"><net_src comp="3114" pin="2"/><net_sink comp="3120" pin=0"/></net>

<net id="3124"><net_src comp="3120" pin="1"/><net_sink comp="1553" pin=2"/></net>

<net id="3129"><net_src comp="1861" pin="1"/><net_sink comp="3125" pin=0"/></net>

<net id="3130"><net_src comp="222" pin="0"/><net_sink comp="3125" pin=1"/></net>

<net id="3135"><net_src comp="1861" pin="1"/><net_sink comp="3131" pin=0"/></net>

<net id="3136"><net_src comp="224" pin="0"/><net_sink comp="3131" pin=1"/></net>

<net id="3140"><net_src comp="3131" pin="2"/><net_sink comp="3137" pin=0"/></net>

<net id="3141"><net_src comp="3137" pin="1"/><net_sink comp="1578" pin=2"/></net>

<net id="3146"><net_src comp="1861" pin="1"/><net_sink comp="3142" pin=0"/></net>

<net id="3147"><net_src comp="226" pin="0"/><net_sink comp="3142" pin=1"/></net>

<net id="3151"><net_src comp="3142" pin="2"/><net_sink comp="3148" pin=0"/></net>

<net id="3152"><net_src comp="3148" pin="1"/><net_sink comp="1585" pin=2"/></net>

<net id="3156"><net_src comp="2041" pin="1"/><net_sink comp="3153" pin=0"/></net>

<net id="3157"><net_src comp="3153" pin="1"/><net_sink comp="495" pin=2"/></net>

<net id="3164"><net_src comp="2052" pin="2"/><net_sink comp="3161" pin=0"/></net>

<net id="3165"><net_src comp="3161" pin="1"/><net_sink comp="1854" pin=2"/></net>

<net id="3169"><net_src comp="232" pin="3"/><net_sink comp="3166" pin=0"/></net>

<net id="3170"><net_src comp="3166" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3174"><net_src comp="2064" pin="1"/><net_sink comp="3171" pin=0"/></net>

<net id="3175"><net_src comp="3171" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="3179"><net_src comp="239" pin="3"/><net_sink comp="3176" pin=0"/></net>

<net id="3180"><net_src comp="3176" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3184"><net_src comp="2075" pin="1"/><net_sink comp="3181" pin=0"/></net>

<net id="3185"><net_src comp="3181" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="3189"><net_src comp="257" pin="3"/><net_sink comp="3186" pin=0"/></net>

<net id="3190"><net_src comp="3186" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3194"><net_src comp="2086" pin="1"/><net_sink comp="3191" pin=0"/></net>

<net id="3195"><net_src comp="3191" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="3199"><net_src comp="264" pin="3"/><net_sink comp="3196" pin=0"/></net>

<net id="3200"><net_src comp="3196" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3204"><net_src comp="2097" pin="1"/><net_sink comp="3201" pin=0"/></net>

<net id="3205"><net_src comp="3201" pin="1"/><net_sink comp="568" pin=2"/></net>

<net id="3209"><net_src comp="273" pin="3"/><net_sink comp="3206" pin=0"/></net>

<net id="3210"><net_src comp="3206" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3214"><net_src comp="2108" pin="1"/><net_sink comp="3211" pin=0"/></net>

<net id="3215"><net_src comp="3211" pin="1"/><net_sink comp="575" pin=2"/></net>

<net id="3219"><net_src comp="280" pin="3"/><net_sink comp="3216" pin=0"/></net>

<net id="3220"><net_src comp="3216" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3224"><net_src comp="2119" pin="1"/><net_sink comp="3221" pin=0"/></net>

<net id="3225"><net_src comp="3221" pin="1"/><net_sink comp="600" pin=2"/></net>

<net id="3229"><net_src comp="289" pin="3"/><net_sink comp="3226" pin=0"/></net>

<net id="3230"><net_src comp="3226" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3234"><net_src comp="2130" pin="1"/><net_sink comp="3231" pin=0"/></net>

<net id="3235"><net_src comp="3231" pin="1"/><net_sink comp="607" pin=2"/></net>

<net id="3239"><net_src comp="296" pin="3"/><net_sink comp="3236" pin=0"/></net>

<net id="3240"><net_src comp="3236" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3244"><net_src comp="2141" pin="1"/><net_sink comp="3241" pin=0"/></net>

<net id="3245"><net_src comp="3241" pin="1"/><net_sink comp="632" pin=2"/></net>

<net id="3249"><net_src comp="305" pin="3"/><net_sink comp="3246" pin=0"/></net>

<net id="3250"><net_src comp="3246" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3254"><net_src comp="2152" pin="1"/><net_sink comp="3251" pin=0"/></net>

<net id="3255"><net_src comp="3251" pin="1"/><net_sink comp="639" pin=2"/></net>

<net id="3259"><net_src comp="312" pin="3"/><net_sink comp="3256" pin=0"/></net>

<net id="3260"><net_src comp="3256" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3264"><net_src comp="2163" pin="1"/><net_sink comp="3261" pin=0"/></net>

<net id="3265"><net_src comp="3261" pin="1"/><net_sink comp="664" pin=2"/></net>

<net id="3269"><net_src comp="321" pin="3"/><net_sink comp="3266" pin=0"/></net>

<net id="3270"><net_src comp="3266" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3274"><net_src comp="2174" pin="1"/><net_sink comp="3271" pin=0"/></net>

<net id="3275"><net_src comp="3271" pin="1"/><net_sink comp="671" pin=2"/></net>

<net id="3279"><net_src comp="328" pin="3"/><net_sink comp="3276" pin=0"/></net>

<net id="3280"><net_src comp="3276" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3284"><net_src comp="2185" pin="1"/><net_sink comp="3281" pin=0"/></net>

<net id="3285"><net_src comp="3281" pin="1"/><net_sink comp="696" pin=2"/></net>

<net id="3289"><net_src comp="337" pin="3"/><net_sink comp="3286" pin=0"/></net>

<net id="3290"><net_src comp="3286" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3294"><net_src comp="2196" pin="1"/><net_sink comp="3291" pin=0"/></net>

<net id="3295"><net_src comp="3291" pin="1"/><net_sink comp="703" pin=2"/></net>

<net id="3299"><net_src comp="344" pin="3"/><net_sink comp="3296" pin=0"/></net>

<net id="3300"><net_src comp="3296" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3304"><net_src comp="2207" pin="1"/><net_sink comp="3301" pin=0"/></net>

<net id="3305"><net_src comp="3301" pin="1"/><net_sink comp="728" pin=2"/></net>

<net id="3309"><net_src comp="353" pin="3"/><net_sink comp="3306" pin=0"/></net>

<net id="3310"><net_src comp="3306" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3314"><net_src comp="2218" pin="1"/><net_sink comp="3311" pin=0"/></net>

<net id="3315"><net_src comp="3311" pin="1"/><net_sink comp="735" pin=2"/></net>

<net id="3319"><net_src comp="360" pin="3"/><net_sink comp="3316" pin=0"/></net>

<net id="3320"><net_src comp="3316" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3324"><net_src comp="2229" pin="1"/><net_sink comp="3321" pin=0"/></net>

<net id="3325"><net_src comp="3321" pin="1"/><net_sink comp="760" pin=2"/></net>

<net id="3329"><net_src comp="369" pin="3"/><net_sink comp="3326" pin=0"/></net>

<net id="3330"><net_src comp="3326" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3334"><net_src comp="2240" pin="1"/><net_sink comp="3331" pin=0"/></net>

<net id="3335"><net_src comp="3331" pin="1"/><net_sink comp="767" pin=2"/></net>

<net id="3339"><net_src comp="376" pin="3"/><net_sink comp="3336" pin=0"/></net>

<net id="3340"><net_src comp="3336" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3344"><net_src comp="2251" pin="1"/><net_sink comp="3341" pin=0"/></net>

<net id="3345"><net_src comp="3341" pin="1"/><net_sink comp="792" pin=2"/></net>

<net id="3349"><net_src comp="385" pin="3"/><net_sink comp="3346" pin=0"/></net>

<net id="3350"><net_src comp="3346" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3354"><net_src comp="2262" pin="1"/><net_sink comp="3351" pin=0"/></net>

<net id="3355"><net_src comp="3351" pin="1"/><net_sink comp="799" pin=2"/></net>

<net id="3359"><net_src comp="392" pin="3"/><net_sink comp="3356" pin=0"/></net>

<net id="3360"><net_src comp="3356" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3364"><net_src comp="2273" pin="1"/><net_sink comp="3361" pin=0"/></net>

<net id="3365"><net_src comp="3361" pin="1"/><net_sink comp="824" pin=2"/></net>

<net id="3369"><net_src comp="401" pin="3"/><net_sink comp="3366" pin=0"/></net>

<net id="3370"><net_src comp="3366" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3374"><net_src comp="2284" pin="1"/><net_sink comp="3371" pin=0"/></net>

<net id="3375"><net_src comp="3371" pin="1"/><net_sink comp="831" pin=2"/></net>

<net id="3379"><net_src comp="408" pin="3"/><net_sink comp="3376" pin=0"/></net>

<net id="3380"><net_src comp="3376" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3384"><net_src comp="2295" pin="1"/><net_sink comp="3381" pin=0"/></net>

<net id="3385"><net_src comp="3381" pin="1"/><net_sink comp="856" pin=2"/></net>

<net id="3389"><net_src comp="417" pin="3"/><net_sink comp="3386" pin=0"/></net>

<net id="3390"><net_src comp="3386" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3394"><net_src comp="2306" pin="1"/><net_sink comp="3391" pin=0"/></net>

<net id="3395"><net_src comp="3391" pin="1"/><net_sink comp="863" pin=2"/></net>

<net id="3399"><net_src comp="424" pin="3"/><net_sink comp="3396" pin=0"/></net>

<net id="3400"><net_src comp="3396" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3404"><net_src comp="2317" pin="1"/><net_sink comp="3401" pin=0"/></net>

<net id="3405"><net_src comp="3401" pin="1"/><net_sink comp="888" pin=2"/></net>

<net id="3409"><net_src comp="433" pin="3"/><net_sink comp="3406" pin=0"/></net>

<net id="3410"><net_src comp="3406" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3414"><net_src comp="2328" pin="1"/><net_sink comp="3411" pin=0"/></net>

<net id="3415"><net_src comp="3411" pin="1"/><net_sink comp="895" pin=2"/></net>

<net id="3419"><net_src comp="440" pin="3"/><net_sink comp="3416" pin=0"/></net>

<net id="3420"><net_src comp="3416" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3424"><net_src comp="2339" pin="1"/><net_sink comp="3421" pin=0"/></net>

<net id="3425"><net_src comp="3421" pin="1"/><net_sink comp="920" pin=2"/></net>

<net id="3429"><net_src comp="449" pin="3"/><net_sink comp="3426" pin=0"/></net>

<net id="3430"><net_src comp="3426" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3434"><net_src comp="2350" pin="1"/><net_sink comp="3431" pin=0"/></net>

<net id="3435"><net_src comp="3431" pin="1"/><net_sink comp="927" pin=2"/></net>

<net id="3439"><net_src comp="456" pin="3"/><net_sink comp="3436" pin=0"/></net>

<net id="3440"><net_src comp="3436" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3444"><net_src comp="2361" pin="1"/><net_sink comp="3441" pin=0"/></net>

<net id="3445"><net_src comp="3441" pin="1"/><net_sink comp="952" pin=2"/></net>

<net id="3449"><net_src comp="465" pin="3"/><net_sink comp="3446" pin=0"/></net>

<net id="3450"><net_src comp="3446" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3454"><net_src comp="2372" pin="1"/><net_sink comp="3451" pin=0"/></net>

<net id="3455"><net_src comp="3451" pin="1"/><net_sink comp="959" pin=2"/></net>

<net id="3459"><net_src comp="472" pin="3"/><net_sink comp="3456" pin=0"/></net>

<net id="3460"><net_src comp="3456" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3464"><net_src comp="2383" pin="1"/><net_sink comp="3461" pin=0"/></net>

<net id="3465"><net_src comp="3461" pin="1"/><net_sink comp="984" pin=2"/></net>

<net id="3469"><net_src comp="481" pin="3"/><net_sink comp="3466" pin=0"/></net>

<net id="3470"><net_src comp="3466" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3474"><net_src comp="2394" pin="1"/><net_sink comp="3471" pin=0"/></net>

<net id="3475"><net_src comp="3471" pin="1"/><net_sink comp="991" pin=2"/></net>

<net id="3479"><net_src comp="488" pin="3"/><net_sink comp="3476" pin=0"/></net>

<net id="3480"><net_src comp="3476" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3484"><net_src comp="2405" pin="1"/><net_sink comp="3481" pin=0"/></net>

<net id="3485"><net_src comp="3481" pin="1"/><net_sink comp="1016" pin=2"/></net>

<net id="3489"><net_src comp="522" pin="3"/><net_sink comp="3486" pin=0"/></net>

<net id="3490"><net_src comp="3486" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3494"><net_src comp="2416" pin="1"/><net_sink comp="3491" pin=0"/></net>

<net id="3495"><net_src comp="3491" pin="1"/><net_sink comp="1023" pin=2"/></net>

<net id="3499"><net_src comp="529" pin="3"/><net_sink comp="3496" pin=0"/></net>

<net id="3500"><net_src comp="3496" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3504"><net_src comp="2427" pin="1"/><net_sink comp="3501" pin=0"/></net>

<net id="3505"><net_src comp="3501" pin="1"/><net_sink comp="1048" pin=2"/></net>

<net id="3509"><net_src comp="554" pin="3"/><net_sink comp="3506" pin=0"/></net>

<net id="3510"><net_src comp="3506" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3514"><net_src comp="2438" pin="1"/><net_sink comp="3511" pin=0"/></net>

<net id="3515"><net_src comp="3511" pin="1"/><net_sink comp="1055" pin=2"/></net>

<net id="3519"><net_src comp="561" pin="3"/><net_sink comp="3516" pin=0"/></net>

<net id="3520"><net_src comp="3516" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3524"><net_src comp="2449" pin="1"/><net_sink comp="3521" pin=0"/></net>

<net id="3525"><net_src comp="3521" pin="1"/><net_sink comp="1080" pin=2"/></net>

<net id="3529"><net_src comp="586" pin="3"/><net_sink comp="3526" pin=0"/></net>

<net id="3530"><net_src comp="3526" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3534"><net_src comp="2460" pin="1"/><net_sink comp="3531" pin=0"/></net>

<net id="3535"><net_src comp="3531" pin="1"/><net_sink comp="1087" pin=2"/></net>

<net id="3539"><net_src comp="593" pin="3"/><net_sink comp="3536" pin=0"/></net>

<net id="3540"><net_src comp="3536" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3544"><net_src comp="2471" pin="1"/><net_sink comp="3541" pin=0"/></net>

<net id="3545"><net_src comp="3541" pin="1"/><net_sink comp="1112" pin=2"/></net>

<net id="3549"><net_src comp="618" pin="3"/><net_sink comp="3546" pin=0"/></net>

<net id="3550"><net_src comp="3546" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3554"><net_src comp="2482" pin="1"/><net_sink comp="3551" pin=0"/></net>

<net id="3555"><net_src comp="3551" pin="1"/><net_sink comp="1119" pin=2"/></net>

<net id="3559"><net_src comp="625" pin="3"/><net_sink comp="3556" pin=0"/></net>

<net id="3560"><net_src comp="3556" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3564"><net_src comp="2493" pin="1"/><net_sink comp="3561" pin=0"/></net>

<net id="3565"><net_src comp="3561" pin="1"/><net_sink comp="1144" pin=2"/></net>

<net id="3569"><net_src comp="650" pin="3"/><net_sink comp="3566" pin=0"/></net>

<net id="3570"><net_src comp="3566" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3574"><net_src comp="2504" pin="1"/><net_sink comp="3571" pin=0"/></net>

<net id="3575"><net_src comp="3571" pin="1"/><net_sink comp="1151" pin=2"/></net>

<net id="3579"><net_src comp="657" pin="3"/><net_sink comp="3576" pin=0"/></net>

<net id="3580"><net_src comp="3576" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3584"><net_src comp="2515" pin="1"/><net_sink comp="3581" pin=0"/></net>

<net id="3585"><net_src comp="3581" pin="1"/><net_sink comp="1176" pin=2"/></net>

<net id="3589"><net_src comp="682" pin="3"/><net_sink comp="3586" pin=0"/></net>

<net id="3590"><net_src comp="3586" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3594"><net_src comp="2526" pin="1"/><net_sink comp="3591" pin=0"/></net>

<net id="3595"><net_src comp="3591" pin="1"/><net_sink comp="1183" pin=2"/></net>

<net id="3599"><net_src comp="689" pin="3"/><net_sink comp="3596" pin=0"/></net>

<net id="3600"><net_src comp="3596" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3604"><net_src comp="2537" pin="1"/><net_sink comp="3601" pin=0"/></net>

<net id="3605"><net_src comp="3601" pin="1"/><net_sink comp="1208" pin=2"/></net>

<net id="3609"><net_src comp="714" pin="3"/><net_sink comp="3606" pin=0"/></net>

<net id="3610"><net_src comp="3606" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3614"><net_src comp="2548" pin="1"/><net_sink comp="3611" pin=0"/></net>

<net id="3615"><net_src comp="3611" pin="1"/><net_sink comp="1215" pin=2"/></net>

<net id="3619"><net_src comp="721" pin="3"/><net_sink comp="3616" pin=0"/></net>

<net id="3620"><net_src comp="3616" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3624"><net_src comp="2559" pin="1"/><net_sink comp="3621" pin=0"/></net>

<net id="3625"><net_src comp="3621" pin="1"/><net_sink comp="1240" pin=2"/></net>

<net id="3629"><net_src comp="746" pin="3"/><net_sink comp="3626" pin=0"/></net>

<net id="3630"><net_src comp="3626" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3634"><net_src comp="2570" pin="1"/><net_sink comp="3631" pin=0"/></net>

<net id="3635"><net_src comp="3631" pin="1"/><net_sink comp="1247" pin=2"/></net>

<net id="3639"><net_src comp="753" pin="3"/><net_sink comp="3636" pin=0"/></net>

<net id="3640"><net_src comp="3636" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3644"><net_src comp="2581" pin="1"/><net_sink comp="3641" pin=0"/></net>

<net id="3645"><net_src comp="3641" pin="1"/><net_sink comp="1272" pin=2"/></net>

<net id="3649"><net_src comp="778" pin="3"/><net_sink comp="3646" pin=0"/></net>

<net id="3650"><net_src comp="3646" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3654"><net_src comp="2592" pin="1"/><net_sink comp="3651" pin=0"/></net>

<net id="3655"><net_src comp="3651" pin="1"/><net_sink comp="1279" pin=2"/></net>

<net id="3659"><net_src comp="785" pin="3"/><net_sink comp="3656" pin=0"/></net>

<net id="3660"><net_src comp="3656" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3664"><net_src comp="2603" pin="1"/><net_sink comp="3661" pin=0"/></net>

<net id="3665"><net_src comp="3661" pin="1"/><net_sink comp="1304" pin=2"/></net>

<net id="3669"><net_src comp="810" pin="3"/><net_sink comp="3666" pin=0"/></net>

<net id="3670"><net_src comp="3666" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3674"><net_src comp="2614" pin="1"/><net_sink comp="3671" pin=0"/></net>

<net id="3675"><net_src comp="3671" pin="1"/><net_sink comp="1311" pin=2"/></net>

<net id="3679"><net_src comp="817" pin="3"/><net_sink comp="3676" pin=0"/></net>

<net id="3680"><net_src comp="3676" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3684"><net_src comp="2625" pin="1"/><net_sink comp="3681" pin=0"/></net>

<net id="3685"><net_src comp="3681" pin="1"/><net_sink comp="1336" pin=2"/></net>

<net id="3689"><net_src comp="842" pin="3"/><net_sink comp="3686" pin=0"/></net>

<net id="3690"><net_src comp="3686" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3694"><net_src comp="2636" pin="1"/><net_sink comp="3691" pin=0"/></net>

<net id="3695"><net_src comp="3691" pin="1"/><net_sink comp="1343" pin=2"/></net>

<net id="3699"><net_src comp="849" pin="3"/><net_sink comp="3696" pin=0"/></net>

<net id="3700"><net_src comp="3696" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3704"><net_src comp="2647" pin="1"/><net_sink comp="3701" pin=0"/></net>

<net id="3705"><net_src comp="3701" pin="1"/><net_sink comp="1368" pin=2"/></net>

<net id="3709"><net_src comp="874" pin="3"/><net_sink comp="3706" pin=0"/></net>

<net id="3710"><net_src comp="3706" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3714"><net_src comp="2658" pin="1"/><net_sink comp="3711" pin=0"/></net>

<net id="3715"><net_src comp="3711" pin="1"/><net_sink comp="1375" pin=2"/></net>

<net id="3719"><net_src comp="881" pin="3"/><net_sink comp="3716" pin=0"/></net>

<net id="3720"><net_src comp="3716" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3724"><net_src comp="2669" pin="1"/><net_sink comp="3721" pin=0"/></net>

<net id="3725"><net_src comp="3721" pin="1"/><net_sink comp="1400" pin=2"/></net>

<net id="3729"><net_src comp="906" pin="3"/><net_sink comp="3726" pin=0"/></net>

<net id="3730"><net_src comp="3726" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3734"><net_src comp="2680" pin="1"/><net_sink comp="3731" pin=0"/></net>

<net id="3735"><net_src comp="3731" pin="1"/><net_sink comp="1407" pin=2"/></net>

<net id="3739"><net_src comp="913" pin="3"/><net_sink comp="3736" pin=0"/></net>

<net id="3740"><net_src comp="3736" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3744"><net_src comp="2691" pin="1"/><net_sink comp="3741" pin=0"/></net>

<net id="3745"><net_src comp="3741" pin="1"/><net_sink comp="1432" pin=2"/></net>

<net id="3749"><net_src comp="938" pin="3"/><net_sink comp="3746" pin=0"/></net>

<net id="3750"><net_src comp="3746" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3754"><net_src comp="2702" pin="1"/><net_sink comp="3751" pin=0"/></net>

<net id="3755"><net_src comp="3751" pin="1"/><net_sink comp="1439" pin=2"/></net>

<net id="3759"><net_src comp="945" pin="3"/><net_sink comp="3756" pin=0"/></net>

<net id="3760"><net_src comp="3756" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3764"><net_src comp="2713" pin="1"/><net_sink comp="3761" pin=0"/></net>

<net id="3765"><net_src comp="3761" pin="1"/><net_sink comp="1464" pin=2"/></net>

<net id="3769"><net_src comp="970" pin="3"/><net_sink comp="3766" pin=0"/></net>

<net id="3770"><net_src comp="3766" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3774"><net_src comp="2724" pin="1"/><net_sink comp="3771" pin=0"/></net>

<net id="3775"><net_src comp="3771" pin="1"/><net_sink comp="1471" pin=2"/></net>

<net id="3779"><net_src comp="977" pin="3"/><net_sink comp="3776" pin=0"/></net>

<net id="3780"><net_src comp="3776" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3784"><net_src comp="2735" pin="1"/><net_sink comp="3781" pin=0"/></net>

<net id="3785"><net_src comp="3781" pin="1"/><net_sink comp="1496" pin=2"/></net>

<net id="3789"><net_src comp="1002" pin="3"/><net_sink comp="3786" pin=0"/></net>

<net id="3790"><net_src comp="3786" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3794"><net_src comp="2746" pin="1"/><net_sink comp="3791" pin=0"/></net>

<net id="3795"><net_src comp="3791" pin="1"/><net_sink comp="1503" pin=2"/></net>

<net id="3799"><net_src comp="1009" pin="3"/><net_sink comp="3796" pin=0"/></net>

<net id="3800"><net_src comp="3796" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3804"><net_src comp="2757" pin="1"/><net_sink comp="3801" pin=0"/></net>

<net id="3805"><net_src comp="3801" pin="1"/><net_sink comp="1528" pin=2"/></net>

<net id="3809"><net_src comp="1034" pin="3"/><net_sink comp="3806" pin=0"/></net>

<net id="3810"><net_src comp="3806" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3814"><net_src comp="2768" pin="1"/><net_sink comp="3811" pin=0"/></net>

<net id="3815"><net_src comp="3811" pin="1"/><net_sink comp="1535" pin=2"/></net>

<net id="3819"><net_src comp="1041" pin="3"/><net_sink comp="3816" pin=0"/></net>

<net id="3820"><net_src comp="3816" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3824"><net_src comp="2779" pin="1"/><net_sink comp="3821" pin=0"/></net>

<net id="3825"><net_src comp="3821" pin="1"/><net_sink comp="1560" pin=2"/></net>

<net id="3829"><net_src comp="1066" pin="3"/><net_sink comp="3826" pin=0"/></net>

<net id="3830"><net_src comp="3826" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3834"><net_src comp="2790" pin="1"/><net_sink comp="3831" pin=0"/></net>

<net id="3835"><net_src comp="3831" pin="1"/><net_sink comp="1567" pin=2"/></net>

<net id="3839"><net_src comp="1073" pin="3"/><net_sink comp="3836" pin=0"/></net>

<net id="3840"><net_src comp="3836" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3844"><net_src comp="2801" pin="1"/><net_sink comp="3841" pin=0"/></net>

<net id="3845"><net_src comp="3841" pin="1"/><net_sink comp="1592" pin=2"/></net>

<net id="3849"><net_src comp="1098" pin="3"/><net_sink comp="3846" pin=0"/></net>

<net id="3850"><net_src comp="3846" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3854"><net_src comp="2812" pin="1"/><net_sink comp="3851" pin=0"/></net>

<net id="3855"><net_src comp="3851" pin="1"/><net_sink comp="1599" pin=2"/></net>

<net id="3859"><net_src comp="1105" pin="3"/><net_sink comp="3856" pin=0"/></net>

<net id="3860"><net_src comp="3856" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3864"><net_src comp="2823" pin="1"/><net_sink comp="3861" pin=0"/></net>

<net id="3865"><net_src comp="3861" pin="1"/><net_sink comp="1610" pin=2"/></net>

<net id="3869"><net_src comp="1130" pin="3"/><net_sink comp="3866" pin=0"/></net>

<net id="3870"><net_src comp="3866" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3874"><net_src comp="2834" pin="1"/><net_sink comp="3871" pin=0"/></net>

<net id="3875"><net_src comp="3871" pin="1"/><net_sink comp="1617" pin=2"/></net>

<net id="3879"><net_src comp="1137" pin="3"/><net_sink comp="3876" pin=0"/></net>

<net id="3880"><net_src comp="3876" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3884"><net_src comp="2845" pin="1"/><net_sink comp="3881" pin=0"/></net>

<net id="3885"><net_src comp="3881" pin="1"/><net_sink comp="1626" pin=2"/></net>

<net id="3889"><net_src comp="1162" pin="3"/><net_sink comp="3886" pin=0"/></net>

<net id="3890"><net_src comp="3886" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3894"><net_src comp="2856" pin="1"/><net_sink comp="3891" pin=0"/></net>

<net id="3895"><net_src comp="3891" pin="1"/><net_sink comp="1633" pin=2"/></net>

<net id="3899"><net_src comp="1169" pin="3"/><net_sink comp="3896" pin=0"/></net>

<net id="3900"><net_src comp="3896" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3904"><net_src comp="2867" pin="1"/><net_sink comp="3901" pin=0"/></net>

<net id="3905"><net_src comp="3901" pin="1"/><net_sink comp="1642" pin=2"/></net>

<net id="3909"><net_src comp="1194" pin="3"/><net_sink comp="3906" pin=0"/></net>

<net id="3910"><net_src comp="3906" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3914"><net_src comp="2878" pin="1"/><net_sink comp="3911" pin=0"/></net>

<net id="3915"><net_src comp="3911" pin="1"/><net_sink comp="1649" pin=2"/></net>

<net id="3919"><net_src comp="1201" pin="3"/><net_sink comp="3916" pin=0"/></net>

<net id="3920"><net_src comp="3916" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3924"><net_src comp="2889" pin="1"/><net_sink comp="3921" pin=0"/></net>

<net id="3925"><net_src comp="3921" pin="1"/><net_sink comp="1658" pin=2"/></net>

<net id="3929"><net_src comp="1226" pin="3"/><net_sink comp="3926" pin=0"/></net>

<net id="3930"><net_src comp="3926" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3934"><net_src comp="2900" pin="1"/><net_sink comp="3931" pin=0"/></net>

<net id="3935"><net_src comp="3931" pin="1"/><net_sink comp="1665" pin=2"/></net>

<net id="3939"><net_src comp="1233" pin="3"/><net_sink comp="3936" pin=0"/></net>

<net id="3940"><net_src comp="3936" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3944"><net_src comp="2911" pin="1"/><net_sink comp="3941" pin=0"/></net>

<net id="3945"><net_src comp="3941" pin="1"/><net_sink comp="1674" pin=2"/></net>

<net id="3949"><net_src comp="1258" pin="3"/><net_sink comp="3946" pin=0"/></net>

<net id="3950"><net_src comp="3946" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3954"><net_src comp="2922" pin="1"/><net_sink comp="3951" pin=0"/></net>

<net id="3955"><net_src comp="3951" pin="1"/><net_sink comp="1681" pin=2"/></net>

<net id="3959"><net_src comp="1265" pin="3"/><net_sink comp="3956" pin=0"/></net>

<net id="3960"><net_src comp="3956" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3964"><net_src comp="2933" pin="1"/><net_sink comp="3961" pin=0"/></net>

<net id="3965"><net_src comp="3961" pin="1"/><net_sink comp="1690" pin=2"/></net>

<net id="3969"><net_src comp="1290" pin="3"/><net_sink comp="3966" pin=0"/></net>

<net id="3970"><net_src comp="3966" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3974"><net_src comp="2944" pin="1"/><net_sink comp="3971" pin=0"/></net>

<net id="3975"><net_src comp="3971" pin="1"/><net_sink comp="1697" pin=2"/></net>

<net id="3979"><net_src comp="1297" pin="3"/><net_sink comp="3976" pin=0"/></net>

<net id="3980"><net_src comp="3976" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="3984"><net_src comp="2955" pin="1"/><net_sink comp="3981" pin=0"/></net>

<net id="3985"><net_src comp="3981" pin="1"/><net_sink comp="1706" pin=2"/></net>

<net id="3989"><net_src comp="1322" pin="3"/><net_sink comp="3986" pin=0"/></net>

<net id="3990"><net_src comp="3986" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="3994"><net_src comp="2966" pin="1"/><net_sink comp="3991" pin=0"/></net>

<net id="3995"><net_src comp="3991" pin="1"/><net_sink comp="1713" pin=2"/></net>

<net id="3999"><net_src comp="1329" pin="3"/><net_sink comp="3996" pin=0"/></net>

<net id="4000"><net_src comp="3996" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="4004"><net_src comp="2977" pin="1"/><net_sink comp="4001" pin=0"/></net>

<net id="4005"><net_src comp="4001" pin="1"/><net_sink comp="1722" pin=2"/></net>

<net id="4009"><net_src comp="1354" pin="3"/><net_sink comp="4006" pin=0"/></net>

<net id="4010"><net_src comp="4006" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="4014"><net_src comp="2988" pin="1"/><net_sink comp="4011" pin=0"/></net>

<net id="4015"><net_src comp="4011" pin="1"/><net_sink comp="1729" pin=2"/></net>

<net id="4019"><net_src comp="1361" pin="3"/><net_sink comp="4016" pin=0"/></net>

<net id="4020"><net_src comp="4016" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="4024"><net_src comp="2999" pin="1"/><net_sink comp="4021" pin=0"/></net>

<net id="4025"><net_src comp="4021" pin="1"/><net_sink comp="1738" pin=2"/></net>

<net id="4029"><net_src comp="1386" pin="3"/><net_sink comp="4026" pin=0"/></net>

<net id="4030"><net_src comp="4026" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="4034"><net_src comp="3010" pin="1"/><net_sink comp="4031" pin=0"/></net>

<net id="4035"><net_src comp="4031" pin="1"/><net_sink comp="1745" pin=2"/></net>

<net id="4039"><net_src comp="1393" pin="3"/><net_sink comp="4036" pin=0"/></net>

<net id="4040"><net_src comp="4036" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="4044"><net_src comp="3021" pin="1"/><net_sink comp="4041" pin=0"/></net>

<net id="4045"><net_src comp="4041" pin="1"/><net_sink comp="1754" pin=2"/></net>

<net id="4049"><net_src comp="1418" pin="3"/><net_sink comp="4046" pin=0"/></net>

<net id="4050"><net_src comp="4046" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="4054"><net_src comp="3032" pin="1"/><net_sink comp="4051" pin=0"/></net>

<net id="4055"><net_src comp="4051" pin="1"/><net_sink comp="1761" pin=2"/></net>

<net id="4059"><net_src comp="1425" pin="3"/><net_sink comp="4056" pin=0"/></net>

<net id="4060"><net_src comp="4056" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="4064"><net_src comp="3043" pin="1"/><net_sink comp="4061" pin=0"/></net>

<net id="4065"><net_src comp="4061" pin="1"/><net_sink comp="1770" pin=2"/></net>

<net id="4069"><net_src comp="1450" pin="3"/><net_sink comp="4066" pin=0"/></net>

<net id="4070"><net_src comp="4066" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="4074"><net_src comp="3054" pin="1"/><net_sink comp="4071" pin=0"/></net>

<net id="4075"><net_src comp="4071" pin="1"/><net_sink comp="1777" pin=2"/></net>

<net id="4079"><net_src comp="1457" pin="3"/><net_sink comp="4076" pin=0"/></net>

<net id="4080"><net_src comp="4076" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="4084"><net_src comp="3065" pin="1"/><net_sink comp="4081" pin=0"/></net>

<net id="4085"><net_src comp="4081" pin="1"/><net_sink comp="1786" pin=2"/></net>

<net id="4089"><net_src comp="1482" pin="3"/><net_sink comp="4086" pin=0"/></net>

<net id="4090"><net_src comp="4086" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="4094"><net_src comp="3076" pin="1"/><net_sink comp="4091" pin=0"/></net>

<net id="4095"><net_src comp="4091" pin="1"/><net_sink comp="1793" pin=2"/></net>

<net id="4099"><net_src comp="1489" pin="3"/><net_sink comp="4096" pin=0"/></net>

<net id="4100"><net_src comp="4096" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="4104"><net_src comp="3087" pin="1"/><net_sink comp="4101" pin=0"/></net>

<net id="4105"><net_src comp="4101" pin="1"/><net_sink comp="1802" pin=2"/></net>

<net id="4109"><net_src comp="1514" pin="3"/><net_sink comp="4106" pin=0"/></net>

<net id="4110"><net_src comp="4106" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="4114"><net_src comp="3098" pin="1"/><net_sink comp="4111" pin=0"/></net>

<net id="4115"><net_src comp="4111" pin="1"/><net_sink comp="1809" pin=2"/></net>

<net id="4119"><net_src comp="1521" pin="3"/><net_sink comp="4116" pin=0"/></net>

<net id="4120"><net_src comp="4116" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="4124"><net_src comp="3109" pin="1"/><net_sink comp="4121" pin=0"/></net>

<net id="4125"><net_src comp="4121" pin="1"/><net_sink comp="1818" pin=2"/></net>

<net id="4129"><net_src comp="1546" pin="3"/><net_sink comp="4126" pin=0"/></net>

<net id="4130"><net_src comp="4126" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="4134"><net_src comp="3120" pin="1"/><net_sink comp="4131" pin=0"/></net>

<net id="4135"><net_src comp="4131" pin="1"/><net_sink comp="1825" pin=2"/></net>

<net id="4139"><net_src comp="1553" pin="3"/><net_sink comp="4136" pin=0"/></net>

<net id="4140"><net_src comp="4136" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="4144"><net_src comp="3125" pin="2"/><net_sink comp="4141" pin=0"/></net>

<net id="4145"><net_src comp="4141" pin="1"/><net_sink comp="1865" pin=2"/></net>

<net id="4149"><net_src comp="3137" pin="1"/><net_sink comp="4146" pin=0"/></net>

<net id="4150"><net_src comp="4146" pin="1"/><net_sink comp="1834" pin=2"/></net>

<net id="4154"><net_src comp="1578" pin="3"/><net_sink comp="4151" pin=0"/></net>

<net id="4155"><net_src comp="4151" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="4159"><net_src comp="3148" pin="1"/><net_sink comp="4156" pin=0"/></net>

<net id="4160"><net_src comp="4156" pin="1"/><net_sink comp="1841" pin=2"/></net>

<net id="4164"><net_src comp="1585" pin="3"/><net_sink comp="4161" pin=0"/></net>

<net id="4165"><net_src comp="4161" pin="1"/><net_sink comp="246" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bs | {17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 }
 - Input state : 
	Port: scalef : as | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 }
  - Chain level:
	State 1
	State 2
		zext_ln20 : 1
		icmp_ln20 : 1
		i : 1
		br_ln20 : 2
		as_addr : 2
		or_ln24 : 1
		zext_ln24 : 1
		as_addr_1 : 2
		as_load : 3
		as_load_1 : 3
	State 3
		as_addr_2 : 1
		as_addr_3 : 1
		as_load_2 : 2
		as_load_3 : 2
	State 4
		zext_ln24_3 : 1
		as_addr_4 : 2
		zext_ln24_4 : 1
		as_addr_5 : 2
		as_load_4 : 3
		as_load_5 : 3
	State 5
		zext_ln24_5 : 1
		as_addr_6 : 2
		zext_ln24_6 : 1
		as_addr_7 : 2
		as_load_6 : 3
		as_load_7 : 3
	State 6
		zext_ln24_7 : 1
		as_addr_8 : 2
		zext_ln24_8 : 1
		as_addr_9 : 2
		as_load_8 : 3
		as_load_9 : 3
	State 7
		zext_ln24_9 : 1
		as_addr_10 : 2
		zext_ln24_10 : 1
		as_addr_11 : 2
		as_load_10 : 3
		as_load_11 : 3
	State 8
		zext_ln24_11 : 1
		as_addr_12 : 2
		zext_ln24_12 : 1
		as_addr_13 : 2
		as_load_12 : 3
		as_load_13 : 3
	State 9
		zext_ln24_13 : 1
		as_addr_14 : 2
		zext_ln24_14 : 1
		as_addr_15 : 2
		as_load_14 : 3
		as_load_15 : 3
	State 10
		zext_ln24_15 : 1
		as_addr_16 : 2
		zext_ln24_16 : 1
		as_addr_17 : 2
		as_load_16 : 3
		as_load_17 : 3
	State 11
		zext_ln24_17 : 1
		as_addr_18 : 2
		zext_ln24_18 : 1
		as_addr_19 : 2
		as_load_18 : 3
		as_load_19 : 3
	State 12
		zext_ln24_19 : 1
		as_addr_20 : 2
		zext_ln24_20 : 1
		as_addr_21 : 2
		as_load_20 : 3
		as_load_21 : 3
	State 13
		zext_ln24_21 : 1
		as_addr_22 : 2
		zext_ln24_22 : 1
		as_addr_23 : 2
		as_load_22 : 3
		as_load_23 : 3
	State 14
		zext_ln24_23 : 1
		as_addr_24 : 2
		zext_ln24_24 : 1
		as_addr_25 : 2
		as_load_24 : 3
		as_load_25 : 3
	State 15
		zext_ln24_25 : 1
		as_addr_26 : 2
		zext_ln24_26 : 1
		as_addr_27 : 2
		as_load_26 : 3
		as_load_27 : 3
	State 16
		zext_ln24_27 : 1
		as_addr_28 : 2
		zext_ln24_28 : 1
		as_addr_29 : 2
		as_load_28 : 3
		as_load_29 : 3
	State 17
		zext_ln24_29 : 1
		as_addr_30 : 2
		zext_ln24_30 : 1
		as_addr_31 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_30 : 3
		as_load_31 : 3
	State 18
		zext_ln24_31 : 1
		as_addr_32 : 2
		zext_ln24_32 : 1
		as_addr_33 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_32 : 3
		as_load_33 : 3
	State 19
		zext_ln24_33 : 1
		as_addr_34 : 2
		zext_ln24_34 : 1
		as_addr_35 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_34 : 3
		as_load_35 : 3
	State 20
		zext_ln24_35 : 1
		as_addr_36 : 2
		zext_ln24_36 : 1
		as_addr_37 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_36 : 3
		as_load_37 : 3
	State 21
		zext_ln24_37 : 1
		as_addr_38 : 2
		zext_ln24_38 : 1
		as_addr_39 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_38 : 3
		as_load_39 : 3
	State 22
		zext_ln24_39 : 1
		as_addr_40 : 2
		zext_ln24_40 : 1
		as_addr_41 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_40 : 3
		as_load_41 : 3
	State 23
		zext_ln24_41 : 1
		as_addr_42 : 2
		zext_ln24_42 : 1
		as_addr_43 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_42 : 3
		as_load_43 : 3
	State 24
		zext_ln24_43 : 1
		as_addr_44 : 2
		zext_ln24_44 : 1
		as_addr_45 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_44 : 3
		as_load_45 : 3
	State 25
		zext_ln24_45 : 1
		as_addr_46 : 2
		zext_ln24_46 : 1
		as_addr_47 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_46 : 3
		as_load_47 : 3
	State 26
		zext_ln24_47 : 1
		as_addr_48 : 2
		zext_ln24_48 : 1
		as_addr_49 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_48 : 3
		as_load_49 : 3
	State 27
		zext_ln24_49 : 1
		as_addr_50 : 2
		zext_ln24_50 : 1
		as_addr_51 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_50 : 3
		as_load_51 : 3
	State 28
		zext_ln24_51 : 1
		as_addr_52 : 2
		zext_ln24_52 : 1
		as_addr_53 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_52 : 3
		as_load_53 : 3
	State 29
		zext_ln24_53 : 1
		as_addr_54 : 2
		zext_ln24_54 : 1
		as_addr_55 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_54 : 3
		as_load_55 : 3
	State 30
		zext_ln24_55 : 1
		as_addr_56 : 2
		zext_ln24_56 : 1
		as_addr_57 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_56 : 3
		as_load_57 : 3
	State 31
		zext_ln24_57 : 1
		as_addr_58 : 2
		zext_ln24_58 : 1
		as_addr_59 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_58 : 3
		as_load_59 : 3
	State 32
		zext_ln24_59 : 1
		as_addr_60 : 2
		zext_ln24_60 : 1
		as_addr_61 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_60 : 3
		as_load_61 : 3
	State 33
		zext_ln24_61 : 1
		as_addr_62 : 2
		zext_ln24_62 : 1
		as_addr_63 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_62 : 3
		as_load_63 : 3
	State 34
		zext_ln24_63 : 1
		as_addr_64 : 2
		zext_ln24_64 : 1
		as_addr_65 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_64 : 3
		as_load_65 : 3
	State 35
		zext_ln24_65 : 1
		as_addr_66 : 2
		zext_ln24_66 : 1
		as_addr_67 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_66 : 3
		as_load_67 : 3
	State 36
		zext_ln24_67 : 1
		as_addr_68 : 2
		zext_ln24_68 : 1
		as_addr_69 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_68 : 3
		as_load_69 : 3
	State 37
		zext_ln24_69 : 1
		as_addr_70 : 2
		zext_ln24_70 : 1
		as_addr_71 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_70 : 3
		as_load_71 : 3
	State 38
		zext_ln24_71 : 1
		as_addr_72 : 2
		zext_ln24_72 : 1
		as_addr_73 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_72 : 3
		as_load_73 : 3
	State 39
		zext_ln24_73 : 1
		as_addr_74 : 2
		zext_ln24_74 : 1
		as_addr_75 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_74 : 3
		as_load_75 : 3
	State 40
		zext_ln24_75 : 1
		as_addr_76 : 2
		zext_ln24_76 : 1
		as_addr_77 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_76 : 3
		as_load_77 : 3
	State 41
		zext_ln24_77 : 1
		as_addr_78 : 2
		zext_ln24_78 : 1
		as_addr_79 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_78 : 3
		as_load_79 : 3
	State 42
		zext_ln24_79 : 1
		as_addr_80 : 2
		zext_ln24_80 : 1
		as_addr_81 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_80 : 3
		as_load_81 : 3
	State 43
		zext_ln24_81 : 1
		as_addr_82 : 2
		zext_ln24_82 : 1
		as_addr_83 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_82 : 3
		as_load_83 : 3
	State 44
		zext_ln24_83 : 1
		as_addr_84 : 2
		zext_ln24_84 : 1
		as_addr_85 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_84 : 3
		as_load_85 : 3
	State 45
		zext_ln24_85 : 1
		as_addr_86 : 2
		zext_ln24_86 : 1
		as_addr_87 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_86 : 3
		as_load_87 : 3
	State 46
		zext_ln24_87 : 1
		as_addr_88 : 2
		zext_ln24_88 : 1
		as_addr_89 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_88 : 3
		as_load_89 : 3
	State 47
		zext_ln24_89 : 1
		as_addr_90 : 2
		zext_ln24_90 : 1
		as_addr_91 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_90 : 3
		as_load_91 : 3
	State 48
		zext_ln24_91 : 1
		as_addr_92 : 2
		zext_ln24_92 : 1
		as_addr_93 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_92 : 3
		as_load_93 : 3
	State 49
		zext_ln24_93 : 1
		as_addr_94 : 2
		zext_ln24_94 : 1
		as_addr_95 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_94 : 3
		as_load_95 : 3
	State 50
		zext_ln24_95 : 1
		as_addr_96 : 2
		zext_ln24_96 : 1
		as_addr_97 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_96 : 3
		as_load_97 : 3
	State 51
		zext_ln24_97 : 1
		as_addr_98 : 2
		zext_ln24_98 : 1
		as_addr_99 : 2
		store_ln24 : 1
		store_ln24 : 1
		as_load_98 : 3
		as_load_99 : 3
	State 52
		store_ln24 : 1
		store_ln24 : 1
	State 53
		store_ln24 : 1
		store_ln24 : 1
	State 54
		store_ln24 : 1
		store_ln24 : 1
	State 55
		store_ln24 : 1
		store_ln24 : 1
	State 56
		store_ln24 : 1
		store_ln24 : 1
	State 57
		store_ln24 : 1
		store_ln24 : 1
	State 58
		store_ln24 : 1
		store_ln24 : 1
	State 59
		store_ln24 : 1
		store_ln24 : 1
	State 60
		store_ln24 : 1
		store_ln24 : 1
	State 61
		store_ln24 : 1
		store_ln24 : 1
	State 62
		store_ln24 : 1
		store_ln24 : 1
	State 63
		store_ln24 : 1
		store_ln24 : 1
	State 64
		store_ln24 : 1
		store_ln24 : 1
	State 65
		store_ln24 : 1
		store_ln24 : 1
	State 66
		store_ln24 : 1
		store_ln24 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|  sitodp  |            grp_fu_1895            |    0    |   412   |   645   |
|          |            grp_fu_1898            |    0    |   412   |   645   |
|----------|-----------------------------------|---------|---------|---------|
|          |             i_fu_2052             |    0    |    0    |    15   |
|          |          add_ln24_fu_2091         |    0    |    0    |    19   |
|          |         add_ln24_1_fu_2102        |    0    |    0    |    19   |
|          |         add_ln24_2_fu_2113        |    0    |    0    |    19   |
|          |         add_ln24_3_fu_2124        |    0    |    0    |    19   |
|          |         add_ln24_4_fu_2135        |    0    |    0    |    19   |
|          |         add_ln24_5_fu_2146        |    0    |    0    |    19   |
|          |         add_ln24_6_fu_2157        |    0    |    0    |    19   |
|          |         add_ln24_7_fu_2168        |    0    |    0    |    19   |
|          |         add_ln24_8_fu_2179        |    0    |    0    |    19   |
|          |         add_ln24_9_fu_2190        |    0    |    0    |    19   |
|          |        add_ln24_10_fu_2201        |    0    |    0    |    19   |
|          |        add_ln24_11_fu_2212        |    0    |    0    |    19   |
|          |        add_ln24_12_fu_2223        |    0    |    0    |    19   |
|          |        add_ln24_13_fu_2234        |    0    |    0    |    19   |
|          |        add_ln24_14_fu_2245        |    0    |    0    |    19   |
|          |        add_ln24_15_fu_2256        |    0    |    0    |    19   |
|          |        add_ln24_16_fu_2267        |    0    |    0    |    19   |
|          |        add_ln24_17_fu_2278        |    0    |    0    |    19   |
|          |        add_ln24_18_fu_2289        |    0    |    0    |    19   |
|          |        add_ln24_19_fu_2300        |    0    |    0    |    19   |
|          |        add_ln24_20_fu_2311        |    0    |    0    |    19   |
|          |        add_ln24_21_fu_2322        |    0    |    0    |    19   |
|          |        add_ln24_22_fu_2333        |    0    |    0    |    19   |
|          |        add_ln24_23_fu_2344        |    0    |    0    |    19   |
|          |        add_ln24_24_fu_2355        |    0    |    0    |    19   |
|          |        add_ln24_25_fu_2366        |    0    |    0    |    19   |
|          |        add_ln24_26_fu_2377        |    0    |    0    |    19   |
|          |        add_ln24_27_fu_2388        |    0    |    0    |    19   |
|          |        add_ln24_28_fu_2399        |    0    |    0    |    19   |
|          |        add_ln24_29_fu_2410        |    0    |    0    |    19   |
|          |        add_ln24_30_fu_2421        |    0    |    0    |    19   |
|          |        add_ln24_31_fu_2432        |    0    |    0    |    19   |
|          |        add_ln24_32_fu_2443        |    0    |    0    |    19   |
|          |        add_ln24_33_fu_2454        |    0    |    0    |    19   |
|          |        add_ln24_34_fu_2465        |    0    |    0    |    19   |
|          |        add_ln24_35_fu_2476        |    0    |    0    |    19   |
|          |        add_ln24_36_fu_2487        |    0    |    0    |    19   |
|          |        add_ln24_37_fu_2498        |    0    |    0    |    19   |
|          |        add_ln24_38_fu_2509        |    0    |    0    |    19   |
|          |        add_ln24_39_fu_2520        |    0    |    0    |    19   |
|          |        add_ln24_40_fu_2531        |    0    |    0    |    19   |
|          |        add_ln24_41_fu_2542        |    0    |    0    |    19   |
|          |        add_ln24_42_fu_2553        |    0    |    0    |    19   |
|          |        add_ln24_43_fu_2564        |    0    |    0    |    19   |
|          |        add_ln24_44_fu_2575        |    0    |    0    |    19   |
|          |        add_ln24_45_fu_2586        |    0    |    0    |    19   |
|          |        add_ln24_46_fu_2597        |    0    |    0    |    19   |
|    add   |        add_ln24_47_fu_2608        |    0    |    0    |    19   |
|          |        add_ln24_48_fu_2619        |    0    |    0    |    19   |
|          |        add_ln24_49_fu_2630        |    0    |    0    |    19   |
|          |        add_ln24_50_fu_2641        |    0    |    0    |    19   |
|          |        add_ln24_51_fu_2652        |    0    |    0    |    19   |
|          |        add_ln24_52_fu_2663        |    0    |    0    |    19   |
|          |        add_ln24_53_fu_2674        |    0    |    0    |    19   |
|          |        add_ln24_54_fu_2685        |    0    |    0    |    19   |
|          |        add_ln24_55_fu_2696        |    0    |    0    |    19   |
|          |        add_ln24_56_fu_2707        |    0    |    0    |    19   |
|          |        add_ln24_57_fu_2718        |    0    |    0    |    19   |
|          |        add_ln24_58_fu_2729        |    0    |    0    |    19   |
|          |        add_ln24_59_fu_2740        |    0    |    0    |    19   |
|          |        add_ln24_60_fu_2751        |    0    |    0    |    19   |
|          |        add_ln24_61_fu_2762        |    0    |    0    |    19   |
|          |        add_ln24_62_fu_2773        |    0    |    0    |    19   |
|          |        add_ln24_63_fu_2784        |    0    |    0    |    19   |
|          |        add_ln24_64_fu_2795        |    0    |    0    |    19   |
|          |        add_ln24_65_fu_2806        |    0    |    0    |    19   |
|          |        add_ln24_66_fu_2817        |    0    |    0    |    19   |
|          |        add_ln24_67_fu_2828        |    0    |    0    |    19   |
|          |        add_ln24_68_fu_2839        |    0    |    0    |    19   |
|          |        add_ln24_69_fu_2850        |    0    |    0    |    19   |
|          |        add_ln24_70_fu_2861        |    0    |    0    |    19   |
|          |        add_ln24_71_fu_2872        |    0    |    0    |    19   |
|          |        add_ln24_72_fu_2883        |    0    |    0    |    19   |
|          |        add_ln24_73_fu_2894        |    0    |    0    |    19   |
|          |        add_ln24_74_fu_2905        |    0    |    0    |    19   |
|          |        add_ln24_75_fu_2916        |    0    |    0    |    19   |
|          |        add_ln24_76_fu_2927        |    0    |    0    |    19   |
|          |        add_ln24_77_fu_2938        |    0    |    0    |    19   |
|          |        add_ln24_78_fu_2949        |    0    |    0    |    19   |
|          |        add_ln24_79_fu_2960        |    0    |    0    |    19   |
|          |        add_ln24_80_fu_2971        |    0    |    0    |    19   |
|          |        add_ln24_81_fu_2982        |    0    |    0    |    19   |
|          |        add_ln24_82_fu_2993        |    0    |    0    |    19   |
|          |        add_ln24_83_fu_3004        |    0    |    0    |    19   |
|          |        add_ln24_84_fu_3015        |    0    |    0    |    19   |
|          |        add_ln24_85_fu_3026        |    0    |    0    |    19   |
|          |        add_ln24_86_fu_3037        |    0    |    0    |    19   |
|          |        add_ln24_87_fu_3048        |    0    |    0    |    19   |
|          |        add_ln24_88_fu_3059        |    0    |    0    |    19   |
|          |        add_ln24_89_fu_3070        |    0    |    0    |    19   |
|          |        add_ln24_90_fu_3081        |    0    |    0    |    19   |
|          |        add_ln24_91_fu_3092        |    0    |    0    |    19   |
|          |        add_ln24_92_fu_3103        |    0    |    0    |    19   |
|          |        add_ln24_93_fu_3114        |    0    |    0    |    19   |
|          |        add_ln24_96_fu_3125        |    0    |    0    |    19   |
|          |        add_ln24_94_fu_3131        |    0    |    0    |    19   |
|          |        add_ln24_95_fu_3142        |    0    |    0    |    19   |
|----------|-----------------------------------|---------|---------|---------|
|   dmul   |            grp_fu_1885            |    11   |   317   |   578   |
|          |            grp_fu_1890            |    11   |   317   |   578   |
|----------|-----------------------------------|---------|---------|---------|
|   call   | grp_p_hls_fptosi_double_s_fu_1873 |    0    |    33   |   465   |
|          | grp_p_hls_fptosi_double_s_fu_1879 |    0    |    33   |   465   |
|----------|-----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln20_fu_2046         |    0    |    0    |    11   |
|----------|-----------------------------------|---------|---------|---------|
|          |         zext_ln20_fu_2041         |    0    |    0    |    0    |
|          |         zext_ln24_fu_2064         |    0    |    0    |    0    |
|          |        zext_ln24_1_fu_2075        |    0    |    0    |    0    |
|          |        zext_ln24_2_fu_2086        |    0    |    0    |    0    |
|          |        zext_ln24_3_fu_2097        |    0    |    0    |    0    |
|          |        zext_ln24_4_fu_2108        |    0    |    0    |    0    |
|          |        zext_ln24_5_fu_2119        |    0    |    0    |    0    |
|          |        zext_ln24_6_fu_2130        |    0    |    0    |    0    |
|          |        zext_ln24_7_fu_2141        |    0    |    0    |    0    |
|          |        zext_ln24_8_fu_2152        |    0    |    0    |    0    |
|          |        zext_ln24_9_fu_2163        |    0    |    0    |    0    |
|          |        zext_ln24_10_fu_2174       |    0    |    0    |    0    |
|          |        zext_ln24_11_fu_2185       |    0    |    0    |    0    |
|          |        zext_ln24_12_fu_2196       |    0    |    0    |    0    |
|          |        zext_ln24_13_fu_2207       |    0    |    0    |    0    |
|          |        zext_ln24_14_fu_2218       |    0    |    0    |    0    |
|          |        zext_ln24_15_fu_2229       |    0    |    0    |    0    |
|          |        zext_ln24_16_fu_2240       |    0    |    0    |    0    |
|          |        zext_ln24_17_fu_2251       |    0    |    0    |    0    |
|          |        zext_ln24_18_fu_2262       |    0    |    0    |    0    |
|          |        zext_ln24_19_fu_2273       |    0    |    0    |    0    |
|          |        zext_ln24_20_fu_2284       |    0    |    0    |    0    |
|          |        zext_ln24_21_fu_2295       |    0    |    0    |    0    |
|          |        zext_ln24_22_fu_2306       |    0    |    0    |    0    |
|          |        zext_ln24_23_fu_2317       |    0    |    0    |    0    |
|          |        zext_ln24_24_fu_2328       |    0    |    0    |    0    |
|          |        zext_ln24_25_fu_2339       |    0    |    0    |    0    |
|          |        zext_ln24_26_fu_2350       |    0    |    0    |    0    |
|          |        zext_ln24_27_fu_2361       |    0    |    0    |    0    |
|          |        zext_ln24_28_fu_2372       |    0    |    0    |    0    |
|          |        zext_ln24_29_fu_2383       |    0    |    0    |    0    |
|          |        zext_ln24_30_fu_2394       |    0    |    0    |    0    |
|          |        zext_ln24_31_fu_2405       |    0    |    0    |    0    |
|          |        zext_ln24_32_fu_2416       |    0    |    0    |    0    |
|          |        zext_ln24_33_fu_2427       |    0    |    0    |    0    |
|          |        zext_ln24_34_fu_2438       |    0    |    0    |    0    |
|          |        zext_ln24_35_fu_2449       |    0    |    0    |    0    |
|          |        zext_ln24_36_fu_2460       |    0    |    0    |    0    |
|          |        zext_ln24_37_fu_2471       |    0    |    0    |    0    |
|          |        zext_ln24_38_fu_2482       |    0    |    0    |    0    |
|          |        zext_ln24_39_fu_2493       |    0    |    0    |    0    |
|          |        zext_ln24_40_fu_2504       |    0    |    0    |    0    |
|          |        zext_ln24_41_fu_2515       |    0    |    0    |    0    |
|          |        zext_ln24_42_fu_2526       |    0    |    0    |    0    |
|          |        zext_ln24_43_fu_2537       |    0    |    0    |    0    |
|          |        zext_ln24_44_fu_2548       |    0    |    0    |    0    |
|          |        zext_ln24_45_fu_2559       |    0    |    0    |    0    |
|          |        zext_ln24_46_fu_2570       |    0    |    0    |    0    |
|          |        zext_ln24_47_fu_2581       |    0    |    0    |    0    |
|   zext   |        zext_ln24_48_fu_2592       |    0    |    0    |    0    |
|          |        zext_ln24_49_fu_2603       |    0    |    0    |    0    |
|          |        zext_ln24_50_fu_2614       |    0    |    0    |    0    |
|          |        zext_ln24_51_fu_2625       |    0    |    0    |    0    |
|          |        zext_ln24_52_fu_2636       |    0    |    0    |    0    |
|          |        zext_ln24_53_fu_2647       |    0    |    0    |    0    |
|          |        zext_ln24_54_fu_2658       |    0    |    0    |    0    |
|          |        zext_ln24_55_fu_2669       |    0    |    0    |    0    |
|          |        zext_ln24_56_fu_2680       |    0    |    0    |    0    |
|          |        zext_ln24_57_fu_2691       |    0    |    0    |    0    |
|          |        zext_ln24_58_fu_2702       |    0    |    0    |    0    |
|          |        zext_ln24_59_fu_2713       |    0    |    0    |    0    |
|          |        zext_ln24_60_fu_2724       |    0    |    0    |    0    |
|          |        zext_ln24_61_fu_2735       |    0    |    0    |    0    |
|          |        zext_ln24_62_fu_2746       |    0    |    0    |    0    |
|          |        zext_ln24_63_fu_2757       |    0    |    0    |    0    |
|          |        zext_ln24_64_fu_2768       |    0    |    0    |    0    |
|          |        zext_ln24_65_fu_2779       |    0    |    0    |    0    |
|          |        zext_ln24_66_fu_2790       |    0    |    0    |    0    |
|          |        zext_ln24_67_fu_2801       |    0    |    0    |    0    |
|          |        zext_ln24_68_fu_2812       |    0    |    0    |    0    |
|          |        zext_ln24_69_fu_2823       |    0    |    0    |    0    |
|          |        zext_ln24_70_fu_2834       |    0    |    0    |    0    |
|          |        zext_ln24_71_fu_2845       |    0    |    0    |    0    |
|          |        zext_ln24_72_fu_2856       |    0    |    0    |    0    |
|          |        zext_ln24_73_fu_2867       |    0    |    0    |    0    |
|          |        zext_ln24_74_fu_2878       |    0    |    0    |    0    |
|          |        zext_ln24_75_fu_2889       |    0    |    0    |    0    |
|          |        zext_ln24_76_fu_2900       |    0    |    0    |    0    |
|          |        zext_ln24_77_fu_2911       |    0    |    0    |    0    |
|          |        zext_ln24_78_fu_2922       |    0    |    0    |    0    |
|          |        zext_ln24_79_fu_2933       |    0    |    0    |    0    |
|          |        zext_ln24_80_fu_2944       |    0    |    0    |    0    |
|          |        zext_ln24_81_fu_2955       |    0    |    0    |    0    |
|          |        zext_ln24_82_fu_2966       |    0    |    0    |    0    |
|          |        zext_ln24_83_fu_2977       |    0    |    0    |    0    |
|          |        zext_ln24_84_fu_2988       |    0    |    0    |    0    |
|          |        zext_ln24_85_fu_2999       |    0    |    0    |    0    |
|          |        zext_ln24_86_fu_3010       |    0    |    0    |    0    |
|          |        zext_ln24_87_fu_3021       |    0    |    0    |    0    |
|          |        zext_ln24_88_fu_3032       |    0    |    0    |    0    |
|          |        zext_ln24_89_fu_3043       |    0    |    0    |    0    |
|          |        zext_ln24_90_fu_3054       |    0    |    0    |    0    |
|          |        zext_ln24_91_fu_3065       |    0    |    0    |    0    |
|          |        zext_ln24_92_fu_3076       |    0    |    0    |    0    |
|          |        zext_ln24_93_fu_3087       |    0    |    0    |    0    |
|          |        zext_ln24_94_fu_3098       |    0    |    0    |    0    |
|          |        zext_ln24_95_fu_3109       |    0    |    0    |    0    |
|          |        zext_ln24_96_fu_3120       |    0    |    0    |    0    |
|          |        zext_ln24_97_fu_3137       |    0    |    0    |    0    |
|          |        zext_ln24_98_fu_3148       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |          or_ln24_fu_2058          |    0    |    0    |    0    |
|    or    |         or_ln24_1_fu_2069         |    0    |    0    |    0    |
|          |         or_ln24_2_fu_2080         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    22   |   1524  |   5245  |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| add_ln24_96_reg_4141|   14   |
| as_addr_10_reg_3266 |   14   |
| as_addr_11_reg_3276 |   14   |
| as_addr_12_reg_3286 |   14   |
| as_addr_13_reg_3296 |   14   |
| as_addr_14_reg_3306 |   14   |
| as_addr_15_reg_3316 |   14   |
| as_addr_16_reg_3326 |   14   |
| as_addr_17_reg_3336 |   14   |
| as_addr_18_reg_3346 |   14   |
| as_addr_19_reg_3356 |   14   |
|  as_addr_1_reg_3176 |   14   |
| as_addr_20_reg_3366 |   14   |
| as_addr_21_reg_3376 |   14   |
| as_addr_22_reg_3386 |   14   |
| as_addr_23_reg_3396 |   14   |
| as_addr_24_reg_3406 |   14   |
| as_addr_25_reg_3416 |   14   |
| as_addr_26_reg_3426 |   14   |
| as_addr_27_reg_3436 |   14   |
| as_addr_28_reg_3446 |   14   |
| as_addr_29_reg_3456 |   14   |
|  as_addr_2_reg_3186 |   14   |
| as_addr_30_reg_3466 |   14   |
| as_addr_31_reg_3476 |   14   |
| as_addr_32_reg_3486 |   14   |
| as_addr_33_reg_3496 |   14   |
| as_addr_34_reg_3506 |   14   |
| as_addr_35_reg_3516 |   14   |
| as_addr_36_reg_3526 |   14   |
| as_addr_37_reg_3536 |   14   |
| as_addr_38_reg_3546 |   14   |
| as_addr_39_reg_3556 |   14   |
|  as_addr_3_reg_3196 |   14   |
| as_addr_40_reg_3566 |   14   |
| as_addr_41_reg_3576 |   14   |
| as_addr_42_reg_3586 |   14   |
| as_addr_43_reg_3596 |   14   |
| as_addr_44_reg_3606 |   14   |
| as_addr_45_reg_3616 |   14   |
| as_addr_46_reg_3626 |   14   |
| as_addr_47_reg_3636 |   14   |
| as_addr_48_reg_3646 |   14   |
| as_addr_49_reg_3656 |   14   |
|  as_addr_4_reg_3206 |   14   |
| as_addr_50_reg_3666 |   14   |
| as_addr_51_reg_3676 |   14   |
| as_addr_52_reg_3686 |   14   |
| as_addr_53_reg_3696 |   14   |
| as_addr_54_reg_3706 |   14   |
| as_addr_55_reg_3716 |   14   |
| as_addr_56_reg_3726 |   14   |
| as_addr_57_reg_3736 |   14   |
| as_addr_58_reg_3746 |   14   |
| as_addr_59_reg_3756 |   14   |
|  as_addr_5_reg_3216 |   14   |
| as_addr_60_reg_3766 |   14   |
| as_addr_61_reg_3776 |   14   |
| as_addr_62_reg_3786 |   14   |
| as_addr_63_reg_3796 |   14   |
| as_addr_64_reg_3806 |   14   |
| as_addr_65_reg_3816 |   14   |
| as_addr_66_reg_3826 |   14   |
| as_addr_67_reg_3836 |   14   |
| as_addr_68_reg_3846 |   14   |
| as_addr_69_reg_3856 |   14   |
|  as_addr_6_reg_3226 |   14   |
| as_addr_70_reg_3866 |   14   |
| as_addr_71_reg_3876 |   14   |
| as_addr_72_reg_3886 |   14   |
| as_addr_73_reg_3896 |   14   |
| as_addr_74_reg_3906 |   14   |
| as_addr_75_reg_3916 |   14   |
| as_addr_76_reg_3926 |   14   |
| as_addr_77_reg_3936 |   14   |
| as_addr_78_reg_3946 |   14   |
| as_addr_79_reg_3956 |   14   |
|  as_addr_7_reg_3236 |   14   |
| as_addr_80_reg_3966 |   14   |
| as_addr_81_reg_3976 |   14   |
| as_addr_82_reg_3986 |   14   |
| as_addr_83_reg_3996 |   14   |
| as_addr_84_reg_4006 |   14   |
| as_addr_85_reg_4016 |   14   |
| as_addr_86_reg_4026 |   14   |
| as_addr_87_reg_4036 |   14   |
| as_addr_88_reg_4046 |   14   |
| as_addr_89_reg_4056 |   14   |
|  as_addr_8_reg_3246 |   14   |
| as_addr_90_reg_4066 |   14   |
| as_addr_91_reg_4076 |   14   |
| as_addr_92_reg_4086 |   14   |
| as_addr_93_reg_4096 |   14   |
| as_addr_94_reg_4106 |   14   |
| as_addr_95_reg_4116 |   14   |
| as_addr_96_reg_4126 |   14   |
| as_addr_97_reg_4136 |   14   |
| as_addr_98_reg_4151 |   14   |
| as_addr_99_reg_4161 |   14   |
|  as_addr_9_reg_3256 |   14   |
|   as_addr_reg_3166  |   14   |
|     i_0_reg_1850    |    7   |
|      i_reg_3161     |    7   |
|   phi_mul_reg_1861  |   14   |
|       reg_1901      |   32   |
|       reg_1906      |   32   |
|       reg_1911      |   32   |
|       reg_1916      |   32   |
|       reg_1921      |   32   |
|       reg_1926      |   32   |
|       reg_1931      |   32   |
|       reg_1936      |   32   |
|       reg_1941      |   32   |
|       reg_1946      |   32   |
|       reg_1951      |   32   |
|       reg_1956      |   32   |
|       reg_1961      |   64   |
|       reg_1966      |   64   |
|       reg_1971      |   64   |
|       reg_1976      |   64   |
|       reg_1981      |   64   |
|       reg_1986      |   64   |
|       reg_1991      |   64   |
|       reg_1996      |   64   |
|       reg_2001      |   64   |
|       reg_2006      |   64   |
|       reg_2011      |   64   |
|       reg_2016      |   64   |
|       reg_2021      |   64   |
|       reg_2026      |   64   |
|       reg_2031      |   64   |
|       reg_2036      |   64   |
|  zext_ln20_reg_3153 |   64   |
|zext_ln24_10_reg_3271|   64   |
|zext_ln24_11_reg_3281|   64   |
|zext_ln24_12_reg_3291|   64   |
|zext_ln24_13_reg_3301|   64   |
|zext_ln24_14_reg_3311|   64   |
|zext_ln24_15_reg_3321|   64   |
|zext_ln24_16_reg_3331|   64   |
|zext_ln24_17_reg_3341|   64   |
|zext_ln24_18_reg_3351|   64   |
|zext_ln24_19_reg_3361|   64   |
| zext_ln24_1_reg_3181|   64   |
|zext_ln24_20_reg_3371|   64   |
|zext_ln24_21_reg_3381|   64   |
|zext_ln24_22_reg_3391|   64   |
|zext_ln24_23_reg_3401|   64   |
|zext_ln24_24_reg_3411|   64   |
|zext_ln24_25_reg_3421|   64   |
|zext_ln24_26_reg_3431|   64   |
|zext_ln24_27_reg_3441|   64   |
|zext_ln24_28_reg_3451|   64   |
|zext_ln24_29_reg_3461|   64   |
| zext_ln24_2_reg_3191|   64   |
|zext_ln24_30_reg_3471|   64   |
|zext_ln24_31_reg_3481|   64   |
|zext_ln24_32_reg_3491|   64   |
|zext_ln24_33_reg_3501|   64   |
|zext_ln24_34_reg_3511|   64   |
|zext_ln24_35_reg_3521|   64   |
|zext_ln24_36_reg_3531|   64   |
|zext_ln24_37_reg_3541|   64   |
|zext_ln24_38_reg_3551|   64   |
|zext_ln24_39_reg_3561|   64   |
| zext_ln24_3_reg_3201|   64   |
|zext_ln24_40_reg_3571|   64   |
|zext_ln24_41_reg_3581|   64   |
|zext_ln24_42_reg_3591|   64   |
|zext_ln24_43_reg_3601|   64   |
|zext_ln24_44_reg_3611|   64   |
|zext_ln24_45_reg_3621|   64   |
|zext_ln24_46_reg_3631|   64   |
|zext_ln24_47_reg_3641|   64   |
|zext_ln24_48_reg_3651|   64   |
|zext_ln24_49_reg_3661|   64   |
| zext_ln24_4_reg_3211|   64   |
|zext_ln24_50_reg_3671|   64   |
|zext_ln24_51_reg_3681|   64   |
|zext_ln24_52_reg_3691|   64   |
|zext_ln24_53_reg_3701|   64   |
|zext_ln24_54_reg_3711|   64   |
|zext_ln24_55_reg_3721|   64   |
|zext_ln24_56_reg_3731|   64   |
|zext_ln24_57_reg_3741|   64   |
|zext_ln24_58_reg_3751|   64   |
|zext_ln24_59_reg_3761|   64   |
| zext_ln24_5_reg_3221|   64   |
|zext_ln24_60_reg_3771|   64   |
|zext_ln24_61_reg_3781|   64   |
|zext_ln24_62_reg_3791|   64   |
|zext_ln24_63_reg_3801|   64   |
|zext_ln24_64_reg_3811|   64   |
|zext_ln24_65_reg_3821|   64   |
|zext_ln24_66_reg_3831|   64   |
|zext_ln24_67_reg_3841|   64   |
|zext_ln24_68_reg_3851|   64   |
|zext_ln24_69_reg_3861|   64   |
| zext_ln24_6_reg_3231|   64   |
|zext_ln24_70_reg_3871|   64   |
|zext_ln24_71_reg_3881|   64   |
|zext_ln24_72_reg_3891|   64   |
|zext_ln24_73_reg_3901|   64   |
|zext_ln24_74_reg_3911|   64   |
|zext_ln24_75_reg_3921|   64   |
|zext_ln24_76_reg_3931|   64   |
|zext_ln24_77_reg_3941|   64   |
|zext_ln24_78_reg_3951|   64   |
|zext_ln24_79_reg_3961|   64   |
| zext_ln24_7_reg_3241|   64   |
|zext_ln24_80_reg_3971|   64   |
|zext_ln24_81_reg_3981|   64   |
|zext_ln24_82_reg_3991|   64   |
|zext_ln24_83_reg_4001|   64   |
|zext_ln24_84_reg_4011|   64   |
|zext_ln24_85_reg_4021|   64   |
|zext_ln24_86_reg_4031|   64   |
|zext_ln24_87_reg_4041|   64   |
|zext_ln24_88_reg_4051|   64   |
|zext_ln24_89_reg_4061|   64   |
| zext_ln24_8_reg_3251|   64   |
|zext_ln24_90_reg_4071|   64   |
|zext_ln24_91_reg_4081|   64   |
|zext_ln24_92_reg_4091|   64   |
|zext_ln24_93_reg_4101|   64   |
|zext_ln24_94_reg_4111|   64   |
|zext_ln24_95_reg_4121|   64   |
|zext_ln24_96_reg_4131|   64   |
|zext_ln24_97_reg_4146|   64   |
|zext_ln24_98_reg_4156|   64   |
| zext_ln24_9_reg_3261|   64   |
|  zext_ln24_reg_3171 |   64   |
+---------------------+--------+
|        Total        |  9250  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
|         grp_access_fu_246         |  p0  |  100 |  14  |  1400  ||   441   |
|         grp_access_fu_246         |  p2  |  100 |   0  |    0   ||   441   |
|         grp_access_fu_509         |  p0  |  50  |  14  |   700  ||   217   |
|         grp_access_fu_509         |  p2  |  50  |   0  |    0   ||   217   |
|          phi_mul_reg_1861         |  p0  |   2  |  14  |   28   ||    9    |
| grp_p_hls_fptosi_double_s_fu_1873 |  p1  |   2  |  64  |   128  ||    9    |
| grp_p_hls_fptosi_double_s_fu_1879 |  p1  |   2  |  64  |   128  ||    9    |
|            grp_fu_1885            |  p0  |   6  |  64  |   384  ||    33   |
|            grp_fu_1890            |  p0  |   6  |  64  |   384  ||    33   |
|            grp_fu_1895            |  p0  |   6  |  32  |   192  ||    33   |
|            grp_fu_1898            |  p0  |   6  |  32  |   192  ||    33   |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |  3536  || 25.9134 ||   1475  |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   22   |    -   |  1524  |  5245  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   25   |    -   |  1475  |
|  Register |    -   |    -   |  9250  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   22   |   25   |  10774 |  6720  |
+-----------+--------+--------+--------+--------+
