// Seed: 373684304
module module_0;
  id_1 :
  assert property (@(id_1) id_1) @(posedge id_1) $display();
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_2;
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    input wor   id_2
);
  assign id_4 = id_4.id_1;
  wire id_5;
  wire id_6;
  id_7 :
  assert property (@(id_0) 1) id_7 <= id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  initial @(posedge id_8) id_5 = 1'b0;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
