Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Jul 30 18:51:09 2018
| Host         : tingyuan-OptiPlex-9010 running 64-bit Ubuntu 18.04 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    70 |
| Unused register locations in slices containing registers |   144 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            1 |
|      8 |           10 |
|     10 |            3 |
|     12 |            4 |
|     14 |            2 |
|    16+ |           49 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             254 |           63 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             152 |           41 |
| Yes          | No                    | No                     |            3598 |          774 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             460 |           73 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+----------------+
|            Clock Signal           |                                            Enable Signal                                           |                                       Set/Reset Signal                                       | Slice Load Count | Bel Load Count |
+-----------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/cmd_fu_300[7]_i_2_n_0                                              | design_1_i/HTA2048_theta_0/inst/cmd_fu_300[7]_i_1_n_0                                        |                1 |              4 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/addr_layer_map_V_U/HTA2048_theta_addhbi_ram_U/ap_CS_fsm_reg[13][0] |                                                                                              |                1 |              6 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state23                                                  | design_1_i/HTA2048_theta_0/inst/clear                                                        |                1 |              8 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state5                                                   |                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/tmp_156_reg_39400                                                  |                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/reg_13080                                                          |                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/p_03558_2_in_reg_938                                               | design_1_i/HTA2048_theta_0/inst/p_03542_3_in_reg_947[11]_i_1_n_0                             |                1 |              8 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_NS_fsm[47]                                                      |                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/shift_constant_V_U/HTA2048_theta_shieOg_rom_U/shift_constant_V_ce0 |                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/sel                    | design_1_i/HTA2048_theta_0/inst/loc2_V_fu_312[9]                                             |                1 |              8 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/tmp_73_reg_33200       |                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                    | design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int                                               |                2 |              8 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/buddy_tree_V_1_U/HTA2048_theta_budfYi_ram_U/ap_NS_fsm[1]           |                                                                                              |                3 |             10 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state38                                                  | design_1_i/HTA2048_theta_0/inst/r_V_11_reg_3816[7]_i_1_n_0                                   |                2 |             10 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_NS_fsm[46]                                                      |                                                                                              |                2 |             10 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state35                                                  |                                                                                              |                3 |             12 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_NS_fsm[44]                                                      |                                                                                              |                1 |             12 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt_en                                                      | design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/clear                                         |                1 |             12 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/rec_bits_V_3_reg_3639[1]_i_1_n_0                                   |                                                                                              |                2 |             12 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/loc1_V_7_fu_316[6]_i_1_n_0                                         |                                                                                              |                5 |             14 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/buddy_tree_V_1_U/HTA2048_theta_budfYi_ram_U/E[0]                   | design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ap_NS_fsm141_out |                3 |             14 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state7                                                   | design_1_i/HTA2048_theta_0/inst/tmp_V_reg_3425[15]_i_1_n_0                                   |                2 |             16 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state7                                                   | design_1_i/HTA2048_theta_0/inst/tmp_V_reg_3425[23]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state7                                                   | design_1_i/HTA2048_theta_0/inst/tmp_V_reg_3425[7]_i_1_n_0                                    |                1 |             16 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state7                                                   | design_1_i/HTA2048_theta_0/inst/tmp_V_reg_3425[33]_i_1_n_0                                   |                2 |             16 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/reg_966[7]_i_2_n_0                                                 | design_1_i/HTA2048_theta_0/inst/reg_966[7]                                                   |                2 |             16 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state14                                                  | design_1_i/HTA2048_theta_0/inst/r_V_2_reg_3574[7]_i_1_n_0                                    |                2 |             16 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/p_3_reg_1143[3]_i_1_n_0                                            |                                                                                              |                3 |             16 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_2_n_0                                                | design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_1_n_0                                          |                6 |             18 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_NS_fsm[19]                                                      |                                                                                              |                4 |             20 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/acc2048_2048_mau_0/inst/grp_HLS_malloc_1_s_fu_81/E[0]                                   | design_1_i/acc2048_2048_mau_0/inst/grp_HLS_free_1_s_fu_95/SR[0]                              |                3 |             22 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/buddy_tree_V_1_U/HTA2048_theta_budfYi_ram_U/ap_NS_fsm[0]           |                                                                                              |                5 |             22 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/p_7_reg_1115[10]_i_1_n_0                                           |                                                                                              |                7 |             22 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/acc2048_2048_mau_0/inst/ap_CS_fsm_state2                                                |                                                                                              |                4 |             22 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_NS_fsm[7]                                                       |                                                                                              |                6 |             22 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/acc2048_2048_mau_0/inst/ap_CS_fsm_state3                                                |                                                                                              |                3 |             24 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state8                                                   |                                                                                              |                5 |             26 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state11                                                  |                                                                                              |                5 |             32 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state15                                                  |                                                                                              |                6 |             36 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state14                                                  |                                                                                              |               10 |             36 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state9                                                   |                                                                                              |               21 |             62 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/acc2048_2048_mau_0/inst/grp_HLS_free_1_s_fu_95/r_fu_40_reg[1]                           | design_1_i/acc2048_2048_mau_0/inst/grp_HLS_malloc_1_s_fu_81/r_fu_40_reg[1]                   |               10 |             62 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/acc2048_2048_mau_0/inst/grp_HLS_malloc_1_s_fu_81/ap_NS_fsm[2]                           |                                                                                              |               13 |             64 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state22                                                  |                                                                                              |               14 |             64 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state9                                                   | design_1_i/HTA2048_theta_0/inst/tmp_42_reg_3480[63]_i_1_n_0                                  |               13 |             66 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state22                                                  | design_1_i/HTA2048_theta_0/inst/tmp_62_reg_3688[63]_i_1_n_0                                  |               15 |             66 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/TMP_0_V_2_reg_36480                                                | design_1_i/HTA2048_theta_0/inst/TMP_0_V_2_reg_3648[63]_i_1_n_0                               |                6 |             66 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/alloc_size_ap_ack                                                  |                                                                                              |               14 |             76 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/TMP_0_V_2_reg_36480                                                |                                                                                              |               14 |             86 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/mark_mask_V_U/HTA2048_theta_marjbC_rom_U/mark_mask_V_ce0           |                                                                                              |               39 |            124 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/rhs_V_4_reg_1073[63]_i_1_n_0                                       |                                                                                              |               10 |            128 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/reg_13120                                                          |                                                                                              |               63 |            128 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/storemerge_reg_1085[63]_i_1_n_0                                    |                                                                                              |               63 |            128 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_NS_fsm[30]                                                      |                                                                                              |               26 |            128 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state32                                                  |                                                                                              |               30 |            128 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state16                                                  |                                                                                              |               21 |            130 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state46                                                  |                                                                                              |               27 |            130 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/rhs_V_6_reg_39140                                                  |                                                                                              |               28 |            134 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state36                                                  |                                                                                              |               12 |            140 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state50                                                  |                                                                                              |               47 |            144 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state6                                                   |                                                                                              |               18 |            144 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state38                                                  |                                                                                              |               36 |            144 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                    | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                           |               39 |            144 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/group_tree_V_0_U/HTA2048_theta_grobkb_ram_U/ap_NS_fsm140_out       |                                                                                              |               28 |            146 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/rhs_V_3_fu_308                                                     |                                                                                              |               45 |            148 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/p_03558_2_in_reg_938                                               |                                                                                              |               14 |            152 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/tmp_V_5_reg_1018                                                   |                                                                                              |               19 |            164 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state37                                                  |                                                                                              |               29 |            248 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state12                                                  |                                                                                              |               57 |            256 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                    |                                                                                              |               64 |            256 |
+-----------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+----------------+


