// Seed: 3310415613
module module_0 ();
  assign id_1 = ~id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    output tri0 id_2,
    input tri0 id_3
    , id_13,
    input wire id_4,
    input supply1 id_5,
    input supply1 id_6,
    output supply0 id_7,
    output wor id_8,
    output wor id_9,
    input supply1 id_10,
    output tri1 id_11
);
  if (1)
    if (1) begin : LABEL_0
      assign id_9 = (1);
    end else assign id_13 = id_4;
  wire id_14;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_15;
  wire id_16;
endmodule
