#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Sep 29 17:20:12 2018
# Process ID: 18254
# Current directory: /home/wymt/code/system2018/Arch2018/adder/test/adder/adder.runs/synth_1
# Command line: vivado -log adder_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source adder_top.tcl
# Log file: /home/wymt/code/system2018/Arch2018/adder/test/adder/adder.runs/synth_1/adder_top.vds
# Journal file: /home/wymt/code/system2018/Arch2018/adder/test/adder/adder.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source adder_top.tcl -notrace
Command: synth_design -top adder_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18260 
WARNING: [Synth 8-2490] overwriting previous definition of module uart_baud_clk [/home/wymt/code/system2018/Arch2018/adder/src/common/uart/uart_baud_clk.v:28]
WARNING: [Synth 8-2490] overwriting previous definition of module uart_rx [/home/wymt/code/system2018/Arch2018/adder/src/common/uart/uart_rx.v:27]
WARNING: [Synth 8-2490] overwriting previous definition of module uart_tx [/home/wymt/code/system2018/Arch2018/adder/src/common/uart/uart_tx.v:27]
WARNING: [Synth 8-2490] overwriting previous definition of module fifo [/home/wymt/code/system2018/Arch2018/adder/src/common/uart/../fifo/fifo.v:27]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1326.113 ; gain = 96.258 ; free physical = 8669 ; free virtual = 13173
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'adder_top' [/home/wymt/code/system2018/Arch2018/adder/src/adder_top.v:4]
INFO: [Synth 8-6157] synthesizing module 'hci' [/home/wymt/code/system2018/Arch2018/adder/src/hci.v:6]
	Parameter OP_ECHO bound to: 8'b00000000 
	Parameter OP_OPRAND bound to: 8'b00000001 
	Parameter DBG_UART_PARITY_ERR bound to: 0 - type: integer 
	Parameter DBG_UNKNOWN_OPCODE bound to: 1 - type: integer 
	Parameter S_DISABLED bound to: 5'b00000 
	Parameter S_DECODE bound to: 5'b00001 
	Parameter S_ECHO_STG_0 bound to: 5'b00010 
	Parameter S_ECHO_STG_1 bound to: 5'b00011 
	Parameter S_OPRAND bound to: 5'b00100 
	Parameter S_ANSWER bound to: 5'b00101 
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/wymt/code/system2018/Arch2018/adder/src/common/uart/uart.v:34]
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 38400 - type: integer 
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_baud_clk' [/home/wymt/code/system2018/Arch2018/adder/src/common/uart/uart_baud_clk.v:28]
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD bound to: 38400 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter CLKS_PER_OVERSAMPLE_TICK bound to: 16'b0000000010100010 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_clk' (1#1) [/home/wymt/code/system2018/Arch2018/adder/src/common/uart/uart_baud_clk.v:28]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/wymt/code/system2018/Arch2018/adder/src/common/uart/uart_rx.v:27]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter STOP_OVERSAMPLE_TICKS bound to: 6'b010000 
	Parameter S_IDLE bound to: 5'b00001 
	Parameter S_START bound to: 5'b00010 
	Parameter S_DATA bound to: 5'b00100 
	Parameter S_PARITY bound to: 5'b01000 
	Parameter S_STOP bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/wymt/code/system2018/Arch2018/adder/src/common/uart/uart_rx.v:100]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (2#1) [/home/wymt/code/system2018/Arch2018/adder/src/common/uart/uart_rx.v:27]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/wymt/code/system2018/Arch2018/adder/src/common/uart/uart_tx.v:27]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter STOP_OVERSAMPLE_TICKS bound to: 6'b010000 
	Parameter S_IDLE bound to: 5'b00001 
	Parameter S_START bound to: 5'b00010 
	Parameter S_DATA bound to: 5'b00100 
	Parameter S_PARITY bound to: 5'b01000 
	Parameter S_STOP bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/wymt/code/system2018/Arch2018/adder/src/common/uart/uart_tx.v:100]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (3#1) [/home/wymt/code/system2018/Arch2018/adder/src/common/uart/uart_tx.v:27]
INFO: [Synth 8-6157] synthesizing module 'fifo' [/home/wymt/code/system2018/Arch2018/adder/src/common/fifo/fifo.v:27]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo' (4#1) [/home/wymt/code/system2018/Arch2018/adder/src/common/fifo/fifo.v:27]
INFO: [Synth 8-6155] done synthesizing module 'uart' (5#1) [/home/wymt/code/system2018/Arch2018/adder/src/common/uart/uart.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wymt/code/system2018/Arch2018/adder/src/hci.v:199]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wymt/code/system2018/Arch2018/adder/src/hci.v:117]
WARNING: [Synth 8-6014] Unused sequential element q_err_code_reg was removed.  [/home/wymt/code/system2018/Arch2018/adder/src/hci.v:65]
INFO: [Synth 8-6155] done synthesizing module 'hci' (6#1) [/home/wymt/code/system2018/Arch2018/adder/src/hci.v:6]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/wymt/code/system2018/Arch2018/adder/src/adder2.v:42]
INFO: [Synth 8-6157] synthesizing module 'four_bit_adder' [/home/wymt/code/system2018/Arch2018/adder/src/adder2.v:17]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_adder' (7#1) [/home/wymt/code/system2018/Arch2018/adder/src/adder2.v:17]
INFO: [Synth 8-6155] done synthesizing module 'adder' (8#1) [/home/wymt/code/system2018/Arch2018/adder/src/adder2.v:42]
INFO: [Synth 8-6155] done synthesizing module 'adder_top' (9#1) [/home/wymt/code/system2018/Arch2018/adder/src/adder_top.v:4]
WARNING: [Synth 8-3331] design four_bit_adder has unconnected port p[3]
WARNING: [Synth 8-3331] design four_bit_adder has unconnected port g[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1357.238 ; gain = 127.383 ; free physical = 8686 ; free virtual = 13190
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1357.238 ; gain = 127.383 ; free physical = 8685 ; free virtual = 13190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1357.238 ; gain = 127.383 ; free physical = 8685 ; free virtual = 13190
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wymt/code/system2018/Arch2018/adder/src/Basys3_Master.xdc]
Finished Parsing XDC File [/home/wymt/code/system2018/Arch2018/adder/src/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wymt/code/system2018/Arch2018/adder/src/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/adder_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/adder_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1720.582 ; gain = 0.000 ; free physical = 8438 ; free virtual = 12942
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1720.582 ; gain = 490.727 ; free physical = 8517 ; free virtual = 13021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1720.582 ; gain = 490.727 ; free physical = 8517 ; free virtual = 13021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1720.582 ; gain = 490.727 ; free physical = 8519 ; free virtual = 13023
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "baud_clk_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'q_state_reg' in module 'uart_rx'
INFO: [Synth 8-5544] ROM "d_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_data_bit_idx" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'q_state_reg' in module 'uart_tx'
INFO: [Synth 8-5544] ROM "d_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'q_state_reg' in module 'hci'
INFO: [Synth 8-5544] ROM "d_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "d_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "d_execute_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "d_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "d_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'q_state_reg' in module 'fsmE3928F00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'q_state_reg' in module 'fsm16C5C5200'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              S_DISABLED |                              000 |                            00000
                S_DECODE |                              001 |                            00001
            S_ECHO_STG_0 |                              010 |                            00010
            S_ECHO_STG_1 |                              011 |                            00011
                S_OPRAND |                              100 |                            00100
                S_ANSWER |                              101 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'q_state_reg' using encoding 'sequential' in module 'hci'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1720.582 ; gain = 490.727 ; free physical = 8509 ; free virtual = 13013
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 6     
	   3 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   3 Input      4 Bit         XORs := 4     
+---XORs : 
	                8 Bit    Wide XORs := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---RAMs : 
	               64 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
	   4 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   6 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 4     
	   6 Input     16 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_baud_clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 6     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 7     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module uart 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module hci 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
	   4 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   6 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 4     
	   6 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module four_bit_adder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      4 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "adder_hci/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "adder_hci/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "adder_hci/d_execute_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "adder_hci/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "adder_hci/uart_blk/uart_baud_clk_blk/baud_clk_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adder_hci/d_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (adder_hci/uart_blk/uart_rx_blk/q_parity_err_reg) is unused and will be removed from module adder_top.
WARNING: [Synth 8-3332] Sequential element (adder_hci/uart_blk/q_rx_parity_err_reg) is unused and will be removed from module adder_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1720.582 ; gain = 490.727 ; free physical = 8493 ; free virtual = 13000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                                       | Inference | Size (Depth x Width) | Primitives   | 
+------------+--------------------------------------------------+-----------+----------------------+--------------+
|adder_top   | adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|adder_top   | adder_hci/uart_blk/uart_tx_fifo/q_data_array_reg | Implied   | 8 x 8                | RAM32M x 2   | 
+------------+--------------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1720.582 ; gain = 490.727 ; free physical = 8372 ; free virtual = 12879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1720.582 ; gain = 490.727 ; free physical = 8367 ; free virtual = 12874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+--------------------------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                                       | Inference | Size (Depth x Width) | Primitives   | 
+------------+--------------------------------------------------+-----------+----------------------+--------------+
|adder_top   | adder_hci/uart_blk/uart_rx_fifo/q_data_array_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|adder_top   | adder_hci/uart_blk/uart_tx_fifo/q_data_array_reg | Implied   | 8 x 8                | RAM32M x 2   | 
+------------+--------------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1720.582 ; gain = 490.727 ; free physical = 8367 ; free virtual = 12874
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1720.582 ; gain = 490.727 ; free physical = 8367 ; free virtual = 12874
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1720.582 ; gain = 490.727 ; free physical = 8367 ; free virtual = 12874
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1720.582 ; gain = 490.727 ; free physical = 8367 ; free virtual = 12874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1720.582 ; gain = 490.727 ; free physical = 8367 ; free virtual = 12874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1720.582 ; gain = 490.727 ; free physical = 8367 ; free virtual = 12874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1720.582 ; gain = 490.727 ; free physical = 8367 ; free virtual = 12874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |    17|
|4     |LUT2   |    31|
|5     |LUT3   |    30|
|6     |LUT4   |    25|
|7     |LUT5   |    51|
|8     |LUT6   |    60|
|9     |RAM32M |     4|
|10    |FDCE   |    57|
|11    |FDPE   |     4|
|12    |FDRE   |    76|
|13    |FDSE   |     3|
|14    |IBUF   |     3|
|15    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------------------+--------------+------+
|      |Instance                |Module        |Cells |
+------+------------------------+--------------+------+
|1     |top                     |              |   371|
|2     |  adder_hci             |hci           |   366|
|3     |    uart_blk            |uart          |   218|
|4     |      uart_baud_clk_blk |uart_baud_clk |    40|
|5     |      uart_rx_blk       |uart_rx       |    47|
|6     |      uart_rx_fifo      |fifo          |    47|
|7     |      uart_tx_blk       |uart_tx       |    55|
|8     |      uart_tx_fifo      |fifo_0        |    29|
+------+------------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1720.582 ; gain = 490.727 ; free physical = 8367 ; free virtual = 12874
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1720.582 ; gain = 127.383 ; free physical = 8423 ; free virtual = 12930
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1720.582 ; gain = 490.727 ; free physical = 8423 ; free virtual = 12930
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1720.582 ; gain = 502.297 ; free physical = 8420 ; free virtual = 12927
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/wymt/code/system2018/Arch2018/adder/test/adder/adder.runs/synth_1/adder_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file adder_top_utilization_synth.rpt -pb adder_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1744.594 ; gain = 0.000 ; free physical = 8420 ; free virtual = 12927
INFO: [Common 17-206] Exiting Vivado at Sat Sep 29 17:20:51 2018...
