// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "12/24/2021 00:23:57"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cjbRISC_HMMIOP_v (
	Reset,
	Clock,
	PB1,
	SW,
	LEDs,
	ICis,
	crtMCis);
input 	Reset;
input 	Clock;
input 	PB1;
input 	[3:0] SW;
output 	[7:0] LEDs;
output 	[95:0] ICis;
output 	[2:0] crtMCis;

// Design Ports Information
// LEDs[0]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs[2]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs[3]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs[4]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs[5]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs[6]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs[7]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[0]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[1]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[2]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[3]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[4]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[5]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[6]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[7]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[8]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[9]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[10]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[11]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[12]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[13]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[14]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[15]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[16]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[17]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[18]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[19]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[20]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[21]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[22]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[23]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[24]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[25]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[26]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[27]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[28]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[29]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[30]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[31]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[32]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[33]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[34]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[35]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[36]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[37]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[38]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[39]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[40]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[41]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[42]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[43]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[44]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[45]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[46]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[47]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[48]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[49]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[50]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[51]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[52]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[53]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[54]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[55]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[56]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[57]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[58]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[59]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[60]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[61]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[62]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[63]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[64]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[65]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[66]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[67]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[68]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[69]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[70]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[71]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[72]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[73]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[74]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[75]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[76]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[77]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[78]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[79]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[80]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[81]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[82]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[83]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[84]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[85]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[86]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[87]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[88]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[89]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[90]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[91]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[92]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[93]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[94]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ICis[95]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// crtMCis[0]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// crtMCis[1]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// crtMCis[2]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clock	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PB1	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("cjbRISC_HMMIOP_v_6_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \LEDs[0]~output_o ;
wire \LEDs[1]~output_o ;
wire \LEDs[2]~output_o ;
wire \LEDs[3]~output_o ;
wire \LEDs[4]~output_o ;
wire \LEDs[5]~output_o ;
wire \LEDs[6]~output_o ;
wire \LEDs[7]~output_o ;
wire \ICis[0]~output_o ;
wire \ICis[1]~output_o ;
wire \ICis[2]~output_o ;
wire \ICis[3]~output_o ;
wire \ICis[4]~output_o ;
wire \ICis[5]~output_o ;
wire \ICis[6]~output_o ;
wire \ICis[7]~output_o ;
wire \ICis[8]~output_o ;
wire \ICis[9]~output_o ;
wire \ICis[10]~output_o ;
wire \ICis[11]~output_o ;
wire \ICis[12]~output_o ;
wire \ICis[13]~output_o ;
wire \ICis[14]~output_o ;
wire \ICis[15]~output_o ;
wire \ICis[16]~output_o ;
wire \ICis[17]~output_o ;
wire \ICis[18]~output_o ;
wire \ICis[19]~output_o ;
wire \ICis[20]~output_o ;
wire \ICis[21]~output_o ;
wire \ICis[22]~output_o ;
wire \ICis[23]~output_o ;
wire \ICis[24]~output_o ;
wire \ICis[25]~output_o ;
wire \ICis[26]~output_o ;
wire \ICis[27]~output_o ;
wire \ICis[28]~output_o ;
wire \ICis[29]~output_o ;
wire \ICis[30]~output_o ;
wire \ICis[31]~output_o ;
wire \ICis[32]~output_o ;
wire \ICis[33]~output_o ;
wire \ICis[34]~output_o ;
wire \ICis[35]~output_o ;
wire \ICis[36]~output_o ;
wire \ICis[37]~output_o ;
wire \ICis[38]~output_o ;
wire \ICis[39]~output_o ;
wire \ICis[40]~output_o ;
wire \ICis[41]~output_o ;
wire \ICis[42]~output_o ;
wire \ICis[43]~output_o ;
wire \ICis[44]~output_o ;
wire \ICis[45]~output_o ;
wire \ICis[46]~output_o ;
wire \ICis[47]~output_o ;
wire \ICis[48]~output_o ;
wire \ICis[49]~output_o ;
wire \ICis[50]~output_o ;
wire \ICis[51]~output_o ;
wire \ICis[52]~output_o ;
wire \ICis[53]~output_o ;
wire \ICis[54]~output_o ;
wire \ICis[55]~output_o ;
wire \ICis[56]~output_o ;
wire \ICis[57]~output_o ;
wire \ICis[58]~output_o ;
wire \ICis[59]~output_o ;
wire \ICis[60]~output_o ;
wire \ICis[61]~output_o ;
wire \ICis[62]~output_o ;
wire \ICis[63]~output_o ;
wire \ICis[64]~output_o ;
wire \ICis[65]~output_o ;
wire \ICis[66]~output_o ;
wire \ICis[67]~output_o ;
wire \ICis[68]~output_o ;
wire \ICis[69]~output_o ;
wire \ICis[70]~output_o ;
wire \ICis[71]~output_o ;
wire \ICis[72]~output_o ;
wire \ICis[73]~output_o ;
wire \ICis[74]~output_o ;
wire \ICis[75]~output_o ;
wire \ICis[76]~output_o ;
wire \ICis[77]~output_o ;
wire \ICis[78]~output_o ;
wire \ICis[79]~output_o ;
wire \ICis[80]~output_o ;
wire \ICis[81]~output_o ;
wire \ICis[82]~output_o ;
wire \ICis[83]~output_o ;
wire \ICis[84]~output_o ;
wire \ICis[85]~output_o ;
wire \ICis[86]~output_o ;
wire \ICis[87]~output_o ;
wire \ICis[88]~output_o ;
wire \ICis[89]~output_o ;
wire \ICis[90]~output_o ;
wire \ICis[91]~output_o ;
wire \ICis[92]~output_o ;
wire \ICis[93]~output_o ;
wire \ICis[94]~output_o ;
wire \ICis[95]~output_o ;
wire \crtMCis[0]~output_o ;
wire \crtMCis[1]~output_o ;
wire \crtMCis[2]~output_o ;
wire \Clock~input_o ;
wire \Clock~inputclkctrl_outclk ;
wire \Reset~input_o ;
wire \CU|crtMCis~1_combout ;
wire \CU|MC~10_combout ;
wire \CU|MC.MC0~q ;
wire \CU|LD_IR~0_combout ;
wire \CU|LD_IR~q ;
wire \CU|MC~9_combout ;
wire \CU|MC.MC2~q ;
wire \CU|Selector5~0_combout ;
wire \CU|CNT_PC~q ;
wire \DP|PC|q[0]~10_combout ;
wire \DP|PC|q[0]~11 ;
wire \DP|PC|q[1]~12_combout ;
wire \DP|PC|q[1]~13 ;
wire \DP|PC|q[2]~14_combout ;
wire \DP|PC|q[2]~15 ;
wire \DP|PC|q[3]~16_combout ;
wire \DP|PC|q[3]~17 ;
wire \DP|PC|q[4]~18_combout ;
wire \DP|PC|q[4]~19 ;
wire \DP|PC|q[5]~20_combout ;
wire \DP|PC|q[5]~21 ;
wire \DP|PC|q[6]~22_combout ;
wire \CU|push~0_combout ;
wire \CU|Decoder1~0_combout ;
wire \CU|push~1_combout ;
wire \CU|push~q ;
wire \DP|hwstack|tos3~6_combout ;
wire \CU|pop~2_combout ;
wire \CU|ipstksel~q ;
wire \DP|hwstack|tos[7]~1_combout ;
wire \DP|hwstack|tos2~6_combout ;
wire \DP|hwstack|tos1~6_combout ;
wire \DP|hwstack|tos~7_combout ;
wire \DP|hwstack|dout~6_combout ;
wire \CU|crtMCis~2_combout ;
wire \DP|MABR|q~9_combout ;
wire \DP|MABR|q[4]~0_combout ;
wire \DP|PC|q[6]~23 ;
wire \DP|PC|q[7]~24_combout ;
wire \DP|MABR|q~8_combout ;
wire \DP|hwstack|tos3~7_combout ;
wire \DP|hwstack|tos2~7_combout ;
wire \DP|hwstack|tos1~7_combout ;
wire \DP|hwstack|tos~8_combout ;
wire \DP|hwstack|dout~7_combout ;
wire \DP|ipstkmux|f[7]~0_combout ;
wire \CU|ALU_FS~6_combout ;
wire \DP|OPDR|q~8_combout ;
wire \DP|IR|q~8_combout ;
wire \DP|IR|q[7]~1_combout ;
wire \DP|IR|q~7_combout ;
wire \CU|Selector13~1_combout ;
wire \CU|Decoder1~5_combout ;
wire \CU|Selector7~0_combout ;
wire \CU|Selector9~0_combout ;
wire \CU|LD_R3~q ;
wire \DP|R3|q[7]~0_combout ;
wire \CU|WideOr2~0_combout ;
wire \DP|PC|q[8]~27 ;
wire \DP|PC|q[9]~28_combout ;
wire \DP|MAXR|q~9_combout ;
wire \DP|MABR|q~10_combout ;
wire \DP|MABR|q~7_combout ;
wire \DP|MABR|q~6_combout ;
wire \DP|OPDR|q~5_combout ;
wire \DP|R3|q[4]~feeder_combout ;
wire \CU|Selector8~0_combout ;
wire \CU|LD_R2~q ;
wire \DP|R2|q[7]~0_combout ;
wire \CU|Selector7~1_combout ;
wire \CU|LD_R1~q ;
wire \DP|R1|q[6]~0_combout ;
wire \CU|Selector6~2_combout ;
wire \CU|LD_R0~q ;
wire \DP|R0|q[7]~0_combout ;
wire \DP|IntBus1MUX|stage2|f[4]~8_combout ;
wire \DP|IntBus1MUX|stage2|f[4]~9_combout ;
wire \CU|Selector1~0_combout ;
wire \CU|ALU_FS~7_combout ;
wire \DP|ALU|sr_unit|sr_mux|stage2|f[0]~2_combout ;
wire \DP|OPDR|q~7_combout ;
wire \CU|Selector4~0_combout ;
wire \CU|Selector4~1_combout ;
wire \CU|Selector10~3_combout ;
wire \CU|Decoder1~6_combout ;
wire \CU|Selector10~0_combout ;
wire \CU|Selector10~1_combout ;
wire \CU|Selector10~2_combout ;
wire \CU|Selector10~4_combout ;
wire \CU|Selector11~1_combout ;
wire \CU|Selector11~0_combout ;
wire \CU|Selector11~2_combout ;
wire \DP|IntBus0MUX|stage2|f[6]~12_combout ;
wire \DP|IntBus0MUX|stage2|f[6]~13_combout ;
wire \DP|IntBus0MUX|stage2|f[7]~14_combout ;
wire \DP|IntBus0MUX|stage2|f[7]~15_combout ;
wire \DP|ALU|sr_unit|sr_mux|stage2|f[4]~14_combout ;
wire \DP|OPDR|q~6_combout ;
wire \DP|R3|q[5]~feeder_combout ;
wire \DP|IntBus0MUX|stage2|f[5]~10_combout ;
wire \DP|IntBus0MUX|stage2|f[5]~11_combout ;
wire \DP|IntBus0MUX|stage2|f[4]~8_combout ;
wire \DP|IntBus0MUX|stage2|f[4]~9_combout ;
wire \DP|ALU|sr_unit|sr_mux|stage2|f[4]~13_combout ;
wire \DP|ALU|sr_unit|sr_mux|stage2|f[4]~15_combout ;
wire \CU|ALU_FS~9_combout ;
wire \DP|ALU|logic_unit|logic_mux|stage2|f[4]~4_combout ;
wire \DP|IntBus0MUX|stage2|f[3]~4_combout ;
wire \DP|IntBus0MUX|stage2|f[3]~5_combout ;
wire \DP|ALU|logic_unit|logic_mux|stage2|f[3]~3_combout ;
wire \DP|OPDR|q~3_combout ;
wire \DP|R3|q[2]~feeder_combout ;
wire \DP|IntBus0MUX|stage2|f[2]~6_combout ;
wire \DP|IntBus0MUX|stage2|f[2]~7_combout ;
wire \DP|OPDR|q~2_combout ;
wire \DP|IntBus1MUX|stage2|f[1]~2_combout ;
wire \DP|IntBus1MUX|stage2|f[1]~3_combout ;
wire \DP|IntBus0MUX|stage2|f[1]~2_combout ;
wire \DP|IntBus0MUX|stage2|f[1]~3_combout ;
wire \DP|IntBus0MUX|stage2|f[0]~0_combout ;
wire \DP|IntBus0MUX|stage2|f[0]~1_combout ;
wire \DP|IntBus1MUX|stage2|f[0]~0_combout ;
wire \DP|IntBus1MUX|stage2|f[0]~1_combout ;
wire \DP|ALU|arith_unit|yselect_mux|f[0]~0_combout ;
wire \DP|ALU|arith_unit|addersub|stage0|WideOr0~0_combout ;
wire \DP|ALU|arith_unit|addersub|stage1|WideXor0~1_cout ;
wire \DP|ALU|arith_unit|addersub|stage1|WideXor0~3 ;
wire \DP|ALU|arith_unit|addersub|stage1|WideXor0~5 ;
wire \DP|ALU|arith_unit|addersub|stage1|WideXor0~6_combout ;
wire \DP|ALU|sr_unit|sr_mux|stage2|f[3]~11_combout ;
wire \DP|ALU|sr_unit|sr_mux|stage2|f[3]~10_combout ;
wire \DP|ALU|sr_unit|sr_mux|stage2|f[3]~12_combout ;
wire \DP|IntBus2MUX|stage2|f[3]~17_combout ;
wire \DP|IntBus2MUX|stage2|f[3]~18_combout ;
wire \DP|IntBus2MUX|stage2|f[1]~1_combout ;
wire \DP|hwstack|tos3~3_combout ;
wire \DP|hwstack|tos2~3_combout ;
wire \DP|hwstack|tos1~3_combout ;
wire \DP|hwstack|tos~4_combout ;
wire \SW[3]~input_o ;
wire \DP|IPDR|q~4_combout ;
wire \CU|LD_IPDR~0_combout ;
wire \CU|LD_IPDR~q ;
wire \DP|IPDR|q[3]~1_combout ;
wire \DP|IntBus2MUX|stage2|f[3]~15_combout ;
wire \DP|IntBus2MUX|stage2|f[3]~16_combout ;
wire \DP|hwstack|dout[3]~3_combout ;
wire \DP|OPDR|q~4_combout ;
wire \DP|IntBus1MUX|stage2|f[3]~6_combout ;
wire \DP|IntBus1MUX|stage2|f[3]~7_combout ;
wire \DP|ALU|arith_unit|addersub|stage1|WideXor0~7 ;
wire \DP|ALU|arith_unit|addersub|stage1|WideXor0~8_combout ;
wire \DP|IntBus2MUX|stage2|f[4]~21_combout ;
wire \DP|IntBus2MUX|stage2|f[4]~22_combout ;
wire \DP|hwstack|tos3~4_combout ;
wire \DP|hwstack|tos2~4_combout ;
wire \DP|hwstack|tos1~4_combout ;
wire \DP|hwstack|tos~5_combout ;
wire \PB1~input_o ;
wire \DP|IPDR|q~5_combout ;
wire \DP|IntBus2MUX|stage2|f[4]~19_combout ;
wire \DP|IntBus2MUX|stage2|f[4]~20_combout ;
wire \DP|hwstack|dout[4]~4_combout ;
wire \DP|MAXR|q~4_combout ;
wire \DP|MAXR|q~3_combout ;
wire \DP|MABR|q~3_combout ;
wire \DP|MABR|q~2_combout ;
wire \DP|MABR|q~1_combout ;
wire \DP|MAR|q[0]~11 ;
wire \DP|MAR|q[1]~14 ;
wire \DP|MAR|q[2]~16 ;
wire \DP|MAR|q[3]~18 ;
wire \DP|MAR|q[4]~20 ;
wire \DP|MAR|q[5]~22 ;
wire \DP|MAR|q[6]~24 ;
wire \DP|MAR|q[7]~26 ;
wire \DP|MAR|q[8]~28 ;
wire \DP|MAR|q[9]~29_combout ;
wire \DP|MAR|q[7]~12_combout ;
wire \CU|RST_PC~feeder_combout ;
wire \CU|RST_PC~q ;
wire \DP|IntBus1MUX|stage2|f[6]~12_combout ;
wire \DP|IntBus1MUX|stage2|f[6]~13_combout ;
wire \DP|IntBus1MUX|stage2|f[5]~10_combout ;
wire \DP|IntBus1MUX|stage2|f[5]~11_combout ;
wire \DP|ALU|arith_unit|addersub|stage1|WideXor0~9 ;
wire \DP|ALU|arith_unit|addersub|stage1|WideXor0~11 ;
wire \DP|ALU|arith_unit|addersub|stage1|WideXor0~13 ;
wire \DP|ALU|arith_unit|addersub|stage1|WideXor0~14_combout ;
wire \DP|ALU|arith_unit|yselect_mux|f[7]~1_combout ;
wire \DP|ALU|arith_unit|addersub|stage7|WideOr0~0_combout ;
wire \DP|ALU|cnvz_mux|stage2|f[1]~10_combout ;
wire \ICdecode|WideOr22~0_combout ;
wire \CU|LD_SR~2_combout ;
wire \CU|LD_SR~q ;
wire \DP|SR|q~0_combout ;
wire \DP|ALU|const_unit|WideNor0~combout ;
wire \DP|ALU|arith_unit|addersub|stage7|WideXor0~combout ;
wire \DP|ALU|arith_unit|addersub|stage1|WideXor0~4_combout ;
wire \DP|ALU|arith_unit|addersub|stage0|WideXor0~0_combout ;
wire \DP|ALU|arith_unit|addersub|stage1|WideXor0~2_combout ;
wire \DP|ALU|logic_unit|logic_mux|stage2|f[0]~0_combout ;
wire \DP|ALU|logic_unit|logic_mux|stage2|f[2]~2_combout ;
wire \DP|ALU|logic_unit|WideNor0~0_combout ;
wire \DP|ALU|logic_unit|logic_mux|stage2|f[6]~6_combout ;
wire \DP|ALU|logic_unit|logic_mux|stage2|f[7]~7_combout ;
wire \DP|ALU|logic_unit|logic_mux|stage2|f[5]~5_combout ;
wire \DP|ALU|cnvz_mux|stage2|f[0]~3_combout ;
wire \DP|ALU|cnvz_mux|stage2|f[0]~4_combout ;
wire \DP|ALU|cnvz_mux|stage2|f[0]~5_combout ;
wire \DP|ALU|cnvz_mux|stage2|f[0]~6_combout ;
wire \DP|ALU|arith_unit|addersub|stage1|WideXor0~12_combout ;
wire \DP|ALU|arith_unit|addersub|stage1|WideXor0~10_combout ;
wire \DP|ALU|cnvz_mux|stage2|f[0]~7_combout ;
wire \DP|ALU|cnvz_mux|stage2|f[0]~8_combout ;
wire \DP|ALU|cnvz_mux|stage2|f[3]~0_combout ;
wire \DP|ALU|cnvz_mux|stage2|f[3]~1_combout ;
wire \DP|ALU|cnvz_mux|stage2|f[3]~2_combout ;
wire \DP|ALU|sr_unit|sr_mux|stage2|f[5]~16_combout ;
wire \DP|ALU|sr_unit|sr_mux|stage2|f[5]~17_combout ;
wire \DP|ALU|sr_unit|sr_mux|stage2|f[5]~18_combout ;
wire \DP|ALU|sr_unit|sr_mux|stage2|f[5]~19_combout ;
wire \DP|ALU|sr_unit|sr_mux|stage2|f[5]~20_combout ;
wire \DP|ALU|sr_unit|sr_mux|stage2|f[0]~1_combout ;
wire \DP|ALU|sr_unit|sr_mux|stage2|f[0]~0_combout ;
wire \DP|ALU|sr_unit|sr_mux|stage2|f[0]~3_combout ;
wire \DP|ALU|sr_unit|sr_mux|stage2|f[1]~5_combout ;
wire \DP|ALU|sr_unit|sr_mux|stage2|f[1]~4_combout ;
wire \DP|ALU|sr_unit|sr_mux|stage2|f[1]~6_combout ;
wire \DP|ALU|sr_unit|WideNor0~0_combout ;
wire \DP|ALU|sr_unit|sr_mux|stage2|f[6]~21_combout ;
wire \DP|ALU|sr_unit|sr_mux|stage2|f[6]~22_combout ;
wire \DP|ALU|sr_unit|sr_mux|stage2|f[6]~23_combout ;
wire \DP|ALU|sr_unit|sr_mux|stage2|f[6]~24_combout ;
wire \DP|ALU|sr_unit|sr_mux|stage2|f[6]~25_combout ;
wire \DP|ALU|sr_unit|WideNor0~1_combout ;
wire \DP|ALU|sr_unit|WideNor0~combout ;
wire \DP|ALU|cnvz_mux|stage2|f[0]~9_combout ;
wire \CU|Mux4~0_combout ;
wire \ICdecode|Equal0~0_combout ;
wire \ICdecode|Equal0~1_combout ;
wire \DP|SR|q[2]~1_combout ;
wire \CU|Mux4~1_combout ;
wire \CU|Mux4~2_combout ;
wire \CU|LD_PC~1_combout ;
wire \CU|LD_PC~q ;
wire \DP|IR|q~0_combout ;
wire \CU|IB1_SEL~5_combout ;
wire \DP|IntBus1MUX|stage2|f[7]~14_combout ;
wire \DP|IntBus1MUX|stage2|f[7]~15_combout ;
wire \DP|ALU|sr_unit|sr_mux|stage2|f[7]~26_combout ;
wire \DP|ALU|sr_unit|rrc[7]~1_combout ;
wire \DP|ALU|sr_unit|rrc[7]~0_combout ;
wire \DP|ALU|sr_unit|rrc[7]~2_combout ;
wire \DP|ALU|sr_unit|sr_mux|stage2|f[7]~27_combout ;
wire \DP|ALU|result_mux|stage2|f[7]~1_combout ;
wire \DP|ALU|result_mux|stage2|f[7]~0_combout ;
wire \DP|ALU|result_mux|stage2|f[7]~2_combout ;
wire \DP|IntBus2MUX|stage2|f[7]~31_combout ;
wire \DP|IntBus2MUX|stage2|f[7]~32_combout ;
wire \DP|MAXR|q~7_combout ;
wire \DP|MAR|q[7]~25_combout ;
wire \DP|PC|q[7]~25 ;
wire \DP|PC|q[8]~26_combout ;
wire \DP|MAXR|q~8_combout ;
wire \DP|MAR|q[8]~27_combout ;
wire \CU|LessThan0~1_combout ;
wire \CU|LessThan0~0_combout ;
wire \CU|RW~0_combout ;
wire \CU|RW~q ;
wire \DP|IntBus2MUX|stage2|f[6]~27_combout ;
wire \DP|IntBus2MUX|stage2|f[6]~28_combout ;
wire \DP|IntBus2MUX|stage2|f[6]~29_combout ;
wire \DP|IntBus2MUX|stage2|f[6]~30_combout ;
wire \DP|MAXR|q~6_combout ;
wire \DP|MAR|q[6]~23_combout ;
wire \DP|IR|q~3_combout ;
wire \CU|Decoder1~2_combout ;
wire \CU|Selector12~0_combout ;
wire \DP|IntBus2MUX|stage2|f[6]~0_combout ;
wire \DP|hwstack|tos3~5_combout ;
wire \DP|hwstack|tos2~5_combout ;
wire \DP|hwstack|tos1~5_combout ;
wire \DP|hwstack|tos~6_combout ;
wire \DP|hwstack|dout~5_combout ;
wire \DP|IntBus2MUX|stage2|f[5]~23_combout ;
wire \DP|IntBus2MUX|stage2|f[5]~24_combout ;
wire \DP|IntBus2MUX|stage2|f[5]~25_combout ;
wire \DP|IntBus2MUX|stage2|f[5]~26_combout ;
wire \DP|MAXR|q~5_combout ;
wire \DP|MAR|q[5]~21_combout ;
wire \DP|MABR|q~5_combout ;
wire \DP|MAR|q[4]~19_combout ;
wire \DP|MABR|q~4_combout ;
wire \DP|MAR|q[3]~17_combout ;
wire \DP|IR|q~2_combout ;
wire \CU|IB1_SEL~4_combout ;
wire \DP|IntBus1MUX|stage2|f[2]~4_combout ;
wire \DP|IntBus1MUX|stage2|f[2]~5_combout ;
wire \DP|ALU|sr_unit|sr_mux|stage2|f[2]~8_combout ;
wire \DP|ALU|sr_unit|sr_mux|stage2|f[2]~7_combout ;
wire \DP|ALU|sr_unit|sr_mux|stage2|f[2]~9_combout ;
wire \DP|IntBus2MUX|stage2|f[2]~13_combout ;
wire \DP|IntBus2MUX|stage2|f[2]~14_combout ;
wire \SW[2]~input_o ;
wire \DP|IPDR|q~3_combout ;
wire \DP|IntBus2MUX|stage2|f[2]~11_combout ;
wire \DP|hwstack|tos3~2_combout ;
wire \DP|hwstack|tos2~2_combout ;
wire \DP|hwstack|tos1~2_combout ;
wire \DP|hwstack|tos~3_combout ;
wire \DP|IntBus2MUX|stage2|f[2]~12_combout ;
wire \DP|hwstack|dout[2]~2_combout ;
wire \DP|MAXR|q~2_combout ;
wire \DP|MAR|q[2]~15_combout ;
wire \DP|IR|q~4_combout ;
wire \CU|Selector2~0_combout ;
wire \CU|ALU_FS~8_combout ;
wire \DP|ALU|logic_unit|logic_mux|stage2|f[1]~1_combout ;
wire \DP|IntBus2MUX|stage2|f[1]~9_combout ;
wire \DP|IntBus2MUX|stage2|f[1]~10_combout ;
wire \DP|hwstack|tos3~1_combout ;
wire \DP|hwstack|tos2~1_combout ;
wire \DP|hwstack|tos1~1_combout ;
wire \DP|hwstack|tos~2_combout ;
wire \SW[1]~input_o ;
wire \DP|IPDR|q~2_combout ;
wire \DP|IntBus2MUX|stage2|f[1]~7_combout ;
wire \DP|IntBus2MUX|stage2|f[1]~8_combout ;
wire \DP|hwstack|dout[1]~1_combout ;
wire \DP|MAXR|q~1_combout ;
wire \DP|MAR|q[1]~13_combout ;
wire \DP|IR|q~5_combout ;
wire \CU|Decoder1~1_combout ;
wire \DP|MAXR|q~0_combout ;
wire \DP|MAR|q[0]~10_combout ;
wire \DP|IR|q~6_combout ;
wire \CU|WideOr0~0_combout ;
wire \CU|LD_MABR~2_combout ;
wire \CU|LD_MABR~q ;
wire \CU|LD_MAR~0_combout ;
wire \CU|LD_MAR~q ;
wire \CU|Selector13~0_combout ;
wire \CU|Selector13~2_combout ;
wire \DP|IntBus2MUX|stage2|f[1]~6_combout ;
wire \DP|IntBus2MUX|stage2|f[0]~4_combout ;
wire \DP|IntBus2MUX|stage2|f[0]~5_combout ;
wire \DP|hwstack|tos3~0_combout ;
wire \DP|hwstack|tos2~0_combout ;
wire \DP|hwstack|tos1~0_combout ;
wire \DP|hwstack|tos~0_combout ;
wire \SW[0]~input_o ;
wire \DP|IPDR|q~0_combout ;
wire \DP|IntBus2MUX|stage2|f[0]~2_combout ;
wire \DP|IntBus2MUX|stage2|f[0]~3_combout ;
wire \DP|hwstack|dout[0]~0_combout ;
wire \DP|OPDR|q~0_combout ;
wire \DP|OPDR|q[0]~feeder_combout ;
wire \CU|LD_OPDR~0_combout ;
wire \CU|LD_OPDR~q ;
wire \DP|OPDR|q[4]~1_combout ;
wire \DP|OPDR|q[5]~feeder_combout ;
wire \DP|OPDR|q[7]~feeder_combout ;
wire \ICdecode|ICis~6_combout ;
wire \ICdecode|Mux3~2_combout ;
wire \ICdecode|Mux3~3_combout ;
wire \ICdecode|ICis~7_combout ;
wire \ICdecode|ICis[10]~feeder_combout ;
wire \ICdecode|WideOr24~0_combout ;
wire \ICdecode|ICis[12]~feeder_combout ;
wire \ICdecode|ICis~8_combout ;
wire \ICdecode|ICis~9_combout ;
wire \ICdecode|ICis[13]~37_combout ;
wire \ICdecode|WideOr23~0_combout ;
wire \ICdecode|ICis~10_combout ;
wire \ICdecode|ICis~11_combout ;
wire \ICdecode|ICis[18]~feeder_combout ;
wire \ICdecode|WideOr20~0_combout ;
wire \ICdecode|ICis[20]~feeder_combout ;
wire \ICdecode|WideOr19~0_combout ;
wire \ICdecode|ICis~12_combout ;
wire \ICdecode|ICis[21]~38_combout ;
wire \ICdecode|ICis[24]~35_combout ;
wire \ICdecode|sbit~0_combout ;
wire \ICdecode|ICis~13_combout ;
wire \ICdecode|ICis~36_combout ;
wire \ICdecode|ICis[25]~feeder_combout ;
wire \ICdecode|ICis~14_combout ;
wire \ICdecode|ICis~15_combout ;
wire \ICdecode|ICis~16_combout ;
wire \ICdecode|ICis~17_combout ;
wire \ICdecode|ICis~18_combout ;
wire \ICdecode|ICis~19_combout ;
wire \ICdecode|ICis~20_combout ;
wire \ICdecode|ICis~21_combout ;
wire \ICdecode|ICis~22_combout ;
wire \ICdecode|WideOr18~0_combout ;
wire \ICdecode|ICis~23_combout ;
wire \ICdecode|ICis[34]~feeder_combout ;
wire \ICdecode|ICis[37]~41_combout ;
wire \ICdecode|ICis~24_combout ;
wire \ICdecode|ICis~25_combout ;
wire \ICdecode|Mux2~0_combout ;
wire \ICdecode|ICis~26_combout ;
wire \ICdecode|ICis[42]~feeder_combout ;
wire \ICdecode|ICis~27_combout ;
wire \ICdecode|ICis[45]~43_combout ;
wire \ICdecode|ICis[46]~feeder_combout ;
wire \ICdecode|Mux1~0_combout ;
wire \ICdecode|Mux0~0_combout ;
wire \ICdecode|ICis[51]~feeder_combout ;
wire \ICdecode|ICis~28_combout ;
wire \ICdecode|ICis~29_combout ;
wire \ICdecode|ICis~30_combout ;
wire \ICdecode|ICis[54]~feeder_combout ;
wire \ICdecode|ICis~31_combout ;
wire \ICdecode|ICis[57]~feeder_combout ;
wire \ICdecode|ICis[60]~feeder_combout ;
wire \ICdecode|ICis[62]~feeder_combout ;
wire \CU|Decoder1~3_combout ;
wire \ICdecode|ICis~32_combout ;
wire \ICdecode|ICis[68]~feeder_combout ;
wire \ICdecode|WideOr17~0_combout ;
wire \ICdecode|ICis~33_combout ;
wire \ICdecode|ICis~34_combout ;
wire \ICdecode|WideOr16~0_combout ;
wire \ICdecode|WideOr15~0_combout ;
wire \ICdecode|WideOr14~0_combout ;
wire \ICdecode|WideOr13~0_combout ;
wire \ICdecode|WideOr12~0_combout ;
wire \ICdecode|WideOr11~0_combout ;
wire \ICdecode|WideOr10~0_combout ;
wire \ICdecode|WideOr9~0_combout ;
wire \ICdecode|WideOr8~0_combout ;
wire \ICdecode|WideOr7~0_combout ;
wire \ICdecode|WideOr6~0_combout ;
wire \ICdecode|WideOr5~0_combout ;
wire \CU|Decoder1~4_combout ;
wire \ICdecode|ICis[86]~48_combout ;
wire \ICdecode|WideOr4~0_combout ;
wire \ICdecode|WideOr3~0_combout ;
wire \ICdecode|WideOr2~0_combout ;
wire \ICdecode|WideOr1~0_combout ;
wire \ICdecode|WideOr0~0_combout ;
wire \ICdecode|ICis[94]~49_combout ;
wire \CU|crtMCis~0_combout ;
wire \CU|crtMCis[2]~feeder_combout ;
wire [95:0] \ICdecode|ICis ;
wire [7:0] \DP|DM|altsyncram_component|auto_generated|q_a ;
wire [2:0] \CU|crtMCis ;
wire [9:0] \DP|MAR|q ;
wire [7:0] \DP|IPDR|q ;
wire [1:0] \CU|IB2_SEL ;
wire [7:0] \DP|PM|altsyncram_component|auto_generated|q_a ;
wire [1:0] \CU|IB0_SEL ;
wire [7:0] \DP|hwstack|dout ;
wire [3:0] \DP|SR|q ;
wire [7:0] \DP|hwstack|tos ;
wire [9:0] \DP|MAXR|q ;
wire [9:0] \DP|MABR|q ;
wire [7:0] \DP|hwstack|tos1 ;
wire [9:0] \DP|PC|q ;
wire [7:0] \DP|OPDR|q ;
wire [7:0] \DP|hwstack|tos2 ;
wire [7:0] \DP|R2|q ;
wire [7:0] \DP|R1|q ;
wire [7:0] \DP|R0|q ;
wire [7:0] \DP|R3|q ;
wire [1:0] \CU|IB1_SEL ;
wire [7:0] \DP|IR|q ;
wire [3:0] \CU|ALU_FS ;
wire [7:0] \DP|ALU|arith_unit|addersub|y1sc ;
wire [7:0] \DP|hwstack|tos3 ;

wire [8:0] \DP|DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \DP|PM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \DP|DM|altsyncram_component|auto_generated|q_a [0] = \DP|DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \DP|DM|altsyncram_component|auto_generated|q_a [1] = \DP|DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \DP|DM|altsyncram_component|auto_generated|q_a [2] = \DP|DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \DP|DM|altsyncram_component|auto_generated|q_a [3] = \DP|DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \DP|DM|altsyncram_component|auto_generated|q_a [4] = \DP|DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \DP|DM|altsyncram_component|auto_generated|q_a [5] = \DP|DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \DP|DM|altsyncram_component|auto_generated|q_a [6] = \DP|DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \DP|DM|altsyncram_component|auto_generated|q_a [7] = \DP|DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \DP|PM|altsyncram_component|auto_generated|q_a [0] = \DP|PM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \DP|PM|altsyncram_component|auto_generated|q_a [1] = \DP|PM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \DP|PM|altsyncram_component|auto_generated|q_a [2] = \DP|PM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \DP|PM|altsyncram_component|auto_generated|q_a [3] = \DP|PM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \DP|PM|altsyncram_component|auto_generated|q_a [4] = \DP|PM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \DP|PM|altsyncram_component|auto_generated|q_a [5] = \DP|PM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \DP|PM|altsyncram_component|auto_generated|q_a [6] = \DP|PM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \DP|PM|altsyncram_component|auto_generated|q_a [7] = \DP|PM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \LEDs[0]~output (
	.i(\DP|OPDR|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDs[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDs[0]~output .bus_hold = "false";
defparam \LEDs[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \LEDs[1]~output (
	.i(\DP|OPDR|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDs[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDs[1]~output .bus_hold = "false";
defparam \LEDs[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \LEDs[2]~output (
	.i(\DP|OPDR|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDs[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDs[2]~output .bus_hold = "false";
defparam \LEDs[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \LEDs[3]~output (
	.i(\DP|OPDR|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDs[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDs[3]~output .bus_hold = "false";
defparam \LEDs[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \LEDs[4]~output (
	.i(\DP|OPDR|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDs[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDs[4]~output .bus_hold = "false";
defparam \LEDs[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \LEDs[5]~output (
	.i(\DP|OPDR|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDs[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDs[5]~output .bus_hold = "false";
defparam \LEDs[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \LEDs[6]~output (
	.i(\DP|OPDR|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDs[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDs[6]~output .bus_hold = "false";
defparam \LEDs[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \LEDs[7]~output (
	.i(\DP|OPDR|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDs[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDs[7]~output .bus_hold = "false";
defparam \LEDs[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N9
cycloneive_io_obuf \ICis[0]~output (
	.i(\ICdecode|ICis [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[0]~output .bus_hold = "false";
defparam \ICis[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \ICis[1]~output (
	.i(\ICdecode|ICis [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[1]~output .bus_hold = "false";
defparam \ICis[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y34_N16
cycloneive_io_obuf \ICis[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[2]~output .bus_hold = "false";
defparam \ICis[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N9
cycloneive_io_obuf \ICis[3]~output (
	.i(\ICdecode|ICis [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[3]~output .bus_hold = "false";
defparam \ICis[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N23
cycloneive_io_obuf \ICis[4]~output (
	.i(\ICdecode|ICis [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[4]~output .bus_hold = "false";
defparam \ICis[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \ICis[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[5]~output .bus_hold = "false";
defparam \ICis[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \ICis[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[6]~output .bus_hold = "false";
defparam \ICis[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \ICis[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[7]~output .bus_hold = "false";
defparam \ICis[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \ICis[8]~output (
	.i(\ICdecode|ICis [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[8]~output .bus_hold = "false";
defparam \ICis[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \ICis[9]~output (
	.i(\ICdecode|ICis [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[9]~output .bus_hold = "false";
defparam \ICis[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \ICis[10]~output (
	.i(\ICdecode|ICis [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[10]~output .bus_hold = "false";
defparam \ICis[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \ICis[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[11]~output .bus_hold = "false";
defparam \ICis[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \ICis[12]~output (
	.i(\ICdecode|ICis [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[12]~output .bus_hold = "false";
defparam \ICis[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N9
cycloneive_io_obuf \ICis[13]~output (
	.i(\ICdecode|ICis [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[13]~output .bus_hold = "false";
defparam \ICis[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y25_N2
cycloneive_io_obuf \ICis[14]~output (
	.i(\ICdecode|ICis [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[14]~output .bus_hold = "false";
defparam \ICis[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \ICis[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[15]~output .bus_hold = "false";
defparam \ICis[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N2
cycloneive_io_obuf \ICis[16]~output (
	.i(\ICdecode|ICis [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[16]~output .bus_hold = "false";
defparam \ICis[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N16
cycloneive_io_obuf \ICis[17]~output (
	.i(\ICdecode|ICis [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[17]~output .bus_hold = "false";
defparam \ICis[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N23
cycloneive_io_obuf \ICis[18]~output (
	.i(\ICdecode|ICis [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[18]~output .bus_hold = "false";
defparam \ICis[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N9
cycloneive_io_obuf \ICis[19]~output (
	.i(\ICdecode|ICis [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[19]~output .bus_hold = "false";
defparam \ICis[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N16
cycloneive_io_obuf \ICis[20]~output (
	.i(\ICdecode|ICis [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[20]~output .bus_hold = "false";
defparam \ICis[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N9
cycloneive_io_obuf \ICis[21]~output (
	.i(\ICdecode|ICis [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[21]~output .bus_hold = "false";
defparam \ICis[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N16
cycloneive_io_obuf \ICis[22]~output (
	.i(\ICdecode|ICis [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[22]~output .bus_hold = "false";
defparam \ICis[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N16
cycloneive_io_obuf \ICis[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[23]~output .bus_hold = "false";
defparam \ICis[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y34_N23
cycloneive_io_obuf \ICis[24]~output (
	.i(\ICdecode|ICis [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[24]~output .bus_hold = "false";
defparam \ICis[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N23
cycloneive_io_obuf \ICis[25]~output (
	.i(\ICdecode|ICis [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[25]~output .bus_hold = "false";
defparam \ICis[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cycloneive_io_obuf \ICis[26]~output (
	.i(\ICdecode|ICis [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[26]~output .bus_hold = "false";
defparam \ICis[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneive_io_obuf \ICis[27]~output (
	.i(\ICdecode|ICis [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[27]~output .bus_hold = "false";
defparam \ICis[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cycloneive_io_obuf \ICis[28]~output (
	.i(\ICdecode|ICis [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[28]~output .bus_hold = "false";
defparam \ICis[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y24_N23
cycloneive_io_obuf \ICis[29]~output (
	.i(\ICdecode|ICis [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[29]~output .bus_hold = "false";
defparam \ICis[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N9
cycloneive_io_obuf \ICis[30]~output (
	.i(\ICdecode|ICis [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[30]~output .bus_hold = "false";
defparam \ICis[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N2
cycloneive_io_obuf \ICis[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[31]~output .bus_hold = "false";
defparam \ICis[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \ICis[32]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[32]~output .bus_hold = "false";
defparam \ICis[32]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N23
cycloneive_io_obuf \ICis[33]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[33]~output .bus_hold = "false";
defparam \ICis[33]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y10_N16
cycloneive_io_obuf \ICis[34]~output (
	.i(\ICdecode|ICis [34]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[34]~output .bus_hold = "false";
defparam \ICis[34]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \ICis[35]~output (
	.i(\ICdecode|ICis [35]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[35]~output .bus_hold = "false";
defparam \ICis[35]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \ICis[36]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[36]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[36]~output .bus_hold = "false";
defparam \ICis[36]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N16
cycloneive_io_obuf \ICis[37]~output (
	.i(\ICdecode|ICis [37]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[37]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[37]~output .bus_hold = "false";
defparam \ICis[37]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N16
cycloneive_io_obuf \ICis[38]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[38]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[38]~output .bus_hold = "false";
defparam \ICis[38]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N2
cycloneive_io_obuf \ICis[39]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[39]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[39]~output .bus_hold = "false";
defparam \ICis[39]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \ICis[40]~output (
	.i(\ICdecode|ICis [40]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[40]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[40]~output .bus_hold = "false";
defparam \ICis[40]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N16
cycloneive_io_obuf \ICis[41]~output (
	.i(\ICdecode|ICis [41]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[41]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[41]~output .bus_hold = "false";
defparam \ICis[41]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N2
cycloneive_io_obuf \ICis[42]~output (
	.i(\ICdecode|ICis [42]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[42]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[42]~output .bus_hold = "false";
defparam \ICis[42]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \ICis[43]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[43]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[43]~output .bus_hold = "false";
defparam \ICis[43]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \ICis[44]~output (
	.i(\ICdecode|ICis [44]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[44]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[44]~output .bus_hold = "false";
defparam \ICis[44]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cycloneive_io_obuf \ICis[45]~output (
	.i(\ICdecode|ICis [45]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[45]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[45]~output .bus_hold = "false";
defparam \ICis[45]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N2
cycloneive_io_obuf \ICis[46]~output (
	.i(\ICdecode|ICis [46]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[46]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[46]~output .bus_hold = "false";
defparam \ICis[46]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N2
cycloneive_io_obuf \ICis[47]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[47]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[47]~output .bus_hold = "false";
defparam \ICis[47]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneive_io_obuf \ICis[48]~output (
	.i(\ICdecode|ICis [48]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[48]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[48]~output .bus_hold = "false";
defparam \ICis[48]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \ICis[49]~output (
	.i(\ICdecode|ICis [49]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[49]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[49]~output .bus_hold = "false";
defparam \ICis[49]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cycloneive_io_obuf \ICis[50]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[50]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[50]~output .bus_hold = "false";
defparam \ICis[50]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N23
cycloneive_io_obuf \ICis[51]~output (
	.i(\ICdecode|ICis [51]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[51]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[51]~output .bus_hold = "false";
defparam \ICis[51]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N23
cycloneive_io_obuf \ICis[52]~output (
	.i(\ICdecode|ICis [52]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[52]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[52]~output .bus_hold = "false";
defparam \ICis[52]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N9
cycloneive_io_obuf \ICis[53]~output (
	.i(\ICdecode|ICis [53]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[53]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[53]~output .bus_hold = "false";
defparam \ICis[53]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y12_N2
cycloneive_io_obuf \ICis[54]~output (
	.i(\ICdecode|ICis [54]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[54]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[54]~output .bus_hold = "false";
defparam \ICis[54]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N23
cycloneive_io_obuf \ICis[55]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[55]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[55]~output .bus_hold = "false";
defparam \ICis[55]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N16
cycloneive_io_obuf \ICis[56]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[56]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[56]~output .bus_hold = "false";
defparam \ICis[56]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \ICis[57]~output (
	.i(\ICdecode|ICis [57]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[57]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[57]~output .bus_hold = "false";
defparam \ICis[57]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \ICis[58]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[58]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[58]~output .bus_hold = "false";
defparam \ICis[58]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N23
cycloneive_io_obuf \ICis[59]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[59]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[59]~output .bus_hold = "false";
defparam \ICis[59]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N16
cycloneive_io_obuf \ICis[60]~output (
	.i(\ICdecode|ICis [60]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[60]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[60]~output .bus_hold = "false";
defparam \ICis[60]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneive_io_obuf \ICis[61]~output (
	.i(\ICdecode|ICis [61]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[61]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[61]~output .bus_hold = "false";
defparam \ICis[61]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y15_N9
cycloneive_io_obuf \ICis[62]~output (
	.i(\ICdecode|ICis [62]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[62]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[62]~output .bus_hold = "false";
defparam \ICis[62]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \ICis[63]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[63]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[63]~output .bus_hold = "false";
defparam \ICis[63]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \ICis[64]~output (
	.i(\ICdecode|ICis [64]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[64]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[64]~output .bus_hold = "false";
defparam \ICis[64]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \ICis[65]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[65]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[65]~output .bus_hold = "false";
defparam \ICis[65]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N2
cycloneive_io_obuf \ICis[66]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[66]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[66]~output .bus_hold = "false";
defparam \ICis[66]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \ICis[67]~output (
	.i(\ICdecode|ICis [67]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[67]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[67]~output .bus_hold = "false";
defparam \ICis[67]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y16_N9
cycloneive_io_obuf \ICis[68]~output (
	.i(\ICdecode|ICis [68]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[68]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[68]~output .bus_hold = "false";
defparam \ICis[68]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N23
cycloneive_io_obuf \ICis[69]~output (
	.i(\ICdecode|ICis [69]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[69]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[69]~output .bus_hold = "false";
defparam \ICis[69]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N16
cycloneive_io_obuf \ICis[70]~output (
	.i(\ICdecode|ICis [70]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[70]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[70]~output .bus_hold = "false";
defparam \ICis[70]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \ICis[71]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[71]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[71]~output .bus_hold = "false";
defparam \ICis[71]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
cycloneive_io_obuf \ICis[72]~output (
	.i(\ICdecode|ICis [72]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[72]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[72]~output .bus_hold = "false";
defparam \ICis[72]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N23
cycloneive_io_obuf \ICis[73]~output (
	.i(\ICdecode|ICis [73]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[73]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[73]~output .bus_hold = "false";
defparam \ICis[73]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf \ICis[74]~output (
	.i(\ICdecode|ICis [74]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[74]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[74]~output .bus_hold = "false";
defparam \ICis[74]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y7_N9
cycloneive_io_obuf \ICis[75]~output (
	.i(\ICdecode|ICis [75]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[75]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[75]~output .bus_hold = "false";
defparam \ICis[75]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \ICis[76]~output (
	.i(\ICdecode|ICis [76]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[76]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[76]~output .bus_hold = "false";
defparam \ICis[76]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N9
cycloneive_io_obuf \ICis[77]~output (
	.i(\ICdecode|ICis [77]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[77]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[77]~output .bus_hold = "false";
defparam \ICis[77]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \ICis[78]~output (
	.i(\ICdecode|ICis [78]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[78]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[78]~output .bus_hold = "false";
defparam \ICis[78]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \ICis[79]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[79]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[79]~output .bus_hold = "false";
defparam \ICis[79]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y26_N23
cycloneive_io_obuf \ICis[80]~output (
	.i(\ICdecode|ICis [80]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[80]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[80]~output .bus_hold = "false";
defparam \ICis[80]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \ICis[81]~output (
	.i(\ICdecode|ICis [81]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[81]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[81]~output .bus_hold = "false";
defparam \ICis[81]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N2
cycloneive_io_obuf \ICis[82]~output (
	.i(\ICdecode|ICis [82]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[82]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[82]~output .bus_hold = "false";
defparam \ICis[82]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N23
cycloneive_io_obuf \ICis[83]~output (
	.i(\ICdecode|ICis [83]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[83]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[83]~output .bus_hold = "false";
defparam \ICis[83]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y13_N9
cycloneive_io_obuf \ICis[84]~output (
	.i(\ICdecode|ICis [84]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[84]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[84]~output .bus_hold = "false";
defparam \ICis[84]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N2
cycloneive_io_obuf \ICis[85]~output (
	.i(\ICdecode|ICis [85]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[85]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[85]~output .bus_hold = "false";
defparam \ICis[85]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \ICis[86]~output (
	.i(\ICdecode|ICis [86]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[86]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[86]~output .bus_hold = "false";
defparam \ICis[86]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \ICis[87]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[87]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[87]~output .bus_hold = "false";
defparam \ICis[87]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \ICis[88]~output (
	.i(\ICdecode|ICis [88]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[88]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[88]~output .bus_hold = "false";
defparam \ICis[88]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \ICis[89]~output (
	.i(\ICdecode|ICis [89]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[89]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[89]~output .bus_hold = "false";
defparam \ICis[89]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \ICis[90]~output (
	.i(\ICdecode|ICis [90]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[90]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[90]~output .bus_hold = "false";
defparam \ICis[90]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \ICis[91]~output (
	.i(\ICdecode|ICis [91]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[91]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[91]~output .bus_hold = "false";
defparam \ICis[91]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \ICis[92]~output (
	.i(\ICdecode|ICis [92]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[92]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[92]~output .bus_hold = "false";
defparam \ICis[92]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \ICis[93]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[93]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[93]~output .bus_hold = "false";
defparam \ICis[93]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N9
cycloneive_io_obuf \ICis[94]~output (
	.i(\ICdecode|ICis [94]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[94]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[94]~output .bus_hold = "false";
defparam \ICis[94]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \ICis[95]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ICis[95]~output_o ),
	.obar());
// synopsys translate_off
defparam \ICis[95]~output .bus_hold = "false";
defparam \ICis[95]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N9
cycloneive_io_obuf \crtMCis[0]~output (
	.i(\CU|crtMCis [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\crtMCis[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \crtMCis[0]~output .bus_hold = "false";
defparam \crtMCis[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N16
cycloneive_io_obuf \crtMCis[1]~output (
	.i(\CU|crtMCis [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\crtMCis[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \crtMCis[1]~output .bus_hold = "false";
defparam \crtMCis[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \crtMCis[2]~output (
	.i(\CU|crtMCis [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\crtMCis[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \crtMCis[2]~output .bus_hold = "false";
defparam \crtMCis[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \Clock~input (
	.i(Clock),
	.ibar(gnd),
	.o(\Clock~input_o ));
// synopsys translate_off
defparam \Clock~input .bus_hold = "false";
defparam \Clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \Clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clock~inputclkctrl .clock_type = "global clock";
defparam \Clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N30
cycloneive_lcell_comb \CU|crtMCis~1 (
// Equation(s):
// \CU|crtMCis~1_combout  = (\CU|MC.MC2~q ) # (\CU|LD_MABR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CU|MC.MC2~q ),
	.datad(\CU|LD_MABR~q ),
	.cin(gnd),
	.combout(\CU|crtMCis~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|crtMCis~1 .lut_mask = 16'hFFF0;
defparam \CU|crtMCis~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N16
cycloneive_lcell_comb \CU|MC~10 (
// Equation(s):
// \CU|MC~10_combout  = (!\CU|LD_MAR~q  & (!\Reset~input_o  & ((\CU|WideOr0~0_combout ) # (!\CU|crtMCis~1_combout ))))

	.dataa(\CU|LD_MAR~q ),
	.datab(\CU|WideOr0~0_combout ),
	.datac(\CU|crtMCis~1_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\CU|MC~10_combout ),
	.cout());
// synopsys translate_off
defparam \CU|MC~10 .lut_mask = 16'h0045;
defparam \CU|MC~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N17
dffeas \CU|MC.MC0 (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\CU|MC~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|MC.MC0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|MC.MC0 .is_wysiwyg = "true";
defparam \CU|MC.MC0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N10
cycloneive_lcell_comb \CU|LD_IR~0 (
// Equation(s):
// \CU|LD_IR~0_combout  = (!\CU|MC.MC0~q  & !\Reset~input_o )

	.dataa(gnd),
	.datab(\CU|MC.MC0~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\CU|LD_IR~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|LD_IR~0 .lut_mask = 16'h0033;
defparam \CU|LD_IR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N11
dffeas \CU|LD_IR (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\CU|LD_IR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|LD_IR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|LD_IR .is_wysiwyg = "true";
defparam \CU|LD_IR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N14
cycloneive_lcell_comb \CU|MC~9 (
// Equation(s):
// \CU|MC~9_combout  = (\CU|LD_IR~q  & !\Reset~input_o )

	.dataa(\CU|LD_IR~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\CU|MC~9_combout ),
	.cout());
// synopsys translate_off
defparam \CU|MC~9 .lut_mask = 16'h00AA;
defparam \CU|MC~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N15
dffeas \CU|MC.MC2 (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\CU|MC~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|MC.MC2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|MC.MC2 .is_wysiwyg = "true";
defparam \CU|MC.MC2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N28
cycloneive_lcell_comb \CU|Selector5~0 (
// Equation(s):
// \CU|Selector5~0_combout  = ((\CU|MC.MC2~q  & \CU|WideOr0~0_combout )) # (!\CU|MC.MC0~q )

	.dataa(gnd),
	.datab(\CU|MC.MC2~q ),
	.datac(\CU|WideOr0~0_combout ),
	.datad(\CU|MC.MC0~q ),
	.cin(gnd),
	.combout(\CU|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector5~0 .lut_mask = 16'hC0FF;
defparam \CU|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N29
dffeas \CU|CNT_PC (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\CU|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|CNT_PC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|CNT_PC .is_wysiwyg = "true";
defparam \CU|CNT_PC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N10
cycloneive_lcell_comb \DP|PC|q[0]~10 (
// Equation(s):
// \DP|PC|q[0]~10_combout  = (\DP|PC|q [0] & (\CU|CNT_PC~q  $ (VCC))) # (!\DP|PC|q [0] & (\CU|CNT_PC~q  & VCC))
// \DP|PC|q[0]~11  = CARRY((\DP|PC|q [0] & \CU|CNT_PC~q ))

	.dataa(\DP|PC|q [0]),
	.datab(\CU|CNT_PC~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|PC|q[0]~10_combout ),
	.cout(\DP|PC|q[0]~11 ));
// synopsys translate_off
defparam \DP|PC|q[0]~10 .lut_mask = 16'h6688;
defparam \DP|PC|q[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N12
cycloneive_lcell_comb \DP|PC|q[1]~12 (
// Equation(s):
// \DP|PC|q[1]~12_combout  = (\DP|PC|q [1] & (!\DP|PC|q[0]~11 )) # (!\DP|PC|q [1] & ((\DP|PC|q[0]~11 ) # (GND)))
// \DP|PC|q[1]~13  = CARRY((!\DP|PC|q[0]~11 ) # (!\DP|PC|q [1]))

	.dataa(\DP|PC|q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|PC|q[0]~11 ),
	.combout(\DP|PC|q[1]~12_combout ),
	.cout(\DP|PC|q[1]~13 ));
// synopsys translate_off
defparam \DP|PC|q[1]~12 .lut_mask = 16'h5A5F;
defparam \DP|PC|q[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N14
cycloneive_lcell_comb \DP|PC|q[2]~14 (
// Equation(s):
// \DP|PC|q[2]~14_combout  = (\DP|PC|q [2] & (\DP|PC|q[1]~13  $ (GND))) # (!\DP|PC|q [2] & (!\DP|PC|q[1]~13  & VCC))
// \DP|PC|q[2]~15  = CARRY((\DP|PC|q [2] & !\DP|PC|q[1]~13 ))

	.dataa(gnd),
	.datab(\DP|PC|q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|PC|q[1]~13 ),
	.combout(\DP|PC|q[2]~14_combout ),
	.cout(\DP|PC|q[2]~15 ));
// synopsys translate_off
defparam \DP|PC|q[2]~14 .lut_mask = 16'hC30C;
defparam \DP|PC|q[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N16
cycloneive_lcell_comb \DP|PC|q[3]~16 (
// Equation(s):
// \DP|PC|q[3]~16_combout  = (\DP|PC|q [3] & (!\DP|PC|q[2]~15 )) # (!\DP|PC|q [3] & ((\DP|PC|q[2]~15 ) # (GND)))
// \DP|PC|q[3]~17  = CARRY((!\DP|PC|q[2]~15 ) # (!\DP|PC|q [3]))

	.dataa(gnd),
	.datab(\DP|PC|q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|PC|q[2]~15 ),
	.combout(\DP|PC|q[3]~16_combout ),
	.cout(\DP|PC|q[3]~17 ));
// synopsys translate_off
defparam \DP|PC|q[3]~16 .lut_mask = 16'h3C3F;
defparam \DP|PC|q[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N18
cycloneive_lcell_comb \DP|PC|q[4]~18 (
// Equation(s):
// \DP|PC|q[4]~18_combout  = (\DP|PC|q [4] & (\DP|PC|q[3]~17  $ (GND))) # (!\DP|PC|q [4] & (!\DP|PC|q[3]~17  & VCC))
// \DP|PC|q[4]~19  = CARRY((\DP|PC|q [4] & !\DP|PC|q[3]~17 ))

	.dataa(gnd),
	.datab(\DP|PC|q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|PC|q[3]~17 ),
	.combout(\DP|PC|q[4]~18_combout ),
	.cout(\DP|PC|q[4]~19 ));
// synopsys translate_off
defparam \DP|PC|q[4]~18 .lut_mask = 16'hC30C;
defparam \DP|PC|q[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N20
cycloneive_lcell_comb \DP|PC|q[5]~20 (
// Equation(s):
// \DP|PC|q[5]~20_combout  = (\DP|PC|q [5] & (!\DP|PC|q[4]~19 )) # (!\DP|PC|q [5] & ((\DP|PC|q[4]~19 ) # (GND)))
// \DP|PC|q[5]~21  = CARRY((!\DP|PC|q[4]~19 ) # (!\DP|PC|q [5]))

	.dataa(gnd),
	.datab(\DP|PC|q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|PC|q[4]~19 ),
	.combout(\DP|PC|q[5]~20_combout ),
	.cout(\DP|PC|q[5]~21 ));
// synopsys translate_off
defparam \DP|PC|q[5]~20 .lut_mask = 16'h3C3F;
defparam \DP|PC|q[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N22
cycloneive_lcell_comb \DP|PC|q[6]~22 (
// Equation(s):
// \DP|PC|q[6]~22_combout  = (\DP|PC|q [6] & (\DP|PC|q[5]~21  $ (GND))) # (!\DP|PC|q [6] & (!\DP|PC|q[5]~21  & VCC))
// \DP|PC|q[6]~23  = CARRY((\DP|PC|q [6] & !\DP|PC|q[5]~21 ))

	.dataa(\DP|PC|q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|PC|q[5]~21 ),
	.combout(\DP|PC|q[6]~22_combout ),
	.cout(\DP|PC|q[6]~23 ));
// synopsys translate_off
defparam \DP|PC|q[6]~22 .lut_mask = 16'hA50A;
defparam \DP|PC|q[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N12
cycloneive_lcell_comb \CU|push~0 (
// Equation(s):
// \CU|push~0_combout  = (\CU|MC.MC2~q  & !\Reset~input_o )

	.dataa(gnd),
	.datab(\CU|MC.MC2~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\CU|push~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|push~0 .lut_mask = 16'h00CC;
defparam \CU|push~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N10
cycloneive_lcell_comb \CU|Decoder1~0 (
// Equation(s):
// \CU|Decoder1~0_combout  = (\DP|IR|q [7] & \DP|IR|q [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|IR|q [7]),
	.datad(\DP|IR|q [6]),
	.cin(gnd),
	.combout(\CU|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Decoder1~0 .lut_mask = 16'hF000;
defparam \CU|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N2
cycloneive_lcell_comb \CU|push~1 (
// Equation(s):
// \CU|push~1_combout  = (\DP|IR|q [4] & (\CU|push~0_combout  & (\DP|IR|q [5] & \CU|Decoder1~0_combout )))

	.dataa(\DP|IR|q [4]),
	.datab(\CU|push~0_combout ),
	.datac(\DP|IR|q [5]),
	.datad(\CU|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\CU|push~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|push~1 .lut_mask = 16'h8000;
defparam \CU|push~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N3
dffeas \CU|push (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\CU|push~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|push~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|push .is_wysiwyg = "true";
defparam \CU|push .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N22
cycloneive_lcell_comb \DP|hwstack|tos3~6 (
// Equation(s):
// \DP|hwstack|tos3~6_combout  = (\CU|push~q  & (\DP|hwstack|tos2 [6] & !\Reset~input_o ))

	.dataa(\CU|push~q ),
	.datab(gnd),
	.datac(\DP|hwstack|tos2 [6]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\DP|hwstack|tos3~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos3~6 .lut_mask = 16'h00A0;
defparam \DP|hwstack|tos3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N8
cycloneive_lcell_comb \CU|pop~2 (
// Equation(s):
// \CU|pop~2_combout  = (\CU|Decoder1~2_combout  & (\CU|MC.MC2~q  & !\Reset~input_o ))

	.dataa(\CU|Decoder1~2_combout ),
	.datab(\CU|MC.MC2~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\CU|pop~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|pop~2 .lut_mask = 16'h0088;
defparam \CU|pop~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N9
dffeas \CU|ipstksel (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\CU|pop~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|ipstksel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|ipstksel .is_wysiwyg = "true";
defparam \CU|ipstksel .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N30
cycloneive_lcell_comb \DP|hwstack|tos[7]~1 (
// Equation(s):
// \DP|hwstack|tos[7]~1_combout  = (\CU|ipstksel~q ) # ((\CU|push~q ) # (\Reset~input_o ))

	.dataa(\CU|ipstksel~q ),
	.datab(gnd),
	.datac(\CU|push~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\DP|hwstack|tos[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos[7]~1 .lut_mask = 16'hFFFA;
defparam \DP|hwstack|tos[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N23
dffeas \DP|hwstack|tos3[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos3~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos3[6] .is_wysiwyg = "true";
defparam \DP|hwstack|tos3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N4
cycloneive_lcell_comb \DP|hwstack|tos2~6 (
// Equation(s):
// \DP|hwstack|tos2~6_combout  = (\CU|push~q  & (\DP|hwstack|tos1 [6])) # (!\CU|push~q  & ((\DP|hwstack|tos3 [6])))

	.dataa(\DP|hwstack|tos1 [6]),
	.datab(gnd),
	.datac(\DP|hwstack|tos3 [6]),
	.datad(\CU|push~q ),
	.cin(gnd),
	.combout(\DP|hwstack|tos2~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos2~6 .lut_mask = 16'hAAF0;
defparam \DP|hwstack|tos2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N5
dffeas \DP|hwstack|tos2[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos2[6] .is_wysiwyg = "true";
defparam \DP|hwstack|tos2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N6
cycloneive_lcell_comb \DP|hwstack|tos1~6 (
// Equation(s):
// \DP|hwstack|tos1~6_combout  = (\CU|push~q  & (\DP|hwstack|tos [6])) # (!\CU|push~q  & ((\DP|hwstack|tos2 [6])))

	.dataa(gnd),
	.datab(\DP|hwstack|tos [6]),
	.datac(\DP|hwstack|tos2 [6]),
	.datad(\CU|push~q ),
	.cin(gnd),
	.combout(\DP|hwstack|tos1~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos1~6 .lut_mask = 16'hCCF0;
defparam \DP|hwstack|tos1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N7
dffeas \DP|hwstack|tos1[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos1[6] .is_wysiwyg = "true";
defparam \DP|hwstack|tos1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N16
cycloneive_lcell_comb \DP|hwstack|tos~7 (
// Equation(s):
// \DP|hwstack|tos~7_combout  = (\CU|push~q  & ((\DP|IntBus2MUX|stage2|f[6]~30_combout ))) # (!\CU|push~q  & (\DP|hwstack|tos1 [6]))

	.dataa(\DP|hwstack|tos1 [6]),
	.datab(gnd),
	.datac(\DP|IntBus2MUX|stage2|f[6]~30_combout ),
	.datad(\CU|push~q ),
	.cin(gnd),
	.combout(\DP|hwstack|tos~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos~7 .lut_mask = 16'hF0AA;
defparam \DP|hwstack|tos~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N17
dffeas \DP|hwstack|tos[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos[6] .is_wysiwyg = "true";
defparam \DP|hwstack|tos[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N4
cycloneive_lcell_comb \DP|hwstack|dout~6 (
// Equation(s):
// \DP|hwstack|dout~6_combout  = (\CU|push~q  & (\DP|IntBus2MUX|stage2|f[6]~30_combout )) # (!\CU|push~q  & ((\DP|hwstack|tos [6])))

	.dataa(\DP|IntBus2MUX|stage2|f[6]~30_combout ),
	.datab(gnd),
	.datac(\CU|push~q ),
	.datad(\DP|hwstack|tos [6]),
	.cin(gnd),
	.combout(\DP|hwstack|dout~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|dout~6 .lut_mask = 16'hAFA0;
defparam \DP|hwstack|dout~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N5
dffeas \DP|hwstack|dout[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|dout~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|dout[6] .is_wysiwyg = "true";
defparam \DP|hwstack|dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N22
cycloneive_lcell_comb \CU|crtMCis~2 (
// Equation(s):
// \CU|crtMCis~2_combout  = (\CU|LD_MAR~q  & !\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CU|LD_MAR~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\CU|crtMCis~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|crtMCis~2 .lut_mask = 16'h00F0;
defparam \CU|crtMCis~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N0
cycloneive_lcell_comb \DP|MABR|q~9 (
// Equation(s):
// \DP|MABR|q~9_combout  = (\CU|Decoder1~1_combout  & ((\DP|PM|altsyncram_component|auto_generated|q_a [7]))) # (!\CU|Decoder1~1_combout  & (\DP|PM|altsyncram_component|auto_generated|q_a [6]))

	.dataa(gnd),
	.datab(\CU|Decoder1~1_combout ),
	.datac(\DP|PM|altsyncram_component|auto_generated|q_a [6]),
	.datad(\DP|PM|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\DP|MABR|q~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MABR|q~9 .lut_mask = 16'hFC30;
defparam \DP|MABR|q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N20
cycloneive_lcell_comb \DP|MABR|q[4]~0 (
// Equation(s):
// \DP|MABR|q[4]~0_combout  = (\CU|LD_MABR~q ) # (\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CU|LD_MABR~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\DP|MABR|q[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MABR|q[4]~0 .lut_mask = 16'hFFF0;
defparam \DP|MABR|q[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N1
dffeas \DP|MABR|q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|MABR|q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|MABR|q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MABR|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MABR|q[8] .is_wysiwyg = "true";
defparam \DP|MABR|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N24
cycloneive_lcell_comb \DP|PC|q[7]~24 (
// Equation(s):
// \DP|PC|q[7]~24_combout  = (\DP|PC|q [7] & (!\DP|PC|q[6]~23 )) # (!\DP|PC|q [7] & ((\DP|PC|q[6]~23 ) # (GND)))
// \DP|PC|q[7]~25  = CARRY((!\DP|PC|q[6]~23 ) # (!\DP|PC|q [7]))

	.dataa(gnd),
	.datab(\DP|PC|q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|PC|q[6]~23 ),
	.combout(\DP|PC|q[7]~24_combout ),
	.cout(\DP|PC|q[7]~25 ));
// synopsys translate_off
defparam \DP|PC|q[7]~24 .lut_mask = 16'h3C3F;
defparam \DP|PC|q[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N12
cycloneive_lcell_comb \DP|MABR|q~8 (
// Equation(s):
// \DP|MABR|q~8_combout  = (\CU|Decoder1~1_combout  & ((\DP|PM|altsyncram_component|auto_generated|q_a [7]))) # (!\CU|Decoder1~1_combout  & (\DP|PM|altsyncram_component|auto_generated|q_a [5]))

	.dataa(gnd),
	.datab(\CU|Decoder1~1_combout ),
	.datac(\DP|PM|altsyncram_component|auto_generated|q_a [5]),
	.datad(\DP|PM|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\DP|MABR|q~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MABR|q~8 .lut_mask = 16'hFC30;
defparam \DP|MABR|q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N13
dffeas \DP|MABR|q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|MABR|q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|MABR|q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MABR|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MABR|q[7] .is_wysiwyg = "true";
defparam \DP|MABR|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N12
cycloneive_lcell_comb \DP|hwstack|tos3~7 (
// Equation(s):
// \DP|hwstack|tos3~7_combout  = (!\Reset~input_o  & (\DP|hwstack|tos2 [7] & \CU|push~q ))

	.dataa(\Reset~input_o ),
	.datab(\DP|hwstack|tos2 [7]),
	.datac(gnd),
	.datad(\CU|push~q ),
	.cin(gnd),
	.combout(\DP|hwstack|tos3~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos3~7 .lut_mask = 16'h4400;
defparam \DP|hwstack|tos3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N13
dffeas \DP|hwstack|tos3[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos3~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos3[7] .is_wysiwyg = "true";
defparam \DP|hwstack|tos3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N28
cycloneive_lcell_comb \DP|hwstack|tos2~7 (
// Equation(s):
// \DP|hwstack|tos2~7_combout  = (\CU|push~q  & ((\DP|hwstack|tos1 [7]))) # (!\CU|push~q  & (\DP|hwstack|tos3 [7]))

	.dataa(\DP|hwstack|tos3 [7]),
	.datab(\DP|hwstack|tos1 [7]),
	.datac(gnd),
	.datad(\CU|push~q ),
	.cin(gnd),
	.combout(\DP|hwstack|tos2~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos2~7 .lut_mask = 16'hCCAA;
defparam \DP|hwstack|tos2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N29
dffeas \DP|hwstack|tos2[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos2~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos2[7] .is_wysiwyg = "true";
defparam \DP|hwstack|tos2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N18
cycloneive_lcell_comb \DP|hwstack|tos1~7 (
// Equation(s):
// \DP|hwstack|tos1~7_combout  = (\CU|push~q  & ((\DP|hwstack|tos [7]))) # (!\CU|push~q  & (\DP|hwstack|tos2 [7]))

	.dataa(gnd),
	.datab(\DP|hwstack|tos2 [7]),
	.datac(\DP|hwstack|tos [7]),
	.datad(\CU|push~q ),
	.cin(gnd),
	.combout(\DP|hwstack|tos1~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos1~7 .lut_mask = 16'hF0CC;
defparam \DP|hwstack|tos1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N19
dffeas \DP|hwstack|tos1[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos1[7] .is_wysiwyg = "true";
defparam \DP|hwstack|tos1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N0
cycloneive_lcell_comb \DP|hwstack|tos~8 (
// Equation(s):
// \DP|hwstack|tos~8_combout  = (\CU|push~q  & (\DP|IntBus2MUX|stage2|f[7]~32_combout )) # (!\CU|push~q  & ((\DP|hwstack|tos1 [7])))

	.dataa(gnd),
	.datab(\CU|push~q ),
	.datac(\DP|IntBus2MUX|stage2|f[7]~32_combout ),
	.datad(\DP|hwstack|tos1 [7]),
	.cin(gnd),
	.combout(\DP|hwstack|tos~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos~8 .lut_mask = 16'hF3C0;
defparam \DP|hwstack|tos~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N1
dffeas \DP|hwstack|tos[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos[7] .is_wysiwyg = "true";
defparam \DP|hwstack|tos[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N14
cycloneive_lcell_comb \DP|hwstack|dout~7 (
// Equation(s):
// \DP|hwstack|dout~7_combout  = (\CU|push~q  & ((\DP|IntBus2MUX|stage2|f[7]~32_combout ))) # (!\CU|push~q  & (\DP|hwstack|tos [7]))

	.dataa(gnd),
	.datab(\DP|hwstack|tos [7]),
	.datac(\CU|push~q ),
	.datad(\DP|IntBus2MUX|stage2|f[7]~32_combout ),
	.cin(gnd),
	.combout(\DP|hwstack|dout~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|dout~7 .lut_mask = 16'hFC0C;
defparam \DP|hwstack|dout~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N15
dffeas \DP|hwstack|dout[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|dout~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|dout[7] .is_wysiwyg = "true";
defparam \DP|hwstack|dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N14
cycloneive_lcell_comb \DP|ipstkmux|f[7]~0 (
// Equation(s):
// \DP|ipstkmux|f[7]~0_combout  = (\DP|hwstack|dout [7] & \CU|ipstksel~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|hwstack|dout [7]),
	.datad(\CU|ipstksel~q ),
	.cin(gnd),
	.combout(\DP|ipstkmux|f[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ipstkmux|f[7]~0 .lut_mask = 16'hF000;
defparam \DP|ipstkmux|f[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N22
cycloneive_lcell_comb \CU|ALU_FS~6 (
// Equation(s):
// \CU|ALU_FS~6_combout  = (\DP|IR|q [6] & (!\DP|IR|q [7] & (\CU|MC.MC2~q  & !\Reset~input_o )))

	.dataa(\DP|IR|q [6]),
	.datab(\DP|IR|q [7]),
	.datac(\CU|MC.MC2~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\CU|ALU_FS~6_combout ),
	.cout());
// synopsys translate_off
defparam \CU|ALU_FS~6 .lut_mask = 16'h0020;
defparam \CU|ALU_FS~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y14_N23
dffeas \CU|ALU_FS[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\CU|ALU_FS~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|ALU_FS [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CU|ALU_FS[2] .is_wysiwyg = "true";
defparam \CU|ALU_FS[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N26
cycloneive_lcell_comb \DP|OPDR|q~8 (
// Equation(s):
// \DP|OPDR|q~8_combout  = (!\Reset~input_o  & \DP|IntBus2MUX|stage2|f[7]~32_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|IntBus2MUX|stage2|f[7]~32_combout ),
	.cin(gnd),
	.combout(\DP|OPDR|q~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|OPDR|q~8 .lut_mask = 16'h5500;
defparam \DP|OPDR|q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N0
cycloneive_lcell_comb \DP|IR|q~8 (
// Equation(s):
// \DP|IR|q~8_combout  = (!\Reset~input_o  & \DP|PM|altsyncram_component|auto_generated|q_a [3])

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|PM|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\DP|IR|q~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IR|q~8 .lut_mask = 16'h5500;
defparam \DP|IR|q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N10
cycloneive_lcell_comb \DP|IR|q[7]~1 (
// Equation(s):
// \DP|IR|q[7]~1_combout  = (\CU|LD_IR~q ) # (\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CU|LD_IR~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\DP|IR|q[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IR|q[7]~1 .lut_mask = 16'hFFF0;
defparam \DP|IR|q[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N1
dffeas \DP|IR|q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|IR|q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|IR|q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|IR|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|IR|q[3] .is_wysiwyg = "true";
defparam \DP|IR|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N30
cycloneive_lcell_comb \DP|IR|q~7 (
// Equation(s):
// \DP|IR|q~7_combout  = (!\Reset~input_o  & \DP|PM|altsyncram_component|auto_generated|q_a [2])

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|PM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DP|IR|q~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IR|q~7 .lut_mask = 16'h5500;
defparam \DP|IR|q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N31
dffeas \DP|IR|q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|IR|q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|IR|q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|IR|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|IR|q[2] .is_wysiwyg = "true";
defparam \DP|IR|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N22
cycloneive_lcell_comb \CU|Selector13~1 (
// Equation(s):
// \CU|Selector13~1_combout  = ((\DP|IR|q [5] & (!\DP|IR|q [4])) # (!\DP|IR|q [5] & ((!\DP|IR|q [6])))) # (!\DP|IR|q [7])

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [5]),
	.datad(\DP|IR|q [6]),
	.cin(gnd),
	.combout(\CU|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector13~1 .lut_mask = 16'h737F;
defparam \CU|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N28
cycloneive_lcell_comb \CU|Decoder1~5 (
// Equation(s):
// \CU|Decoder1~5_combout  = (\DP|IR|q [4] & (\DP|IR|q [7] & (\DP|IR|q [5] & !\DP|IR|q [6])))

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [5]),
	.datad(\DP|IR|q [6]),
	.cin(gnd),
	.combout(\CU|Decoder1~5_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Decoder1~5 .lut_mask = 16'h0080;
defparam \CU|Decoder1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N26
cycloneive_lcell_comb \CU|Selector7~0 (
// Equation(s):
// \CU|Selector7~0_combout  = (\CU|LD_MAR~q  & ((\CU|Decoder1~5_combout ) # ((\CU|Selector13~1_combout  & \CU|MC.MC2~q )))) # (!\CU|LD_MAR~q  & (\CU|Selector13~1_combout  & (\CU|MC.MC2~q )))

	.dataa(\CU|LD_MAR~q ),
	.datab(\CU|Selector13~1_combout ),
	.datac(\CU|MC.MC2~q ),
	.datad(\CU|Decoder1~5_combout ),
	.cin(gnd),
	.combout(\CU|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector7~0 .lut_mask = 16'hEAC0;
defparam \CU|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N4
cycloneive_lcell_comb \CU|Selector9~0 (
// Equation(s):
// \CU|Selector9~0_combout  = (\DP|IR|q [3] & (\DP|IR|q [2] & \CU|Selector7~0_combout ))

	.dataa(\DP|IR|q [3]),
	.datab(gnd),
	.datac(\DP|IR|q [2]),
	.datad(\CU|Selector7~0_combout ),
	.cin(gnd),
	.combout(\CU|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector9~0 .lut_mask = 16'hA000;
defparam \CU|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N5
dffeas \CU|LD_R3 (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\CU|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|LD_R3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|LD_R3 .is_wysiwyg = "true";
defparam \CU|LD_R3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N2
cycloneive_lcell_comb \DP|R3|q[7]~0 (
// Equation(s):
// \DP|R3|q[7]~0_combout  = (\CU|LD_R3~q ) # (\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CU|LD_R3~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\DP|R3|q[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|R3|q[7]~0 .lut_mask = 16'hFFF0;
defparam \DP|R3|q[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N23
dffeas \DP|R3|q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|OPDR|q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|R3|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R3|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R3|q[7] .is_wysiwyg = "true";
defparam \DP|R3|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N28
cycloneive_lcell_comb \CU|WideOr2~0 (
// Equation(s):
// \CU|WideOr2~0_combout  = (\DP|IR|q [7] & ((\DP|IR|q [6]) # ((\DP|IR|q [4] & \DP|IR|q [5])))) # (!\DP|IR|q [7] & (\DP|IR|q [4] & (\DP|IR|q [6] & \DP|IR|q [5])))

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [6]),
	.datad(\DP|IR|q [5]),
	.cin(gnd),
	.combout(\CU|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|WideOr2~0 .lut_mask = 16'hE8C0;
defparam \CU|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N26
cycloneive_lcell_comb \DP|PC|q[8]~26 (
// Equation(s):
// \DP|PC|q[8]~26_combout  = (\DP|PC|q [8] & (\DP|PC|q[7]~25  $ (GND))) # (!\DP|PC|q [8] & (!\DP|PC|q[7]~25  & VCC))
// \DP|PC|q[8]~27  = CARRY((\DP|PC|q [8] & !\DP|PC|q[7]~25 ))

	.dataa(\DP|PC|q [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|PC|q[7]~25 ),
	.combout(\DP|PC|q[8]~26_combout ),
	.cout(\DP|PC|q[8]~27 ));
// synopsys translate_off
defparam \DP|PC|q[8]~26 .lut_mask = 16'hA50A;
defparam \DP|PC|q[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N28
cycloneive_lcell_comb \DP|PC|q[9]~28 (
// Equation(s):
// \DP|PC|q[9]~28_combout  = \DP|PC|q[8]~27  $ (\DP|PC|q [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|PC|q [9]),
	.cin(\DP|PC|q[8]~27 ),
	.combout(\DP|PC|q[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \DP|PC|q[9]~28 .lut_mask = 16'h0FF0;
defparam \DP|PC|q[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N8
cycloneive_lcell_comb \DP|MAXR|q~9 (
// Equation(s):
// \DP|MAXR|q~9_combout  = (\CU|Decoder1~1_combout  & (\DP|PC|q [9])) # (!\CU|Decoder1~1_combout  & ((\DP|IntBus2MUX|stage2|f[7]~32_combout )))

	.dataa(gnd),
	.datab(\CU|Decoder1~1_combout ),
	.datac(\DP|PC|q [9]),
	.datad(\DP|IntBus2MUX|stage2|f[7]~32_combout ),
	.cin(gnd),
	.combout(\DP|MAXR|q~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MAXR|q~9 .lut_mask = 16'hF3C0;
defparam \DP|MAXR|q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N9
dffeas \DP|MAXR|q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|MAXR|q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|MABR|q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MAXR|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MAXR|q[9] .is_wysiwyg = "true";
defparam \DP|MAXR|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N6
cycloneive_lcell_comb \DP|MABR|q~10 (
// Equation(s):
// \DP|MABR|q~10_combout  = (\CU|LD_MABR~q  & ((\DP|PM|altsyncram_component|auto_generated|q_a [7]))) # (!\CU|LD_MABR~q  & (\DP|MABR|q [9]))

	.dataa(gnd),
	.datab(\CU|LD_MABR~q ),
	.datac(\DP|MABR|q [9]),
	.datad(\DP|PM|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\DP|MABR|q~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MABR|q~10 .lut_mask = 16'hFC30;
defparam \DP|MABR|q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N7
dffeas \DP|MABR|q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|MABR|q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MABR|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MABR|q[9] .is_wysiwyg = "true";
defparam \DP|MABR|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N20
cycloneive_lcell_comb \DP|MABR|q~7 (
// Equation(s):
// \DP|MABR|q~7_combout  = (\CU|Decoder1~1_combout  & ((\DP|PM|altsyncram_component|auto_generated|q_a [6]))) # (!\CU|Decoder1~1_combout  & (\DP|PM|altsyncram_component|auto_generated|q_a [4]))

	.dataa(gnd),
	.datab(\DP|PM|altsyncram_component|auto_generated|q_a [4]),
	.datac(\DP|PM|altsyncram_component|auto_generated|q_a [6]),
	.datad(\CU|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\DP|MABR|q~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MABR|q~7 .lut_mask = 16'hF0CC;
defparam \DP|MABR|q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N21
dffeas \DP|MABR|q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|MABR|q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|MABR|q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MABR|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MABR|q[6] .is_wysiwyg = "true";
defparam \DP|MABR|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N24
cycloneive_lcell_comb \DP|MABR|q~6 (
// Equation(s):
// \DP|MABR|q~6_combout  = (\CU|Decoder1~1_combout  & ((\DP|PM|altsyncram_component|auto_generated|q_a [5]))) # (!\CU|Decoder1~1_combout  & (\DP|PM|altsyncram_component|auto_generated|q_a [3]))

	.dataa(\DP|PM|altsyncram_component|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(\DP|PM|altsyncram_component|auto_generated|q_a [5]),
	.datad(\CU|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\DP|MABR|q~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MABR|q~6 .lut_mask = 16'hF0AA;
defparam \DP|MABR|q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N25
dffeas \DP|MABR|q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|MABR|q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|MABR|q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MABR|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MABR|q[5] .is_wysiwyg = "true";
defparam \DP|MABR|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N16
cycloneive_lcell_comb \DP|OPDR|q~5 (
// Equation(s):
// \DP|OPDR|q~5_combout  = (!\Reset~input_o  & \DP|hwstack|dout[4]~4_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|hwstack|dout[4]~4_combout ),
	.cin(gnd),
	.combout(\DP|OPDR|q~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|OPDR|q~5 .lut_mask = 16'h5500;
defparam \DP|OPDR|q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N18
cycloneive_lcell_comb \DP|R3|q[4]~feeder (
// Equation(s):
// \DP|R3|q[4]~feeder_combout  = \DP|OPDR|q~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|OPDR|q~5_combout ),
	.cin(gnd),
	.combout(\DP|R3|q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|R3|q[4]~feeder .lut_mask = 16'hFF00;
defparam \DP|R3|q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N19
dffeas \DP|R3|q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|R3|q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|R3|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R3|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R3|q[4] .is_wysiwyg = "true";
defparam \DP|R3|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N16
cycloneive_lcell_comb \CU|Selector8~0 (
// Equation(s):
// \CU|Selector8~0_combout  = (\DP|IR|q [3] & (!\DP|IR|q [2] & \CU|Selector7~0_combout ))

	.dataa(\DP|IR|q [3]),
	.datab(gnd),
	.datac(\DP|IR|q [2]),
	.datad(\CU|Selector7~0_combout ),
	.cin(gnd),
	.combout(\CU|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector8~0 .lut_mask = 16'h0A00;
defparam \CU|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N17
dffeas \CU|LD_R2 (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\CU|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|LD_R2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|LD_R2 .is_wysiwyg = "true";
defparam \CU|LD_R2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N0
cycloneive_lcell_comb \DP|R2|q[7]~0 (
// Equation(s):
// \DP|R2|q[7]~0_combout  = (\CU|LD_R2~q ) # (\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CU|LD_R2~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\DP|R2|q[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|R2|q[7]~0 .lut_mask = 16'hFFF0;
defparam \DP|R2|q[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N1
dffeas \DP|R2|q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|OPDR|q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|R2|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R2|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R2|q[4] .is_wysiwyg = "true";
defparam \DP|R2|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N18
cycloneive_lcell_comb \CU|Selector7~1 (
// Equation(s):
// \CU|Selector7~1_combout  = (\DP|IR|q [2] & (!\DP|IR|q [3] & \CU|Selector7~0_combout ))

	.dataa(\DP|IR|q [2]),
	.datab(gnd),
	.datac(\DP|IR|q [3]),
	.datad(\CU|Selector7~0_combout ),
	.cin(gnd),
	.combout(\CU|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector7~1 .lut_mask = 16'h0A00;
defparam \CU|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y15_N19
dffeas \CU|LD_R1 (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\CU|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|LD_R1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|LD_R1 .is_wysiwyg = "true";
defparam \CU|LD_R1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N4
cycloneive_lcell_comb \DP|R1|q[6]~0 (
// Equation(s):
// \DP|R1|q[6]~0_combout  = (\CU|LD_R1~q ) # (\Reset~input_o )

	.dataa(gnd),
	.datab(\CU|LD_R1~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\DP|R1|q[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|R1|q[6]~0 .lut_mask = 16'hFFCC;
defparam \DP|R1|q[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y15_N25
dffeas \DP|R1|q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|OPDR|q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|R1|q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R1|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R1|q[4] .is_wysiwyg = "true";
defparam \DP|R1|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N10
cycloneive_lcell_comb \CU|Selector6~2 (
// Equation(s):
// \CU|Selector6~2_combout  = (!\DP|IR|q [3] & (!\DP|IR|q [2] & \CU|Selector7~0_combout ))

	.dataa(\DP|IR|q [3]),
	.datab(gnd),
	.datac(\DP|IR|q [2]),
	.datad(\CU|Selector7~0_combout ),
	.cin(gnd),
	.combout(\CU|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector6~2 .lut_mask = 16'h0500;
defparam \CU|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N11
dffeas \CU|LD_R0 (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\CU|Selector6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|LD_R0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|LD_R0 .is_wysiwyg = "true";
defparam \CU|LD_R0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N26
cycloneive_lcell_comb \DP|R0|q[7]~0 (
// Equation(s):
// \DP|R0|q[7]~0_combout  = (\CU|LD_R0~q ) # (\Reset~input_o )

	.dataa(gnd),
	.datab(\CU|LD_R0~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\DP|R0|q[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|R0|q[7]~0 .lut_mask = 16'hFFCC;
defparam \DP|R0|q[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N3
dffeas \DP|R0|q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|OPDR|q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|R0|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R0|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R0|q[4] .is_wysiwyg = "true";
defparam \DP|R0|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N2
cycloneive_lcell_comb \DP|IntBus1MUX|stage2|f[4]~8 (
// Equation(s):
// \DP|IntBus1MUX|stage2|f[4]~8_combout  = (\CU|IB1_SEL [1] & (((\CU|IB1_SEL [0])))) # (!\CU|IB1_SEL [1] & ((\CU|IB1_SEL [0] & (\DP|R1|q [4])) # (!\CU|IB1_SEL [0] & ((\DP|R0|q [4])))))

	.dataa(\CU|IB1_SEL [1]),
	.datab(\DP|R1|q [4]),
	.datac(\DP|R0|q [4]),
	.datad(\CU|IB1_SEL [0]),
	.cin(gnd),
	.combout(\DP|IntBus1MUX|stage2|f[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus1MUX|stage2|f[4]~8 .lut_mask = 16'hEE50;
defparam \DP|IntBus1MUX|stage2|f[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N0
cycloneive_lcell_comb \DP|IntBus1MUX|stage2|f[4]~9 (
// Equation(s):
// \DP|IntBus1MUX|stage2|f[4]~9_combout  = (\CU|IB1_SEL [1] & ((\DP|IntBus1MUX|stage2|f[4]~8_combout  & (\DP|R3|q [4])) # (!\DP|IntBus1MUX|stage2|f[4]~8_combout  & ((\DP|R2|q [4]))))) # (!\CU|IB1_SEL [1] & (((\DP|IntBus1MUX|stage2|f[4]~8_combout ))))

	.dataa(\CU|IB1_SEL [1]),
	.datab(\DP|R3|q [4]),
	.datac(\DP|R2|q [4]),
	.datad(\DP|IntBus1MUX|stage2|f[4]~8_combout ),
	.cin(gnd),
	.combout(\DP|IntBus1MUX|stage2|f[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus1MUX|stage2|f[4]~9 .lut_mask = 16'hDDA0;
defparam \DP|IntBus1MUX|stage2|f[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N18
cycloneive_lcell_comb \CU|Selector1~0 (
// Equation(s):
// \CU|Selector1~0_combout  = (\DP|IR|q [5] & (((!\DP|IR|q [4] & !\DP|IR|q [6])) # (!\DP|IR|q [7])))

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [6]),
	.datad(\DP|IR|q [5]),
	.cin(gnd),
	.combout(\CU|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector1~0 .lut_mask = 16'h3700;
defparam \CU|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N4
cycloneive_lcell_comb \CU|ALU_FS~7 (
// Equation(s):
// \CU|ALU_FS~7_combout  = (\CU|Selector1~0_combout  & (\CU|MC.MC2~q  & !\Reset~input_o ))

	.dataa(gnd),
	.datab(\CU|Selector1~0_combout ),
	.datac(\CU|MC.MC2~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\CU|ALU_FS~7_combout ),
	.cout());
// synopsys translate_off
defparam \CU|ALU_FS~7 .lut_mask = 16'h00C0;
defparam \CU|ALU_FS~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N27
dffeas \CU|ALU_FS[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CU|ALU_FS~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|ALU_FS [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CU|ALU_FS[1] .is_wysiwyg = "true";
defparam \CU|ALU_FS[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N28
cycloneive_lcell_comb \DP|ALU|sr_unit|sr_mux|stage2|f[0]~2 (
// Equation(s):
// \DP|ALU|sr_unit|sr_mux|stage2|f[0]~2_combout  = (\CU|ALU_FS [0] & \CU|ALU_FS [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CU|ALU_FS [0]),
	.datad(\CU|ALU_FS [1]),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|sr_mux|stage2|f[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[0]~2 .lut_mask = 16'hF000;
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N0
cycloneive_lcell_comb \DP|OPDR|q~7 (
// Equation(s):
// \DP|OPDR|q~7_combout  = (\DP|IntBus2MUX|stage2|f[6]~30_combout  & !\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|IntBus2MUX|stage2|f[6]~30_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\DP|OPDR|q~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|OPDR|q~7 .lut_mask = 16'h00F0;
defparam \DP|OPDR|q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N13
dffeas \DP|R2|q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|OPDR|q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|R2|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R2|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R2|q[6] .is_wysiwyg = "true";
defparam \DP|R2|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N6
cycloneive_lcell_comb \CU|Selector4~0 (
// Equation(s):
// \CU|Selector4~0_combout  = (\DP|IR|q [7] & ((\DP|IR|q [6]) # ((\DP|IR|q [4] & \DP|IR|q [5])))) # (!\DP|IR|q [7] & (\DP|IR|q [4] & (\DP|IR|q [6] & \DP|IR|q [5])))

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [6]),
	.datad(\DP|IR|q [5]),
	.cin(gnd),
	.combout(\CU|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector4~0 .lut_mask = 16'hE8C0;
defparam \CU|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N0
cycloneive_lcell_comb \CU|Selector4~1 (
// Equation(s):
// \CU|Selector4~1_combout  = \DP|IR|q [7] $ (\DP|IR|q [6])

	.dataa(gnd),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CU|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector4~1 .lut_mask = 16'h3C3C;
defparam \CU|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N26
cycloneive_lcell_comb \CU|Selector10~3 (
// Equation(s):
// \CU|Selector10~3_combout  = (\DP|IR|q [1] & ((\CU|Selector4~1_combout ) # ((!\DP|IR|q [5] & !\DP|IR|q [4]))))

	.dataa(\DP|IR|q [5]),
	.datab(\DP|IR|q [1]),
	.datac(\DP|IR|q [4]),
	.datad(\CU|Selector4~1_combout ),
	.cin(gnd),
	.combout(\CU|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector10~3 .lut_mask = 16'hCC04;
defparam \CU|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N4
cycloneive_lcell_comb \CU|Decoder1~6 (
// Equation(s):
// \CU|Decoder1~6_combout  = (!\DP|IR|q [4] & (\DP|IR|q [7] & (!\DP|IR|q [5] & \DP|IR|q [6])))

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [5]),
	.datad(\DP|IR|q [6]),
	.cin(gnd),
	.combout(\CU|Decoder1~6_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Decoder1~6 .lut_mask = 16'h0400;
defparam \CU|Decoder1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N30
cycloneive_lcell_comb \CU|Selector10~0 (
// Equation(s):
// \CU|Selector10~0_combout  = (\CU|LD_MAR~q  & \CU|Decoder1~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CU|LD_MAR~q ),
	.datad(\CU|Decoder1~6_combout ),
	.cin(gnd),
	.combout(\CU|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector10~0 .lut_mask = 16'hF000;
defparam \CU|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N10
cycloneive_lcell_comb \CU|Selector10~1 (
// Equation(s):
// \CU|Selector10~1_combout  = (\DP|IR|q [7] & (\DP|IR|q [6] $ (((!\DP|IR|q [5]) # (!\DP|IR|q [4]))))) # (!\DP|IR|q [7] & (((!\DP|IR|q [5]) # (!\DP|IR|q [6])) # (!\DP|IR|q [4])))

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [6]),
	.datad(\DP|IR|q [5]),
	.cin(gnd),
	.combout(\CU|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector10~1 .lut_mask = 16'h973F;
defparam \CU|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N24
cycloneive_lcell_comb \CU|Selector10~2 (
// Equation(s):
// \CU|Selector10~2_combout  = (\DP|IR|q [3] & ((\CU|Selector10~0_combout ) # ((\CU|MC.MC2~q  & \CU|Selector10~1_combout ))))

	.dataa(\DP|IR|q [3]),
	.datab(\CU|MC.MC2~q ),
	.datac(\CU|Selector10~0_combout ),
	.datad(\CU|Selector10~1_combout ),
	.cin(gnd),
	.combout(\CU|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector10~2 .lut_mask = 16'hA8A0;
defparam \CU|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N14
cycloneive_lcell_comb \CU|Selector10~4 (
// Equation(s):
// \CU|Selector10~4_combout  = (\CU|Selector10~2_combout ) # ((\CU|Selector4~0_combout  & (\CU|MC.MC2~q  & \CU|Selector10~3_combout )))

	.dataa(\CU|Selector4~0_combout ),
	.datab(\CU|MC.MC2~q ),
	.datac(\CU|Selector10~3_combout ),
	.datad(\CU|Selector10~2_combout ),
	.cin(gnd),
	.combout(\CU|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector10~4 .lut_mask = 16'hFF80;
defparam \CU|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y15_N15
dffeas \CU|IB0_SEL[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\CU|Selector10~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|IB0_SEL [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CU|IB0_SEL[1] .is_wysiwyg = "true";
defparam \CU|IB0_SEL[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N25
dffeas \DP|R3|q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|OPDR|q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|R3|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R3|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R3|q[6] .is_wysiwyg = "true";
defparam \DP|R3|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N27
dffeas \DP|R1|q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|OPDR|q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|R1|q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R1|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R1|q[6] .is_wysiwyg = "true";
defparam \DP|R1|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N19
dffeas \DP|R0|q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|OPDR|q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|R0|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R0|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R0|q[6] .is_wysiwyg = "true";
defparam \DP|R0|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N22
cycloneive_lcell_comb \CU|Selector11~1 (
// Equation(s):
// \CU|Selector11~1_combout  = (\DP|IR|q [0] & ((\CU|Selector4~1_combout ) # ((!\DP|IR|q [4] & !\DP|IR|q [5]))))

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [5]),
	.datac(\DP|IR|q [0]),
	.datad(\CU|Selector4~1_combout ),
	.cin(gnd),
	.combout(\CU|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector11~1 .lut_mask = 16'hF010;
defparam \CU|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N12
cycloneive_lcell_comb \CU|Selector11~0 (
// Equation(s):
// \CU|Selector11~0_combout  = (\DP|IR|q [2] & ((\CU|Selector10~0_combout ) # ((\CU|MC.MC2~q  & \CU|Selector10~1_combout ))))

	.dataa(\DP|IR|q [2]),
	.datab(\CU|MC.MC2~q ),
	.datac(\CU|Selector10~0_combout ),
	.datad(\CU|Selector10~1_combout ),
	.cin(gnd),
	.combout(\CU|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector11~0 .lut_mask = 16'hA8A0;
defparam \CU|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N16
cycloneive_lcell_comb \CU|Selector11~2 (
// Equation(s):
// \CU|Selector11~2_combout  = (\CU|Selector11~0_combout ) # ((\CU|Selector4~0_combout  & (\CU|MC.MC2~q  & \CU|Selector11~1_combout )))

	.dataa(\CU|Selector4~0_combout ),
	.datab(\CU|MC.MC2~q ),
	.datac(\CU|Selector11~1_combout ),
	.datad(\CU|Selector11~0_combout ),
	.cin(gnd),
	.combout(\CU|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector11~2 .lut_mask = 16'hFF80;
defparam \CU|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y15_N17
dffeas \CU|IB0_SEL[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\CU|Selector11~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|IB0_SEL [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CU|IB0_SEL[0] .is_wysiwyg = "true";
defparam \CU|IB0_SEL[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N20
cycloneive_lcell_comb \DP|IntBus0MUX|stage2|f[6]~12 (
// Equation(s):
// \DP|IntBus0MUX|stage2|f[6]~12_combout  = (\CU|IB0_SEL [1] & (((\CU|IB0_SEL [0])))) # (!\CU|IB0_SEL [1] & ((\CU|IB0_SEL [0] & (\DP|R1|q [6])) # (!\CU|IB0_SEL [0] & ((\DP|R0|q [6])))))

	.dataa(\DP|R1|q [6]),
	.datab(\DP|R0|q [6]),
	.datac(\CU|IB0_SEL [1]),
	.datad(\CU|IB0_SEL [0]),
	.cin(gnd),
	.combout(\DP|IntBus0MUX|stage2|f[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus0MUX|stage2|f[6]~12 .lut_mask = 16'hFA0C;
defparam \DP|IntBus0MUX|stage2|f[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N30
cycloneive_lcell_comb \DP|IntBus0MUX|stage2|f[6]~13 (
// Equation(s):
// \DP|IntBus0MUX|stage2|f[6]~13_combout  = (\CU|IB0_SEL [1] & ((\DP|IntBus0MUX|stage2|f[6]~12_combout  & ((\DP|R3|q [6]))) # (!\DP|IntBus0MUX|stage2|f[6]~12_combout  & (\DP|R2|q [6])))) # (!\CU|IB0_SEL [1] & (((\DP|IntBus0MUX|stage2|f[6]~12_combout ))))

	.dataa(\DP|R2|q [6]),
	.datab(\CU|IB0_SEL [1]),
	.datac(\DP|R3|q [6]),
	.datad(\DP|IntBus0MUX|stage2|f[6]~12_combout ),
	.cin(gnd),
	.combout(\DP|IntBus0MUX|stage2|f[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus0MUX|stage2|f[6]~13 .lut_mask = 16'hF388;
defparam \DP|IntBus0MUX|stage2|f[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y15_N5
dffeas \DP|R1|q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|OPDR|q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|R1|q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R1|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R1|q[7] .is_wysiwyg = "true";
defparam \DP|R1|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N25
dffeas \DP|R2|q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|OPDR|q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|R2|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R2|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R2|q[7] .is_wysiwyg = "true";
defparam \DP|R2|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N27
dffeas \DP|R0|q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|OPDR|q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|R0|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R0|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R0|q[7] .is_wysiwyg = "true";
defparam \DP|R0|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N26
cycloneive_lcell_comb \DP|IntBus0MUX|stage2|f[7]~14 (
// Equation(s):
// \DP|IntBus0MUX|stage2|f[7]~14_combout  = (\CU|IB0_SEL [0] & (((\CU|IB0_SEL [1])))) # (!\CU|IB0_SEL [0] & ((\CU|IB0_SEL [1] & (\DP|R2|q [7])) # (!\CU|IB0_SEL [1] & ((\DP|R0|q [7])))))

	.dataa(\CU|IB0_SEL [0]),
	.datab(\DP|R2|q [7]),
	.datac(\DP|R0|q [7]),
	.datad(\CU|IB0_SEL [1]),
	.cin(gnd),
	.combout(\DP|IntBus0MUX|stage2|f[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus0MUX|stage2|f[7]~14 .lut_mask = 16'hEE50;
defparam \DP|IntBus0MUX|stage2|f[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N18
cycloneive_lcell_comb \DP|IntBus0MUX|stage2|f[7]~15 (
// Equation(s):
// \DP|IntBus0MUX|stage2|f[7]~15_combout  = (\CU|IB0_SEL [0] & ((\DP|IntBus0MUX|stage2|f[7]~14_combout  & (\DP|R3|q [7])) # (!\DP|IntBus0MUX|stage2|f[7]~14_combout  & ((\DP|R1|q [7]))))) # (!\CU|IB0_SEL [0] & (((\DP|IntBus0MUX|stage2|f[7]~14_combout ))))

	.dataa(\DP|R3|q [7]),
	.datab(\CU|IB0_SEL [0]),
	.datac(\DP|R1|q [7]),
	.datad(\DP|IntBus0MUX|stage2|f[7]~14_combout ),
	.cin(gnd),
	.combout(\DP|IntBus0MUX|stage2|f[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus0MUX|stage2|f[7]~15 .lut_mask = 16'hBBC0;
defparam \DP|IntBus0MUX|stage2|f[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N26
cycloneive_lcell_comb \DP|ALU|sr_unit|sr_mux|stage2|f[4]~14 (
// Equation(s):
// \DP|ALU|sr_unit|sr_mux|stage2|f[4]~14_combout  = (\DP|IR|q [1] & ((\DP|IR|q [0] & ((\DP|IntBus0MUX|stage2|f[7]~15_combout ))) # (!\DP|IR|q [0] & (\DP|IntBus0MUX|stage2|f[6]~13_combout ))))

	.dataa(\DP|IR|q [1]),
	.datab(\DP|IR|q [0]),
	.datac(\DP|IntBus0MUX|stage2|f[6]~13_combout ),
	.datad(\DP|IntBus0MUX|stage2|f[7]~15_combout ),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|sr_mux|stage2|f[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[4]~14 .lut_mask = 16'hA820;
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N6
cycloneive_lcell_comb \DP|OPDR|q~6 (
// Equation(s):
// \DP|OPDR|q~6_combout  = (!\Reset~input_o  & \DP|IntBus2MUX|stage2|f[5]~26_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|IntBus2MUX|stage2|f[5]~26_combout ),
	.cin(gnd),
	.combout(\DP|OPDR|q~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|OPDR|q~6 .lut_mask = 16'h5500;
defparam \DP|OPDR|q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N24
cycloneive_lcell_comb \DP|R3|q[5]~feeder (
// Equation(s):
// \DP|R3|q[5]~feeder_combout  = \DP|OPDR|q~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|OPDR|q~6_combout ),
	.cin(gnd),
	.combout(\DP|R3|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|R3|q[5]~feeder .lut_mask = 16'hFF00;
defparam \DP|R3|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N25
dffeas \DP|R3|q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|R3|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|R3|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R3|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R3|q[5] .is_wysiwyg = "true";
defparam \DP|R3|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N29
dffeas \DP|R1|q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|OPDR|q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|R1|q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R1|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R1|q[5] .is_wysiwyg = "true";
defparam \DP|R1|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N7
dffeas \DP|R0|q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|OPDR|q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|R0|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R0|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R0|q[5] .is_wysiwyg = "true";
defparam \DP|R0|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N17
dffeas \DP|R2|q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|OPDR|q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|R2|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R2|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R2|q[5] .is_wysiwyg = "true";
defparam \DP|R2|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N16
cycloneive_lcell_comb \DP|IntBus0MUX|stage2|f[5]~10 (
// Equation(s):
// \DP|IntBus0MUX|stage2|f[5]~10_combout  = (\CU|IB0_SEL [0] & (((\CU|IB0_SEL [1])))) # (!\CU|IB0_SEL [0] & ((\CU|IB0_SEL [1] & ((\DP|R2|q [5]))) # (!\CU|IB0_SEL [1] & (\DP|R0|q [5]))))

	.dataa(\DP|R0|q [5]),
	.datab(\CU|IB0_SEL [0]),
	.datac(\DP|R2|q [5]),
	.datad(\CU|IB0_SEL [1]),
	.cin(gnd),
	.combout(\DP|IntBus0MUX|stage2|f[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus0MUX|stage2|f[5]~10 .lut_mask = 16'hFC22;
defparam \DP|IntBus0MUX|stage2|f[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N26
cycloneive_lcell_comb \DP|IntBus0MUX|stage2|f[5]~11 (
// Equation(s):
// \DP|IntBus0MUX|stage2|f[5]~11_combout  = (\DP|IntBus0MUX|stage2|f[5]~10_combout  & ((\DP|R3|q [5]) # ((!\CU|IB0_SEL [0])))) # (!\DP|IntBus0MUX|stage2|f[5]~10_combout  & (((\DP|R1|q [5] & \CU|IB0_SEL [0]))))

	.dataa(\DP|R3|q [5]),
	.datab(\DP|R1|q [5]),
	.datac(\DP|IntBus0MUX|stage2|f[5]~10_combout ),
	.datad(\CU|IB0_SEL [0]),
	.cin(gnd),
	.combout(\DP|IntBus0MUX|stage2|f[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus0MUX|stage2|f[5]~11 .lut_mask = 16'hACF0;
defparam \DP|IntBus0MUX|stage2|f[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N24
cycloneive_lcell_comb \DP|IntBus0MUX|stage2|f[4]~8 (
// Equation(s):
// \DP|IntBus0MUX|stage2|f[4]~8_combout  = (\CU|IB0_SEL [1] & (\CU|IB0_SEL [0])) # (!\CU|IB0_SEL [1] & ((\CU|IB0_SEL [0] & (\DP|R1|q [4])) # (!\CU|IB0_SEL [0] & ((\DP|R0|q [4])))))

	.dataa(\CU|IB0_SEL [1]),
	.datab(\CU|IB0_SEL [0]),
	.datac(\DP|R1|q [4]),
	.datad(\DP|R0|q [4]),
	.cin(gnd),
	.combout(\DP|IntBus0MUX|stage2|f[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus0MUX|stage2|f[4]~8 .lut_mask = 16'hD9C8;
defparam \DP|IntBus0MUX|stage2|f[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N18
cycloneive_lcell_comb \DP|IntBus0MUX|stage2|f[4]~9 (
// Equation(s):
// \DP|IntBus0MUX|stage2|f[4]~9_combout  = (\CU|IB0_SEL [1] & ((\DP|IntBus0MUX|stage2|f[4]~8_combout  & (\DP|R3|q [4])) # (!\DP|IntBus0MUX|stage2|f[4]~8_combout  & ((\DP|R2|q [4]))))) # (!\CU|IB0_SEL [1] & (\DP|IntBus0MUX|stage2|f[4]~8_combout ))

	.dataa(\CU|IB0_SEL [1]),
	.datab(\DP|IntBus0MUX|stage2|f[4]~8_combout ),
	.datac(\DP|R3|q [4]),
	.datad(\DP|R2|q [4]),
	.cin(gnd),
	.combout(\DP|IntBus0MUX|stage2|f[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus0MUX|stage2|f[4]~9 .lut_mask = 16'hE6C4;
defparam \DP|IntBus0MUX|stage2|f[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N12
cycloneive_lcell_comb \DP|ALU|sr_unit|sr_mux|stage2|f[4]~13 (
// Equation(s):
// \DP|ALU|sr_unit|sr_mux|stage2|f[4]~13_combout  = (!\DP|IR|q [1] & ((\DP|IR|q [0] & (\DP|IntBus0MUX|stage2|f[5]~11_combout )) # (!\DP|IR|q [0] & ((\DP|IntBus0MUX|stage2|f[4]~9_combout )))))

	.dataa(\DP|IR|q [1]),
	.datab(\DP|IntBus0MUX|stage2|f[5]~11_combout ),
	.datac(\DP|IR|q [0]),
	.datad(\DP|IntBus0MUX|stage2|f[4]~9_combout ),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|sr_mux|stage2|f[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[4]~13 .lut_mask = 16'h4540;
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N0
cycloneive_lcell_comb \DP|ALU|sr_unit|sr_mux|stage2|f[4]~15 (
// Equation(s):
// \DP|ALU|sr_unit|sr_mux|stage2|f[4]~15_combout  = (\DP|ALU|sr_unit|sr_mux|stage2|f[0]~2_combout  & (\DP|IntBus1MUX|stage2|f[4]~9_combout )) # (!\DP|ALU|sr_unit|sr_mux|stage2|f[0]~2_combout  & (((\DP|ALU|sr_unit|sr_mux|stage2|f[4]~14_combout ) # 
// (\DP|ALU|sr_unit|sr_mux|stage2|f[4]~13_combout ))))

	.dataa(\DP|IntBus1MUX|stage2|f[4]~9_combout ),
	.datab(\DP|ALU|sr_unit|sr_mux|stage2|f[0]~2_combout ),
	.datac(\DP|ALU|sr_unit|sr_mux|stage2|f[4]~14_combout ),
	.datad(\DP|ALU|sr_unit|sr_mux|stage2|f[4]~13_combout ),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|sr_mux|stage2|f[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[4]~15 .lut_mask = 16'hBBB8;
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N4
cycloneive_lcell_comb \CU|ALU_FS~9 (
// Equation(s):
// \CU|ALU_FS~9_combout  = (!\Reset~input_o  & (\DP|IR|q [7] & (\CU|MC.MC2~q  & !\CU|WideOr2~0_combout )))

	.dataa(\Reset~input_o ),
	.datab(\DP|IR|q [7]),
	.datac(\CU|MC.MC2~q ),
	.datad(\CU|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\CU|ALU_FS~9_combout ),
	.cout());
// synopsys translate_off
defparam \CU|ALU_FS~9 .lut_mask = 16'h0040;
defparam \CU|ALU_FS~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y15_N5
dffeas \CU|ALU_FS[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\CU|ALU_FS~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|ALU_FS [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CU|ALU_FS[3] .is_wysiwyg = "true";
defparam \CU|ALU_FS[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N6
cycloneive_lcell_comb \DP|ALU|logic_unit|logic_mux|stage2|f[4]~4 (
// Equation(s):
// \DP|ALU|logic_unit|logic_mux|stage2|f[4]~4_combout  = (\DP|IntBus0MUX|stage2|f[4]~9_combout  & ((\CU|ALU_FS [1]) # (\DP|IntBus1MUX|stage2|f[4]~9_combout  $ (!\CU|ALU_FS [0])))) # (!\DP|IntBus0MUX|stage2|f[4]~9_combout  & 
// (\DP|IntBus1MUX|stage2|f[4]~9_combout  & ((!\CU|ALU_FS [0]))))

	.dataa(\DP|IntBus1MUX|stage2|f[4]~9_combout ),
	.datab(\CU|ALU_FS [1]),
	.datac(\CU|ALU_FS [0]),
	.datad(\DP|IntBus0MUX|stage2|f[4]~9_combout ),
	.cin(gnd),
	.combout(\DP|ALU|logic_unit|logic_mux|stage2|f[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|logic_unit|logic_mux|stage2|f[4]~4 .lut_mask = 16'hED0A;
defparam \DP|ALU|logic_unit|logic_mux|stage2|f[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N6
cycloneive_lcell_comb \DP|ALU|arith_unit|addersub|y1sc[4] (
// Equation(s):
// \DP|ALU|arith_unit|addersub|y1sc [4] = \CU|ALU_FS [0] $ (((!\CU|ALU_FS [1] & \DP|IntBus1MUX|stage2|f[4]~9_combout )))

	.dataa(\CU|ALU_FS [1]),
	.datab(\CU|ALU_FS [0]),
	.datac(gnd),
	.datad(\DP|IntBus1MUX|stage2|f[4]~9_combout ),
	.cin(gnd),
	.combout(\DP|ALU|arith_unit|addersub|y1sc [4]),
	.cout());
// synopsys translate_off
defparam \DP|ALU|arith_unit|addersub|y1sc[4] .lut_mask = 16'h99CC;
defparam \DP|ALU|arith_unit|addersub|y1sc[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y15_N1
dffeas \DP|R1|q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|OPDR|q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|R1|q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R1|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R1|q[3] .is_wysiwyg = "true";
defparam \DP|R1|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N9
dffeas \DP|R0|q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|OPDR|q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|R0|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R0|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R0|q[3] .is_wysiwyg = "true";
defparam \DP|R0|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N30
cycloneive_lcell_comb \DP|IntBus0MUX|stage2|f[3]~4 (
// Equation(s):
// \DP|IntBus0MUX|stage2|f[3]~4_combout  = (\CU|IB0_SEL [0] & (((\CU|IB0_SEL [1])))) # (!\CU|IB0_SEL [0] & ((\CU|IB0_SEL [1] & ((\DP|R2|q [3]))) # (!\CU|IB0_SEL [1] & (\DP|R0|q [3]))))

	.dataa(\CU|IB0_SEL [0]),
	.datab(\DP|R0|q [3]),
	.datac(\DP|R2|q [3]),
	.datad(\CU|IB0_SEL [1]),
	.cin(gnd),
	.combout(\DP|IntBus0MUX|stage2|f[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus0MUX|stage2|f[3]~4 .lut_mask = 16'hFA44;
defparam \DP|IntBus0MUX|stage2|f[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N19
dffeas \DP|R3|q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|OPDR|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|R3|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R3|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R3|q[3] .is_wysiwyg = "true";
defparam \DP|R3|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N24
cycloneive_lcell_comb \DP|IntBus0MUX|stage2|f[3]~5 (
// Equation(s):
// \DP|IntBus0MUX|stage2|f[3]~5_combout  = (\CU|IB0_SEL [0] & ((\DP|IntBus0MUX|stage2|f[3]~4_combout  & ((\DP|R3|q [3]))) # (!\DP|IntBus0MUX|stage2|f[3]~4_combout  & (\DP|R1|q [3])))) # (!\CU|IB0_SEL [0] & (((\DP|IntBus0MUX|stage2|f[3]~4_combout ))))

	.dataa(\DP|R1|q [3]),
	.datab(\CU|IB0_SEL [0]),
	.datac(\DP|IntBus0MUX|stage2|f[3]~4_combout ),
	.datad(\DP|R3|q [3]),
	.cin(gnd),
	.combout(\DP|IntBus0MUX|stage2|f[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus0MUX|stage2|f[3]~5 .lut_mask = 16'hF838;
defparam \DP|IntBus0MUX|stage2|f[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N4
cycloneive_lcell_comb \DP|ALU|logic_unit|logic_mux|stage2|f[3]~3 (
// Equation(s):
// \DP|ALU|logic_unit|logic_mux|stage2|f[3]~3_combout  = (\DP|IntBus0MUX|stage2|f[3]~5_combout  & ((\CU|ALU_FS [1]) # (\CU|ALU_FS [0] $ (!\DP|IntBus1MUX|stage2|f[3]~7_combout )))) # (!\DP|IntBus0MUX|stage2|f[3]~5_combout  & (((!\CU|ALU_FS [0] & 
// \DP|IntBus1MUX|stage2|f[3]~7_combout ))))

	.dataa(\CU|ALU_FS [1]),
	.datab(\DP|IntBus0MUX|stage2|f[3]~5_combout ),
	.datac(\CU|ALU_FS [0]),
	.datad(\DP|IntBus1MUX|stage2|f[3]~7_combout ),
	.cin(gnd),
	.combout(\DP|ALU|logic_unit|logic_mux|stage2|f[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|logic_unit|logic_mux|stage2|f[3]~3 .lut_mask = 16'hCB8C;
defparam \DP|ALU|logic_unit|logic_mux|stage2|f[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N6
cycloneive_lcell_comb \DP|ALU|arith_unit|addersub|y1sc[2] (
// Equation(s):
// \DP|ALU|arith_unit|addersub|y1sc [2] = \CU|ALU_FS [0] $ (((!\CU|ALU_FS [1] & \DP|IntBus1MUX|stage2|f[2]~5_combout )))

	.dataa(\CU|ALU_FS [0]),
	.datab(\CU|ALU_FS [1]),
	.datac(gnd),
	.datad(\DP|IntBus1MUX|stage2|f[2]~5_combout ),
	.cin(gnd),
	.combout(\DP|ALU|arith_unit|addersub|y1sc [2]),
	.cout());
// synopsys translate_off
defparam \DP|ALU|arith_unit|addersub|y1sc[2] .lut_mask = 16'h99AA;
defparam \DP|ALU|arith_unit|addersub|y1sc[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N26
cycloneive_lcell_comb \DP|OPDR|q~3 (
// Equation(s):
// \DP|OPDR|q~3_combout  = (!\Reset~input_o  & \DP|hwstack|dout[2]~2_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|hwstack|dout[2]~2_combout ),
	.cin(gnd),
	.combout(\DP|OPDR|q~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|OPDR|q~3 .lut_mask = 16'h5500;
defparam \DP|OPDR|q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N30
cycloneive_lcell_comb \DP|R3|q[2]~feeder (
// Equation(s):
// \DP|R3|q[2]~feeder_combout  = \DP|OPDR|q~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|OPDR|q~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|R3|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|R3|q[2]~feeder .lut_mask = 16'hF0F0;
defparam \DP|R3|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N31
dffeas \DP|R3|q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|R3|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|R3|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R3|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R3|q[2] .is_wysiwyg = "true";
defparam \DP|R3|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N5
dffeas \DP|R0|q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|OPDR|q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|R0|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R0|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R0|q[2] .is_wysiwyg = "true";
defparam \DP|R0|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N23
dffeas \DP|R1|q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|OPDR|q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|R1|q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R1|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R1|q[2] .is_wysiwyg = "true";
defparam \DP|R1|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N22
cycloneive_lcell_comb \DP|IntBus0MUX|stage2|f[2]~6 (
// Equation(s):
// \DP|IntBus0MUX|stage2|f[2]~6_combout  = (\CU|IB0_SEL [1] & (((\CU|IB0_SEL [0])))) # (!\CU|IB0_SEL [1] & ((\CU|IB0_SEL [0] & ((\DP|R1|q [2]))) # (!\CU|IB0_SEL [0] & (\DP|R0|q [2]))))

	.dataa(\CU|IB0_SEL [1]),
	.datab(\DP|R0|q [2]),
	.datac(\DP|R1|q [2]),
	.datad(\CU|IB0_SEL [0]),
	.cin(gnd),
	.combout(\DP|IntBus0MUX|stage2|f[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus0MUX|stage2|f[2]~6 .lut_mask = 16'hFA44;
defparam \DP|IntBus0MUX|stage2|f[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N11
dffeas \DP|R2|q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|OPDR|q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|R2|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R2|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R2|q[2] .is_wysiwyg = "true";
defparam \DP|R2|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N22
cycloneive_lcell_comb \DP|IntBus0MUX|stage2|f[2]~7 (
// Equation(s):
// \DP|IntBus0MUX|stage2|f[2]~7_combout  = (\CU|IB0_SEL [1] & ((\DP|IntBus0MUX|stage2|f[2]~6_combout  & (\DP|R3|q [2])) # (!\DP|IntBus0MUX|stage2|f[2]~6_combout  & ((\DP|R2|q [2]))))) # (!\CU|IB0_SEL [1] & (((\DP|IntBus0MUX|stage2|f[2]~6_combout ))))

	.dataa(\CU|IB0_SEL [1]),
	.datab(\DP|R3|q [2]),
	.datac(\DP|IntBus0MUX|stage2|f[2]~6_combout ),
	.datad(\DP|R2|q [2]),
	.cin(gnd),
	.combout(\DP|IntBus0MUX|stage2|f[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus0MUX|stage2|f[2]~7 .lut_mask = 16'hDAD0;
defparam \DP|IntBus0MUX|stage2|f[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N22
cycloneive_lcell_comb \DP|OPDR|q~2 (
// Equation(s):
// \DP|OPDR|q~2_combout  = (!\Reset~input_o  & \DP|hwstack|dout[1]~1_combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\DP|hwstack|dout[1]~1_combout ),
	.cin(gnd),
	.combout(\DP|OPDR|q~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|OPDR|q~2 .lut_mask = 16'h3300;
defparam \DP|OPDR|q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N15
dffeas \DP|R2|q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|OPDR|q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|R2|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R2|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R2|q[1] .is_wysiwyg = "true";
defparam \DP|R2|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N21
dffeas \DP|R0|q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|OPDR|q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|R0|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R0|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R0|q[1] .is_wysiwyg = "true";
defparam \DP|R0|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N20
cycloneive_lcell_comb \DP|IntBus1MUX|stage2|f[1]~2 (
// Equation(s):
// \DP|IntBus1MUX|stage2|f[1]~2_combout  = (\CU|IB1_SEL [0] & (((\CU|IB1_SEL [1])))) # (!\CU|IB1_SEL [0] & ((\CU|IB1_SEL [1] & (\DP|R2|q [1])) # (!\CU|IB1_SEL [1] & ((\DP|R0|q [1])))))

	.dataa(\DP|R2|q [1]),
	.datab(\CU|IB1_SEL [0]),
	.datac(\DP|R0|q [1]),
	.datad(\CU|IB1_SEL [1]),
	.cin(gnd),
	.combout(\DP|IntBus1MUX|stage2|f[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus1MUX|stage2|f[1]~2 .lut_mask = 16'hEE30;
defparam \DP|IntBus1MUX|stage2|f[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y15_N15
dffeas \DP|R1|q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|OPDR|q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|R1|q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R1|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R1|q[1] .is_wysiwyg = "true";
defparam \DP|R1|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N23
dffeas \DP|R3|q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|OPDR|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|R3|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R3|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R3|q[1] .is_wysiwyg = "true";
defparam \DP|R3|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N14
cycloneive_lcell_comb \DP|IntBus1MUX|stage2|f[1]~3 (
// Equation(s):
// \DP|IntBus1MUX|stage2|f[1]~3_combout  = (\CU|IB1_SEL [0] & ((\DP|IntBus1MUX|stage2|f[1]~2_combout  & ((\DP|R3|q [1]))) # (!\DP|IntBus1MUX|stage2|f[1]~2_combout  & (\DP|R1|q [1])))) # (!\CU|IB1_SEL [0] & (\DP|IntBus1MUX|stage2|f[1]~2_combout ))

	.dataa(\CU|IB1_SEL [0]),
	.datab(\DP|IntBus1MUX|stage2|f[1]~2_combout ),
	.datac(\DP|R1|q [1]),
	.datad(\DP|R3|q [1]),
	.cin(gnd),
	.combout(\DP|IntBus1MUX|stage2|f[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus1MUX|stage2|f[1]~3 .lut_mask = 16'hEC64;
defparam \DP|IntBus1MUX|stage2|f[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N26
cycloneive_lcell_comb \DP|ALU|arith_unit|addersub|y1sc[1] (
// Equation(s):
// \DP|ALU|arith_unit|addersub|y1sc [1] = \CU|ALU_FS [0] $ (((\CU|ALU_FS [1] & (\DP|IR|q [1])) # (!\CU|ALU_FS [1] & ((\DP|IntBus1MUX|stage2|f[1]~3_combout )))))

	.dataa(\DP|IR|q [1]),
	.datab(\CU|ALU_FS [0]),
	.datac(\CU|ALU_FS [1]),
	.datad(\DP|IntBus1MUX|stage2|f[1]~3_combout ),
	.cin(gnd),
	.combout(\DP|ALU|arith_unit|addersub|y1sc [1]),
	.cout());
// synopsys translate_off
defparam \DP|ALU|arith_unit|addersub|y1sc[1] .lut_mask = 16'h636C;
defparam \DP|ALU|arith_unit|addersub|y1sc[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N14
cycloneive_lcell_comb \DP|IntBus0MUX|stage2|f[1]~2 (
// Equation(s):
// \DP|IntBus0MUX|stage2|f[1]~2_combout  = (\CU|IB0_SEL [0] & (((\CU|IB0_SEL [1])))) # (!\CU|IB0_SEL [0] & ((\CU|IB0_SEL [1] & ((\DP|R2|q [1]))) # (!\CU|IB0_SEL [1] & (\DP|R0|q [1]))))

	.dataa(\CU|IB0_SEL [0]),
	.datab(\DP|R0|q [1]),
	.datac(\DP|R2|q [1]),
	.datad(\CU|IB0_SEL [1]),
	.cin(gnd),
	.combout(\DP|IntBus0MUX|stage2|f[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus0MUX|stage2|f[1]~2 .lut_mask = 16'hFA44;
defparam \DP|IntBus0MUX|stage2|f[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N8
cycloneive_lcell_comb \DP|IntBus0MUX|stage2|f[1]~3 (
// Equation(s):
// \DP|IntBus0MUX|stage2|f[1]~3_combout  = (\CU|IB0_SEL [0] & ((\DP|IntBus0MUX|stage2|f[1]~2_combout  & (\DP|R3|q [1])) # (!\DP|IntBus0MUX|stage2|f[1]~2_combout  & ((\DP|R1|q [1]))))) # (!\CU|IB0_SEL [0] & (((\DP|IntBus0MUX|stage2|f[1]~2_combout ))))

	.dataa(\DP|R3|q [1]),
	.datab(\CU|IB0_SEL [0]),
	.datac(\DP|IntBus0MUX|stage2|f[1]~2_combout ),
	.datad(\DP|R1|q [1]),
	.cin(gnd),
	.combout(\DP|IntBus0MUX|stage2|f[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus0MUX|stage2|f[1]~3 .lut_mask = 16'hBCB0;
defparam \DP|IntBus0MUX|stage2|f[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N27
dffeas \DP|R3|q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|OPDR|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|R3|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R3|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R3|q[0] .is_wysiwyg = "true";
defparam \DP|R3|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N5
dffeas \DP|R2|q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|OPDR|q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|R2|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R2|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R2|q[0] .is_wysiwyg = "true";
defparam \DP|R2|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N29
dffeas \DP|R0|q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|OPDR|q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|R0|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R0|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R0|q[0] .is_wysiwyg = "true";
defparam \DP|R0|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N5
dffeas \DP|R1|q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|OPDR|q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|R1|q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R1|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R1|q[0] .is_wysiwyg = "true";
defparam \DP|R1|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N4
cycloneive_lcell_comb \DP|IntBus0MUX|stage2|f[0]~0 (
// Equation(s):
// \DP|IntBus0MUX|stage2|f[0]~0_combout  = (\CU|IB0_SEL [1] & (((\CU|IB0_SEL [0])))) # (!\CU|IB0_SEL [1] & ((\CU|IB0_SEL [0] & ((\DP|R1|q [0]))) # (!\CU|IB0_SEL [0] & (\DP|R0|q [0]))))

	.dataa(\CU|IB0_SEL [1]),
	.datab(\DP|R0|q [0]),
	.datac(\DP|R1|q [0]),
	.datad(\CU|IB0_SEL [0]),
	.cin(gnd),
	.combout(\DP|IntBus0MUX|stage2|f[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus0MUX|stage2|f[0]~0 .lut_mask = 16'hFA44;
defparam \DP|IntBus0MUX|stage2|f[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N14
cycloneive_lcell_comb \DP|IntBus0MUX|stage2|f[0]~1 (
// Equation(s):
// \DP|IntBus0MUX|stage2|f[0]~1_combout  = (\CU|IB0_SEL [1] & ((\DP|IntBus0MUX|stage2|f[0]~0_combout  & (\DP|R3|q [0])) # (!\DP|IntBus0MUX|stage2|f[0]~0_combout  & ((\DP|R2|q [0]))))) # (!\CU|IB0_SEL [1] & (((\DP|IntBus0MUX|stage2|f[0]~0_combout ))))

	.dataa(\DP|R3|q [0]),
	.datab(\CU|IB0_SEL [1]),
	.datac(\DP|R2|q [0]),
	.datad(\DP|IntBus0MUX|stage2|f[0]~0_combout ),
	.cin(gnd),
	.combout(\DP|IntBus0MUX|stage2|f[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus0MUX|stage2|f[0]~1 .lut_mask = 16'hBBC0;
defparam \DP|IntBus0MUX|stage2|f[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N28
cycloneive_lcell_comb \DP|IntBus1MUX|stage2|f[0]~0 (
// Equation(s):
// \DP|IntBus1MUX|stage2|f[0]~0_combout  = (\CU|IB1_SEL [0] & ((\DP|R1|q [0]) # ((\CU|IB1_SEL [1])))) # (!\CU|IB1_SEL [0] & (((\DP|R0|q [0] & !\CU|IB1_SEL [1]))))

	.dataa(\CU|IB1_SEL [0]),
	.datab(\DP|R1|q [0]),
	.datac(\DP|R0|q [0]),
	.datad(\CU|IB1_SEL [1]),
	.cin(gnd),
	.combout(\DP|IntBus1MUX|stage2|f[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus1MUX|stage2|f[0]~0 .lut_mask = 16'hAAD8;
defparam \DP|IntBus1MUX|stage2|f[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N4
cycloneive_lcell_comb \DP|IntBus1MUX|stage2|f[0]~1 (
// Equation(s):
// \DP|IntBus1MUX|stage2|f[0]~1_combout  = (\CU|IB1_SEL [1] & ((\DP|IntBus1MUX|stage2|f[0]~0_combout  & (\DP|R3|q [0])) # (!\DP|IntBus1MUX|stage2|f[0]~0_combout  & ((\DP|R2|q [0]))))) # (!\CU|IB1_SEL [1] & (((\DP|IntBus1MUX|stage2|f[0]~0_combout ))))

	.dataa(\DP|R3|q [0]),
	.datab(\CU|IB1_SEL [1]),
	.datac(\DP|R2|q [0]),
	.datad(\DP|IntBus1MUX|stage2|f[0]~0_combout ),
	.cin(gnd),
	.combout(\DP|IntBus1MUX|stage2|f[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus1MUX|stage2|f[0]~1 .lut_mask = 16'hBBC0;
defparam \DP|IntBus1MUX|stage2|f[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N24
cycloneive_lcell_comb \DP|ALU|arith_unit|yselect_mux|f[0]~0 (
// Equation(s):
// \DP|ALU|arith_unit|yselect_mux|f[0]~0_combout  = (\CU|ALU_FS [1] & (\DP|IR|q [0])) # (!\CU|ALU_FS [1] & ((\DP|IntBus1MUX|stage2|f[0]~1_combout )))

	.dataa(\DP|IR|q [0]),
	.datab(gnd),
	.datac(\DP|IntBus1MUX|stage2|f[0]~1_combout ),
	.datad(\CU|ALU_FS [1]),
	.cin(gnd),
	.combout(\DP|ALU|arith_unit|yselect_mux|f[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|arith_unit|yselect_mux|f[0]~0 .lut_mask = 16'hAAF0;
defparam \DP|ALU|arith_unit|yselect_mux|f[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N12
cycloneive_lcell_comb \DP|ALU|arith_unit|addersub|stage0|WideOr0~0 (
// Equation(s):
// \DP|ALU|arith_unit|addersub|stage0|WideOr0~0_combout  = (\DP|ALU|arith_unit|yselect_mux|f[0]~0_combout  & ((\DP|IntBus0MUX|stage2|f[0]~1_combout ))) # (!\DP|ALU|arith_unit|yselect_mux|f[0]~0_combout  & (\CU|ALU_FS [0]))

	.dataa(\CU|ALU_FS [0]),
	.datab(gnd),
	.datac(\DP|IntBus0MUX|stage2|f[0]~1_combout ),
	.datad(\DP|ALU|arith_unit|yselect_mux|f[0]~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU|arith_unit|addersub|stage0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|arith_unit|addersub|stage0|WideOr0~0 .lut_mask = 16'hF0AA;
defparam \DP|ALU|arith_unit|addersub|stage0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N8
cycloneive_lcell_comb \DP|ALU|arith_unit|addersub|stage1|WideXor0~1 (
// Equation(s):
// \DP|ALU|arith_unit|addersub|stage1|WideXor0~1_cout  = CARRY(\DP|ALU|arith_unit|addersub|stage0|WideOr0~0_combout )

	.dataa(gnd),
	.datab(\DP|ALU|arith_unit|addersub|stage0|WideOr0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\DP|ALU|arith_unit|addersub|stage1|WideXor0~1_cout ));
// synopsys translate_off
defparam \DP|ALU|arith_unit|addersub|stage1|WideXor0~1 .lut_mask = 16'h00CC;
defparam \DP|ALU|arith_unit|addersub|stage1|WideXor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N10
cycloneive_lcell_comb \DP|ALU|arith_unit|addersub|stage1|WideXor0~2 (
// Equation(s):
// \DP|ALU|arith_unit|addersub|stage1|WideXor0~2_combout  = (\DP|ALU|arith_unit|addersub|y1sc [1] & ((\DP|IntBus0MUX|stage2|f[1]~3_combout  & (\DP|ALU|arith_unit|addersub|stage1|WideXor0~1_cout  & VCC)) # (!\DP|IntBus0MUX|stage2|f[1]~3_combout  & 
// (!\DP|ALU|arith_unit|addersub|stage1|WideXor0~1_cout )))) # (!\DP|ALU|arith_unit|addersub|y1sc [1] & ((\DP|IntBus0MUX|stage2|f[1]~3_combout  & (!\DP|ALU|arith_unit|addersub|stage1|WideXor0~1_cout )) # (!\DP|IntBus0MUX|stage2|f[1]~3_combout  & 
// ((\DP|ALU|arith_unit|addersub|stage1|WideXor0~1_cout ) # (GND)))))
// \DP|ALU|arith_unit|addersub|stage1|WideXor0~3  = CARRY((\DP|ALU|arith_unit|addersub|y1sc [1] & (!\DP|IntBus0MUX|stage2|f[1]~3_combout  & !\DP|ALU|arith_unit|addersub|stage1|WideXor0~1_cout )) # (!\DP|ALU|arith_unit|addersub|y1sc [1] & 
// ((!\DP|ALU|arith_unit|addersub|stage1|WideXor0~1_cout ) # (!\DP|IntBus0MUX|stage2|f[1]~3_combout ))))

	.dataa(\DP|ALU|arith_unit|addersub|y1sc [1]),
	.datab(\DP|IntBus0MUX|stage2|f[1]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|ALU|arith_unit|addersub|stage1|WideXor0~1_cout ),
	.combout(\DP|ALU|arith_unit|addersub|stage1|WideXor0~2_combout ),
	.cout(\DP|ALU|arith_unit|addersub|stage1|WideXor0~3 ));
// synopsys translate_off
defparam \DP|ALU|arith_unit|addersub|stage1|WideXor0~2 .lut_mask = 16'h9617;
defparam \DP|ALU|arith_unit|addersub|stage1|WideXor0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N12
cycloneive_lcell_comb \DP|ALU|arith_unit|addersub|stage1|WideXor0~4 (
// Equation(s):
// \DP|ALU|arith_unit|addersub|stage1|WideXor0~4_combout  = ((\DP|ALU|arith_unit|addersub|y1sc [2] $ (\DP|IntBus0MUX|stage2|f[2]~7_combout  $ (!\DP|ALU|arith_unit|addersub|stage1|WideXor0~3 )))) # (GND)
// \DP|ALU|arith_unit|addersub|stage1|WideXor0~5  = CARRY((\DP|ALU|arith_unit|addersub|y1sc [2] & ((\DP|IntBus0MUX|stage2|f[2]~7_combout ) # (!\DP|ALU|arith_unit|addersub|stage1|WideXor0~3 ))) # (!\DP|ALU|arith_unit|addersub|y1sc [2] & 
// (\DP|IntBus0MUX|stage2|f[2]~7_combout  & !\DP|ALU|arith_unit|addersub|stage1|WideXor0~3 )))

	.dataa(\DP|ALU|arith_unit|addersub|y1sc [2]),
	.datab(\DP|IntBus0MUX|stage2|f[2]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|ALU|arith_unit|addersub|stage1|WideXor0~3 ),
	.combout(\DP|ALU|arith_unit|addersub|stage1|WideXor0~4_combout ),
	.cout(\DP|ALU|arith_unit|addersub|stage1|WideXor0~5 ));
// synopsys translate_off
defparam \DP|ALU|arith_unit|addersub|stage1|WideXor0~4 .lut_mask = 16'h698E;
defparam \DP|ALU|arith_unit|addersub|stage1|WideXor0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N14
cycloneive_lcell_comb \DP|ALU|arith_unit|addersub|stage1|WideXor0~6 (
// Equation(s):
// \DP|ALU|arith_unit|addersub|stage1|WideXor0~6_combout  = (\DP|ALU|arith_unit|addersub|y1sc [3] & ((\DP|IntBus0MUX|stage2|f[3]~5_combout  & (\DP|ALU|arith_unit|addersub|stage1|WideXor0~5  & VCC)) # (!\DP|IntBus0MUX|stage2|f[3]~5_combout  & 
// (!\DP|ALU|arith_unit|addersub|stage1|WideXor0~5 )))) # (!\DP|ALU|arith_unit|addersub|y1sc [3] & ((\DP|IntBus0MUX|stage2|f[3]~5_combout  & (!\DP|ALU|arith_unit|addersub|stage1|WideXor0~5 )) # (!\DP|IntBus0MUX|stage2|f[3]~5_combout  & 
// ((\DP|ALU|arith_unit|addersub|stage1|WideXor0~5 ) # (GND)))))
// \DP|ALU|arith_unit|addersub|stage1|WideXor0~7  = CARRY((\DP|ALU|arith_unit|addersub|y1sc [3] & (!\DP|IntBus0MUX|stage2|f[3]~5_combout  & !\DP|ALU|arith_unit|addersub|stage1|WideXor0~5 )) # (!\DP|ALU|arith_unit|addersub|y1sc [3] & 
// ((!\DP|ALU|arith_unit|addersub|stage1|WideXor0~5 ) # (!\DP|IntBus0MUX|stage2|f[3]~5_combout ))))

	.dataa(\DP|ALU|arith_unit|addersub|y1sc [3]),
	.datab(\DP|IntBus0MUX|stage2|f[3]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|ALU|arith_unit|addersub|stage1|WideXor0~5 ),
	.combout(\DP|ALU|arith_unit|addersub|stage1|WideXor0~6_combout ),
	.cout(\DP|ALU|arith_unit|addersub|stage1|WideXor0~7 ));
// synopsys translate_off
defparam \DP|ALU|arith_unit|addersub|stage1|WideXor0~6 .lut_mask = 16'h9617;
defparam \DP|ALU|arith_unit|addersub|stage1|WideXor0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N10
cycloneive_lcell_comb \DP|ALU|sr_unit|sr_mux|stage2|f[3]~11 (
// Equation(s):
// \DP|ALU|sr_unit|sr_mux|stage2|f[3]~11_combout  = (\DP|IR|q [1] & ((\DP|IR|q [0] & (\DP|IntBus0MUX|stage2|f[6]~13_combout )) # (!\DP|IR|q [0] & ((\DP|IntBus0MUX|stage2|f[5]~11_combout )))))

	.dataa(\DP|IntBus0MUX|stage2|f[6]~13_combout ),
	.datab(\DP|IR|q [1]),
	.datac(\DP|IntBus0MUX|stage2|f[5]~11_combout ),
	.datad(\DP|IR|q [0]),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|sr_mux|stage2|f[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[3]~11 .lut_mask = 16'h88C0;
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N8
cycloneive_lcell_comb \DP|ALU|sr_unit|sr_mux|stage2|f[3]~10 (
// Equation(s):
// \DP|ALU|sr_unit|sr_mux|stage2|f[3]~10_combout  = (!\DP|IR|q [1] & ((\DP|IR|q [0] & (\DP|IntBus0MUX|stage2|f[4]~9_combout )) # (!\DP|IR|q [0] & ((\DP|IntBus0MUX|stage2|f[3]~5_combout )))))

	.dataa(\DP|IR|q [0]),
	.datab(\DP|IntBus0MUX|stage2|f[4]~9_combout ),
	.datac(\DP|IR|q [1]),
	.datad(\DP|IntBus0MUX|stage2|f[3]~5_combout ),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|sr_mux|stage2|f[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[3]~10 .lut_mask = 16'h0D08;
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N20
cycloneive_lcell_comb \DP|ALU|sr_unit|sr_mux|stage2|f[3]~12 (
// Equation(s):
// \DP|ALU|sr_unit|sr_mux|stage2|f[3]~12_combout  = (\DP|ALU|sr_unit|sr_mux|stage2|f[0]~2_combout  & (((\DP|IntBus1MUX|stage2|f[3]~7_combout )))) # (!\DP|ALU|sr_unit|sr_mux|stage2|f[0]~2_combout  & ((\DP|ALU|sr_unit|sr_mux|stage2|f[3]~11_combout ) # 
// ((\DP|ALU|sr_unit|sr_mux|stage2|f[3]~10_combout ))))

	.dataa(\DP|ALU|sr_unit|sr_mux|stage2|f[3]~11_combout ),
	.datab(\DP|ALU|sr_unit|sr_mux|stage2|f[3]~10_combout ),
	.datac(\DP|ALU|sr_unit|sr_mux|stage2|f[0]~2_combout ),
	.datad(\DP|IntBus1MUX|stage2|f[3]~7_combout ),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|sr_mux|stage2|f[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[3]~12 .lut_mask = 16'hFE0E;
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N2
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[3]~17 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[3]~17_combout  = (\CU|ALU_FS [2] & (\CU|ALU_FS [3])) # (!\CU|ALU_FS [2] & ((\CU|ALU_FS [3] & ((\DP|ALU|sr_unit|sr_mux|stage2|f[3]~12_combout ))) # (!\CU|ALU_FS [3] & (\DP|ALU|arith_unit|addersub|stage1|WideXor0~6_combout ))))

	.dataa(\CU|ALU_FS [2]),
	.datab(\CU|ALU_FS [3]),
	.datac(\DP|ALU|arith_unit|addersub|stage1|WideXor0~6_combout ),
	.datad(\DP|ALU|sr_unit|sr_mux|stage2|f[3]~12_combout ),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[3]~17 .lut_mask = 16'hDC98;
defparam \DP|IntBus2MUX|stage2|f[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N30
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[3]~18 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[3]~18_combout  = (\CU|ALU_FS [2] & ((\DP|IntBus2MUX|stage2|f[3]~17_combout  & (\CU|ALU_FS [1])) # (!\DP|IntBus2MUX|stage2|f[3]~17_combout  & ((\DP|ALU|logic_unit|logic_mux|stage2|f[3]~3_combout ))))) # (!\CU|ALU_FS [2] & 
// (((\DP|IntBus2MUX|stage2|f[3]~17_combout ))))

	.dataa(\CU|ALU_FS [2]),
	.datab(\CU|ALU_FS [1]),
	.datac(\DP|ALU|logic_unit|logic_mux|stage2|f[3]~3_combout ),
	.datad(\DP|IntBus2MUX|stage2|f[3]~17_combout ),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[3]~18 .lut_mask = 16'hDDA0;
defparam \DP|IntBus2MUX|stage2|f[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N0
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[1]~1 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[1]~1_combout  = (\CU|IB2_SEL [0] & \CU|IB2_SEL [1])

	.dataa(\CU|IB2_SEL [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CU|IB2_SEL [1]),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[1]~1 .lut_mask = 16'hAA00;
defparam \DP|IntBus2MUX|stage2|f[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N10
cycloneive_lcell_comb \DP|hwstack|tos3~3 (
// Equation(s):
// \DP|hwstack|tos3~3_combout  = (\CU|push~q  & (\DP|hwstack|tos2 [3] & !\Reset~input_o ))

	.dataa(\CU|push~q ),
	.datab(gnd),
	.datac(\DP|hwstack|tos2 [3]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\DP|hwstack|tos3~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos3~3 .lut_mask = 16'h00A0;
defparam \DP|hwstack|tos3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N11
dffeas \DP|hwstack|tos3[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos3[3] .is_wysiwyg = "true";
defparam \DP|hwstack|tos3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N8
cycloneive_lcell_comb \DP|hwstack|tos2~3 (
// Equation(s):
// \DP|hwstack|tos2~3_combout  = (\CU|push~q  & ((\DP|hwstack|tos1 [3]))) # (!\CU|push~q  & (\DP|hwstack|tos3 [3]))

	.dataa(\DP|hwstack|tos3 [3]),
	.datab(gnd),
	.datac(\DP|hwstack|tos1 [3]),
	.datad(\CU|push~q ),
	.cin(gnd),
	.combout(\DP|hwstack|tos2~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos2~3 .lut_mask = 16'hF0AA;
defparam \DP|hwstack|tos2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N9
dffeas \DP|hwstack|tos2[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos2[3] .is_wysiwyg = "true";
defparam \DP|hwstack|tos2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N26
cycloneive_lcell_comb \DP|hwstack|tos1~3 (
// Equation(s):
// \DP|hwstack|tos1~3_combout  = (\CU|push~q  & (\DP|hwstack|tos [3])) # (!\CU|push~q  & ((\DP|hwstack|tos2 [3])))

	.dataa(gnd),
	.datab(\DP|hwstack|tos [3]),
	.datac(\DP|hwstack|tos2 [3]),
	.datad(\CU|push~q ),
	.cin(gnd),
	.combout(\DP|hwstack|tos1~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos1~3 .lut_mask = 16'hCCF0;
defparam \DP|hwstack|tos1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N27
dffeas \DP|hwstack|tos1[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos1[3] .is_wysiwyg = "true";
defparam \DP|hwstack|tos1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N0
cycloneive_lcell_comb \DP|hwstack|tos~4 (
// Equation(s):
// \DP|hwstack|tos~4_combout  = (\CU|push~q  & ((\DP|hwstack|dout[3]~3_combout ))) # (!\CU|push~q  & (\DP|hwstack|tos1 [3]))

	.dataa(\CU|push~q ),
	.datab(gnd),
	.datac(\DP|hwstack|tos1 [3]),
	.datad(\DP|hwstack|dout[3]~3_combout ),
	.cin(gnd),
	.combout(\DP|hwstack|tos~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos~4 .lut_mask = 16'hFA50;
defparam \DP|hwstack|tos~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N1
dffeas \DP|hwstack|tos[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos[3] .is_wysiwyg = "true";
defparam \DP|hwstack|tos[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N17
dffeas \DP|hwstack|dout[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|dout[3]~3_combout ),
	.asdata(\DP|hwstack|tos [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CU|push~q ),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|dout[3] .is_wysiwyg = "true";
defparam \DP|hwstack|dout[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N15
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N22
cycloneive_lcell_comb \DP|IPDR|q~4 (
// Equation(s):
// \DP|IPDR|q~4_combout  = (\SW[3]~input_o  & !\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[3]~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\DP|IPDR|q~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IPDR|q~4 .lut_mask = 16'h00F0;
defparam \DP|IPDR|q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N4
cycloneive_lcell_comb \CU|LD_IPDR~0 (
// Equation(s):
// \CU|LD_IPDR~0_combout  = (\CU|Decoder1~5_combout  & \CU|LD_MABR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CU|Decoder1~5_combout ),
	.datad(\CU|LD_MABR~q ),
	.cin(gnd),
	.combout(\CU|LD_IPDR~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|LD_IPDR~0 .lut_mask = 16'hF000;
defparam \CU|LD_IPDR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N5
dffeas \CU|LD_IPDR (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\CU|LD_IPDR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|LD_IPDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|LD_IPDR .is_wysiwyg = "true";
defparam \CU|LD_IPDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N26
cycloneive_lcell_comb \DP|IPDR|q[3]~1 (
// Equation(s):
// \DP|IPDR|q[3]~1_combout  = (\CU|LD_IPDR~q ) # (\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CU|LD_IPDR~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\DP|IPDR|q[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IPDR|q[3]~1 .lut_mask = 16'hFFF0;
defparam \DP|IPDR|q[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N23
dffeas \DP|IPDR|q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|IPDR|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|IPDR|q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|IPDR|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|IPDR|q[3] .is_wysiwyg = "true";
defparam \DP|IPDR|q[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y14_N0
cycloneive_ram_block \DP|DM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\CU|RW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\DP|IntBus2MUX|stage2|f[7]~32_combout ,\DP|IntBus2MUX|stage2|f[6]~30_combout ,\DP|IntBus2MUX|stage2|f[5]~26_combout ,\DP|hwstack|dout[4]~4_combout ,\DP|hwstack|dout[3]~3_combout ,\DP|hwstack|dout[2]~2_combout ,\DP|hwstack|dout[1]~1_combout ,
\DP|hwstack|dout[0]~0_combout }),
	.portaaddr({\DP|MAR|q [9],\DP|MAR|q [8],\DP|MAR|q [7],\DP|MAR|q [6],\DP|MAR|q [5],\DP|MAR|q [4],\DP|MAR|q [3],\DP|MAR|q [2],\DP|MAR|q [1],\DP|MAR|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DP|DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DP|DM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DP|DM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DP|DM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "cjbRISC_HMMIOP_DP_v:DP|cjb_DM_HMMIOP_v:DM|altsyncram:altsyncram_component|altsyncram_q7g1:auto_generated|ALTSYNCRAM";
defparam \DP|DM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \DP|DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DP|DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \DP|DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DP|DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DP|DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DP|DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \DP|DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DP|DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DP|DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \DP|DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \DP|DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \DP|DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DP|DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \DP|DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \DP|DM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N12
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[3]~15 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[3]~15_combout  = (\DP|IntBus2MUX|stage2|f[1]~1_combout  & (((\DP|IntBus2MUX|stage2|f[6]~0_combout )))) # (!\DP|IntBus2MUX|stage2|f[1]~1_combout  & ((\DP|IntBus2MUX|stage2|f[6]~0_combout  & 
// ((\DP|DM|altsyncram_component|auto_generated|q_a [3]))) # (!\DP|IntBus2MUX|stage2|f[6]~0_combout  & (\DP|IntBus0MUX|stage2|f[3]~5_combout ))))

	.dataa(\DP|IntBus2MUX|stage2|f[1]~1_combout ),
	.datab(\DP|IntBus0MUX|stage2|f[3]~5_combout ),
	.datac(\DP|IntBus2MUX|stage2|f[6]~0_combout ),
	.datad(\DP|DM|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[3]~15 .lut_mask = 16'hF4A4;
defparam \DP|IntBus2MUX|stage2|f[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N2
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[3]~16 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[3]~16_combout  = (\DP|IntBus2MUX|stage2|f[1]~1_combout  & ((\DP|IntBus2MUX|stage2|f[3]~15_combout  & (\DP|hwstack|dout [3])) # (!\DP|IntBus2MUX|stage2|f[3]~15_combout  & ((\DP|IPDR|q [3]))))) # 
// (!\DP|IntBus2MUX|stage2|f[1]~1_combout  & (((\DP|IntBus2MUX|stage2|f[3]~15_combout ))))

	.dataa(\DP|IntBus2MUX|stage2|f[1]~1_combout ),
	.datab(\DP|hwstack|dout [3]),
	.datac(\DP|IPDR|q [3]),
	.datad(\DP|IntBus2MUX|stage2|f[3]~15_combout ),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[3]~16 .lut_mask = 16'hDDA0;
defparam \DP|IntBus2MUX|stage2|f[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N16
cycloneive_lcell_comb \DP|hwstack|dout[3]~3 (
// Equation(s):
// \DP|hwstack|dout[3]~3_combout  = (\DP|IntBus2MUX|stage2|f[1]~6_combout  & (\DP|IntBus2MUX|stage2|f[3]~18_combout )) # (!\DP|IntBus2MUX|stage2|f[1]~6_combout  & ((\DP|IntBus2MUX|stage2|f[3]~16_combout )))

	.dataa(\DP|IntBus2MUX|stage2|f[3]~18_combout ),
	.datab(\DP|IntBus2MUX|stage2|f[1]~6_combout ),
	.datac(gnd),
	.datad(\DP|IntBus2MUX|stage2|f[3]~16_combout ),
	.cin(gnd),
	.combout(\DP|hwstack|dout[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|dout[3]~3 .lut_mask = 16'hBB88;
defparam \DP|hwstack|dout[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N18
cycloneive_lcell_comb \DP|OPDR|q~4 (
// Equation(s):
// \DP|OPDR|q~4_combout  = (!\Reset~input_o  & \DP|hwstack|dout[3]~3_combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\DP|hwstack|dout[3]~3_combout ),
	.cin(gnd),
	.combout(\DP|OPDR|q~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|OPDR|q~4 .lut_mask = 16'h3300;
defparam \DP|OPDR|q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N31
dffeas \DP|R2|q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|OPDR|q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|R2|q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|R2|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|R2|q[3] .is_wysiwyg = "true";
defparam \DP|R2|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N8
cycloneive_lcell_comb \DP|IntBus1MUX|stage2|f[3]~6 (
// Equation(s):
// \DP|IntBus1MUX|stage2|f[3]~6_combout  = (\CU|IB1_SEL [1] & ((\DP|R2|q [3]) # ((\CU|IB1_SEL [0])))) # (!\CU|IB1_SEL [1] & (((\DP|R0|q [3] & !\CU|IB1_SEL [0]))))

	.dataa(\DP|R2|q [3]),
	.datab(\CU|IB1_SEL [1]),
	.datac(\DP|R0|q [3]),
	.datad(\CU|IB1_SEL [0]),
	.cin(gnd),
	.combout(\DP|IntBus1MUX|stage2|f[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus1MUX|stage2|f[3]~6 .lut_mask = 16'hCCB8;
defparam \DP|IntBus1MUX|stage2|f[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N0
cycloneive_lcell_comb \DP|IntBus1MUX|stage2|f[3]~7 (
// Equation(s):
// \DP|IntBus1MUX|stage2|f[3]~7_combout  = (\DP|IntBus1MUX|stage2|f[3]~6_combout  & (((\DP|R3|q [3])) # (!\CU|IB1_SEL [0]))) # (!\DP|IntBus1MUX|stage2|f[3]~6_combout  & (\CU|IB1_SEL [0] & (\DP|R1|q [3])))

	.dataa(\DP|IntBus1MUX|stage2|f[3]~6_combout ),
	.datab(\CU|IB1_SEL [0]),
	.datac(\DP|R1|q [3]),
	.datad(\DP|R3|q [3]),
	.cin(gnd),
	.combout(\DP|IntBus1MUX|stage2|f[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus1MUX|stage2|f[3]~7 .lut_mask = 16'hEA62;
defparam \DP|IntBus1MUX|stage2|f[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N30
cycloneive_lcell_comb \DP|ALU|arith_unit|addersub|y1sc[3] (
// Equation(s):
// \DP|ALU|arith_unit|addersub|y1sc [3] = \CU|ALU_FS [0] $ (((!\CU|ALU_FS [1] & \DP|IntBus1MUX|stage2|f[3]~7_combout )))

	.dataa(\CU|ALU_FS [0]),
	.datab(\CU|ALU_FS [1]),
	.datac(gnd),
	.datad(\DP|IntBus1MUX|stage2|f[3]~7_combout ),
	.cin(gnd),
	.combout(\DP|ALU|arith_unit|addersub|y1sc [3]),
	.cout());
// synopsys translate_off
defparam \DP|ALU|arith_unit|addersub|y1sc[3] .lut_mask = 16'h99AA;
defparam \DP|ALU|arith_unit|addersub|y1sc[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N16
cycloneive_lcell_comb \DP|ALU|arith_unit|addersub|stage1|WideXor0~8 (
// Equation(s):
// \DP|ALU|arith_unit|addersub|stage1|WideXor0~8_combout  = ((\DP|ALU|arith_unit|addersub|y1sc [4] $ (\DP|IntBus0MUX|stage2|f[4]~9_combout  $ (!\DP|ALU|arith_unit|addersub|stage1|WideXor0~7 )))) # (GND)
// \DP|ALU|arith_unit|addersub|stage1|WideXor0~9  = CARRY((\DP|ALU|arith_unit|addersub|y1sc [4] & ((\DP|IntBus0MUX|stage2|f[4]~9_combout ) # (!\DP|ALU|arith_unit|addersub|stage1|WideXor0~7 ))) # (!\DP|ALU|arith_unit|addersub|y1sc [4] & 
// (\DP|IntBus0MUX|stage2|f[4]~9_combout  & !\DP|ALU|arith_unit|addersub|stage1|WideXor0~7 )))

	.dataa(\DP|ALU|arith_unit|addersub|y1sc [4]),
	.datab(\DP|IntBus0MUX|stage2|f[4]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|ALU|arith_unit|addersub|stage1|WideXor0~7 ),
	.combout(\DP|ALU|arith_unit|addersub|stage1|WideXor0~8_combout ),
	.cout(\DP|ALU|arith_unit|addersub|stage1|WideXor0~9 ));
// synopsys translate_off
defparam \DP|ALU|arith_unit|addersub|stage1|WideXor0~8 .lut_mask = 16'h698E;
defparam \DP|ALU|arith_unit|addersub|stage1|WideXor0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N20
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[4]~21 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[4]~21_combout  = (\CU|ALU_FS [2] & ((\CU|ALU_FS [3]) # ((\DP|ALU|logic_unit|logic_mux|stage2|f[4]~4_combout )))) # (!\CU|ALU_FS [2] & (!\CU|ALU_FS [3] & ((\DP|ALU|arith_unit|addersub|stage1|WideXor0~8_combout ))))

	.dataa(\CU|ALU_FS [2]),
	.datab(\CU|ALU_FS [3]),
	.datac(\DP|ALU|logic_unit|logic_mux|stage2|f[4]~4_combout ),
	.datad(\DP|ALU|arith_unit|addersub|stage1|WideXor0~8_combout ),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[4]~21 .lut_mask = 16'hB9A8;
defparam \DP|IntBus2MUX|stage2|f[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N2
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[4]~22 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[4]~22_combout  = (\CU|ALU_FS [3] & ((\DP|IntBus2MUX|stage2|f[4]~21_combout  & (\CU|ALU_FS [0])) # (!\DP|IntBus2MUX|stage2|f[4]~21_combout  & ((\DP|ALU|sr_unit|sr_mux|stage2|f[4]~15_combout ))))) # (!\CU|ALU_FS [3] & 
// (((\DP|IntBus2MUX|stage2|f[4]~21_combout ))))

	.dataa(\CU|ALU_FS [0]),
	.datab(\DP|ALU|sr_unit|sr_mux|stage2|f[4]~15_combout ),
	.datac(\CU|ALU_FS [3]),
	.datad(\DP|IntBus2MUX|stage2|f[4]~21_combout ),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[4]~22 .lut_mask = 16'hAFC0;
defparam \DP|IntBus2MUX|stage2|f[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N12
cycloneive_lcell_comb \DP|hwstack|tos3~4 (
// Equation(s):
// \DP|hwstack|tos3~4_combout  = (\DP|hwstack|tos2 [4] & (\CU|push~q  & !\Reset~input_o ))

	.dataa(gnd),
	.datab(\DP|hwstack|tos2 [4]),
	.datac(\CU|push~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\DP|hwstack|tos3~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos3~4 .lut_mask = 16'h00C0;
defparam \DP|hwstack|tos3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N13
dffeas \DP|hwstack|tos3[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos3[4] .is_wysiwyg = "true";
defparam \DP|hwstack|tos3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N28
cycloneive_lcell_comb \DP|hwstack|tos2~4 (
// Equation(s):
// \DP|hwstack|tos2~4_combout  = (\CU|push~q  & ((\DP|hwstack|tos1 [4]))) # (!\CU|push~q  & (\DP|hwstack|tos3 [4]))

	.dataa(\DP|hwstack|tos3 [4]),
	.datab(\DP|hwstack|tos1 [4]),
	.datac(\CU|push~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|hwstack|tos2~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos2~4 .lut_mask = 16'hCACA;
defparam \DP|hwstack|tos2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N29
dffeas \DP|hwstack|tos2[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos2[4] .is_wysiwyg = "true";
defparam \DP|hwstack|tos2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N18
cycloneive_lcell_comb \DP|hwstack|tos1~4 (
// Equation(s):
// \DP|hwstack|tos1~4_combout  = (\CU|push~q  & ((\DP|hwstack|tos [4]))) # (!\CU|push~q  & (\DP|hwstack|tos2 [4]))

	.dataa(gnd),
	.datab(\DP|hwstack|tos2 [4]),
	.datac(\CU|push~q ),
	.datad(\DP|hwstack|tos [4]),
	.cin(gnd),
	.combout(\DP|hwstack|tos1~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos1~4 .lut_mask = 16'hFC0C;
defparam \DP|hwstack|tos1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N19
dffeas \DP|hwstack|tos1[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos1[4] .is_wysiwyg = "true";
defparam \DP|hwstack|tos1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N16
cycloneive_lcell_comb \DP|hwstack|tos~5 (
// Equation(s):
// \DP|hwstack|tos~5_combout  = (\CU|push~q  & ((\DP|hwstack|dout[4]~4_combout ))) # (!\CU|push~q  & (\DP|hwstack|tos1 [4]))

	.dataa(gnd),
	.datab(\DP|hwstack|tos1 [4]),
	.datac(\CU|push~q ),
	.datad(\DP|hwstack|dout[4]~4_combout ),
	.cin(gnd),
	.combout(\DP|hwstack|tos~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos~5 .lut_mask = 16'hFC0C;
defparam \DP|hwstack|tos~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N17
dffeas \DP|hwstack|tos[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos[4] .is_wysiwyg = "true";
defparam \DP|hwstack|tos[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N25
dffeas \DP|hwstack|dout[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|dout[4]~4_combout ),
	.asdata(\DP|hwstack|tos [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CU|push~q ),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|dout[4] .is_wysiwyg = "true";
defparam \DP|hwstack|dout[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \PB1~input (
	.i(PB1),
	.ibar(gnd),
	.o(\PB1~input_o ));
// synopsys translate_off
defparam \PB1~input .bus_hold = "false";
defparam \PB1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N20
cycloneive_lcell_comb \DP|IPDR|q~5 (
// Equation(s):
// \DP|IPDR|q~5_combout  = (\PB1~input_o  & !\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PB1~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\DP|IPDR|q~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IPDR|q~5 .lut_mask = 16'h00F0;
defparam \DP|IPDR|q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N21
dffeas \DP|IPDR|q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|IPDR|q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|IPDR|q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|IPDR|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|IPDR|q[4] .is_wysiwyg = "true";
defparam \DP|IPDR|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N24
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[4]~19 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[4]~19_combout  = (\DP|IntBus2MUX|stage2|f[1]~1_combout  & ((\DP|IPDR|q [4]) # ((\DP|IntBus2MUX|stage2|f[6]~0_combout )))) # (!\DP|IntBus2MUX|stage2|f[1]~1_combout  & (((!\DP|IntBus2MUX|stage2|f[6]~0_combout  & 
// \DP|IntBus0MUX|stage2|f[4]~9_combout ))))

	.dataa(\DP|IPDR|q [4]),
	.datab(\DP|IntBus2MUX|stage2|f[1]~1_combout ),
	.datac(\DP|IntBus2MUX|stage2|f[6]~0_combout ),
	.datad(\DP|IntBus0MUX|stage2|f[4]~9_combout ),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[4]~19 .lut_mask = 16'hCBC8;
defparam \DP|IntBus2MUX|stage2|f[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N10
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[4]~20 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[4]~20_combout  = (\DP|IntBus2MUX|stage2|f[6]~0_combout  & ((\DP|IntBus2MUX|stage2|f[4]~19_combout  & (\DP|hwstack|dout [4])) # (!\DP|IntBus2MUX|stage2|f[4]~19_combout  & ((\DP|DM|altsyncram_component|auto_generated|q_a [4]))))) # 
// (!\DP|IntBus2MUX|stage2|f[6]~0_combout  & (((\DP|IntBus2MUX|stage2|f[4]~19_combout ))))

	.dataa(\DP|IntBus2MUX|stage2|f[6]~0_combout ),
	.datab(\DP|hwstack|dout [4]),
	.datac(\DP|IntBus2MUX|stage2|f[4]~19_combout ),
	.datad(\DP|DM|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[4]~20 .lut_mask = 16'hDAD0;
defparam \DP|IntBus2MUX|stage2|f[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N24
cycloneive_lcell_comb \DP|hwstack|dout[4]~4 (
// Equation(s):
// \DP|hwstack|dout[4]~4_combout  = (\DP|IntBus2MUX|stage2|f[1]~6_combout  & (\DP|IntBus2MUX|stage2|f[4]~22_combout )) # (!\DP|IntBus2MUX|stage2|f[1]~6_combout  & ((\DP|IntBus2MUX|stage2|f[4]~20_combout )))

	.dataa(\DP|IntBus2MUX|stage2|f[1]~6_combout ),
	.datab(\DP|IntBus2MUX|stage2|f[4]~22_combout ),
	.datac(gnd),
	.datad(\DP|IntBus2MUX|stage2|f[4]~20_combout ),
	.cin(gnd),
	.combout(\DP|hwstack|dout[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|dout[4]~4 .lut_mask = 16'hDD88;
defparam \DP|hwstack|dout[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N0
cycloneive_lcell_comb \DP|MAXR|q~4 (
// Equation(s):
// \DP|MAXR|q~4_combout  = (\CU|Decoder1~1_combout  & (\DP|PC|q [4])) # (!\CU|Decoder1~1_combout  & ((\DP|hwstack|dout[4]~4_combout )))

	.dataa(\CU|Decoder1~1_combout ),
	.datab(gnd),
	.datac(\DP|PC|q [4]),
	.datad(\DP|hwstack|dout[4]~4_combout ),
	.cin(gnd),
	.combout(\DP|MAXR|q~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MAXR|q~4 .lut_mask = 16'hF5A0;
defparam \DP|MAXR|q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N1
dffeas \DP|MAXR|q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|MAXR|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|MABR|q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MAXR|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MAXR|q[4] .is_wysiwyg = "true";
defparam \DP|MAXR|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N12
cycloneive_lcell_comb \DP|MAXR|q~3 (
// Equation(s):
// \DP|MAXR|q~3_combout  = (\CU|Decoder1~1_combout  & ((\DP|PC|q [3]))) # (!\CU|Decoder1~1_combout  & (\DP|hwstack|dout[3]~3_combout ))

	.dataa(\CU|Decoder1~1_combout ),
	.datab(gnd),
	.datac(\DP|hwstack|dout[3]~3_combout ),
	.datad(\DP|PC|q [3]),
	.cin(gnd),
	.combout(\DP|MAXR|q~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MAXR|q~3 .lut_mask = 16'hFA50;
defparam \DP|MAXR|q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N13
dffeas \DP|MAXR|q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|MAXR|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|MABR|q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MAXR|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MAXR|q[3] .is_wysiwyg = "true";
defparam \DP|MAXR|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N28
cycloneive_lcell_comb \DP|MABR|q~3 (
// Equation(s):
// \DP|MABR|q~3_combout  = (\CU|Decoder1~1_combout  & ((\DP|PM|altsyncram_component|auto_generated|q_a [2]))) # (!\CU|Decoder1~1_combout  & (\DP|PM|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\DP|PM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\CU|Decoder1~1_combout ),
	.datac(gnd),
	.datad(\DP|PM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DP|MABR|q~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MABR|q~3 .lut_mask = 16'hEE22;
defparam \DP|MABR|q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N29
dffeas \DP|MABR|q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|MABR|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|MABR|q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MABR|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MABR|q[2] .is_wysiwyg = "true";
defparam \DP|MABR|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N26
cycloneive_lcell_comb \DP|MABR|q~2 (
// Equation(s):
// \DP|MABR|q~2_combout  = (!\Reset~input_o  & (\CU|Decoder1~1_combout  & \DP|PM|altsyncram_component|auto_generated|q_a [1]))

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\CU|Decoder1~1_combout ),
	.datad(\DP|PM|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\DP|MABR|q~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MABR|q~2 .lut_mask = 16'h5000;
defparam \DP|MABR|q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N27
dffeas \DP|MABR|q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|MABR|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|MABR|q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MABR|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MABR|q[1] .is_wysiwyg = "true";
defparam \DP|MABR|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N8
cycloneive_lcell_comb \DP|MABR|q~1 (
// Equation(s):
// \DP|MABR|q~1_combout  = (!\Reset~input_o  & (\CU|Decoder1~1_combout  & \DP|PM|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\CU|Decoder1~1_combout ),
	.datad(\DP|PM|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\DP|MABR|q~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MABR|q~1 .lut_mask = 16'h5000;
defparam \DP|MABR|q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N9
dffeas \DP|MABR|q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|MABR|q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|MABR|q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MABR|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MABR|q[0] .is_wysiwyg = "true";
defparam \DP|MABR|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N0
cycloneive_lcell_comb \DP|MAR|q[0]~10 (
// Equation(s):
// \DP|MAR|q[0]~10_combout  = (\DP|MAXR|q [0] & (\DP|MABR|q [0] $ (VCC))) # (!\DP|MAXR|q [0] & (\DP|MABR|q [0] & VCC))
// \DP|MAR|q[0]~11  = CARRY((\DP|MAXR|q [0] & \DP|MABR|q [0]))

	.dataa(\DP|MAXR|q [0]),
	.datab(\DP|MABR|q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DP|MAR|q[0]~10_combout ),
	.cout(\DP|MAR|q[0]~11 ));
// synopsys translate_off
defparam \DP|MAR|q[0]~10 .lut_mask = 16'h6688;
defparam \DP|MAR|q[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N2
cycloneive_lcell_comb \DP|MAR|q[1]~13 (
// Equation(s):
// \DP|MAR|q[1]~13_combout  = (\DP|MAXR|q [1] & ((\DP|MABR|q [1] & (\DP|MAR|q[0]~11  & VCC)) # (!\DP|MABR|q [1] & (!\DP|MAR|q[0]~11 )))) # (!\DP|MAXR|q [1] & ((\DP|MABR|q [1] & (!\DP|MAR|q[0]~11 )) # (!\DP|MABR|q [1] & ((\DP|MAR|q[0]~11 ) # (GND)))))
// \DP|MAR|q[1]~14  = CARRY((\DP|MAXR|q [1] & (!\DP|MABR|q [1] & !\DP|MAR|q[0]~11 )) # (!\DP|MAXR|q [1] & ((!\DP|MAR|q[0]~11 ) # (!\DP|MABR|q [1]))))

	.dataa(\DP|MAXR|q [1]),
	.datab(\DP|MABR|q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|MAR|q[0]~11 ),
	.combout(\DP|MAR|q[1]~13_combout ),
	.cout(\DP|MAR|q[1]~14 ));
// synopsys translate_off
defparam \DP|MAR|q[1]~13 .lut_mask = 16'h9617;
defparam \DP|MAR|q[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N4
cycloneive_lcell_comb \DP|MAR|q[2]~15 (
// Equation(s):
// \DP|MAR|q[2]~15_combout  = ((\DP|MAXR|q [2] $ (\DP|MABR|q [2] $ (!\DP|MAR|q[1]~14 )))) # (GND)
// \DP|MAR|q[2]~16  = CARRY((\DP|MAXR|q [2] & ((\DP|MABR|q [2]) # (!\DP|MAR|q[1]~14 ))) # (!\DP|MAXR|q [2] & (\DP|MABR|q [2] & !\DP|MAR|q[1]~14 )))

	.dataa(\DP|MAXR|q [2]),
	.datab(\DP|MABR|q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|MAR|q[1]~14 ),
	.combout(\DP|MAR|q[2]~15_combout ),
	.cout(\DP|MAR|q[2]~16 ));
// synopsys translate_off
defparam \DP|MAR|q[2]~15 .lut_mask = 16'h698E;
defparam \DP|MAR|q[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N6
cycloneive_lcell_comb \DP|MAR|q[3]~17 (
// Equation(s):
// \DP|MAR|q[3]~17_combout  = (\DP|MABR|q [3] & ((\DP|MAXR|q [3] & (\DP|MAR|q[2]~16  & VCC)) # (!\DP|MAXR|q [3] & (!\DP|MAR|q[2]~16 )))) # (!\DP|MABR|q [3] & ((\DP|MAXR|q [3] & (!\DP|MAR|q[2]~16 )) # (!\DP|MAXR|q [3] & ((\DP|MAR|q[2]~16 ) # (GND)))))
// \DP|MAR|q[3]~18  = CARRY((\DP|MABR|q [3] & (!\DP|MAXR|q [3] & !\DP|MAR|q[2]~16 )) # (!\DP|MABR|q [3] & ((!\DP|MAR|q[2]~16 ) # (!\DP|MAXR|q [3]))))

	.dataa(\DP|MABR|q [3]),
	.datab(\DP|MAXR|q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|MAR|q[2]~16 ),
	.combout(\DP|MAR|q[3]~17_combout ),
	.cout(\DP|MAR|q[3]~18 ));
// synopsys translate_off
defparam \DP|MAR|q[3]~17 .lut_mask = 16'h9617;
defparam \DP|MAR|q[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N8
cycloneive_lcell_comb \DP|MAR|q[4]~19 (
// Equation(s):
// \DP|MAR|q[4]~19_combout  = ((\DP|MABR|q [4] $ (\DP|MAXR|q [4] $ (!\DP|MAR|q[3]~18 )))) # (GND)
// \DP|MAR|q[4]~20  = CARRY((\DP|MABR|q [4] & ((\DP|MAXR|q [4]) # (!\DP|MAR|q[3]~18 ))) # (!\DP|MABR|q [4] & (\DP|MAXR|q [4] & !\DP|MAR|q[3]~18 )))

	.dataa(\DP|MABR|q [4]),
	.datab(\DP|MAXR|q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|MAR|q[3]~18 ),
	.combout(\DP|MAR|q[4]~19_combout ),
	.cout(\DP|MAR|q[4]~20 ));
// synopsys translate_off
defparam \DP|MAR|q[4]~19 .lut_mask = 16'h698E;
defparam \DP|MAR|q[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N10
cycloneive_lcell_comb \DP|MAR|q[5]~21 (
// Equation(s):
// \DP|MAR|q[5]~21_combout  = (\DP|MAXR|q [5] & ((\DP|MABR|q [5] & (\DP|MAR|q[4]~20  & VCC)) # (!\DP|MABR|q [5] & (!\DP|MAR|q[4]~20 )))) # (!\DP|MAXR|q [5] & ((\DP|MABR|q [5] & (!\DP|MAR|q[4]~20 )) # (!\DP|MABR|q [5] & ((\DP|MAR|q[4]~20 ) # (GND)))))
// \DP|MAR|q[5]~22  = CARRY((\DP|MAXR|q [5] & (!\DP|MABR|q [5] & !\DP|MAR|q[4]~20 )) # (!\DP|MAXR|q [5] & ((!\DP|MAR|q[4]~20 ) # (!\DP|MABR|q [5]))))

	.dataa(\DP|MAXR|q [5]),
	.datab(\DP|MABR|q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|MAR|q[4]~20 ),
	.combout(\DP|MAR|q[5]~21_combout ),
	.cout(\DP|MAR|q[5]~22 ));
// synopsys translate_off
defparam \DP|MAR|q[5]~21 .lut_mask = 16'h9617;
defparam \DP|MAR|q[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N12
cycloneive_lcell_comb \DP|MAR|q[6]~23 (
// Equation(s):
// \DP|MAR|q[6]~23_combout  = ((\DP|MAXR|q [6] $ (\DP|MABR|q [6] $ (!\DP|MAR|q[5]~22 )))) # (GND)
// \DP|MAR|q[6]~24  = CARRY((\DP|MAXR|q [6] & ((\DP|MABR|q [6]) # (!\DP|MAR|q[5]~22 ))) # (!\DP|MAXR|q [6] & (\DP|MABR|q [6] & !\DP|MAR|q[5]~22 )))

	.dataa(\DP|MAXR|q [6]),
	.datab(\DP|MABR|q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|MAR|q[5]~22 ),
	.combout(\DP|MAR|q[6]~23_combout ),
	.cout(\DP|MAR|q[6]~24 ));
// synopsys translate_off
defparam \DP|MAR|q[6]~23 .lut_mask = 16'h698E;
defparam \DP|MAR|q[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N14
cycloneive_lcell_comb \DP|MAR|q[7]~25 (
// Equation(s):
// \DP|MAR|q[7]~25_combout  = (\DP|MABR|q [7] & ((\DP|MAXR|q [7] & (\DP|MAR|q[6]~24  & VCC)) # (!\DP|MAXR|q [7] & (!\DP|MAR|q[6]~24 )))) # (!\DP|MABR|q [7] & ((\DP|MAXR|q [7] & (!\DP|MAR|q[6]~24 )) # (!\DP|MAXR|q [7] & ((\DP|MAR|q[6]~24 ) # (GND)))))
// \DP|MAR|q[7]~26  = CARRY((\DP|MABR|q [7] & (!\DP|MAXR|q [7] & !\DP|MAR|q[6]~24 )) # (!\DP|MABR|q [7] & ((!\DP|MAR|q[6]~24 ) # (!\DP|MAXR|q [7]))))

	.dataa(\DP|MABR|q [7]),
	.datab(\DP|MAXR|q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|MAR|q[6]~24 ),
	.combout(\DP|MAR|q[7]~25_combout ),
	.cout(\DP|MAR|q[7]~26 ));
// synopsys translate_off
defparam \DP|MAR|q[7]~25 .lut_mask = 16'h9617;
defparam \DP|MAR|q[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N16
cycloneive_lcell_comb \DP|MAR|q[8]~27 (
// Equation(s):
// \DP|MAR|q[8]~27_combout  = ((\DP|MABR|q [8] $ (\DP|MAXR|q [8] $ (!\DP|MAR|q[7]~26 )))) # (GND)
// \DP|MAR|q[8]~28  = CARRY((\DP|MABR|q [8] & ((\DP|MAXR|q [8]) # (!\DP|MAR|q[7]~26 ))) # (!\DP|MABR|q [8] & (\DP|MAXR|q [8] & !\DP|MAR|q[7]~26 )))

	.dataa(\DP|MABR|q [8]),
	.datab(\DP|MAXR|q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|MAR|q[7]~26 ),
	.combout(\DP|MAR|q[8]~27_combout ),
	.cout(\DP|MAR|q[8]~28 ));
// synopsys translate_off
defparam \DP|MAR|q[8]~27 .lut_mask = 16'h698E;
defparam \DP|MAR|q[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N18
cycloneive_lcell_comb \DP|MAR|q[9]~29 (
// Equation(s):
// \DP|MAR|q[9]~29_combout  = \DP|MAXR|q [9] $ (\DP|MAR|q[8]~28  $ (\DP|MABR|q [9]))

	.dataa(\DP|MAXR|q [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|MABR|q [9]),
	.cin(\DP|MAR|q[8]~28 ),
	.combout(\DP|MAR|q[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MAR|q[9]~29 .lut_mask = 16'hA55A;
defparam \DP|MAR|q[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N30
cycloneive_lcell_comb \DP|MAR|q[7]~12 (
// Equation(s):
// \DP|MAR|q[7]~12_combout  = (\CU|LD_MAR~q ) # (\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CU|LD_MAR~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\DP|MAR|q[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MAR|q[7]~12 .lut_mask = 16'hFFF0;
defparam \DP|MAR|q[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N19
dffeas \DP|MAR|q[9] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\DP|MAR|q[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|MAR|q[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MAR|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MAR|q[9] .is_wysiwyg = "true";
defparam \DP|MAR|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N4
cycloneive_lcell_comb \CU|RST_PC~feeder (
// Equation(s):
// \CU|RST_PC~feeder_combout  = \Reset~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\CU|RST_PC~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CU|RST_PC~feeder .lut_mask = 16'hFF00;
defparam \CU|RST_PC~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N5
dffeas \CU|RST_PC (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\CU|RST_PC~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|RST_PC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|RST_PC .is_wysiwyg = "true";
defparam \CU|RST_PC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N18
cycloneive_lcell_comb \DP|IntBus1MUX|stage2|f[6]~12 (
// Equation(s):
// \DP|IntBus1MUX|stage2|f[6]~12_combout  = (\CU|IB1_SEL [1] & (((\CU|IB1_SEL [0])))) # (!\CU|IB1_SEL [1] & ((\CU|IB1_SEL [0] & (\DP|R1|q [6])) # (!\CU|IB1_SEL [0] & ((\DP|R0|q [6])))))

	.dataa(\CU|IB1_SEL [1]),
	.datab(\DP|R1|q [6]),
	.datac(\DP|R0|q [6]),
	.datad(\CU|IB1_SEL [0]),
	.cin(gnd),
	.combout(\DP|IntBus1MUX|stage2|f[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus1MUX|stage2|f[6]~12 .lut_mask = 16'hEE50;
defparam \DP|IntBus1MUX|stage2|f[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N12
cycloneive_lcell_comb \DP|IntBus1MUX|stage2|f[6]~13 (
// Equation(s):
// \DP|IntBus1MUX|stage2|f[6]~13_combout  = (\CU|IB1_SEL [1] & ((\DP|IntBus1MUX|stage2|f[6]~12_combout  & (\DP|R3|q [6])) # (!\DP|IntBus1MUX|stage2|f[6]~12_combout  & ((\DP|R2|q [6]))))) # (!\CU|IB1_SEL [1] & (((\DP|IntBus1MUX|stage2|f[6]~12_combout ))))

	.dataa(\DP|R3|q [6]),
	.datab(\CU|IB1_SEL [1]),
	.datac(\DP|R2|q [6]),
	.datad(\DP|IntBus1MUX|stage2|f[6]~12_combout ),
	.cin(gnd),
	.combout(\DP|IntBus1MUX|stage2|f[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus1MUX|stage2|f[6]~13 .lut_mask = 16'hBBC0;
defparam \DP|IntBus1MUX|stage2|f[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N28
cycloneive_lcell_comb \DP|ALU|arith_unit|addersub|y1sc[6] (
// Equation(s):
// \DP|ALU|arith_unit|addersub|y1sc [6] = \CU|ALU_FS [0] $ (((!\CU|ALU_FS [1] & \DP|IntBus1MUX|stage2|f[6]~13_combout )))

	.dataa(\CU|ALU_FS [1]),
	.datab(\CU|ALU_FS [0]),
	.datac(gnd),
	.datad(\DP|IntBus1MUX|stage2|f[6]~13_combout ),
	.cin(gnd),
	.combout(\DP|ALU|arith_unit|addersub|y1sc [6]),
	.cout());
// synopsys translate_off
defparam \DP|ALU|arith_unit|addersub|y1sc[6] .lut_mask = 16'h99CC;
defparam \DP|ALU|arith_unit|addersub|y1sc[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N2
cycloneive_lcell_comb \DP|IntBus1MUX|stage2|f[5]~10 (
// Equation(s):
// \DP|IntBus1MUX|stage2|f[5]~10_combout  = (\CU|IB1_SEL [1] & ((\DP|R2|q [5]) # ((\CU|IB1_SEL [0])))) # (!\CU|IB1_SEL [1] & (((\DP|R0|q [5] & !\CU|IB1_SEL [0]))))

	.dataa(\CU|IB1_SEL [1]),
	.datab(\DP|R2|q [5]),
	.datac(\DP|R0|q [5]),
	.datad(\CU|IB1_SEL [0]),
	.cin(gnd),
	.combout(\DP|IntBus1MUX|stage2|f[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus1MUX|stage2|f[5]~10 .lut_mask = 16'hAAD8;
defparam \DP|IntBus1MUX|stage2|f[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N28
cycloneive_lcell_comb \DP|IntBus1MUX|stage2|f[5]~11 (
// Equation(s):
// \DP|IntBus1MUX|stage2|f[5]~11_combout  = (\DP|IntBus1MUX|stage2|f[5]~10_combout  & ((\DP|R3|q [5]) # ((!\CU|IB1_SEL [0])))) # (!\DP|IntBus1MUX|stage2|f[5]~10_combout  & (((\DP|R1|q [5] & \CU|IB1_SEL [0]))))

	.dataa(\DP|R3|q [5]),
	.datab(\DP|IntBus1MUX|stage2|f[5]~10_combout ),
	.datac(\DP|R1|q [5]),
	.datad(\CU|IB1_SEL [0]),
	.cin(gnd),
	.combout(\DP|IntBus1MUX|stage2|f[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus1MUX|stage2|f[5]~11 .lut_mask = 16'hB8CC;
defparam \DP|IntBus1MUX|stage2|f[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N6
cycloneive_lcell_comb \DP|ALU|arith_unit|addersub|y1sc[5] (
// Equation(s):
// \DP|ALU|arith_unit|addersub|y1sc [5] = \CU|ALU_FS [0] $ (((!\CU|ALU_FS [1] & \DP|IntBus1MUX|stage2|f[5]~11_combout )))

	.dataa(\CU|ALU_FS [0]),
	.datab(\CU|ALU_FS [1]),
	.datac(gnd),
	.datad(\DP|IntBus1MUX|stage2|f[5]~11_combout ),
	.cin(gnd),
	.combout(\DP|ALU|arith_unit|addersub|y1sc [5]),
	.cout());
// synopsys translate_off
defparam \DP|ALU|arith_unit|addersub|y1sc[5] .lut_mask = 16'h99AA;
defparam \DP|ALU|arith_unit|addersub|y1sc[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N18
cycloneive_lcell_comb \DP|ALU|arith_unit|addersub|stage1|WideXor0~10 (
// Equation(s):
// \DP|ALU|arith_unit|addersub|stage1|WideXor0~10_combout  = (\DP|IntBus0MUX|stage2|f[5]~11_combout  & ((\DP|ALU|arith_unit|addersub|y1sc [5] & (\DP|ALU|arith_unit|addersub|stage1|WideXor0~9  & VCC)) # (!\DP|ALU|arith_unit|addersub|y1sc [5] & 
// (!\DP|ALU|arith_unit|addersub|stage1|WideXor0~9 )))) # (!\DP|IntBus0MUX|stage2|f[5]~11_combout  & ((\DP|ALU|arith_unit|addersub|y1sc [5] & (!\DP|ALU|arith_unit|addersub|stage1|WideXor0~9 )) # (!\DP|ALU|arith_unit|addersub|y1sc [5] & 
// ((\DP|ALU|arith_unit|addersub|stage1|WideXor0~9 ) # (GND)))))
// \DP|ALU|arith_unit|addersub|stage1|WideXor0~11  = CARRY((\DP|IntBus0MUX|stage2|f[5]~11_combout  & (!\DP|ALU|arith_unit|addersub|y1sc [5] & !\DP|ALU|arith_unit|addersub|stage1|WideXor0~9 )) # (!\DP|IntBus0MUX|stage2|f[5]~11_combout  & 
// ((!\DP|ALU|arith_unit|addersub|stage1|WideXor0~9 ) # (!\DP|ALU|arith_unit|addersub|y1sc [5]))))

	.dataa(\DP|IntBus0MUX|stage2|f[5]~11_combout ),
	.datab(\DP|ALU|arith_unit|addersub|y1sc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|ALU|arith_unit|addersub|stage1|WideXor0~9 ),
	.combout(\DP|ALU|arith_unit|addersub|stage1|WideXor0~10_combout ),
	.cout(\DP|ALU|arith_unit|addersub|stage1|WideXor0~11 ));
// synopsys translate_off
defparam \DP|ALU|arith_unit|addersub|stage1|WideXor0~10 .lut_mask = 16'h9617;
defparam \DP|ALU|arith_unit|addersub|stage1|WideXor0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N20
cycloneive_lcell_comb \DP|ALU|arith_unit|addersub|stage1|WideXor0~12 (
// Equation(s):
// \DP|ALU|arith_unit|addersub|stage1|WideXor0~12_combout  = ((\DP|ALU|arith_unit|addersub|y1sc [6] $ (\DP|IntBus0MUX|stage2|f[6]~13_combout  $ (!\DP|ALU|arith_unit|addersub|stage1|WideXor0~11 )))) # (GND)
// \DP|ALU|arith_unit|addersub|stage1|WideXor0~13  = CARRY((\DP|ALU|arith_unit|addersub|y1sc [6] & ((\DP|IntBus0MUX|stage2|f[6]~13_combout ) # (!\DP|ALU|arith_unit|addersub|stage1|WideXor0~11 ))) # (!\DP|ALU|arith_unit|addersub|y1sc [6] & 
// (\DP|IntBus0MUX|stage2|f[6]~13_combout  & !\DP|ALU|arith_unit|addersub|stage1|WideXor0~11 )))

	.dataa(\DP|ALU|arith_unit|addersub|y1sc [6]),
	.datab(\DP|IntBus0MUX|stage2|f[6]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DP|ALU|arith_unit|addersub|stage1|WideXor0~11 ),
	.combout(\DP|ALU|arith_unit|addersub|stage1|WideXor0~12_combout ),
	.cout(\DP|ALU|arith_unit|addersub|stage1|WideXor0~13 ));
// synopsys translate_off
defparam \DP|ALU|arith_unit|addersub|stage1|WideXor0~12 .lut_mask = 16'h698E;
defparam \DP|ALU|arith_unit|addersub|stage1|WideXor0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N22
cycloneive_lcell_comb \DP|ALU|arith_unit|addersub|stage1|WideXor0~14 (
// Equation(s):
// \DP|ALU|arith_unit|addersub|stage1|WideXor0~14_combout  = \DP|ALU|arith_unit|addersub|stage1|WideXor0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\DP|ALU|arith_unit|addersub|stage1|WideXor0~13 ),
	.combout(\DP|ALU|arith_unit|addersub|stage1|WideXor0~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|arith_unit|addersub|stage1|WideXor0~14 .lut_mask = 16'hF0F0;
defparam \DP|ALU|arith_unit|addersub|stage1|WideXor0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N8
cycloneive_lcell_comb \DP|ALU|arith_unit|yselect_mux|f[7]~1 (
// Equation(s):
// \DP|ALU|arith_unit|yselect_mux|f[7]~1_combout  = (!\CU|ALU_FS [1] & \DP|IntBus1MUX|stage2|f[7]~15_combout )

	.dataa(\CU|ALU_FS [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|IntBus1MUX|stage2|f[7]~15_combout ),
	.cin(gnd),
	.combout(\DP|ALU|arith_unit|yselect_mux|f[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|arith_unit|yselect_mux|f[7]~1 .lut_mask = 16'h5500;
defparam \DP|ALU|arith_unit|yselect_mux|f[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N6
cycloneive_lcell_comb \DP|ALU|arith_unit|addersub|stage7|WideOr0~0 (
// Equation(s):
// \DP|ALU|arith_unit|addersub|stage7|WideOr0~0_combout  = (\DP|IntBus0MUX|stage2|f[7]~15_combout  & ((\DP|ALU|arith_unit|addersub|stage1|WideXor0~14_combout ) # (\CU|ALU_FS [0] $ (\DP|ALU|arith_unit|yselect_mux|f[7]~1_combout )))) # 
// (!\DP|IntBus0MUX|stage2|f[7]~15_combout  & (\DP|ALU|arith_unit|addersub|stage1|WideXor0~14_combout  & (\CU|ALU_FS [0] $ (\DP|ALU|arith_unit|yselect_mux|f[7]~1_combout ))))

	.dataa(\CU|ALU_FS [0]),
	.datab(\DP|IntBus0MUX|stage2|f[7]~15_combout ),
	.datac(\DP|ALU|arith_unit|yselect_mux|f[7]~1_combout ),
	.datad(\DP|ALU|arith_unit|addersub|stage1|WideXor0~14_combout ),
	.cin(gnd),
	.combout(\DP|ALU|arith_unit|addersub|stage7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|arith_unit|addersub|stage7|WideOr0~0 .lut_mask = 16'hDE48;
defparam \DP|ALU|arith_unit|addersub|stage7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N10
cycloneive_lcell_comb \DP|ALU|cnvz_mux|stage2|f[1]~10 (
// Equation(s):
// \DP|ALU|cnvz_mux|stage2|f[1]~10_combout  = (!\CU|ALU_FS [3] & (!\CU|ALU_FS [2] & (\DP|ALU|arith_unit|addersub|stage1|WideXor0~14_combout  $ (\DP|ALU|arith_unit|addersub|stage7|WideOr0~0_combout ))))

	.dataa(\CU|ALU_FS [3]),
	.datab(\DP|ALU|arith_unit|addersub|stage1|WideXor0~14_combout ),
	.datac(\DP|ALU|arith_unit|addersub|stage7|WideOr0~0_combout ),
	.datad(\CU|ALU_FS [2]),
	.cin(gnd),
	.combout(\DP|ALU|cnvz_mux|stage2|f[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|cnvz_mux|stage2|f[1]~10 .lut_mask = 16'h0014;
defparam \DP|ALU|cnvz_mux|stage2|f[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N8
cycloneive_lcell_comb \ICdecode|WideOr22~0 (
// Equation(s):
// \ICdecode|WideOr22~0_combout  = (\DP|IR|q [7] & ((\DP|IR|q [6]) # ((\DP|IR|q [4] & \DP|IR|q [5]))))

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [6]),
	.datad(\DP|IR|q [5]),
	.cin(gnd),
	.combout(\ICdecode|WideOr22~0_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|WideOr22~0 .lut_mask = 16'hC8C0;
defparam \ICdecode|WideOr22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N30
cycloneive_lcell_comb \CU|LD_SR~2 (
// Equation(s):
// \CU|LD_SR~2_combout  = (!\ICdecode|WideOr22~0_combout  & (\CU|MC.MC2~q  & !\Reset~input_o ))

	.dataa(\ICdecode|WideOr22~0_combout ),
	.datab(gnd),
	.datac(\CU|MC.MC2~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\CU|LD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|LD_SR~2 .lut_mask = 16'h0050;
defparam \CU|LD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N31
dffeas \CU|LD_SR (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\CU|LD_SR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|LD_SR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|LD_SR .is_wysiwyg = "true";
defparam \CU|LD_SR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N4
cycloneive_lcell_comb \DP|SR|q~0 (
// Equation(s):
// \DP|SR|q~0_combout  = (\CU|LD_SR~q ) # (\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CU|LD_SR~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\DP|SR|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|SR|q~0 .lut_mask = 16'hFFF0;
defparam \DP|SR|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N11
dffeas \DP|SR|q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|ALU|cnvz_mux|stage2|f[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|SR|q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|SR|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|SR|q[1] .is_wysiwyg = "true";
defparam \DP|SR|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N28
cycloneive_lcell_comb \DP|ALU|const_unit|WideNor0 (
// Equation(s):
// \DP|ALU|const_unit|WideNor0~combout  = (\CU|ALU_FS [0]) # (\CU|ALU_FS [1])

	.dataa(\CU|ALU_FS [0]),
	.datab(gnd),
	.datac(\CU|ALU_FS [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|ALU|const_unit|WideNor0~combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|const_unit|WideNor0 .lut_mask = 16'hFAFA;
defparam \DP|ALU|const_unit|WideNor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N4
cycloneive_lcell_comb \DP|ALU|arith_unit|addersub|stage7|WideXor0 (
// Equation(s):
// \DP|ALU|arith_unit|addersub|stage7|WideXor0~combout  = \CU|ALU_FS [0] $ (\DP|ALU|arith_unit|yselect_mux|f[7]~1_combout  $ (\DP|IntBus0MUX|stage2|f[7]~15_combout  $ (\DP|ALU|arith_unit|addersub|stage1|WideXor0~14_combout )))

	.dataa(\CU|ALU_FS [0]),
	.datab(\DP|ALU|arith_unit|yselect_mux|f[7]~1_combout ),
	.datac(\DP|IntBus0MUX|stage2|f[7]~15_combout ),
	.datad(\DP|ALU|arith_unit|addersub|stage1|WideXor0~14_combout ),
	.cin(gnd),
	.combout(\DP|ALU|arith_unit|addersub|stage7|WideXor0~combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|arith_unit|addersub|stage7|WideXor0 .lut_mask = 16'h6996;
defparam \DP|ALU|arith_unit|addersub|stage7|WideXor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N22
cycloneive_lcell_comb \DP|ALU|arith_unit|addersub|stage0|WideXor0~0 (
// Equation(s):
// \DP|ALU|arith_unit|addersub|stage0|WideXor0~0_combout  = \DP|IntBus0MUX|stage2|f[0]~1_combout  $ (((\CU|ALU_FS [1] & (\DP|IR|q [0])) # (!\CU|ALU_FS [1] & ((\DP|IntBus1MUX|stage2|f[0]~1_combout )))))

	.dataa(\DP|IR|q [0]),
	.datab(\CU|ALU_FS [1]),
	.datac(\DP|IntBus0MUX|stage2|f[0]~1_combout ),
	.datad(\DP|IntBus1MUX|stage2|f[0]~1_combout ),
	.cin(gnd),
	.combout(\DP|ALU|arith_unit|addersub|stage0|WideXor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|arith_unit|addersub|stage0|WideXor0~0 .lut_mask = 16'h4B78;
defparam \DP|ALU|arith_unit|addersub|stage0|WideXor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N24
cycloneive_lcell_comb \DP|ALU|logic_unit|logic_mux|stage2|f[0]~0 (
// Equation(s):
// \DP|ALU|logic_unit|logic_mux|stage2|f[0]~0_combout  = (\DP|IntBus0MUX|stage2|f[0]~1_combout  & ((\CU|ALU_FS [1]) # (\CU|ALU_FS [0] $ (!\DP|IntBus1MUX|stage2|f[0]~1_combout )))) # (!\DP|IntBus0MUX|stage2|f[0]~1_combout  & (!\CU|ALU_FS [0] & 
// ((\DP|IntBus1MUX|stage2|f[0]~1_combout ))))

	.dataa(\CU|ALU_FS [0]),
	.datab(\CU|ALU_FS [1]),
	.datac(\DP|IntBus0MUX|stage2|f[0]~1_combout ),
	.datad(\DP|IntBus1MUX|stage2|f[0]~1_combout ),
	.cin(gnd),
	.combout(\DP|ALU|logic_unit|logic_mux|stage2|f[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|logic_unit|logic_mux|stage2|f[0]~0 .lut_mask = 16'hE5D0;
defparam \DP|ALU|logic_unit|logic_mux|stage2|f[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N4
cycloneive_lcell_comb \DP|ALU|logic_unit|logic_mux|stage2|f[2]~2 (
// Equation(s):
// \DP|ALU|logic_unit|logic_mux|stage2|f[2]~2_combout  = (\DP|IntBus0MUX|stage2|f[2]~7_combout  & ((\CU|ALU_FS [1]) # (\CU|ALU_FS [0] $ (!\DP|IntBus1MUX|stage2|f[2]~5_combout )))) # (!\DP|IntBus0MUX|stage2|f[2]~7_combout  & (!\CU|ALU_FS [0] & 
// (\DP|IntBus1MUX|stage2|f[2]~5_combout )))

	.dataa(\CU|ALU_FS [0]),
	.datab(\DP|IntBus0MUX|stage2|f[2]~7_combout ),
	.datac(\DP|IntBus1MUX|stage2|f[2]~5_combout ),
	.datad(\CU|ALU_FS [1]),
	.cin(gnd),
	.combout(\DP|ALU|logic_unit|logic_mux|stage2|f[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|logic_unit|logic_mux|stage2|f[2]~2 .lut_mask = 16'hDC94;
defparam \DP|ALU|logic_unit|logic_mux|stage2|f[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N2
cycloneive_lcell_comb \DP|ALU|logic_unit|WideNor0~0 (
// Equation(s):
// \DP|ALU|logic_unit|WideNor0~0_combout  = (\DP|ALU|logic_unit|logic_mux|stage2|f[3]~3_combout ) # ((\DP|ALU|logic_unit|logic_mux|stage2|f[0]~0_combout ) # ((\DP|ALU|logic_unit|logic_mux|stage2|f[1]~1_combout ) # 
// (\DP|ALU|logic_unit|logic_mux|stage2|f[2]~2_combout )))

	.dataa(\DP|ALU|logic_unit|logic_mux|stage2|f[3]~3_combout ),
	.datab(\DP|ALU|logic_unit|logic_mux|stage2|f[0]~0_combout ),
	.datac(\DP|ALU|logic_unit|logic_mux|stage2|f[1]~1_combout ),
	.datad(\DP|ALU|logic_unit|logic_mux|stage2|f[2]~2_combout ),
	.cin(gnd),
	.combout(\DP|ALU|logic_unit|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|logic_unit|WideNor0~0 .lut_mask = 16'hFFFE;
defparam \DP|ALU|logic_unit|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N14
cycloneive_lcell_comb \DP|ALU|logic_unit|logic_mux|stage2|f[6]~6 (
// Equation(s):
// \DP|ALU|logic_unit|logic_mux|stage2|f[6]~6_combout  = (\DP|IntBus0MUX|stage2|f[6]~13_combout  & ((\CU|ALU_FS [1]) # (\CU|ALU_FS [0] $ (!\DP|IntBus1MUX|stage2|f[6]~13_combout )))) # (!\DP|IntBus0MUX|stage2|f[6]~13_combout  & (!\CU|ALU_FS [0] & 
// ((\DP|IntBus1MUX|stage2|f[6]~13_combout ))))

	.dataa(\CU|ALU_FS [0]),
	.datab(\CU|ALU_FS [1]),
	.datac(\DP|IntBus0MUX|stage2|f[6]~13_combout ),
	.datad(\DP|IntBus1MUX|stage2|f[6]~13_combout ),
	.cin(gnd),
	.combout(\DP|ALU|logic_unit|logic_mux|stage2|f[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|logic_unit|logic_mux|stage2|f[6]~6 .lut_mask = 16'hE5D0;
defparam \DP|ALU|logic_unit|logic_mux|stage2|f[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N2
cycloneive_lcell_comb \DP|ALU|logic_unit|logic_mux|stage2|f[7]~7 (
// Equation(s):
// \DP|ALU|logic_unit|logic_mux|stage2|f[7]~7_combout  = (\DP|IntBus0MUX|stage2|f[7]~15_combout  & ((\CU|ALU_FS [1]) # (\CU|ALU_FS [0] $ (!\DP|IntBus1MUX|stage2|f[7]~15_combout )))) # (!\DP|IntBus0MUX|stage2|f[7]~15_combout  & (((!\CU|ALU_FS [0] & 
// \DP|IntBus1MUX|stage2|f[7]~15_combout ))))

	.dataa(\CU|ALU_FS [1]),
	.datab(\DP|IntBus0MUX|stage2|f[7]~15_combout ),
	.datac(\CU|ALU_FS [0]),
	.datad(\DP|IntBus1MUX|stage2|f[7]~15_combout ),
	.cin(gnd),
	.combout(\DP|ALU|logic_unit|logic_mux|stage2|f[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|logic_unit|logic_mux|stage2|f[7]~7 .lut_mask = 16'hCB8C;
defparam \DP|ALU|logic_unit|logic_mux|stage2|f[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N18
cycloneive_lcell_comb \DP|ALU|logic_unit|logic_mux|stage2|f[5]~5 (
// Equation(s):
// \DP|ALU|logic_unit|logic_mux|stage2|f[5]~5_combout  = (\DP|IntBus0MUX|stage2|f[5]~11_combout  & ((\CU|ALU_FS [1]) # (\CU|ALU_FS [0] $ (!\DP|IntBus1MUX|stage2|f[5]~11_combout )))) # (!\DP|IntBus0MUX|stage2|f[5]~11_combout  & (!\CU|ALU_FS [0] & 
// ((\DP|IntBus1MUX|stage2|f[5]~11_combout ))))

	.dataa(\CU|ALU_FS [0]),
	.datab(\CU|ALU_FS [1]),
	.datac(\DP|IntBus1MUX|stage2|f[5]~11_combout ),
	.datad(\DP|IntBus0MUX|stage2|f[5]~11_combout ),
	.cin(gnd),
	.combout(\DP|ALU|logic_unit|logic_mux|stage2|f[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|logic_unit|logic_mux|stage2|f[5]~5 .lut_mask = 16'hED50;
defparam \DP|ALU|logic_unit|logic_mux|stage2|f[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N30
cycloneive_lcell_comb \DP|ALU|cnvz_mux|stage2|f[0]~3 (
// Equation(s):
// \DP|ALU|cnvz_mux|stage2|f[0]~3_combout  = (!\DP|ALU|logic_unit|logic_mux|stage2|f[4]~4_combout  & (!\DP|ALU|logic_unit|logic_mux|stage2|f[6]~6_combout  & (!\DP|ALU|logic_unit|logic_mux|stage2|f[7]~7_combout  & 
// !\DP|ALU|logic_unit|logic_mux|stage2|f[5]~5_combout )))

	.dataa(\DP|ALU|logic_unit|logic_mux|stage2|f[4]~4_combout ),
	.datab(\DP|ALU|logic_unit|logic_mux|stage2|f[6]~6_combout ),
	.datac(\DP|ALU|logic_unit|logic_mux|stage2|f[7]~7_combout ),
	.datad(\DP|ALU|logic_unit|logic_mux|stage2|f[5]~5_combout ),
	.cin(gnd),
	.combout(\DP|ALU|cnvz_mux|stage2|f[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|cnvz_mux|stage2|f[0]~3 .lut_mask = 16'h0001;
defparam \DP|ALU|cnvz_mux|stage2|f[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N16
cycloneive_lcell_comb \DP|ALU|cnvz_mux|stage2|f[0]~4 (
// Equation(s):
// \DP|ALU|cnvz_mux|stage2|f[0]~4_combout  = (\CU|ALU_FS [3] & (((\CU|ALU_FS [2])))) # (!\CU|ALU_FS [3] & (((!\DP|ALU|logic_unit|WideNor0~0_combout  & \DP|ALU|cnvz_mux|stage2|f[0]~3_combout )) # (!\CU|ALU_FS [2])))

	.dataa(\CU|ALU_FS [3]),
	.datab(\DP|ALU|logic_unit|WideNor0~0_combout ),
	.datac(\DP|ALU|cnvz_mux|stage2|f[0]~3_combout ),
	.datad(\CU|ALU_FS [2]),
	.cin(gnd),
	.combout(\DP|ALU|cnvz_mux|stage2|f[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|cnvz_mux|stage2|f[0]~4 .lut_mask = 16'hBA55;
defparam \DP|ALU|cnvz_mux|stage2|f[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N30
cycloneive_lcell_comb \DP|ALU|cnvz_mux|stage2|f[0]~5 (
// Equation(s):
// \DP|ALU|cnvz_mux|stage2|f[0]~5_combout  = (\DP|ALU|cnvz_mux|stage2|f[0]~4_combout  & ((\CU|ALU_FS [2]) # ((!\DP|ALU|arith_unit|addersub|stage0|WideXor0~0_combout  & !\DP|ALU|arith_unit|addersub|stage1|WideXor0~2_combout ))))

	.dataa(\DP|ALU|arith_unit|addersub|stage0|WideXor0~0_combout ),
	.datab(\CU|ALU_FS [2]),
	.datac(\DP|ALU|arith_unit|addersub|stage1|WideXor0~2_combout ),
	.datad(\DP|ALU|cnvz_mux|stage2|f[0]~4_combout ),
	.cin(gnd),
	.combout(\DP|ALU|cnvz_mux|stage2|f[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|cnvz_mux|stage2|f[0]~5 .lut_mask = 16'hCD00;
defparam \DP|ALU|cnvz_mux|stage2|f[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N8
cycloneive_lcell_comb \DP|ALU|cnvz_mux|stage2|f[0]~6 (
// Equation(s):
// \DP|ALU|cnvz_mux|stage2|f[0]~6_combout  = (\DP|ALU|cnvz_mux|stage2|f[0]~5_combout  & ((\CU|ALU_FS [2]) # ((!\DP|ALU|arith_unit|addersub|stage1|WideXor0~4_combout  & !\DP|ALU|arith_unit|addersub|stage1|WideXor0~6_combout ))))

	.dataa(\DP|ALU|arith_unit|addersub|stage1|WideXor0~4_combout ),
	.datab(\DP|ALU|arith_unit|addersub|stage1|WideXor0~6_combout ),
	.datac(\DP|ALU|cnvz_mux|stage2|f[0]~5_combout ),
	.datad(\CU|ALU_FS [2]),
	.cin(gnd),
	.combout(\DP|ALU|cnvz_mux|stage2|f[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|cnvz_mux|stage2|f[0]~6 .lut_mask = 16'hF010;
defparam \DP|ALU|cnvz_mux|stage2|f[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N24
cycloneive_lcell_comb \DP|ALU|cnvz_mux|stage2|f[0]~7 (
// Equation(s):
// \DP|ALU|cnvz_mux|stage2|f[0]~7_combout  = (!\DP|ALU|arith_unit|addersub|stage1|WideXor0~8_combout  & (!\DP|ALU|arith_unit|addersub|stage1|WideXor0~12_combout  & !\DP|ALU|arith_unit|addersub|stage1|WideXor0~10_combout ))

	.dataa(\DP|ALU|arith_unit|addersub|stage1|WideXor0~8_combout ),
	.datab(\DP|ALU|arith_unit|addersub|stage1|WideXor0~12_combout ),
	.datac(gnd),
	.datad(\DP|ALU|arith_unit|addersub|stage1|WideXor0~10_combout ),
	.cin(gnd),
	.combout(\DP|ALU|cnvz_mux|stage2|f[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|cnvz_mux|stage2|f[0]~7 .lut_mask = 16'h0011;
defparam \DP|ALU|cnvz_mux|stage2|f[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N10
cycloneive_lcell_comb \DP|ALU|cnvz_mux|stage2|f[0]~8 (
// Equation(s):
// \DP|ALU|cnvz_mux|stage2|f[0]~8_combout  = (\DP|ALU|cnvz_mux|stage2|f[0]~6_combout  & ((\CU|ALU_FS [2]) # ((!\DP|ALU|arith_unit|addersub|stage7|WideXor0~combout  & \DP|ALU|cnvz_mux|stage2|f[0]~7_combout ))))

	.dataa(\CU|ALU_FS [2]),
	.datab(\DP|ALU|arith_unit|addersub|stage7|WideXor0~combout ),
	.datac(\DP|ALU|cnvz_mux|stage2|f[0]~6_combout ),
	.datad(\DP|ALU|cnvz_mux|stage2|f[0]~7_combout ),
	.cin(gnd),
	.combout(\DP|ALU|cnvz_mux|stage2|f[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|cnvz_mux|stage2|f[0]~8 .lut_mask = 16'hB0A0;
defparam \DP|ALU|cnvz_mux|stage2|f[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N22
cycloneive_lcell_comb \DP|ALU|cnvz_mux|stage2|f[3]~0 (
// Equation(s):
// \DP|ALU|cnvz_mux|stage2|f[3]~0_combout  = (\DP|IR|q [1] & ((\DP|IR|q [0]) # ((\DP|IntBus0MUX|stage2|f[1]~3_combout )))) # (!\DP|IR|q [1] & (!\DP|IR|q [0] & (\DP|SR|q [3])))

	.dataa(\DP|IR|q [1]),
	.datab(\DP|IR|q [0]),
	.datac(\DP|SR|q [3]),
	.datad(\DP|IntBus0MUX|stage2|f[1]~3_combout ),
	.cin(gnd),
	.combout(\DP|ALU|cnvz_mux|stage2|f[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|cnvz_mux|stage2|f[3]~0 .lut_mask = 16'hBA98;
defparam \DP|ALU|cnvz_mux|stage2|f[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N20
cycloneive_lcell_comb \DP|ALU|cnvz_mux|stage2|f[3]~1 (
// Equation(s):
// \DP|ALU|cnvz_mux|stage2|f[3]~1_combout  = (\DP|ALU|cnvz_mux|stage2|f[3]~0_combout  & (((\DP|IntBus0MUX|stage2|f[2]~7_combout ) # (!\DP|IR|q [0])))) # (!\DP|ALU|cnvz_mux|stage2|f[3]~0_combout  & (\DP|IntBus0MUX|stage2|f[0]~1_combout  & (\DP|IR|q [0])))

	.dataa(\DP|ALU|cnvz_mux|stage2|f[3]~0_combout ),
	.datab(\DP|IntBus0MUX|stage2|f[0]~1_combout ),
	.datac(\DP|IR|q [0]),
	.datad(\DP|IntBus0MUX|stage2|f[2]~7_combout ),
	.cin(gnd),
	.combout(\DP|ALU|cnvz_mux|stage2|f[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|cnvz_mux|stage2|f[3]~1 .lut_mask = 16'hEA4A;
defparam \DP|ALU|cnvz_mux|stage2|f[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N8
cycloneive_lcell_comb \DP|ALU|cnvz_mux|stage2|f[3]~2 (
// Equation(s):
// \DP|ALU|cnvz_mux|stage2|f[3]~2_combout  = (!\CU|ALU_FS [2] & ((\CU|ALU_FS [3] & ((\DP|ALU|cnvz_mux|stage2|f[3]~1_combout ))) # (!\CU|ALU_FS [3] & (\DP|ALU|arith_unit|addersub|stage7|WideOr0~0_combout ))))

	.dataa(\CU|ALU_FS [3]),
	.datab(\DP|ALU|arith_unit|addersub|stage7|WideOr0~0_combout ),
	.datac(\DP|ALU|cnvz_mux|stage2|f[3]~1_combout ),
	.datad(\CU|ALU_FS [2]),
	.cin(gnd),
	.combout(\DP|ALU|cnvz_mux|stage2|f[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|cnvz_mux|stage2|f[3]~2 .lut_mask = 16'h00E4;
defparam \DP|ALU|cnvz_mux|stage2|f[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N9
dffeas \DP|SR|q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|ALU|cnvz_mux|stage2|f[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|SR|q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|SR|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|SR|q[3] .is_wysiwyg = "true";
defparam \DP|SR|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N16
cycloneive_lcell_comb \DP|ALU|sr_unit|sr_mux|stage2|f[5]~16 (
// Equation(s):
// \DP|ALU|sr_unit|sr_mux|stage2|f[5]~16_combout  = (\CU|ALU_FS [0] & (\DP|IntBus1MUX|stage2|f[5]~11_combout )) # (!\CU|ALU_FS [0] & ((\DP|SR|q [3])))

	.dataa(\CU|ALU_FS [0]),
	.datab(\DP|IntBus1MUX|stage2|f[5]~11_combout ),
	.datac(gnd),
	.datad(\DP|SR|q [3]),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|sr_mux|stage2|f[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[5]~16 .lut_mask = 16'hDD88;
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N4
cycloneive_lcell_comb \DP|ALU|sr_unit|sr_mux|stage2|f[5]~17 (
// Equation(s):
// \DP|ALU|sr_unit|sr_mux|stage2|f[5]~17_combout  = (\DP|IR|q [0] & ((\DP|IntBus0MUX|stage2|f[6]~13_combout ) # ((\DP|IR|q [1])))) # (!\DP|IR|q [0] & (((!\DP|IR|q [1] & \DP|IntBus0MUX|stage2|f[5]~11_combout ))))

	.dataa(\DP|IntBus0MUX|stage2|f[6]~13_combout ),
	.datab(\DP|IR|q [0]),
	.datac(\DP|IR|q [1]),
	.datad(\DP|IntBus0MUX|stage2|f[5]~11_combout ),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|sr_mux|stage2|f[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[5]~17 .lut_mask = 16'hCBC8;
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N22
cycloneive_lcell_comb \DP|ALU|sr_unit|sr_mux|stage2|f[5]~18 (
// Equation(s):
// \DP|ALU|sr_unit|sr_mux|stage2|f[5]~18_combout  = (\CU|ALU_FS [0]) # ((\DP|IR|q [1] & \DP|ALU|sr_unit|sr_mux|stage2|f[5]~17_combout ))

	.dataa(\CU|ALU_FS [0]),
	.datab(\DP|IR|q [1]),
	.datac(gnd),
	.datad(\DP|ALU|sr_unit|sr_mux|stage2|f[5]~17_combout ),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|sr_mux|stage2|f[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[5]~18 .lut_mask = 16'hEEAA;
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N6
cycloneive_lcell_comb \DP|ALU|sr_unit|sr_mux|stage2|f[5]~19 (
// Equation(s):
// \DP|ALU|sr_unit|sr_mux|stage2|f[5]~19_combout  = (\DP|IR|q [1] & (\DP|IntBus0MUX|stage2|f[7]~15_combout  & ((!\DP|ALU|sr_unit|sr_mux|stage2|f[5]~17_combout ) # (!\CU|ALU_FS [0])))) # (!\DP|IR|q [1] & (((\DP|ALU|sr_unit|sr_mux|stage2|f[5]~17_combout ))))

	.dataa(\CU|ALU_FS [0]),
	.datab(\DP|IR|q [1]),
	.datac(\DP|IntBus0MUX|stage2|f[7]~15_combout ),
	.datad(\DP|ALU|sr_unit|sr_mux|stage2|f[5]~17_combout ),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|sr_mux|stage2|f[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[5]~19 .lut_mask = 16'h73C0;
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N8
cycloneive_lcell_comb \DP|ALU|sr_unit|sr_mux|stage2|f[5]~20 (
// Equation(s):
// \DP|ALU|sr_unit|sr_mux|stage2|f[5]~20_combout  = (\CU|ALU_FS [1] & ((\DP|ALU|sr_unit|sr_mux|stage2|f[5]~18_combout  & (\DP|ALU|sr_unit|sr_mux|stage2|f[5]~16_combout )) # (!\DP|ALU|sr_unit|sr_mux|stage2|f[5]~18_combout  & 
// ((\DP|ALU|sr_unit|sr_mux|stage2|f[5]~19_combout ))))) # (!\CU|ALU_FS [1] & (((\DP|ALU|sr_unit|sr_mux|stage2|f[5]~19_combout ))))

	.dataa(\CU|ALU_FS [1]),
	.datab(\DP|ALU|sr_unit|sr_mux|stage2|f[5]~16_combout ),
	.datac(\DP|ALU|sr_unit|sr_mux|stage2|f[5]~18_combout ),
	.datad(\DP|ALU|sr_unit|sr_mux|stage2|f[5]~19_combout ),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|sr_mux|stage2|f[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[5]~20 .lut_mask = 16'hDF80;
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N18
cycloneive_lcell_comb \DP|ALU|sr_unit|sr_mux|stage2|f[0]~1 (
// Equation(s):
// \DP|ALU|sr_unit|sr_mux|stage2|f[0]~1_combout  = (\DP|IR|q [1] & ((\DP|IR|q [0] & ((\DP|IntBus0MUX|stage2|f[3]~5_combout ))) # (!\DP|IR|q [0] & (\DP|IntBus0MUX|stage2|f[2]~7_combout ))))

	.dataa(\DP|IR|q [1]),
	.datab(\DP|IntBus0MUX|stage2|f[2]~7_combout ),
	.datac(\DP|IntBus0MUX|stage2|f[3]~5_combout ),
	.datad(\DP|IR|q [0]),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|sr_mux|stage2|f[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[0]~1 .lut_mask = 16'hA088;
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N24
cycloneive_lcell_comb \DP|ALU|sr_unit|sr_mux|stage2|f[0]~0 (
// Equation(s):
// \DP|ALU|sr_unit|sr_mux|stage2|f[0]~0_combout  = (!\DP|IR|q [1] & ((\DP|IR|q [0] & (\DP|IntBus0MUX|stage2|f[1]~3_combout )) # (!\DP|IR|q [0] & ((\DP|IntBus0MUX|stage2|f[0]~1_combout )))))

	.dataa(\DP|IR|q [1]),
	.datab(\DP|IntBus0MUX|stage2|f[1]~3_combout ),
	.datac(\DP|IR|q [0]),
	.datad(\DP|IntBus0MUX|stage2|f[0]~1_combout ),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|sr_mux|stage2|f[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[0]~0 .lut_mask = 16'h4540;
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N8
cycloneive_lcell_comb \DP|ALU|sr_unit|sr_mux|stage2|f[0]~3 (
// Equation(s):
// \DP|ALU|sr_unit|sr_mux|stage2|f[0]~3_combout  = (\DP|ALU|sr_unit|sr_mux|stage2|f[0]~2_combout  & (\DP|IntBus1MUX|stage2|f[0]~1_combout )) # (!\DP|ALU|sr_unit|sr_mux|stage2|f[0]~2_combout  & (((\DP|ALU|sr_unit|sr_mux|stage2|f[0]~1_combout ) # 
// (\DP|ALU|sr_unit|sr_mux|stage2|f[0]~0_combout ))))

	.dataa(\DP|IntBus1MUX|stage2|f[0]~1_combout ),
	.datab(\DP|ALU|sr_unit|sr_mux|stage2|f[0]~1_combout ),
	.datac(\DP|ALU|sr_unit|sr_mux|stage2|f[0]~2_combout ),
	.datad(\DP|ALU|sr_unit|sr_mux|stage2|f[0]~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|sr_mux|stage2|f[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[0]~3 .lut_mask = 16'hAFAC;
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N4
cycloneive_lcell_comb \DP|ALU|sr_unit|sr_mux|stage2|f[1]~5 (
// Equation(s):
// \DP|ALU|sr_unit|sr_mux|stage2|f[1]~5_combout  = (\DP|IR|q [1] & ((\DP|IR|q [0] & (\DP|IntBus0MUX|stage2|f[4]~9_combout )) # (!\DP|IR|q [0] & ((\DP|IntBus0MUX|stage2|f[3]~5_combout )))))

	.dataa(\DP|IntBus0MUX|stage2|f[4]~9_combout ),
	.datab(\DP|IR|q [1]),
	.datac(\DP|IR|q [0]),
	.datad(\DP|IntBus0MUX|stage2|f[3]~5_combout ),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|sr_mux|stage2|f[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[1]~5 .lut_mask = 16'h8C80;
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N18
cycloneive_lcell_comb \DP|ALU|sr_unit|sr_mux|stage2|f[1]~4 (
// Equation(s):
// \DP|ALU|sr_unit|sr_mux|stage2|f[1]~4_combout  = (!\DP|IR|q [1] & ((\DP|IR|q [0] & ((\DP|IntBus0MUX|stage2|f[2]~7_combout ))) # (!\DP|IR|q [0] & (\DP|IntBus0MUX|stage2|f[1]~3_combout ))))

	.dataa(\DP|IntBus0MUX|stage2|f[1]~3_combout ),
	.datab(\DP|IR|q [1]),
	.datac(\DP|IR|q [0]),
	.datad(\DP|IntBus0MUX|stage2|f[2]~7_combout ),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|sr_mux|stage2|f[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[1]~4 .lut_mask = 16'h3202;
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N18
cycloneive_lcell_comb \DP|ALU|sr_unit|sr_mux|stage2|f[1]~6 (
// Equation(s):
// \DP|ALU|sr_unit|sr_mux|stage2|f[1]~6_combout  = (\DP|ALU|sr_unit|sr_mux|stage2|f[0]~2_combout  & (\DP|IntBus1MUX|stage2|f[1]~3_combout )) # (!\DP|ALU|sr_unit|sr_mux|stage2|f[0]~2_combout  & (((\DP|ALU|sr_unit|sr_mux|stage2|f[1]~5_combout ) # 
// (\DP|ALU|sr_unit|sr_mux|stage2|f[1]~4_combout ))))

	.dataa(\DP|IntBus1MUX|stage2|f[1]~3_combout ),
	.datab(\DP|ALU|sr_unit|sr_mux|stage2|f[0]~2_combout ),
	.datac(\DP|ALU|sr_unit|sr_mux|stage2|f[1]~5_combout ),
	.datad(\DP|ALU|sr_unit|sr_mux|stage2|f[1]~4_combout ),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|sr_mux|stage2|f[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[1]~6 .lut_mask = 16'hBBB8;
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N30
cycloneive_lcell_comb \DP|ALU|sr_unit|WideNor0~0 (
// Equation(s):
// \DP|ALU|sr_unit|WideNor0~0_combout  = (\DP|ALU|sr_unit|sr_mux|stage2|f[3]~12_combout ) # ((\DP|ALU|sr_unit|sr_mux|stage2|f[0]~3_combout ) # ((\DP|ALU|sr_unit|sr_mux|stage2|f[2]~9_combout ) # (\DP|ALU|sr_unit|sr_mux|stage2|f[1]~6_combout )))

	.dataa(\DP|ALU|sr_unit|sr_mux|stage2|f[3]~12_combout ),
	.datab(\DP|ALU|sr_unit|sr_mux|stage2|f[0]~3_combout ),
	.datac(\DP|ALU|sr_unit|sr_mux|stage2|f[2]~9_combout ),
	.datad(\DP|ALU|sr_unit|sr_mux|stage2|f[1]~6_combout ),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|WideNor0~0 .lut_mask = 16'hFFFE;
defparam \DP|ALU|sr_unit|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N22
cycloneive_lcell_comb \DP|ALU|sr_unit|sr_mux|stage2|f[6]~21 (
// Equation(s):
// \DP|ALU|sr_unit|sr_mux|stage2|f[6]~21_combout  = (\DP|IR|q [0] & (\DP|IntBus0MUX|stage2|f[0]~1_combout )) # (!\DP|IR|q [0] & ((\DP|SR|q [3])))

	.dataa(gnd),
	.datab(\DP|IR|q [0]),
	.datac(\DP|IntBus0MUX|stage2|f[0]~1_combout ),
	.datad(\DP|SR|q [3]),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|sr_mux|stage2|f[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[6]~21 .lut_mask = 16'hF3C0;
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N8
cycloneive_lcell_comb \DP|ALU|sr_unit|sr_mux|stage2|f[6]~22 (
// Equation(s):
// \DP|ALU|sr_unit|sr_mux|stage2|f[6]~22_combout  = (\CU|ALU_FS [0] & (\CU|ALU_FS [1])) # (!\CU|ALU_FS [0] & ((\CU|ALU_FS [1] & (\DP|ALU|sr_unit|sr_mux|stage2|f[6]~21_combout )) # (!\CU|ALU_FS [1] & ((\DP|IntBus0MUX|stage2|f[7]~15_combout )))))

	.dataa(\CU|ALU_FS [0]),
	.datab(\CU|ALU_FS [1]),
	.datac(\DP|ALU|sr_unit|sr_mux|stage2|f[6]~21_combout ),
	.datad(\DP|IntBus0MUX|stage2|f[7]~15_combout ),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|sr_mux|stage2|f[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[6]~22 .lut_mask = 16'hD9C8;
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N6
cycloneive_lcell_comb \DP|ALU|sr_unit|sr_mux|stage2|f[6]~23 (
// Equation(s):
// \DP|ALU|sr_unit|sr_mux|stage2|f[6]~23_combout  = (\DP|IR|q [0] & ((\DP|IntBus0MUX|stage2|f[7]~15_combout ))) # (!\DP|IR|q [0] & (\DP|IntBus0MUX|stage2|f[6]~13_combout ))

	.dataa(gnd),
	.datab(\DP|IR|q [0]),
	.datac(\DP|IntBus0MUX|stage2|f[6]~13_combout ),
	.datad(\DP|IntBus0MUX|stage2|f[7]~15_combout ),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|sr_mux|stage2|f[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[6]~23 .lut_mask = 16'hFC30;
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N20
cycloneive_lcell_comb \DP|ALU|sr_unit|sr_mux|stage2|f[6]~24 (
// Equation(s):
// \DP|ALU|sr_unit|sr_mux|stage2|f[6]~24_combout  = (\DP|IR|q [1] & (\DP|ALU|sr_unit|sr_mux|stage2|f[6]~22_combout )) # (!\DP|IR|q [1] & ((\DP|ALU|sr_unit|sr_mux|stage2|f[6]~23_combout )))

	.dataa(gnd),
	.datab(\DP|IR|q [1]),
	.datac(\DP|ALU|sr_unit|sr_mux|stage2|f[6]~22_combout ),
	.datad(\DP|ALU|sr_unit|sr_mux|stage2|f[6]~23_combout ),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|sr_mux|stage2|f[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[6]~24 .lut_mask = 16'hF3C0;
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N10
cycloneive_lcell_comb \DP|ALU|sr_unit|sr_mux|stage2|f[6]~25 (
// Equation(s):
// \DP|ALU|sr_unit|sr_mux|stage2|f[6]~25_combout  = (\CU|ALU_FS [0] & ((\DP|ALU|sr_unit|sr_mux|stage2|f[6]~22_combout  & (\DP|IntBus1MUX|stage2|f[6]~13_combout )) # (!\DP|ALU|sr_unit|sr_mux|stage2|f[6]~22_combout  & 
// ((\DP|ALU|sr_unit|sr_mux|stage2|f[6]~24_combout ))))) # (!\CU|ALU_FS [0] & (((\DP|ALU|sr_unit|sr_mux|stage2|f[6]~24_combout ))))

	.dataa(\CU|ALU_FS [0]),
	.datab(\DP|ALU|sr_unit|sr_mux|stage2|f[6]~22_combout ),
	.datac(\DP|IntBus1MUX|stage2|f[6]~13_combout ),
	.datad(\DP|ALU|sr_unit|sr_mux|stage2|f[6]~24_combout ),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|sr_mux|stage2|f[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[6]~25 .lut_mask = 16'hF780;
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N28
cycloneive_lcell_comb \DP|ALU|sr_unit|WideNor0~1 (
// Equation(s):
// \DP|ALU|sr_unit|WideNor0~1_combout  = (\DP|ALU|sr_unit|sr_mux|stage2|f[7]~27_combout ) # (\DP|ALU|sr_unit|sr_mux|stage2|f[6]~25_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|ALU|sr_unit|sr_mux|stage2|f[7]~27_combout ),
	.datad(\DP|ALU|sr_unit|sr_mux|stage2|f[6]~25_combout ),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|WideNor0~1 .lut_mask = 16'hFFF0;
defparam \DP|ALU|sr_unit|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N22
cycloneive_lcell_comb \DP|ALU|sr_unit|WideNor0 (
// Equation(s):
// \DP|ALU|sr_unit|WideNor0~combout  = (\DP|ALU|sr_unit|sr_mux|stage2|f[5]~20_combout ) # ((\DP|ALU|sr_unit|sr_mux|stage2|f[4]~15_combout ) # ((\DP|ALU|sr_unit|WideNor0~0_combout ) # (\DP|ALU|sr_unit|WideNor0~1_combout )))

	.dataa(\DP|ALU|sr_unit|sr_mux|stage2|f[5]~20_combout ),
	.datab(\DP|ALU|sr_unit|sr_mux|stage2|f[4]~15_combout ),
	.datac(\DP|ALU|sr_unit|WideNor0~0_combout ),
	.datad(\DP|ALU|sr_unit|WideNor0~1_combout ),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|WideNor0~combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|WideNor0 .lut_mask = 16'hFFFE;
defparam \DP|ALU|sr_unit|WideNor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N0
cycloneive_lcell_comb \DP|ALU|cnvz_mux|stage2|f[0]~9 (
// Equation(s):
// \DP|ALU|cnvz_mux|stage2|f[0]~9_combout  = (\CU|ALU_FS [3] & ((\DP|ALU|cnvz_mux|stage2|f[0]~8_combout  & (!\DP|ALU|const_unit|WideNor0~combout )) # (!\DP|ALU|cnvz_mux|stage2|f[0]~8_combout  & ((!\DP|ALU|sr_unit|WideNor0~combout ))))) # (!\CU|ALU_FS [3] & 
// (((\DP|ALU|cnvz_mux|stage2|f[0]~8_combout ))))

	.dataa(\CU|ALU_FS [3]),
	.datab(\DP|ALU|const_unit|WideNor0~combout ),
	.datac(\DP|ALU|cnvz_mux|stage2|f[0]~8_combout ),
	.datad(\DP|ALU|sr_unit|WideNor0~combout ),
	.cin(gnd),
	.combout(\DP|ALU|cnvz_mux|stage2|f[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|cnvz_mux|stage2|f[0]~9 .lut_mask = 16'h707A;
defparam \DP|ALU|cnvz_mux|stage2|f[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N1
dffeas \DP|SR|q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|ALU|cnvz_mux|stage2|f[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|SR|q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|SR|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|SR|q[0] .is_wysiwyg = "true";
defparam \DP|SR|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N28
cycloneive_lcell_comb \CU|Mux4~0 (
// Equation(s):
// \CU|Mux4~0_combout  = (\DP|SR|q [1] & (((!\DP|IR|q [1] & \DP|SR|q [0])) # (!\DP|IR|q [0]))) # (!\DP|SR|q [1] & (!\DP|IR|q [1] & ((\DP|SR|q [0]))))

	.dataa(\DP|SR|q [1]),
	.datab(\DP|IR|q [1]),
	.datac(\DP|IR|q [0]),
	.datad(\DP|SR|q [0]),
	.cin(gnd),
	.combout(\CU|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Mux4~0 .lut_mask = 16'h3B0A;
defparam \CU|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N2
cycloneive_lcell_comb \ICdecode|Equal0~0 (
// Equation(s):
// \ICdecode|Equal0~0_combout  = (!\DP|IR|q [0] & !\DP|IR|q [1])

	.dataa(gnd),
	.datab(\DP|IR|q [0]),
	.datac(gnd),
	.datad(\DP|IR|q [1]),
	.cin(gnd),
	.combout(\ICdecode|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|Equal0~0 .lut_mask = 16'h0033;
defparam \ICdecode|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N14
cycloneive_lcell_comb \ICdecode|Equal0~1 (
// Equation(s):
// \ICdecode|Equal0~1_combout  = (!\DP|IR|q [2] & !\DP|IR|q [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|IR|q [2]),
	.datad(\DP|IR|q [3]),
	.cin(gnd),
	.combout(\ICdecode|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|Equal0~1 .lut_mask = 16'h000F;
defparam \ICdecode|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N18
cycloneive_lcell_comb \DP|SR|q[2]~1 (
// Equation(s):
// \DP|SR|q[2]~1_combout  = (!\Reset~input_o  & ((\CU|LD_SR~q  & (\DP|ALU|result_mux|stage2|f[7]~2_combout )) # (!\CU|LD_SR~q  & ((\DP|SR|q [2])))))

	.dataa(\CU|LD_SR~q ),
	.datab(\DP|ALU|result_mux|stage2|f[7]~2_combout ),
	.datac(\DP|SR|q [2]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\DP|SR|q[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|SR|q[2]~1 .lut_mask = 16'h00D8;
defparam \DP|SR|q[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N19
dffeas \DP|SR|q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|SR|q[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|SR|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|SR|q[2] .is_wysiwyg = "true";
defparam \DP|SR|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N16
cycloneive_lcell_comb \CU|Mux4~1 (
// Equation(s):
// \CU|Mux4~1_combout  = (\DP|IR|q [2] & (!\DP|IR|q [3] & (\DP|SR|q [2]))) # (!\DP|IR|q [2] & (((\DP|SR|q [3])) # (!\DP|IR|q [3])))

	.dataa(\DP|IR|q [2]),
	.datab(\DP|IR|q [3]),
	.datac(\DP|SR|q [2]),
	.datad(\DP|SR|q [3]),
	.cin(gnd),
	.combout(\CU|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Mux4~1 .lut_mask = 16'h7531;
defparam \CU|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N10
cycloneive_lcell_comb \CU|Mux4~2 (
// Equation(s):
// \CU|Mux4~2_combout  = (\CU|Mux4~0_combout  & ((\ICdecode|Equal0~1_combout ) # ((\ICdecode|Equal0~0_combout  & \CU|Mux4~1_combout )))) # (!\CU|Mux4~0_combout  & (\ICdecode|Equal0~0_combout  & ((\CU|Mux4~1_combout ))))

	.dataa(\CU|Mux4~0_combout ),
	.datab(\ICdecode|Equal0~0_combout ),
	.datac(\ICdecode|Equal0~1_combout ),
	.datad(\CU|Mux4~1_combout ),
	.cin(gnd),
	.combout(\CU|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Mux4~2 .lut_mask = 16'hECA0;
defparam \CU|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N6
cycloneive_lcell_comb \CU|LD_PC~1 (
// Equation(s):
// \CU|LD_PC~1_combout  = (\CU|LD_MAR~q  & (\CU|Decoder1~1_combout  & \CU|Mux4~2_combout ))

	.dataa(\CU|LD_MAR~q ),
	.datab(gnd),
	.datac(\CU|Decoder1~1_combout ),
	.datad(\CU|Mux4~2_combout ),
	.cin(gnd),
	.combout(\CU|LD_PC~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|LD_PC~1 .lut_mask = 16'hA000;
defparam \CU|LD_PC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N7
dffeas \CU|LD_PC (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\CU|LD_PC~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|LD_PC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|LD_PC .is_wysiwyg = "true";
defparam \CU|LD_PC .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N29
dffeas \DP|PC|q[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|PC|q[9]~28_combout ),
	.asdata(\DP|MAR|q [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CU|RST_PC~q ),
	.sload(\CU|LD_PC~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|PC|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|PC|q[9] .is_wysiwyg = "true";
defparam \DP|PC|q[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y16_N0
cycloneive_ram_block \DP|PM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\Clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\DP|PC|q [9],\DP|PC|q [8],\DP|PC|q [7],\DP|PC|q [6],\DP|PC|q [5],\DP|PC|q [4],\DP|PC|q [3],\DP|PC|q [2],\DP|PC|q [1],\DP|PC|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DP|PM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DP|PM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DP|PM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DP|PM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "cjb_PM_HMMIOP_P2-Hello_World.mif";
defparam \DP|PM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \DP|PM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "cjbRISC_HMMIOP_DP_v:DP|cjb_PM_HMMIOP_v:PM|altsyncram:altsyncram_component|altsyncram_56c1:auto_generated|ALTSYNCRAM";
defparam \DP|PM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \DP|PM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DP|PM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \DP|PM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DP|PM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DP|PM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DP|PM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \DP|PM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DP|PM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DP|PM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \DP|PM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \DP|PM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \DP|PM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DP|PM|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \DP|PM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \DP|PM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \DP|PM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \DP|PM|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DP|PM|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DP|PM|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DP|PM|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DP|PM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FD862D00809FEB327BFD862D093FD862D1884422B327BC1FEC316841762E008416E4F783FD8621010B5FEC31880820BB008B5FEC3008458601279D020C3008B4E810618045A740830C022D3A0418623;
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N22
cycloneive_lcell_comb \DP|IR|q~0 (
// Equation(s):
// \DP|IR|q~0_combout  = (!\Reset~input_o  & \DP|PM|altsyncram_component|auto_generated|q_a [0])

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|PM|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\DP|IR|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IR|q~0 .lut_mask = 16'h5500;
defparam \DP|IR|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N23
dffeas \DP|IR|q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|IR|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|IR|q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|IR|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|IR|q[0] .is_wysiwyg = "true";
defparam \DP|IR|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N24
cycloneive_lcell_comb \CU|IB1_SEL~5 (
// Equation(s):
// \CU|IB1_SEL~5_combout  = (!\CU|WideOr2~0_combout  & (\CU|MC.MC2~q  & (\DP|IR|q [0] & !\Reset~input_o )))

	.dataa(\CU|WideOr2~0_combout ),
	.datab(\CU|MC.MC2~q ),
	.datac(\DP|IR|q [0]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\CU|IB1_SEL~5_combout ),
	.cout());
// synopsys translate_off
defparam \CU|IB1_SEL~5 .lut_mask = 16'h0040;
defparam \CU|IB1_SEL~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N7
dffeas \CU|IB1_SEL[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CU|IB1_SEL~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|IB1_SEL [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CU|IB1_SEL[0] .is_wysiwyg = "true";
defparam \CU|IB1_SEL[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N24
cycloneive_lcell_comb \DP|IntBus1MUX|stage2|f[7]~14 (
// Equation(s):
// \DP|IntBus1MUX|stage2|f[7]~14_combout  = (\CU|IB1_SEL [1] & (((\DP|R2|q [7]) # (\CU|IB1_SEL [0])))) # (!\CU|IB1_SEL [1] & (\DP|R0|q [7] & ((!\CU|IB1_SEL [0]))))

	.dataa(\CU|IB1_SEL [1]),
	.datab(\DP|R0|q [7]),
	.datac(\DP|R2|q [7]),
	.datad(\CU|IB1_SEL [0]),
	.cin(gnd),
	.combout(\DP|IntBus1MUX|stage2|f[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus1MUX|stage2|f[7]~14 .lut_mask = 16'hAAE4;
defparam \DP|IntBus1MUX|stage2|f[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N0
cycloneive_lcell_comb \DP|IntBus1MUX|stage2|f[7]~15 (
// Equation(s):
// \DP|IntBus1MUX|stage2|f[7]~15_combout  = (\CU|IB1_SEL [0] & ((\DP|IntBus1MUX|stage2|f[7]~14_combout  & (\DP|R3|q [7])) # (!\DP|IntBus1MUX|stage2|f[7]~14_combout  & ((\DP|R1|q [7]))))) # (!\CU|IB1_SEL [0] & (((\DP|IntBus1MUX|stage2|f[7]~14_combout ))))

	.dataa(\DP|R3|q [7]),
	.datab(\CU|IB1_SEL [0]),
	.datac(\DP|R1|q [7]),
	.datad(\DP|IntBus1MUX|stage2|f[7]~14_combout ),
	.cin(gnd),
	.combout(\DP|IntBus1MUX|stage2|f[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus1MUX|stage2|f[7]~15 .lut_mask = 16'hBBC0;
defparam \DP|IntBus1MUX|stage2|f[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N14
cycloneive_lcell_comb \DP|ALU|sr_unit|sr_mux|stage2|f[7]~26 (
// Equation(s):
// \DP|ALU|sr_unit|sr_mux|stage2|f[7]~26_combout  = (\CU|ALU_FS [1] & (((\CU|ALU_FS [0])))) # (!\CU|ALU_FS [1] & (\DP|IntBus0MUX|stage2|f[7]~15_combout  & ((\ICdecode|Equal0~0_combout ) # (!\CU|ALU_FS [0]))))

	.dataa(\CU|ALU_FS [1]),
	.datab(\ICdecode|Equal0~0_combout ),
	.datac(\CU|ALU_FS [0]),
	.datad(\DP|IntBus0MUX|stage2|f[7]~15_combout ),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|sr_mux|stage2|f[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[7]~26 .lut_mask = 16'hE5A0;
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N12
cycloneive_lcell_comb \DP|ALU|sr_unit|rrc[7]~1 (
// Equation(s):
// \DP|ALU|sr_unit|rrc[7]~1_combout  = (!\DP|IR|q [1] & (\DP|SR|q [3] & \DP|IR|q [0]))

	.dataa(\DP|IR|q [1]),
	.datab(gnd),
	.datac(\DP|SR|q [3]),
	.datad(\DP|IR|q [0]),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|rrc[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|rrc[7]~1 .lut_mask = 16'h5000;
defparam \DP|ALU|sr_unit|rrc[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N26
cycloneive_lcell_comb \DP|ALU|sr_unit|rrc[7]~0 (
// Equation(s):
// \DP|ALU|sr_unit|rrc[7]~0_combout  = (\DP|IR|q [1] & ((\DP|IR|q [0] & (\DP|IntBus0MUX|stage2|f[1]~3_combout )) # (!\DP|IR|q [0] & ((\DP|IntBus0MUX|stage2|f[0]~1_combout )))))

	.dataa(\DP|IR|q [1]),
	.datab(\DP|IntBus0MUX|stage2|f[1]~3_combout ),
	.datac(\DP|IR|q [0]),
	.datad(\DP|IntBus0MUX|stage2|f[0]~1_combout ),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|rrc[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|rrc[7]~0 .lut_mask = 16'h8A80;
defparam \DP|ALU|sr_unit|rrc[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N16
cycloneive_lcell_comb \DP|ALU|sr_unit|rrc[7]~2 (
// Equation(s):
// \DP|ALU|sr_unit|rrc[7]~2_combout  = (\DP|ALU|sr_unit|rrc[7]~1_combout ) # ((\DP|ALU|sr_unit|rrc[7]~0_combout ) # ((\ICdecode|Equal0~0_combout  & \DP|IntBus0MUX|stage2|f[7]~15_combout )))

	.dataa(\DP|ALU|sr_unit|rrc[7]~1_combout ),
	.datab(\ICdecode|Equal0~0_combout ),
	.datac(\DP|ALU|sr_unit|rrc[7]~0_combout ),
	.datad(\DP|IntBus0MUX|stage2|f[7]~15_combout ),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|rrc[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|rrc[7]~2 .lut_mask = 16'hFEFA;
defparam \DP|ALU|sr_unit|rrc[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N0
cycloneive_lcell_comb \DP|ALU|sr_unit|sr_mux|stage2|f[7]~27 (
// Equation(s):
// \DP|ALU|sr_unit|sr_mux|stage2|f[7]~27_combout  = (\CU|ALU_FS [1] & ((\DP|ALU|sr_unit|sr_mux|stage2|f[7]~26_combout  & (\DP|IntBus1MUX|stage2|f[7]~15_combout )) # (!\DP|ALU|sr_unit|sr_mux|stage2|f[7]~26_combout  & ((\DP|ALU|sr_unit|rrc[7]~2_combout ))))) # 
// (!\CU|ALU_FS [1] & (((\DP|ALU|sr_unit|sr_mux|stage2|f[7]~26_combout ))))

	.dataa(\DP|IntBus1MUX|stage2|f[7]~15_combout ),
	.datab(\CU|ALU_FS [1]),
	.datac(\DP|ALU|sr_unit|sr_mux|stage2|f[7]~26_combout ),
	.datad(\DP|ALU|sr_unit|rrc[7]~2_combout ),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|sr_mux|stage2|f[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[7]~27 .lut_mask = 16'hBCB0;
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N12
cycloneive_lcell_comb \DP|ALU|result_mux|stage2|f[7]~1 (
// Equation(s):
// \DP|ALU|result_mux|stage2|f[7]~1_combout  = (\CU|ALU_FS [3] & ((\CU|ALU_FS [1]) # ((!\CU|ALU_FS [2])))) # (!\CU|ALU_FS [3] & (((\CU|ALU_FS [2] & \DP|ALU|logic_unit|logic_mux|stage2|f[7]~7_combout ))))

	.dataa(\CU|ALU_FS [1]),
	.datab(\CU|ALU_FS [3]),
	.datac(\CU|ALU_FS [2]),
	.datad(\DP|ALU|logic_unit|logic_mux|stage2|f[7]~7_combout ),
	.cin(gnd),
	.combout(\DP|ALU|result_mux|stage2|f[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|result_mux|stage2|f[7]~1 .lut_mask = 16'hBC8C;
defparam \DP|ALU|result_mux|stage2|f[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N0
cycloneive_lcell_comb \DP|ALU|result_mux|stage2|f[7]~0 (
// Equation(s):
// \DP|ALU|result_mux|stage2|f[7]~0_combout  = \DP|IntBus0MUX|stage2|f[7]~15_combout  $ (\CU|ALU_FS [0] $ (\DP|ALU|arith_unit|addersub|stage1|WideXor0~14_combout  $ (\DP|ALU|arith_unit|yselect_mux|f[7]~1_combout )))

	.dataa(\DP|IntBus0MUX|stage2|f[7]~15_combout ),
	.datab(\CU|ALU_FS [0]),
	.datac(\DP|ALU|arith_unit|addersub|stage1|WideXor0~14_combout ),
	.datad(\DP|ALU|arith_unit|yselect_mux|f[7]~1_combout ),
	.cin(gnd),
	.combout(\DP|ALU|result_mux|stage2|f[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|result_mux|stage2|f[7]~0 .lut_mask = 16'h6996;
defparam \DP|ALU|result_mux|stage2|f[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N30
cycloneive_lcell_comb \DP|ALU|result_mux|stage2|f[7]~2 (
// Equation(s):
// \DP|ALU|result_mux|stage2|f[7]~2_combout  = (\CU|ALU_FS [2] & (((\DP|ALU|result_mux|stage2|f[7]~1_combout )))) # (!\CU|ALU_FS [2] & ((\DP|ALU|result_mux|stage2|f[7]~1_combout  & (\DP|ALU|sr_unit|sr_mux|stage2|f[7]~27_combout )) # 
// (!\DP|ALU|result_mux|stage2|f[7]~1_combout  & ((\DP|ALU|result_mux|stage2|f[7]~0_combout )))))

	.dataa(\CU|ALU_FS [2]),
	.datab(\DP|ALU|sr_unit|sr_mux|stage2|f[7]~27_combout ),
	.datac(\DP|ALU|result_mux|stage2|f[7]~1_combout ),
	.datad(\DP|ALU|result_mux|stage2|f[7]~0_combout ),
	.cin(gnd),
	.combout(\DP|ALU|result_mux|stage2|f[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|result_mux|stage2|f[7]~2 .lut_mask = 16'hE5E0;
defparam \DP|ALU|result_mux|stage2|f[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N28
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[7]~31 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[7]~31_combout  = (\CU|IB2_SEL [0] & (\CU|IB2_SEL [1])) # (!\CU|IB2_SEL [0] & ((\CU|IB2_SEL [1] & ((\DP|DM|altsyncram_component|auto_generated|q_a [7]))) # (!\CU|IB2_SEL [1] & (\DP|IntBus0MUX|stage2|f[7]~15_combout ))))

	.dataa(\CU|IB2_SEL [0]),
	.datab(\CU|IB2_SEL [1]),
	.datac(\DP|IntBus0MUX|stage2|f[7]~15_combout ),
	.datad(\DP|DM|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[7]~31 .lut_mask = 16'hDC98;
defparam \DP|IntBus2MUX|stage2|f[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N28
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[7]~32 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[7]~32_combout  = (\CU|IB2_SEL [0] & ((\DP|IntBus2MUX|stage2|f[7]~31_combout  & (\DP|ipstkmux|f[7]~0_combout )) # (!\DP|IntBus2MUX|stage2|f[7]~31_combout  & ((\DP|ALU|result_mux|stage2|f[7]~2_combout ))))) # (!\CU|IB2_SEL [0] & 
// (((\DP|IntBus2MUX|stage2|f[7]~31_combout ))))

	.dataa(\CU|IB2_SEL [0]),
	.datab(\DP|ipstkmux|f[7]~0_combout ),
	.datac(\DP|ALU|result_mux|stage2|f[7]~2_combout ),
	.datad(\DP|IntBus2MUX|stage2|f[7]~31_combout ),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[7]~32 .lut_mask = 16'hDDA0;
defparam \DP|IntBus2MUX|stage2|f[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N22
cycloneive_lcell_comb \DP|MAXR|q~7 (
// Equation(s):
// \DP|MAXR|q~7_combout  = (\CU|Decoder1~1_combout  & (\DP|PC|q [7])) # (!\CU|Decoder1~1_combout  & ((\DP|IntBus2MUX|stage2|f[7]~32_combout )))

	.dataa(gnd),
	.datab(\CU|Decoder1~1_combout ),
	.datac(\DP|PC|q [7]),
	.datad(\DP|IntBus2MUX|stage2|f[7]~32_combout ),
	.cin(gnd),
	.combout(\DP|MAXR|q~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MAXR|q~7 .lut_mask = 16'hF3C0;
defparam \DP|MAXR|q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N23
dffeas \DP|MAXR|q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|MAXR|q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|MABR|q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MAXR|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MAXR|q[7] .is_wysiwyg = "true";
defparam \DP|MAXR|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N15
dffeas \DP|MAR|q[7] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\DP|MAR|q[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|MAR|q[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MAR|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MAR|q[7] .is_wysiwyg = "true";
defparam \DP|MAR|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N25
dffeas \DP|PC|q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|PC|q[7]~24_combout ),
	.asdata(\DP|MAR|q [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CU|RST_PC~q ),
	.sload(\CU|LD_PC~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|PC|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|PC|q[7] .is_wysiwyg = "true";
defparam \DP|PC|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N27
dffeas \DP|PC|q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|PC|q[8]~26_combout ),
	.asdata(\DP|MAR|q [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CU|RST_PC~q ),
	.sload(\CU|LD_PC~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|PC|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|PC|q[8] .is_wysiwyg = "true";
defparam \DP|PC|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N18
cycloneive_lcell_comb \DP|MAXR|q~8 (
// Equation(s):
// \DP|MAXR|q~8_combout  = (\CU|Decoder1~1_combout  & (\DP|PC|q [8])) # (!\CU|Decoder1~1_combout  & ((\DP|IntBus2MUX|stage2|f[7]~32_combout )))

	.dataa(gnd),
	.datab(\CU|Decoder1~1_combout ),
	.datac(\DP|PC|q [8]),
	.datad(\DP|IntBus2MUX|stage2|f[7]~32_combout ),
	.cin(gnd),
	.combout(\DP|MAXR|q~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MAXR|q~8 .lut_mask = 16'hF3C0;
defparam \DP|MAXR|q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N19
dffeas \DP|MAXR|q[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|MAXR|q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|MABR|q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MAXR|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MAXR|q[8] .is_wysiwyg = "true";
defparam \DP|MAXR|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N17
dffeas \DP|MAR|q[8] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\DP|MAR|q[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|MAR|q[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MAR|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MAR|q[8] .is_wysiwyg = "true";
defparam \DP|MAR|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N28
cycloneive_lcell_comb \CU|LessThan0~1 (
// Equation(s):
// \CU|LessThan0~1_combout  = (((!\DP|MAR|q [9]) # (!\DP|MAR|q [7])) # (!\DP|MAR|q [8])) # (!\DP|MAR|q [6])

	.dataa(\DP|MAR|q [6]),
	.datab(\DP|MAR|q [8]),
	.datac(\DP|MAR|q [7]),
	.datad(\DP|MAR|q [9]),
	.cin(gnd),
	.combout(\CU|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|LessThan0~1 .lut_mask = 16'h7FFF;
defparam \CU|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N26
cycloneive_lcell_comb \CU|LessThan0~0 (
// Equation(s):
// \CU|LessThan0~0_combout  = (((!\DP|MAR|q [3]) # (!\DP|MAR|q [2])) # (!\DP|MAR|q [4])) # (!\DP|MAR|q [5])

	.dataa(\DP|MAR|q [5]),
	.datab(\DP|MAR|q [4]),
	.datac(\DP|MAR|q [2]),
	.datad(\DP|MAR|q [3]),
	.cin(gnd),
	.combout(\CU|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \CU|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N20
cycloneive_lcell_comb \CU|RW~0 (
// Equation(s):
// \CU|RW~0_combout  = (\CU|crtMCis~2_combout  & (\CU|Decoder1~6_combout  & ((\CU|LessThan0~1_combout ) # (\CU|LessThan0~0_combout ))))

	.dataa(\CU|crtMCis~2_combout ),
	.datab(\CU|LessThan0~1_combout ),
	.datac(\CU|Decoder1~6_combout ),
	.datad(\CU|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\CU|RW~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|RW~0 .lut_mask = 16'hA080;
defparam \CU|RW~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N21
dffeas \CU|RW (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\CU|RW~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|RW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|RW .is_wysiwyg = "true";
defparam \CU|RW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N8
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[6]~27 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[6]~27_combout  = (\CU|ALU_FS [3] & (\CU|ALU_FS [0] & ((\CU|ALU_FS [2])))) # (!\CU|ALU_FS [3] & (((\DP|ALU|logic_unit|logic_mux|stage2|f[6]~6_combout ) # (!\CU|ALU_FS [2]))))

	.dataa(\CU|ALU_FS [0]),
	.datab(\CU|ALU_FS [3]),
	.datac(\DP|ALU|logic_unit|logic_mux|stage2|f[6]~6_combout ),
	.datad(\CU|ALU_FS [2]),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[6]~27 .lut_mask = 16'hB833;
defparam \DP|IntBus2MUX|stage2|f[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N2
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[6]~28 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[6]~28_combout  = (\CU|ALU_FS [2] & (\DP|IntBus2MUX|stage2|f[6]~27_combout )) # (!\CU|ALU_FS [2] & ((\DP|IntBus2MUX|stage2|f[6]~27_combout  & ((\DP|ALU|arith_unit|addersub|stage1|WideXor0~12_combout ))) # 
// (!\DP|IntBus2MUX|stage2|f[6]~27_combout  & (\DP|ALU|sr_unit|sr_mux|stage2|f[6]~25_combout ))))

	.dataa(\CU|ALU_FS [2]),
	.datab(\DP|IntBus2MUX|stage2|f[6]~27_combout ),
	.datac(\DP|ALU|sr_unit|sr_mux|stage2|f[6]~25_combout ),
	.datad(\DP|ALU|arith_unit|addersub|stage1|WideXor0~12_combout ),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[6]~28_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[6]~28 .lut_mask = 16'hDC98;
defparam \DP|IntBus2MUX|stage2|f[6]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N16
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[6]~29 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[6]~29_combout  = (\CU|IB2_SEL [1] & (((!\CU|IB2_SEL [0])))) # (!\CU|IB2_SEL [1] & ((\CU|IB2_SEL [0] & ((\DP|IntBus2MUX|stage2|f[6]~28_combout ))) # (!\CU|IB2_SEL [0] & (\DP|IntBus0MUX|stage2|f[6]~13_combout ))))

	.dataa(\CU|IB2_SEL [1]),
	.datab(\DP|IntBus0MUX|stage2|f[6]~13_combout ),
	.datac(\CU|IB2_SEL [0]),
	.datad(\DP|IntBus2MUX|stage2|f[6]~28_combout ),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[6]~29 .lut_mask = 16'h5E0E;
defparam \DP|IntBus2MUX|stage2|f[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N30
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[6]~30 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[6]~30_combout  = (\DP|IntBus2MUX|stage2|f[6]~0_combout  & ((\DP|IntBus2MUX|stage2|f[6]~29_combout  & ((\DP|DM|altsyncram_component|auto_generated|q_a [6]))) # (!\DP|IntBus2MUX|stage2|f[6]~29_combout  & (\DP|hwstack|dout [6])))) # 
// (!\DP|IntBus2MUX|stage2|f[6]~0_combout  & (((\DP|IntBus2MUX|stage2|f[6]~29_combout ))))

	.dataa(\DP|IntBus2MUX|stage2|f[6]~0_combout ),
	.datab(\DP|hwstack|dout [6]),
	.datac(\DP|DM|altsyncram_component|auto_generated|q_a [6]),
	.datad(\DP|IntBus2MUX|stage2|f[6]~29_combout ),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[6]~30 .lut_mask = 16'hF588;
defparam \DP|IntBus2MUX|stage2|f[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N10
cycloneive_lcell_comb \DP|MAXR|q~6 (
// Equation(s):
// \DP|MAXR|q~6_combout  = (\CU|Decoder1~1_combout  & (\DP|PC|q [6])) # (!\CU|Decoder1~1_combout  & ((\DP|IntBus2MUX|stage2|f[6]~30_combout )))

	.dataa(\DP|PC|q [6]),
	.datab(\CU|Decoder1~1_combout ),
	.datac(gnd),
	.datad(\DP|IntBus2MUX|stage2|f[6]~30_combout ),
	.cin(gnd),
	.combout(\DP|MAXR|q~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MAXR|q~6 .lut_mask = 16'hBB88;
defparam \DP|MAXR|q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N11
dffeas \DP|MAXR|q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|MAXR|q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|MABR|q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MAXR|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MAXR|q[6] .is_wysiwyg = "true";
defparam \DP|MAXR|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N13
dffeas \DP|MAR|q[6] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\DP|MAR|q[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|MAR|q[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MAR|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MAR|q[6] .is_wysiwyg = "true";
defparam \DP|MAR|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N23
dffeas \DP|PC|q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|PC|q[6]~22_combout ),
	.asdata(\DP|MAR|q [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CU|RST_PC~q ),
	.sload(\CU|LD_PC~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|PC|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|PC|q[6] .is_wysiwyg = "true";
defparam \DP|PC|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N6
cycloneive_lcell_comb \DP|IR|q~3 (
// Equation(s):
// \DP|IR|q~3_combout  = (\DP|PM|altsyncram_component|auto_generated|q_a [5] & !\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|PM|altsyncram_component|auto_generated|q_a [5]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\DP|IR|q~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IR|q~3 .lut_mask = 16'h00F0;
defparam \DP|IR|q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N7
dffeas \DP|IR|q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|IR|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|IR|q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|IR|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|IR|q[5] .is_wysiwyg = "true";
defparam \DP|IR|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N0
cycloneive_lcell_comb \CU|Decoder1~2 (
// Equation(s):
// \CU|Decoder1~2_combout  = (!\DP|IR|q [4] & (\DP|IR|q [7] & (\DP|IR|q [5] & \DP|IR|q [6])))

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [5]),
	.datad(\DP|IR|q [6]),
	.cin(gnd),
	.combout(\CU|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Decoder1~2 .lut_mask = 16'h4000;
defparam \CU|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N12
cycloneive_lcell_comb \CU|Selector12~0 (
// Equation(s):
// \CU|Selector12~0_combout  = (\CU|LD_MAR~q  & ((\CU|Decoder1~5_combout ) # ((\CU|Decoder1~2_combout  & \CU|MC.MC2~q )))) # (!\CU|LD_MAR~q  & (\CU|Decoder1~2_combout  & (\CU|MC.MC2~q )))

	.dataa(\CU|LD_MAR~q ),
	.datab(\CU|Decoder1~2_combout ),
	.datac(\CU|MC.MC2~q ),
	.datad(\CU|Decoder1~5_combout ),
	.cin(gnd),
	.combout(\CU|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector12~0 .lut_mask = 16'hEAC0;
defparam \CU|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N13
dffeas \CU|IB2_SEL[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\CU|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|IB2_SEL [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CU|IB2_SEL[1] .is_wysiwyg = "true";
defparam \CU|IB2_SEL[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N26
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[6]~0 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[6]~0_combout  = (\CU|IB2_SEL [1] & ((\CU|ipstksel~q ) # (!\CU|IB2_SEL [0])))

	.dataa(gnd),
	.datab(\CU|IB2_SEL [1]),
	.datac(\CU|IB2_SEL [0]),
	.datad(\CU|ipstksel~q ),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[6]~0 .lut_mask = 16'hCC0C;
defparam \DP|IntBus2MUX|stage2|f[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N24
cycloneive_lcell_comb \DP|hwstack|tos3~5 (
// Equation(s):
// \DP|hwstack|tos3~5_combout  = (\CU|push~q  & (\DP|hwstack|tos2 [5] & !\Reset~input_o ))

	.dataa(\CU|push~q ),
	.datab(gnd),
	.datac(\DP|hwstack|tos2 [5]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\DP|hwstack|tos3~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos3~5 .lut_mask = 16'h00A0;
defparam \DP|hwstack|tos3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N25
dffeas \DP|hwstack|tos3[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos3~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos3[5] .is_wysiwyg = "true";
defparam \DP|hwstack|tos3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N30
cycloneive_lcell_comb \DP|hwstack|tos2~5 (
// Equation(s):
// \DP|hwstack|tos2~5_combout  = (\CU|push~q  & (\DP|hwstack|tos1 [5])) # (!\CU|push~q  & ((\DP|hwstack|tos3 [5])))

	.dataa(\DP|hwstack|tos1 [5]),
	.datab(\DP|hwstack|tos3 [5]),
	.datac(gnd),
	.datad(\CU|push~q ),
	.cin(gnd),
	.combout(\DP|hwstack|tos2~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos2~5 .lut_mask = 16'hAACC;
defparam \DP|hwstack|tos2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N31
dffeas \DP|hwstack|tos2[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos2[5] .is_wysiwyg = "true";
defparam \DP|hwstack|tos2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N12
cycloneive_lcell_comb \DP|hwstack|tos1~5 (
// Equation(s):
// \DP|hwstack|tos1~5_combout  = (\CU|push~q  & (\DP|hwstack|tos [5])) # (!\CU|push~q  & ((\DP|hwstack|tos2 [5])))

	.dataa(gnd),
	.datab(\DP|hwstack|tos [5]),
	.datac(\DP|hwstack|tos2 [5]),
	.datad(\CU|push~q ),
	.cin(gnd),
	.combout(\DP|hwstack|tos1~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos1~5 .lut_mask = 16'hCCF0;
defparam \DP|hwstack|tos1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N13
dffeas \DP|hwstack|tos1[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos1[5] .is_wysiwyg = "true";
defparam \DP|hwstack|tos1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N18
cycloneive_lcell_comb \DP|hwstack|tos~6 (
// Equation(s):
// \DP|hwstack|tos~6_combout  = (\CU|push~q  & ((\DP|IntBus2MUX|stage2|f[5]~26_combout ))) # (!\CU|push~q  & (\DP|hwstack|tos1 [5]))

	.dataa(\CU|push~q ),
	.datab(gnd),
	.datac(\DP|hwstack|tos1 [5]),
	.datad(\DP|IntBus2MUX|stage2|f[5]~26_combout ),
	.cin(gnd),
	.combout(\DP|hwstack|tos~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos~6 .lut_mask = 16'hFA50;
defparam \DP|hwstack|tos~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N19
dffeas \DP|hwstack|tos[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos[5] .is_wysiwyg = "true";
defparam \DP|hwstack|tos[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N20
cycloneive_lcell_comb \DP|hwstack|dout~5 (
// Equation(s):
// \DP|hwstack|dout~5_combout  = (\CU|push~q  & ((\DP|IntBus2MUX|stage2|f[5]~26_combout ))) # (!\CU|push~q  & (\DP|hwstack|tos [5]))

	.dataa(gnd),
	.datab(\DP|hwstack|tos [5]),
	.datac(\CU|push~q ),
	.datad(\DP|IntBus2MUX|stage2|f[5]~26_combout ),
	.cin(gnd),
	.combout(\DP|hwstack|dout~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|dout~5 .lut_mask = 16'hFC0C;
defparam \DP|hwstack|dout~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N21
dffeas \DP|hwstack|dout[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|dout~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|dout[5] .is_wysiwyg = "true";
defparam \DP|hwstack|dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N16
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[5]~23 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[5]~23_combout  = (\CU|ALU_FS [2] & ((\CU|ALU_FS [3] & (\CU|ALU_FS [1])) # (!\CU|ALU_FS [3] & ((\DP|ALU|logic_unit|logic_mux|stage2|f[5]~5_combout ))))) # (!\CU|ALU_FS [2] & (((\CU|ALU_FS [3]))))

	.dataa(\CU|ALU_FS [2]),
	.datab(\CU|ALU_FS [1]),
	.datac(\CU|ALU_FS [3]),
	.datad(\DP|ALU|logic_unit|logic_mux|stage2|f[5]~5_combout ),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[5]~23 .lut_mask = 16'hDAD0;
defparam \DP|IntBus2MUX|stage2|f[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N18
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[5]~24 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[5]~24_combout  = (\CU|ALU_FS [2] & (\DP|IntBus2MUX|stage2|f[5]~23_combout )) # (!\CU|ALU_FS [2] & ((\DP|IntBus2MUX|stage2|f[5]~23_combout  & (\DP|ALU|sr_unit|sr_mux|stage2|f[5]~20_combout )) # 
// (!\DP|IntBus2MUX|stage2|f[5]~23_combout  & ((\DP|ALU|arith_unit|addersub|stage1|WideXor0~10_combout )))))

	.dataa(\CU|ALU_FS [2]),
	.datab(\DP|IntBus2MUX|stage2|f[5]~23_combout ),
	.datac(\DP|ALU|sr_unit|sr_mux|stage2|f[5]~20_combout ),
	.datad(\DP|ALU|arith_unit|addersub|stage1|WideXor0~10_combout ),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[5]~24 .lut_mask = 16'hD9C8;
defparam \DP|IntBus2MUX|stage2|f[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N12
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[5]~25 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[5]~25_combout  = (\CU|IB2_SEL [1] & (((!\CU|IB2_SEL [0])))) # (!\CU|IB2_SEL [1] & ((\CU|IB2_SEL [0] & ((\DP|IntBus2MUX|stage2|f[5]~24_combout ))) # (!\CU|IB2_SEL [0] & (\DP|IntBus0MUX|stage2|f[5]~11_combout ))))

	.dataa(\CU|IB2_SEL [1]),
	.datab(\DP|IntBus0MUX|stage2|f[5]~11_combout ),
	.datac(\CU|IB2_SEL [0]),
	.datad(\DP|IntBus2MUX|stage2|f[5]~24_combout ),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[5]~25 .lut_mask = 16'h5E0E;
defparam \DP|IntBus2MUX|stage2|f[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N10
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[5]~26 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[5]~26_combout  = (\DP|IntBus2MUX|stage2|f[6]~0_combout  & ((\DP|IntBus2MUX|stage2|f[5]~25_combout  & ((\DP|DM|altsyncram_component|auto_generated|q_a [5]))) # (!\DP|IntBus2MUX|stage2|f[5]~25_combout  & (\DP|hwstack|dout [5])))) # 
// (!\DP|IntBus2MUX|stage2|f[6]~0_combout  & (((\DP|IntBus2MUX|stage2|f[5]~25_combout ))))

	.dataa(\DP|IntBus2MUX|stage2|f[6]~0_combout ),
	.datab(\DP|hwstack|dout [5]),
	.datac(\DP|DM|altsyncram_component|auto_generated|q_a [5]),
	.datad(\DP|IntBus2MUX|stage2|f[5]~25_combout ),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[5]~26 .lut_mask = 16'hF588;
defparam \DP|IntBus2MUX|stage2|f[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N26
cycloneive_lcell_comb \DP|MAXR|q~5 (
// Equation(s):
// \DP|MAXR|q~5_combout  = (\CU|Decoder1~1_combout  & (\DP|PC|q [5])) # (!\CU|Decoder1~1_combout  & ((\DP|IntBus2MUX|stage2|f[5]~26_combout )))

	.dataa(gnd),
	.datab(\DP|PC|q [5]),
	.datac(\DP|IntBus2MUX|stage2|f[5]~26_combout ),
	.datad(\CU|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\DP|MAXR|q~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MAXR|q~5 .lut_mask = 16'hCCF0;
defparam \DP|MAXR|q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N27
dffeas \DP|MAXR|q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|MAXR|q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|MABR|q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MAXR|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MAXR|q[5] .is_wysiwyg = "true";
defparam \DP|MAXR|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N11
dffeas \DP|MAR|q[5] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\DP|MAR|q[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|MAR|q[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MAR|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MAR|q[5] .is_wysiwyg = "true";
defparam \DP|MAR|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N21
dffeas \DP|PC|q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|PC|q[5]~20_combout ),
	.asdata(\DP|MAR|q [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CU|RST_PC~q ),
	.sload(\CU|LD_PC~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|PC|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|PC|q[5] .is_wysiwyg = "true";
defparam \DP|PC|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N2
cycloneive_lcell_comb \DP|MABR|q~5 (
// Equation(s):
// \DP|MABR|q~5_combout  = (\CU|Decoder1~1_combout  & (\DP|PM|altsyncram_component|auto_generated|q_a [4])) # (!\CU|Decoder1~1_combout  & ((\DP|PM|altsyncram_component|auto_generated|q_a [2])))

	.dataa(gnd),
	.datab(\CU|Decoder1~1_combout ),
	.datac(\DP|PM|altsyncram_component|auto_generated|q_a [4]),
	.datad(\DP|PM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DP|MABR|q~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MABR|q~5 .lut_mask = 16'hF3C0;
defparam \DP|MABR|q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N3
dffeas \DP|MABR|q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|MABR|q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|MABR|q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MABR|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MABR|q[4] .is_wysiwyg = "true";
defparam \DP|MABR|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N9
dffeas \DP|MAR|q[4] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\DP|MAR|q[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|MAR|q[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MAR|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MAR|q[4] .is_wysiwyg = "true";
defparam \DP|MAR|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N19
dffeas \DP|PC|q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|PC|q[4]~18_combout ),
	.asdata(\DP|MAR|q [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CU|RST_PC~q ),
	.sload(\CU|LD_PC~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|PC|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|PC|q[4] .is_wysiwyg = "true";
defparam \DP|PC|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N16
cycloneive_lcell_comb \DP|MABR|q~4 (
// Equation(s):
// \DP|MABR|q~4_combout  = (\CU|Decoder1~1_combout  & (\DP|PM|altsyncram_component|auto_generated|q_a [3])) # (!\CU|Decoder1~1_combout  & ((\DP|PM|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\DP|PM|altsyncram_component|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(\DP|PM|altsyncram_component|auto_generated|q_a [1]),
	.datad(\CU|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\DP|MABR|q~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MABR|q~4 .lut_mask = 16'hAAF0;
defparam \DP|MABR|q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N17
dffeas \DP|MABR|q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|MABR|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|MABR|q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MABR|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MABR|q[3] .is_wysiwyg = "true";
defparam \DP|MABR|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N7
dffeas \DP|MAR|q[3] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\DP|MAR|q[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|MAR|q[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MAR|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MAR|q[3] .is_wysiwyg = "true";
defparam \DP|MAR|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N17
dffeas \DP|PC|q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|PC|q[3]~16_combout ),
	.asdata(\DP|MAR|q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CU|RST_PC~q ),
	.sload(\CU|LD_PC~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|PC|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|PC|q[3] .is_wysiwyg = "true";
defparam \DP|PC|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N4
cycloneive_lcell_comb \DP|IR|q~2 (
// Equation(s):
// \DP|IR|q~2_combout  = (!\Reset~input_o  & \DP|PM|altsyncram_component|auto_generated|q_a [1])

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|PM|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\DP|IR|q~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IR|q~2 .lut_mask = 16'h5500;
defparam \DP|IR|q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N5
dffeas \DP|IR|q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|IR|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|IR|q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|IR|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|IR|q[1] .is_wysiwyg = "true";
defparam \DP|IR|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N20
cycloneive_lcell_comb \CU|IB1_SEL~4 (
// Equation(s):
// \CU|IB1_SEL~4_combout  = (!\Reset~input_o  & (\DP|IR|q [1] & (\CU|MC.MC2~q  & !\CU|WideOr2~0_combout )))

	.dataa(\Reset~input_o ),
	.datab(\DP|IR|q [1]),
	.datac(\CU|MC.MC2~q ),
	.datad(\CU|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\CU|IB1_SEL~4_combout ),
	.cout());
// synopsys translate_off
defparam \CU|IB1_SEL~4 .lut_mask = 16'h0040;
defparam \CU|IB1_SEL~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y15_N21
dffeas \CU|IB1_SEL[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\CU|IB1_SEL~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|IB1_SEL [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CU|IB1_SEL[1] .is_wysiwyg = "true";
defparam \CU|IB1_SEL[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N4
cycloneive_lcell_comb \DP|IntBus1MUX|stage2|f[2]~4 (
// Equation(s):
// \DP|IntBus1MUX|stage2|f[2]~4_combout  = (\CU|IB1_SEL [1] & (((\CU|IB1_SEL [0])))) # (!\CU|IB1_SEL [1] & ((\CU|IB1_SEL [0] & (\DP|R1|q [2])) # (!\CU|IB1_SEL [0] & ((\DP|R0|q [2])))))

	.dataa(\CU|IB1_SEL [1]),
	.datab(\DP|R1|q [2]),
	.datac(\DP|R0|q [2]),
	.datad(\CU|IB1_SEL [0]),
	.cin(gnd),
	.combout(\DP|IntBus1MUX|stage2|f[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus1MUX|stage2|f[2]~4 .lut_mask = 16'hEE50;
defparam \DP|IntBus1MUX|stage2|f[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N10
cycloneive_lcell_comb \DP|IntBus1MUX|stage2|f[2]~5 (
// Equation(s):
// \DP|IntBus1MUX|stage2|f[2]~5_combout  = (\CU|IB1_SEL [1] & ((\DP|IntBus1MUX|stage2|f[2]~4_combout  & ((\DP|R3|q [2]))) # (!\DP|IntBus1MUX|stage2|f[2]~4_combout  & (\DP|R2|q [2])))) # (!\CU|IB1_SEL [1] & (\DP|IntBus1MUX|stage2|f[2]~4_combout ))

	.dataa(\CU|IB1_SEL [1]),
	.datab(\DP|IntBus1MUX|stage2|f[2]~4_combout ),
	.datac(\DP|R2|q [2]),
	.datad(\DP|R3|q [2]),
	.cin(gnd),
	.combout(\DP|IntBus1MUX|stage2|f[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus1MUX|stage2|f[2]~5 .lut_mask = 16'hEC64;
defparam \DP|IntBus1MUX|stage2|f[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N28
cycloneive_lcell_comb \DP|ALU|sr_unit|sr_mux|stage2|f[2]~8 (
// Equation(s):
// \DP|ALU|sr_unit|sr_mux|stage2|f[2]~8_combout  = (\DP|IR|q [1] & ((\DP|IR|q [0] & ((\DP|IntBus0MUX|stage2|f[5]~11_combout ))) # (!\DP|IR|q [0] & (\DP|IntBus0MUX|stage2|f[4]~9_combout ))))

	.dataa(\DP|IR|q [1]),
	.datab(\DP|IR|q [0]),
	.datac(\DP|IntBus0MUX|stage2|f[4]~9_combout ),
	.datad(\DP|IntBus0MUX|stage2|f[5]~11_combout ),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|sr_mux|stage2|f[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[2]~8 .lut_mask = 16'hA820;
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N10
cycloneive_lcell_comb \DP|ALU|sr_unit|sr_mux|stage2|f[2]~7 (
// Equation(s):
// \DP|ALU|sr_unit|sr_mux|stage2|f[2]~7_combout  = (!\DP|IR|q [1] & ((\DP|IR|q [0] & ((\DP|IntBus0MUX|stage2|f[3]~5_combout ))) # (!\DP|IR|q [0] & (\DP|IntBus0MUX|stage2|f[2]~7_combout ))))

	.dataa(\DP|IR|q [1]),
	.datab(\DP|IntBus0MUX|stage2|f[2]~7_combout ),
	.datac(\DP|IntBus0MUX|stage2|f[3]~5_combout ),
	.datad(\DP|IR|q [0]),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|sr_mux|stage2|f[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[2]~7 .lut_mask = 16'h5044;
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N6
cycloneive_lcell_comb \DP|ALU|sr_unit|sr_mux|stage2|f[2]~9 (
// Equation(s):
// \DP|ALU|sr_unit|sr_mux|stage2|f[2]~9_combout  = (\DP|ALU|sr_unit|sr_mux|stage2|f[0]~2_combout  & (\DP|IntBus1MUX|stage2|f[2]~5_combout )) # (!\DP|ALU|sr_unit|sr_mux|stage2|f[0]~2_combout  & (((\DP|ALU|sr_unit|sr_mux|stage2|f[2]~8_combout ) # 
// (\DP|ALU|sr_unit|sr_mux|stage2|f[2]~7_combout ))))

	.dataa(\DP|IntBus1MUX|stage2|f[2]~5_combout ),
	.datab(\DP|ALU|sr_unit|sr_mux|stage2|f[2]~8_combout ),
	.datac(\DP|ALU|sr_unit|sr_mux|stage2|f[0]~2_combout ),
	.datad(\DP|ALU|sr_unit|sr_mux|stage2|f[2]~7_combout ),
	.cin(gnd),
	.combout(\DP|ALU|sr_unit|sr_mux|stage2|f[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[2]~9 .lut_mask = 16'hAFAC;
defparam \DP|ALU|sr_unit|sr_mux|stage2|f[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N12
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[2]~13 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[2]~13_combout  = (\CU|ALU_FS [3] & (\CU|ALU_FS [2])) # (!\CU|ALU_FS [3] & ((\CU|ALU_FS [2] & ((\DP|ALU|logic_unit|logic_mux|stage2|f[2]~2_combout ))) # (!\CU|ALU_FS [2] & (\DP|ALU|arith_unit|addersub|stage1|WideXor0~4_combout ))))

	.dataa(\CU|ALU_FS [3]),
	.datab(\CU|ALU_FS [2]),
	.datac(\DP|ALU|arith_unit|addersub|stage1|WideXor0~4_combout ),
	.datad(\DP|ALU|logic_unit|logic_mux|stage2|f[2]~2_combout ),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[2]~13 .lut_mask = 16'hDC98;
defparam \DP|IntBus2MUX|stage2|f[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N6
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[2]~14 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[2]~14_combout  = (\CU|ALU_FS [3] & ((\DP|IntBus2MUX|stage2|f[2]~13_combout  & (\CU|ALU_FS [0])) # (!\DP|IntBus2MUX|stage2|f[2]~13_combout  & ((\DP|ALU|sr_unit|sr_mux|stage2|f[2]~9_combout ))))) # (!\CU|ALU_FS [3] & 
// (((\DP|IntBus2MUX|stage2|f[2]~13_combout ))))

	.dataa(\CU|ALU_FS [0]),
	.datab(\DP|ALU|sr_unit|sr_mux|stage2|f[2]~9_combout ),
	.datac(\CU|ALU_FS [3]),
	.datad(\DP|IntBus2MUX|stage2|f[2]~13_combout ),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[2]~14 .lut_mask = 16'hAFC0;
defparam \DP|IntBus2MUX|stage2|f[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N8
cycloneive_lcell_comb \DP|IPDR|q~3 (
// Equation(s):
// \DP|IPDR|q~3_combout  = (\SW[2]~input_o  & !\Reset~input_o )

	.dataa(gnd),
	.datab(\SW[2]~input_o ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\DP|IPDR|q~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IPDR|q~3 .lut_mask = 16'h00CC;
defparam \DP|IPDR|q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N9
dffeas \DP|IPDR|q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|IPDR|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|IPDR|q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|IPDR|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|IPDR|q[2] .is_wysiwyg = "true";
defparam \DP|IPDR|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N30
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[2]~11 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[2]~11_combout  = (\DP|IntBus2MUX|stage2|f[6]~0_combout  & (((\DP|IntBus2MUX|stage2|f[1]~1_combout )))) # (!\DP|IntBus2MUX|stage2|f[6]~0_combout  & ((\DP|IntBus2MUX|stage2|f[1]~1_combout  & (\DP|IPDR|q [2])) # 
// (!\DP|IntBus2MUX|stage2|f[1]~1_combout  & ((\DP|IntBus0MUX|stage2|f[2]~7_combout )))))

	.dataa(\DP|IPDR|q [2]),
	.datab(\DP|IntBus0MUX|stage2|f[2]~7_combout ),
	.datac(\DP|IntBus2MUX|stage2|f[6]~0_combout ),
	.datad(\DP|IntBus2MUX|stage2|f[1]~1_combout ),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[2]~11 .lut_mask = 16'hFA0C;
defparam \DP|IntBus2MUX|stage2|f[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N24
cycloneive_lcell_comb \DP|hwstack|tos3~2 (
// Equation(s):
// \DP|hwstack|tos3~2_combout  = (\DP|hwstack|tos2 [2] & (\CU|push~q  & !\Reset~input_o ))

	.dataa(gnd),
	.datab(\DP|hwstack|tos2 [2]),
	.datac(\CU|push~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\DP|hwstack|tos3~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos3~2 .lut_mask = 16'h00C0;
defparam \DP|hwstack|tos3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N25
dffeas \DP|hwstack|tos3[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos3[2] .is_wysiwyg = "true";
defparam \DP|hwstack|tos3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N20
cycloneive_lcell_comb \DP|hwstack|tos2~2 (
// Equation(s):
// \DP|hwstack|tos2~2_combout  = (\CU|push~q  & (\DP|hwstack|tos1 [2])) # (!\CU|push~q  & ((\DP|hwstack|tos3 [2])))

	.dataa(gnd),
	.datab(\CU|push~q ),
	.datac(\DP|hwstack|tos1 [2]),
	.datad(\DP|hwstack|tos3 [2]),
	.cin(gnd),
	.combout(\DP|hwstack|tos2~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos2~2 .lut_mask = 16'hF3C0;
defparam \DP|hwstack|tos2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N21
dffeas \DP|hwstack|tos2[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos2[2] .is_wysiwyg = "true";
defparam \DP|hwstack|tos2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N26
cycloneive_lcell_comb \DP|hwstack|tos1~2 (
// Equation(s):
// \DP|hwstack|tos1~2_combout  = (\CU|push~q  & (\DP|hwstack|tos [2])) # (!\CU|push~q  & ((\DP|hwstack|tos2 [2])))

	.dataa(gnd),
	.datab(\CU|push~q ),
	.datac(\DP|hwstack|tos [2]),
	.datad(\DP|hwstack|tos2 [2]),
	.cin(gnd),
	.combout(\DP|hwstack|tos1~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos1~2 .lut_mask = 16'hF3C0;
defparam \DP|hwstack|tos1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N27
dffeas \DP|hwstack|tos1[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos1[2] .is_wysiwyg = "true";
defparam \DP|hwstack|tos1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N16
cycloneive_lcell_comb \DP|hwstack|tos~3 (
// Equation(s):
// \DP|hwstack|tos~3_combout  = (\CU|push~q  & ((\DP|hwstack|dout[2]~2_combout ))) # (!\CU|push~q  & (\DP|hwstack|tos1 [2]))

	.dataa(\DP|hwstack|tos1 [2]),
	.datab(\CU|push~q ),
	.datac(\DP|hwstack|dout[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|hwstack|tos~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos~3 .lut_mask = 16'hE2E2;
defparam \DP|hwstack|tos~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N17
dffeas \DP|hwstack|tos[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos[2] .is_wysiwyg = "true";
defparam \DP|hwstack|tos[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N1
dffeas \DP|hwstack|dout[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|dout[2]~2_combout ),
	.asdata(\DP|hwstack|tos [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CU|push~q ),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|dout[2] .is_wysiwyg = "true";
defparam \DP|hwstack|dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N18
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[2]~12 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[2]~12_combout  = (\DP|IntBus2MUX|stage2|f[2]~11_combout  & ((\DP|hwstack|dout [2]) # ((!\DP|IntBus2MUX|stage2|f[6]~0_combout )))) # (!\DP|IntBus2MUX|stage2|f[2]~11_combout  & (((\DP|IntBus2MUX|stage2|f[6]~0_combout  & 
// \DP|DM|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\DP|IntBus2MUX|stage2|f[2]~11_combout ),
	.datab(\DP|hwstack|dout [2]),
	.datac(\DP|IntBus2MUX|stage2|f[6]~0_combout ),
	.datad(\DP|DM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[2]~12 .lut_mask = 16'hDA8A;
defparam \DP|IntBus2MUX|stage2|f[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N0
cycloneive_lcell_comb \DP|hwstack|dout[2]~2 (
// Equation(s):
// \DP|hwstack|dout[2]~2_combout  = (\DP|IntBus2MUX|stage2|f[1]~6_combout  & (\DP|IntBus2MUX|stage2|f[2]~14_combout )) # (!\DP|IntBus2MUX|stage2|f[1]~6_combout  & ((\DP|IntBus2MUX|stage2|f[2]~12_combout )))

	.dataa(\DP|IntBus2MUX|stage2|f[2]~14_combout ),
	.datab(\DP|IntBus2MUX|stage2|f[1]~6_combout ),
	.datac(gnd),
	.datad(\DP|IntBus2MUX|stage2|f[2]~12_combout ),
	.cin(gnd),
	.combout(\DP|hwstack|dout[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|dout[2]~2 .lut_mask = 16'hBB88;
defparam \DP|hwstack|dout[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N14
cycloneive_lcell_comb \DP|MAXR|q~2 (
// Equation(s):
// \DP|MAXR|q~2_combout  = (\CU|Decoder1~1_combout  & (\DP|PC|q [2])) # (!\CU|Decoder1~1_combout  & ((\DP|hwstack|dout[2]~2_combout )))

	.dataa(gnd),
	.datab(\CU|Decoder1~1_combout ),
	.datac(\DP|PC|q [2]),
	.datad(\DP|hwstack|dout[2]~2_combout ),
	.cin(gnd),
	.combout(\DP|MAXR|q~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MAXR|q~2 .lut_mask = 16'hF3C0;
defparam \DP|MAXR|q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N15
dffeas \DP|MAXR|q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|MAXR|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|MABR|q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MAXR|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MAXR|q[2] .is_wysiwyg = "true";
defparam \DP|MAXR|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N5
dffeas \DP|MAR|q[2] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\DP|MAR|q[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|MAR|q[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MAR|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MAR|q[2] .is_wysiwyg = "true";
defparam \DP|MAR|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N15
dffeas \DP|PC|q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|PC|q[2]~14_combout ),
	.asdata(\DP|MAR|q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CU|RST_PC~q ),
	.sload(\CU|LD_PC~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|PC|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|PC|q[2] .is_wysiwyg = "true";
defparam \DP|PC|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N16
cycloneive_lcell_comb \DP|IR|q~4 (
// Equation(s):
// \DP|IR|q~4_combout  = (!\Reset~input_o  & \DP|PM|altsyncram_component|auto_generated|q_a [6])

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|PM|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\DP|IR|q~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IR|q~4 .lut_mask = 16'h5500;
defparam \DP|IR|q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N17
dffeas \DP|IR|q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|IR|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|IR|q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|IR|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|IR|q[6] .is_wysiwyg = "true";
defparam \DP|IR|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N2
cycloneive_lcell_comb \CU|Selector2~0 (
// Equation(s):
// \CU|Selector2~0_combout  = (\DP|IR|q [4] & (((!\DP|IR|q [6] & !\DP|IR|q [5])) # (!\DP|IR|q [7])))

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [6]),
	.datad(\DP|IR|q [5]),
	.cin(gnd),
	.combout(\CU|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector2~0 .lut_mask = 16'h222A;
defparam \CU|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N30
cycloneive_lcell_comb \CU|ALU_FS~8 (
// Equation(s):
// \CU|ALU_FS~8_combout  = (!\Reset~input_o  & (\CU|MC.MC2~q  & \CU|Selector2~0_combout ))

	.dataa(\Reset~input_o ),
	.datab(\CU|MC.MC2~q ),
	.datac(gnd),
	.datad(\CU|Selector2~0_combout ),
	.cin(gnd),
	.combout(\CU|ALU_FS~8_combout ),
	.cout());
// synopsys translate_off
defparam \CU|ALU_FS~8 .lut_mask = 16'h4400;
defparam \CU|ALU_FS~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y15_N31
dffeas \CU|ALU_FS[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\CU|ALU_FS~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|ALU_FS [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CU|ALU_FS[0] .is_wysiwyg = "true";
defparam \CU|ALU_FS[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N26
cycloneive_lcell_comb \DP|ALU|logic_unit|logic_mux|stage2|f[1]~1 (
// Equation(s):
// \DP|ALU|logic_unit|logic_mux|stage2|f[1]~1_combout  = (\DP|IntBus0MUX|stage2|f[1]~3_combout  & ((\CU|ALU_FS [1]) # (\CU|ALU_FS [0] $ (!\DP|IntBus1MUX|stage2|f[1]~3_combout )))) # (!\DP|IntBus0MUX|stage2|f[1]~3_combout  & (!\CU|ALU_FS [0] & 
// ((\DP|IntBus1MUX|stage2|f[1]~3_combout ))))

	.dataa(\CU|ALU_FS [0]),
	.datab(\DP|IntBus0MUX|stage2|f[1]~3_combout ),
	.datac(\CU|ALU_FS [1]),
	.datad(\DP|IntBus1MUX|stage2|f[1]~3_combout ),
	.cin(gnd),
	.combout(\DP|ALU|logic_unit|logic_mux|stage2|f[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|ALU|logic_unit|logic_mux|stage2|f[1]~1 .lut_mask = 16'hD9C4;
defparam \DP|ALU|logic_unit|logic_mux|stage2|f[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N2
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[1]~9 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[1]~9_combout  = (\CU|ALU_FS [3] & ((\DP|ALU|sr_unit|sr_mux|stage2|f[1]~6_combout ) # ((\CU|ALU_FS [2])))) # (!\CU|ALU_FS [3] & (((!\CU|ALU_FS [2] & \DP|ALU|arith_unit|addersub|stage1|WideXor0~2_combout ))))

	.dataa(\CU|ALU_FS [3]),
	.datab(\DP|ALU|sr_unit|sr_mux|stage2|f[1]~6_combout ),
	.datac(\CU|ALU_FS [2]),
	.datad(\DP|ALU|arith_unit|addersub|stage1|WideXor0~2_combout ),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[1]~9 .lut_mask = 16'hADA8;
defparam \DP|IntBus2MUX|stage2|f[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N28
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[1]~10 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[1]~10_combout  = (\CU|ALU_FS [2] & ((\DP|IntBus2MUX|stage2|f[1]~9_combout  & ((\CU|ALU_FS [1]))) # (!\DP|IntBus2MUX|stage2|f[1]~9_combout  & (\DP|ALU|logic_unit|logic_mux|stage2|f[1]~1_combout )))) # (!\CU|ALU_FS [2] & 
// (((\DP|IntBus2MUX|stage2|f[1]~9_combout ))))

	.dataa(\DP|ALU|logic_unit|logic_mux|stage2|f[1]~1_combout ),
	.datab(\CU|ALU_FS [2]),
	.datac(\CU|ALU_FS [1]),
	.datad(\DP|IntBus2MUX|stage2|f[1]~9_combout ),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[1]~10 .lut_mask = 16'hF388;
defparam \DP|IntBus2MUX|stage2|f[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N10
cycloneive_lcell_comb \DP|hwstack|tos3~1 (
// Equation(s):
// \DP|hwstack|tos3~1_combout  = (\CU|push~q  & (\DP|hwstack|tos2 [1] & !\Reset~input_o ))

	.dataa(gnd),
	.datab(\CU|push~q ),
	.datac(\DP|hwstack|tos2 [1]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\DP|hwstack|tos3~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos3~1 .lut_mask = 16'h00C0;
defparam \DP|hwstack|tos3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N11
dffeas \DP|hwstack|tos3[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos3[1] .is_wysiwyg = "true";
defparam \DP|hwstack|tos3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N14
cycloneive_lcell_comb \DP|hwstack|tos2~1 (
// Equation(s):
// \DP|hwstack|tos2~1_combout  = (\CU|push~q  & ((\DP|hwstack|tos1 [1]))) # (!\CU|push~q  & (\DP|hwstack|tos3 [1]))

	.dataa(\DP|hwstack|tos3 [1]),
	.datab(gnd),
	.datac(\CU|push~q ),
	.datad(\DP|hwstack|tos1 [1]),
	.cin(gnd),
	.combout(\DP|hwstack|tos2~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos2~1 .lut_mask = 16'hFA0A;
defparam \DP|hwstack|tos2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N15
dffeas \DP|hwstack|tos2[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos2[1] .is_wysiwyg = "true";
defparam \DP|hwstack|tos2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N12
cycloneive_lcell_comb \DP|hwstack|tos1~1 (
// Equation(s):
// \DP|hwstack|tos1~1_combout  = (\CU|push~q  & ((\DP|hwstack|tos [1]))) # (!\CU|push~q  & (\DP|hwstack|tos2 [1]))

	.dataa(gnd),
	.datab(\CU|push~q ),
	.datac(\DP|hwstack|tos2 [1]),
	.datad(\DP|hwstack|tos [1]),
	.cin(gnd),
	.combout(\DP|hwstack|tos1~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos1~1 .lut_mask = 16'hFC30;
defparam \DP|hwstack|tos1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N13
dffeas \DP|hwstack|tos1[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos1[1] .is_wysiwyg = "true";
defparam \DP|hwstack|tos1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N18
cycloneive_lcell_comb \DP|hwstack|tos~2 (
// Equation(s):
// \DP|hwstack|tos~2_combout  = (\CU|push~q  & ((\DP|hwstack|dout[1]~1_combout ))) # (!\CU|push~q  & (\DP|hwstack|tos1 [1]))

	.dataa(\DP|hwstack|tos1 [1]),
	.datab(gnd),
	.datac(\CU|push~q ),
	.datad(\DP|hwstack|dout[1]~1_combout ),
	.cin(gnd),
	.combout(\DP|hwstack|tos~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos~2 .lut_mask = 16'hFA0A;
defparam \DP|hwstack|tos~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N19
dffeas \DP|hwstack|tos[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos[1] .is_wysiwyg = "true";
defparam \DP|hwstack|tos[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N11
dffeas \DP|hwstack|dout[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|dout[1]~1_combout ),
	.asdata(\DP|hwstack|tos [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CU|push~q ),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|dout[1] .is_wysiwyg = "true";
defparam \DP|hwstack|dout[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N2
cycloneive_lcell_comb \DP|IPDR|q~2 (
// Equation(s):
// \DP|IPDR|q~2_combout  = (!\Reset~input_o  & \SW[1]~input_o )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\SW[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|IPDR|q~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IPDR|q~2 .lut_mask = 16'h5050;
defparam \DP|IPDR|q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N3
dffeas \DP|IPDR|q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|IPDR|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|IPDR|q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|IPDR|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|IPDR|q[1] .is_wysiwyg = "true";
defparam \DP|IPDR|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N0
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[1]~7 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[1]~7_combout  = (\DP|IntBus2MUX|stage2|f[1]~1_combout  & (((\DP|IntBus2MUX|stage2|f[6]~0_combout )))) # (!\DP|IntBus2MUX|stage2|f[1]~1_combout  & ((\DP|IntBus2MUX|stage2|f[6]~0_combout  & 
// ((\DP|DM|altsyncram_component|auto_generated|q_a [1]))) # (!\DP|IntBus2MUX|stage2|f[6]~0_combout  & (\DP|IntBus0MUX|stage2|f[1]~3_combout ))))

	.dataa(\DP|IntBus2MUX|stage2|f[1]~1_combout ),
	.datab(\DP|IntBus0MUX|stage2|f[1]~3_combout ),
	.datac(\DP|IntBus2MUX|stage2|f[6]~0_combout ),
	.datad(\DP|DM|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[1]~7 .lut_mask = 16'hF4A4;
defparam \DP|IntBus2MUX|stage2|f[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N6
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[1]~8 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[1]~8_combout  = (\DP|IntBus2MUX|stage2|f[1]~1_combout  & ((\DP|IntBus2MUX|stage2|f[1]~7_combout  & (\DP|hwstack|dout [1])) # (!\DP|IntBus2MUX|stage2|f[1]~7_combout  & ((\DP|IPDR|q [1]))))) # (!\DP|IntBus2MUX|stage2|f[1]~1_combout  
// & (((\DP|IntBus2MUX|stage2|f[1]~7_combout ))))

	.dataa(\DP|IntBus2MUX|stage2|f[1]~1_combout ),
	.datab(\DP|hwstack|dout [1]),
	.datac(\DP|IPDR|q [1]),
	.datad(\DP|IntBus2MUX|stage2|f[1]~7_combout ),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[1]~8 .lut_mask = 16'hDDA0;
defparam \DP|IntBus2MUX|stage2|f[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N10
cycloneive_lcell_comb \DP|hwstack|dout[1]~1 (
// Equation(s):
// \DP|hwstack|dout[1]~1_combout  = (\DP|IntBus2MUX|stage2|f[1]~6_combout  & (\DP|IntBus2MUX|stage2|f[1]~10_combout )) # (!\DP|IntBus2MUX|stage2|f[1]~6_combout  & ((\DP|IntBus2MUX|stage2|f[1]~8_combout )))

	.dataa(\DP|IntBus2MUX|stage2|f[1]~10_combout ),
	.datab(\DP|IntBus2MUX|stage2|f[1]~6_combout ),
	.datac(gnd),
	.datad(\DP|IntBus2MUX|stage2|f[1]~8_combout ),
	.cin(gnd),
	.combout(\DP|hwstack|dout[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|dout[1]~1 .lut_mask = 16'hBB88;
defparam \DP|hwstack|dout[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N2
cycloneive_lcell_comb \DP|MAXR|q~1 (
// Equation(s):
// \DP|MAXR|q~1_combout  = (\CU|Decoder1~1_combout  & (\DP|PC|q [1])) # (!\CU|Decoder1~1_combout  & ((\DP|hwstack|dout[1]~1_combout )))

	.dataa(\CU|Decoder1~1_combout ),
	.datab(gnd),
	.datac(\DP|PC|q [1]),
	.datad(\DP|hwstack|dout[1]~1_combout ),
	.cin(gnd),
	.combout(\DP|MAXR|q~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MAXR|q~1 .lut_mask = 16'hF5A0;
defparam \DP|MAXR|q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N3
dffeas \DP|MAXR|q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|MAXR|q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|MABR|q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MAXR|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MAXR|q[1] .is_wysiwyg = "true";
defparam \DP|MAXR|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N3
dffeas \DP|MAR|q[1] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\DP|MAR|q[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|MAR|q[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MAR|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MAR|q[1] .is_wysiwyg = "true";
defparam \DP|MAR|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N13
dffeas \DP|PC|q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|PC|q[1]~12_combout ),
	.asdata(\DP|MAR|q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CU|RST_PC~q ),
	.sload(\CU|LD_PC~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|PC|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|PC|q[1] .is_wysiwyg = "true";
defparam \DP|PC|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N6
cycloneive_lcell_comb \DP|IR|q~5 (
// Equation(s):
// \DP|IR|q~5_combout  = (\DP|PM|altsyncram_component|auto_generated|q_a [7] & !\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|PM|altsyncram_component|auto_generated|q_a [7]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\DP|IR|q~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IR|q~5 .lut_mask = 16'h00F0;
defparam \DP|IR|q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N7
dffeas \DP|IR|q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|IR|q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|IR|q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|IR|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|IR|q[7] .is_wysiwyg = "true";
defparam \DP|IR|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N26
cycloneive_lcell_comb \CU|Decoder1~1 (
// Equation(s):
// \CU|Decoder1~1_combout  = (\DP|IR|q [4] & (\DP|IR|q [7] & (!\DP|IR|q [5] & \DP|IR|q [6])))

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [5]),
	.datad(\DP|IR|q [6]),
	.cin(gnd),
	.combout(\CU|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Decoder1~1 .lut_mask = 16'h0800;
defparam \CU|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N20
cycloneive_lcell_comb \DP|MAXR|q~0 (
// Equation(s):
// \DP|MAXR|q~0_combout  = (\CU|Decoder1~1_combout  & (\DP|PC|q [0])) # (!\CU|Decoder1~1_combout  & ((\DP|hwstack|dout[0]~0_combout )))

	.dataa(\CU|Decoder1~1_combout ),
	.datab(gnd),
	.datac(\DP|PC|q [0]),
	.datad(\DP|hwstack|dout[0]~0_combout ),
	.cin(gnd),
	.combout(\DP|MAXR|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|MAXR|q~0 .lut_mask = 16'hF5A0;
defparam \DP|MAXR|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N21
dffeas \DP|MAXR|q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|MAXR|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|MABR|q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MAXR|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MAXR|q[0] .is_wysiwyg = "true";
defparam \DP|MAXR|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N1
dffeas \DP|MAR|q[0] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\DP|MAR|q[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|MAR|q[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|MAR|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|MAR|q[0] .is_wysiwyg = "true";
defparam \DP|MAR|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N11
dffeas \DP|PC|q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|PC|q[0]~10_combout ),
	.asdata(\DP|MAR|q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CU|RST_PC~q ),
	.sload(\CU|LD_PC~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|PC|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|PC|q[0] .is_wysiwyg = "true";
defparam \DP|PC|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N4
cycloneive_lcell_comb \DP|IR|q~6 (
// Equation(s):
// \DP|IR|q~6_combout  = (\DP|PM|altsyncram_component|auto_generated|q_a [4] & !\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|PM|altsyncram_component|auto_generated|q_a [4]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\DP|IR|q~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IR|q~6 .lut_mask = 16'h00F0;
defparam \DP|IR|q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N5
dffeas \DP|IR|q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|IR|q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|IR|q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|IR|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|IR|q[4] .is_wysiwyg = "true";
defparam \DP|IR|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N14
cycloneive_lcell_comb \CU|WideOr0~0 (
// Equation(s):
// \CU|WideOr0~0_combout  = (\DP|IR|q [7] & ((\DP|IR|q [5] & (\DP|IR|q [4] & !\DP|IR|q [6])) # (!\DP|IR|q [5] & ((\DP|IR|q [6])))))

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [5]),
	.datad(\DP|IR|q [6]),
	.cin(gnd),
	.combout(\CU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|WideOr0~0 .lut_mask = 16'h0C80;
defparam \CU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N24
cycloneive_lcell_comb \CU|LD_MABR~2 (
// Equation(s):
// \CU|LD_MABR~2_combout  = (\CU|WideOr0~0_combout  & (\CU|MC.MC2~q  & !\Reset~input_o ))

	.dataa(gnd),
	.datab(\CU|WideOr0~0_combout ),
	.datac(\CU|MC.MC2~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\CU|LD_MABR~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|LD_MABR~2 .lut_mask = 16'h00C0;
defparam \CU|LD_MABR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N25
dffeas \CU|LD_MABR (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\CU|LD_MABR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|LD_MABR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|LD_MABR .is_wysiwyg = "true";
defparam \CU|LD_MABR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N12
cycloneive_lcell_comb \CU|LD_MAR~0 (
// Equation(s):
// \CU|LD_MAR~0_combout  = (\CU|LD_MABR~q  & (\CU|WideOr0~0_combout  & !\Reset~input_o ))

	.dataa(gnd),
	.datab(\CU|LD_MABR~q ),
	.datac(\CU|WideOr0~0_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\CU|LD_MAR~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|LD_MAR~0 .lut_mask = 16'h00C0;
defparam \CU|LD_MAR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N13
dffeas \CU|LD_MAR (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\CU|LD_MAR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|LD_MAR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|LD_MAR .is_wysiwyg = "true";
defparam \CU|LD_MAR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N24
cycloneive_lcell_comb \CU|Selector13~0 (
// Equation(s):
// \CU|Selector13~0_combout  = (\CU|LD_MAR~q  & (!\CU|LessThan0~0_combout  & (!\CU|LessThan0~1_combout  & \CU|Decoder1~5_combout )))

	.dataa(\CU|LD_MAR~q ),
	.datab(\CU|LessThan0~0_combout ),
	.datac(\CU|LessThan0~1_combout ),
	.datad(\CU|Decoder1~5_combout ),
	.cin(gnd),
	.combout(\CU|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector13~0 .lut_mask = 16'h0200;
defparam \CU|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N2
cycloneive_lcell_comb \CU|Selector13~2 (
// Equation(s):
// \CU|Selector13~2_combout  = (\CU|Selector13~0_combout ) # ((\CU|MC.MC2~q  & \CU|Selector13~1_combout ))

	.dataa(gnd),
	.datab(\CU|Selector13~0_combout ),
	.datac(\CU|MC.MC2~q ),
	.datad(\CU|Selector13~1_combout ),
	.cin(gnd),
	.combout(\CU|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Selector13~2 .lut_mask = 16'hFCCC;
defparam \CU|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N3
dffeas \CU|IB2_SEL[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\CU|Selector13~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|IB2_SEL [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CU|IB2_SEL[0] .is_wysiwyg = "true";
defparam \CU|IB2_SEL[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N28
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[1]~6 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[1]~6_combout  = (\CU|IB2_SEL [0] & !\CU|IB2_SEL [1])

	.dataa(gnd),
	.datab(\CU|IB2_SEL [0]),
	.datac(\CU|IB2_SEL [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[1]~6 .lut_mask = 16'h0C0C;
defparam \DP|IntBus2MUX|stage2|f[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N20
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[0]~4 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[0]~4_combout  = (\CU|ALU_FS [3] & (\CU|ALU_FS [2])) # (!\CU|ALU_FS [3] & ((\CU|ALU_FS [2] & ((\DP|ALU|logic_unit|logic_mux|stage2|f[0]~0_combout ))) # (!\CU|ALU_FS [2] & (\DP|ALU|arith_unit|addersub|stage0|WideXor0~0_combout ))))

	.dataa(\CU|ALU_FS [3]),
	.datab(\CU|ALU_FS [2]),
	.datac(\DP|ALU|arith_unit|addersub|stage0|WideXor0~0_combout ),
	.datad(\DP|ALU|logic_unit|logic_mux|stage2|f[0]~0_combout ),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[0]~4 .lut_mask = 16'hDC98;
defparam \DP|IntBus2MUX|stage2|f[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N14
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[0]~5 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[0]~5_combout  = (\CU|ALU_FS [3] & ((\DP|IntBus2MUX|stage2|f[0]~4_combout  & (\CU|ALU_FS [0])) # (!\DP|IntBus2MUX|stage2|f[0]~4_combout  & ((\DP|ALU|sr_unit|sr_mux|stage2|f[0]~3_combout ))))) # (!\CU|ALU_FS [3] & 
// (((\DP|IntBus2MUX|stage2|f[0]~4_combout ))))

	.dataa(\CU|ALU_FS [3]),
	.datab(\CU|ALU_FS [0]),
	.datac(\DP|ALU|sr_unit|sr_mux|stage2|f[0]~3_combout ),
	.datad(\DP|IntBus2MUX|stage2|f[0]~4_combout ),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[0]~5 .lut_mask = 16'hDDA0;
defparam \DP|IntBus2MUX|stage2|f[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N4
cycloneive_lcell_comb \DP|hwstack|tos3~0 (
// Equation(s):
// \DP|hwstack|tos3~0_combout  = (\CU|push~q  & (\DP|hwstack|tos2 [0] & !\Reset~input_o ))

	.dataa(gnd),
	.datab(\CU|push~q ),
	.datac(\DP|hwstack|tos2 [0]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\DP|hwstack|tos3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos3~0 .lut_mask = 16'h00C0;
defparam \DP|hwstack|tos3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N5
dffeas \DP|hwstack|tos3[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos3[0] .is_wysiwyg = "true";
defparam \DP|hwstack|tos3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N8
cycloneive_lcell_comb \DP|hwstack|tos2~0 (
// Equation(s):
// \DP|hwstack|tos2~0_combout  = (\CU|push~q  & (\DP|hwstack|tos1 [0])) # (!\CU|push~q  & ((\DP|hwstack|tos3 [0])))

	.dataa(\DP|hwstack|tos1 [0]),
	.datab(\CU|push~q ),
	.datac(\DP|hwstack|tos3 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|hwstack|tos2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos2~0 .lut_mask = 16'hB8B8;
defparam \DP|hwstack|tos2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N9
dffeas \DP|hwstack|tos2[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos2[0] .is_wysiwyg = "true";
defparam \DP|hwstack|tos2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N22
cycloneive_lcell_comb \DP|hwstack|tos1~0 (
// Equation(s):
// \DP|hwstack|tos1~0_combout  = (\CU|push~q  & ((\DP|hwstack|tos [0]))) # (!\CU|push~q  & (\DP|hwstack|tos2 [0]))

	.dataa(gnd),
	.datab(\CU|push~q ),
	.datac(\DP|hwstack|tos2 [0]),
	.datad(\DP|hwstack|tos [0]),
	.cin(gnd),
	.combout(\DP|hwstack|tos1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos1~0 .lut_mask = 16'hFC30;
defparam \DP|hwstack|tos1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N23
dffeas \DP|hwstack|tos1[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos1[0] .is_wysiwyg = "true";
defparam \DP|hwstack|tos1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N28
cycloneive_lcell_comb \DP|hwstack|tos~0 (
// Equation(s):
// \DP|hwstack|tos~0_combout  = (\CU|push~q  & ((\DP|hwstack|dout[0]~0_combout ))) # (!\CU|push~q  & (\DP|hwstack|tos1 [0]))

	.dataa(\DP|hwstack|tos1 [0]),
	.datab(gnd),
	.datac(\CU|push~q ),
	.datad(\DP|hwstack|dout[0]~0_combout ),
	.cin(gnd),
	.combout(\DP|hwstack|tos~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|tos~0 .lut_mask = 16'hFA0A;
defparam \DP|hwstack|tos~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N29
dffeas \DP|hwstack|tos[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|tos~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(\DP|hwstack|tos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|tos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|tos[0] .is_wysiwyg = "true";
defparam \DP|hwstack|tos[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N21
dffeas \DP|hwstack|dout[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|hwstack|dout[0]~0_combout ),
	.asdata(\DP|hwstack|tos [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CU|push~q ),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|hwstack|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|hwstack|dout[0] .is_wysiwyg = "true";
defparam \DP|hwstack|dout[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N22
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N18
cycloneive_lcell_comb \DP|IPDR|q~0 (
// Equation(s):
// \DP|IPDR|q~0_combout  = (\SW[0]~input_o  & !\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\DP|IPDR|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IPDR|q~0 .lut_mask = 16'h00F0;
defparam \DP|IPDR|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N19
dffeas \DP|IPDR|q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|IPDR|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|IPDR|q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|IPDR|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|IPDR|q[0] .is_wysiwyg = "true";
defparam \DP|IPDR|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N16
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[0]~2 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[0]~2_combout  = (\DP|IntBus2MUX|stage2|f[6]~0_combout  & (((\DP|IntBus2MUX|stage2|f[1]~1_combout )))) # (!\DP|IntBus2MUX|stage2|f[6]~0_combout  & ((\DP|IntBus2MUX|stage2|f[1]~1_combout  & ((\DP|IPDR|q [0]))) # 
// (!\DP|IntBus2MUX|stage2|f[1]~1_combout  & (\DP|IntBus0MUX|stage2|f[0]~1_combout ))))

	.dataa(\DP|IntBus0MUX|stage2|f[0]~1_combout ),
	.datab(\DP|IPDR|q [0]),
	.datac(\DP|IntBus2MUX|stage2|f[6]~0_combout ),
	.datad(\DP|IntBus2MUX|stage2|f[1]~1_combout ),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[0]~2 .lut_mask = 16'hFC0A;
defparam \DP|IntBus2MUX|stage2|f[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N28
cycloneive_lcell_comb \DP|IntBus2MUX|stage2|f[0]~3 (
// Equation(s):
// \DP|IntBus2MUX|stage2|f[0]~3_combout  = (\DP|IntBus2MUX|stage2|f[6]~0_combout  & ((\DP|IntBus2MUX|stage2|f[0]~2_combout  & (\DP|hwstack|dout [0])) # (!\DP|IntBus2MUX|stage2|f[0]~2_combout  & ((\DP|DM|altsyncram_component|auto_generated|q_a [0]))))) # 
// (!\DP|IntBus2MUX|stage2|f[6]~0_combout  & (((\DP|IntBus2MUX|stage2|f[0]~2_combout ))))

	.dataa(\DP|IntBus2MUX|stage2|f[6]~0_combout ),
	.datab(\DP|hwstack|dout [0]),
	.datac(\DP|IntBus2MUX|stage2|f[0]~2_combout ),
	.datad(\DP|DM|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\DP|IntBus2MUX|stage2|f[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|IntBus2MUX|stage2|f[0]~3 .lut_mask = 16'hDAD0;
defparam \DP|IntBus2MUX|stage2|f[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N20
cycloneive_lcell_comb \DP|hwstack|dout[0]~0 (
// Equation(s):
// \DP|hwstack|dout[0]~0_combout  = (\DP|IntBus2MUX|stage2|f[1]~6_combout  & (\DP|IntBus2MUX|stage2|f[0]~5_combout )) # (!\DP|IntBus2MUX|stage2|f[1]~6_combout  & ((\DP|IntBus2MUX|stage2|f[0]~3_combout )))

	.dataa(\DP|IntBus2MUX|stage2|f[1]~6_combout ),
	.datab(\DP|IntBus2MUX|stage2|f[0]~5_combout ),
	.datac(gnd),
	.datad(\DP|IntBus2MUX|stage2|f[0]~3_combout ),
	.cin(gnd),
	.combout(\DP|hwstack|dout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|hwstack|dout[0]~0 .lut_mask = 16'hDD88;
defparam \DP|hwstack|dout[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N26
cycloneive_lcell_comb \DP|OPDR|q~0 (
// Equation(s):
// \DP|OPDR|q~0_combout  = (!\Reset~input_o  & \DP|hwstack|dout[0]~0_combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\DP|hwstack|dout[0]~0_combout ),
	.cin(gnd),
	.combout(\DP|OPDR|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|OPDR|q~0 .lut_mask = 16'h3300;
defparam \DP|OPDR|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N12
cycloneive_lcell_comb \DP|OPDR|q[0]~feeder (
// Equation(s):
// \DP|OPDR|q[0]~feeder_combout  = \DP|OPDR|q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|OPDR|q~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DP|OPDR|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|OPDR|q[0]~feeder .lut_mask = 16'hF0F0;
defparam \DP|OPDR|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N24
cycloneive_lcell_comb \CU|LD_OPDR~0 (
// Equation(s):
// \CU|LD_OPDR~0_combout  = (\CU|crtMCis~2_combout  & (!\CU|LessThan0~1_combout  & (\CU|Decoder1~6_combout  & !\CU|LessThan0~0_combout )))

	.dataa(\CU|crtMCis~2_combout ),
	.datab(\CU|LessThan0~1_combout ),
	.datac(\CU|Decoder1~6_combout ),
	.datad(\CU|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\CU|LD_OPDR~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|LD_OPDR~0 .lut_mask = 16'h0020;
defparam \CU|LD_OPDR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N25
dffeas \CU|LD_OPDR (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\CU|LD_OPDR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|LD_OPDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CU|LD_OPDR .is_wysiwyg = "true";
defparam \CU|LD_OPDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N18
cycloneive_lcell_comb \DP|OPDR|q[4]~1 (
// Equation(s):
// \DP|OPDR|q[4]~1_combout  = (\CU|LD_OPDR~q ) # (\Reset~input_o )

	.dataa(gnd),
	.datab(\CU|LD_OPDR~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\DP|OPDR|q[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|OPDR|q[4]~1 .lut_mask = 16'hFFCC;
defparam \DP|OPDR|q[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y15_N13
dffeas \DP|OPDR|q[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|OPDR|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|OPDR|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|OPDR|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|OPDR|q[0] .is_wysiwyg = "true";
defparam \DP|OPDR|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N7
dffeas \DP|OPDR|q[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|OPDR|q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|OPDR|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|OPDR|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|OPDR|q[1] .is_wysiwyg = "true";
defparam \DP|OPDR|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N17
dffeas \DP|OPDR|q[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|OPDR|q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|OPDR|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|OPDR|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|OPDR|q[2] .is_wysiwyg = "true";
defparam \DP|OPDR|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N31
dffeas \DP|OPDR|q[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|OPDR|q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|OPDR|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|OPDR|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|OPDR|q[3] .is_wysiwyg = "true";
defparam \DP|OPDR|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N9
dffeas \DP|OPDR|q[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|OPDR|q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|OPDR|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|OPDR|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|OPDR|q[4] .is_wysiwyg = "true";
defparam \DP|OPDR|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N22
cycloneive_lcell_comb \DP|OPDR|q[5]~feeder (
// Equation(s):
// \DP|OPDR|q[5]~feeder_combout  = \DP|OPDR|q~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|OPDR|q~6_combout ),
	.cin(gnd),
	.combout(\DP|OPDR|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|OPDR|q[5]~feeder .lut_mask = 16'hFF00;
defparam \DP|OPDR|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N23
dffeas \DP|OPDR|q[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|OPDR|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|OPDR|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|OPDR|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|OPDR|q[5] .is_wysiwyg = "true";
defparam \DP|OPDR|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y14_N1
dffeas \DP|OPDR|q[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DP|OPDR|q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|OPDR|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|OPDR|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|OPDR|q[6] .is_wysiwyg = "true";
defparam \DP|OPDR|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N28
cycloneive_lcell_comb \DP|OPDR|q[7]~feeder (
// Equation(s):
// \DP|OPDR|q[7]~feeder_combout  = \DP|OPDR|q~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DP|OPDR|q~8_combout ),
	.cin(gnd),
	.combout(\DP|OPDR|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|OPDR|q[7]~feeder .lut_mask = 16'hFF00;
defparam \DP|OPDR|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N29
dffeas \DP|OPDR|q[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\DP|OPDR|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|OPDR|q[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DP|OPDR|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DP|OPDR|q[7] .is_wysiwyg = "true";
defparam \DP|OPDR|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N16
cycloneive_lcell_comb \ICdecode|ICis~6 (
// Equation(s):
// \ICdecode|ICis~6_combout  = (!\Reset~input_o  & (((!\DP|IR|q [6]) # (!\DP|IR|q [5])) # (!\DP|IR|q [7])))

	.dataa(\DP|IR|q [7]),
	.datab(\DP|IR|q [5]),
	.datac(\Reset~input_o ),
	.datad(\DP|IR|q [6]),
	.cin(gnd),
	.combout(\ICdecode|ICis~6_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis~6 .lut_mask = 16'h070F;
defparam \ICdecode|ICis~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y12_N29
dffeas \ICdecode|ICis[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ICdecode|ICis~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[0] .is_wysiwyg = "true";
defparam \ICdecode|ICis[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y12_N11
dffeas \ICdecode|ICis[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ICdecode|ICis~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[1] .is_wysiwyg = "true";
defparam \ICdecode|ICis[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y12_N13
dffeas \ICdecode|ICis[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ICdecode|ICis~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[3] .is_wysiwyg = "true";
defparam \ICdecode|ICis[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y12_N19
dffeas \ICdecode|ICis[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ICdecode|ICis~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[4] .is_wysiwyg = "true";
defparam \ICdecode|ICis[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N10
cycloneive_lcell_comb \ICdecode|Mux3~2 (
// Equation(s):
// \ICdecode|Mux3~2_combout  = (\DP|IR|q [7] & ((\DP|IR|q [5] & (\DP|IR|q [4] & !\DP|IR|q [6])) # (!\DP|IR|q [5] & ((\DP|IR|q [6])))))

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [5]),
	.datad(\DP|IR|q [6]),
	.cin(gnd),
	.combout(\ICdecode|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|Mux3~2 .lut_mask = 16'h0C80;
defparam \ICdecode|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N12
cycloneive_lcell_comb \ICdecode|Mux3~3 (
// Equation(s):
// \ICdecode|Mux3~3_combout  = (\ICdecode|Mux3~2_combout ) # ((\DP|IR|q [0] & ((!\DP|IR|q [7]) # (!\DP|IR|q [6]))))

	.dataa(\DP|IR|q [6]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [0]),
	.datad(\ICdecode|Mux3~2_combout ),
	.cin(gnd),
	.combout(\ICdecode|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|Mux3~3 .lut_mask = 16'hFF70;
defparam \ICdecode|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y16_N13
dffeas \ICdecode|ICis[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|Mux3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[8] .is_wysiwyg = "true";
defparam \ICdecode|ICis[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N20
cycloneive_lcell_comb \ICdecode|ICis~7 (
// Equation(s):
// \ICdecode|ICis~7_combout  = (\DP|IR|q [1] & !\ICdecode|WideOr22~0_combout )

	.dataa(gnd),
	.datab(\DP|IR|q [1]),
	.datac(gnd),
	.datad(\ICdecode|WideOr22~0_combout ),
	.cin(gnd),
	.combout(\ICdecode|ICis~7_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis~7 .lut_mask = 16'h00CC;
defparam \ICdecode|ICis~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N21
dffeas \ICdecode|ICis[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[9] .is_wysiwyg = "true";
defparam \ICdecode|ICis[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N26
cycloneive_lcell_comb \ICdecode|ICis[10]~feeder (
// Equation(s):
// \ICdecode|ICis[10]~feeder_combout  = \Reset~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\ICdecode|ICis[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis[10]~feeder .lut_mask = 16'hFF00;
defparam \ICdecode|ICis[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N27
dffeas \ICdecode|ICis[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[10] .is_wysiwyg = "true";
defparam \ICdecode|ICis[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N26
cycloneive_lcell_comb \ICdecode|WideOr24~0 (
// Equation(s):
// \ICdecode|WideOr24~0_combout  = ((\DP|IR|q [4] & ((!\DP|IR|q [5]))) # (!\DP|IR|q [4] & (!\DP|IR|q [6]))) # (!\DP|IR|q [7])

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [6]),
	.datad(\DP|IR|q [5]),
	.cin(gnd),
	.combout(\ICdecode|WideOr24~0_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|WideOr24~0 .lut_mask = 16'h37BF;
defparam \ICdecode|WideOr24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N12
cycloneive_lcell_comb \ICdecode|ICis[12]~feeder (
// Equation(s):
// \ICdecode|ICis[12]~feeder_combout  = \ICdecode|WideOr24~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ICdecode|WideOr24~0_combout ),
	.cin(gnd),
	.combout(\ICdecode|ICis[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis[12]~feeder .lut_mask = 16'hFF00;
defparam \ICdecode|ICis[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y16_N13
dffeas \ICdecode|ICis[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[12] .is_wysiwyg = "true";
defparam \ICdecode|ICis[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N16
cycloneive_lcell_comb \ICdecode|ICis~8 (
// Equation(s):
// \ICdecode|ICis~8_combout  = (\DP|IR|q [7] & ((\DP|IR|q [4] & (\DP|IR|q [5] & !\DP|IR|q [6])) # (!\DP|IR|q [4] & (!\DP|IR|q [5] & \DP|IR|q [6]))))

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [5]),
	.datad(\DP|IR|q [6]),
	.cin(gnd),
	.combout(\ICdecode|ICis~8_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis~8 .lut_mask = 16'h0480;
defparam \ICdecode|ICis~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N14
cycloneive_lcell_comb \ICdecode|ICis~9 (
// Equation(s):
// \ICdecode|ICis~9_combout  = (\Reset~input_o ) # (\ICdecode|ICis~8_combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\ICdecode|ICis~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ICdecode|ICis~9_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis~9 .lut_mask = 16'hFCFC;
defparam \ICdecode|ICis~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N0
cycloneive_lcell_comb \ICdecode|ICis[13]~37 (
// Equation(s):
// \ICdecode|ICis[13]~37_combout  = !\ICdecode|ICis~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ICdecode|ICis~9_combout ),
	.cin(gnd),
	.combout(\ICdecode|ICis[13]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis[13]~37 .lut_mask = 16'h00FF;
defparam \ICdecode|ICis[13]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y16_N1
dffeas \ICdecode|ICis[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis[13]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[13] .is_wysiwyg = "true";
defparam \ICdecode|ICis[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y16_N15
dffeas \ICdecode|ICis[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[14] .is_wysiwyg = "true";
defparam \ICdecode|ICis[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N22
cycloneive_lcell_comb \ICdecode|WideOr23~0 (
// Equation(s):
// \ICdecode|WideOr23~0_combout  = (\DP|IR|q [5] & ((!\DP|IR|q [6]))) # (!\DP|IR|q [5] & (\DP|IR|q [7]))

	.dataa(\DP|IR|q [7]),
	.datab(\DP|IR|q [5]),
	.datac(gnd),
	.datad(\DP|IR|q [6]),
	.cin(gnd),
	.combout(\ICdecode|WideOr23~0_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|WideOr23~0 .lut_mask = 16'h22EE;
defparam \ICdecode|WideOr23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y16_N23
dffeas \ICdecode|ICis[16] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|WideOr23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[16] .is_wysiwyg = "true";
defparam \ICdecode|ICis[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N20
cycloneive_lcell_comb \ICdecode|ICis~10 (
// Equation(s):
// \ICdecode|ICis~10_combout  = (\Reset~input_o ) # (!\ICdecode|WideOr22~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ICdecode|WideOr22~0_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\ICdecode|ICis~10_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis~10 .lut_mask = 16'hFF0F;
defparam \ICdecode|ICis~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N21
dffeas \ICdecode|ICis[17] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[17] .is_wysiwyg = "true";
defparam \ICdecode|ICis[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N22
cycloneive_lcell_comb \ICdecode|ICis~11 (
// Equation(s):
// \ICdecode|ICis~11_combout  = (\CU|WideOr0~0_combout  & !\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CU|WideOr0~0_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\ICdecode|ICis~11_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis~11 .lut_mask = 16'h00F0;
defparam \ICdecode|ICis~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N28
cycloneive_lcell_comb \ICdecode|ICis[18]~feeder (
// Equation(s):
// \ICdecode|ICis[18]~feeder_combout  = \ICdecode|ICis~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ICdecode|ICis~11_combout ),
	.cin(gnd),
	.combout(\ICdecode|ICis[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis[18]~feeder .lut_mask = 16'hFF00;
defparam \ICdecode|ICis[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y16_N29
dffeas \ICdecode|ICis[18] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[18] .is_wysiwyg = "true";
defparam \ICdecode|ICis[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y16_N23
dffeas \ICdecode|ICis[19] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[19] .is_wysiwyg = "true";
defparam \ICdecode|ICis[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N24
cycloneive_lcell_comb \ICdecode|WideOr20~0 (
// Equation(s):
// \ICdecode|WideOr20~0_combout  = (\DP|IR|q [7] & (\DP|IR|q [4] & (!\DP|IR|q [5] & \DP|IR|q [6]))) # (!\DP|IR|q [7] & (((\DP|IR|q [6]) # (!\DP|IR|q [5]))))

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [5]),
	.datad(\DP|IR|q [6]),
	.cin(gnd),
	.combout(\ICdecode|WideOr20~0_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|WideOr20~0 .lut_mask = 16'h3B03;
defparam \ICdecode|WideOr20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N4
cycloneive_lcell_comb \ICdecode|ICis[20]~feeder (
// Equation(s):
// \ICdecode|ICis[20]~feeder_combout  = \ICdecode|WideOr20~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ICdecode|WideOr20~0_combout ),
	.cin(gnd),
	.combout(\ICdecode|ICis[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis[20]~feeder .lut_mask = 16'hFF00;
defparam \ICdecode|ICis[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N5
dffeas \ICdecode|ICis[20] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[20] .is_wysiwyg = "true";
defparam \ICdecode|ICis[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N24
cycloneive_lcell_comb \ICdecode|WideOr19~0 (
// Equation(s):
// \ICdecode|WideOr19~0_combout  = (\DP|IR|q [7] & ((\DP|IR|q [4] & ((\DP|IR|q [6]) # (!\DP|IR|q [5]))) # (!\DP|IR|q [4] & ((\DP|IR|q [5]) # (!\DP|IR|q [6]))))) # (!\DP|IR|q [7] & (((\DP|IR|q [5] & !\DP|IR|q [6]))))

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [5]),
	.datad(\DP|IR|q [6]),
	.cin(gnd),
	.combout(\ICdecode|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|WideOr19~0 .lut_mask = 16'hC87C;
defparam \ICdecode|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N8
cycloneive_lcell_comb \ICdecode|ICis~12 (
// Equation(s):
// \ICdecode|ICis~12_combout  = (\Reset~input_o ) # (!\ICdecode|WideOr19~0_combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\ICdecode|WideOr19~0_combout ),
	.cin(gnd),
	.combout(\ICdecode|ICis~12_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis~12 .lut_mask = 16'hCCFF;
defparam \ICdecode|ICis~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N6
cycloneive_lcell_comb \ICdecode|ICis[21]~38 (
// Equation(s):
// \ICdecode|ICis[21]~38_combout  = !\ICdecode|ICis~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ICdecode|ICis~12_combout ),
	.cin(gnd),
	.combout(\ICdecode|ICis[21]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis[21]~38 .lut_mask = 16'h00FF;
defparam \ICdecode|ICis[21]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y16_N7
dffeas \ICdecode|ICis[21] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis[21]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[21] .is_wysiwyg = "true";
defparam \ICdecode|ICis[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y16_N9
dffeas \ICdecode|ICis[22] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[22] .is_wysiwyg = "true";
defparam \ICdecode|ICis[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N18
cycloneive_lcell_comb \ICdecode|ICis[24]~35 (
// Equation(s):
// \ICdecode|ICis[24]~35_combout  = (\CU|Decoder1~1_combout  & ((\DP|IR|q [2]) # ((\DP|IR|q [0]) # (\DP|IR|q [1]))))

	.dataa(\DP|IR|q [2]),
	.datab(\CU|Decoder1~1_combout ),
	.datac(\DP|IR|q [0]),
	.datad(\DP|IR|q [1]),
	.cin(gnd),
	.combout(\ICdecode|ICis[24]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis[24]~35 .lut_mask = 16'hCCC8;
defparam \ICdecode|ICis[24]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N0
cycloneive_lcell_comb \ICdecode|sbit~0 (
// Equation(s):
// \ICdecode|sbit~0_combout  = (!\DP|IR|q [3] & ((\DP|IR|q [2] & (!\DP|IR|q [0] & !\DP|IR|q [1])) # (!\DP|IR|q [2] & (\DP|IR|q [0] $ (\DP|IR|q [1])))))

	.dataa(\DP|IR|q [2]),
	.datab(\DP|IR|q [3]),
	.datac(\DP|IR|q [0]),
	.datad(\DP|IR|q [1]),
	.cin(gnd),
	.combout(\ICdecode|sbit~0_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|sbit~0 .lut_mask = 16'h0112;
defparam \ICdecode|sbit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N30
cycloneive_lcell_comb \ICdecode|ICis~13 (
// Equation(s):
// \ICdecode|ICis~13_combout  = (!\Reset~input_o  & ((\ICdecode|ICis[24]~35_combout  & ((!\ICdecode|sbit~0_combout ))) # (!\ICdecode|ICis[24]~35_combout  & (\CU|Decoder1~1_combout ))))

	.dataa(\CU|Decoder1~1_combout ),
	.datab(\ICdecode|ICis[24]~35_combout ),
	.datac(\Reset~input_o ),
	.datad(\ICdecode|sbit~0_combout ),
	.cin(gnd),
	.combout(\ICdecode|ICis~13_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis~13 .lut_mask = 16'h020E;
defparam \ICdecode|ICis~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y16_N31
dffeas \ICdecode|ICis[24] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[24] .is_wysiwyg = "true";
defparam \ICdecode|ICis[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N22
cycloneive_lcell_comb \ICdecode|ICis~36 (
// Equation(s):
// \ICdecode|ICis~36_combout  = (\CU|Decoder1~1_combout  & ((\DP|IR|q [1]) # ((\DP|IR|q [0]) # (!\ICdecode|Equal0~1_combout ))))

	.dataa(\DP|IR|q [1]),
	.datab(\DP|IR|q [0]),
	.datac(\ICdecode|Equal0~1_combout ),
	.datad(\CU|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\ICdecode|ICis~36_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis~36 .lut_mask = 16'hEF00;
defparam \ICdecode|ICis~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N12
cycloneive_lcell_comb \ICdecode|ICis[25]~feeder (
// Equation(s):
// \ICdecode|ICis[25]~feeder_combout  = \ICdecode|ICis~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ICdecode|ICis~36_combout ),
	.cin(gnd),
	.combout(\ICdecode|ICis[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis[25]~feeder .lut_mask = 16'hFF00;
defparam \ICdecode|ICis[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y15_N13
dffeas \ICdecode|ICis[25] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [25]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[25] .is_wysiwyg = "true";
defparam \ICdecode|ICis[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N0
cycloneive_lcell_comb \ICdecode|ICis~14 (
// Equation(s):
// \ICdecode|ICis~14_combout  = (\DP|IR|q [2]) # ((\DP|IR|q [1]) # (\DP|IR|q [3] $ (!\DP|IR|q [0])))

	.dataa(\DP|IR|q [3]),
	.datab(\DP|IR|q [0]),
	.datac(\DP|IR|q [2]),
	.datad(\DP|IR|q [1]),
	.cin(gnd),
	.combout(\ICdecode|ICis~14_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis~14 .lut_mask = 16'hFFF9;
defparam \ICdecode|ICis~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N14
cycloneive_lcell_comb \ICdecode|ICis~15 (
// Equation(s):
// \ICdecode|ICis~15_combout  = (\CU|Decoder1~1_combout  & \ICdecode|ICis~14_combout )

	.dataa(\CU|Decoder1~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ICdecode|ICis~14_combout ),
	.cin(gnd),
	.combout(\ICdecode|ICis~15_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis~15 .lut_mask = 16'hAA00;
defparam \ICdecode|ICis~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N15
dffeas \ICdecode|ICis[26] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [26]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[26] .is_wysiwyg = "true";
defparam \ICdecode|ICis[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N22
cycloneive_lcell_comb \ICdecode|ICis~16 (
// Equation(s):
// \ICdecode|ICis~16_combout  = (\DP|IR|q [0]) # ((\DP|IR|q [2]) # ((\DP|IR|q [3] & \DP|IR|q [1])))

	.dataa(\DP|IR|q [3]),
	.datab(\DP|IR|q [0]),
	.datac(\DP|IR|q [2]),
	.datad(\DP|IR|q [1]),
	.cin(gnd),
	.combout(\ICdecode|ICis~16_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis~16 .lut_mask = 16'hFEFC;
defparam \ICdecode|ICis~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N28
cycloneive_lcell_comb \ICdecode|ICis~17 (
// Equation(s):
// \ICdecode|ICis~17_combout  = (\CU|Decoder1~1_combout  & \ICdecode|ICis~16_combout )

	.dataa(\CU|Decoder1~1_combout ),
	.datab(gnd),
	.datac(\ICdecode|ICis~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ICdecode|ICis~17_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis~17 .lut_mask = 16'hA0A0;
defparam \ICdecode|ICis~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N29
dffeas \ICdecode|ICis[27] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [27]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[27] .is_wysiwyg = "true";
defparam \ICdecode|ICis[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N24
cycloneive_lcell_comb \ICdecode|ICis~18 (
// Equation(s):
// \ICdecode|ICis~18_combout  = (\CU|Decoder1~1_combout  & ((\DP|IR|q [2] $ (!\DP|IR|q [3])) # (!\ICdecode|Equal0~0_combout )))

	.dataa(\CU|Decoder1~1_combout ),
	.datab(\ICdecode|Equal0~0_combout ),
	.datac(\DP|IR|q [2]),
	.datad(\DP|IR|q [3]),
	.cin(gnd),
	.combout(\ICdecode|ICis~18_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis~18 .lut_mask = 16'hA22A;
defparam \ICdecode|ICis~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N8
cycloneive_lcell_comb \ICdecode|ICis~19 (
// Equation(s):
// \ICdecode|ICis~19_combout  = (\ICdecode|ICis~18_combout ) # (\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ICdecode|ICis~18_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\ICdecode|ICis~19_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis~19 .lut_mask = 16'hFFF0;
defparam \ICdecode|ICis~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N9
dffeas \ICdecode|ICis[28] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [28]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[28] .is_wysiwyg = "true";
defparam \ICdecode|ICis[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N28
cycloneive_lcell_comb \ICdecode|ICis~20 (
// Equation(s):
// \ICdecode|ICis~20_combout  = (!\Reset~input_o  & (((\ICdecode|ICis[24]~35_combout  & !\ICdecode|sbit~0_combout )) # (!\CU|Decoder1~1_combout )))

	.dataa(\CU|Decoder1~1_combout ),
	.datab(\ICdecode|ICis[24]~35_combout ),
	.datac(\Reset~input_o ),
	.datad(\ICdecode|sbit~0_combout ),
	.cin(gnd),
	.combout(\ICdecode|ICis~20_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis~20 .lut_mask = 16'h050D;
defparam \ICdecode|ICis~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y16_N29
dffeas \ICdecode|ICis[29] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [29]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[29] .is_wysiwyg = "true";
defparam \ICdecode|ICis[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N6
cycloneive_lcell_comb \ICdecode|ICis~21 (
// Equation(s):
// \ICdecode|ICis~21_combout  = (\DP|IR|q [2] & (!\DP|IR|q [3] & (!\DP|IR|q [0] & !\DP|IR|q [1]))) # (!\DP|IR|q [2] & ((\DP|IR|q [3] & (!\DP|IR|q [0] & !\DP|IR|q [1])) # (!\DP|IR|q [3] & ((!\DP|IR|q [1]) # (!\DP|IR|q [0])))))

	.dataa(\DP|IR|q [2]),
	.datab(\DP|IR|q [3]),
	.datac(\DP|IR|q [0]),
	.datad(\DP|IR|q [1]),
	.cin(gnd),
	.combout(\ICdecode|ICis~21_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis~21 .lut_mask = 16'h0117;
defparam \ICdecode|ICis~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N20
cycloneive_lcell_comb \ICdecode|ICis~22 (
// Equation(s):
// \ICdecode|ICis~22_combout  = (\CU|Decoder1~1_combout  & \ICdecode|ICis~21_combout )

	.dataa(\CU|Decoder1~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ICdecode|ICis~21_combout ),
	.cin(gnd),
	.combout(\ICdecode|ICis~22_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis~22 .lut_mask = 16'hAA00;
defparam \ICdecode|ICis~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y16_N21
dffeas \ICdecode|ICis[30] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [30]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[30] .is_wysiwyg = "true";
defparam \ICdecode|ICis[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N22
cycloneive_lcell_comb \ICdecode|WideOr18~0 (
// Equation(s):
// \ICdecode|WideOr18~0_combout  = (\DP|IR|q [7] & (\DP|IR|q [6] & ((\DP|IR|q [5]) # (\DP|IR|q [4]))))

	.dataa(\DP|IR|q [7]),
	.datab(\DP|IR|q [5]),
	.datac(\DP|IR|q [4]),
	.datad(\DP|IR|q [6]),
	.cin(gnd),
	.combout(\ICdecode|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|WideOr18~0 .lut_mask = 16'hA800;
defparam \ICdecode|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N20
cycloneive_lcell_comb \ICdecode|ICis~23 (
// Equation(s):
// \ICdecode|ICis~23_combout  = (!\Reset~input_o  & !\ICdecode|WideOr18~0_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\ICdecode|WideOr18~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ICdecode|ICis~23_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis~23 .lut_mask = 16'h0505;
defparam \ICdecode|ICis~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y12_N4
cycloneive_lcell_comb \ICdecode|ICis[34]~feeder (
// Equation(s):
// \ICdecode|ICis[34]~feeder_combout  = \ICdecode|ICis~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ICdecode|ICis~23_combout ),
	.cin(gnd),
	.combout(\ICdecode|ICis[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis[34]~feeder .lut_mask = 16'hFF00;
defparam \ICdecode|ICis[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y12_N5
dffeas \ICdecode|ICis[34] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [34]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[34] .is_wysiwyg = "true";
defparam \ICdecode|ICis[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y12_N21
dffeas \ICdecode|ICis[35] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [35]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[35] .is_wysiwyg = "true";
defparam \ICdecode|ICis[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N22
cycloneive_lcell_comb \ICdecode|ICis[37]~41 (
// Equation(s):
// \ICdecode|ICis[37]~41_combout  = !\Reset~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\ICdecode|ICis[37]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis[37]~41 .lut_mask = 16'h00FF;
defparam \ICdecode|ICis[37]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N23
dffeas \ICdecode|ICis[37] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis[37]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [37]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[37] .is_wysiwyg = "true";
defparam \ICdecode|ICis[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N12
cycloneive_lcell_comb \ICdecode|ICis~24 (
// Equation(s):
// \ICdecode|ICis~24_combout  = (\DP|IR|q [7] & (\DP|IR|q [6] & (\DP|IR|q [4] $ (\DP|IR|q [5]))))

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [6]),
	.datad(\DP|IR|q [5]),
	.cin(gnd),
	.combout(\ICdecode|ICis~24_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis~24 .lut_mask = 16'h4080;
defparam \ICdecode|ICis~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N30
cycloneive_lcell_comb \ICdecode|ICis~25 (
// Equation(s):
// \ICdecode|ICis~25_combout  = (\DP|IR|q [2] & !\ICdecode|ICis~24_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DP|IR|q [2]),
	.datad(\ICdecode|ICis~24_combout ),
	.cin(gnd),
	.combout(\ICdecode|ICis~25_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis~25 .lut_mask = 16'h00F0;
defparam \ICdecode|ICis~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N31
dffeas \ICdecode|ICis[40] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [40]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[40] .is_wysiwyg = "true";
defparam \ICdecode|ICis[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N4
cycloneive_lcell_comb \ICdecode|Mux2~0 (
// Equation(s):
// \ICdecode|Mux2~0_combout  = (\DP|IR|q [4] & ((\DP|IR|q [3]) # ((!\DP|IR|q [5] & \CU|Decoder1~0_combout )))) # (!\DP|IR|q [4] & (\DP|IR|q [3] & ((!\CU|Decoder1~0_combout ) # (!\DP|IR|q [5]))))

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [3]),
	.datac(\DP|IR|q [5]),
	.datad(\CU|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\ICdecode|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|Mux2~0 .lut_mask = 16'h8ECC;
defparam \ICdecode|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N5
dffeas \ICdecode|ICis[41] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [41]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[41] .is_wysiwyg = "true";
defparam \ICdecode|ICis[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N18
cycloneive_lcell_comb \ICdecode|ICis~26 (
// Equation(s):
// \ICdecode|ICis~26_combout  = (!\Reset~input_o  & \CU|Decoder1~1_combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\CU|Decoder1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ICdecode|ICis~26_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis~26 .lut_mask = 16'h3030;
defparam \ICdecode|ICis~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N24
cycloneive_lcell_comb \ICdecode|ICis[42]~feeder (
// Equation(s):
// \ICdecode|ICis[42]~feeder_combout  = \ICdecode|ICis~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ICdecode|ICis~26_combout ),
	.cin(gnd),
	.combout(\ICdecode|ICis[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis[42]~feeder .lut_mask = 16'hFF00;
defparam \ICdecode|ICis[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y16_N25
dffeas \ICdecode|ICis[42] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [42]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[42] .is_wysiwyg = "true";
defparam \ICdecode|ICis[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N26
cycloneive_lcell_comb \ICdecode|ICis~27 (
// Equation(s):
// \ICdecode|ICis~27_combout  = (!\ICdecode|ICis~24_combout  & !\Reset~input_o )

	.dataa(\ICdecode|ICis~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\ICdecode|ICis~27_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis~27 .lut_mask = 16'h0055;
defparam \ICdecode|ICis~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N27
dffeas \ICdecode|ICis[44] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [44]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[44] .is_wysiwyg = "true";
defparam \ICdecode|ICis[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N10
cycloneive_lcell_comb \ICdecode|ICis[45]~43 (
// Equation(s):
// \ICdecode|ICis[45]~43_combout  = !\Reset~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ICdecode|ICis[45]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis[45]~43 .lut_mask = 16'h0F0F;
defparam \ICdecode|ICis[45]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y12_N11
dffeas \ICdecode|ICis[45] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis[45]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [45]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[45] .is_wysiwyg = "true";
defparam \ICdecode|ICis[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N18
cycloneive_lcell_comb \ICdecode|ICis[46]~feeder (
// Equation(s):
// \ICdecode|ICis[46]~feeder_combout  = \ICdecode|ICis~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ICdecode|ICis~26_combout ),
	.cin(gnd),
	.combout(\ICdecode|ICis[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis[46]~feeder .lut_mask = 16'hFF00;
defparam \ICdecode|ICis[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y16_N19
dffeas \ICdecode|ICis[46] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [46]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[46] .is_wysiwyg = "true";
defparam \ICdecode|ICis[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N14
cycloneive_lcell_comb \ICdecode|Mux1~0 (
// Equation(s):
// \ICdecode|Mux1~0_combout  = (\CU|Decoder1~0_combout  & ((\DP|IR|q [5] & (\DP|IR|q [2] & !\DP|IR|q [4])) # (!\DP|IR|q [5] & ((\DP|IR|q [4])))))

	.dataa(\DP|IR|q [2]),
	.datab(\DP|IR|q [5]),
	.datac(\DP|IR|q [4]),
	.datad(\CU|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\ICdecode|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|Mux1~0 .lut_mask = 16'h3800;
defparam \ICdecode|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N15
dffeas \ICdecode|ICis[48] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [48]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[48] .is_wysiwyg = "true";
defparam \ICdecode|ICis[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N28
cycloneive_lcell_comb \ICdecode|Mux0~0 (
// Equation(s):
// \ICdecode|Mux0~0_combout  = ((\DP|IR|q [4] & ((\DP|IR|q [5]))) # (!\DP|IR|q [4] & ((\DP|IR|q [3]) # (!\DP|IR|q [5])))) # (!\CU|Decoder1~0_combout )

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [3]),
	.datac(\DP|IR|q [5]),
	.datad(\CU|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\ICdecode|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|Mux0~0 .lut_mask = 16'hE5FF;
defparam \ICdecode|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N29
dffeas \ICdecode|ICis[49] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [49]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[49] .is_wysiwyg = "true";
defparam \ICdecode|ICis[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N28
cycloneive_lcell_comb \ICdecode|ICis[51]~feeder (
// Equation(s):
// \ICdecode|ICis[51]~feeder_combout  = \ICdecode|ICis~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ICdecode|ICis~26_combout ),
	.cin(gnd),
	.combout(\ICdecode|ICis[51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis[51]~feeder .lut_mask = 16'hFF00;
defparam \ICdecode|ICis[51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y16_N29
dffeas \ICdecode|ICis[51] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis[51]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [51]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[51] .is_wysiwyg = "true";
defparam \ICdecode|ICis[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N26
cycloneive_lcell_comb \ICdecode|ICis~28 (
// Equation(s):
// \ICdecode|ICis~28_combout  = (!\Reset~input_o  & !\CU|Decoder1~1_combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\CU|Decoder1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ICdecode|ICis~28_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis~28 .lut_mask = 16'h0303;
defparam \ICdecode|ICis~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y16_N27
dffeas \ICdecode|ICis[52] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [52]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[52] .is_wysiwyg = "true";
defparam \ICdecode|ICis[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N28
cycloneive_lcell_comb \ICdecode|ICis~29 (
// Equation(s):
// \ICdecode|ICis~29_combout  = (\ICdecode|ICis~24_combout  & !\Reset~input_o )

	.dataa(\ICdecode|ICis~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\ICdecode|ICis~29_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis~29 .lut_mask = 16'h00AA;
defparam \ICdecode|ICis~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y14_N29
dffeas \ICdecode|ICis[53] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [53]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[53] .is_wysiwyg = "true";
defparam \ICdecode|ICis[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N6
cycloneive_lcell_comb \ICdecode|ICis~30 (
// Equation(s):
// \ICdecode|ICis~30_combout  = (!\CU|Decoder1~2_combout  & !\Reset~input_o )

	.dataa(gnd),
	.datab(\CU|Decoder1~2_combout ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\ICdecode|ICis~30_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis~30 .lut_mask = 16'h0033;
defparam \ICdecode|ICis~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N4
cycloneive_lcell_comb \ICdecode|ICis[54]~feeder (
// Equation(s):
// \ICdecode|ICis[54]~feeder_combout  = \ICdecode|ICis~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ICdecode|ICis~30_combout ),
	.cin(gnd),
	.combout(\ICdecode|ICis[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis[54]~feeder .lut_mask = 16'hFF00;
defparam \ICdecode|ICis[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y12_N5
dffeas \ICdecode|ICis[54] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [54]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[54] .is_wysiwyg = "true";
defparam \ICdecode|ICis[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N14
cycloneive_lcell_comb \ICdecode|ICis~31 (
// Equation(s):
// \ICdecode|ICis~31_combout  = (\CU|Decoder1~2_combout  & !\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CU|Decoder1~2_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\ICdecode|ICis~31_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis~31 .lut_mask = 16'h00F0;
defparam \ICdecode|ICis~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N16
cycloneive_lcell_comb \ICdecode|ICis[57]~feeder (
// Equation(s):
// \ICdecode|ICis[57]~feeder_combout  = \ICdecode|ICis~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ICdecode|ICis~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ICdecode|ICis[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis[57]~feeder .lut_mask = 16'hF0F0;
defparam \ICdecode|ICis[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N17
dffeas \ICdecode|ICis[57] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [57]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[57] .is_wysiwyg = "true";
defparam \ICdecode|ICis[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N28
cycloneive_lcell_comb \ICdecode|ICis[60]~feeder (
// Equation(s):
// \ICdecode|ICis[60]~feeder_combout  = \ICdecode|ICis~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ICdecode|ICis~31_combout ),
	.cin(gnd),
	.combout(\ICdecode|ICis[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis[60]~feeder .lut_mask = 16'hFF00;
defparam \ICdecode|ICis[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y16_N29
dffeas \ICdecode|ICis[60] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [60]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[60] .is_wysiwyg = "true";
defparam \ICdecode|ICis[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N7
dffeas \ICdecode|ICis[61] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [61]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[61] .is_wysiwyg = "true";
defparam \ICdecode|ICis[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N30
cycloneive_lcell_comb \ICdecode|ICis[62]~feeder (
// Equation(s):
// \ICdecode|ICis[62]~feeder_combout  = \ICdecode|ICis~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ICdecode|ICis~31_combout ),
	.cin(gnd),
	.combout(\ICdecode|ICis[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis[62]~feeder .lut_mask = 16'hFF00;
defparam \ICdecode|ICis[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y16_N31
dffeas \ICdecode|ICis[62] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [62]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[62] .is_wysiwyg = "true";
defparam \ICdecode|ICis[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N18
cycloneive_lcell_comb \CU|Decoder1~3 (
// Equation(s):
// \CU|Decoder1~3_combout  = (!\DP|IR|q [4] & (\DP|IR|q [7] & (!\DP|IR|q [5] & !\DP|IR|q [6])))

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [5]),
	.datad(\DP|IR|q [6]),
	.cin(gnd),
	.combout(\CU|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Decoder1~3 .lut_mask = 16'h0004;
defparam \CU|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N19
dffeas \ICdecode|ICis[64] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\CU|Decoder1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [64]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[64] .is_wysiwyg = "true";
defparam \ICdecode|ICis[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N16
cycloneive_lcell_comb \ICdecode|ICis~32 (
// Equation(s):
// \ICdecode|ICis~32_combout  = (\CU|Decoder1~0_combout  & (!\Reset~input_o  & (\DP|IR|q [5] & \DP|IR|q [4])))

	.dataa(\CU|Decoder1~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\DP|IR|q [5]),
	.datad(\DP|IR|q [4]),
	.cin(gnd),
	.combout(\ICdecode|ICis~32_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis~32 .lut_mask = 16'h2000;
defparam \ICdecode|ICis~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N17
dffeas \ICdecode|ICis[67] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [67]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[67] .is_wysiwyg = "true";
defparam \ICdecode|ICis[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N26
cycloneive_lcell_comb \ICdecode|ICis[68]~feeder (
// Equation(s):
// \ICdecode|ICis[68]~feeder_combout  = \ICdecode|ICis~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ICdecode|ICis~26_combout ),
	.cin(gnd),
	.combout(\ICdecode|ICis[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis[68]~feeder .lut_mask = 16'hFF00;
defparam \ICdecode|ICis[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y16_N27
dffeas \ICdecode|ICis[68] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [68]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[68] .is_wysiwyg = "true";
defparam \ICdecode|ICis[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N12
cycloneive_lcell_comb \ICdecode|WideOr17~0 (
// Equation(s):
// \ICdecode|WideOr17~0_combout  = (\DP|IR|q [7] & ((\DP|IR|q [4] & ((\DP|IR|q [6]))) # (!\DP|IR|q [4] & (!\DP|IR|q [5] & !\DP|IR|q [6]))))

	.dataa(\DP|IR|q [7]),
	.datab(\DP|IR|q [5]),
	.datac(\DP|IR|q [4]),
	.datad(\DP|IR|q [6]),
	.cin(gnd),
	.combout(\ICdecode|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|WideOr17~0 .lut_mask = 16'hA002;
defparam \ICdecode|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N4
cycloneive_lcell_comb \ICdecode|ICis~33 (
// Equation(s):
// \ICdecode|ICis~33_combout  = (!\ICdecode|WideOr17~0_combout  & !\Reset~input_o )

	.dataa(\ICdecode|WideOr17~0_combout ),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ICdecode|ICis~33_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis~33 .lut_mask = 16'h0505;
defparam \ICdecode|ICis~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y12_N5
dffeas \ICdecode|ICis[69] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [69]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[69] .is_wysiwyg = "true";
defparam \ICdecode|ICis[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N26
cycloneive_lcell_comb \ICdecode|ICis~34 (
// Equation(s):
// \ICdecode|ICis~34_combout  = (\ICdecode|WideOr17~0_combout  & !\Reset~input_o )

	.dataa(\ICdecode|WideOr17~0_combout ),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ICdecode|ICis~34_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis~34 .lut_mask = 16'h0A0A;
defparam \ICdecode|ICis~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y12_N27
dffeas \ICdecode|ICis[70] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [70]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[70] .is_wysiwyg = "true";
defparam \ICdecode|ICis[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N8
cycloneive_lcell_comb \ICdecode|WideOr16~0 (
// Equation(s):
// \ICdecode|WideOr16~0_combout  = (\DP|IR|q [4] & ((\DP|IR|q [7] & (\DP|IR|q [6])) # (!\DP|IR|q [7] & ((\DP|IR|q [5]))))) # (!\DP|IR|q [4] & (((!\DP|IR|q [6] & \DP|IR|q [5]))))

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [6]),
	.datad(\DP|IR|q [5]),
	.cin(gnd),
	.combout(\ICdecode|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|WideOr16~0 .lut_mask = 16'hA780;
defparam \ICdecode|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y15_N9
dffeas \ICdecode|ICis[72] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|WideOr16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [72]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[72] .is_wysiwyg = "true";
defparam \ICdecode|ICis[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N8
cycloneive_lcell_comb \ICdecode|WideOr15~0 (
// Equation(s):
// \ICdecode|WideOr15~0_combout  = (\DP|IR|q [7] & ((\DP|IR|q [4] & (\DP|IR|q [5] & \DP|IR|q [6])) # (!\DP|IR|q [4] & ((!\DP|IR|q [6]))))) # (!\DP|IR|q [7] & (\DP|IR|q [6] $ (((\DP|IR|q [5]) # (\DP|IR|q [4])))))

	.dataa(\DP|IR|q [7]),
	.datab(\DP|IR|q [5]),
	.datac(\DP|IR|q [4]),
	.datad(\DP|IR|q [6]),
	.cin(gnd),
	.combout(\ICdecode|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|WideOr15~0 .lut_mask = 16'h815E;
defparam \ICdecode|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y12_N9
dffeas \ICdecode|ICis[73] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|WideOr15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [73]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[73] .is_wysiwyg = "true";
defparam \ICdecode|ICis[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N12
cycloneive_lcell_comb \ICdecode|WideOr14~0 (
// Equation(s):
// \ICdecode|WideOr14~0_combout  = (!\DP|IR|q [5] & ((\DP|IR|q [4] & ((\DP|IR|q [6]))) # (!\DP|IR|q [4] & (!\DP|IR|q [7] & !\DP|IR|q [6]))))

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [5]),
	.datad(\DP|IR|q [6]),
	.cin(gnd),
	.combout(\ICdecode|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|WideOr14~0 .lut_mask = 16'h0A01;
defparam \ICdecode|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N13
dffeas \ICdecode|ICis[74] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|WideOr14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [74]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[74] .is_wysiwyg = "true";
defparam \ICdecode|ICis[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N30
cycloneive_lcell_comb \ICdecode|WideOr13~0 (
// Equation(s):
// \ICdecode|WideOr13~0_combout  = (\DP|IR|q [4] & ((\DP|IR|q [7] & (!\DP|IR|q [5])) # (!\DP|IR|q [7] & (\DP|IR|q [5] & \DP|IR|q [6]))))

	.dataa(\DP|IR|q [7]),
	.datab(\DP|IR|q [5]),
	.datac(\DP|IR|q [4]),
	.datad(\DP|IR|q [6]),
	.cin(gnd),
	.combout(\ICdecode|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|WideOr13~0 .lut_mask = 16'h6020;
defparam \ICdecode|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y12_N31
dffeas \ICdecode|ICis[75] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|WideOr13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [75]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[75] .is_wysiwyg = "true";
defparam \ICdecode|ICis[75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N26
cycloneive_lcell_comb \ICdecode|WideOr12~0 (
// Equation(s):
// \ICdecode|WideOr12~0_combout  = (\DP|IR|q [7] & ((\DP|IR|q [5] $ (!\DP|IR|q [6])))) # (!\DP|IR|q [7] & (\DP|IR|q [6] & (\DP|IR|q [4] $ (!\DP|IR|q [5]))))

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [5]),
	.datad(\DP|IR|q [6]),
	.cin(gnd),
	.combout(\ICdecode|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|WideOr12~0 .lut_mask = 16'hE10C;
defparam \ICdecode|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N27
dffeas \ICdecode|ICis[76] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|WideOr12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [76]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[76] .is_wysiwyg = "true";
defparam \ICdecode|ICis[76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N24
cycloneive_lcell_comb \ICdecode|WideOr11~0 (
// Equation(s):
// \ICdecode|WideOr11~0_combout  = (\DP|IR|q [4] & (\DP|IR|q [7] & (!\DP|IR|q [6]))) # (!\DP|IR|q [4] & (\DP|IR|q [6] & (\DP|IR|q [7] $ (\DP|IR|q [5]))))

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [6]),
	.datad(\DP|IR|q [5]),
	.cin(gnd),
	.combout(\ICdecode|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|WideOr11~0 .lut_mask = 16'h1848;
defparam \ICdecode|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y14_N25
dffeas \ICdecode|ICis[77] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|WideOr11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [77]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[77] .is_wysiwyg = "true";
defparam \ICdecode|ICis[77] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N20
cycloneive_lcell_comb \ICdecode|WideOr10~0 (
// Equation(s):
// \ICdecode|WideOr10~0_combout  = (\DP|IR|q [4] & (((\DP|IR|q [6]) # (!\DP|IR|q [5])) # (!\DP|IR|q [7]))) # (!\DP|IR|q [4] & ((\DP|IR|q [7] $ (!\DP|IR|q [5])) # (!\DP|IR|q [6])))

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [5]),
	.datad(\DP|IR|q [6]),
	.cin(gnd),
	.combout(\ICdecode|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|WideOr10~0 .lut_mask = 16'hEB7F;
defparam \ICdecode|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N21
dffeas \ICdecode|ICis[78] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|WideOr10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [78]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[78] .is_wysiwyg = "true";
defparam \ICdecode|ICis[78] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N24
cycloneive_lcell_comb \ICdecode|WideOr9~0 (
// Equation(s):
// \ICdecode|WideOr9~0_combout  = (\DP|IR|q [4] & (\DP|IR|q [7] $ (((!\DP|IR|q [6]))))) # (!\DP|IR|q [4] & (\DP|IR|q [6] & (\DP|IR|q [7] $ (!\DP|IR|q [5]))))

	.dataa(\DP|IR|q [7]),
	.datab(\DP|IR|q [5]),
	.datac(\DP|IR|q [4]),
	.datad(\DP|IR|q [6]),
	.cin(gnd),
	.combout(\ICdecode|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|WideOr9~0 .lut_mask = 16'hA950;
defparam \ICdecode|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y12_N25
dffeas \ICdecode|ICis[80] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|WideOr9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [80]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[80] .is_wysiwyg = "true";
defparam \ICdecode|ICis[80] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N6
cycloneive_lcell_comb \ICdecode|WideOr8~0 (
// Equation(s):
// \ICdecode|WideOr8~0_combout  = (\DP|IR|q [5] & (!\DP|IR|q [4] & ((\DP|IR|q [6]) # (!\DP|IR|q [7])))) # (!\DP|IR|q [5] & (!\DP|IR|q [7] & ((\DP|IR|q [6]))))

	.dataa(\DP|IR|q [7]),
	.datab(\DP|IR|q [5]),
	.datac(\DP|IR|q [4]),
	.datad(\DP|IR|q [6]),
	.cin(gnd),
	.combout(\ICdecode|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|WideOr8~0 .lut_mask = 16'h1D04;
defparam \ICdecode|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y12_N7
dffeas \ICdecode|ICis[81] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|WideOr8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [81]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[81] .is_wysiwyg = "true";
defparam \ICdecode|ICis[81] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N30
cycloneive_lcell_comb \ICdecode|WideOr7~0 (
// Equation(s):
// \ICdecode|WideOr7~0_combout  = (\DP|IR|q [7] & ((\DP|IR|q [6]) # ((\DP|IR|q [4] & \DP|IR|q [5])))) # (!\DP|IR|q [7] & (((!\DP|IR|q [6]) # (!\DP|IR|q [5]))))

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [5]),
	.datad(\DP|IR|q [6]),
	.cin(gnd),
	.combout(\ICdecode|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|WideOr7~0 .lut_mask = 16'hCFB3;
defparam \ICdecode|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y16_N31
dffeas \ICdecode|ICis[82] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|WideOr7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [82]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[82] .is_wysiwyg = "true";
defparam \ICdecode|ICis[82] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N28
cycloneive_lcell_comb \ICdecode|WideOr6~0 (
// Equation(s):
// \ICdecode|WideOr6~0_combout  = (\DP|IR|q [5] & (!\DP|IR|q [4] & ((\DP|IR|q [7]) # (!\DP|IR|q [6])))) # (!\DP|IR|q [5] & (\DP|IR|q [7] $ (((\DP|IR|q [6])))))

	.dataa(\DP|IR|q [7]),
	.datab(\DP|IR|q [5]),
	.datac(\DP|IR|q [4]),
	.datad(\DP|IR|q [6]),
	.cin(gnd),
	.combout(\ICdecode|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|WideOr6~0 .lut_mask = 16'h192E;
defparam \ICdecode|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y12_N29
dffeas \ICdecode|ICis[83] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [83]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[83] .is_wysiwyg = "true";
defparam \ICdecode|ICis[83] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N30
cycloneive_lcell_comb \ICdecode|WideOr5~0 (
// Equation(s):
// \ICdecode|WideOr5~0_combout  = (\DP|IR|q [7] & (\DP|IR|q [6] $ (((!\DP|IR|q [4] & \DP|IR|q [5]))))) # (!\DP|IR|q [7] & ((\DP|IR|q [6] & ((\DP|IR|q [5]))) # (!\DP|IR|q [6] & (\DP|IR|q [4] & !\DP|IR|q [5]))))

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [6]),
	.datad(\DP|IR|q [5]),
	.cin(gnd),
	.combout(\ICdecode|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|WideOr5~0 .lut_mask = 16'hB4C2;
defparam \ICdecode|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y14_N31
dffeas \ICdecode|ICis[84] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [84]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[84] .is_wysiwyg = "true";
defparam \ICdecode|ICis[84] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N20
cycloneive_lcell_comb \CU|Decoder1~4 (
// Equation(s):
// \CU|Decoder1~4_combout  = (!\DP|IR|q [4] & (\DP|IR|q [7] & (\DP|IR|q [5] & !\DP|IR|q [6])))

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [5]),
	.datad(\DP|IR|q [6]),
	.cin(gnd),
	.combout(\CU|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CU|Decoder1~4 .lut_mask = 16'h0040;
defparam \CU|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y16_N21
dffeas \ICdecode|ICis[85] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\CU|Decoder1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [85]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[85] .is_wysiwyg = "true";
defparam \ICdecode|ICis[85] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N12
cycloneive_lcell_comb \ICdecode|ICis[86]~48 (
// Equation(s):
// \ICdecode|ICis[86]~48_combout  = !\Reset~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\ICdecode|ICis[86]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis[86]~48 .lut_mask = 16'h00FF;
defparam \ICdecode|ICis[86]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N13
dffeas \ICdecode|ICis[86] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis[86]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [86]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[86] .is_wysiwyg = "true";
defparam \ICdecode|ICis[86] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N18
cycloneive_lcell_comb \ICdecode|WideOr4~0 (
// Equation(s):
// \ICdecode|WideOr4~0_combout  = (\DP|IR|q [5] & (!\DP|IR|q [7] & ((\DP|IR|q [6]) # (!\DP|IR|q [4])))) # (!\DP|IR|q [5] & ((\DP|IR|q [7] $ (\DP|IR|q [4])) # (!\DP|IR|q [6])))

	.dataa(\DP|IR|q [7]),
	.datab(\DP|IR|q [5]),
	.datac(\DP|IR|q [4]),
	.datad(\DP|IR|q [6]),
	.cin(gnd),
	.combout(\ICdecode|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|WideOr4~0 .lut_mask = 16'h5637;
defparam \ICdecode|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y12_N19
dffeas \ICdecode|ICis[88] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [88]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[88] .is_wysiwyg = "true";
defparam \ICdecode|ICis[88] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N30
cycloneive_lcell_comb \ICdecode|WideOr3~0 (
// Equation(s):
// \ICdecode|WideOr3~0_combout  = (\DP|IR|q [6] & ((\DP|IR|q [7] $ (\DP|IR|q [5])))) # (!\DP|IR|q [6] & ((\DP|IR|q [4] & ((!\DP|IR|q [5]))) # (!\DP|IR|q [4] & (\DP|IR|q [7]))))

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [5]),
	.datad(\DP|IR|q [6]),
	.cin(gnd),
	.combout(\ICdecode|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|WideOr3~0 .lut_mask = 16'h3C4E;
defparam \ICdecode|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N31
dffeas \ICdecode|ICis[89] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [89]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[89] .is_wysiwyg = "true";
defparam \ICdecode|ICis[89] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N8
cycloneive_lcell_comb \ICdecode|WideOr2~0 (
// Equation(s):
// \ICdecode|WideOr2~0_combout  = (\DP|IR|q [5] & ((\DP|IR|q [4] & ((!\DP|IR|q [6]))) # (!\DP|IR|q [4] & (!\DP|IR|q [7] & \DP|IR|q [6]))))

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [5]),
	.datad(\DP|IR|q [6]),
	.cin(gnd),
	.combout(\ICdecode|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|WideOr2~0 .lut_mask = 16'h10A0;
defparam \ICdecode|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N9
dffeas \ICdecode|ICis[90] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [90]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[90] .is_wysiwyg = "true";
defparam \ICdecode|ICis[90] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N22
cycloneive_lcell_comb \ICdecode|WideOr1~0 (
// Equation(s):
// \ICdecode|WideOr1~0_combout  = (\DP|IR|q [4] & (\DP|IR|q [7] & (\DP|IR|q [5] $ (\DP|IR|q [6])))) # (!\DP|IR|q [4] & (!\DP|IR|q [7] & ((\DP|IR|q [5]) # (\DP|IR|q [6]))))

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [5]),
	.datad(\DP|IR|q [6]),
	.cin(gnd),
	.combout(\ICdecode|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|WideOr1~0 .lut_mask = 16'h1990;
defparam \ICdecode|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N23
dffeas \ICdecode|ICis[91] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [91]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[91] .is_wysiwyg = "true";
defparam \ICdecode|ICis[91] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N24
cycloneive_lcell_comb \ICdecode|WideOr0~0 (
// Equation(s):
// \ICdecode|WideOr0~0_combout  = (\DP|IR|q [7] & ((\DP|IR|q [5] $ (!\DP|IR|q [6])) # (!\DP|IR|q [4]))) # (!\DP|IR|q [7] & (!\DP|IR|q [5] & (\DP|IR|q [4] $ (\DP|IR|q [6]))))

	.dataa(\DP|IR|q [4]),
	.datab(\DP|IR|q [7]),
	.datac(\DP|IR|q [5]),
	.datad(\DP|IR|q [6]),
	.cin(gnd),
	.combout(\ICdecode|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|WideOr0~0 .lut_mask = 16'hC54E;
defparam \ICdecode|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N25
dffeas \ICdecode|ICis[92] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [92]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[92] .is_wysiwyg = "true";
defparam \ICdecode|ICis[92] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N8
cycloneive_lcell_comb \ICdecode|ICis[94]~49 (
// Equation(s):
// \ICdecode|ICis[94]~49_combout  = !\Reset~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\ICdecode|ICis[94]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ICdecode|ICis[94]~49 .lut_mask = 16'h00FF;
defparam \ICdecode|ICis[94]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N9
dffeas \ICdecode|ICis[94] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\ICdecode|ICis[94]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ICdecode|ICis [94]),
	.prn(vcc));
// synopsys translate_off
defparam \ICdecode|ICis[94] .is_wysiwyg = "true";
defparam \ICdecode|ICis[94] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N0
cycloneive_lcell_comb \CU|crtMCis~0 (
// Equation(s):
// \CU|crtMCis~0_combout  = (\CU|LD_MABR~q ) # (\CU|LD_IR~q )

	.dataa(gnd),
	.datab(\CU|LD_MABR~q ),
	.datac(gnd),
	.datad(\CU|LD_IR~q ),
	.cin(gnd),
	.combout(\CU|crtMCis~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|crtMCis~0 .lut_mask = 16'hFFCC;
defparam \CU|crtMCis~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y16_N1
dffeas \CU|crtMCis[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\CU|crtMCis~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|crtMCis [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CU|crtMCis[0] .is_wysiwyg = "true";
defparam \CU|crtMCis[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N31
dffeas \CU|crtMCis[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\CU|crtMCis~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|crtMCis [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CU|crtMCis[1] .is_wysiwyg = "true";
defparam \CU|crtMCis[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N30
cycloneive_lcell_comb \CU|crtMCis[2]~feeder (
// Equation(s):
// \CU|crtMCis[2]~feeder_combout  = \CU|crtMCis~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CU|crtMCis~2_combout ),
	.cin(gnd),
	.combout(\CU|crtMCis[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CU|crtMCis[2]~feeder .lut_mask = 16'hFF00;
defparam \CU|crtMCis[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N31
dffeas \CU|crtMCis[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\CU|crtMCis[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CU|crtMCis [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CU|crtMCis[2] .is_wysiwyg = "true";
defparam \CU|crtMCis[2] .power_up = "low";
// synopsys translate_on

assign LEDs[0] = \LEDs[0]~output_o ;

assign LEDs[1] = \LEDs[1]~output_o ;

assign LEDs[2] = \LEDs[2]~output_o ;

assign LEDs[3] = \LEDs[3]~output_o ;

assign LEDs[4] = \LEDs[4]~output_o ;

assign LEDs[5] = \LEDs[5]~output_o ;

assign LEDs[6] = \LEDs[6]~output_o ;

assign LEDs[7] = \LEDs[7]~output_o ;

assign ICis[0] = \ICis[0]~output_o ;

assign ICis[1] = \ICis[1]~output_o ;

assign ICis[2] = \ICis[2]~output_o ;

assign ICis[3] = \ICis[3]~output_o ;

assign ICis[4] = \ICis[4]~output_o ;

assign ICis[5] = \ICis[5]~output_o ;

assign ICis[6] = \ICis[6]~output_o ;

assign ICis[7] = \ICis[7]~output_o ;

assign ICis[8] = \ICis[8]~output_o ;

assign ICis[9] = \ICis[9]~output_o ;

assign ICis[10] = \ICis[10]~output_o ;

assign ICis[11] = \ICis[11]~output_o ;

assign ICis[12] = \ICis[12]~output_o ;

assign ICis[13] = \ICis[13]~output_o ;

assign ICis[14] = \ICis[14]~output_o ;

assign ICis[15] = \ICis[15]~output_o ;

assign ICis[16] = \ICis[16]~output_o ;

assign ICis[17] = \ICis[17]~output_o ;

assign ICis[18] = \ICis[18]~output_o ;

assign ICis[19] = \ICis[19]~output_o ;

assign ICis[20] = \ICis[20]~output_o ;

assign ICis[21] = \ICis[21]~output_o ;

assign ICis[22] = \ICis[22]~output_o ;

assign ICis[23] = \ICis[23]~output_o ;

assign ICis[24] = \ICis[24]~output_o ;

assign ICis[25] = \ICis[25]~output_o ;

assign ICis[26] = \ICis[26]~output_o ;

assign ICis[27] = \ICis[27]~output_o ;

assign ICis[28] = \ICis[28]~output_o ;

assign ICis[29] = \ICis[29]~output_o ;

assign ICis[30] = \ICis[30]~output_o ;

assign ICis[31] = \ICis[31]~output_o ;

assign ICis[32] = \ICis[32]~output_o ;

assign ICis[33] = \ICis[33]~output_o ;

assign ICis[34] = \ICis[34]~output_o ;

assign ICis[35] = \ICis[35]~output_o ;

assign ICis[36] = \ICis[36]~output_o ;

assign ICis[37] = \ICis[37]~output_o ;

assign ICis[38] = \ICis[38]~output_o ;

assign ICis[39] = \ICis[39]~output_o ;

assign ICis[40] = \ICis[40]~output_o ;

assign ICis[41] = \ICis[41]~output_o ;

assign ICis[42] = \ICis[42]~output_o ;

assign ICis[43] = \ICis[43]~output_o ;

assign ICis[44] = \ICis[44]~output_o ;

assign ICis[45] = \ICis[45]~output_o ;

assign ICis[46] = \ICis[46]~output_o ;

assign ICis[47] = \ICis[47]~output_o ;

assign ICis[48] = \ICis[48]~output_o ;

assign ICis[49] = \ICis[49]~output_o ;

assign ICis[50] = \ICis[50]~output_o ;

assign ICis[51] = \ICis[51]~output_o ;

assign ICis[52] = \ICis[52]~output_o ;

assign ICis[53] = \ICis[53]~output_o ;

assign ICis[54] = \ICis[54]~output_o ;

assign ICis[55] = \ICis[55]~output_o ;

assign ICis[56] = \ICis[56]~output_o ;

assign ICis[57] = \ICis[57]~output_o ;

assign ICis[58] = \ICis[58]~output_o ;

assign ICis[59] = \ICis[59]~output_o ;

assign ICis[60] = \ICis[60]~output_o ;

assign ICis[61] = \ICis[61]~output_o ;

assign ICis[62] = \ICis[62]~output_o ;

assign ICis[63] = \ICis[63]~output_o ;

assign ICis[64] = \ICis[64]~output_o ;

assign ICis[65] = \ICis[65]~output_o ;

assign ICis[66] = \ICis[66]~output_o ;

assign ICis[67] = \ICis[67]~output_o ;

assign ICis[68] = \ICis[68]~output_o ;

assign ICis[69] = \ICis[69]~output_o ;

assign ICis[70] = \ICis[70]~output_o ;

assign ICis[71] = \ICis[71]~output_o ;

assign ICis[72] = \ICis[72]~output_o ;

assign ICis[73] = \ICis[73]~output_o ;

assign ICis[74] = \ICis[74]~output_o ;

assign ICis[75] = \ICis[75]~output_o ;

assign ICis[76] = \ICis[76]~output_o ;

assign ICis[77] = \ICis[77]~output_o ;

assign ICis[78] = \ICis[78]~output_o ;

assign ICis[79] = \ICis[79]~output_o ;

assign ICis[80] = \ICis[80]~output_o ;

assign ICis[81] = \ICis[81]~output_o ;

assign ICis[82] = \ICis[82]~output_o ;

assign ICis[83] = \ICis[83]~output_o ;

assign ICis[84] = \ICis[84]~output_o ;

assign ICis[85] = \ICis[85]~output_o ;

assign ICis[86] = \ICis[86]~output_o ;

assign ICis[87] = \ICis[87]~output_o ;

assign ICis[88] = \ICis[88]~output_o ;

assign ICis[89] = \ICis[89]~output_o ;

assign ICis[90] = \ICis[90]~output_o ;

assign ICis[91] = \ICis[91]~output_o ;

assign ICis[92] = \ICis[92]~output_o ;

assign ICis[93] = \ICis[93]~output_o ;

assign ICis[94] = \ICis[94]~output_o ;

assign ICis[95] = \ICis[95]~output_o ;

assign crtMCis[0] = \crtMCis[0]~output_o ;

assign crtMCis[1] = \crtMCis[1]~output_o ;

assign crtMCis[2] = \crtMCis[2]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
