# -------------------------------------------------------------------------- #
#
# Copyright (C) 2019  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions
# and other software and tools, and any partner logic
# functions, and any output files from any of the foregoing
# (including device programming or simulation files), and any
# associated documentation or information are expressly subject
# to the terms and conditions of the Intel Program License
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Standard Edition
# Date created = 22:47:00  June 09, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		mic_and_filters_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Arria V"
set_global_assignment -name DEVICE 5AGXFB3H4F35C4
set_global_assignment -name TOP_LEVEL_ENTITY mic_full_filter
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "19.1.0 SP0.02STD"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "23:52:03  JULY 15, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "19.1.0 SP0.02std Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_location_assignment PIN_C8 -to dout[7]
set_location_assignment PIN_E9 -to dout[6]
set_location_assignment PIN_B8 -to dout[0]
set_location_assignment PIN_A6 -to dout[1]
set_location_assignment PIN_A8 -to dout[2]
set_location_assignment PIN_A7 -to dout[3]
set_location_assignment PIN_F8 -to dout[4]
set_location_assignment PIN_D7 -to dout[5]
set_location_assignment PIN_AF30 -to altera_reserved_tms
set_location_assignment PIN_AN32 -to altera_reserved_tck
set_location_assignment PIN_AC29 -to altera_reserved_tdi
set_location_assignment PIN_AC28 -to altera_reserved_tdo
set_global_assignment -name EDA_SIMULATION_TOOL "<None>"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT NONE -section_id eda_simulation
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_B15 -to in_valid_flip_btn
set_location_assignment PIN_A14 -to reset_btn
set_location_assignment PIN_L9 -to lf_clk_out
set_location_assignment PIN_C11 -to pdm_mic_input
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to pdm_mic_input
set_location_assignment PIN_D8 -to hsmc_rx_led
set_location_assignment PIN_D9 -to hsmc_tx_led
set_location_assignment PIN_C16 -to in_valid_led
set_location_assignment PIN_G8 -to cic_input
set_location_assignment PIN_C14 -to cic_output_present
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name VERILOG_FILE button_debouncer.v
set_global_assignment -name VERILOG_FILE mic_full_filter.v
set_global_assignment -name SIP_FILE oscillator/simulation/oscillator.sip
set_global_assignment -name QIP_FILE oscillator/synthesis/oscillator.qip
set_global_assignment -name QSYS_FILE oscillator.qsys
set_global_assignment -name SIP_FILE cic_dec_filter/simulation/cic_dec_filter.sip
set_global_assignment -name QIP_FILE cic_dec_filter/synthesis/cic_dec_filter.qip
set_global_assignment -name VERILOG_FILE clk_divider_N.v
set_global_assignment -name QSYS_FILE cic_dec_filter.qsys
set_global_assignment -name VERILOG_FILE cic_dec_filter/simulation/cic_dec_filter.v
set_global_assignment -name QIP_FILE fir_comp_filter.qip
set_global_assignment -name SIP_FILE fir_comp_filter.sip