module testbench();

timeunit 10ns;
timeprecision 1ns;

logic Clk = 0;
logic Reset, Run, Continue;
logic [15:0] Sw;
// Output
wire [15:0] Data_Mem;
logic 		CE,UB,LB,OE,WE;
logic [19:0] ADDR;
logic [15:0] pc_out;
logic [15:0] ir_display;
logic 		GatePC,GateMDR;
logic [6:0] hex0,
				hex1,
				hex2,
				hex3;	
wire 		[15:0] 	bus;
logic   [15:0] mdr_out,mar_out;

integer ErrorCnt = 0;

lc3 lc3(.*);

always begin: CLOCK_GENERATION
	#1 Clk = ~Clk;
end

initial begin: CLOCK_INITIALIZATION
	Clk = 0;
end

initial begin: TEST_VECTORS
Reset = 0;
Continue = 1;
Run = 1;

#2 Reset = 1;
	
#2 Run = 0;	
	
#35 Run = 1;
	if(ir_display != 16'h5020)
		ErrorCnt++;
		
	if(pc_out != 16'h0001)
		ErrorCnt++;
	
	
#6 Continue = 0;

#2 Continue = 1;

#4 Run = 0;

#35 Run = 1;
	if(ir_display != 16'h623F)
		ErrorCnt++;
		
	if(pc_out != 16'h0002)
		ErrorCnt++;
	
end

endmodule	

