library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity tb_FullAdder4bits is
end tb_FullAdder4bits;
architecture teste of tb_FullAdder4bits is
component FullAdder4bits is 
generic(
	W : integer :=4
);
port (
      x   : in std_logic_vector(w-1 downto 0);
      y   : in std_logic_vector(w-1 downto 0);
      s   : out std_logic_vector(w downto 0)
   );
end

 );
end component;
component fulladder is
    port ( Cin : in std_logic;
           x   : in std_logic;
           y   : in std_logic;
           s   : out std_logic;
           Cout : out std_logic
        );
end component;
signal fio_x, fio_y: std_logic_vector(3 downto 0); 
signal fio_s: std_logic_vector(4 downto 0);
begin
instancia_FullAdder4bits: FullAdder4bits generic map(w<=4) port map(fio_x<=x, fio_y<=y,fio_s<=s);
-- Dados de entrada de 4 bits sÃ£o expressos em "hexadecimal" usando "x":
fio_x<=x"1",x"4",x"f"
fio_y<=x"4",x"8",x"f"
end teste;
