info x 51 201 0 0 0 0 0 0 VHDLvhdl_genericverilog_generic
col x 257 0 0 0 0 0 0 0 
radix x 10 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 twotoonebusmux
term mark 22 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 LIBRARY  IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 1 5 0 164 8 8 0 0 ainstd_logic_vector
var add 2 5 0 164 8 10 0 0 binstd_logic_vector
var add 3 31 0 162 9 11 0 0 selinstd_logic
var add 4 5 0 164 10 9 0 0 ooutstd_logic_vector
vdone xxx 0 0 0 0 0 0 0 0 
npos xxx 72 0 0 0 0 0 0 0 
cell fill 1 0 0 0 0 0 0 0 000000
cell fill 1 2 0 0 0 0 0 0 000001
cell fill 1 4 0 0 0 0 0 0 000010
cell fill 1 6 0 0 0 0 0 0 000011
cell fill 1 8 0 0 0 0 0 0 000100
cell fill 1 10 0 0 0 0 0 0 000101
cell fill 1 12 0 0 0 0 0 0 000110
cell fill 1 14 0 0 0 0 0 0 000111
cell fill 1 16 0 0 0 0 0 0 001000
cell fill 1 18 0 0 0 0 0 0 001001
cell fill 1 20 0 0 0 0 0 0 001010
cell fill 2 0 0 0 0 0 0 0 010000
cell fill 2 2 0 0 0 0 0 0 001111
cell fill 2 4 0 0 0 0 0 0 001110
cell fill 2 6 0 0 0 0 0 0 001101
cell fill 2 8 0 0 0 0 0 0 001100
cell fill 2 10 0 0 0 0 0 0 001011
cell fill 2 12 0 0 0 0 0 0 001010
cell fill 2 16 0 0 0 0 0 0 001001
cell fill 2 18 0 0 0 0 0 0 001000
cell fill 2 20 0 0 0 0 0 0 000111
cell fill 3 0 0 0 0 0 0 0 0
cell fill 3 2 0 0 0 0 0 0 1
cell fill 3 4 0 0 0 0 0 0 0
cell fill 3 6 0 0 0 0 0 0 1
cell fill 3 8 0 0 0 0 0 0 0
cell fill 3 10 0 0 0 0 0 0 1
cell fill 3 12 0 0 0 0 0 0 0
cell fill 3 14 0 0 0 0 0 0 1
time info 50 50 10 10 50 50 0 1 ns
font save -14 0 400 49 0 0 0 0 Times New Roman
src mod 0 29795980 29714870 6 0 0 0 0 twotoonebusmux.vhd
utd false 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 
com add 1 0 50 248 6 0 -71 0 Waveform created by
HDL Bencher 4.1i
Source = twotoonebusmux.vhd
Sun Jun 05 13:19:34 2005
type info 0 0 0 0 0 0 0 0 std_logicBITDOWNTO
type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
opt vhdl87 0 0 0 0 0 0 0 0 
