#a Copyright
#  
#  This file 'model_list' copyright Gavin J Stark 2003, 2004
#  

c_model test_benches/io_fifos c_io_fifos inc:headers/c
c_model test_benches/postbus c_postbus_testbench inc:headers/c inc:test_benches/ethernet
c_model test_benches/ethernet c_mii_testbench inc:headers/c
c_model test_benches/gip      c_gipc_prefetch_if_comp inc:headers/c
c_model test_benches/gip      c_gipc_pipeline_trace inc:headers/c
c_model test_benches/uart     c_uart_testbench inc:headers/c

c_model models/memories c_memory inc:headers/c
c_model models/memories c_rf inc:headers/c
c_model models/memories c_ddr inc:headers/c
c_model models/memories c_ddr_pins inc:headers/c

c_model models/dsp c_adc_frontend inc:headers/c
c_model models/dsp c_sample_memory inc:headers/c

cdl test_benches/postbus postbus_test_rom_contents_0 inc:headers/cdl rmn:postbus_test_rom_contents_0=postbus_test_rom_contents
cdl test_benches/postbus postbus_test_rom inc:headers/cdl inc:test_benches/postbus

cdl test_benches/dsp       afe_framework inc:headers/cdl inc:test_benches/postbus

cdl test_benches/gip gip_simple inc:headers/cdl
cdl test_benches/gip gip_simple_2 inc:headers/cdl
cdl test_benches/gip gip_ddr inc:headers/cdl
cdl test_benches/gip gip_system inc:headers/cdl
cdl test_benches/gip gip_core_plus inc:headers/cdl
cdl test_benches/gip apb_devices inc:headers/cdl
cdl test_benches/gip io_slots_eth_ss_par inc:headers/cdl

#cdl test_benches/gip pass_rom rmn:cdl_rom=gip_simple_boot_rom
#cdl test_benches/gip uart_rom rmn:cdl_rom=gip_simple_boot_rom
#cdl test_benches/gip monitor_rom rmn:cdl_rom=gip_simple_boot_rom
#cdl test_benches/gip ethernet_rom rmn:cdl_rom=gip_simple_boot_rom
#cdl test_benches/gip scheduler_rom rmn:cdl_rom=gip_simple_boot_rom
cdl test_benches/gip run_dram_rom rmn:cdl_rom=gip_simple_boot_rom

cdl units/analyzer    analyzer                    inc:headers/cdl

cdl units/ddr         ddr_dram_as_sram            inc:headers/cdl
cdl units/ddr         ddr_dram_postbus            inc:headers/cdl

cdl units/gip         gip_alu_arith_op            inc:units/gip inc:headers/cdl
cdl units/gip         gip_alu_logical_op          inc:units/gip inc:headers/cdl
cdl units/gip         gip_alu_barrel_shift        inc:units/gip inc:headers/cdl
cdl units/gip         gip_alu                     inc:units/gip inc:headers/cdl
cdl units/gip         gip_special                 inc:units/gip inc:headers/cdl
cdl units/gip         gip_decode_native           inc:units/gip inc:headers/cdl
cdl units/gip         gip_decode_arm              inc:units/gip inc:headers/cdl
cdl units/gip         gip_decode                  inc:units/gip inc:headers/cdl
cdl units/gip         gip_scheduler               inc:units/gip inc:headers/cdl
cdl units/gip         gip_postbus                 inc:units/gip inc:headers/cdl
cdl units/gip         gip_rf                      inc:units/gip inc:headers/cdl
cdl units/gip         gip_memory                  inc:units/gip inc:headers/cdl
cdl units/gip         gip_core                    inc:units/gip inc:headers/cdl

cdl units/gip         gip_periph_apb              inc:units/gip inc:headers/cdl
cdl units/gip         gip_prefetch                inc:units/gip inc:headers/cdl
cdl units/gip         gip_data_ram                inc:units/gip inc:headers/cdl

cdl units/apb         apb_target_timer            inc:headers/cdl inc:units/apb
cdl units/apb         apb_target_gpio             inc:headers/cdl inc:units/apb
cdl units/apb         apb_target_ext_bus_master   inc:headers/cdl inc:units/apb
cdl units/apb         apb_target_uart             inc:headers/cdl inc:units/apb
cdl units/apb         apb_uart_sync_fifo          inc:headers/cdl inc:units/apb

cdl units/postbus     postbus_led_target          inc:headers/cdl
cdl units/postbus     postbus_uart_target         inc:headers/cdl
cdl units/postbus     postbus_simple_router       inc:headers/cdl
cdl units/postbus     postbus_input_mux           inc:headers/cdl
cdl units/postbus     postbus_register_demux      inc:headers/cdl
cdl units/postbus     postbus_rom_source          inc:headers/cdl

cdl units/io          io_sync_serial              inc:headers/cdl
cdl units/io          io_ethernet_tx              inc:headers/cdl
cdl units/io          io_ethernet_rx              inc:headers/cdl
cdl units/io          io_cmd_fifo_timer           inc:headers/cdl
cdl units/io          io_baud_rate_generator      inc:headers/cdl
cdl units/io          io_ingress_fifos            inc:headers/cdl
cdl units/io          io_egress_fifos             inc:headers/cdl
cdl units/io          io_ingress_control          inc:headers/cdl
cdl units/io          io_egress_control_cmd_fsm   inc:headers/cdl
cdl units/io          io_egress_control           inc:headers/cdl
cdl units/io          io_sync_request             inc:headers/cdl
cdl units/io          io_postbus_target           inc:headers/cdl
cdl units/io          io_postbus_source           inc:headers/cdl
cdl units/io          io_postbus_event_manager    inc:headers/cdl
cdl units/io          io_postbus                  inc:headers/cdl
cdl units/io          io_uart                     inc:headers/cdl
cdl units/io          io_block                    inc:headers/cdl
cdl units/io          io_slot_head                inc:headers/cdl
cdl units/io          io_parallel                 inc:headers/cdl

xilinx_src counter
xilinx_src fpga_wrapper
xilinx_src clock_generator
xilinx_src gip_core_wrapper
xilinx_src gip_alu_wrapper
xilinx_ram boot.coe
xilinx_macro memory_s_dp_2048_x_32
xilinx_macro memory_s_sp_2048_x_32
xilinx_macro memory_s_sp_2048_x_8
xilinx_macro memory_s_sp_4096_x_4b8
xilinx_macro memory_s_sp_4096_x_8
xilinx_macro rf_2r_1w_32_32
xilinx_macro gip_simple_boot_rom
xilinx_macro barrel_shift_32
xilinx_component barrel_shift_32
xilinx_rpm barrel_shift_32

xilinx_core dp_32_32_core

xilinx_macro rf_1r_1w_32_32
xilinx_core rf_1r_1w_32_32_core
xilinx_macro rf_1r_1w_16_32
xilinx_macro rf_1r_1w_8_32
#xilinx_core rf_1r_1w_16_4_core
xilinx_macro rf_1r_1w_16_4
xilinx_core boot_rom boot.coe

# We need anything we are going to be allowed to place to be a component; 
xilinx_subcomponent gip_decode  gip_decode_native gip_decode_arm
xilinx_subcomponent gip_alu     gip_alu_arith_op gip_alu_barrel_shift gip_alu_logical_op barrel_shift_32

xilinx_subcomponent gip_rf       rf_2r_1w_32_32
xilinx_subcomponent gip_postbus  rf_1r_1w_32_32
xilinx_subcomponent gip_core       gip_rf gip_alu gip_memory gip_postbus gip_special gip_decode gip_scheduler
xilinx_subcomponent gip_prefetch
xilinx_subcomponent gip_periph_apb
xilinx_subcomponent gip_data_ram
xilinx_subcomponent gip_core_plus  gip_core gip_prefetch gip_data_ram gip_periph_apb

xilinx_subcomponent apb_devices    apb_target_uart apb_target_ext_bus_master apb_target_gpio apb_target_timer io_uart apb_uart_sync_fifo memory_s_dp_2048_x_32

xilinx_subcomponent io_egress_control io_egress_control_cmd_fsm io_cmd_fifo_timer
xilinx_subcomponent io_egress_fifos
xilinx_subcomponent io_ingress_control
xilinx_subcomponent io_ingress_fifos
xilinx_subcomponent io_postbus     io_postbus_target io_postbus_source io_postbus_event_manager
xilinx_subcomponent io_block       io_postbus io_ingress_control io_ingress_fifos io_egress_control io_egress_fifos io_baud_rate_generator memory_s_sp_2048_x_32 memory_s_sp_2048_x_8

xilinx_subcomponent io_ethernet io_ethernet_tx io_ethernet_rx
xilinx_subcomponent io_parallel rf_1r_1w_16_32 rf_1r_1w_16_4
xilinx_subcomponent io_slots_eth_ss_par io_slot_head io_parallel io_sync_serial io_ethernet

xilinx_subcomponent analyzer
xilinx_subcomponent ddr_dram_as_sram
xilinx_subcomponent postbus_simple_router
xilinx_subcomponent gip_system     boot_rom rf_1r_1w_32_32_core    ddr_dram_as_sram apb_devices io_block io_slots_eth_ss_par analyzer gip_core_plus postbus_simple_router memory_s_sp_4096_x_4b8  memory_s_sp_4096_x_8 gip_simple_boot_rom


xilinx_component  fpga_wrapper   clock_generator gip_system
xilinx_component  gip_core_wrapper gip_core dp_32_32_core
xilinx_component  gip_alu_wrapper  gip_alu
xilinx_component  counter

#We can try the xc3s1500, xc3s1500l
# 1500 has packages of fg320, fg456, fg676
# 1500 has 32 block rams, each of 18kbit (2kB).
# We use 40.
# Main shared GIP RAM is 32kB, or 128kbit, which is 8 RAMs.
# Boot ROM is 4k by 32bit, or 128kbit, which is 8 RAMs
# I/O has 2kx32 rams, or 8kB, 64kbit, which is 4 RAMs, in each direction.
# 4 I/O plus main memory plus boot is 32 RAMs. Where are the other 8? APB UART!
# 4000 has 96 block rams... so that will do for now
# speed grades of -4 
#xilinx_toplevel  fpga_wrapper   xc3s1500-fg676-4 fpga_wrapper_spartan.ucf
xilinx_toplevel  fpga_wrapper__spartan3_4000 fpga_wrapper   xc3s4000-fg676-4 fpga_wrapper_spartan.ucf
xilinx_toplevel  fpga_wrapper__lx60 fpga_wrapper   xc4vlx60-ff668-12 fpga_wrapper_lx60.ucf
xilinx_toplevel gip_core__spartan3_4000 gip_core_wrapper xc3s4000-fg676-4 gip_core__spartan3_4000.ucf
xilinx_toplevel gip_core__spartan3_400 gip_core_wrapper xc3s400-fg456-5 gip_core__spartan3_400.ucf
xilinx_toplevel gip_alu__spartan3_4000 gip_alu_wrapper xc3s4000-fg676-4 gip_alu__spartan3_4000.ucf
xilinx_toplevel counter__spartan3_4000 counter xc3s4000-fg676-4 counter__spartan3_4000.ucf


# gip_rf          uses rf_2r_1w_32_32
# gip_postbus     uses rf_1r_1w_32_32
# ddr_dram_posbus uses rf_1r_1w_32_32
# io_parallel     uses rf_1r_1w_16_32
# io_parallel     uses rf_1r_1w_16_4

#c_model src c_gip_cyc
#c_src src c_gip_full
#c_src src arm_dis
#c_src src c_execution_model_class
#c_src src c_memory_model
#c_src src c_ram_model
#c_src src c_mmio_model
#c_src src symbols
#c_src src microkernel
#c_src src syscalls
#c_src src gdb_stub def:LINUX 

#a Editor preferences and notes
# Local Variables: ***
# mode: shell ***
# outline-regexp: "#[a!]\\\|#[	 ]*[b-z][	 ]" ***
# End: ***

