--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/mnt/Data/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s
4 -n 3 -fastpaths -xml registers.twx registers.ncd -o registers.twr
registers.pcf -ucf registers.ucf

Design file:              registers.ncd
Physical constraint file: registers.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 70 paths analyzed, 51 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.949ns.
--------------------------------------------------------------------------------

Paths for end point xor_out_5 (SLICE_X42Y83.F1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          xor_out_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.944ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.034 - 0.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_0 to xor_out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y82.XQ      Tcko                  0.591   counter<0>
                                                       counter_0
    SLICE_X42Y83.G1      net (fanout=10)       1.287   counter<0>
    SLICE_X42Y83.Y       Tilo                  0.759   xor_out<5>
                                                       Mcount_counter_xor<2>111
    SLICE_X42Y83.F1      net (fanout=2)        0.415   N10
    SLICE_X42Y83.CLK     Tfck                  0.892   xor_out<5>
                                                       xor_out_mux0000<5>1
                                                       xor_out_5
    -------------------------------------------------  ---------------------------
    Total                                      3.944ns (2.242ns logic, 1.702ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          xor_out_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.272ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.034 - 0.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_1 to xor_out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y82.YQ      Tcko                  0.587   counter<0>
                                                       counter_1
    SLICE_X42Y83.G2      net (fanout=9)        0.619   counter<1>
    SLICE_X42Y83.Y       Tilo                  0.759   xor_out<5>
                                                       Mcount_counter_xor<2>111
    SLICE_X42Y83.F1      net (fanout=2)        0.415   N10
    SLICE_X42Y83.CLK     Tfck                  0.892   xor_out<5>
                                                       xor_out_mux0000<5>1
                                                       xor_out_5
    -------------------------------------------------  ---------------------------
    Total                                      3.272ns (2.238ns logic, 1.034ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------

Paths for end point counter_0 (SLICE_X41Y82.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_3 (FF)
  Destination:          counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.935ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_3 to counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.XQ      Tcko                  0.592   counter<3>
                                                       counter_3
    SLICE_X42Y82.F3      net (fanout=9)        1.395   counter<3>
    SLICE_X42Y82.X       Tilo                  0.759   counter<4>
                                                       xor_out_mux0000<0>11
    SLICE_X41Y82.CE      net (fanout=3)        0.634   counter_cmp_lt0000
    SLICE_X41Y82.CLK     Tceck                 0.555   counter<0>
                                                       counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.935ns (1.906ns logic, 2.029ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_4 (FF)
  Destination:          counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.286ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_4 to counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y82.YQ      Tcko                  0.652   counter<4>
                                                       counter_4
    SLICE_X42Y82.F4      net (fanout=8)        0.686   counter<4>
    SLICE_X42Y82.X       Tilo                  0.759   counter<4>
                                                       xor_out_mux0000<0>11
    SLICE_X41Y82.CE      net (fanout=3)        0.634   counter_cmp_lt0000
    SLICE_X41Y82.CLK     Tceck                 0.555   counter<0>
                                                       counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.286ns (1.966ns logic, 1.320ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Paths for end point counter_1 (SLICE_X41Y82.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_3 (FF)
  Destination:          counter_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.935ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_3 to counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.XQ      Tcko                  0.592   counter<3>
                                                       counter_3
    SLICE_X42Y82.F3      net (fanout=9)        1.395   counter<3>
    SLICE_X42Y82.X       Tilo                  0.759   counter<4>
                                                       xor_out_mux0000<0>11
    SLICE_X41Y82.CE      net (fanout=3)        0.634   counter_cmp_lt0000
    SLICE_X41Y82.CLK     Tceck                 0.555   counter<0>
                                                       counter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.935ns (1.906ns logic, 2.029ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_4 (FF)
  Destination:          counter_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.286ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_4 to counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y82.YQ      Tcko                  0.652   counter<4>
                                                       counter_4
    SLICE_X42Y82.F4      net (fanout=8)        0.686   counter<4>
    SLICE_X42Y82.X       Tilo                  0.759   counter<4>
                                                       xor_out_mux0000<0>11
    SLICE_X41Y82.CE      net (fanout=3)        0.634   counter_cmp_lt0000
    SLICE_X41Y82.CLK     Tceck                 0.555   counter<0>
                                                       counter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.286ns (1.966ns logic, 1.320ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point leds_5 (SLICE_X42Y85.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               xor_out_5 (FF)
  Destination:          leds_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.094ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.011 - 0.008)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: xor_out_5 to leds_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y83.XQ      Tcko                  0.474   xor_out<5>
                                                       xor_out_5
    SLICE_X42Y85.BY      net (fanout=3)        0.468   xor_out<5>
    SLICE_X42Y85.CLK     Tckdi       (-Th)    -0.152   leds_7
                                                       leds_5
    -------------------------------------------------  ---------------------------
    Total                                      1.094ns (0.626ns logic, 0.468ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

Paths for end point leds_7 (SLICE_X42Y85.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.254ns (requirement - (clock path skew + uncertainty - data path))
  Source:               xor_out_7 (FF)
  Destination:          leds_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.257ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.011 - 0.008)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: xor_out_7 to leds_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y82.XQ      Tcko                  0.473   xor_out<7>
                                                       xor_out_7
    SLICE_X42Y85.BX      net (fanout=3)        0.650   xor_out<7>
    SLICE_X42Y85.CLK     Tckdi       (-Th)    -0.134   leds_7
                                                       leds_7
    -------------------------------------------------  ---------------------------
    Total                                      1.257ns (0.607ns logic, 0.650ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point leds_3 (SLICE_X44Y84.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.267ns (requirement - (clock path skew + uncertainty - data path))
  Source:               xor_out_3 (FF)
  Destination:          leds_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.011 - 0.008)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: xor_out_3 to leds_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y83.XQ      Tcko                  0.473   xor_out<3>
                                                       xor_out_3
    SLICE_X44Y84.BY      net (fanout=3)        0.645   xor_out<3>
    SLICE_X44Y84.CLK     Tckdi       (-Th)    -0.152   leds_4
                                                       leds_3
    -------------------------------------------------  ---------------------------
    Total                                      1.270ns (0.625ns logic, 0.645ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: leds_0/CLK
  Logical resource: leds_0/CK
  Location pin: SLICE_X44Y83.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: leds_0/CLK
  Logical resource: leds_0/CK
  Location pin: SLICE_X44Y83.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: leds_0/CLK
  Logical resource: leds_0/CK
  Location pin: SLICE_X44Y83.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.949|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 70 paths, 0 nets, and 85 connections

Design statistics:
   Minimum period:   3.949ns{1}   (Maximum frequency: 253.229MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 28 15:00:07 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 356 MB



