

================================================================
== Vitis HLS Report for 'cnn_hls_Pipeline_VITIS_LOOP_165_1'
================================================================
* Date:           Thu Feb 27 14:43:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       cnn_hls_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.290 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_165_1  |        ?|        ?|        26|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 2, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.55>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../tutorial_example/source/cnn.h:163->../tutorial_example/source/hls.cpp:141]   --->   Operation 29 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%clear_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %clear"   --->   Operation 30 'read' 'clear_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln165_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln165"   --->   Operation 31 'read' 'sext_ln165_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %empty"   --->   Operation 32 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %width"   --->   Operation 33 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mul_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_i"   --->   Operation 34 'read' 'mul_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln165_cast = sext i8 %sext_ln165_read"   --->   Operation 35 'sext' 'sext_ln165_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pixel, i64 666, i64 208, i64 4294967295"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pixel, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln163 = store i13 0, i13 %i" [../tutorial_example/source/cnn.h:163->../tutorial_example/source/hls.cpp:141]   --->   Operation 39 'store' 'store_ln163' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i94"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%i_1 = load i13 %i" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 41 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln165_1 = zext i13 %i_1" [../tutorial_example/source/cnn.h:165->../tutorial_example/source/hls.cpp:141]   --->   Operation 42 'zext' 'zext_ln165_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.88ns)   --->   "%icmp_ln165 = icmp_slt  i32 %zext_ln165_1, i32 %mul_i_read" [../tutorial_example/source/cnn.h:165->../tutorial_example/source/hls.cpp:141]   --->   Operation 43 'icmp' 'icmp_ln165' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %icmp_ln165, void %_ZN7cnnCore21scalar_matrix_multAddEbc.exit.loopexit.exitStub, void %for.body.i94.split" [../tutorial_example/source/cnn.h:165->../tutorial_example/source/hls.cpp:141]   --->   Operation 44 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %clear_read, void %for.inc.i, void %if.then.i" [../tutorial_example/source/cnn.h:166->../tutorial_example/source/hls.cpp:141]   --->   Operation 45 'br' 'br_ln166' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i13 %i_1" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 46 'trunc' 'trunc_ln168' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i12 %trunc_ln168" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 47 'zext' 'zext_ln168' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 48 [17/17] (1.16ns)   --->   "%sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 48 'sdiv' 'sdiv_ln168' <Predicate = (icmp_ln165)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.64>
ST_2 : Operation 49 [1/1] (0.75ns)   --->   "%add_ln165 = add i13 %i_1, i13 1" [../tutorial_example/source/cnn.h:165->../tutorial_example/source/hls.cpp:141]   --->   Operation 49 'add' 'add_ln165' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i13 %i_1" [../tutorial_example/source/cnn.h:165->../tutorial_example/source/hls.cpp:141]   --->   Operation 50 'zext' 'zext_ln165' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln163 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../tutorial_example/source/cnn.h:163->../tutorial_example/source/hls.cpp:141]   --->   Operation 51 'specpipeline' 'specpipeline_ln163' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln165 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../tutorial_example/source/cnn.h:165->../tutorial_example/source/hls.cpp:141]   --->   Operation 52 'specloopname' 'specloopname_ln165' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sum_addr = getelementptr i32 %sum, i64 0, i64 %zext_ln165" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 53 'getelementptr' 'sum_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] ( I:1.64ns O:1.64ns )   --->   "%store_ln167 = store i32 0, i12 %sum_addr" [../tutorial_example/source/cnn.h:167->../tutorial_example/source/hls.cpp:141]   --->   Operation 54 'store' 'store_ln167' <Predicate = (icmp_ln165 & clear_read)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln167 = br void %for.inc.i" [../tutorial_example/source/cnn.h:167->../tutorial_example/source/hls.cpp:141]   --->   Operation 55 'br' 'br_ln167' <Predicate = (icmp_ln165 & clear_read)> <Delay = 0.00>
ST_2 : Operation 56 [16/17] (1.16ns)   --->   "%sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 56 'sdiv' 'sdiv_ln168' <Predicate = (icmp_ln165)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [17/17] (1.16ns)   --->   "%srem_ln168 = srem i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 57 'srem' 'srem_ln168' <Predicate = (icmp_ln165)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln163 = store i13 %add_ln165, i13 %i" [../tutorial_example/source/cnn.h:163->../tutorial_example/source/hls.cpp:141]   --->   Operation 58 'store' 'store_ln163' <Predicate = (icmp_ln165)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.16>
ST_3 : Operation 59 [15/17] (1.16ns)   --->   "%sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 59 'sdiv' 'sdiv_ln168' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [16/17] (1.16ns)   --->   "%srem_ln168 = srem i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 60 'srem' 'srem_ln168' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.16>
ST_4 : Operation 61 [14/17] (1.16ns)   --->   "%sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 61 'sdiv' 'sdiv_ln168' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [15/17] (1.16ns)   --->   "%srem_ln168 = srem i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 62 'srem' 'srem_ln168' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.16>
ST_5 : Operation 63 [13/17] (1.16ns)   --->   "%sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 63 'sdiv' 'sdiv_ln168' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [14/17] (1.16ns)   --->   "%srem_ln168 = srem i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 64 'srem' 'srem_ln168' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.16>
ST_6 : Operation 65 [12/17] (1.16ns)   --->   "%sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 65 'sdiv' 'sdiv_ln168' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [13/17] (1.16ns)   --->   "%srem_ln168 = srem i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 66 'srem' 'srem_ln168' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.16>
ST_7 : Operation 67 [11/17] (1.16ns)   --->   "%sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 67 'sdiv' 'sdiv_ln168' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [12/17] (1.16ns)   --->   "%srem_ln168 = srem i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 68 'srem' 'srem_ln168' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.16>
ST_8 : Operation 69 [10/17] (1.16ns)   --->   "%sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 69 'sdiv' 'sdiv_ln168' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [11/17] (1.16ns)   --->   "%srem_ln168 = srem i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 70 'srem' 'srem_ln168' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.16>
ST_9 : Operation 71 [9/17] (1.16ns)   --->   "%sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 71 'sdiv' 'sdiv_ln168' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [10/17] (1.16ns)   --->   "%srem_ln168 = srem i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 72 'srem' 'srem_ln168' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.16>
ST_10 : Operation 73 [8/17] (1.16ns)   --->   "%sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 73 'sdiv' 'sdiv_ln168' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 74 [9/17] (1.16ns)   --->   "%srem_ln168 = srem i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 74 'srem' 'srem_ln168' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.16>
ST_11 : Operation 75 [7/17] (1.16ns)   --->   "%sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 75 'sdiv' 'sdiv_ln168' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 76 [8/17] (1.16ns)   --->   "%srem_ln168 = srem i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 76 'srem' 'srem_ln168' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.16>
ST_12 : Operation 77 [6/17] (1.16ns)   --->   "%sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 77 'sdiv' 'sdiv_ln168' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 78 [7/17] (1.16ns)   --->   "%srem_ln168 = srem i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 78 'srem' 'srem_ln168' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.16>
ST_13 : Operation 79 [5/17] (1.16ns)   --->   "%sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 79 'sdiv' 'sdiv_ln168' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 80 [6/17] (1.16ns)   --->   "%srem_ln168 = srem i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 80 'srem' 'srem_ln168' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.16>
ST_14 : Operation 81 [4/17] (1.16ns)   --->   "%sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 81 'sdiv' 'sdiv_ln168' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 82 [5/17] (1.16ns)   --->   "%srem_ln168 = srem i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 82 'srem' 'srem_ln168' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.16>
ST_15 : Operation 83 [3/17] (1.16ns)   --->   "%sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 83 'sdiv' 'sdiv_ln168' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 84 [4/17] (1.16ns)   --->   "%srem_ln168 = srem i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 84 'srem' 'srem_ln168' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.16>
ST_16 : Operation 85 [2/17] (1.16ns)   --->   "%sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 85 'sdiv' 'sdiv_ln168' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 86 [3/17] (1.16ns)   --->   "%srem_ln168 = srem i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 86 'srem' 'srem_ln168' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.16>
ST_17 : Operation 87 [1/17] (1.16ns)   --->   "%sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 87 'sdiv' 'sdiv_ln168' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln168_1 = trunc i13 %sdiv_ln168" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 88 'trunc' 'trunc_ln168_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 89 [3/3] (0.99ns) (grouped into DSP with root node add_ln168)   --->   "%mul_ln168 = mul i13 %trunc_ln168_1, i13 %tmp" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 89 'mul' 'mul_ln168' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 90 [2/17] (1.16ns)   --->   "%srem_ln168 = srem i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 90 'srem' 'srem_ln168' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.16>
ST_18 : Operation 91 [2/3] (0.99ns) (grouped into DSP with root node add_ln168)   --->   "%mul_ln168 = mul i13 %trunc_ln168_1, i13 %tmp" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 91 'mul' 'mul_ln168' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 92 [1/17] (1.16ns)   --->   "%srem_ln168 = srem i32 %zext_ln168, i32 %width_read" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 92 'srem' 'srem_ln168' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 16> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 0.64>
ST_19 : Operation 93 [1/3] (0.00ns) (grouped into DSP with root node add_ln168)   --->   "%mul_ln168 = mul i13 %trunc_ln168_1, i13 %tmp" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 93 'mul' 'mul_ln168' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln168_2 = trunc i13 %srem_ln168" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 94 'trunc' 'trunc_ln168_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 95 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln168 = add i13 %mul_ln168, i13 %trunc_ln168_2" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 95 'add' 'add_ln168' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 1.89>
ST_20 : Operation 96 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln168 = add i13 %mul_ln168, i13 %trunc_ln168_2" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 96 'add' 'add_ln168' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln168_1 = zext i13 %add_ln168" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 97 'zext' 'zext_ln168_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 98 [1/1] (0.00ns)   --->   "%pixel_addr = getelementptr i8 %pixel, i64 0, i64 %zext_ln168_1" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 98 'getelementptr' 'pixel_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 99 [2/2] (1.24ns)   --->   "%pixel_load = load i13 %pixel_addr" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 99 'load' 'pixel_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P">   --->   Core 91 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5041> <RAM>

State 21 <SV = 20> <Delay = 1.24>
ST_21 : Operation 100 [1/2] ( I:1.24ns O:1.24ns )   --->   "%pixel_load = load i13 %pixel_addr" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 100 'load' 'pixel_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P">   --->   Core 91 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5041> <RAM>

State 22 <SV = 21> <Delay = 0.99>
ST_22 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln168 = sext i8 %pixel_load" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 101 'sext' 'sext_ln168' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 102 [3/3] (0.99ns) (grouped into DSP with root node add_ln168_1)   --->   "%mul_ln168_1 = mul i16 %sext_ln168, i16 %sext_ln165_cast" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 102 'mul' 'mul_ln168_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 0.99>
ST_23 : Operation 103 [2/3] (0.99ns) (grouped into DSP with root node add_ln168_1)   --->   "%mul_ln168_1 = mul i16 %sext_ln168, i16 %sext_ln165_cast" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 103 'mul' 'mul_ln168_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 104 [2/2] (1.64ns)   --->   "%sum_load = load i12 %sum_addr" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 104 'load' 'sum_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 24 <SV = 23> <Delay = 2.29>
ST_24 : Operation 105 [1/3] (0.00ns) (grouped into DSP with root node add_ln168_1)   --->   "%mul_ln168_1 = mul i16 %sext_ln168, i16 %sext_ln165_cast" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 105 'mul' 'mul_ln168_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 106 [1/1] (0.00ns) (grouped into DSP with root node add_ln168_1)   --->   "%sext_ln168_1 = sext i16 %mul_ln168_1" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 106 'sext' 'sext_ln168_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 107 [1/2] ( I:1.64ns O:1.64ns )   --->   "%sum_load = load i12 %sum_addr" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 107 'load' 'sum_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 108 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln168_1 = add i32 %sum_load, i32 %sext_ln168_1" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 108 'add' 'add_ln168_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 112 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 112 'ret' 'ret_ln0' <Predicate = (!icmp_ln165)> <Delay = 0.38>

State 25 <SV = 24> <Delay = 0.64>
ST_25 : Operation 109 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln168_1 = add i32 %sum_load, i32 %sext_ln168_1" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 109 'add' 'add_ln168_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 1.64>
ST_26 : Operation 110 [1/1] ( I:1.64ns O:1.64ns )   --->   "%store_ln168 = store i32 %add_ln168_1, i12 %sum_addr" [../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141]   --->   Operation 110 'store' 'store_ln168' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln165 = br void %for.body.i94" [../tutorial_example/source/cnn.h:165->../tutorial_example/source/hls.cpp:141]   --->   Operation 111 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs_ce:ce=1
Port [ mul_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pixel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln165]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ clear]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca       ) [ 011000000000000000000000000]
clear_read         (read         ) [ 001000000000000000000000000]
sext_ln165_read    (read         ) [ 000000000000000000000000000]
tmp                (read         ) [ 011111111111111111110000000]
width_read         (read         ) [ 011111111111111111100000000]
mul_i_read         (read         ) [ 000000000000000000000000000]
sext_ln165_cast    (sext         ) [ 011111111111111111111111100]
specmemcore_ln0    (specmemcore  ) [ 000000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000000]
store_ln163        (store        ) [ 000000000000000000000000000]
br_ln0             (br           ) [ 000000000000000000000000000]
i_1                (load         ) [ 001000000000000000000000000]
zext_ln165_1       (zext         ) [ 000000000000000000000000000]
icmp_ln165         (icmp         ) [ 011111111111111111111111100]
br_ln165           (br           ) [ 000000000000000000000000000]
br_ln166           (br           ) [ 000000000000000000000000000]
trunc_ln168        (trunc        ) [ 000000000000000000000000000]
zext_ln168         (zext         ) [ 011111111111111111100000000]
add_ln165          (add          ) [ 000000000000000000000000000]
zext_ln165         (zext         ) [ 000000000000000000000000000]
specpipeline_ln163 (specpipeline ) [ 000000000000000000000000000]
specloopname_ln165 (specloopname ) [ 000000000000000000000000000]
sum_addr           (getelementptr) [ 011111111111111111111111111]
store_ln167        (store        ) [ 000000000000000000000000000]
br_ln167           (br           ) [ 000000000000000000000000000]
store_ln163        (store        ) [ 000000000000000000000000000]
sdiv_ln168         (sdiv         ) [ 000000000000000000000000000]
trunc_ln168_1      (trunc        ) [ 011000000000000000110000000]
srem_ln168         (srem         ) [ 010000000000000000010000000]
mul_ln168          (mul          ) [ 001000000000000000001000000]
trunc_ln168_2      (trunc        ) [ 001000000000000000001000000]
add_ln168          (add          ) [ 000000000000000000000000000]
zext_ln168_1       (zext         ) [ 000000000000000000000000000]
pixel_addr         (getelementptr) [ 010000000000000000000100000]
pixel_load         (load         ) [ 001000000000000000000010000]
sext_ln168         (sext         ) [ 011000000000000000000001100]
mul_ln168_1        (mul          ) [ 000000000000000000000000000]
sext_ln168_1       (sext         ) [ 010000000000000000000000010]
sum_load           (load         ) [ 010000000000000000000000010]
add_ln168_1        (add          ) [ 001000000000000000000000001]
store_ln168        (store        ) [ 000000000000000000000000000]
br_ln165           (br           ) [ 000000000000000000000000000]
ret_ln0            (ret          ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mul_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pixel">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sext_ln165">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln165"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sum">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="clear">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clear"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="clear_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="clear_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sext_ln165_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln165_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="13" slack="0"/>
<pin id="72" dir="0" index="1" bw="13" slack="0"/>
<pin id="73" dir="1" index="2" bw="13" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="width_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="mul_i_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_i_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sum_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="13" slack="0"/>
<pin id="92" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_addr/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="12" slack="21"/>
<pin id="97" dir="0" index="1" bw="32" slack="1"/>
<pin id="98" dir="0" index="2" bw="0" slack="0"/>
<pin id="100" dir="0" index="4" bw="12" slack="0"/>
<pin id="101" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="0"/>
<pin id="103" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln167/2 sum_load/23 store_ln168/26 "/>
</bind>
</comp>

<comp id="106" class="1004" name="pixel_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="13" slack="0"/>
<pin id="110" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pixel_addr/20 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="13" slack="0"/>
<pin id="115" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixel_load/20 "/>
</bind>
</comp>

<comp id="119" class="1004" name="sext_ln165_cast_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="1" index="1" bw="16" slack="21"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln165_cast/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln163_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="13" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_1_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="13" slack="0"/>
<pin id="130" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="zext_ln165_1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="13" slack="0"/>
<pin id="133" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165_1/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln165_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="13" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln165/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="trunc_ln168_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="13" slack="0"/>
<pin id="143" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln168/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln168_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="12" slack="0"/>
<pin id="147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="13" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln168/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln165_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="13" slack="1"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln165/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln165_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="13" slack="1"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="13" slack="1"/>
<pin id="166" dir="0" index="1" bw="32" slack="1"/>
<pin id="167" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln168/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln163_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="13" slack="0"/>
<pin id="170" dir="0" index="1" bw="13" slack="1"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="trunc_ln168_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="13" slack="0"/>
<pin id="175" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln168_1/17 "/>
</bind>
</comp>

<comp id="177" class="1004" name="trunc_ln168_2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="13" slack="1"/>
<pin id="179" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln168_2/19 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln168_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="13" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168_1/20 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sext_ln168_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="1"/>
<pin id="186" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln168/22 "/>
</bind>
</comp>

<comp id="187" class="1007" name="grp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="13" slack="0"/>
<pin id="189" dir="0" index="1" bw="13" slack="1"/>
<pin id="190" dir="0" index="2" bw="13" slack="0"/>
<pin id="191" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln168/17 add_ln168/19 "/>
</bind>
</comp>

<comp id="195" class="1007" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="21"/>
<pin id="198" dir="0" index="2" bw="32" slack="0"/>
<pin id="199" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln168_1/22 sext_ln168_1/24 add_ln168_1/24 "/>
</bind>
</comp>

<comp id="202" class="1005" name="i_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="13" slack="0"/>
<pin id="204" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="209" class="1005" name="clear_read_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="clear_read "/>
</bind>
</comp>

<comp id="213" class="1005" name="tmp_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="13" slack="16"/>
<pin id="215" dir="1" index="1" bw="13" slack="16"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="218" class="1005" name="width_read_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="224" class="1005" name="sext_ln165_cast_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="21"/>
<pin id="226" dir="1" index="1" bw="16" slack="21"/>
</pin_list>
<bind>
<opset="sext_ln165_cast "/>
</bind>
</comp>

<comp id="229" class="1005" name="i_1_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="13" slack="1"/>
<pin id="231" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="235" class="1005" name="icmp_ln165_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln165 "/>
</bind>
</comp>

<comp id="239" class="1005" name="zext_ln168_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln168 "/>
</bind>
</comp>

<comp id="245" class="1005" name="sum_addr_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="12" slack="21"/>
<pin id="247" dir="1" index="1" bw="12" slack="21"/>
</pin_list>
<bind>
<opset="sum_addr "/>
</bind>
</comp>

<comp id="250" class="1005" name="trunc_ln168_1_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="13" slack="1"/>
<pin id="252" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln168_1 "/>
</bind>
</comp>

<comp id="255" class="1005" name="srem_ln168_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="13" slack="1"/>
<pin id="257" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="srem_ln168 "/>
</bind>
</comp>

<comp id="260" class="1005" name="trunc_ln168_2_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="13" slack="1"/>
<pin id="262" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln168_2 "/>
</bind>
</comp>

<comp id="265" class="1005" name="pixel_addr_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="13" slack="1"/>
<pin id="267" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="pixel_addr "/>
</bind>
</comp>

<comp id="270" class="1005" name="pixel_load_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="1"/>
<pin id="272" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_load "/>
</bind>
</comp>

<comp id="275" class="1005" name="sext_ln168_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="1"/>
<pin id="277" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln168 "/>
</bind>
</comp>

<comp id="280" class="1005" name="sum_load_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_load "/>
</bind>
</comp>

<comp id="285" class="1005" name="add_ln168_1_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln168_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="52" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="95" pin=4"/></net>

<net id="105"><net_src comp="88" pin="3"/><net_sink comp="95" pin=2"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="52" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="64" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="42" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="128" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="82" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="128" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="76" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="44" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="163"><net_src comp="160" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="172"><net_src comp="155" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="149" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="180" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="192"><net_src comp="173" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="177" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="194"><net_src comp="187" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="200"><net_src comp="184" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="95" pin="3"/><net_sink comp="195" pin=2"/></net>

<net id="205"><net_src comp="54" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="208"><net_src comp="202" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="212"><net_src comp="58" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="70" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="221"><net_src comp="76" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="227"><net_src comp="119" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="232"><net_src comp="128" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="238"><net_src comp="135" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="145" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="248"><net_src comp="88" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="253"><net_src comp="173" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="258"><net_src comp="164" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="263"><net_src comp="177" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="268"><net_src comp="106" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="273"><net_src comp="113" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="278"><net_src comp="184" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="283"><net_src comp="95" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="288"><net_src comp="195" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="95" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum | {2 26 }
 - Input state : 
	Port: cnn_hls_Pipeline_VITIS_LOOP_165_1 : mul_i | {1 }
	Port: cnn_hls_Pipeline_VITIS_LOOP_165_1 : width | {1 }
	Port: cnn_hls_Pipeline_VITIS_LOOP_165_1 : empty | {1 }
	Port: cnn_hls_Pipeline_VITIS_LOOP_165_1 : pixel | {20 21 }
	Port: cnn_hls_Pipeline_VITIS_LOOP_165_1 : sext_ln165 | {1 }
	Port: cnn_hls_Pipeline_VITIS_LOOP_165_1 : sum | {23 24 }
	Port: cnn_hls_Pipeline_VITIS_LOOP_165_1 : clear | {1 }
  - Chain level:
	State 1
		store_ln163 : 1
		i_1 : 1
		zext_ln165_1 : 2
		icmp_ln165 : 3
		br_ln165 : 4
		trunc_ln168 : 2
		zext_ln168 : 3
		sdiv_ln168 : 4
	State 2
		sum_addr : 1
		store_ln167 : 2
		store_ln163 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		trunc_ln168_1 : 1
		mul_ln168 : 2
	State 18
	State 19
		add_ln168 : 1
	State 20
		zext_ln168_1 : 1
		pixel_addr : 2
		pixel_load : 3
	State 21
	State 22
		mul_ln168_1 : 1
	State 23
	State 24
		sext_ln168_1 : 1
		add_ln168_1 : 2
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   sdiv   |         grp_fu_149         |    0    |   2283  |   1738  |
|----------|----------------------------|---------|---------|---------|
|   srem   |         grp_fu_164         |    0    |   2283  |   1738  |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln165_fu_135     |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|    add   |      add_ln165_fu_155      |    0    |    0    |    20   |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_187         |    1    |    0    |    0    |
|          |         grp_fu_195         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |    clear_read_read_fu_58   |    0    |    0    |    0    |
|          | sext_ln165_read_read_fu_64 |    0    |    0    |    0    |
|   read   |       tmp_read_fu_70       |    0    |    0    |    0    |
|          |    width_read_read_fu_76   |    0    |    0    |    0    |
|          |    mul_i_read_read_fu_82   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |   sext_ln165_cast_fu_119   |    0    |    0    |    0    |
|          |      sext_ln168_fu_184     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     zext_ln165_1_fu_131    |    0    |    0    |    0    |
|   zext   |      zext_ln168_fu_145     |    0    |    0    |    0    |
|          |      zext_ln165_fu_160     |    0    |    0    |    0    |
|          |     zext_ln168_1_fu_180    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     trunc_ln168_fu_141     |    0    |    0    |    0    |
|   trunc  |    trunc_ln168_1_fu_173    |    0    |    0    |    0    |
|          |    trunc_ln168_2_fu_177    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    2    |   4566  |   3535  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln168_1_reg_285  |   32   |
|   clear_read_reg_209  |    1   |
|      i_1_reg_229      |   13   |
|       i_reg_202       |   13   |
|   icmp_ln165_reg_235  |    1   |
|   pixel_addr_reg_265  |   13   |
|   pixel_load_reg_270  |    8   |
|sext_ln165_cast_reg_224|   16   |
|   sext_ln168_reg_275  |   16   |
|   srem_ln168_reg_255  |   13   |
|    sum_addr_reg_245   |   12   |
|    sum_load_reg_280   |   32   |
|      tmp_reg_213      |   13   |
| trunc_ln168_1_reg_250 |   13   |
| trunc_ln168_2_reg_260 |   13   |
|   width_read_reg_218  |   32   |
|   zext_ln168_reg_239  |   32   |
+-----------------------+--------+
|         Total         |   273  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_113 |  p0  |   2  |  13  |   26   ||    0    ||    9    |
|     grp_fu_149    |  p0  |   2  |  13  |   26   ||    0    ||    9    |
|     grp_fu_149    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_187    |  p0  |   2  |  13  |   26   ||    0    ||    9    |
|     grp_fu_187    |  p1  |   2  |  13  |   26   ||    0    ||    9    |
|     grp_fu_195    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   192  || 2.35486 ||    0    ||    59   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |  4566  |  3535  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    0   |   59   |
|  Register |    -   |    -   |   273  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    2   |  4839  |  3594  |
+-----------+--------+--------+--------+--------+
