============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Sep 22 2025  11:09:18 am
  Module:                 mac_Nbits
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

 Instance      Module     Cell-Count  Cell-Area  Net-Area   Total-Area   Wireload  
-----------------------------------------------------------------------------------
mac_Nbits  NA                    352   1179.831     0.000     1179.831 <none> (D)  
  rca_inst rca_Nbits_N36         316    843.499     0.000      843.499 <none> (D)  
  (D) = wireload is default in technology library
