design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_microblaze_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd,incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_dlmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd,incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_ilmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd,incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_dlmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_ilmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_lmb_bram_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v,incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_mdm_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd,incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_rst_clk_wiz_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/sim/design_1_rst_clk_wiz_0_100M_0.vhd,incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd,incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/hdl/design_1.v,incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_axi_bram_ctrl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd,incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_axi_bram_ctrl_0_bram_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/sim/design_1_axi_bram_ctrl_0_bram_0.v,incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
vga_sync.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/cb50/hdl/vga_sync.v,incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
vga_test.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/cb50/hdl/vga_test.v,incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
axi4_vga_v1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/cb50/hdl/axi4_vga_v1_0.v,incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_axi4_vga_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi4_vga_0_1/sim/design_1_axi4_vga_0_1.v,incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
xlslice.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c49f/xlslice.v,incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v,incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="$ref_dir/../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/100a"incdir="../../../../microblaze_vga.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
