<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml fft_flow_4_no_fifos.twx fft_flow_4_no_fifos.ncd -o
fft_flow_4_no_fifos.twr fft_flow_4_no_fifos.pcf -ucf fft_flow.ucf

</twCmdLine><twDesign>fft_flow_4_no_fifos.ncd</twDesign><twDesignPath>fft_flow_4_no_fifos.ncd</twDesignPath><twPCF>fft_flow_4_no_fifos.pcf</twPCF><twPcfPath>fft_flow_4_no_fifos.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="dcm_instance/pll_base_inst/PLL_ADV/CLKIN1" logResource="dcm_instance/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="dcm_instance/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="dcm_instance/pll_base_inst/PLL_ADV/CLKIN1" logResource="dcm_instance/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="dcm_instance/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKIN(Finmax)" slack="8.148" period="10.000" constraintValue="10.000" deviceLimit="1.852" freqLimit="539.957" physResource="dcm_instance/pll_base_inst/PLL_ADV/CLKIN1" logResource="dcm_instance/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="dcm_instance/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_dcm_instance_clkout0 = PERIOD TIMEGRP &quot;dcm_instance_clkout0&quot; TS_sys_clk_pin         * 0.25 HIGH 50%;</twConstName><twItemCnt>3729</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>242</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.534</twMinPer></twConstHead><twPathRptBanner iPaths="1284" iCriticalPaths="0" sType="EndPoint">Paths for end point blue_in_0 (SLICE_X18Y9.B4), 1284 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.733</twSlack><twSrc BELType="FF">vga_ram_106_2</twSrc><twDest BELType="FF">blue_in_0</twDest><twTotPathDel>7.866</twTotPathDel><twClkSkew dest = "1.389" src = "1.531">0.142</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.259</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_ram_106_2</twSrc><twDest BELType='FF'>blue_in_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X9Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">dds_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y15.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>vga_ram_106&lt;3&gt;</twComp><twBEL>vga_ram_106_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y16.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>vga_ram_106&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y16.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vga_ram_104&lt;3&gt;</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_1324</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y14.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_1324</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>vga_ram_96&lt;3&gt;</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_87</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y14.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.622</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_87</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y14.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_88</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_32</twBEL><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_2_f7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y10.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>x_pos[6]_y_pos[7]_LessThan_2521_o1</twComp><twBEL>x_pos[6]_y_pos[7]_LessThan_2521_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>x_pos[6]_y_pos[7]_LessThan_2521_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>x_pos[6]_y_pos[7]_LessThan_2521_o1</twComp><twBEL>x_pos[6]_y_pos[7]_LessThan_2521_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y9.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>x_pos[6]_y_pos[7]_LessThan_2521_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>blue_in&lt;0&gt;</twComp><twBEL>x_pos[6]_y_pos[7]_LessThan_2521_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y9.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>x_pos[6]_y_pos[7]_LessThan_2521_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y9.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>blue_in&lt;0&gt;</twComp><twBEL>GND_5_o_GND_5_o_mux_2522_OUT&lt;0&gt;</twBEL><twBEL>blue_in_0</twBEL></twPathDel><twLogDel>2.152</twLogDel><twRouteDel>5.714</twRouteDel><twTotDel>7.866</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="120.000">vga_clk</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.905</twSlack><twSrc BELType="FF">vga_ram_107_2</twSrc><twDest BELType="FF">blue_in_0</twDest><twTotPathDel>7.693</twTotPathDel><twClkSkew dest = "1.389" src = "1.532">0.143</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.259</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_ram_107_2</twSrc><twDest BELType='FF'>blue_in_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X9Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">dds_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>vga_ram_107&lt;3&gt;</twComp><twBEL>vga_ram_107_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y16.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>vga_ram_107&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y16.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vga_ram_104&lt;3&gt;</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_1324</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y14.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_1324</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>vga_ram_96&lt;3&gt;</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_87</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y14.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.622</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_87</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y14.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_88</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_32</twBEL><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_2_f7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y10.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>x_pos[6]_y_pos[7]_LessThan_2521_o1</twComp><twBEL>x_pos[6]_y_pos[7]_LessThan_2521_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>x_pos[6]_y_pos[7]_LessThan_2521_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>x_pos[6]_y_pos[7]_LessThan_2521_o1</twComp><twBEL>x_pos[6]_y_pos[7]_LessThan_2521_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y9.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>x_pos[6]_y_pos[7]_LessThan_2521_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>blue_in&lt;0&gt;</twComp><twBEL>x_pos[6]_y_pos[7]_LessThan_2521_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y9.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>x_pos[6]_y_pos[7]_LessThan_2521_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y9.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>blue_in&lt;0&gt;</twComp><twBEL>GND_5_o_GND_5_o_mux_2522_OUT&lt;0&gt;</twBEL><twBEL>blue_in_0</twBEL></twPathDel><twLogDel>2.152</twLogDel><twRouteDel>5.541</twRouteDel><twTotDel>7.693</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="120.000">vga_clk</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.911</twSlack><twSrc BELType="FF">vga_ram_104_0</twSrc><twDest BELType="FF">blue_in_0</twDest><twTotPathDel>7.687</twTotPathDel><twClkSkew dest = "1.389" src = "1.532">0.143</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.259</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_ram_104_0</twSrc><twDest BELType='FF'>blue_in_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X8Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">dds_clk</twSrcClk><twPathDel><twSite>SLICE_X8Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>vga_ram_104&lt;3&gt;</twComp><twBEL>vga_ram_104_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y16.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>vga_ram_104&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_105&lt;3&gt;</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_134</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_134</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y15.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>vga_ram_98&lt;3&gt;</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y14.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.269</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_81</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y14.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_82</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_3</twBEL><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y10.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.368</twDelInfo><twComp>x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y10.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>x_pos[6]_y_pos[7]_LessThan_2521_o1</twComp><twBEL>x_pos[6]_y_pos[7]_LessThan_2521_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>x_pos[6]_y_pos[7]_LessThan_2521_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>x_pos[6]_y_pos[7]_LessThan_2521_o1</twComp><twBEL>x_pos[6]_y_pos[7]_LessThan_2521_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y9.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>x_pos[6]_y_pos[7]_LessThan_2521_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>blue_in&lt;0&gt;</twComp><twBEL>x_pos[6]_y_pos[7]_LessThan_2521_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y9.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>x_pos[6]_y_pos[7]_LessThan_2521_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y9.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>blue_in&lt;0&gt;</twComp><twBEL>GND_5_o_GND_5_o_mux_2522_OUT&lt;0&gt;</twBEL><twBEL>blue_in_0</twBEL></twPathDel><twLogDel>2.223</twLogDel><twRouteDel>5.464</twRouteDel><twTotDel>7.687</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="120.000">vga_clk</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="213" iCriticalPaths="0" sType="EndPoint">Paths for end point blue_in_0 (SLICE_X18Y9.B3), 213 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.005</twSlack><twSrc BELType="FF">vga_ram_30_6</twSrc><twDest BELType="FF">blue_in_0</twDest><twTotPathDel>5.576</twTotPathDel><twClkSkew dest = "1.389" src = "1.549">0.160</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.259</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_ram_30_6</twSrc><twDest BELType='FF'>blue_in_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X35Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">dds_clk</twSrcClk><twPathDel><twSite>SLICE_X35Y6.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>vga_ram_30&lt;6&gt;</twComp><twBEL>vga_ram_30_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y6.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>vga_ram_30&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y6.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>vga_ram_31&lt;6&gt;</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_1531</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y7.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_1531</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y7.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_16&lt;6&gt;</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_919</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y11.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.172</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_919</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y11.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_820</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_46</twBEL><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_2_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y9.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y9.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>blue_in&lt;0&gt;</twComp><twBEL>GND_5_o_GND_5_o_mux_2522_OUT&lt;0&gt;</twBEL><twBEL>blue_in_0</twBEL></twPathDel><twLogDel>1.511</twLogDel><twRouteDel>4.065</twRouteDel><twTotDel>5.576</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="120.000">vga_clk</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.010</twSlack><twSrc BELType="FF">vga_ram_112_6</twSrc><twDest BELType="FF">blue_in_0</twDest><twTotPathDel>5.614</twTotPathDel><twClkSkew dest = "1.389" src = "1.506">0.117</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.259</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_ram_112_6</twSrc><twDest BELType='FF'>blue_in_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X22Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">dds_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>vga_ram_112&lt;6&gt;</twComp><twBEL>vga_ram_112_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y25.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>vga_ram_112&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_115&lt;6&gt;</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_1365</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y25.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_1365</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_115&lt;6&gt;</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_918</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y11.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.308</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_918</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y11.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_820</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_36</twBEL><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_2_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y9.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y9.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>blue_in&lt;0&gt;</twComp><twBEL>GND_5_o_GND_5_o_mux_2522_OUT&lt;0&gt;</twBEL><twBEL>blue_in_0</twBEL></twPathDel><twLogDel>1.615</twLogDel><twRouteDel>3.999</twRouteDel><twTotDel>5.614</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="120.000">vga_clk</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.024</twSlack><twSrc BELType="FF">vga_ram_117_6</twSrc><twDest BELType="FF">blue_in_0</twDest><twTotPathDel>5.590</twTotPathDel><twClkSkew dest = "1.389" src = "1.516">0.127</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.259</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_ram_117_6</twSrc><twDest BELType='FF'>blue_in_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X23Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">dds_clk</twSrcClk><twPathDel><twSite>SLICE_X23Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>vga_ram_117&lt;6&gt;</twComp><twBEL>vga_ram_117_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>vga_ram_117&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_126&lt;6&gt;</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_1462</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y25.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_1462</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_ram_115&lt;6&gt;</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_918</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y11.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.308</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_918</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y11.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_820</twComp><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_36</twBEL><twBEL>Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_2_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y9.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y9.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>blue_in&lt;0&gt;</twComp><twBEL>GND_5_o_GND_5_o_mux_2522_OUT&lt;0&gt;</twBEL><twBEL>blue_in_0</twBEL></twPathDel><twLogDel>1.559</twLogDel><twRouteDel>4.031</twRouteDel><twTotDel>5.590</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="120.000">vga_clk</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_instance/x_pos_3 (SLICE_X21Y13.SR), 27 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.862</twSlack><twSrc BELType="FF">vga_instance/h_counter_1</twSrc><twDest BELType="FF">vga_instance/x_pos_3</twDest><twTotPathDel>5.012</twTotPathDel><twClkSkew dest = "0.248" src = "0.256">0.008</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_instance/h_counter_1</twSrc><twDest BELType='FF'>vga_instance/x_pos_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y12.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>vga_instance/h_counter&lt;3&gt;</twComp><twBEL>vga_instance/h_counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y12.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>vga_instance/h_counter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vga_ram_76&lt;6&gt;</twComp><twBEL>vga_instance/GND_8_o_v_counter[9]_AND_822_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>vga_instance/GND_8_o_v_counter[9]_AND_822_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_instance/color_valid</twComp><twBEL>vga_instance/GND_8_o_v_counter[9]_AND_822_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y10.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>vga_instance/GND_8_o_v_counter[9]_AND_822_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>adc_ram_188&lt;3&gt;</twComp><twBEL>vga_instance/_n00791</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y13.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>vga_instance/_n0079</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y13.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>vga_instance/x_pos&lt;3&gt;</twComp><twBEL>vga_instance/x_pos_3</twBEL></twPathDel><twLogDel>1.595</twLogDel><twRouteDel>3.417</twRouteDel><twTotDel>5.012</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.996</twSlack><twSrc BELType="FF">vga_instance/h_counter_5</twSrc><twDest BELType="FF">vga_instance/x_pos_3</twDest><twTotPathDel>4.876</twTotPathDel><twClkSkew dest = "0.248" src = "0.258">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_instance/h_counter_5</twSrc><twDest BELType='FF'>vga_instance/x_pos_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y13.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>vga_instance/h_counter&lt;7&gt;</twComp><twBEL>vga_instance/h_counter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y9.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>vga_instance/h_counter&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_instance/PWR_12_o_h_counter[9]_equal_16_o_inv1</twComp><twBEL>vga_instance/PWR_12_o_h_counter[9]_equal_16_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y9.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>vga_instance/PWR_12_o_h_counter[9]_equal_16_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y9.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_instance/color_valid</twComp><twBEL>vga_instance/GND_8_o_v_counter[9]_AND_822_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y10.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>vga_instance/GND_8_o_v_counter[9]_AND_822_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>adc_ram_188&lt;3&gt;</twComp><twBEL>vga_instance/_n00791</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y13.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>vga_instance/_n0079</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y13.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>vga_instance/x_pos&lt;3&gt;</twComp><twBEL>vga_instance/x_pos_3</twBEL></twPathDel><twLogDel>1.649</twLogDel><twRouteDel>3.227</twRouteDel><twTotDel>4.876</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.079</twSlack><twSrc BELType="FF">vga_instance/v_counter_4</twSrc><twDest BELType="FF">vga_instance/x_pos_3</twDest><twTotPathDel>4.793</twTotPathDel><twClkSkew dest = "0.338" src = "0.348">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_instance/v_counter_4</twSrc><twDest BELType='FF'>vga_instance/x_pos_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X14Y8.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>vga_instance/v_counter&lt;7&gt;</twComp><twBEL>vga_instance/v_counter_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y7.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>vga_instance/v_counter&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y7.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>scale_changer_process.last_switches&lt;7&gt;</twComp><twBEL>vga_instance/GND_8_o_v_counter[9]_LessThan_8_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y7.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>vga_instance/GND_8_o_v_counter[9]_LessThan_8_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y7.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>scale_changer_process.last_switches&lt;7&gt;</twComp><twBEL>vga_instance/GND_8_o_v_counter[9]_AND_822_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y10.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>vga_instance/GND_8_o_v_counter[9]_AND_822_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>adc_ram_188&lt;3&gt;</twComp><twBEL>vga_instance/_n00791</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y13.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>vga_instance/_n0079</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y13.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>vga_instance/x_pos&lt;3&gt;</twComp><twBEL>vga_instance/x_pos_3</twBEL></twPathDel><twLogDel>1.703</twLogDel><twRouteDel>3.090</twRouteDel><twTotDel>4.793</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_instance_clkout0 = PERIOD TIMEGRP &quot;dcm_instance_clkout0&quot; TS_sys_clk_pin
        * 0.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_instance/x_pos_0 (SLICE_X21Y13.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.524</twSlack><twSrc BELType="FF">vga_instance/h_counter_0</twSrc><twDest BELType="FF">vga_instance/x_pos_0</twDest><twTotPathDel>0.534</twTotPathDel><twClkSkew dest = "0.082" src = "0.072">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vga_instance/h_counter_0</twSrc><twDest BELType='FF'>vga_instance/x_pos_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>vga_instance/h_counter&lt;3&gt;</twComp><twBEL>vga_instance/h_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y13.AX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.241</twDelInfo><twComp>vga_instance/h_counter&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y13.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>vga_instance/x_pos&lt;3&gt;</twComp><twBEL>vga_instance/x_pos_0</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.241</twRouteDel><twTotDel>0.534</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_instance/x_pos_2 (SLICE_X21Y13.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.531</twSlack><twSrc BELType="FF">vga_instance/h_counter_2</twSrc><twDest BELType="FF">vga_instance/x_pos_2</twDest><twTotPathDel>0.541</twTotPathDel><twClkSkew dest = "0.082" src = "0.072">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vga_instance/h_counter_2</twSrc><twDest BELType='FF'>vga_instance/x_pos_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y12.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>vga_instance/h_counter&lt;3&gt;</twComp><twBEL>vga_instance/h_counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y13.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.248</twDelInfo><twComp>vga_instance/h_counter&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y13.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>vga_instance/x_pos&lt;3&gt;</twComp><twBEL>vga_instance/x_pos_2</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.248</twRouteDel><twTotDel>0.541</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>54.2</twPctLog><twPctRoute>45.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_instance/h_counter_1 (SLICE_X18Y12.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.549</twSlack><twSrc BELType="FF">vga_instance/h_counter_1</twSrc><twDest BELType="FF">vga_instance/h_counter_1</twDest><twTotPathDel>0.549</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vga_instance/h_counter_1</twSrc><twDest BELType='FF'>vga_instance/h_counter_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y12.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>vga_instance/h_counter&lt;3&gt;</twComp><twBEL>vga_instance/h_counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y12.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.078</twDelInfo><twComp>vga_instance/h_counter&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y12.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>vga_instance/h_counter&lt;3&gt;</twComp><twBEL>vga_instance/Mcount_h_counter_lut&lt;1&gt;</twBEL><twBEL>vga_instance/Mcount_h_counter_cy&lt;3&gt;</twBEL><twBEL>vga_instance/h_counter_1</twBEL></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>0.078</twRouteDel><twTotDel>0.549</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>85.8</twPctLog><twPctRoute>14.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_instance_clkout0 = PERIOD TIMEGRP &quot;dcm_instance_clkout0&quot; TS_sys_clk_pin
        * 0.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tbcper_I" slack="38.270" period="40.000" constraintValue="40.000" deviceLimit="1.730" freqLimit="578.035" physResource="dcm_instance/clkout1_buf/I0" logResource="dcm_instance/clkout1_buf/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="dcm_instance/clkout0"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tcp" slack="39.570" period="40.000" constraintValue="40.000" deviceLimit="0.430" freqLimit="2325.581" physResource="vga_instance/vs/CLK" logResource="vga_instance/vs/CK" locationPin="SLICE_X12Y7.CLK" clockNet="vga_clk"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tcp" slack="39.570" period="40.000" constraintValue="40.000" deviceLimit="0.430" freqLimit="2325.581" physResource="vga_instance/y_pos&lt;9&gt;/CLK" logResource="vga_instance/y_pos_7/CK" locationPin="SLICE_X16Y10.CLK" clockNet="vga_clk"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_dcm_instance_clkout2 = PERIOD TIMEGRP &quot;dcm_instance_clkout2&quot; TS_sys_clk_pin         * 0.1 HIGH 50%;</twConstName><twItemCnt>21375248</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11461</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.648</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dds_inst/blk00000003 (DSP48_X0Y2.C8), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>44.977</twSlack><twSrc BELType="FF">dds_data_8</twSrc><twDest BELType="DSP">dds_inst/blk00000003</twDest><twTotPathDel>4.664</twTotPathDel><twClkSkew dest = "1.422" src = "1.522">0.100</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.259</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dds_data_8</twSrc><twDest BELType='DSP'>dds_inst/blk00000003</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X8Y10.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dds_data&lt;11&gt;</twComp><twBEL>dds_data_8</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y2.C8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.151</twDelInfo><twComp>dds_data&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y2.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>dds_inst/blk00000003</twComp><twBEL>dds_inst/blk00000003</twBEL></twPathDel><twLogDel>0.513</twLogDel><twRouteDel>4.151</twRouteDel><twTotDel>4.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">dds_clk</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dds_inst/blk00000003 (DSP48_X0Y2.C0), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>46.996</twSlack><twSrc BELType="FF">dds_data_0</twSrc><twDest BELType="DSP">dds_inst/blk00000003</twDest><twTotPathDel>2.665</twTotPathDel><twClkSkew dest = "1.422" src = "1.502">0.080</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.259</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dds_data_0</twSrc><twDest BELType='DSP'>dds_inst/blk00000003</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y8.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dds_data&lt;3&gt;</twComp><twBEL>dds_data_0</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y2.C0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.169</twDelInfo><twComp>dds_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y2.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>dds_inst/blk00000003</twComp><twBEL>dds_inst/blk00000003</twBEL></twPathDel><twLogDel>0.496</twLogDel><twRouteDel>2.169</twRouteDel><twTotDel>2.665</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">dds_clk</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fft_instance/blk0000007e (SLICE_X11Y19.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>47.478</twSlack><twSrc BELType="FF">fft_scale_we</twSrc><twDest BELType="FF">fft_instance/blk0000007e</twDest><twTotPathDel>2.165</twTotPathDel><twClkSkew dest = "1.413" src = "1.511">0.098</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.259</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>fft_scale_we</twSrc><twDest BELType='FF'>fft_instance/blk0000007e</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y5.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>fft_scale_we</twComp><twBEL>fft_scale_we</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y19.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.395</twDelInfo><twComp>fft_scale_we</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y19.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>fft_instance/sig0000013a</twComp><twBEL>fft_instance/blk0000007e</twBEL></twPathDel><twLogDel>0.770</twLogDel><twRouteDel>1.395</twRouteDel><twTotDel>2.165</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">dds_clk</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_instance_clkout2 = PERIOD TIMEGRP &quot;dcm_instance_clkout2&quot; TS_sys_clk_pin
        * 0.1 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dds_inst/blk00000003 (DSP48_X0Y2.CEC), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.023</twSlack><twSrc BELType="FF">dds_we</twSrc><twDest BELType="DSP">dds_inst/blk00000003</twDest><twTotPathDel>0.519</twTotPathDel><twClkSkew dest = "0.828" src = "0.591">-0.237</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.259</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dds_we</twSrc><twDest BELType='DSP'>dds_inst/blk00000003</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y11.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>scale_changer_process.toggle</twComp><twBEL>dds_we</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y2.CEC</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.318</twDelInfo><twComp>dds_we</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>DSP48_X0Y2.CLK</twSite><twDelType>Tdspckd_CEC_CREG</twDelType><twDelInfo twEdge="twFalling">-0.037</twDelInfo><twComp>dds_inst/blk00000003</twComp><twBEL>dds_inst/blk00000003</twBEL></twPathDel><twLogDel>0.201</twLogDel><twRouteDel>0.318</twRouteDel><twTotDel>0.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">dds_clk</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dds_inst/blk00000003 (DSP48_X0Y2.C9), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.028</twSlack><twSrc BELType="FF">dds_data_9</twSrc><twDest BELType="DSP">dds_inst/blk00000003</twDest><twTotPathDel>0.506</twTotPathDel><twClkSkew dest = "0.828" src = "0.609">-0.219</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.259</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dds_data_9</twSrc><twDest BELType='DSP'>dds_inst/blk00000003</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X8Y10.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>dds_data&lt;11&gt;</twComp><twBEL>dds_data_9</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y2.C9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.351</twDelInfo><twComp>dds_data&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>DSP48_X0Y2.CLK</twSite><twDelType>Tdspckd_C_CREG</twDelType><twDelInfo twEdge="twFalling">-0.045</twDelInfo><twComp>dds_inst/blk00000003</twComp><twBEL>dds_inst/blk00000003</twBEL></twPathDel><twLogDel>0.155</twLogDel><twRouteDel>0.351</twRouteDel><twTotDel>0.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">dds_clk</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dds_inst/blk00000003 (DSP48_X0Y2.C7), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.062</twSlack><twSrc BELType="FF">dds_data_7</twSrc><twDest BELType="DSP">dds_inst/blk00000003</twDest><twTotPathDel>0.542</twTotPathDel><twClkSkew dest = "0.828" src = "0.607">-0.221</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.259</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dds_data_7</twSrc><twDest BELType='DSP'>dds_inst/blk00000003</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y9.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>dds_data&lt;7&gt;</twComp><twBEL>dds_data_7</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y2.C7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.389</twDelInfo><twComp>dds_data&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>DSP48_X0Y2.CLK</twSite><twDelType>Tdspckd_C_CREG</twDelType><twDelInfo twEdge="twFalling">-0.045</twDelInfo><twComp>dds_inst/blk00000003</twComp><twBEL>dds_inst/blk00000003</twBEL></twPathDel><twLogDel>0.153</twLogDel><twRouteDel>0.389</twRouteDel><twTotDel>0.542</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">dds_clk</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="52"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_instance_clkout2 = PERIOD TIMEGRP &quot;dcm_instance_clkout2&quot; TS_sys_clk_pin
        * 0.1 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="53" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="96.876" period="100.000" constraintValue="100.000" deviceLimit="3.124" freqLimit="320.102" physResource="fft_instance/blk000000fa/blk0000010c/CLKAWRCLK" logResource="fft_instance/blk000000fa/blk0000010c/CLKAWRCLK" locationPin="RAMB8_X0Y21.CLKAWRCLK" clockNet="dds_clk"/><twPinLimit anchorID="54" type="MINPERIOD" name="Trper_CLKB" slack="96.876" period="100.000" constraintValue="100.000" deviceLimit="3.124" freqLimit="320.102" physResource="fft_instance/blk000000fa/blk0000010c/CLKBRDCLK" logResource="fft_instance/blk000000fa/blk0000010c/CLKBRDCLK" locationPin="RAMB8_X0Y21.CLKBRDCLK" clockNet="dds_clk"/><twPinLimit anchorID="55" type="MINPERIOD" name="Trper_CLKA" slack="96.876" period="100.000" constraintValue="100.000" deviceLimit="3.124" freqLimit="320.102" physResource="fft_instance/blk0000039c/CLKAWRCLK" logResource="fft_instance/blk0000039c/CLKAWRCLK" locationPin="RAMB8_X0Y24.CLKAWRCLK" clockNet="dds_clk"/></twPinLimitRpt></twConst><twConst anchorID="56" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_dcm_instance_clkout1 = PERIOD TIMEGRP &quot;dcm_instance_clkout1&quot; TS_sys_clk_pin         * 0.2 HIGH 50%;</twConstName><twItemCnt>438</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>47</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.360</twMinPer></twConstHead><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point dds_changer_process.last_input_4 (SLICE_X16Y9.CE), 12 paths
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.640</twSlack><twSrc BELType="FF">dds_changer_process.last_input_4</twSrc><twDest BELType="FF">dds_changer_process.last_input_4</twDest><twTotPathDel>4.238</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dds_changer_process.last_input_4</twSrc><twDest BELType='FF'>dds_changer_process.last_input_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X16Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y9.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dds_changer_process.last_input&lt;7&gt;</twComp><twBEL>dds_changer_process.last_input_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y8.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.086</twDelInfo><twComp>dds_changer_process.last_input&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y8.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dds_changer_process.last_input&lt;3&gt;</twComp><twBEL>n2548122</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y11.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>n2548121</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>scale_changer_process.toggle</twComp><twBEL>_n12060_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y9.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>_n12060_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y9.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>dds_changer_process.last_input&lt;7&gt;</twComp><twBEL>dds_changer_process.last_input_4</twBEL></twPathDel><twLogDel>1.151</twLogDel><twRouteDel>3.087</twRouteDel><twTotDel>4.238</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.716</twSlack><twSrc BELType="FF">dds_changer_process.last_input_11</twSrc><twDest BELType="FF">dds_changer_process.last_input_4</twDest><twTotPathDel>4.114</twTotPathDel><twClkSkew dest = "0.326" src = "0.374">0.048</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dds_changer_process.last_input_11</twSrc><twDest BELType='FF'>dds_changer_process.last_input_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X8Y17.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dds_changer_process.last_input&lt;11&gt;</twComp><twBEL>dds_changer_process.last_input_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y9.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>dds_changer_process.last_input&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>dds_changer_process.last_input&lt;7&gt;</twComp><twBEL>n2548121</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y11.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>n254812</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>scale_changer_process.toggle</twComp><twBEL>_n12060_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y9.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>_n12060_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y9.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>dds_changer_process.last_input&lt;7&gt;</twComp><twBEL>dds_changer_process.last_input_4</twBEL></twPathDel><twLogDel>1.153</twLogDel><twRouteDel>2.961</twRouteDel><twTotDel>4.114</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.794</twSlack><twSrc BELType="FF">dds_changer_process.last_input_6</twSrc><twDest BELType="FF">dds_changer_process.last_input_4</twDest><twTotPathDel>4.084</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dds_changer_process.last_input_6</twSrc><twDest BELType='FF'>dds_changer_process.last_input_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X16Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y9.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dds_changer_process.last_input&lt;7&gt;</twComp><twBEL>dds_changer_process.last_input_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y11.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>dds_changer_process.last_input&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n2548122</twComp><twBEL>n2548123</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y11.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>n2548122</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>scale_changer_process.toggle</twComp><twBEL>_n12060_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y9.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>_n12060_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y9.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>dds_changer_process.last_input&lt;7&gt;</twComp><twBEL>dds_changer_process.last_input_4</twBEL></twPathDel><twLogDel>1.207</twLogDel><twRouteDel>2.877</twRouteDel><twTotDel>4.084</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point dds_changer_process.last_input_7 (SLICE_X16Y9.CE), 12 paths
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.660</twSlack><twSrc BELType="FF">dds_changer_process.last_input_4</twSrc><twDest BELType="FF">dds_changer_process.last_input_7</twDest><twTotPathDel>4.218</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dds_changer_process.last_input_4</twSrc><twDest BELType='FF'>dds_changer_process.last_input_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X16Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y9.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dds_changer_process.last_input&lt;7&gt;</twComp><twBEL>dds_changer_process.last_input_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y8.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.086</twDelInfo><twComp>dds_changer_process.last_input&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y8.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dds_changer_process.last_input&lt;3&gt;</twComp><twBEL>n2548122</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y11.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>n2548121</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>scale_changer_process.toggle</twComp><twBEL>_n12060_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y9.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>_n12060_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y9.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>dds_changer_process.last_input&lt;7&gt;</twComp><twBEL>dds_changer_process.last_input_7</twBEL></twPathDel><twLogDel>1.131</twLogDel><twRouteDel>3.087</twRouteDel><twTotDel>4.218</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.736</twSlack><twSrc BELType="FF">dds_changer_process.last_input_11</twSrc><twDest BELType="FF">dds_changer_process.last_input_7</twDest><twTotPathDel>4.094</twTotPathDel><twClkSkew dest = "0.326" src = "0.374">0.048</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dds_changer_process.last_input_11</twSrc><twDest BELType='FF'>dds_changer_process.last_input_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X8Y17.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dds_changer_process.last_input&lt;11&gt;</twComp><twBEL>dds_changer_process.last_input_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y9.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>dds_changer_process.last_input&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>dds_changer_process.last_input&lt;7&gt;</twComp><twBEL>n2548121</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y11.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>n254812</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>scale_changer_process.toggle</twComp><twBEL>_n12060_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y9.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>_n12060_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y9.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>dds_changer_process.last_input&lt;7&gt;</twComp><twBEL>dds_changer_process.last_input_7</twBEL></twPathDel><twLogDel>1.133</twLogDel><twRouteDel>2.961</twRouteDel><twTotDel>4.094</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.814</twSlack><twSrc BELType="FF">dds_changer_process.last_input_6</twSrc><twDest BELType="FF">dds_changer_process.last_input_7</twDest><twTotPathDel>4.064</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dds_changer_process.last_input_6</twSrc><twDest BELType='FF'>dds_changer_process.last_input_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X16Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y9.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dds_changer_process.last_input&lt;7&gt;</twComp><twBEL>dds_changer_process.last_input_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y11.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>dds_changer_process.last_input&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n2548122</twComp><twBEL>n2548123</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y11.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>n2548122</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>scale_changer_process.toggle</twComp><twBEL>_n12060_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y9.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>_n12060_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y9.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>dds_changer_process.last_input&lt;7&gt;</twComp><twBEL>dds_changer_process.last_input_7</twBEL></twPathDel><twLogDel>1.187</twLogDel><twRouteDel>2.877</twRouteDel><twTotDel>4.064</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point dds_changer_process.last_input_6 (SLICE_X16Y9.CE), 12 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.661</twSlack><twSrc BELType="FF">dds_changer_process.last_input_4</twSrc><twDest BELType="FF">dds_changer_process.last_input_6</twDest><twTotPathDel>4.217</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dds_changer_process.last_input_4</twSrc><twDest BELType='FF'>dds_changer_process.last_input_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X16Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y9.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dds_changer_process.last_input&lt;7&gt;</twComp><twBEL>dds_changer_process.last_input_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y8.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.086</twDelInfo><twComp>dds_changer_process.last_input&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y8.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dds_changer_process.last_input&lt;3&gt;</twComp><twBEL>n2548122</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y11.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>n2548121</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>scale_changer_process.toggle</twComp><twBEL>_n12060_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y9.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>_n12060_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y9.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>dds_changer_process.last_input&lt;7&gt;</twComp><twBEL>dds_changer_process.last_input_6</twBEL></twPathDel><twLogDel>1.130</twLogDel><twRouteDel>3.087</twRouteDel><twTotDel>4.217</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.737</twSlack><twSrc BELType="FF">dds_changer_process.last_input_11</twSrc><twDest BELType="FF">dds_changer_process.last_input_6</twDest><twTotPathDel>4.093</twTotPathDel><twClkSkew dest = "0.326" src = "0.374">0.048</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dds_changer_process.last_input_11</twSrc><twDest BELType='FF'>dds_changer_process.last_input_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X8Y17.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dds_changer_process.last_input&lt;11&gt;</twComp><twBEL>dds_changer_process.last_input_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y9.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>dds_changer_process.last_input&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>dds_changer_process.last_input&lt;7&gt;</twComp><twBEL>n2548121</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y11.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>n254812</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>scale_changer_process.toggle</twComp><twBEL>_n12060_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y9.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>_n12060_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y9.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>dds_changer_process.last_input&lt;7&gt;</twComp><twBEL>dds_changer_process.last_input_6</twBEL></twPathDel><twLogDel>1.132</twLogDel><twRouteDel>2.961</twRouteDel><twTotDel>4.093</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.815</twSlack><twSrc BELType="FF">dds_changer_process.last_input_6</twSrc><twDest BELType="FF">dds_changer_process.last_input_6</twDest><twTotPathDel>4.063</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dds_changer_process.last_input_6</twSrc><twDest BELType='FF'>dds_changer_process.last_input_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X16Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y9.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dds_changer_process.last_input&lt;7&gt;</twComp><twBEL>dds_changer_process.last_input_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y11.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>dds_changer_process.last_input&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>n2548122</twComp><twBEL>n2548123</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y11.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>n2548122</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>scale_changer_process.toggle</twComp><twBEL>_n12060_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y9.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.212</twDelInfo><twComp>_n12060_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y9.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>dds_changer_process.last_input&lt;7&gt;</twComp><twBEL>dds_changer_process.last_input_6</twBEL></twPathDel><twLogDel>1.186</twLogDel><twRouteDel>2.877</twRouteDel><twTotDel>4.063</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_instance_clkout1 = PERIOD TIMEGRP &quot;dcm_instance_clkout1&quot; TS_sys_clk_pin
        * 0.2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point dds_we (SLICE_X16Y11.D5), 3 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.647</twSlack><twSrc BELType="FF">dds_changer_process.last_input_7</twSrc><twDest BELType="FF">dds_we</twDest><twTotPathDel>0.654</twTotPathDel><twClkSkew dest = "0.038" src = "0.031">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dds_changer_process.last_input_7</twSrc><twDest BELType='FF'>dds_we</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X16Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y9.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dds_changer_process.last_input&lt;7&gt;</twComp><twBEL>dds_changer_process.last_input_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y11.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>dds_changer_process.last_input&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>scale_changer_process.toggle</twComp><twBEL>n2548124</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y11.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>n2548123</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y11.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>scale_changer_process.toggle</twComp><twBEL>dds_changer_process.toggle_INV_72_o1</twBEL><twBEL>dds_we</twBEL></twPathDel><twLogDel>0.463</twLogDel><twRouteDel>0.191</twRouteDel><twTotDel>0.654</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twDestClk><twPctLog>70.8</twPctLog><twPctRoute>29.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.742</twSlack><twSrc BELType="FF">dds_changer_process.last_input_5</twSrc><twDest BELType="FF">dds_we</twDest><twTotPathDel>0.749</twTotPathDel><twClkSkew dest = "0.038" src = "0.031">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dds_changer_process.last_input_5</twSrc><twDest BELType='FF'>dds_we</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X16Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y9.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dds_changer_process.last_input&lt;7&gt;</twComp><twBEL>dds_changer_process.last_input_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y11.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>dds_changer_process.last_input&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>scale_changer_process.toggle</twComp><twBEL>n2548124</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y11.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>n2548123</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y11.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>scale_changer_process.toggle</twComp><twBEL>dds_changer_process.toggle_INV_72_o1</twBEL><twBEL>dds_we</twBEL></twPathDel><twLogDel>0.463</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>0.749</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twDestClk><twPctLog>61.8</twPctLog><twPctRoute>38.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.992</twSlack><twSrc BELType="FF">dds_changer_process.last_input_10</twSrc><twDest BELType="FF">dds_we</twDest><twTotPathDel>0.974</twTotPathDel><twClkSkew dest = "0.114" src = "0.132">0.018</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dds_changer_process.last_input_10</twSrc><twDest BELType='FF'>dds_we</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X8Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dds_changer_process.last_input&lt;11&gt;</twComp><twBEL>dds_changer_process.last_input_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y11.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dds_changer_process.last_input&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>scale_changer_process.toggle</twComp><twBEL>n2548124</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y11.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>n2548123</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y11.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>scale_changer_process.toggle</twComp><twBEL>dds_changer_process.toggle_INV_72_o1</twBEL><twBEL>dds_we</twBEL></twPathDel><twLogDel>0.463</twLogDel><twRouteDel>0.511</twRouteDel><twTotDel>0.974</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point fft_scale_we (SLICE_X12Y5.B4), 8 paths
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.970</twSlack><twSrc BELType="FF">scale_changer_process.last_switches_7</twSrc><twDest BELType="FF">fft_scale_we</twDest><twTotPathDel>0.976</twTotPathDel><twClkSkew dest = "0.036" src = "0.030">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>scale_changer_process.last_switches_7</twSrc><twDest BELType='FF'>fft_scale_we</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y7.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>scale_changer_process.last_switches&lt;7&gt;</twComp><twBEL>scale_changer_process.last_switches_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y5.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>scale_changer_process.last_switches&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y5.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>fft_scale_we</twComp><twBEL>n253683</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y5.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.181</twDelInfo><twComp>n2536</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y5.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>fft_scale_we</twComp><twBEL>scale_changer_process.toggle_INV_67_o1</twBEL><twBEL>fft_scale_we</twBEL></twPathDel><twLogDel>0.530</twLogDel><twRouteDel>0.446</twRouteDel><twTotDel>0.976</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twDestClk><twPctLog>54.3</twPctLog><twPctRoute>45.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.999</twSlack><twSrc BELType="FF">scale_changer_process.last_switches_0</twSrc><twDest BELType="FF">fft_scale_we</twDest><twTotPathDel>1.003</twTotPathDel><twClkSkew dest = "0.036" src = "0.032">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>scale_changer_process.last_switches_0</twSrc><twDest BELType='FF'>fft_scale_we</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y6.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>scale_changer_process.last_switches&lt;3&gt;</twComp><twBEL>scale_changer_process.last_switches_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y5.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>scale_changer_process.last_switches&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y5.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>fft_scale_we</twComp><twBEL>n253683</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y5.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.181</twDelInfo><twComp>n2536</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y5.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>fft_scale_we</twComp><twBEL>scale_changer_process.toggle_INV_67_o1</twBEL><twBEL>fft_scale_we</twBEL></twPathDel><twLogDel>0.530</twLogDel><twRouteDel>0.473</twRouteDel><twTotDel>1.003</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twDestClk><twPctLog>52.8</twPctLog><twPctRoute>47.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.023</twSlack><twSrc BELType="FF">scale_changer_process.last_switches_5</twSrc><twDest BELType="FF">fft_scale_we</twDest><twTotPathDel>1.029</twTotPathDel><twClkSkew dest = "0.036" src = "0.030">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>scale_changer_process.last_switches_5</twSrc><twDest BELType='FF'>fft_scale_we</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y7.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>scale_changer_process.last_switches&lt;7&gt;</twComp><twBEL>scale_changer_process.last_switches_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y7.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>scale_changer_process.last_switches&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>vga_instance/vs</twComp><twBEL>n253681</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y5.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.129</twDelInfo><twComp>n25368</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y5.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>fft_scale_we</twComp><twBEL>n253683</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y5.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.181</twDelInfo><twComp>n2536</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y5.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>fft_scale_we</twComp><twBEL>scale_changer_process.toggle_INV_67_o1</twBEL><twBEL>fft_scale_we</twBEL></twPathDel><twLogDel>0.672</twLogDel><twRouteDel>0.357</twRouteDel><twTotDel>1.029</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twDestClk><twPctLog>65.3</twPctLog><twPctRoute>34.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dds_we (SLICE_X16Y11.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.985</twSlack><twSrc BELType="FF">scale_changer_process.toggle</twSrc><twDest BELType="FF">dds_we</twDest><twTotPathDel>0.985</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>scale_changer_process.toggle</twSrc><twDest BELType='FF'>dds_we</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y11.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>scale_changer_process.toggle</twComp><twBEL>scale_changer_process.toggle</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y11.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.664</twDelInfo><twComp>scale_changer_process.toggle</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y11.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>scale_changer_process.toggle</twComp><twBEL>dds_changer_process.toggle_INV_72_o1</twBEL><twBEL>dds_we</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.664</twRouteDel><twTotDel>0.985</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">original_clk</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="89"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_instance_clkout1 = PERIOD TIMEGRP &quot;dcm_instance_clkout1&quot; TS_sys_clk_pin
        * 0.2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="90" type="MINPERIOD" name="Tbcper_I" slack="48.270" period="50.000" constraintValue="50.000" deviceLimit="1.730" freqLimit="578.035" physResource="dcm_instance/clkout2_buf/I0" logResource="dcm_instance/clkout2_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="dcm_instance/clkout1"/><twPinLimit anchorID="91" type="MINPERIOD" name="Tcp" slack="49.570" period="50.000" constraintValue="50.000" deviceLimit="0.430" freqLimit="2325.581" physResource="dds_data&lt;11&gt;/CLK" logResource="dds_data_8/CK" locationPin="SLICE_X8Y10.CLK" clockNet="original_clk"/><twPinLimit anchorID="92" type="MINHIGHPULSE" name="Trpw" slack="49.570" period="50.000" constraintValue="25.000" deviceLimit="0.215" physResource="dds_data&lt;11&gt;/SR" logResource="dds_data_8/SR" locationPin="SLICE_X8Y10.SR" clockNet="rst_IBUF"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="93"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="4.133" errors="0" errorRollup="0" items="0" itemsRollup="21379415"/><twConstRollup name="TS_dcm_instance_clkout0" fullName="TS_dcm_instance_clkout0 = PERIOD TIMEGRP &quot;dcm_instance_clkout0&quot; TS_sys_clk_pin         * 0.25 HIGH 50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="16.534" actualRollup="N/A" errors="0" errorRollup="0" items="3729" itemsRollup="0"/><twConstRollup name="TS_dcm_instance_clkout2" fullName="TS_dcm_instance_clkout2 = PERIOD TIMEGRP &quot;dcm_instance_clkout2&quot; TS_sys_clk_pin         * 0.1 HIGH 50%;" type="child" depth="1" requirement="100.000" prefType="period" actual="16.648" actualRollup="N/A" errors="0" errorRollup="0" items="21375248" itemsRollup="0"/><twConstRollup name="TS_dcm_instance_clkout1" fullName="TS_dcm_instance_clkout1 = PERIOD TIMEGRP &quot;dcm_instance_clkout1&quot; TS_sys_clk_pin         * 0.2 HIGH 50%;" type="child" depth="1" requirement="50.000" prefType="period" actual="4.360" actualRollup="N/A" errors="0" errorRollup="0" items="438" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="94">0</twUnmetConstCnt><twDataSheet anchorID="95" twNameLen="15"><twClk2SUList anchorID="96" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>16.648</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="97"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>21379415</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>21759</twConnCnt></twConstCov><twStats anchorID="98"><twMinPer>16.648</twMinPer><twFootnote number="1" /><twMaxFreq>60.067</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Dec 13 19:02:08 2013 </twTimestamp></twFoot><twClientInfo anchorID="99"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 483 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
