

================================================================
== Vivado HLS Report for 'mixer'
================================================================
* Date:           Mon Aug 13 14:39:01 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mixer
* Solution:       mixer
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      4.85|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   31|   31|    6|    6| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 6, D = 32, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 

* FSM state operations: 

 <State 1> : 2.32ns
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%regs_in_V_addr_1 = getelementptr [4 x i16]* %regs_in_V, i64 0, i64 1" [mixer.cpp:72]
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%regs_in_V_load_1 = load i16* %regs_in_V_addr_1, align 2" [mixer.cpp:72]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>

 <State 2> : 2.32ns
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%regs_in_V_addr = getelementptr [4 x i16]* %regs_in_V, i64 0, i64 0"
ST_2 : Operation 36 [2/2] (2.32ns)   --->   "%regs_in_V_load = load i16* %regs_in_V_addr, align 2" [mixer.cpp:71]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 37 [1/2] (2.32ns)   --->   "%regs_in_V_load_1 = load i16* %regs_in_V_addr_1, align 2" [mixer.cpp:72]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %regs_in_V_load_1, i32 15)" [mixer.cpp:72]

 <State 3> : 2.43ns
ST_3 : Operation 39 [1/2] (2.32ns)   --->   "%regs_in_V_load = load i16* %regs_in_V_addr, align 2" [mixer.cpp:71]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %regs_in_V_load, i32 15)" [mixer.cpp:71]
ST_3 : Operation 41 [1/1] (2.42ns)   --->   "%tmp_9 = icmp sgt i16 %regs_in_V_load_1, 32440" [mixer.cpp:72]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_11 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i6.i1.i1.i1.i2.i1.i3(i1 %tmp_10, i6 0, i1 %tmp_10, i1 false, i1 %tmp_10, i2 0, i1 %tmp_10, i3 0)" [mixer.cpp:72]
ST_3 : Operation 43 [1/1] (2.07ns)   --->   "%tmp_16 = add i16 32440, %tmp_11" [mixer.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%regs_in_V_addr_2 = getelementptr [4 x i16]* %regs_in_V, i64 0, i64 3" [mixer.cpp:73]
ST_3 : Operation 45 [2/2] (2.32ns)   --->   "%regs_in_V_load_2 = load i16* %regs_in_V_addr_2, align 2" [mixer.cpp:73]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>

 <State 4> : 2.32ns
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_c_V)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %regs_in_V_load_1, i32 15)" [mixer.cpp:72]
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_c_V)   --->   "%tmp_19 = or i1 %tmp_8, %tmp_9" [mixer.cpp:72]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_c_V)   --->   "%tmp_22 = select i1 %tmp_19, i16 %tmp_16, i16 %regs_in_V_load_1" [mixer.cpp:72]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node p_c_V)   --->   "%p_Val2_2 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %tmp_22, i1 false)" [mixer.cpp:72]
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node p_c_V)   --->   "%p_Val2_2_cast = zext i17 %p_Val2_2 to i18" [mixer.cpp:72]
ST_4 : Operation 51 [1/1] (2.10ns) (out node of the LUT)   --->   "%p_c_V = add i18 -32768, %p_Val2_2_cast" [mixer.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/2] (2.32ns)   --->   "%regs_in_V_load_2 = load i16* %regs_in_V_addr_2, align 2" [mixer.cpp:73]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %regs_in_V_load_2, i32 15)" [mixer.cpp:73]
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%regs_in_V_addr_3 = getelementptr [4 x i16]* %regs_in_V, i64 0, i64 2" [mixer.cpp:74]
ST_4 : Operation 55 [2/2] (2.32ns)   --->   "%regs_in_V_load_3 = load i16* %regs_in_V_addr_3, align 2" [mixer.cpp:74]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>

 <State 5> : 3.89ns
ST_5 : Operation 56 [1/1] (2.42ns)   --->   "%tmp_1 = icmp sgt i16 %regs_in_V_load, 32440" [mixer.cpp:71]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = call i16 @_ssdm_op_BitConcatenate.i16.i1.i6.i1.i1.i1.i2.i1.i3(i1 %tmp_2, i6 0, i1 %tmp_2, i1 false, i1 %tmp_2, i2 0, i1 %tmp_2, i3 0)" [mixer.cpp:71]
ST_5 : Operation 58 [1/1] (2.07ns)   --->   "%tmp_3 = add i16 32440, %tmp_s" [mixer.cpp:71]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (2.42ns)   --->   "%tmp_6 = icmp sgt i16 %regs_in_V_load_2, 32440" [mixer.cpp:73]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_27 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i6.i1.i1.i1.i2.i1.i3(i1 %tmp_25, i6 0, i1 %tmp_25, i1 false, i1 %tmp_25, i2 0, i1 %tmp_25, i3 0)" [mixer.cpp:73]
ST_5 : Operation 61 [1/1] (2.07ns)   --->   "%tmp_39 = add i16 32440, %tmp_27" [mixer.cpp:73]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/2] (2.32ns)   --->   "%regs_in_V_load_3 = load i16* %regs_in_V_addr_3, align 2" [mixer.cpp:74]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %regs_in_V_load_3, i32 15)" [mixer.cpp:74]
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_47 = sext i18 %p_c_V to i33" [mixer.cpp:79]
ST_5 : Operation 65 [3/3] (3.89ns)   --->   "%tmp_11_cast = mul i33 -18919, %tmp_47" [mixer.cpp:79]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 6> : 3.89ns
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node r_c_V)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %regs_in_V_load, i32 15)" [mixer.cpp:71]
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node r_c_V)   --->   "%tmp_4 = or i1 %tmp, %tmp_1" [mixer.cpp:71]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node r_c_V)   --->   "%tmp_7 = select i1 %tmp_4, i16 %tmp_3, i16 %regs_in_V_load" [mixer.cpp:71]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node r_c_V)   --->   "%p_Val2_s = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %tmp_7, i1 false)" [mixer.cpp:71]
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node r_c_V)   --->   "%p_Val2_cast = zext i17 %p_Val2_s to i18" [mixer.cpp:71]
ST_6 : Operation 71 [1/1] (2.10ns) (out node of the LUT)   --->   "%r_c_V = add i18 -32768, %p_Val2_cast" [mixer.cpp:71]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node y_c_V)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %regs_in_V_load_2, i32 15)" [mixer.cpp:73]
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node y_c_V)   --->   "%tmp_40 = or i1 %tmp_23, %tmp_6" [mixer.cpp:73]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node y_c_V)   --->   "%tmp_41 = select i1 %tmp_40, i16 %tmp_39, i16 %regs_in_V_load_2" [mixer.cpp:73]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node y_c_V)   --->   "%p_Val2_4 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %tmp_41, i1 false)" [mixer.cpp:73]
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node y_c_V)   --->   "%p_Val2_4_cast = zext i17 %p_Val2_4 to i18" [mixer.cpp:73]
ST_6 : Operation 77 [1/1] (2.10ns) (out node of the LUT)   --->   "%y_c_V = add i18 -32768, %p_Val2_4_cast" [mixer.cpp:73]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (2.42ns)   --->   "%tmp_5 = icmp sgt i16 %regs_in_V_load_3, 32440" [mixer.cpp:74]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [2/3] (3.89ns)   --->   "%tmp_11_cast = mul i33 -18919, %tmp_47" [mixer.cpp:79]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 80 [3/3] (3.89ns)   --->   "%tmp_27_cast = mul i33 18918, %tmp_47" [mixer.cpp:79]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 7> : 3.89ns
ST_7 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_61)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %regs_in_V_load_3, i32 15)" [mixer.cpp:74]
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_44 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i6.i1.i1.i1.i2.i1.i3(i1 %tmp_43, i6 0, i1 %tmp_43, i1 false, i1 %tmp_43, i2 0, i1 %tmp_43, i3 0)" [mixer.cpp:74]
ST_7 : Operation 83 [1/1] (2.07ns)   --->   "%tmp_45 = add i16 32440, %tmp_44" [mixer.cpp:74]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node tmp_61)   --->   "%tmp_46 = or i1 %tmp_42, %tmp_5" [mixer.cpp:74]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/3] (0.00ns)   --->   "%tmp_11_cast = mul i33 -18919, %tmp_47" [mixer.cpp:79]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%p_shl = call i33 @_ssdm_op_BitConcatenate.i33.i18.i15(i18 %y_c_V, i15 0)" [mixer.cpp:79]
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl_cast = sext i33 %p_shl to i34" [mixer.cpp:79]
ST_7 : Operation 88 [1/1] (2.59ns)   --->   "%tmp_12 = sub i33 0, %p_shl" [mixer.cpp:79]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_61 = select i1 %tmp_46, i16 %tmp_45, i16 %regs_in_V_load_3" [mixer.cpp:74]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_18 = call i33 @_ssdm_op_BitConcatenate.i33.i18.i15(i18 %r_c_V, i15 0)" [mixer.cpp:79]
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_18_cast = sext i33 %tmp_18 to i34" [mixer.cpp:79]
ST_7 : Operation 92 [1/1] (2.59ns)   --->   "%p_Val2_11_2 = add i34 %p_shl_cast, %tmp_18_cast" [mixer.cpp:79]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_11_2, i32 33)" [mixer.cpp:79]
ST_7 : Operation 94 [2/3] (3.89ns)   --->   "%tmp_27_cast = mul i33 18918, %tmp_47" [mixer.cpp:79]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 8> : 4.85ns
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%p_Val2_7 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %r_c_V, i14 0)" [mixer.cpp:79]
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%p_Val2_7_cast = sext i32 %p_Val2_7 to i33" [mixer.cpp:79]
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_12_cast = sext i33 %tmp_12 to i34" [mixer.cpp:79]
ST_8 : Operation 98 [1/1] (2.59ns)   --->   "%tmp_13 = add i33 %tmp_11_cast, %p_Val2_7_cast" [mixer.cpp:79]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_63 = call i49 @_ssdm_op_BitConcatenate.i49.i34.i15(i34 %p_Val2_11_2, i15 0)" [mixer.cpp:79]
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%sext3_cast = sext i49 %tmp_63 to i101" [mixer.cpp:79]
ST_8 : Operation 101 [6/6] (4.85ns)   --->   "%mul2 = mul i101 3002399751580331, %sext3_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/3] (0.00ns)   --->   "%tmp_27_cast = mul i33 18918, %tmp_47" [mixer.cpp:79]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 103 [1/1] (2.59ns)   --->   "%p_Val2_11_8 = sub i34 %tmp_12_cast, %tmp_18_cast" [mixer.cpp:79]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_11_8, i32 33)" [mixer.cpp:79]

 <State 9> : 4.85ns
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_13_cast = sext i33 %tmp_13 to i34" [mixer.cpp:79]
ST_9 : Operation 106 [1/1] (2.59ns)   --->   "%p_Val2_11_s = sub i34 %tmp_13_cast, %p_shl_cast" [mixer.cpp:79]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_11_s, i32 33)" [mixer.cpp:79]
ST_9 : Operation 108 [5/6] (4.85ns)   --->   "%mul2 = mul i101 3002399751580331, %sext3_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (2.59ns)   --->   "%tmp_28 = add i33 %p_Val2_7_cast, %tmp_27_cast" [mixer.cpp:79]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (2.59ns)   --->   "%tmp_31 = sub i33 %tmp_11_cast, %p_Val2_7_cast" [mixer.cpp:79]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_84 = call i49 @_ssdm_op_BitConcatenate.i49.i34.i15(i34 %p_Val2_11_8, i15 0)" [mixer.cpp:79]
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%sext2_cast = sext i49 %tmp_84 to i101" [mixer.cpp:79]
ST_9 : Operation 113 [6/6] (4.85ns)   --->   "%mul3 = mul i101 3002399751580331, %sext2_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (2.59ns)   --->   "%tmp_36 = sub i33 %tmp_27_cast, %p_Val2_7_cast" [mixer.cpp:79]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 4.85ns
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_48 = call i49 @_ssdm_op_BitConcatenate.i49.i34.i15(i34 %p_Val2_11_s, i15 0)" [mixer.cpp:79]
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%sext1_cast = sext i49 %tmp_48 to i101" [mixer.cpp:79]
ST_10 : Operation 117 [6/6] (4.85ns)   --->   "%mul1 = mul i101 3002399751580331, %sext1_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [4/6] (4.85ns)   --->   "%mul2 = mul i101 3002399751580331, %sext3_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_28_cast = sext i33 %tmp_28 to i34" [mixer.cpp:79]
ST_10 : Operation 120 [1/1] (2.59ns)   --->   "%p_Val2_11_4 = sub i34 %tmp_28_cast, %p_shl_cast" [mixer.cpp:79]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_11_4, i32 33)" [mixer.cpp:79]
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_31_cast = sext i33 %tmp_31 to i34" [mixer.cpp:79]
ST_10 : Operation 123 [1/1] (2.59ns)   --->   "%p_Val2_11_6 = add i34 %p_shl_cast, %tmp_31_cast" [mixer.cpp:79]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_11_6, i32 33)" [mixer.cpp:79]
ST_10 : Operation 125 [5/6] (4.85ns)   --->   "%mul3 = mul i101 3002399751580331, %sext2_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_36_cast = sext i33 %tmp_36 to i34" [mixer.cpp:79]
ST_10 : Operation 127 [1/1] (2.59ns)   --->   "%p_Val2_11_1 = add i34 %p_shl_cast, %tmp_36_cast" [mixer.cpp:79]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_11_1, i32 33)" [mixer.cpp:79]

 <State 11> : 4.85ns
ST_11 : Operation 129 [5/6] (4.85ns)   --->   "%mul1 = mul i101 3002399751580331, %sext1_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 130 [3/6] (4.85ns)   --->   "%mul2 = mul i101 3002399751580331, %sext3_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_71 = call i49 @_ssdm_op_BitConcatenate.i49.i34.i15(i34 %p_Val2_11_4, i15 0)" [mixer.cpp:79]
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%sext4_cast = sext i49 %tmp_71 to i101" [mixer.cpp:79]
ST_11 : Operation 133 [6/6] (4.85ns)   --->   "%mul4 = mul i101 3002399751580331, %sext4_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [4/6] (4.85ns)   --->   "%mul3 = mul i101 3002399751580331, %sext2_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 4.85ns
ST_12 : Operation 135 [4/6] (4.85ns)   --->   "%mul1 = mul i101 3002399751580331, %sext1_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [2/6] (4.85ns)   --->   "%mul2 = mul i101 3002399751580331, %sext3_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [5/6] (4.85ns)   --->   "%mul4 = mul i101 3002399751580331, %sext4_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_79 = call i49 @_ssdm_op_BitConcatenate.i49.i34.i15(i34 %p_Val2_11_6, i15 0)" [mixer.cpp:79]
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%sext5_cast = sext i49 %tmp_79 to i101" [mixer.cpp:79]
ST_12 : Operation 140 [6/6] (4.85ns)   --->   "%mul5 = mul i101 3002399751580331, %sext5_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 141 [3/6] (4.85ns)   --->   "%mul3 = mul i101 3002399751580331, %sext2_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 4.85ns
ST_13 : Operation 142 [3/6] (4.85ns)   --->   "%mul1 = mul i101 3002399751580331, %sext1_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [1/6] (4.85ns)   --->   "%mul2 = mul i101 3002399751580331, %sext3_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_67 = call i33 @_ssdm_op_PartSelect.i33.i101.i32.i32(i101 %mul2, i32 68, i32 100)" [mixer.cpp:79]
ST_13 : Operation 145 [4/6] (4.85ns)   --->   "%mul4 = mul i101 3002399751580331, %sext4_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [5/6] (4.85ns)   --->   "%mul5 = mul i101 3002399751580331, %sext5_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [2/6] (4.85ns)   --->   "%mul3 = mul i101 3002399751580331, %sext2_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_88 = call i49 @_ssdm_op_BitConcatenate.i49.i34.i15(i34 %p_Val2_11_1, i15 0)" [mixer.cpp:79]
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%sext_cast = sext i49 %tmp_88 to i101" [mixer.cpp:79]
ST_13 : Operation 150 [6/6] (4.85ns)   --->   "%mul = mul i101 3002399751580331, %sext_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 4.85ns
ST_14 : Operation 151 [2/6] (4.85ns)   --->   "%mul1 = mul i101 3002399751580331, %sext1_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 152 [2/2] (3.15ns)   --->   "%neg_mul2 = sub i101 0, %mul2" [mixer.cpp:79]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [3/6] (4.85ns)   --->   "%mul4 = mul i101 3002399751580331, %sext4_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 154 [4/6] (4.85ns)   --->   "%mul5 = mul i101 3002399751580331, %sext5_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 155 [1/6] (4.85ns)   --->   "%mul3 = mul i101 3002399751580331, %sext2_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_97 = call i33 @_ssdm_op_PartSelect.i33.i101.i32.i32(i101 %mul3, i32 68, i32 100)" [mixer.cpp:79]
ST_14 : Operation 157 [5/6] (4.85ns)   --->   "%mul = mul i101 3002399751580331, %sext_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 4.85ns
ST_15 : Operation 158 [1/6] (4.85ns)   --->   "%mul1 = mul i101 3002399751580331, %sext1_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_58 = call i33 @_ssdm_op_PartSelect.i33.i101.i32.i32(i101 %mul1, i32 68, i32 100)" [mixer.cpp:79]
ST_15 : Operation 160 [1/2] (3.15ns)   --->   "%neg_mul2 = sub i101 0, %mul2" [mixer.cpp:79]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 161 [2/6] (4.85ns)   --->   "%mul4 = mul i101 3002399751580331, %sext4_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [3/6] (4.85ns)   --->   "%mul5 = mul i101 3002399751580331, %sext5_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 163 [2/2] (3.15ns)   --->   "%neg_mul4 = sub i101 0, %mul3" [mixer.cpp:79]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 164 [4/6] (4.85ns)   --->   "%mul = mul i101 3002399751580331, %sext_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 4.85ns
ST_16 : Operation 165 [2/2] (3.15ns)   --->   "%neg_mul1 = sub i101 0, %mul1" [mixer.cpp:79]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node neg_ti2)   --->   "%tmp_65 = call i33 @_ssdm_op_PartSelect.i33.i101.i32.i32(i101 %neg_mul2, i32 68, i32 100)" [mixer.cpp:79]
ST_16 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node neg_ti2)   --->   "%tmp_66 = sext i33 %tmp_65 to i51" [mixer.cpp:79]
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_68 = sext i33 %tmp_67 to i51" [mixer.cpp:79]
ST_16 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node neg_ti2)   --->   "%tmp_69 = select i1 %tmp_64, i51 %tmp_66, i51 %tmp_68" [mixer.cpp:79]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 170 [1/1] (2.59ns) (out node of the LUT)   --->   "%neg_ti2 = sub i51 0, %tmp_69" [mixer.cpp:79]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 171 [1/6] (4.85ns)   --->   "%mul4 = mul i101 3002399751580331, %sext4_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_75 = call i33 @_ssdm_op_PartSelect.i33.i101.i32.i32(i101 %mul4, i32 68, i32 100)" [mixer.cpp:79]
ST_16 : Operation 173 [2/6] (4.85ns)   --->   "%mul5 = mul i101 3002399751580331, %sext5_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 174 [1/2] (3.15ns)   --->   "%neg_mul4 = sub i101 0, %mul3" [mixer.cpp:79]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 175 [3/6] (4.85ns)   --->   "%mul = mul i101 3002399751580331, %sext_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 4.85ns
ST_17 : Operation 176 [1/2] (3.15ns)   --->   "%neg_mul1 = sub i101 0, %mul1" [mixer.cpp:79]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_21 = call i31 @_ssdm_op_BitConcatenate.i31.i16.i15(i16 %tmp_61, i15 0)" [mixer.cpp:79]
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i31 %tmp_21 to i56" [mixer.cpp:79]
ST_17 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_1)   --->   "%tmp_20 = select i1 %tmp_64, i51 %neg_ti2, i51 %tmp_68" [mixer.cpp:79]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_1)   --->   "%tmp_21_1 = sext i51 %tmp_20 to i55" [mixer.cpp:79]
ST_17 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_1)   --->   "%tmp_248_1_cast = zext i55 %tmp_21_1 to i56" [mixer.cpp:79]
ST_17 : Operation 182 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_14_1 = add i56 %tmp_21_cast, %tmp_248_1_cast" [mixer.cpp:79]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "%scaled_power_V_1 = call i19 @_ssdm_op_PartSelect.i19.i56.i32.i32(i56 %p_Val2_14_1, i32 15, i32 33)" [mixer.cpp:79]
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %p_Val2_14_1, i32 33)" [mixer.cpp:80]
ST_17 : Operation 185 [2/2] (3.15ns)   --->   "%neg_mul3 = sub i101 0, %mul4" [mixer.cpp:79]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 186 [1/6] (4.85ns)   --->   "%mul5 = mul i101 3002399751580331, %sext5_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_93 = call i33 @_ssdm_op_PartSelect.i33.i101.i32.i32(i101 %mul5, i32 68, i32 100)" [mixer.cpp:79]
ST_17 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node neg_ti9)   --->   "%tmp_96 = call i33 @_ssdm_op_PartSelect.i33.i101.i32.i32(i101 %neg_mul4, i32 68, i32 100)" [mixer.cpp:79]
ST_17 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node neg_ti9)   --->   "%tmp_85 = sext i33 %tmp_96 to i51" [mixer.cpp:79]
ST_17 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_86 = sext i33 %tmp_97 to i51" [mixer.cpp:79]
ST_17 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node neg_ti9)   --->   "%tmp_87 = select i1 %tmp_95, i51 %tmp_85, i51 %tmp_86" [mixer.cpp:79]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 192 [1/1] (2.59ns) (out node of the LUT)   --->   "%neg_ti9 = sub i51 0, %tmp_87" [mixer.cpp:79]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 193 [2/6] (4.85ns)   --->   "%mul = mul i101 3002399751580331, %sext_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 4.85ns
ST_18 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node neg_ti1)   --->   "%tmp_50 = call i33 @_ssdm_op_PartSelect.i33.i101.i32.i32(i101 %neg_mul1, i32 68, i32 100)" [mixer.cpp:79]
ST_18 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node neg_ti1)   --->   "%tmp_53 = sext i33 %tmp_50 to i51" [mixer.cpp:79]
ST_18 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_59 = sext i33 %tmp_58 to i51" [mixer.cpp:79]
ST_18 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node neg_ti1)   --->   "%tmp_60 = select i1 %tmp_49, i51 %tmp_53, i51 %tmp_59" [mixer.cpp:79]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 198 [1/1] (2.59ns) (out node of the LUT)   --->   "%neg_ti1 = sub i51 0, %tmp_60" [mixer.cpp:79]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 199 [1/1] (2.43ns)   --->   "%tmp_27_1 = icmp sgt i19 %scaled_power_V_1, 32440" [mixer.cpp:80]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 200 [1/2] (3.15ns)   --->   "%neg_mul3 = sub i101 0, %mul4" [mixer.cpp:79]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 201 [2/2] (3.15ns)   --->   "%neg_mul5 = sub i101 0, %mul5" [mixer.cpp:79]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_4)   --->   "%tmp_34 = select i1 %tmp_95, i51 %neg_ti9, i51 %tmp_86" [mixer.cpp:79]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_4)   --->   "%tmp_21_4 = sext i51 %tmp_34 to i55" [mixer.cpp:79]
ST_18 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_4)   --->   "%tmp_248_4_cast = zext i55 %tmp_21_4 to i56" [mixer.cpp:79]
ST_18 : Operation 205 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_14_4 = add i56 %tmp_21_cast, %tmp_248_4_cast" [mixer.cpp:79]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 206 [1/1] (0.00ns)   --->   "%scaled_power_V_4 = call i19 @_ssdm_op_PartSelect.i19.i56.i32.i32(i56 %p_Val2_14_4, i32 15, i32 33)" [mixer.cpp:79]
ST_18 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %p_Val2_14_4, i32 33)" [mixer.cpp:80]
ST_18 : Operation 208 [1/6] (4.85ns)   --->   "%mul = mul i101 3002399751580331, %sext_cast" [mixer.cpp:79]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_101 = call i33 @_ssdm_op_PartSelect.i33.i101.i32.i32(i101 %mul, i32 68, i32 100)" [mixer.cpp:79]

 <State 19> : 3.29ns
ST_19 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s_6)   --->   "%tmp_14 = select i1 %tmp_49, i51 %neg_ti1, i51 %tmp_59" [mixer.cpp:79]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s_6)   --->   "%tmp_17 = sext i51 %tmp_14 to i55" [mixer.cpp:79]
ST_19 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s_6)   --->   "%tmp_22_cast = zext i55 %tmp_17 to i56" [mixer.cpp:79]
ST_19 : Operation 213 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_s_6 = add i56 %tmp_21_cast, %tmp_22_cast" [mixer.cpp:79]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 214 [1/1] (0.00ns)   --->   "%scaled_power_V = call i19 @_ssdm_op_PartSelect.i19.i56.i32.i32(i56 %p_Val2_s_6, i32 15, i32 33)" [mixer.cpp:79]
ST_19 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %p_Val2_s_6, i32 33)" [mixer.cpp:80]
ST_19 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_1)   --->   "%tmp_24 = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %p_Val2_14_1, i32 15, i32 30)" [mixer.cpp:80]
ST_19 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_1)   --->   "%phitmp_1_cast = select i1 %tmp_70, i16 0, i16 32440" [mixer.cpp:80]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_1)   --->   "%tmp_52 = or i1 %tmp_70, %tmp_27_1" [mixer.cpp:80]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 219 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Val2_15_1 = select i1 %tmp_52, i16 %phitmp_1_cast, i16 %tmp_24" [mixer.cpp:80]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node neg_ti3)   --->   "%tmp_73 = call i33 @_ssdm_op_PartSelect.i33.i101.i32.i32(i101 %neg_mul3, i32 68, i32 100)" [mixer.cpp:79]
ST_19 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node neg_ti3)   --->   "%tmp_74 = sext i33 %tmp_73 to i51" [mixer.cpp:79]
ST_19 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_76 = sext i33 %tmp_75 to i51" [mixer.cpp:79]
ST_19 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node neg_ti3)   --->   "%tmp_77 = select i1 %tmp_72, i51 %tmp_74, i51 %tmp_76" [mixer.cpp:79]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 224 [1/1] (2.59ns) (out node of the LUT)   --->   "%neg_ti3 = sub i51 0, %tmp_77" [mixer.cpp:79]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 225 [1/2] (3.15ns)   --->   "%neg_mul5 = sub i101 0, %mul5" [mixer.cpp:79]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 226 [1/1] (2.43ns)   --->   "%tmp_27_4 = icmp sgt i19 %scaled_power_V_4, 32440" [mixer.cpp:80]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 227 [2/2] (3.15ns)   --->   "%neg_mul = sub i101 0, %mul" [mixer.cpp:79]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 3.29ns
ST_20 : Operation 228 [1/1] (2.43ns)   --->   "%tmp_26 = icmp sgt i19 %scaled_power_V, 32440" [mixer.cpp:80]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_2)   --->   "%tmp_29 = select i1 %tmp_72, i51 %neg_ti3, i51 %tmp_76" [mixer.cpp:79]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_2)   --->   "%tmp_21_2 = sext i51 %tmp_29 to i55" [mixer.cpp:79]
ST_20 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_2)   --->   "%tmp_248_2_cast = zext i55 %tmp_21_2 to i56" [mixer.cpp:79]
ST_20 : Operation 232 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_14_2 = add i56 %tmp_21_cast, %tmp_248_2_cast" [mixer.cpp:79]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 233 [1/1] (0.00ns)   --->   "%scaled_power_V_2 = call i19 @_ssdm_op_PartSelect.i19.i56.i32.i32(i56 %p_Val2_14_2, i32 15, i32 33)" [mixer.cpp:79]
ST_20 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %p_Val2_14_2, i32 33)" [mixer.cpp:80]
ST_20 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node neg_ti4)   --->   "%tmp_92 = call i33 @_ssdm_op_PartSelect.i33.i101.i32.i32(i101 %neg_mul5, i32 68, i32 100)" [mixer.cpp:79]
ST_20 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node neg_ti4)   --->   "%tmp_81 = sext i33 %tmp_92 to i51" [mixer.cpp:79]
ST_20 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_82 = sext i33 %tmp_93 to i51" [mixer.cpp:79]
ST_20 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node neg_ti4)   --->   "%tmp_83 = select i1 %tmp_80, i51 %tmp_81, i51 %tmp_82" [mixer.cpp:79]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 239 [1/1] (2.59ns) (out node of the LUT)   --->   "%neg_ti4 = sub i51 0, %tmp_83" [mixer.cpp:79]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_4)   --->   "%tmp_35 = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %p_Val2_14_4, i32 15, i32 30)" [mixer.cpp:80]
ST_20 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_4)   --->   "%phitmp_4_cast = select i1 %tmp_98, i16 0, i16 32440" [mixer.cpp:80]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_4)   --->   "%tmp_56 = or i1 %tmp_98, %tmp_27_4" [mixer.cpp:80]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 243 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Val2_15_4 = select i1 %tmp_56, i16 %phitmp_4_cast, i16 %tmp_35" [mixer.cpp:80]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 244 [1/2] (3.15ns)   --->   "%neg_mul = sub i101 0, %mul" [mixer.cpp:79]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 3.50ns
ST_21 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_15 = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %p_Val2_s_6, i32 15, i32 30)" [mixer.cpp:80]
ST_21 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%phitmp_cast = select i1 %tmp_62, i16 0, i16 32440" [mixer.cpp:80]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_51 = or i1 %tmp_62, %tmp_26" [mixer.cpp:80]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 248 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Val2_3 = select i1 %tmp_51, i16 %phitmp_cast, i16 %tmp_15" [mixer.cpp:80]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 249 [1/1] (3.50ns)   --->   "%m_V_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %m_V, i32 6)" [mixer.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 250 [1/1] (2.43ns)   --->   "%tmp_27_2 = icmp sgt i19 %scaled_power_V_2, 32440" [mixer.cpp:80]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_3)   --->   "%tmp_32 = select i1 %tmp_80, i51 %neg_ti4, i51 %tmp_82" [mixer.cpp:79]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_3)   --->   "%tmp_21_3 = sext i51 %tmp_32 to i55" [mixer.cpp:79]
ST_21 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_3)   --->   "%tmp_248_3_cast = zext i55 %tmp_21_3 to i56" [mixer.cpp:79]
ST_21 : Operation 254 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_14_3 = add i56 %tmp_21_cast, %tmp_248_3_cast" [mixer.cpp:79]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 255 [1/1] (0.00ns)   --->   "%scaled_power_V_3 = call i19 @_ssdm_op_PartSelect.i19.i56.i32.i32(i56 %p_Val2_14_3, i32 15, i32 33)" [mixer.cpp:79]
ST_21 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %p_Val2_14_3, i32 33)" [mixer.cpp:80]
ST_21 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_100 = call i33 @_ssdm_op_PartSelect.i33.i101.i32.i32(i101 %neg_mul, i32 68, i32 100)" [mixer.cpp:79]
ST_21 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_89 = sext i33 %tmp_100 to i51" [mixer.cpp:79]
ST_21 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_90 = sext i33 %tmp_101 to i51" [mixer.cpp:79]
ST_21 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_91 = select i1 %tmp_99, i51 %tmp_89, i51 %tmp_90" [mixer.cpp:79]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 261 [1/1] (2.59ns) (out node of the LUT)   --->   "%neg_ti = sub i51 0, %tmp_91" [mixer.cpp:79]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 3.50ns
ST_22 : Operation 262 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %m_V, i16 %p_Val2_3, i2 -1)" [mixer.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_2)   --->   "%tmp_30 = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %p_Val2_14_2, i32 15, i32 30)" [mixer.cpp:80]
ST_22 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_2)   --->   "%phitmp_2_cast = select i1 %tmp_78, i16 0, i16 32440" [mixer.cpp:80]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_2)   --->   "%tmp_54 = or i1 %tmp_78, %tmp_27_2" [mixer.cpp:80]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 266 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Val2_15_2 = select i1 %tmp_54, i16 %phitmp_2_cast, i16 %tmp_30" [mixer.cpp:80]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 267 [1/1] (2.43ns)   --->   "%tmp_27_3 = icmp sgt i19 %scaled_power_V_3, 32440" [mixer.cpp:80]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_5)   --->   "%tmp_37 = select i1 %tmp_99, i51 %neg_ti, i51 %tmp_90" [mixer.cpp:79]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_5)   --->   "%tmp_21_5 = sext i51 %tmp_37 to i55" [mixer.cpp:79]
ST_22 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14_5)   --->   "%tmp_248_5_cast = zext i55 %tmp_21_5 to i56" [mixer.cpp:79]
ST_22 : Operation 271 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_14_5 = add i56 %tmp_21_cast, %tmp_248_5_cast" [mixer.cpp:79]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 272 [1/1] (0.00ns)   --->   "%scaled_power_V_5 = call i19 @_ssdm_op_PartSelect.i19.i56.i32.i32(i56 %p_Val2_14_5, i32 15, i32 33)" [mixer.cpp:79]
ST_22 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %p_Val2_14_5, i32 33)" [mixer.cpp:80]

 <State 23> : 3.50ns
ST_23 : Operation 274 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %m_V, i16 %p_Val2_15_1, i2 -1)" [mixer.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_3)   --->   "%tmp_33 = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %p_Val2_14_3, i32 15, i32 30)" [mixer.cpp:80]
ST_23 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_3)   --->   "%phitmp_3_cast = select i1 %tmp_94, i16 0, i16 32440" [mixer.cpp:80]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_3)   --->   "%tmp_55 = or i1 %tmp_94, %tmp_27_3" [mixer.cpp:80]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 278 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Val2_15_3 = select i1 %tmp_55, i16 %phitmp_3_cast, i16 %tmp_33" [mixer.cpp:80]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 279 [1/1] (2.43ns)   --->   "%tmp_27_5 = icmp sgt i19 %scaled_power_V_5, 32440" [mixer.cpp:80]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 3.50ns
ST_24 : Operation 280 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %m_V, i16 %p_Val2_15_2, i2 -1)" [mixer.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_5)   --->   "%tmp_38 = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %p_Val2_14_5, i32 15, i32 30)" [mixer.cpp:80]
ST_24 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_5)   --->   "%phitmp_5_cast = select i1 %tmp_102, i16 0, i16 32440" [mixer.cpp:80]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_15_5)   --->   "%tmp_57 = or i1 %tmp_102, %tmp_27_5" [mixer.cpp:80]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 284 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Val2_15_5 = select i1 %tmp_57, i16 %phitmp_5_cast, i16 %tmp_38" [mixer.cpp:80]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 25> : 3.50ns
ST_25 : Operation 285 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %m_V, i16 %p_Val2_15_3, i2 -1)" [mixer.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 26> : 3.50ns
ST_26 : Operation 286 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %m_V, i16 %p_Val2_15_4, i2 -1)" [mixer.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 27> : 3.50ns
ST_27 : Operation 287 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %m_V, i16 %p_Val2_15_5, i2 -1)" [mixer.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 28> : 3.50ns
ST_28 : Operation 288 [5/5] (3.50ns)   --->   "%m_V_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %m_V)" [mixer.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 29> : 3.50ns
ST_29 : Operation 289 [4/5] (3.50ns)   --->   "%m_V_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %m_V)" [mixer.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 30> : 3.50ns
ST_30 : Operation 290 [3/5] (3.50ns)   --->   "%m_V_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %m_V)" [mixer.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 31> : 3.50ns
ST_31 : Operation 291 [2/5] (3.50ns)   --->   "%m_V_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %m_V)" [mixer.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 32> : 3.50ns
ST_32 : Operation 292 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i16]* %regs_in_V), !map !93"
ST_32 : Operation 293 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %m_V), !map !99"
ST_32 : Operation 294 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @mixer_str) nounwind"
ST_32 : Operation 295 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mixer.cpp:66]
ST_32 : Operation 296 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([4 x i16]* %regs_in_V, [1 x i8]* @p_str5, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str5, i32 -1, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5)"
ST_32 : Operation 297 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4 x i16]* %regs_in_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"
ST_32 : Operation 298 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %m_V, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [4 x i8]* @p_str4, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"
ST_32 : Operation 299 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [mixer.cpp:69]
ST_32 : Operation 300 [1/5] (3.50ns)   --->   "%m_V_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %m_V)" [mixer.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 301 [1/1] (0.00ns)   --->   "ret void" [mixer.cpp:82]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('regs_in_V_addr_1', mixer.cpp:72) [23]  (0 ns)
	'load' operation ('regs_in_V_load_1', mixer.cpp:72) on array 'regs_in_V' [24]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('regs_in_V_addr') [5]  (0 ns)
	'load' operation ('regs_in_V_load', mixer.cpp:71) on array 'regs_in_V' [12]  (2.32 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('tmp_9', mixer.cpp:72) [26]  (2.43 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('regs_in_V_load_2', mixer.cpp:73) on array 'regs_in_V' [36]  (2.32 ns)

 <State 5>: 3.89ns
The critical path consists of the following:
	'mul' operation ('tmp_11_cast', mixer.cpp:79) [58]  (3.89 ns)

 <State 6>: 3.89ns
The critical path consists of the following:
	'mul' operation ('tmp_11_cast', mixer.cpp:79) [58]  (3.89 ns)

 <State 7>: 3.89ns
The critical path consists of the following:
	'mul' operation ('tmp_27_cast', mixer.cpp:79) [119]  (3.89 ns)

 <State 8>: 4.85ns
The critical path consists of the following:
	'mul' operation ('mul2', mixer.cpp:79) [98]  (4.85 ns)

 <State 9>: 4.85ns
The critical path consists of the following:
	'mul' operation ('mul2', mixer.cpp:79) [98]  (4.85 ns)

 <State 10>: 4.85ns
The critical path consists of the following:
	'mul' operation ('mul1', mixer.cpp:79) [68]  (4.85 ns)

 <State 11>: 4.85ns
The critical path consists of the following:
	'mul' operation ('mul1', mixer.cpp:79) [68]  (4.85 ns)

 <State 12>: 4.85ns
The critical path consists of the following:
	'mul' operation ('mul1', mixer.cpp:79) [68]  (4.85 ns)

 <State 13>: 4.85ns
The critical path consists of the following:
	'mul' operation ('mul1', mixer.cpp:79) [68]  (4.85 ns)

 <State 14>: 4.85ns
The critical path consists of the following:
	'mul' operation ('mul1', mixer.cpp:79) [68]  (4.85 ns)

 <State 15>: 4.85ns
The critical path consists of the following:
	'mul' operation ('mul1', mixer.cpp:79) [68]  (4.85 ns)

 <State 16>: 4.85ns
The critical path consists of the following:
	'mul' operation ('mul4', mixer.cpp:79) [125]  (4.85 ns)

 <State 17>: 4.85ns
The critical path consists of the following:
	'mul' operation ('mul5', mixer.cpp:79) [151]  (4.85 ns)

 <State 18>: 4.85ns
The critical path consists of the following:
	'mul' operation ('mul', mixer.cpp:79) [201]  (4.85 ns)

 <State 19>: 3.29ns
The critical path consists of the following:
	'select' operation ('tmp_14', mixer.cpp:79) [77]  (0 ns)
	'add' operation ('p_Val2_s_6', mixer.cpp:79) [83]  (3.29 ns)

 <State 20>: 3.29ns
The critical path consists of the following:
	'select' operation ('tmp_29', mixer.cpp:79) [134]  (0 ns)
	'add' operation ('p_Val2_14_2', mixer.cpp:79) [137]  (3.29 ns)

 <State 21>: 3.5ns
The critical path consists of the following:
	bus request on port 'm_V' (mixer.cpp:80) [91]  (3.5 ns)

 <State 22>: 3.5ns
The critical path consists of the following:
	bus write on port 'm_V' (mixer.cpp:80) [92]  (3.5 ns)

 <State 23>: 3.5ns
The critical path consists of the following:
	bus write on port 'm_V' (mixer.cpp:80) [118]  (3.5 ns)

 <State 24>: 3.5ns
The critical path consists of the following:
	bus write on port 'm_V' (mixer.cpp:80) [145]  (3.5 ns)

 <State 25>: 3.5ns
The critical path consists of the following:
	bus write on port 'm_V' (mixer.cpp:80) [171]  (3.5 ns)

 <State 26>: 3.5ns
The critical path consists of the following:
	bus write on port 'm_V' (mixer.cpp:80) [195]  (3.5 ns)

 <State 27>: 3.5ns
The critical path consists of the following:
	bus write on port 'm_V' (mixer.cpp:80) [221]  (3.5 ns)

 <State 28>: 3.5ns
The critical path consists of the following:
	bus access on port 'm_V' (mixer.cpp:80) [222]  (3.5 ns)

 <State 29>: 3.5ns
The critical path consists of the following:
	bus access on port 'm_V' (mixer.cpp:80) [222]  (3.5 ns)

 <State 30>: 3.5ns
The critical path consists of the following:
	bus access on port 'm_V' (mixer.cpp:80) [222]  (3.5 ns)

 <State 31>: 3.5ns
The critical path consists of the following:
	bus access on port 'm_V' (mixer.cpp:80) [222]  (3.5 ns)

 <State 32>: 3.5ns
The critical path consists of the following:
	bus access on port 'm_V' (mixer.cpp:80) [222]  (3.5 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
