Real time: Nov/23/2014 21:07:25

Profiler Stats
--------------
Elapsed_time_in_seconds: 128
Elapsed_time_in_minutes: 2.13333
Elapsed_time_in_hours: 0.0355556
Elapsed_time_in_days: 0.00148148

Virtual_time_in_seconds: 128.16
Virtual_time_in_minutes: 2.136
Virtual_time_in_hours:   0.0356
Virtual_time_in_days:    0.0356

Ruby_current_time: 3122871
Ruby_start_time: 1
Ruby_cycles: 3122870

mbytes_resident: 2914.4
mbytes_total: 2962.83
resident_ratio: 0.983656

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 3.12287e+06 [ 3.12287e+06 3.12287e+06 3.12287e+06 3.12287e+06 3.12287e+06 3.12287e+06 3.12287e+06 3.12287e+06 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 152321
  L1D_cache_total_misses: 42120	(27.6521%)
  L1D_cache_total_demand_misses: 42120
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 42120
  L1D_cache_misses_per_instruction: 42120
  L1D_cache_instructions_per_misses: 2.37417e-05

  L1D_cache_request_type_LD:   52767	(34.642)%
  L1D_cache_request_type_ST:   99554	(65.358)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 152321 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 152321 ]

  L1D_cache_miss_type_LD:   18310	(43.471)%
  L1D_cache_miss_type_ST:   23810	(56.529)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 191786
  L1T_cache_total_misses: 48020	(25.0383%)
  L1T_cache_total_demand_misses: 48020
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 48020
  L1T_cache_misses_per_instruction: 48020
  L1T_cache_instructions_per_misses: 2.08247e-05

  L1T_cache_request_type_LD:   144234	(75.2057)%
  L1T_cache_request_type_ST:   47552	(24.7943)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 191786 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 191786 ]

  L1T_cache_miss_type_LD:   22710	(47.2928)%
  L1T_cache_miss_type_ST:   25310	(52.7072)%

L2_cache cache stats: 
  L2_cache_total_requests: 49824
  L2_cache_total_misses: 5216	(10.4689%)
  L2_cache_total_demand_misses: 5216
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 5216
  L2_cache_misses_per_instruction: 5216
  L2_cache_instructions_per_misses: 0.000191718

  L2_cache_request_type_LD:   18310	(36.7494)%
  L2_cache_request_type_ST:   31514	(63.2506)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 49824 average:     8 | standard deviation: 0 | 0 0 0 0 49824 ]

  L2_cache_miss_type_LD:   990	(18.9801)%
  L2_cache_miss_type_ST:   4226	(81.0199)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 70262
  L2T_cache_total_misses: 7704	(10.9647%)
  L2T_cache_total_demand_misses: 7704
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 7704
  L2T_cache_misses_per_instruction: 7704
  L2T_cache_instructions_per_misses: 0.000129803

  L2T_cache_request_type_LD:   22710	(32.3219)%
  L2T_cache_request_type_ST:   47552	(67.6781)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 70262 average: 24.2427 | standard deviation: 11.225 | 0 0 0 0 22710 0 47552 ]

  L2T_cache_miss_type_LD:   5337	(69.2757)%
  L2T_cache_miss_type_ST:   2367	(30.7243)%


TBE Queries: 196518
Busy TBE Counts: 35016
Busy Controller Counts:
L1TCache-0:9  L1TCache-1:13  L1TCache-2:19  L1TCache-3:0  L1TCache-4:14  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:789  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 4 max: 127 count: 161502 average: 33.7478 | standard deviation: 46.1939 | 82709 8595 2751 2478 2697 2459 2213 1978 2162 2077 1913 1810 1905 2337 2851 4768 983 923 901 887 882 869 858 834 837 816 811 916 1032 1398 6762 16090 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 4 max: 128 count: 344107 average: 10.5129 | standard deviation: 19.252 | 192590 86837 8405 3881 3052 3365 3286 3299 3725 3101 2749 2662 2353 2164 2283 6971 6474 807 604 534 526 507 501 520 546 437 375 362 303 296 315 274 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 8 max: 1468 count: 344107 average: 61.3202 | standard deviation: 149.979 | 231725 0 0 46781 15247 511 43 124 3699 346 408 414 382 390 520 826 3554 636 427 402 401 444 364 355 342 376 359 310 359 377 485 455 412 352 393 364 718 1146 336 3361 890 328 361 487 350 645 361 337 320 316 309 349 304 345 407 473 778 897 756 727 886 1378 1550 1414 1020 696 572 608 563 433 369 380 287 243 186 216 204 177 205 171 174 157 148 145 138 157 151 157 190 142 136 130 109 110 111 89 108 90 111 93 92 102 96 90 76 91 78 92 70 95 71 76 73 66 76 61 66 60 48 40 45 33 23 26 20 12 12 17 11 9 17 10 10 11 16 16 11 16 15 9 13 10 14 15 11 9 5 11 6 2 4 3 2 3 4 1 1 3 3 7 4 3 5 2 1 0 2 2 1 2 1 2 1 3 1 0 0 1 0 2 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 256 max: 1468 count: 197001 average: 56.5171 | standard deviation: 157.432 | 179984 9965 4936 1817 265 34 0 0 0 0 ]
miss_latency_ST: [binsize: 128 max: 1057 count: 147106 average: 67.7524 | standard deviation: 139.116 | 126044 5034 7040 5045 3021 617 236 56 13 0 ]
miss_latency_L1Cache: [binsize: 8 max: 1305 count: 42573 average: 181.549 | standard deviation: 259.536 | 25269 0 0 0 0 17 21 50 234 227 248 235 241 199 139 171 197 223 192 204 185 201 150 151 141 146 148 114 147 126 140 122 132 134 132 135 131 141 114 158 138 131 140 157 143 125 121 122 134 100 121 135 105 140 191 268 503 610 474 403 476 713 592 423 305 216 168 154 119 135 112 120 100 111 90 122 106 88 113 89 94 94 90 91 80 94 93 107 129 96 105 102 80 91 84 76 81 72 89 73 71 87 76 70 63 73 64 75 57 72 57 62 61 60 65 55 57 54 41 30 38 21 14 14 8 3 3 10 2 4 6 3 4 3 5 4 2 3 2 2 4 2 1 3 1 2 0 2 1 1 0 3 0 0 0 0 0 0 0 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_NULL: [binsize: 8 max: 1468 count: 301534 average: 44.3453 | standard deviation: 117.603 | 206456 0 0 46781 15247 494 22 74 3465 119 160 179 141 191 381 655 3357 413 235 198 216 243 214 204 201 230 211 196 212 251 345 333 280 218 261 229 587 1005 222 3203 752 197 221 330 207 520 240 215 186 216 188 214 199 205 216 205 275 287 282 324 410 665 958 991 715 480 404 454 444 298 257 260 187 132 96 94 98 89 92 82 80 63 58 54 58 63 58 50 61 46 31 28 29 19 27 13 27 18 22 20 21 15 20 20 13 18 14 17 13 23 14 14 12 6 11 6 9 6 7 10 7 12 9 12 12 9 9 7 9 5 11 7 6 8 11 12 9 13 13 7 9 8 13 12 10 7 5 9 5 1 4 0 2 3 4 1 1 3 3 7 3 3 4 1 1 0 2 2 1 2 1 2 1 3 1 0 0 1 0 2 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 4 max: 128 count: 344107 average: 10.5129 | standard deviation: 19.252 | 192590 86837 8405 3881 3052 3365 3286 3299 3725 3101 2749 2662 2353 2164 2283 6971 6474 807 604 534 526 507 501 520 546 437 375 362 303 296 315 274 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 5 count: 83762 average: 2.1512 | standard deviation: 0.58862 | 0 7381 57863 17216 1076 226 ]
Sequencer_1: [binsize: 4 max: 128 count: 68559 average: 37.5944 | standard deviation: 28.6108 | 9274 3252 3944 3571 2753 3143 3052 3046 3480 2836 2535 2448 2103 1956 2000 6232 6024 807 604 534 526 507 501 520 546 437 375 362 303 296 315 274 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 2 max: 64 count: 9785 average: 7.8184 | standard deviation: 10.8402 | 23 88 6762 2167 32 14 17 22 20 19 15 15 16 16 19 20 18 25 28 19 15 21 27 24 44 33 20 22 35 36 44 71 38 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_1: [binsize: 2 max: 64 count: 24780 average: 3.47825 | standard deviation: 6.18811 | 1740 19324 3001 203 14 16 15 14 14 14 14 14 14 14 14 14 14 14 14 14 16 16 16 16 14 12 12 12 14 16 22 52 67 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_2: [binsize: 2 max: 64 count: 28373 average: 4.9766 | standard deviation: 8.69395 | 3327 10027 11179 2760 52 20 20 25 25 24 22 26 35 25 24 51 34 22 19 33 18 15 18 17 25 22 26 33 32 34 55 144 184 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_3: [binsize: 2 max: 52 count: 57245 average: 6.02678 | standard deviation: 3.26575 | 617 3095 18530 29962 4077 133 81 81 79 54 37 37 35 34 38 38 40 36 37 51 32 34 23 17 19 23 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_4: [binsize: 2 max: 64 count: 71603 average: 2.94759 | standard deviation: 6.45195 | 21326 41289 6576 1143 82 21 19 16 25 25 18 24 17 28 18 17 22 20 24 26 19 28 24 32 33 25 37 41 44 72 104 247 161 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 16 max: 712 count: 224534 average: 105.127 | standard deviation: 149.706 | 6004 135522 15599 5038 3114 2639 2282 2219 2047 1901 1830 1646 2009 1669 1380 1287 1242 1173 1127 1114 1130 1106 1135 1116 1255 2167 4022 7250 8503 4052 969 399 181 60 44 39 32 23 18 29 62 73 23 3 1 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 16 max: 712 count: 92610 average: 49.4582 | standard deviation: 83.2683 | 2865 67997 9853 1984 939 660 483 416 412 384 443 421 440 393 340 317 335 329 294 269 288 283 246 217 221 273 281 307 315 172 55 31 28 26 21 24 20 20 17 29 62 73 23 3 1 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 16 max: 609 count: 131924 average: 144.207 | standard deviation: 171.974 | 3139 67525 5746 3054 2175 1979 1799 1803 1635 1517 1387 1225 1569 1276 1040 970 907 844 833 845 842 823 889 899 1034 1894 3741 6943 8188 3880 914 368 153 34 23 15 12 3 1 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 2 max: 67 count: 12106 average: 20.9019 | standard deviation: 5.56736 | 0 0 0 0 434 4 1 1 0 4428 6179 212 99 92 101 83 73 46 37 64 43 11 27 32 24 14 30 10 6 17 10 4 8 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_3_delay_cycles: [binsize: 16 max: 712 count: 80504 average: 53.7524 | standard deviation: 88.4904 | 2425 56803 9520 1869 915 660 483 416 412 384 443 421 440 393 340 317 335 329 294 269 288 283 246 217 221 273 281 307 315 172 55 31 28 26 21 24 20 20 17 29 62 73 23 3 1 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 118
system_time: 9
page_reclaims: 746369
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 600

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 26080
L2_TO_L2T_MSG = 7704
L2_DATA_GX = 71635
L2T_TO_L1T_DATA = 90840
L1_DATA_GX = 19520
L2_TO_L2T_ACK = 9144
L2T_TO_L1T_MSG = 47552
L2_DATA_S = 115695
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 815
L1_MSG = 0
L2_COHMSG_FWD = 10652
L1_DATA_F = 3680
L1_DATA_PX = 161695
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 190208
L2_MSG = 0
L2_COHMSG_INV = 1454
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 28510
L2_ATOMIC = 0
L2_TO_L2T_DATA = 38520
L1_DATA = 0
L1_COHMSG = 103428
L1_COHMSG_INVACK = 14
L1T_TO_L2T_MSG = 22710
----------------------
total_flits_messages = 949856
----------------------

DMA = 212865
DATA_GX_OW = 95184
DATA_PX_C = 129356
DATA_PX_D = 32339
DATA_GX_C = 23796
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:83762 full:0 size:[binsize: 1 max: 4 count: 83762 average: 1.44779 | standard deviation: 0.668651 | 0 54027 22557 6583 595 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:68559 full:0 size:[binsize: 2 max: 88 count: 68559 average: 18.7282 | standard deviation: 19.0687 | 17202 8750 2477 2228 1954 1881 1565 1503 1463 1518 1522 1515 1630 1676 1636 1616 1573 1469 1464 1397 1256 1221 1201 1162 1069 1005 957 908 870 879 842 750 325 8 9 9 9 8 8 8 6 4 3 2 1 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=18975 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=42035 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=39162 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=26700 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=86046 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=8829 [L2TCache]=0 [L2Cache]=3000 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=61003 [L2TCache]=0 [L2Cache]=11394 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=68560 [L2TCache]=0 [L2Cache]=24406 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=5 [Directory]=1 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=874 [L2Cache]=0 [L1Cache]=30794 [Directory]=1400 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=8517 [L2Cache]=0 [L1Cache]=94585 [Directory]=2060 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=14477 [L2Cache]=0 [L1Cache]=102562 [Directory]=1755 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=6595 [L2Cache]=31120 [L1Cache]=22960 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=24905 [L2Cache]=196020 [L1Cache]=254 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6525 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6525 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6515 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6515 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.0146136 flits/cycle
total_flits_on_link = 3012009
-------------
Total VC Load [0] = 196919 flits
Total VC Load [1] = 187261 flits
Total VC Load [2] = 181248 flits
Total VC Load [3] = 168544 flits
Total VC Load [4] = 19774 flits
Total VC Load [5] = 19701 flits
Total VC Load [6] = 19553 flits
Total VC Load [7] = 19332 flits
Total VC Load [8] = 4553 flits
Total VC Load [9] = 4577 flits
Total VC Load [10] = 4571 flits
Total VC Load [11] = 4557 flits
Total VC Load [12] = 332536 flits
Total VC Load [13] = 328283 flits
Total VC Load [14] = 319186 flits
Total VC Load [15] = 307163 flits
Total VC Load [16] = 47920 flits
Total VC Load [17] = 47924 flits
Total VC Load [18] = 47863 flits
Total VC Load [19] = 47924 flits
Total VC Load [20] = 106746 flits
Total VC Load [21] = 106238 flits
Total VC Load [22] = 106542 flits
Total VC Load [23] = 106310 flits
Total VC Load [24] = 69260 flits
Total VC Load [25] = 69507 flits
Total VC Load [26] = 69255 flits
Total VC Load [27] = 68762 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.0630571 flits/cycle 
Average VC Load [1] = 0.0599644 flits/cycle 
Average VC Load [2] = 0.0580389 flits/cycle 
Average VC Load [3] = 0.0539709 flits/cycle 
Average VC Load [4] = 0.006332 flits/cycle 
Average VC Load [5] = 0.00630862 flits/cycle 
Average VC Load [6] = 0.00626123 flits/cycle 
Average VC Load [7] = 0.00619046 flits/cycle 
Average VC Load [8] = 0.00145795 flits/cycle 
Average VC Load [9] = 0.00146564 flits/cycle 
Average VC Load [10] = 0.00146372 flits/cycle 
Average VC Load [11] = 0.00145923 flits/cycle 
Average VC Load [12] = 0.106484 flits/cycle 
Average VC Load [13] = 0.105122 flits/cycle 
Average VC Load [14] = 0.102209 flits/cycle 
Average VC Load [15] = 0.0983592 flits/cycle 
Average VC Load [16] = 0.0153449 flits/cycle 
Average VC Load [17] = 0.0153461 flits/cycle 
Average VC Load [18] = 0.0153266 flits/cycle 
Average VC Load [19] = 0.0153461 flits/cycle 
Average VC Load [20] = 0.034182 flits/cycle 
Average VC Load [21] = 0.0340193 flits/cycle 
Average VC Load [22] = 0.0341167 flits/cycle 
Average VC Load [23] = 0.0340424 flits/cycle 
Average VC Load [24] = 0.0221783 flits/cycle 
Average VC Load [25] = 0.0222574 flits/cycle 
Average VC Load [26] = 0.0221767 flits/cycle 
Average VC Load [27] = 0.0220188 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 19.6883
-------------
Dynamic_Link_Power = 0.106875
Static_Link_Power = 0.733365
Total_Link_Power = 0.84024
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00610767, Crossbar: 0.00689665, VC allocator: 0.000757959, SW allocator: 0.00284679, Clock: 0.153216, Total: 0.169825
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.70873
Dynamic_Router_Power = 0.169825
Static_Router_Power = 1.53891
Total_Router_Power = 1.70873
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.2767
Total_Static_Power = 2.27227
Total_Power = 2.54897
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  144234
L1_WThru  47552
L1_Atomic  0
L1_Replacement  3733
Data  0
Data_Done  22710
Ack  0
Ack_Done  47552
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  22710
I  L1_WThru  25310
I  L1_Atomic  0 <-- 
I  L1_Replacement  3723

S  Load  121524
S  L1_WThru  22242
S  L1_Atomic  0 <-- 
S  L1_Replacement  10

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  22710

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  26685
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  20867

 --- L2TCache ---
 - Event Counts -
L1_GETS  22710
L1_Write  25310
L1_Upgrade_T  22046
L1_Upgrade_NT  196
L2_Atomic  0
L2_Expire  1
L2_Replacement  0
L2_Replacement_clean  0
Data  534
Data_all_Acks  7170
Ack  906
Ack_all  534
WB_Ack  7704
Fwd_GETX  5565
Fwd_GETS  2139
Inv  0

 - Transitions -
NP  L1_GETS  5337
NP  L1_Write  2367
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  17371
E  L1_Write  22943
E  L1_Upgrade_NT  196
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  5564
E  Fwd_GETS  2139
E  Inv  0 <-- 

S  L1_GETS  2
S  L1_Upgrade_T  22046
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  1
S  Fwd_GETS  0 <-- 
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  534
IS  Data_all_Acks  4803
IS  Ack  906
IS  Ack_all  534

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  2367
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  1
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  7704
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  18310
L1_GETX  31500
L1_UPGRADE  14
L1_PUTX  28496
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  5216
WB_Data  736
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  736
Unblock_Cancel  0
Exclusive_Unblock  49086
PUTX_ACC  3782
DATA_ACC  3922

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  990
NP  L1_GETX  4226
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  720
SS  L1_UPGRADE  14
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  14445
M  L1_GETX  11073
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  2875
MT  L1_GETX  15481
MT  L1_PUTX  28496
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  990

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  4226

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  734

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  48352
MT_MB  PUTX_ACC  1644
MT_MB  DATA_ACC  3921

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  687
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  49
MT_IIB  PUTX_ACC  2138
MT_IIB  DATA_ACC  1

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  49
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  687

 --- L1Cache ---
 - Event Counts -
Load  52767
Ifetch  0
Store  99554
Inv  1454
L1_Replacement  31799
Fwd_GETX  9916
Fwd_GETS  736
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  23139
DataS_fromL1  736
Data_all_Acks  18231
Ack  14
Ack_all  14
WB_Ack  28496

 - Transitions -
NP  Load  17762
NP  Ifetch  0 <-- 
NP  Store  18133
NP  Inv  8
NP  L1_Replacement  0 <-- 

I  Load  548
I  Ifetch  0 <-- 
I  Store  5663
I  Inv  0 <-- 
I  L1_Replacement  3294

S  Load  28
S  Ifetch  0 <-- 
S  Store  14
S  Inv  1446
S  L1_Replacement  9

E  Load  7191
E  Ifetch  0 <-- 
E  Store  4347
E  Inv  0 <-- 
E  L1_Replacement  10652
E  Fwd_GETX  1916
E  Fwd_GETS  1
E  Fwd_GET_INSTR  0 <-- 

M  Load  27238
M  Ifetch  0 <-- 
M  Store  71397
M  Inv  0 <-- 
M  L1_Replacement  17844
M  Fwd_GETX  8000
M  Fwd_GETS  735
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  17574
IS  DataS_fromL1  736
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  5565
IM  Data_all_Acks  18231
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  14
SM  Ack_all  14

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  28496

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  5216
Data  0

 - Transitions -
I  Fetch  5216
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:5751 full:0 size:[binsize: 2 max: 60 count: 5751 average: 3.11963 | standard deviation: 8.37892 | 4655 665 42 25 22 20 16 14 14 14 14 14 15 14 15 14 13 12 12 12 12 12 17 20 14 10 10 11 12 8 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:12806 full:0 size:[binsize: 2 max: 60 count: 12806 average: 2.09425 | standard deviation: 6.16344 | 11206 1170 27 18 16 15 14 14 14 14 14 14 14 14 15 16 15 14 14 14 14 14 18 24 18 12 12 12 12 12 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:12720 full:0 size:[binsize: 2 max: 60 count: 12720 average: 2.09678 | standard deviation: 6.06099 | 11093 1166 39 24 22 18 17 18 16 14 14 14 14 14 14 18 16 14 14 14 14 14 14 24 21 14 13 12 12 6 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:12243 full:0 size:[binsize: 1 max: 48 count: 12243 average: 2.14972 | standard deviation: 5.21855 | 0 10145 1370 154 24 14 14 14 14 13 13 13 16 16 16 20 19 20 18 15 14 13 13 13 13 13 13 15 16 16 16 13 13 13 12 12 12 12 10 10 7 7 6 6 6 6 6 6 3 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:26742 full:0 size:[binsize: 2 max: 60 count: 26742 average: 1.83412 | standard deviation: 4.20359 | 17949 8260 76 46 34 22 20 18 19 22 17 13 12 12 13 14 13 12 12 12 12 12 17 22 17 12 12 12 12 12 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:5751 full:0 size:[binsize: 1 max: 2 count: 5751 average: 1.03234 | standard deviation: 0.17693 | 0 5565 186 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:12806 full:0 size:[binsize: 1 max: 2 count: 12806 average: 1.01554 | standard deviation: 0.12372 | 0 12607 199 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:12720 full:0 size:[binsize: 1 max: 2 count: 12720 average: 1.0147 | standard deviation: 0.120603 | 0 12533 187 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:12243 full:0 size:[binsize: 1 max: 2 count: 12243 average: 1.01462 | standard deviation: 0.120243 | 0 12064 179 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:26742 full:0 size:[binsize: 1 max: 2 count: 26742 average: 1.00516 | standard deviation: 0.0718374 | 0 26604 138 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:4695 full:0 size:[binsize: 1 max: 4 count: 4695 average: 1.0541 | standard deviation: 0.237603 | 0 4452 233 9 1 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:34702 full:0 size:[binsize: 1 max: 4 count: 34702 average: 1.20846 | standard deviation: 0.442478 | 0 27987 6211 489 15 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:30865 full:0 size:[binsize: 1 max: 10 count: 30865 average: 1.3387 | standard deviation: 0.588797 | 0 21708 8090 989 28 12 8 8 12 8 2 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:4695 full:0 size:[binsize: 1 max: 2 count: 4695 average: 1.03514 | standard deviation: 0.184624 | 0 4530 165 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:34702 full:0 size:[binsize: 1 max: 2 count: 34702 average: 1.04527 | standard deviation: 0.20791 | 0 33131 1571 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:30865 full:0 size:[binsize: 1 max: 2 count: 30865 average: 1.04452 | standard deviation: 0.206256 | 0 29491 1374 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:438 full:0 size:[binsize: 1 max: 36 count: 438 average: 17.5936 | standard deviation: 9.90389 | 0 24 33 11 5 5 5 13 17 5 5 5 5 11 11 15 13 11 10 9 24 22 13 17 18 17 21 18 17 12 8 12 10 8 6 1 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:4043 full:0 size:[binsize: 1 max: 36 count: 4043 average: 5.78556 | standard deviation: 8.55593 | 0 2006 596 222 114 57 104 113 69 20 22 16 18 30 32 45 24 21 17 19 52 43 26 22 23 48 45 41 34 29 37 38 30 13 11 4 2 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:7005 full:0 size:[binsize: 1 max: 36 count: 7005 average: 3.61884 | standard deviation: 6.16739 | 0 4507 1006 257 119 60 50 78 102 39 42 32 37 48 64 66 31 29 27 27 72 52 25 22 22 29 33 30 25 13 15 8 10 11 8 6 3 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:426 full:0 size:[binsize: 1 max: 40 count: 426 average: 19.5376 | standard deviation: 11.4717 | 0 12 12 16 17 12 9 11 11 10 8 11 10 11 7 11 12 9 12 11 11 9 12 12 8 11 11 9 11 13 10 12 9 14 9 10 15 16 5 5 2 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:969 full:0 size:[binsize: 1 max: 48 count: 969 average: 24.1207 | standard deviation: 14.1197 | 0 46 20 26 26 16 13 16 18 16 20 16 17 15 17 26 23 17 12 18 23 20 22 20 19 22 18 23 15 22 23 26 18 22 19 22 25 24 20 20 18 17 16 20 17 20 22 23 15 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:2527 full:0 size:[binsize: 1 max: 48 count: 2527 average: 27.2968 | standard deviation: 14.9541 | 0 45 50 69 67 39 35 28 50 43 44 42 46 43 51 41 51 48 54 47 51 44 42 39 37 42 34 41 41 38 30 39 44 39 35 46 43 36 39 49 47 58 89 137 139 145 117 63 30 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:432 full:0 size:[binsize: 1 max: 2 count: 432 average: 1.0787 | standard deviation: 0.272481 | 0 398 34 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:2506 full:0 size:[binsize: 1 max: 3 count: 2506 average: 1.03392 | standard deviation: 0.186361 | 0 2423 81 2 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:4766 full:0 size:[binsize: 1 max: 3 count: 4766 average: 1.03294 | standard deviation: 0.179775 | 0 4610 155 1 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:432 full:0 size:[binsize: 1 max: 2 count: 432 average: 1.37963 | standard deviation: 0.486476 | 0 268 164 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:2506 full:0 size:[binsize: 1 max: 2 count: 2506 average: 1.17877 | standard deviation: 0.383283 | 0 2058 448 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:4766 full:0 size:[binsize: 1 max: 2 count: 4766 average: 1.1901 | standard deviation: 0.392479 | 0 3860 906 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:868 full:0 size:[binsize: 1 max: 2 count: 868 average: 1.04263 | standard deviation: 0.203771 | 0 831 37 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:5442 full:0 size:[binsize: 1 max: 2 count: 5442 average: 1.04024 | standard deviation: 0.196925 | 0 5223 219 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:10538 full:0 size:[binsize: 1 max: 2 count: 10538 average: 1.05115 | standard deviation: 0.220433 | 0 9999 539 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:1400 full:0 size:[binsize: 1 max: 1 count: 1400 average:     1 | standard deviation: 0 | 0 1400 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:2060 full:0 size:[binsize: 1 max: 2 count: 2060 average: 1.00049 | standard deviation: 0.022038 | 0 2059 1 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:1755 full:0 size:[binsize: 1 max: 1 count: 1755 average:     1 | standard deviation: 0 | 0 1755 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:881 full:0 size:[binsize: 1 max: 28 count: 881 average: 7.1975 | standard deviation: 7.74934 | 0 202 228 106 7 11 17 10 6 12 17 25 18 13 17 16 20 13 19 15 14 16 21 18 21 15 2 1 1 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:4744 full:0 size:[binsize: 1 max: 28 count: 4744 average: 3.15662 | standard deviation: 4.58179 | 0 2549 1032 385 76 57 62 52 30 43 46 39 39 43 48 35 31 30 23 24 11 19 20 19 14 11 4 1 1 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:13465 full:0 size:[binsize: 1 max: 27 count: 13465 average: 2.6958 | standard deviation: 4.37993 | 0 8844 2457 505 112 130 136 101 71 80 102 89 74 61 74 77 51 53 62 58 58 63 60 60 56 23 7 1 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:9873 full:0 size:[binsize: 2 max: 50 count: 9873 average: 2.49286 | standard deviation: 5.29194 | 6059 2965 312 132 50 20 28 21 27 22 26 17 13 20 19 14 18 19 13 13 12 14 14 14 10 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:32283 full:0 size:[binsize: 2 max: 89 count: 32283 average: 6.45306 | standard deviation: 14.2838 | 15030 10982 1117 416 464 478 301 217 154 138 137 136 120 115 119 109 89 109 128 118 135 102 102 114 137 106 92 83 59 73 58 58 57 61 82 86 103 82 68 64 40 15 11 13 5 0 0 0 0 0 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:33215 full:0 size:[binsize: 2 max: 87 count: 33215 average: 4.00126 | standard deviation: 8.52155 | 16773 10360 1860 832 496 427 363 321 241 155 116 84 75 81 71 78 75 62 64 65 67 72 61 69 67 64 21 11 12 9 18 37 18 6 3 3 4 15 14 6 17 10 5 7 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:5675 full:0 size:[binsize: 1 max: 2 count: 5675 average: 1.12987 | standard deviation: 0.336374 | 0 4938 737 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:18486 full:0 size:[binsize: 1 max: 2 count: 18486 average: 1.11241 | standard deviation: 0.315928 | 0 16408 2078 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:25660 full:0 size:[binsize: 1 max: 2 count: 25660 average: 1.07701 | standard deviation: 0.26662 | 0 23684 1976 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:9887 full:0 size:[binsize: 1 max: 2 count: 9887 average: 1.07454 | standard deviation: 0.262845 | 0 9150 737 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:33336 full:0 size:[binsize: 1 max: 2 count: 33336 average: 1.11654 | standard deviation: 0.320913 | 0 29451 3885 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:38878 full:0 size:[binsize: 1 max: 2 count: 38878 average: 1.11281 | standard deviation: 0.316403 | 0 34492 4386 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:1835 full:0 size:[binsize: 1 max: 2 count: 1835 average: 1.01362 | standard deviation: 0.116754 | 0 1810 25 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:3245 full:0 size:[binsize: 1 max: 2 count: 3245 average: 1.01849 | standard deviation: 0.134861 | 0 3185 60 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:4793 full:0 size:[binsize: 1 max: 2 count: 4793 average: 1.03902 | standard deviation: 0.193811 | 0 4606 187 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:11329 full:0 size:[binsize: 1 max: 4 count: 11329 average: 1.23771 | standard deviation: 0.426749 | 0 8640 2686 2 1 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:59287 full:0 size:[binsize: 4 max: 124 count: 59287 average: 70.0294 | standard deviation: 41.7048 | 3972 2383 1925 1507 1592 1478 1435 1312 1188 1167 1210 1799 1264 1100 1125 1093 855 813 822 840 863 940 1097 1297 908 1338 4460 9287 8519 1111 487 100 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:7225 full:0 size:[binsize: 4 max: 117 count: 7225 average: 13.732 | standard deviation: 26.2571 | 5110 142 144 155 147 116 127 105 108 90 91 118 118 46 52 43 43 41 40 32 24 24 27 26 32 25 27 40 126 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:5617 full:0 size:[binsize: 2 max: 58 count: 5617 average: 14.3429 | standard deviation: 15.1701 | 1776 574 197 180 188 210 196 189 172 174 153 138 127 110 102 108 104 109 92 92 96 134 200 131 29 16 7 7 4 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:8645 full:0 size:[binsize: 1 max: 1 count: 8645 average:     1 | standard deviation: 0 | 0 8645 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:33475 full:0 size:[binsize: 1 max: 3 count: 33475 average: 1.1701 | standard deviation: 0.393758 | 0 28013 5230 232 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:6491 full:0 size:[binsize: 1 max: 2 count: 6491 average: 1.07564 | standard deviation: 0.264488 | 0 6000 491 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:5615 full:0 size:[binsize: 1 max: 2 count: 5615 average: 1.20178 | standard deviation: 0.401502 | 0 4482 1133 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:11338 full:0 size:[binsize: 1 max: 1 count: 11338 average:     1 | standard deviation: 0 | 0 11338 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:59292 full:0 size:[binsize: 1 max: 2 count: 59292 average: 1.15815 | standard deviation: 0.364907 | 0 49915 9377 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 1 count: 1305 average:     1 | standard deviation: 0 | 0 1305 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 1 count: 1305 average:     1 | standard deviation: 0 | 0 1305 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 1 count: 1303 average:     1 | standard deviation: 0 | 0 1303 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 1 count: 1303 average:     1 | standard deviation: 0 | 0 1303 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 2 count: 1305 average: 1.00383 | standard deviation: 0.0619222 | 0 1300 5 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 2 count: 1305 average: 1.00307 | standard deviation: 0.0553849 | 0 1301 4 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 2 count: 1303 average: 1.0046 | standard deviation: 0.0678844 | 0 1297 6 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 2 count: 1303 average: 1.00384 | standard deviation: 0.0619697 | 0 1298 5 ]
