Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Thu Jul 16 16:02:52 2020
| Host              : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file uart_test_timing_summary_routed.rpt -pb uart_test_timing_summary_routed.pb -rpx uart_test_timing_summary_routed.rpx -warn_on_violation
| Design            : uart_test
| Device            : xazu5ev-sfvc784
| Speed File        : -1  PRODUCTION 1.28 05-08-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.477        0.000                      0                  190        0.033        0.000                      0                  190        2.225        0.000                       0                   124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk_p  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p           2.477        0.000                      0                  190        0.033        0.000                      0                  190        2.225        0.000                       0                   124  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 wait_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wait_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.475ns (19.069%)  route 2.016ns (80.931%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 7.234 - 5.000 ) 
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.667ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.607ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.621     2.556    sys_clk_BUFG
    SLICE_X22Y74         FDCE                                         r  wait_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.652 r  wait_cnt_reg[15]/Q
                         net (fo=2, routed)           0.977     3.629    wait_cnt_reg_n_0_[15]
    SLICE_X21Y74         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     3.779 r  wait_cnt_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.807    wait_cnt_reg[16]_i_2_n_0
    SLICE_X21Y75         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     3.936 r  wait_cnt_reg[24]_i_2/O[6]
                         net (fo=1, routed)           0.951     4.887    in11[23]
    SLICE_X22Y75         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     4.987 r  wait_cnt[23]_i_1/O
                         net (fo=1, routed)           0.060     5.047    wait_cnt[23]_i_1_n_0
    SLICE_X22Y75         FDCE                                         r  wait_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.433     7.234    sys_clk_BUFG
    SLICE_X22Y75         FDCE                                         r  wait_cnt_reg[23]/C
                         clock pessimism              0.298     7.532    
                         clock uncertainty           -0.035     7.497    
    SLICE_X22Y75         FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.524    wait_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          7.524    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.494ns  (required time - arrival time)
  Source:                 wait_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wait_cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.519ns (21.063%)  route 1.945ns (78.937%))
  Logic Levels:           4  (CARRY8=3 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 7.224 - 5.000 ) 
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.667ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.607ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.621     2.556    sys_clk_BUFG
    SLICE_X22Y74         FDCE                                         r  wait_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.652 r  wait_cnt_reg[15]/Q
                         net (fo=2, routed)           0.977     3.629    wait_cnt_reg_n_0_[15]
    SLICE_X21Y74         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     3.779 r  wait_cnt_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.807    wait_cnt_reg[16]_i_2_n_0
    SLICE_X21Y75         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.830 r  wait_cnt_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.858    wait_cnt_reg[24]_i_2_n_0
    SLICE_X21Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     3.944 r  wait_cnt_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.890     4.834    in11[27]
    SLICE_X22Y76         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     4.998 r  wait_cnt[27]_i_1/O
                         net (fo=1, routed)           0.022     5.020    wait_cnt[27]_i_1_n_0
    SLICE_X22Y76         FDCE                                         r  wait_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.423     7.224    sys_clk_BUFG
    SLICE_X22Y76         FDCE                                         r  wait_cnt_reg[27]/C
                         clock pessimism              0.298     7.522    
                         clock uncertainty           -0.035     7.487    
    SLICE_X22Y76         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.514    wait_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          7.514    
                         arrival time                          -5.020    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.507ns  (required time - arrival time)
  Source:                 wait_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wait_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.448ns (18.234%)  route 2.009ns (81.766%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.230ns = ( 7.230 - 5.000 ) 
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.667ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.429ns (routing 0.607ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.621     2.556    sys_clk_BUFG
    SLICE_X22Y74         FDCE                                         r  wait_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.652 r  wait_cnt_reg[15]/Q
                         net (fo=2, routed)           0.977     3.629    wait_cnt_reg_n_0_[15]
    SLICE_X21Y74         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     3.779 r  wait_cnt_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.807    wait_cnt_reg[16]_i_2_n_0
    SLICE_X21Y75         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     3.911 r  wait_cnt_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.945     4.856    in11[20]
    SLICE_X22Y75         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     4.954 r  wait_cnt[20]_i_1/O
                         net (fo=1, routed)           0.059     5.013    wait_cnt[20]_i_1_n_0
    SLICE_X22Y75         FDCE                                         r  wait_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.429     7.230    sys_clk_BUFG
    SLICE_X22Y75         FDCE                                         r  wait_cnt_reg[20]/C
                         clock pessimism              0.298     7.528    
                         clock uncertainty           -0.035     7.493    
    SLICE_X22Y75         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.520    wait_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          7.520    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                  2.507    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 wait_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wait_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.475ns (19.333%)  route 1.982ns (80.667%))
  Logic Levels:           4  (CARRY8=3 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 7.234 - 5.000 ) 
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.667ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.607ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.621     2.556    sys_clk_BUFG
    SLICE_X22Y74         FDCE                                         r  wait_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.652 r  wait_cnt_reg[15]/Q
                         net (fo=2, routed)           0.977     3.629    wait_cnt_reg_n_0_[15]
    SLICE_X21Y74         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     3.779 r  wait_cnt_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.807    wait_cnt_reg[16]_i_2_n_0
    SLICE_X21Y75         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.830 r  wait_cnt_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.858    wait_cnt_reg[24]_i_2_n_0
    SLICE_X21Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     3.930 r  wait_cnt_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.927     4.857    in11[25]
    SLICE_X22Y75         LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     4.991 r  wait_cnt[25]_i_1/O
                         net (fo=1, routed)           0.022     5.013    wait_cnt[25]_i_1_n_0
    SLICE_X22Y75         FDCE                                         r  wait_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.433     7.234    sys_clk_BUFG
    SLICE_X22Y75         FDCE                                         r  wait_cnt_reg[25]/C
                         clock pessimism              0.298     7.532    
                         clock uncertainty           -0.035     7.497    
    SLICE_X22Y75         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     7.524    wait_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          7.524    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.551ns  (required time - arrival time)
  Source:                 wait_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wait_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.496ns (20.555%)  route 1.917ns (79.445%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.230ns = ( 7.230 - 5.000 ) 
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.667ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.429ns (routing 0.607ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.621     2.556    sys_clk_BUFG
    SLICE_X22Y74         FDCE                                         r  wait_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.652 r  wait_cnt_reg[15]/Q
                         net (fo=2, routed)           0.977     3.629    wait_cnt_reg_n_0_[15]
    SLICE_X21Y74         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     3.779 r  wait_cnt_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.807    wait_cnt_reg[16]_i_2_n_0
    SLICE_X21Y75         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     3.893 r  wait_cnt_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.890     4.783    in11[19]
    SLICE_X22Y75         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     4.947 r  wait_cnt[19]_i_1/O
                         net (fo=1, routed)           0.022     4.969    wait_cnt[19]_i_1_n_0
    SLICE_X22Y75         FDCE                                         r  wait_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.429     7.230    sys_clk_BUFG
    SLICE_X22Y75         FDCE                                         r  wait_cnt_reg[19]/C
                         clock pessimism              0.298     7.528    
                         clock uncertainty           -0.035     7.493    
    SLICE_X22Y75         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.520    wait_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          7.520    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.681ns  (required time - arrival time)
  Source:                 wait_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wait_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.523ns (22.908%)  route 1.760ns (77.092%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.230ns = ( 7.230 - 5.000 ) 
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.667ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.429ns (routing 0.607ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.621     2.556    sys_clk_BUFG
    SLICE_X22Y74         FDCE                                         r  wait_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.652 r  wait_cnt_reg[15]/Q
                         net (fo=2, routed)           0.977     3.629    wait_cnt_reg_n_0_[15]
    SLICE_X21Y74         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     3.779 r  wait_cnt_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.807    wait_cnt_reg[16]_i_2_n_0
    SLICE_X21Y75         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     3.916 r  wait_cnt_reg[24]_i_2/O[4]
                         net (fo=1, routed)           0.732     4.648    in11[21]
    SLICE_X22Y75         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     4.816 r  wait_cnt[21]_i_1/O
                         net (fo=1, routed)           0.023     4.839    wait_cnt[21]_i_1_n_0
    SLICE_X22Y75         FDCE                                         r  wait_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.429     7.230    sys_clk_BUFG
    SLICE_X22Y75         FDCE                                         r  wait_cnt_reg[21]/C
                         clock pessimism              0.298     7.528    
                         clock uncertainty           -0.035     7.493    
    SLICE_X22Y75         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     7.520    wait_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          7.520    
                         arrival time                          -4.839    
  -------------------------------------------------------------------
                         slack                                  2.681    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wait_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.529ns (27.481%)  route 1.396ns (72.519%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.231ns = ( 7.231 - 5.000 ) 
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.641ns (routing 0.667ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.607ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.641     2.576    sys_clk_BUFG
    SLICE_X20Y73         FDCE                                         r  wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y73         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.671 r  wait_cnt_reg[1]/Q
                         net (fo=1, routed)           0.364     3.035    wait_cnt_reg_n_0_[1]
    SLICE_X21Y73         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.276 r  wait_cnt_reg[8]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.304    wait_cnt_reg[8]_i_2_n_0
    SLICE_X21Y74         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     3.376 r  wait_cnt_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.981     4.357    in11[9]
    SLICE_X22Y73         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     4.478 r  wait_cnt[9]_i_1/O
                         net (fo=1, routed)           0.023     4.501    wait_cnt[9]_i_1_n_0
    SLICE_X22Y73         FDCE                                         r  wait_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.430     7.231    sys_clk_BUFG
    SLICE_X22Y73         FDCE                                         r  wait_cnt_reg[9]/C
                         clock pessimism              0.230     7.462    
                         clock uncertainty           -0.035     7.427    
    SLICE_X22Y73         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     7.454    wait_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          7.454    
                         arrival time                          -4.501    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.973ns  (required time - arrival time)
  Source:                 wait_cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.286ns (15.360%)  route 1.576ns (84.640%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.238ns = ( 7.238 - 5.000 ) 
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.620ns (routing 0.667ns, distribution 0.953ns)
  Clock Net Delay (Destination): 1.437ns (routing 0.607ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.620     2.555    sys_clk_BUFG
    SLICE_X22Y76         FDCE                                         r  wait_cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.653 r  wait_cnt_reg[31]/Q
                         net (fo=2, routed)           1.108     3.761    uart_tx_inst/FSM_sequential_state_reg[0][5]
    SLICE_X22Y76         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     3.909 r  uart_tx_inst/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.046     3.955    uart_tx_inst/FSM_sequential_state[1]_i_6_n_0
    SLICE_X22Y76         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     3.995 r  uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=2, routed)           0.422     4.417    uart_tx_inst_n_2
    SLICE_X20Y73         FDCE                                         r  FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.437     7.238    sys_clk_BUFG
    SLICE_X20Y73         FDCE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism              0.231     7.469    
                         clock uncertainty           -0.035     7.434    
    SLICE_X20Y73         FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.044     7.390    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.390    
                         arrival time                          -4.417    
  -------------------------------------------------------------------
                         slack                                  2.973    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 uart_tx_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_inst/tx_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.308ns (15.917%)  route 1.627ns (84.083%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 7.235 - 5.000 ) 
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.637ns (routing 0.667ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.434ns (routing 0.607ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.637     2.572    uart_tx_inst/sys_clk_BUFG
    SLICE_X21Y80         FDCE                                         r  uart_tx_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y80         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.668 r  uart_tx_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          1.496     4.164    uart_tx_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X21Y79         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.174     4.338 r  uart_tx_inst/tx_reg_i_3/O
                         net (fo=1, routed)           0.049     4.387    uart_tx_inst/tx_reg_i_3_n_0
    SLICE_X21Y79         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.038     4.425 r  uart_tx_inst/tx_reg_i_1/O
                         net (fo=1, routed)           0.082     4.507    uart_tx_inst/tx_reg
    SLICE_X21Y79         FDPE                                         r  uart_tx_inst/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.434     7.235    uart_tx_inst/sys_clk_BUFG
    SLICE_X21Y79         FDPE                                         r  uart_tx_inst/tx_reg_reg/C
                         clock pessimism              0.298     7.533    
                         clock uncertainty           -0.035     7.498    
    SLICE_X21Y79         FDPE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.525    uart_tx_inst/tx_reg_reg
  -------------------------------------------------------------------
                         required time                          7.525    
                         arrival time                          -4.507    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 uart_rx_inst/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.660ns (37.415%)  route 1.104ns (62.585%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 7.242 - 5.000 ) 
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.635ns (routing 0.667ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.607ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     0.907    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.635     2.570    uart_rx_inst/sys_clk_BUFG
    SLICE_X21Y71         FDCE                                         r  uart_rx_inst/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y71         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.668 r  uart_rx_inst/bit_cnt_reg[2]/Q
                         net (fo=10, routed)          0.310     2.978    uart_rx_inst/bit_cnt_reg_n_0_[2]
    SLICE_X19Y71         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     3.094 r  uart_rx_inst/FSM_onehot_state[3]_i_5/O
                         net (fo=2, routed)           0.176     3.270    uart_rx_inst/FSM_onehot_state[3]_i_5_n_0
    SLICE_X18Y72         LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.205     3.475 r  uart_rx_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=2, routed)           0.157     3.632    uart_rx_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X20Y72         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     3.694 r  uart_rx_inst/cycle_cnt[15]_i_4/O
                         net (fo=18, routed)          0.098     3.792    uart_rx_inst/cycle_cnt[15]_i_4_n_0
    SLICE_X20Y72         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     3.971 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.363     4.334    uart_rx_inst/rx_data_valid01_out
    SLICE_X18Y72         FDCE                                         r  uart_rx_inst/rx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE5                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441     5.441 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.481    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.481 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     5.777    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.801 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         1.441     7.242    uart_rx_inst/sys_clk_BUFG
    SLICE_X18Y72         FDCE                                         r  uart_rx_inst/rx_data_reg[5]/C
                         clock pessimism              0.230     7.473    
                         clock uncertainty           -0.035     7.438    
    SLICE_X18Y72         FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044     7.394    uart_rx_inst/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                          7.394    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                  3.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.054ns (54.545%)  route 0.045ns (45.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      0.830ns (routing 0.340ns, distribution 0.490ns)
  Clock Net Delay (Destination): 0.939ns (routing 0.374ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         0.830     1.304    sys_clk_BUFG
    SLICE_X22Y77         FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y77         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.343 f  FSM_sequential_state_reg[1]/Q
                         net (fo=16, routed)          0.030     1.373    uart_rx_inst/Q[1]
    SLICE_X22Y78         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     1.388 r  uart_rx_inst/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.015     1.403    tx_data0_in[2]
    SLICE_X22Y78         FDCE                                         r  tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         0.939     1.561    sys_clk_BUFG
    SLICE_X22Y78         FDCE                                         r  tx_data_reg[2]/C
                         clock pessimism             -0.236     1.325    
    SLICE_X22Y78         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.371    tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 uart_tx_inst/cycle_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_inst/cycle_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.054ns (37.500%)  route 0.090ns (62.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Net Delay (Source):      0.824ns (routing 0.340ns, distribution 0.484ns)
  Clock Net Delay (Destination): 0.938ns (routing 0.374ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         0.824     1.298    uart_tx_inst/sys_clk_BUFG
    SLICE_X20Y78         FDCE                                         r  uart_tx_inst/cycle_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y78         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.337 r  uart_tx_inst/cycle_cnt_reg[3]/Q
                         net (fo=22, routed)          0.069     1.406    uart_tx_inst/cycle_cnt_reg_n_0_[3]
    SLICE_X18Y78         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.015     1.421 r  uart_tx_inst/cycle_cnt[12]_i_1__0/O
                         net (fo=1, routed)           0.021     1.442    uart_tx_inst/cycle_cnt[12]_i_1__0_n_0
    SLICE_X18Y78         FDCE                                         r  uart_tx_inst/cycle_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         0.938     1.560    uart_tx_inst/sys_clk_BUFG
    SLICE_X18Y78         FDCE                                         r  uart_tx_inst/cycle_cnt_reg[12]/C
                         clock pessimism             -0.203     1.357    
    SLICE_X18Y78         FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.403    uart_tx_inst/cycle_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 uart_rx_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.053ns (51.456%)  route 0.050ns (48.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Net Delay (Source):      0.827ns (routing 0.340ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.934ns (routing 0.374ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         0.827     1.301    uart_rx_inst/sys_clk_BUFG
    SLICE_X19Y72         FDCE                                         r  uart_rx_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y72         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.340 r  uart_rx_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.033     1.373    uart_rx_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X19Y72         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     1.387 r  uart_rx_inst/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.017     1.404    uart_rx_inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X19Y72         FDCE                                         r  uart_rx_inst/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         0.934     1.556    uart_rx_inst/sys_clk_BUFG
    SLICE_X19Y72         FDCE                                         r  uart_rx_inst/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.248     1.307    
    SLICE_X19Y72         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.353    uart_rx_inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 uart_rx_inst/cycle_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/cycle_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.054ns (51.923%)  route 0.050ns (48.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      0.827ns (routing 0.340ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.933ns (routing 0.374ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         0.827     1.301    uart_rx_inst/sys_clk_BUFG
    SLICE_X19Y73         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y73         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.340 r  uart_rx_inst/cycle_cnt_reg[3]/Q
                         net (fo=7, routed)           0.033     1.373    uart_rx_inst/cycle_cnt[3]
    SLICE_X19Y73         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     1.388 r  uart_rx_inst/cycle_cnt[3]_i_1/O
                         net (fo=1, routed)           0.017     1.405    uart_rx_inst/cycle_cnt[3]_i_1_n_0
    SLICE_X19Y73         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         0.933     1.555    uart_rx_inst/sys_clk_BUFG
    SLICE_X19Y73         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[3]/C
                         clock pessimism             -0.247     1.307    
    SLICE_X19Y73         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.353    uart_rx_inst/cycle_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 uart_tx_inst/cycle_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_inst/cycle_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.052ns (50.000%)  route 0.052ns (50.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Net Delay (Source):      0.825ns (routing 0.340ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.934ns (routing 0.374ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         0.825     1.299    uart_tx_inst/sys_clk_BUFG
    SLICE_X20Y77         FDCE                                         r  uart_tx_inst/cycle_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y77         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.337 r  uart_tx_inst/cycle_cnt_reg[2]/Q
                         net (fo=7, routed)           0.031     1.368    uart_tx_inst/cycle_cnt_reg_n_0_[2]
    SLICE_X20Y77         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.014     1.382 r  uart_tx_inst/cycle_cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.021     1.403    uart_tx_inst/cycle_cnt[2]_i_1__0_n_0
    SLICE_X20Y77         FDCE                                         r  uart_tx_inst/cycle_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         0.934     1.556    uart_tx_inst/sys_clk_BUFG
    SLICE_X20Y77         FDCE                                         r  uart_tx_inst/cycle_cnt_reg[2]/C
                         clock pessimism             -0.250     1.305    
    SLICE_X20Y77         FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.351    uart_tx_inst/cycle_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 uart_tx_inst/cycle_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_inst/cycle_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.054ns (51.429%)  route 0.051ns (48.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Net Delay (Source):      0.825ns (routing 0.340ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.374ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         0.825     1.299    uart_tx_inst/sys_clk_BUFG
    SLICE_X19Y77         FDCE                                         r  uart_tx_inst/cycle_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.338 r  uart_tx_inst/cycle_cnt_reg[9]/Q
                         net (fo=9, routed)           0.036     1.374    uart_tx_inst/cycle_cnt_reg_n_0_[9]
    SLICE_X19Y77         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     1.389 r  uart_tx_inst/cycle_cnt[9]_i_1__0/O
                         net (fo=1, routed)           0.015     1.404    uart_tx_inst/cycle_cnt[9]_i_1__0_n_0
    SLICE_X19Y77         FDCE                                         r  uart_tx_inst/cycle_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         0.932     1.554    uart_tx_inst/sys_clk_BUFG
    SLICE_X19Y77         FDCE                                         r  uart_tx_inst/cycle_cnt_reg[9]/C
                         clock pessimism             -0.248     1.305    
    SLICE_X19Y77         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.351    uart_tx_inst/cycle_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 uart_rx_inst/cycle_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/cycle_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.062ns (58.491%)  route 0.044ns (41.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      0.824ns (routing 0.340ns, distribution 0.484ns)
  Clock Net Delay (Destination): 0.929ns (routing 0.374ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         0.824     1.298    uart_rx_inst/sys_clk_BUFG
    SLICE_X19Y73         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y73         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.337 r  uart_rx_inst/cycle_cnt_reg[5]/Q
                         net (fo=5, routed)           0.029     1.366    uart_rx_inst/cycle_cnt[5]
    SLICE_X19Y73         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.023     1.389 r  uart_rx_inst/cycle_cnt[5]_i_1/O
                         net (fo=1, routed)           0.015     1.404    uart_rx_inst/cycle_cnt[5]_i_1_n_0
    SLICE_X19Y73         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         0.929     1.551    uart_rx_inst/sys_clk_BUFG
    SLICE_X19Y73         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[5]/C
                         clock pessimism             -0.246     1.304    
    SLICE_X19Y73         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.350    uart_rx_inst/cycle_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 uart_tx_inst/cycle_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_inst/cycle_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.060ns (55.556%)  route 0.048ns (44.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Net Delay (Source):      0.831ns (routing 0.340ns, distribution 0.491ns)
  Clock Net Delay (Destination): 0.939ns (routing 0.374ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         0.831     1.305    uart_tx_inst/sys_clk_BUFG
    SLICE_X18Y78         FDCE                                         r  uart_tx_inst/cycle_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y78         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.343 r  uart_tx_inst/cycle_cnt_reg[14]/Q
                         net (fo=3, routed)           0.027     1.370    uart_tx_inst/cycle_cnt_reg_n_0_[14]
    SLICE_X18Y78         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.022     1.392 r  uart_tx_inst/cycle_cnt[14]_i_1__0/O
                         net (fo=1, routed)           0.021     1.413    uart_tx_inst/cycle_cnt[14]_i_1__0_n_0
    SLICE_X18Y78         FDCE                                         r  uart_tx_inst/cycle_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         0.939     1.561    uart_tx_inst/sys_clk_BUFG
    SLICE_X18Y78         FDCE                                         r  uart_tx_inst/cycle_cnt_reg[14]/C
                         clock pessimism             -0.249     1.311    
    SLICE_X18Y78         FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.357    uart_tx_inst/cycle_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 uart_rx_inst/cycle_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/cycle_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.053ns (49.074%)  route 0.055ns (50.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Net Delay (Source):      0.832ns (routing 0.340ns, distribution 0.492ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.374ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         0.832     1.306    uart_rx_inst/sys_clk_BUFG
    SLICE_X20Y71         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y71         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.345 r  uart_rx_inst/cycle_cnt_reg[14]/Q
                         net (fo=3, routed)           0.029     1.374    uart_rx_inst/cycle_cnt[14]
    SLICE_X20Y71         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.014     1.388 r  uart_rx_inst/cycle_cnt[14]_i_1/O
                         net (fo=1, routed)           0.026     1.414    uart_rx_inst/cycle_cnt[14]_i_1_n_0
    SLICE_X20Y71         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         0.940     1.562    uart_rx_inst/sys_clk_BUFG
    SLICE_X20Y71         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[14]/C
                         clock pessimism             -0.249     1.312    
    SLICE_X20Y71         FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.358    uart_rx_inst/cycle_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 uart_tx_inst/cycle_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_inst/cycle_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.052ns (48.148%)  route 0.056ns (51.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Net Delay (Source):      0.831ns (routing 0.340ns, distribution 0.491ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.374ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.457    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.474 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         0.831     1.305    uart_tx_inst/sys_clk_BUFG
    SLICE_X18Y77         FDCE                                         r  uart_tx_inst/cycle_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y77         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.343 r  uart_tx_inst/cycle_cnt_reg[10]/Q
                         net (fo=9, routed)           0.032     1.375    uart_tx_inst/cycle_cnt_reg_n_0_[10]
    SLICE_X18Y77         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.014     1.389 r  uart_tx_inst/cycle_cnt[10]_i_1__0/O
                         net (fo=1, routed)           0.024     1.413    uart_tx_inst/cycle_cnt[10]_i_1__0_n_0
    SLICE_X18Y77         FDCE                                         r  uart_tx_inst/cycle_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    IBUFDS_inst/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.603    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.622 r  sys_clk_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=123, routed)         0.940     1.562    uart_tx_inst/sys_clk_BUFG
    SLICE_X18Y77         FDCE                                         r  uart_tx_inst/cycle_cnt_reg[10]/C
                         clock pessimism             -0.250     1.311    
    SLICE_X18Y77         FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.357    uart_tx_inst/cycle_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         5.000       3.501      BUFGCE_X0Y26  sys_clk_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X20Y73  FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X22Y77  FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X21Y77  tx_data_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X22Y78  tx_data_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X22Y78  tx_data_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X21Y78  tx_data_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X21Y78  tx_data_reg[4]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X22Y78  tx_data_reg[5]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X21Y77  tx_data_reg[6]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X20Y71  uart_rx_inst/bit_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X20Y72  uart_rx_inst/rx_bits_reg[7]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X20Y72  uart_rx_inst/rx_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X20Y72  uart_rx_inst/rx_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X19Y79  uart_tx_inst/cycle_cnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X22Y72  wait_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X22Y72  wait_cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X20Y71  uart_rx_inst/cycle_cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X20Y73  FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X22Y77  FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X20Y73  FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X22Y77  FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X22Y78  tx_data_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X22Y78  tx_data_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X22Y78  tx_data_reg[5]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X19Y72  uart_rx_inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X19Y72  uart_rx_inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X21Y71  uart_rx_inst/bit_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X21Y71  uart_rx_inst/bit_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X19Y71  uart_rx_inst/cycle_cnt_reg[2]/C



