# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 2
attribute \src "dut.sv:3.1-9.10"
attribute \cells_not_processed 1
module \gate
  attribute \src "dut.sv:7.21-7.22"
  wire width 33 output 1 \a
  attribute \src "dut.sv:5.14-5.15"
  attribute \single_bit_vector 1
  wire \genblk1[0].x
  attribute \src "dut.sv:5.14-5.15"
  wire width 2 \genblk1[1].x
  connect \a { 28'0000000000000000000000000000 \genblk1[0].x 1'0 \genblk1[1].x 1'0 }
  connect \genblk1[0].x 1'1
  connect \genblk1[1].x 2'11
end
