{"version":3,"sources":["webpack:///path---categories-fpga-c50414b22173150b572d.js","webpack:///./.cache/json/categories-fpga.json"],"names":["webpackJsonp","451","module","exports","data","allMarkdownRemark","totalCount","edges","node","fields","slug","excerpt","timeToRead","frontmatter","title","tags","cover","date","pathContext","category"],"mappings":"AAAAA,cAAc,iBAERC,IACA,SAAUC,EAAQC,GCHxBD,EAAAC,SAAkBC,MAAQC,mBAAqBC,WAAA,EAAAC,QAAyBC,MAAQC,QAAUC,KAAA,8BAAoCC,QAAA,yIAAAC,WAAA,GAAAC,aAAmLC,MAAA,4BAAAC,MAAA,iBAAAC,MAAA,2BAAAC,KAAA,yBAA+HC,aAAgBC,SAAA","file":"path---categories-fpga-c50414b22173150b572d.js","sourcesContent":["webpackJsonp([170999283722127],{\n\n/***/ 451:\n/***/ (function(module, exports) {\n\n\tmodule.exports = {\"data\":{\"allMarkdownRemark\":{\"totalCount\":1,\"edges\":[{\"node\":{\"fields\":{\"slug\":\"/vhdl-sine-wave-oscillator\"},\"excerpt\":\"In my last  article  a VHDL I2S transmitter was presented which allows one to playback arbitrary wave data. Eventually the goal is to…\",\"timeToRead\":11,\"frontmatter\":{\"title\":\"VHDL sine wave oscillator\",\"tags\":[\"VHDL FPGA DSP\"],\"cover\":\"doc resources/header.jpg\",\"date\":\"2018-09-22 22:00\"}}}]}},\"pathContext\":{\"category\":\"FPGA\"}}\n\n/***/ })\n\n});\n\n\n// WEBPACK FOOTER //\n// path---categories-fpga-c50414b22173150b572d.js","module.exports = {\"data\":{\"allMarkdownRemark\":{\"totalCount\":1,\"edges\":[{\"node\":{\"fields\":{\"slug\":\"/vhdl-sine-wave-oscillator\"},\"excerpt\":\"In my last  article  a VHDL I2S transmitter was presented which allows one to playback arbitrary wave data. Eventually the goal is to…\",\"timeToRead\":11,\"frontmatter\":{\"title\":\"VHDL sine wave oscillator\",\"tags\":[\"VHDL FPGA DSP\"],\"cover\":\"doc resources/header.jpg\",\"date\":\"2018-09-22 22:00\"}}}]}},\"pathContext\":{\"category\":\"FPGA\"}}\n\n\n//////////////////\n// WEBPACK FOOTER\n// ./~/json-loader!./.cache/json/categories-fpga.json\n// module id = 451\n// module chunks = 170999283722127"],"sourceRoot":""}