// Seed: 2441324101
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input id_5,
    output id_6,
    input id_7,
    input id_8,
    inout logic id_9,
    input logic id_10,
    input id_11,
    output logic id_12,
    input logic id_13,
    input logic id_14,
    output id_15,
    output id_16,
    output id_17,
    output id_18,
    input logic id_19,
    input id_20,
    input logic id_21,
    input supply0 id_22,
    input logic id_23
);
  assign id_17[1] = 1'b0 ? id_22[1] : 1;
endmodule
