[{"name":"陳彥霖","email":"ylchen@csie.ntut.edu.tw","latestUpdate":"2011-01-13 21:24:02","objective":"隨著國內IC設計產業與系統晶片（System on Chip）的發展，應用VHDL硬體描述語言與電腦輔助設計開發工具CAD Tools乃是從事IC設計工作者必備的基本技能，因此，本課程將引導學生學習如何使用這些VHDL與開發工具進行各種數位IC的設計開發，其將包含：\n1.認識如何使用可程式規化邏輯系統(FPGA)與VHDL硬體描述語言進行數位IC設計。\n2.學習運用硬體描述語言(VHDL)的各項功能特性來設計完成大型數位系統。\n3.學習對VHDL轉合成之系統進行偵錯、模擬、以及在FPGA硬體上的實現。\n","schedule":"1. Brief Review of Digital Logic Design (1 week)\n2. Introduction to CAD Tools – VHDL Language (2 weeks)\n3. Number Representation and Arithmetic Circuits (2 weeks)\n4. Combinational Logic Systems (2 weeks)\n5. Midterm Exam\n6. Basic Elements of Sequential Circuits (2 weeks)\n7. Synchronous Sequential Circuits and Finite State Machines (3 weeks)\n8. Advanced Topics in VHDL Design (2 weeks)\n9. Final Project:\nHierarchy in Large Circuit System Design\nProcessor Designs, and FPGA System Implementation\n","scorePolicy":"Lab Practices &amp; Reports: 50%\nMid-term Exam: 20%\nFinal Project: 30%\n","materials":"1.“Fundamentals of Digital Logic With VHDL Design”, 2nd Edition, Stephen Brown and Zvonko Vranesic, McGraw –Hill（滄海書局代理）, 2005.\n2. 中譯本: 數位邏輯－使用VHDL設計 黃靖閔譯 滄海書局","foreignLanguageTextbooks":false}]
