{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594896344871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594896344887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 16 04:45:44 2020 " "Processing started: Thu Jul 16 04:45:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594896344887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896344887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PreyectoIXD -c PreyectoIXD " "Command: quartus_map --read_settings_files=on --write_settings_files=off PreyectoIXD -c PreyectoIXD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896344887 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1594896346558 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1594896346558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.sv 1 1 " "Found 1 design units, including 1 entities, in source file add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ADD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896370737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896370737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SUB " "Found entity 1: SUB" {  } { { "SUB.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/SUB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896370746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896370746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUL " "Found entity 1: MUL" {  } { { "MUL.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MUL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896370758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896370758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LSR " "Found entity 1: LSR" {  } { { "LSR.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/LSR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896370768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896370768 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MUXALU.sv(14) " "Verilog HDL warning at MUXALU.sv(14): extended using \"x\" or \"z\"" {  } { { "MUXALU.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MUXALU.sv" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1594896370775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUXALU " "Found entity 1: MUXALU" {  } { { "MUXALU.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MUXALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896370778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896370778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file topalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOPALU " "Found entity 1: TOPALU" {  } { { "TOPALU.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOPALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896370789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896370789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidad_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UNIDAD_CONTROL " "Found entity 1: UNIDAD_CONTROL" {  } { { "UNIDAD_CONTROL.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/UNIDAD_CONTROL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896370799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896370799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc4 PC4 REGFETCH.sv(1) " "Verilog HDL Declaration information at REGFETCH.sv(1): object \"pc4\" differs only in case from object \"PC4\" in the same scope" {  } { { "REGFETCH.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGFETCH.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGFETCH " "Found entity 1: REGFETCH" {  } { { "REGFETCH.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGFETCH.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896370809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896370809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file regmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGMEMORY " "Found entity 1: REGMEMORY" {  } { { "REGMEMORY.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGMEMORY.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896370820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896370820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DataInputON DATAINPUTON REGDECO.sv(3) " "Verilog HDL Declaration information at REGDECO.sv(3): object \"DataInputON\" differs only in case from object \"DATAINPUTON\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RWrite RWRITE REGDECO.sv(3) " "Verilog HDL Declaration information at REGDECO.sv(3): object \"RWrite\" differs only in case from object \"RWRITE\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data1 DATA1 REGDECO.sv(1) " "Verilog HDL Declaration information at REGDECO.sv(1): object \"Data1\" differs only in case from object \"DATA1\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data2 DATA2 REGDECO.sv(1) " "Verilog HDL Declaration information at REGDECO.sv(1): object \"Data2\" differs only in case from object \"DATA2\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ImmExtend IMMEXTEND REGDECO.sv(1) " "Verilog HDL Declaration information at REGDECO.sv(1): object \"ImmExtend\" differs only in case from object \"IMMEXTEND\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Inst INST REGDECO.sv(1) " "Verilog HDL Declaration information at REGDECO.sv(1): object \"Inst\" differs only in case from object \"INST\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rd RD REGDECO.sv(2) " "Verilog HDL Declaration information at REGDECO.sv(2): object \"Rd\" differs only in case from object \"RD\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "we WE REGDECO.sv(3) " "Verilog HDL Declaration information at REGDECO.sv(3): object \"we\" differs only in case from object \"WE\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DataInputS DATAINPUTS REGDECO.sv(3) " "Verilog HDL Declaration information at REGDECO.sv(3): object \"DataInputS\" differs only in case from object \"DATAINPUTS\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUSignal ALUSIGNAL REGDECO.sv(4) " "Verilog HDL Declaration information at REGDECO.sv(4): object \"ALUSignal\" differs only in case from object \"ALUSIGNAL\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OpbSelect OPBSELECT REGDECO.sv(5) " "Verilog HDL Declaration information at REGDECO.sv(5): object \"OpbSelect\" differs only in case from object \"OPBSELECT\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SelectMem SELECTMEM REGDECO.sv(5) " "Verilog HDL Declaration information at REGDECO.sv(5): object \"SelectMem\" differs only in case from object \"SELECTMEM\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdeco.sv 1 1 " "Found 1 design units, including 1 entities, in source file regdeco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGDECO " "Found entity 1: REGDECO" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896370834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896370834 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUResult ALURESULT REGEXE.sv(1) " "Verilog HDL Declaration information at REGEXE.sv(1): object \"ALUResult\" differs only in case from object \"ALURESULT\" in the same scope" {  } { { "REGEXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGEXE.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data2 DATA2 REGEXE.sv(1) " "Verilog HDL Declaration information at REGEXE.sv(1): object \"Data2\" differs only in case from object \"DATA2\" in the same scope" {  } { { "REGEXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGEXE.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Inst INST REGEXE.sv(1) " "Verilog HDL Declaration information at REGEXE.sv(1): object \"Inst\" differs only in case from object \"INST\" in the same scope" {  } { { "REGEXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGEXE.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rd RD REGEXE.sv(2) " "Verilog HDL Declaration information at REGEXE.sv(2): object \"Rd\" differs only in case from object \"RD\" in the same scope" {  } { { "REGEXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGEXE.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DataInputON DATAINPUTON REGEXE.sv(3) " "Verilog HDL Declaration information at REGEXE.sv(3): object \"DataInputON\" differs only in case from object \"DATAINPUTON\" in the same scope" {  } { { "REGEXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGEXE.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RWrite RWRITE REGEXE.sv(3) " "Verilog HDL Declaration information at REGEXE.sv(3): object \"RWrite\" differs only in case from object \"RWRITE\" in the same scope" {  } { { "REGEXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGEXE.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "we WE REGEXE.sv(3) " "Verilog HDL Declaration information at REGEXE.sv(3): object \"we\" differs only in case from object \"WE\" in the same scope" {  } { { "REGEXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGEXE.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DataInputS DATAINPUTS REGEXE.sv(3) " "Verilog HDL Declaration information at REGEXE.sv(3): object \"DataInputS\" differs only in case from object \"DATAINPUTS\" in the same scope" {  } { { "REGEXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGEXE.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SelectMem SELECTMEM REGEXE.sv(3) " "Verilog HDL Declaration information at REGEXE.sv(3): object \"SelectMem\" differs only in case from object \"SELECTMEM\" in the same scope" {  } { { "REGEXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGEXE.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regexe.sv 1 1 " "Found 1 design units, including 1 entities, in source file regexe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGEXE " "Found entity 1: REGEXE" {  } { { "REGEXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGEXE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896370846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896370846 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUResult ALURESULT REGMEM.sv(1) " "Verilog HDL Declaration information at REGMEM.sv(1): object \"ALUResult\" differs only in case from object \"ALURESULT\" in the same scope" {  } { { "REGMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGMEM.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data5 DATA5 REGMEM.sv(1) " "Verilog HDL Declaration information at REGMEM.sv(1): object \"Data5\" differs only in case from object \"DATA5\" in the same scope" {  } { { "REGMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGMEM.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370857 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Inst INST REGMEM.sv(1) " "Verilog HDL Declaration information at REGMEM.sv(1): object \"Inst\" differs only in case from object \"INST\" in the same scope" {  } { { "REGMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGMEM.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370857 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rd RD REGMEM.sv(2) " "Verilog HDL Declaration information at REGMEM.sv(2): object \"Rd\" differs only in case from object \"RD\" in the same scope" {  } { { "REGMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGMEM.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370858 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DataInputS DATAINPUTS REGMEM.sv(3) " "Verilog HDL Declaration information at REGMEM.sv(3): object \"DataInputS\" differs only in case from object \"DATAINPUTS\" in the same scope" {  } { { "REGMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGMEM.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370858 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DataInputON DATAINPUTON REGMEM.sv(3) " "Verilog HDL Declaration information at REGMEM.sv(3): object \"DataInputON\" differs only in case from object \"DATAINPUTON\" in the same scope" {  } { { "REGMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGMEM.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370858 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RWrite RWRITE REGMEM.sv(3) " "Verilog HDL Declaration information at REGMEM.sv(3): object \"RWrite\" differs only in case from object \"RWRITE\" in the same scope" {  } { { "REGMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGMEM.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file regmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGMEM " "Found entity 1: REGMEM" {  } { { "REGMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGMEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896370862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896370862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file signextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXTEND " "Found entity 1: SIGNEXTEND" {  } { { "SIGNEXTEND.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/SIGNEXTEND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896370877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896370877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl.sv 1 1 " "Found 1 design units, including 1 entities, in source file shl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHL " "Found entity 1: SHL" {  } { { "SHL.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/SHL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896370887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896370887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/IMEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896370905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896370905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMPARATOR " "Found entity 1: COMPARATOR" {  } { { "COMPARATOR.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/COMPARATOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896370916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896370916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896370925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896370925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCValue PCVALUE REGPCD.sv(1) " "Verilog HDL Declaration information at REGPCD.sv(1): object \"PCValue\" differs only in case from object \"PCVALUE\" in the same scope" {  } { { "REGPCD.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGPCD.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regpcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file regpcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGPCD " "Found entity 1: REGPCD" {  } { { "REGPCD.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGPCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896370935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896370935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "DMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DMEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896370946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896370946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc4 PC4 FETCH.sv(2) " "Verilog HDL Declaration information at FETCH.sv(2): object \"pc4\" differs only in case from object \"PC4\" in the same scope" {  } { { "FETCH.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/FETCH.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCValue PCVALUE FETCH.sv(4) " "Verilog HDL Declaration information at FETCH.sv(4): object \"PCValue\" differs only in case from object \"PCVALUE\" in the same scope" {  } { { "FETCH.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/FETCH.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FETCH " "Found entity 1: FETCH" {  } { { "FETCH.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/FETCH.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896370965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896370965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rd RD DECO.sv(1) " "Verilog HDL Declaration information at DECO.sv(1): object \"Rd\" differs only in case from object \"RD\" in the same scope" {  } { { "DECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECO.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896370972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DECO " "Found entity 1: DECO" {  } { { "DECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896370977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896370977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe.sv 1 1 " "Found 1 design units, including 1 entities, in source file exe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXE " "Found entity 1: EXE" {  } { { "EXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/EXE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896370987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896370987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER " "Found entity 1: DECODER" {  } { { "DECODER.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECODER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896371005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896371005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "MEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896371020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896371020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "WB.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/WB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896371033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896371033 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "RWrite TOP.sv(9) " "Verilog HDL Declaration error at TOP.sv(9): identifier \"RWrite\" is already declared in the present scope" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 9 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1594896371039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc4 PC4 TOP.sv(2) " "Verilog HDL Declaration information at TOP.sv(2): object \"pc4\" differs only in case from object \"PC4\" in the same scope" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896371040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data1 DATA1 TOP.sv(2) " "Verilog HDL Declaration information at TOP.sv(2): object \"Data1\" differs only in case from object \"DATA1\" in the same scope" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896371040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data2 DATA2 TOP.sv(2) " "Verilog HDL Declaration information at TOP.sv(2): object \"Data2\" differs only in case from object \"DATA2\" in the same scope" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896371040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ImmExtend IMMEXTEND TOP.sv(2) " "Verilog HDL Declaration information at TOP.sv(2): object \"ImmExtend\" differs only in case from object \"IMMEXTEND\" in the same scope" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896371040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUResult ALURESULT TOP.sv(3) " "Verilog HDL Declaration information at TOP.sv(3): object \"ALUResult\" differs only in case from object \"ALURESULT\" in the same scope" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896371040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA52 Data52 TOP.sv(3) " "Verilog HDL Declaration information at TOP.sv(3): object \"DATA52\" differs only in case from object \"Data52\" in the same scope" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896371040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RWrite RWRITE TOP.sv(6) " "Verilog HDL Declaration information at TOP.sv(6): object \"RWrite\" differs only in case from object \"RWRITE\" in the same scope" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896371040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OpbSelect OPBSELECT TOP.sv(6) " "Verilog HDL Declaration information at TOP.sv(6): object \"OpbSelect\" differs only in case from object \"OPBSELECT\" in the same scope" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896371041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUSignal ALUSIGNAL TOP.sv(11) " "Verilog HDL Declaration information at TOP.sv(11): object \"ALUSignal\" differs only in case from object \"ALUSIGNAL\" in the same scope" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896371041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RD Rd TOP.sv(12) " "Verilog HDL Declaration information at TOP.sv(12): object \"RD\" differs only in case from object \"Rd\" in the same scope" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896371041 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TOP TOP.sv(1) " "Ignored design unit \"TOP\" at TOP.sv(1) due to previous errors" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1594896371041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 0 0 " "Found 0 design units, including 0 entities, in source file top.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896371042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MULTIPLEXER " "Found entity 1: MULTIPLEXER" {  } { { "MULTIPLEXER.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MULTIPLEXER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896371051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896371051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896371066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896371066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_romimage.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_romimage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ROMSimulation " "Found entity 1: tb_ROMSimulation" {  } { { "tb_RomImage.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_RomImage.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896371090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896371090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romimage.v 1 1 " "Found 1 design units, including 1 entities, in source file romimage.v" { { "Info" "ISGN_ENTITY_NAME" "1 RomImage " "Found entity 1: RomImage" {  } { { "RomImage.v" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/RomImage.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896371104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896371104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_f.v 0 0 " "Found 0 design units, including 0 entities, in source file rom_f.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896371112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_f2.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_f2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_F2 " "Found entity 1: ROM_F2" {  } { { "ROM_F2.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM_F2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896371123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896371123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_regmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_regmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_regmemory " "Found entity 1: tb_regmemory" {  } { { "tb_regmemory.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_regmemory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896371133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896371133 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "AND2 " "Entity \"AND2\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "AND2.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/AND2.sv" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1594896371143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and2.sv 1 1 " "Found 1 design units, including 1 entities, in source file and2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896371144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_alu " "Found entity 1: tb_alu" {  } { { "tb_alu.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896371155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896371155 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc4 PC4 tb_fetch.sv(6) " "Verilog HDL Declaration information at tb_fetch.sv(6): object \"pc4\" differs only in case from object \"PC4\" in the same scope" {  } { { "tb_fetch.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_fetch.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896371161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fetch " "Found entity 1: tb_fetch" {  } { { "tb_fetch.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_fetch.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896371171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896371171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rd RD tb_deco.sv(7) " "Verilog HDL Declaration information at tb_deco.sv(7): object \"Rd\" differs only in case from object \"RD\" in the same scope" {  } { { "tb_deco.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_deco.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594896371179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_deco " "Found entity 1: tb_deco" {  } { { "tb_deco.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_deco.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896371187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896371187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_exe.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_exe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_exe " "Found entity 1: tb_exe" {  } { { "tb_exe.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_exe.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896371200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896371200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_mem " "Found entity 1: tb_mem" {  } { { "tb_mem.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_mem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896371213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896371213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_wb " "Found entity 1: tb_wb" {  } { { "tb_wb.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_wb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896371227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896371227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_control " "Found entity 1: tb_control" {  } { { "tb_control.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896371242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896371242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_rom " "Found entity 1: tb_rom" {  } { { "tb_rom.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_rom.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594896371253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896371253 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/output_files/PreyectoIXD.map.smsg " "Generated suppressed messages file C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/output_files/PreyectoIXD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896371359 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594896371558 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 16 04:46:11 2020 " "Processing ended: Thu Jul 16 04:46:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594896371558 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594896371558 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594896371558 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594896371558 ""}
