int\r\nF_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = ( void * ) V_2 -> V_4 ;\r\nstruct V_5 * V_6 = ( void * ) V_2 ;\r\nstruct V_7 * V_8 = V_7 ( V_6 ) ;\r\nconst T_1 V_9 = F_2 ( 0x00800000 , V_6 -> V_10 ) ;\r\nT_1 V_11 [ V_12 / 8 ] = {} ;\r\nT_2 V_13 [ V_14 ] ;\r\nint V_15 , V_16 , V_17 ;\r\nint V_18 , V_19 ;\r\nif ( V_8 )\r\nV_8 -> V_20 ( V_8 , false ) ;\r\nV_18 = F_3 ( & V_6 -> V_21 ) ;\r\nif ( V_18 )\r\nreturn V_18 ;\r\nF_4 ( V_6 , F_5 ( 0x0880 ) , 0x00000000 ) ;\r\nF_4 ( V_6 , F_5 ( 0x08a4 ) , 0x00000000 ) ;\r\nF_4 ( V_6 , F_5 ( 0x0888 ) , 0x00000000 ) ;\r\nF_4 ( V_6 , F_5 ( 0x088c ) , 0x00000000 ) ;\r\nF_4 ( V_6 , F_5 ( 0x0890 ) , 0x00000000 ) ;\r\nF_4 ( V_6 , F_5 ( 0x0894 ) , 0x00000000 ) ;\r\nF_4 ( V_6 , F_5 ( 0x08b4 ) , V_6 -> V_22 -> V_23 >> 8 ) ;\r\nF_4 ( V_6 , F_5 ( 0x08b8 ) , V_6 -> V_24 -> V_23 >> 8 ) ;\r\nF_6 ( V_6 , V_4 -> V_25 ) ;\r\nF_4 ( V_6 , F_7 ( 0 , 0x3018 ) , 0x00000001 ) ;\r\nmemset ( V_11 , 0x00 , sizeof( V_11 ) ) ;\r\nmemcpy ( V_13 , V_6 -> V_26 , sizeof( V_6 -> V_26 ) ) ;\r\nfor ( V_19 = 0 , V_15 = - 1 ; V_19 < V_6 -> V_10 ; V_19 ++ ) {\r\ndo {\r\nV_15 = ( V_15 + 1 ) % V_6 -> V_27 ;\r\n} while ( ! V_13 [ V_15 ] );\r\nV_16 = V_6 -> V_26 [ V_15 ] - V_13 [ V_15 ] -- ;\r\nV_11 [ V_19 / 8 ] |= V_16 << ( ( V_19 % 8 ) * 4 ) ;\r\n}\r\nF_4 ( V_6 , F_5 ( 0x0980 ) , V_11 [ 0 ] ) ;\r\nF_4 ( V_6 , F_5 ( 0x0984 ) , V_11 [ 1 ] ) ;\r\nF_4 ( V_6 , F_5 ( 0x0988 ) , V_11 [ 2 ] ) ;\r\nF_4 ( V_6 , F_5 ( 0x098c ) , V_11 [ 3 ] ) ;\r\nfor ( V_15 = 0 ; V_15 < V_6 -> V_27 ; V_15 ++ ) {\r\nF_4 ( V_6 , F_7 ( V_15 , 0x0914 ) ,\r\nV_6 -> V_28 << 8 | V_6 -> V_26 [ V_15 ] ) ;\r\nF_4 ( V_6 , F_7 ( V_15 , 0x0910 ) , 0x00040000 |\r\nV_6 -> V_10 ) ;\r\nF_4 ( V_6 , F_7 ( V_15 , 0x0918 ) , V_9 ) ;\r\n}\r\nF_4 ( V_6 , F_5 ( 0x3fd4 ) , V_9 ) ;\r\nF_4 ( V_6 , F_5 ( 0x08ac ) , F_8 ( V_6 , 0x100800 ) ) ;\r\nF_4 ( V_6 , 0x400500 , 0x00010001 ) ;\r\nF_4 ( V_6 , 0x400100 , 0xffffffff ) ;\r\nF_4 ( V_6 , 0x40013c , 0xffffffff ) ;\r\nF_4 ( V_6 , 0x409ffc , 0x00000000 ) ;\r\nF_4 ( V_6 , 0x409c14 , 0x00003e3e ) ;\r\nF_4 ( V_6 , 0x409c24 , 0x000f0001 ) ;\r\nF_4 ( V_6 , 0x404000 , 0xc0000000 ) ;\r\nF_4 ( V_6 , 0x404600 , 0xc0000000 ) ;\r\nF_4 ( V_6 , 0x408030 , 0xc0000000 ) ;\r\nF_4 ( V_6 , 0x404490 , 0xc0000000 ) ;\r\nF_4 ( V_6 , 0x406018 , 0xc0000000 ) ;\r\nF_4 ( V_6 , 0x407020 , 0x40000000 ) ;\r\nF_4 ( V_6 , 0x405840 , 0xc0000000 ) ;\r\nF_4 ( V_6 , 0x405844 , 0x00ffffff ) ;\r\nF_9 ( V_6 , 0x419cc0 , 0x00000008 , 0x00000008 ) ;\r\nF_9 ( V_6 , 0x419eb4 , 0x00001000 , 0x00001000 ) ;\r\nfor ( V_15 = 0 ; V_15 < V_6 -> V_27 ; V_15 ++ ) {\r\nF_4 ( V_6 , F_7 ( V_15 , 0x3038 ) , 0xc0000000 ) ;\r\nF_4 ( V_6 , F_7 ( V_15 , 0x0420 ) , 0xc0000000 ) ;\r\nF_4 ( V_6 , F_7 ( V_15 , 0x0900 ) , 0xc0000000 ) ;\r\nF_4 ( V_6 , F_7 ( V_15 , 0x1028 ) , 0xc0000000 ) ;\r\nF_4 ( V_6 , F_7 ( V_15 , 0x0824 ) , 0xc0000000 ) ;\r\nfor ( V_16 = 0 ; V_16 < V_6 -> V_26 [ V_15 ] ; V_16 ++ ) {\r\nF_4 ( V_6 , F_10 ( V_15 , V_16 , 0x508 ) , 0xffffffff ) ;\r\nF_4 ( V_6 , F_10 ( V_15 , V_16 , 0x50c ) , 0xffffffff ) ;\r\nF_4 ( V_6 , F_10 ( V_15 , V_16 , 0x224 ) , 0xc0000000 ) ;\r\nF_4 ( V_6 , F_10 ( V_15 , V_16 , 0x48c ) , 0xc0000000 ) ;\r\nF_4 ( V_6 , F_10 ( V_15 , V_16 , 0x084 ) , 0xc0000000 ) ;\r\nF_4 ( V_6 , F_10 ( V_15 , V_16 , 0x644 ) , 0x001ffffe ) ;\r\nF_4 ( V_6 , F_10 ( V_15 , V_16 , 0x64c ) , 0x0000000f ) ;\r\n}\r\nF_4 ( V_6 , F_7 ( V_15 , 0x2c90 ) , 0xffffffff ) ;\r\nF_4 ( V_6 , F_7 ( V_15 , 0x2c94 ) , 0xffffffff ) ;\r\n}\r\nfor ( V_17 = 0 ; V_17 < V_6 -> V_29 ; V_17 ++ ) {\r\nF_4 ( V_6 , F_11 ( V_17 , 0x144 ) , 0xc0000000 ) ;\r\nF_4 ( V_6 , F_11 ( V_17 , 0x070 ) , 0xc0000000 ) ;\r\nF_4 ( V_6 , F_11 ( V_17 , 0x204 ) , 0xffffffff ) ;\r\nF_4 ( V_6 , F_11 ( V_17 , 0x208 ) , 0xffffffff ) ;\r\n}\r\nF_4 ( V_6 , 0x400108 , 0xffffffff ) ;\r\nF_4 ( V_6 , 0x400138 , 0xffffffff ) ;\r\nF_4 ( V_6 , 0x400118 , 0xffffffff ) ;\r\nF_4 ( V_6 , 0x400130 , 0xffffffff ) ;\r\nF_4 ( V_6 , 0x40011c , 0xffffffff ) ;\r\nF_4 ( V_6 , 0x400134 , 0xffffffff ) ;\r\nF_4 ( V_6 , 0x400054 , 0x34ce3464 ) ;\r\nF_12 ( V_6 ) ;\r\nreturn F_13 ( V_6 ) ;\r\n}
