0.6
2018.2
Oct  1 2018
20:13:33
C:/Users/RampantVelcro/Desktop/Class/Fall2018/ECE540/ECE540FinalProject/Vivado/runnable_projectMBlatestBitstream/runnable_project.sim/sim_1/behav/xsim/glbl.v,1542361566,verilog,,,,glbl,,,,,,,,
C:/Users/RampantVelcro/Desktop/Class/Fall2018/ECE540/ECE540FinalProject/Vivado/runnable_projectMBlatestBitstream/runnable_project.srcs/sim_1/new/adxl362test.v,1542380878,verilog,,,,adxl362test,,,../../../../runnable_project.srcs/sources_1/imports/hdl/core;../../../../runnable_project.srcs/sources_1/imports/hdl/system;../../../../runnable_project.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/RampantVelcro/Desktop/Class/Fall2018/ECE540/ECE540FinalProject/Vivado/runnable_projectMBlatestBitstream/runnable_project.srcs/sources_1/new/mhp_axdl362.v,1542438211,verilog,,C:/Users/RampantVelcro/Desktop/Class/Fall2018/ECE540/ECE540FinalProject/Vivado/runnable_projectMBlatestBitstream/runnable_project.srcs/sim_1/new/adxl362test.v,,mhp_axdl362,,,../../../../runnable_project.srcs/sources_1/imports/hdl/core;../../../../runnable_project.srcs/sources_1/imports/hdl/system;../../../../runnable_project.srcs/sources_1/ip/clk_wiz_0,,,,,
