Classic Timing Analyzer report for DE1_D5M
Tue Apr 07 16:34:26 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'sdram_pll:u6|altpll:altpll_component|_clk0'
  7. Clock Setup: 'GPIO_1[0]'
  8. Clock Setup: 'CLOCK_50'
  9. Clock Hold: 'sdram_pll:u6|altpll:altpll_component|_clk0'
 10. Clock Hold: 'CLOCK_50'
 11. tsu
 12. tco
 13. tpd
 14. th
 15. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+
; Type                                                      ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                                                          ; To                                                                                                                                         ; From Clock                                 ; To Clock                                   ; Failed Paths ;
+-----------------------------------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+
; Worst-case tsu                                            ; -0.440 ns ; 1.000 ns                         ; 1.440 ns                         ; DRAM_DQ[6]                                                                                                                                                    ; Sdram_Control_4Port:u7|mDATAOUT[6]                                                                                                         ; --                                         ; CLOCK_50                                   ; 8            ;
; Worst-case tco                                            ; -6.032 ns ; 1.000 ns                         ; 7.032 ns                         ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] ; DRAM_DQ[15]                                                                                                                                ; CLOCK_50                                   ; --                                         ; 64           ;
; Worst-case tpd                                            ; N/A       ; None                             ; 9.558 ns                         ; UART_RXD                                                                                                                                                      ; UART_TXD                                                                                                                                   ; --                                         ; --                                         ; 0            ;
; Worst-case th                                             ; N/A       ; None                             ; 2.872 ns                         ; SW[8]                                                                                                                                                         ; I2C_CCD_Config:u8|mI2C_DATA[4]                                                                                                             ; --                                         ; CLOCK_50                                   ; 0            ;
; Clock Setup: 'sdram_pll:u6|altpll:altpll_component|_clk0' ; -3.195 ns ; 125.00 MHz ( period = 8.000 ns ) ; N/A                              ; Reset_Delay:u2|oRST_0                                                                                                                                         ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                          ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 81           ;
; Clock Setup: 'CLOCK_50'                                   ; 5.771 ns  ; 50.00 MHz ( period = 20.000 ns ) ; 118.23 MHz ( period = 8.458 ns ) ; VGA_Controller:u1|oRequest                                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; CLOCK_50                                   ; CLOCK_50                                   ; 0            ;
; Clock Setup: 'CCD_PIXCLK'                                 ; N/A       ; None                             ; 103.14 MHz ( period = 9.696 ns ) ; RAW2RGB:u4|mDVAL                                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; GPIO_1[0]                                  ; GPIO_1[0]                                  ; 0            ;
; Clock Hold: 'CLOCK_50'                                    ; -2.308 ns ; 50.00 MHz ( period = 20.000 ns ) ; N/A                              ; I2C_CCD_Config:u8|senosr_exposure[3]                                                                                                                          ; I2C_CCD_Config:u8|mI2C_DATA[3]                                                                                                             ; CLOCK_50                                   ; CLOCK_50                                   ; 24           ;
; Clock Hold: 'sdram_pll:u6|altpll:altpll_component|_clk0'  ; 0.445 ns  ; 125.00 MHz ( period = 8.000 ns ) ; N/A                              ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                 ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                              ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                              ;           ;                                  ;                                  ;                                                                                                                                                               ;                                                                                                                                            ;                                            ;                                            ; 177          ;
+-----------------------------------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                             ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                              ; Setting            ; From            ; To                        ; Entity Name ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                         ; EP2C20F484C7       ;                 ;                           ;             ;
; Timing Models                                                       ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                              ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                               ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                             ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;                 ;                           ;             ;
; Number of source nodes to report per destination node               ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                               ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                           ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                        ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                              ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                          ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                        ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;                 ;                           ;             ;
; tsu Requirement                                                     ; 4 ns               ; *               ; rCCD_DATA                 ;             ;
; tsu Requirement                                                     ; 4 ns               ; *               ; rCCD_FVAL                 ;             ;
; tsu Requirement                                                     ; 4 ns               ; *               ; rCCD_LVAL                 ;             ;
; tsu Requirement                                                     ; 1 ns               ; DRAM_DQ         ; *                         ;             ;
; tco Requirement                                                     ; 1 ns               ; *               ; CCD_Capture:u3|Pre_FVAL   ;             ;
; tco Requirement                                                     ; 1 ns               ; *               ; CCD_Capture:u3|mCCD_DATA  ;             ;
; tco Requirement                                                     ; 1 ns               ; *               ; CCD_Capture:u3|mCCD_LVAL  ;             ;
; tco Requirement                                                     ; 1 ns               ; *               ; DRAM_DQ                   ;             ;
; Clock Settings                                                      ; CLK50              ;                 ; CLOCK_50                  ;             ;
; Clock Settings                                                      ; CCD_PIXCLK         ;                 ; GPIO_1[0]                 ;             ;
; Clock Settings                                                      ; CCD_MCLK           ;                 ; GPIO_1[16]                ;             ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe9|dffe10a  ; dcfifo_m2o1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe13|dffe14a ; dcfifo_m2o1 ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                             ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                            ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; sdram_pll:u6|altpll:altpll_component|_clk0 ;                    ; PLL output ; 125.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 5                     ; 2                   ; -2.419 ns ;              ;
; sdram_pll:u6|altpll:altpll_component|_clk1 ;                    ; PLL output ; 125.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 5                     ; 2                   ; -5.418 ns ;              ;
; GPIO_1[0]                                  ; CCD_PIXCLK         ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; CLOCK_50                                   ; CLK50              ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 1                     ; 1                   ; AUTO      ;              ;
; GPIO_1[16]                                 ; CCD_MCLK           ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                          ; To                                   ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -3.195 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|WR_MASK[0]    ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 1.006 ns                  ; 4.201 ns                ;
; -3.166 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mWR           ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 1.003 ns                  ; 4.169 ns                ;
; -3.166 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|WR_MASK[1]    ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 1.003 ns                  ; 4.169 ns                ;
; -2.847 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|RD_MASK[1]    ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.999 ns                  ; 3.846 ns                ;
; -2.729 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mADDR[22]     ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.990 ns                  ; 3.719 ns                ;
; -2.729 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mADDR[19]     ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.990 ns                  ; 3.719 ns                ;
; -2.729 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mADDR[18]     ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.990 ns                  ; 3.719 ns                ;
; -2.729 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mADDR[17]     ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.990 ns                  ; 3.719 ns                ;
; -2.729 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mADDR[15]     ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.990 ns                  ; 3.719 ns                ;
; -2.720 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mADDR[13]     ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 1.004 ns                  ; 3.724 ns                ;
; -2.720 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mADDR[9]      ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 1.004 ns                  ; 3.724 ns                ;
; -2.720 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mADDR[8]      ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 1.004 ns                  ; 3.724 ns                ;
; -2.716 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mADDR[12]     ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.989 ns                  ; 3.705 ns                ;
; -2.716 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mADDR[11]     ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.989 ns                  ; 3.705 ns                ;
; -2.716 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mADDR[10]     ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.989 ns                  ; 3.705 ns                ;
; -2.714 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mADDR[21]     ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 1.005 ns                  ; 3.719 ns                ;
; -2.714 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mADDR[20]     ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 1.005 ns                  ; 3.719 ns                ;
; -2.714 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mADDR[16]     ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 1.005 ns                  ; 3.719 ns                ;
; -2.714 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mADDR[14]     ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 1.005 ns                  ; 3.719 ns                ;
; -2.610 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|RD_MASK[0]    ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.999 ns                  ; 3.609 ns                ;
; -2.610 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|mRD           ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.999 ns                  ; 3.609 ns                ;
; -2.075 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[10] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.990 ns                  ; 3.065 ns                ;
; -2.075 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[9]  ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.990 ns                  ; 3.065 ns                ;
; -2.075 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[11] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.990 ns                  ; 3.065 ns                ;
; -2.075 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[13] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.990 ns                  ; 3.065 ns                ;
; -2.075 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[12] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.990 ns                  ; 3.065 ns                ;
; -2.075 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[14] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.990 ns                  ; 3.065 ns                ;
; -2.075 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[20] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.990 ns                  ; 3.065 ns                ;
; -2.075 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[22] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.990 ns                  ; 3.065 ns                ;
; -2.075 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[19] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.990 ns                  ; 3.065 ns                ;
; -2.075 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[17] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.990 ns                  ; 3.065 ns                ;
; -2.075 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[15] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.990 ns                  ; 3.065 ns                ;
; -2.075 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[16] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.990 ns                  ; 3.065 ns                ;
; -2.075 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[18] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.990 ns                  ; 3.065 ns                ;
; -2.075 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[21] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.990 ns                  ; 3.065 ns                ;
; -2.075 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[8]  ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.990 ns                  ; 3.065 ns                ;
; -2.032 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[10] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.989 ns                  ; 3.021 ns                ;
; -2.032 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[9]  ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.989 ns                  ; 3.021 ns                ;
; -2.032 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[11] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.989 ns                  ; 3.021 ns                ;
; -2.032 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[13] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.989 ns                  ; 3.021 ns                ;
; -2.032 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[12] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.989 ns                  ; 3.021 ns                ;
; -2.032 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[14] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.989 ns                  ; 3.021 ns                ;
; -2.032 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[20] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.989 ns                  ; 3.021 ns                ;
; -2.032 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[19] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.989 ns                  ; 3.021 ns                ;
; -2.032 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[22] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.989 ns                  ; 3.021 ns                ;
; -2.032 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[16] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.989 ns                  ; 3.021 ns                ;
; -2.032 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[17] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.989 ns                  ; 3.021 ns                ;
; -2.032 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[15] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.989 ns                  ; 3.021 ns                ;
; -2.032 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[18] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.989 ns                  ; 3.021 ns                ;
; -2.032 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[21] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.989 ns                  ; 3.021 ns                ;
; -2.032 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[8]  ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.989 ns                  ; 3.021 ns                ;
; -1.855 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[10] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.998 ns                  ; 2.853 ns                ;
; -1.855 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[9]  ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.998 ns                  ; 2.853 ns                ;
; -1.855 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[11] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.998 ns                  ; 2.853 ns                ;
; -1.855 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[13] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.998 ns                  ; 2.853 ns                ;
; -1.855 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[14] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.998 ns                  ; 2.853 ns                ;
; -1.855 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[12] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.998 ns                  ; 2.853 ns                ;
; -1.855 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[16] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.998 ns                  ; 2.853 ns                ;
; -1.855 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[17] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.998 ns                  ; 2.853 ns                ;
; -1.855 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[15] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.998 ns                  ; 2.853 ns                ;
; -1.855 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[19] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.998 ns                  ; 2.853 ns                ;
; -1.855 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[20] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.998 ns                  ; 2.853 ns                ;
; -1.855 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[18] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.998 ns                  ; 2.853 ns                ;
; -1.855 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[22] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.998 ns                  ; 2.853 ns                ;
; -1.855 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[21] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.998 ns                  ; 2.853 ns                ;
; -1.855 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[8]  ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 0.998 ns                  ; 2.853 ns                ;
; -1.809 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[9]  ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 1.000 ns                  ; 2.809 ns                ;
; -1.809 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[10] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 1.000 ns                  ; 2.809 ns                ;
; -1.809 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[11] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 1.000 ns                  ; 2.809 ns                ;
; -1.809 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[12] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 1.000 ns                  ; 2.809 ns                ;
; -1.809 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[14] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 1.000 ns                  ; 2.809 ns                ;
; -1.809 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[13] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 1.000 ns                  ; 2.809 ns                ;
; -1.809 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[15] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 1.000 ns                  ; 2.809 ns                ;
; -1.809 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[17] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 1.000 ns                  ; 2.809 ns                ;
; -1.809 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[16] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 1.000 ns                  ; 2.809 ns                ;
; -1.809 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[18] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 1.000 ns                  ; 2.809 ns                ;
; -1.809 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[20] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 1.000 ns                  ; 2.809 ns                ;
; -1.809 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[19] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 1.000 ns                  ; 2.809 ns                ;
; -1.809 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[22] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 1.000 ns                  ; 2.809 ns                ;
; -1.809 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[21] ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 1.000 ns                  ; 2.809 ns                ;
; -1.809 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[8]  ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.581 ns                    ; 1.000 ns                  ; 2.809 ns                ;
; 1.464 ns                                ; 153.00 MHz ( period = 6.536 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.786 ns                  ; 6.322 ns                ;
; 1.473 ns                                ; 153.21 MHz ( period = 6.527 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[1] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.765 ns                  ; 6.292 ns                ;
; 1.485 ns                                ; 153.49 MHz ( period = 6.515 ns )                    ; Sdram_Control_4Port:u7|ST[4]                                                                                                  ; Sdram_Control_4Port:u7|WR_MASK[0]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.761 ns                  ; 6.276 ns                ;
; 1.493 ns                                ; 153.68 MHz ( period = 6.507 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u7|mWR           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.783 ns                  ; 6.290 ns                ;
; 1.493 ns                                ; 153.68 MHz ( period = 6.507 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.783 ns                  ; 6.290 ns                ;
; 1.502 ns                                ; 153.89 MHz ( period = 6.498 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[1] ; Sdram_Control_4Port:u7|mWR           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.762 ns                  ; 6.260 ns                ;
; 1.502 ns                                ; 153.89 MHz ( period = 6.498 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[1] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.762 ns                  ; 6.260 ns                ;
; 1.514 ns                                ; 154.18 MHz ( period = 6.486 ns )                    ; Sdram_Control_4Port:u7|ST[4]                                                                                                  ; Sdram_Control_4Port:u7|mWR           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.758 ns                  ; 6.244 ns                ;
; 1.514 ns                                ; 154.18 MHz ( period = 6.486 ns )                    ; Sdram_Control_4Port:u7|ST[4]                                                                                                  ; Sdram_Control_4Port:u7|WR_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.758 ns                  ; 6.244 ns                ;
; 1.521 ns                                ; 154.34 MHz ( period = 6.479 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[0] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.763 ns                  ; 6.242 ns                ;
; 1.539 ns                                ; 154.77 MHz ( period = 6.461 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[2] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.765 ns                  ; 6.226 ns                ;
; 1.543 ns                                ; 154.87 MHz ( period = 6.457 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[1] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.763 ns                  ; 6.220 ns                ;
; 1.550 ns                                ; 155.04 MHz ( period = 6.450 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[0] ; Sdram_Control_4Port:u7|mWR           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.760 ns                  ; 6.210 ns                ;
; 1.550 ns                                ; 155.04 MHz ( period = 6.450 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[0] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.760 ns                  ; 6.210 ns                ;
; 1.568 ns                                ; 155.47 MHz ( period = 6.432 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[2] ; Sdram_Control_4Port:u7|mWR           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.762 ns                  ; 6.194 ns                ;
; 1.568 ns                                ; 155.47 MHz ( period = 6.432 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[2] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.762 ns                  ; 6.194 ns                ;
; 1.572 ns                                ; 155.57 MHz ( period = 6.428 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[1] ; Sdram_Control_4Port:u7|mWR           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.760 ns                  ; 6.188 ns                ;
; 1.572 ns                                ; 155.57 MHz ( period = 6.428 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[1] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.760 ns                  ; 6.188 ns                ;
; 1.612 ns                                ; 156.54 MHz ( period = 6.388 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.765 ns                  ; 6.153 ns                ;
; 1.618 ns                                ; 156.69 MHz ( period = 6.382 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.786 ns                  ; 6.168 ns                ;
; 1.641 ns                                ; 157.26 MHz ( period = 6.359 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u7|mWR           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.762 ns                  ; 6.121 ns                ;
; 1.641 ns                                ; 157.26 MHz ( period = 6.359 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.762 ns                  ; 6.121 ns                ;
; 1.647 ns                                ; 157.41 MHz ( period = 6.353 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u7|mWR           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.783 ns                  ; 6.136 ns                ;
; 1.647 ns                                ; 157.41 MHz ( period = 6.353 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.783 ns                  ; 6.136 ns                ;
; 1.650 ns                                ; 157.48 MHz ( period = 6.350 ns )                    ; Sdram_Control_4Port:u7|ST[3]                                                                                                  ; Sdram_Control_4Port:u7|WR_MASK[0]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.761 ns                  ; 6.111 ns                ;
; 1.653 ns                                ; 157.55 MHz ( period = 6.347 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.786 ns                  ; 6.133 ns                ;
; 1.653 ns                                ; 157.55 MHz ( period = 6.347 ns )                    ; Sdram_Control_4Port:u7|ST[9]                                                                                                  ; Sdram_Control_4Port:u7|WR_MASK[0]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.761 ns                  ; 6.108 ns                ;
; 1.655 ns                                ; 157.60 MHz ( period = 6.345 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[0] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.765 ns                  ; 6.110 ns                ;
; 1.670 ns                                ; 157.98 MHz ( period = 6.330 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[3] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.765 ns                  ; 6.095 ns                ;
; 1.676 ns                                ; 158.13 MHz ( period = 6.324 ns )                    ; Sdram_Control_4Port:u7|ST[7]                                                                                                  ; Sdram_Control_4Port:u7|WR_MASK[0]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.761 ns                  ; 6.085 ns                ;
; 1.679 ns                                ; 158.20 MHz ( period = 6.321 ns )                    ; Sdram_Control_4Port:u7|ST[3]                                                                                                  ; Sdram_Control_4Port:u7|mWR           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.758 ns                  ; 6.079 ns                ;
; 1.679 ns                                ; 158.20 MHz ( period = 6.321 ns )                    ; Sdram_Control_4Port:u7|ST[3]                                                                                                  ; Sdram_Control_4Port:u7|WR_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.758 ns                  ; 6.079 ns                ;
; 1.682 ns                                ; 158.28 MHz ( period = 6.318 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u7|mWR           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.783 ns                  ; 6.101 ns                ;
; 1.682 ns                                ; 158.28 MHz ( period = 6.318 ns )                    ; Sdram_Control_4Port:u7|ST[9]                                                                                                  ; Sdram_Control_4Port:u7|mWR           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.758 ns                  ; 6.076 ns                ;
; 1.682 ns                                ; 158.28 MHz ( period = 6.318 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.783 ns                  ; 6.101 ns                ;
; 1.682 ns                                ; 158.28 MHz ( period = 6.318 ns )                    ; Sdram_Control_4Port:u7|ST[9]                                                                                                  ; Sdram_Control_4Port:u7|WR_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.758 ns                  ; 6.076 ns                ;
; 1.684 ns                                ; 158.33 MHz ( period = 6.316 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[0] ; Sdram_Control_4Port:u7|mWR           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.762 ns                  ; 6.078 ns                ;
; 1.684 ns                                ; 158.33 MHz ( period = 6.316 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[0] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.762 ns                  ; 6.078 ns                ;
; 1.699 ns                                ; 158.70 MHz ( period = 6.301 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[3] ; Sdram_Control_4Port:u7|mWR           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.762 ns                  ; 6.063 ns                ;
; 1.699 ns                                ; 158.70 MHz ( period = 6.301 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[3] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.762 ns                  ; 6.063 ns                ;
; 1.705 ns                                ; 158.86 MHz ( period = 6.295 ns )                    ; Sdram_Control_4Port:u7|ST[7]                                                                                                  ; Sdram_Control_4Port:u7|mWR           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.758 ns                  ; 6.053 ns                ;
; 1.705 ns                                ; 158.86 MHz ( period = 6.295 ns )                    ; Sdram_Control_4Port:u7|ST[7]                                                                                                  ; Sdram_Control_4Port:u7|WR_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.758 ns                  ; 6.053 ns                ;
; 1.725 ns                                ; 159.36 MHz ( period = 6.275 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.763 ns                  ; 6.038 ns                ;
; 1.727 ns                                ; 159.41 MHz ( period = 6.273 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.786 ns                  ; 6.059 ns                ;
; 1.736 ns                                ; 159.64 MHz ( period = 6.264 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[1] ; Sdram_Control_4Port:u7|mADDR[12]     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.748 ns                  ; 6.012 ns                ;
; 1.738 ns                                ; 159.69 MHz ( period = 6.262 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[1] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.765 ns                  ; 6.027 ns                ;
; 1.748 ns                                ; 159.95 MHz ( period = 6.252 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[0] ; Sdram_Control_4Port:u7|mADDR[13]     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.761 ns                  ; 6.013 ns                ;
; 1.748 ns                                ; 159.95 MHz ( period = 6.252 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[1] ; Sdram_Control_4Port:u7|mADDR[10]     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.748 ns                  ; 6.000 ns                ;
; 1.750 ns                                ; 160.00 MHz ( period = 6.250 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[0] ; Sdram_Control_4Port:u7|mADDR[9]      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.761 ns                  ; 6.011 ns                ;
; 1.754 ns                                ; 160.10 MHz ( period = 6.246 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u7|mWR           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.760 ns                  ; 6.006 ns                ;
; 1.754 ns                                ; 160.10 MHz ( period = 6.246 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.760 ns                  ; 6.006 ns                ;
; 1.756 ns                                ; 160.15 MHz ( period = 6.244 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u7|mWR           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.783 ns                  ; 6.027 ns                ;
; 1.756 ns                                ; 160.15 MHz ( period = 6.244 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.783 ns                  ; 6.027 ns                ;
; 1.767 ns                                ; 160.44 MHz ( period = 6.233 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[1] ; Sdram_Control_4Port:u7|mADDR[9]      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.763 ns                  ; 5.996 ns                ;
; 1.767 ns                                ; 160.44 MHz ( period = 6.233 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[1] ; Sdram_Control_4Port:u7|mWR           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.762 ns                  ; 5.995 ns                ;
; 1.767 ns                                ; 160.44 MHz ( period = 6.233 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[1] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.762 ns                  ; 5.995 ns                ;
; 1.767 ns                                ; 160.44 MHz ( period = 6.233 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.786 ns                  ; 6.019 ns                ;
; 1.770 ns                                ; 160.51 MHz ( period = 6.230 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[1] ; Sdram_Control_4Port:u7|mADDR[13]     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.761 ns                  ; 5.991 ns                ;
; 1.772 ns                                ; 160.57 MHz ( period = 6.228 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[1] ; Sdram_Control_4Port:u7|mADDR[13]     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.763 ns                  ; 5.991 ns                ;
; 1.772 ns                                ; 160.57 MHz ( period = 6.228 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[1] ; Sdram_Control_4Port:u7|mADDR[9]      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.761 ns                  ; 5.989 ns                ;
; 1.781 ns                                ; 160.80 MHz ( period = 6.219 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[1] ; Sdram_Control_4Port:u7|mADDR[11]     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.748 ns                  ; 5.967 ns                ;
; 1.784 ns                                ; 160.88 MHz ( period = 6.216 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[0] ; Sdram_Control_4Port:u7|mADDR[12]     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.746 ns                  ; 5.962 ns                ;
; 1.787 ns                                ; 160.95 MHz ( period = 6.213 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.786 ns                  ; 5.999 ns                ;
; 1.796 ns                                ; 161.19 MHz ( period = 6.204 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[0] ; Sdram_Control_4Port:u7|mADDR[10]     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.746 ns                  ; 5.950 ns                ;
; 1.796 ns                                ; 161.19 MHz ( period = 6.204 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u7|mWR           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.783 ns                  ; 5.987 ns                ;
; 1.796 ns                                ; 161.19 MHz ( period = 6.204 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.783 ns                  ; 5.987 ns                ;
; 1.802 ns                                ; 161.34 MHz ( period = 6.198 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[2] ; Sdram_Control_4Port:u7|mADDR[12]     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.748 ns                  ; 5.946 ns                ;
; 1.802 ns                                ; 161.34 MHz ( period = 6.198 ns )                    ; Sdram_Control_4Port:u7|ST[6]                                                                                                  ; Sdram_Control_4Port:u7|WR_MASK[0]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.761 ns                  ; 5.959 ns                ;
; 1.806 ns                                ; 161.45 MHz ( period = 6.194 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[1] ; Sdram_Control_4Port:u7|mADDR[12]     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.746 ns                  ; 5.940 ns                ;
; 1.812 ns                                ; 161.60 MHz ( period = 6.188 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u7|RD_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.779 ns                  ; 5.967 ns                ;
; 1.813 ns                                ; 161.63 MHz ( period = 6.187 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[1] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.763 ns                  ; 5.950 ns                ;
; 1.814 ns                                ; 161.66 MHz ( period = 6.186 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[2] ; Sdram_Control_4Port:u7|mADDR[10]     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.748 ns                  ; 5.934 ns                ;
; 1.816 ns                                ; 161.71 MHz ( period = 6.184 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u7|mWR           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.783 ns                  ; 5.967 ns                ;
; 1.816 ns                                ; 161.71 MHz ( period = 6.184 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.783 ns                  ; 5.967 ns                ;
; 1.818 ns                                ; 161.76 MHz ( period = 6.182 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[1] ; Sdram_Control_4Port:u7|mADDR[10]     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.746 ns                  ; 5.928 ns                ;
; 1.818 ns                                ; 161.76 MHz ( period = 6.182 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[2] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.765 ns                  ; 5.947 ns                ;
; 1.821 ns                                ; 161.84 MHz ( period = 6.179 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[1] ; Sdram_Control_4Port:u7|RD_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.758 ns                  ; 5.937 ns                ;
; 1.829 ns                                ; 162.05 MHz ( period = 6.171 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[0] ; Sdram_Control_4Port:u7|mADDR[11]     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.746 ns                  ; 5.917 ns                ;
; 1.831 ns                                ; 162.10 MHz ( period = 6.169 ns )                    ; Sdram_Control_4Port:u7|ST[6]                                                                                                  ; Sdram_Control_4Port:u7|mWR           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.758 ns                  ; 5.927 ns                ;
; 1.831 ns                                ; 162.10 MHz ( period = 6.169 ns )                    ; Sdram_Control_4Port:u7|ST[6]                                                                                                  ; Sdram_Control_4Port:u7|WR_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.758 ns                  ; 5.927 ns                ;
; 1.833 ns                                ; 162.15 MHz ( period = 6.167 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[2] ; Sdram_Control_4Port:u7|mADDR[9]      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.763 ns                  ; 5.930 ns                ;
; 1.833 ns                                ; 162.15 MHz ( period = 6.167 ns )                    ; Sdram_Control_4Port:u7|ST[4]                                                                                                  ; Sdram_Control_4Port:u7|RD_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.754 ns                  ; 5.921 ns                ;
; 1.838 ns                                ; 162.28 MHz ( period = 6.162 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[2] ; Sdram_Control_4Port:u7|mADDR[13]     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.763 ns                  ; 5.925 ns                ;
; 1.839 ns                                ; 162.31 MHz ( period = 6.161 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[3] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.763 ns                  ; 5.924 ns                ;
; 1.842 ns                                ; 162.39 MHz ( period = 6.158 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[1] ; Sdram_Control_4Port:u7|mWR           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.760 ns                  ; 5.918 ns                ;
; 1.842 ns                                ; 162.39 MHz ( period = 6.158 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[1] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.760 ns                  ; 5.918 ns                ;
; 1.847 ns                                ; 162.52 MHz ( period = 6.153 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[2] ; Sdram_Control_4Port:u7|mADDR[11]     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.748 ns                  ; 5.901 ns                ;
; 1.847 ns                                ; 162.52 MHz ( period = 6.153 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[2] ; Sdram_Control_4Port:u7|mWR           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.762 ns                  ; 5.915 ns                ;
; 1.847 ns                                ; 162.52 MHz ( period = 6.153 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[2] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.762 ns                  ; 5.915 ns                ;
; 1.849 ns                                ; 162.58 MHz ( period = 6.151 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[2] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.763 ns                  ; 5.914 ns                ;
; 1.851 ns                                ; 162.63 MHz ( period = 6.149 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[1] ; Sdram_Control_4Port:u7|mADDR[11]     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.746 ns                  ; 5.895 ns                ;
; 1.853 ns                                ; 162.68 MHz ( period = 6.147 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[3] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.765 ns                  ; 5.912 ns                ;
; 1.868 ns                                ; 163.08 MHz ( period = 6.132 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[3] ; Sdram_Control_4Port:u7|mWR           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.760 ns                  ; 5.892 ns                ;
; 1.868 ns                                ; 163.08 MHz ( period = 6.132 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[3] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.760 ns                  ; 5.892 ns                ;
; 1.869 ns                                ; 163.11 MHz ( period = 6.131 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[0] ; Sdram_Control_4Port:u7|RD_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.756 ns                  ; 5.887 ns                ;
; 1.870 ns                                ; 163.13 MHz ( period = 6.130 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.786 ns                  ; 5.916 ns                ;
; 1.875 ns                                ; 163.27 MHz ( period = 6.125 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u7|mADDR[12]     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.748 ns                  ; 5.873 ns                ;
; 1.878 ns                                ; 163.35 MHz ( period = 6.122 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[2] ; Sdram_Control_4Port:u7|mWR           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.760 ns                  ; 5.882 ns                ;
; 1.878 ns                                ; 163.35 MHz ( period = 6.122 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[2] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.760 ns                  ; 5.882 ns                ;
; 1.882 ns                                ; 163.45 MHz ( period = 6.118 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[3] ; Sdram_Control_4Port:u7|mWR           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.762 ns                  ; 5.880 ns                ;
; 1.882 ns                                ; 163.45 MHz ( period = 6.118 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[3] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.762 ns                  ; 5.880 ns                ;
; 1.887 ns                                ; 163.59 MHz ( period = 6.113 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u7|mADDR[10]     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.748 ns                  ; 5.861 ns                ;
; 1.887 ns                                ; 163.59 MHz ( period = 6.113 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[2] ; Sdram_Control_4Port:u7|RD_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.758 ns                  ; 5.871 ns                ;
; 1.889 ns                                ; 163.64 MHz ( period = 6.111 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[4] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.763 ns                  ; 5.874 ns                ;
; 1.891 ns                                ; 163.69 MHz ( period = 6.109 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[2] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.763 ns                  ; 5.872 ns                ;
; 1.891 ns                                ; 163.69 MHz ( period = 6.109 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[1] ; Sdram_Control_4Port:u7|RD_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.756 ns                  ; 5.865 ns                ;
; 1.899 ns                                ; 163.91 MHz ( period = 6.101 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u7|mWR           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.783 ns                  ; 5.884 ns                ;
; 1.899 ns                                ; 163.91 MHz ( period = 6.101 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.783 ns                  ; 5.884 ns                ;
; 1.905 ns                                ; 164.07 MHz ( period = 6.095 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[1] ; Sdram_Control_4Port:u7|mADDR[18]     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.749 ns                  ; 5.844 ns                ;
; 1.906 ns                                ; 164.10 MHz ( period = 6.094 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u7|mADDR[9]      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.763 ns                  ; 5.857 ns                ;
; 1.907 ns                                ; 164.12 MHz ( period = 6.093 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.786 ns                  ; 5.879 ns                ;
; 1.911 ns                                ; 164.23 MHz ( period = 6.089 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u7|mADDR[13]     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.763 ns                  ; 5.852 ns                ;
; 1.918 ns                                ; 164.42 MHz ( period = 6.082 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[0] ; Sdram_Control_4Port:u7|mADDR[12]     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.748 ns                  ; 5.830 ns                ;
; 1.918 ns                                ; 164.42 MHz ( period = 6.082 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[4] ; Sdram_Control_4Port:u7|mWR           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.760 ns                  ; 5.842 ns                ;
; 1.918 ns                                ; 164.42 MHz ( period = 6.082 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[4] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.760 ns                  ; 5.842 ns                ;
; 1.920 ns                                ; 164.47 MHz ( period = 6.080 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u7|mADDR[11]     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.748 ns                  ; 5.828 ns                ;
; 1.920 ns                                ; 164.47 MHz ( period = 6.080 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[2] ; Sdram_Control_4Port:u7|mWR           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.760 ns                  ; 5.840 ns                ;
; 1.920 ns                                ; 164.47 MHz ( period = 6.080 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe8a[2] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.760 ns                  ; 5.840 ns                ;
; 1.922 ns                                ; 164.53 MHz ( period = 6.078 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[1] ; Sdram_Control_4Port:u7|mADDR[8]      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.763 ns                  ; 5.841 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                               ;                                      ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'GPIO_1[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                         ; To                                                                                                                                                                                    ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 103.14 MHz ( period = 9.696 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.625 ns                ;
; N/A                                     ; 114.16 MHz ( period = 8.760 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.209 ns                ;
; N/A                                     ; 116.28 MHz ( period = 8.600 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.129 ns                ;
; N/A                                     ; 118.48 MHz ( period = 8.440 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.049 ns                ;
; N/A                                     ; 122.76 MHz ( period = 8.146 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_we_reg       ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.092 ns                ;
; N/A                                     ; 122.76 MHz ( period = 8.146 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg0  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.074 ns                ;
; N/A                                     ; 122.76 MHz ( period = 8.146 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg0 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.092 ns                ;
; N/A                                     ; 122.76 MHz ( period = 8.146 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg1 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.092 ns                ;
; N/A                                     ; 122.76 MHz ( period = 8.146 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg2 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.092 ns                ;
; N/A                                     ; 122.76 MHz ( period = 8.146 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg3 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.092 ns                ;
; N/A                                     ; 122.76 MHz ( period = 8.146 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg4 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.092 ns                ;
; N/A                                     ; 122.76 MHz ( period = 8.146 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg5 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.092 ns                ;
; N/A                                     ; 122.76 MHz ( period = 8.146 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg6 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.092 ns                ;
; N/A                                     ; 122.76 MHz ( period = 8.146 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg7 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.092 ns                ;
; N/A                                     ; 122.76 MHz ( period = 8.146 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg8 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.092 ns                ;
; N/A                                     ; 122.76 MHz ( period = 8.146 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg1  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.074 ns                ;
; N/A                                     ; 122.76 MHz ( period = 8.146 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg2  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.074 ns                ;
; N/A                                     ; 122.76 MHz ( period = 8.146 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg3  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.074 ns                ;
; N/A                                     ; 122.76 MHz ( period = 8.146 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg4  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.074 ns                ;
; N/A                                     ; 122.76 MHz ( period = 8.146 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg5  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.074 ns                ;
; N/A                                     ; 122.76 MHz ( period = 8.146 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg6  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.074 ns                ;
; N/A                                     ; 122.85 MHz ( period = 8.140 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.851 ns                ;
; N/A                                     ; 123.58 MHz ( period = 8.092 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; 125.31 MHz ( period = 7.980 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.771 ns                ;
; N/A                                     ; 126.07 MHz ( period = 7.932 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.795 ns                ;
; N/A                                     ; 126.14 MHz ( period = 7.928 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_we_reg       ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.113 ns                ;
; N/A                                     ; 126.14 MHz ( period = 7.928 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg0  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 126.14 MHz ( period = 7.928 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg0 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.113 ns                ;
; N/A                                     ; 126.14 MHz ( period = 7.928 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg1 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.113 ns                ;
; N/A                                     ; 126.14 MHz ( period = 7.928 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg2 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.113 ns                ;
; N/A                                     ; 126.14 MHz ( period = 7.928 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg3 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.113 ns                ;
; N/A                                     ; 126.14 MHz ( period = 7.928 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg4 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.113 ns                ;
; N/A                                     ; 126.14 MHz ( period = 7.928 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg5 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.113 ns                ;
; N/A                                     ; 126.14 MHz ( period = 7.928 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg6 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.113 ns                ;
; N/A                                     ; 126.14 MHz ( period = 7.928 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg7 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.113 ns                ;
; N/A                                     ; 126.14 MHz ( period = 7.928 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg8 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.113 ns                ;
; N/A                                     ; 126.14 MHz ( period = 7.928 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg1  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 126.14 MHz ( period = 7.928 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg2  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 126.14 MHz ( period = 7.928 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg3  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 126.14 MHz ( period = 7.928 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg4  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 126.14 MHz ( period = 7.928 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg5  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 126.14 MHz ( period = 7.928 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg6  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 126.14 MHz ( period = 7.928 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg7  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 126.14 MHz ( period = 7.928 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg8  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 127.88 MHz ( period = 7.820 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.691 ns                ;
; N/A                                     ; 128.67 MHz ( period = 7.772 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.715 ns                ;
; N/A                                     ; 131.37 MHz ( period = 7.612 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.635 ns                ;
; N/A                                     ; 131.96 MHz ( period = 7.578 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_we_reg       ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.834 ns                ;
; N/A                                     ; 131.96 MHz ( period = 7.578 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg0  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.816 ns                ;
; N/A                                     ; 131.96 MHz ( period = 7.578 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg0 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.834 ns                ;
; N/A                                     ; 131.96 MHz ( period = 7.578 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg1 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.834 ns                ;
; N/A                                     ; 131.96 MHz ( period = 7.578 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg2 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.834 ns                ;
; N/A                                     ; 131.96 MHz ( period = 7.578 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg3 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.834 ns                ;
; N/A                                     ; 131.96 MHz ( period = 7.578 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg4 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.834 ns                ;
; N/A                                     ; 131.96 MHz ( period = 7.578 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg5 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.834 ns                ;
; N/A                                     ; 131.96 MHz ( period = 7.578 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg6 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.834 ns                ;
; N/A                                     ; 131.96 MHz ( period = 7.578 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg7 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.834 ns                ;
; N/A                                     ; 131.96 MHz ( period = 7.578 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg8 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.834 ns                ;
; N/A                                     ; 131.96 MHz ( period = 7.578 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg1  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.816 ns                ;
; N/A                                     ; 131.96 MHz ( period = 7.578 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg2  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.816 ns                ;
; N/A                                     ; 131.96 MHz ( period = 7.578 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg3  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.816 ns                ;
; N/A                                     ; 131.96 MHz ( period = 7.578 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg4  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.816 ns                ;
; N/A                                     ; 131.96 MHz ( period = 7.578 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg5  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.816 ns                ;
; N/A                                     ; 131.96 MHz ( period = 7.578 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg6  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.816 ns                ;
; N/A                                     ; 133.83 MHz ( period = 7.472 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.517 ns                ;
; N/A                                     ; 134.19 MHz ( period = 7.452 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.555 ns                ;
; N/A                                     ; 136.76 MHz ( period = 7.312 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.437 ns                ;
; N/A                                     ; 137.14 MHz ( period = 7.292 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.475 ns                ;
; N/A                                     ; 138.24 MHz ( period = 7.234 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity_ff                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 139.82 MHz ( period = 7.152 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.357 ns                ;
; N/A                                     ; 140.21 MHz ( period = 7.132 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.395 ns                ;
; N/A                                     ; 143.02 MHz ( period = 6.992 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.277 ns                ;
; N/A                                     ; 144.93 MHz ( period = 6.900 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]                             ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.526 ns                ;
; N/A                                     ; 145.69 MHz ( period = 6.864 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_we_reg       ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.485 ns                ;
; N/A                                     ; 145.69 MHz ( period = 6.864 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg0  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.467 ns                ;
; N/A                                     ; 145.69 MHz ( period = 6.864 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg0 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.485 ns                ;
; N/A                                     ; 145.69 MHz ( period = 6.864 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg1 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.485 ns                ;
; N/A                                     ; 145.69 MHz ( period = 6.864 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg2 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.485 ns                ;
; N/A                                     ; 145.69 MHz ( period = 6.864 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg3 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.485 ns                ;
; N/A                                     ; 145.69 MHz ( period = 6.864 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg4 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.485 ns                ;
; N/A                                     ; 145.69 MHz ( period = 6.864 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg5 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.485 ns                ;
; N/A                                     ; 145.69 MHz ( period = 6.864 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg6 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.485 ns                ;
; N/A                                     ; 145.69 MHz ( period = 6.864 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg7 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.485 ns                ;
; N/A                                     ; 145.69 MHz ( period = 6.864 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg8 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.485 ns                ;
; N/A                                     ; 145.69 MHz ( period = 6.864 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg1  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.467 ns                ;
; N/A                                     ; 145.69 MHz ( period = 6.864 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg2  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.467 ns                ;
; N/A                                     ; 145.69 MHz ( period = 6.864 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg3  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.467 ns                ;
; N/A                                     ; 145.69 MHz ( period = 6.864 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg4  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.467 ns                ;
; N/A                                     ; 145.69 MHz ( period = 6.864 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg5  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.467 ns                ;
; N/A                                     ; 145.69 MHz ( period = 6.864 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg6  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.467 ns                ;
; N/A                                     ; 145.69 MHz ( period = 6.864 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg7  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.467 ns                ;
; N/A                                     ; 145.69 MHz ( period = 6.864 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg8  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.467 ns                ;
; N/A                                     ; 146.37 MHz ( period = 6.832 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.197 ns                ;
; N/A                                     ; 146.63 MHz ( period = 6.820 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]                             ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.446 ns                ;
; N/A                                     ; 148.37 MHz ( period = 6.740 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]                             ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.366 ns                ;
; N/A                                     ; 148.54 MHz ( period = 6.732 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.493 ns                ;
; N/A                                     ; 149.88 MHz ( period = 6.672 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.117 ns                ;
; N/A                                     ; 150.15 MHz ( period = 6.660 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]                             ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.286 ns                ;
; N/A                                     ; 151.06 MHz ( period = 6.620 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[12]                            ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.246 ns                ;
; N/A                                     ; 151.98 MHz ( period = 6.580 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]                             ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.206 ns                ;
; N/A                                     ; 152.91 MHz ( period = 6.540 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[12]                            ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.166 ns                ;
; N/A                                     ; 153.49 MHz ( period = 6.515 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.272 ns                ;
; N/A                                     ; 154.80 MHz ( period = 6.460 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[12]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.086 ns                ;
; N/A                                     ; 155.91 MHz ( period = 6.414 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[6]                             ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.103 ns                ;
; N/A                                     ; 156.01 MHz ( period = 6.410 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[4]                             ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.051 ns                ;
; N/A                                     ; 156.10 MHz ( period = 6.406 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]                             ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.032 ns                ;
; N/A                                     ; 156.74 MHz ( period = 6.380 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[12]                            ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.006 ns                ;
; N/A                                     ; 157.68 MHz ( period = 6.342 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[18]                            ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.031 ns                ;
; N/A                                     ; 157.88 MHz ( period = 6.334 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[6]                             ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.023 ns                ;
; N/A                                     ; 157.98 MHz ( period = 6.330 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[4]                             ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.971 ns                ;
; N/A                                     ; 158.08 MHz ( period = 6.326 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]                             ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.952 ns                ;
; N/A                                     ; 158.13 MHz ( period = 6.324 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[16]                            ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.965 ns                ;
; N/A                                     ; 158.35 MHz ( period = 6.315 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.076 ns                ;
; N/A                                     ; 158.73 MHz ( period = 6.300 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[12]                            ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.926 ns                ;
; N/A                                     ; 158.91 MHz ( period = 6.293 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.054 ns                ;
; N/A                                     ; 159.49 MHz ( period = 6.270 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity_ff                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 2.964 ns                ;
; N/A                                     ; 159.69 MHz ( period = 6.262 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[18]                            ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.951 ns                ;
; N/A                                     ; 159.72 MHz ( period = 6.261 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.709 ns                ;
; N/A                                     ; 159.90 MHz ( period = 6.254 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[6]                             ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.943 ns                ;
; N/A                                     ; 159.95 MHz ( period = 6.252 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.013 ns                ;
; N/A                                     ; 160.00 MHz ( period = 6.250 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[4]                             ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.891 ns                ;
; N/A                                     ; 160.10 MHz ( period = 6.246 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]                             ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.872 ns                ;
; N/A                                     ; 160.15 MHz ( period = 6.244 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[16]                            ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.885 ns                ;
; N/A                                     ; 160.38 MHz ( period = 6.235 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.996 ns                ;
; N/A                                     ; 160.95 MHz ( period = 6.213 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.974 ns                ;
; N/A                                     ; 161.45 MHz ( period = 6.194 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.951 ns                ;
; N/A                                     ; 161.71 MHz ( period = 6.184 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.941 ns                ;
; N/A                                     ; 161.76 MHz ( period = 6.182 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[18]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.871 ns                ;
; N/A                                     ; 161.97 MHz ( period = 6.174 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[6]                             ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.863 ns                ;
; N/A                                     ; 162.02 MHz ( period = 6.172 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.933 ns                ;
; N/A                                     ; 162.07 MHz ( period = 6.170 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[4]                             ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.811 ns                ;
; N/A                                     ; 162.18 MHz ( period = 6.166 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]                             ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.792 ns                ;
; N/A                                     ; 162.23 MHz ( period = 6.164 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[16]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.805 ns                ;
; N/A                                     ; 162.47 MHz ( period = 6.155 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.916 ns                ;
; N/A                                     ; 163.05 MHz ( period = 6.133 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.894 ns                ;
; N/A                                     ; 163.24 MHz ( period = 6.126 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[12]                            ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.752 ns                ;
; N/A                                     ; 163.24 MHz ( period = 6.126 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.883 ns                ;
; N/A                                     ; 163.88 MHz ( period = 6.102 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[18]                            ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.791 ns                ;
; N/A                                     ; 163.93 MHz ( period = 6.100 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.861 ns                ;
; N/A                                     ; 164.10 MHz ( period = 6.094 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[6]                             ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.783 ns                ;
; N/A                                     ; 164.15 MHz ( period = 6.092 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.853 ns                ;
; N/A                                     ; 164.20 MHz ( period = 6.090 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[4]                             ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.731 ns                ;
; N/A                                     ; 164.31 MHz ( period = 6.086 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]                             ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.712 ns                ;
; N/A                                     ; 164.37 MHz ( period = 6.084 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[16]                            ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.725 ns                ;
; N/A                                     ; 164.37 MHz ( period = 6.084 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[13]                            ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.818 ns                ;
; N/A                                     ; 164.96 MHz ( period = 6.062 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.510 ns                ;
; N/A                                     ; 165.13 MHz ( period = 6.056 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.817 ns                ;
; N/A                                     ; 165.40 MHz ( period = 6.046 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[12]                            ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.672 ns                ;
; N/A                                     ; 166.06 MHz ( period = 6.022 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[18]                            ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 166.22 MHz ( period = 6.016 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.777 ns                ;
; N/A                                     ; 166.56 MHz ( period = 6.004 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[16]                            ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.645 ns                ;
; N/A                                     ; 166.56 MHz ( period = 6.004 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[13]                            ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.738 ns                ;
; N/A                                     ; 166.61 MHz ( period = 6.002 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.763 ns                ;
; N/A                                     ; 166.97 MHz ( period = 5.989 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.750 ns                ;
; N/A                                     ; 167.20 MHz ( period = 5.981 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.742 ns                ;
; N/A                                     ; 167.31 MHz ( period = 5.977 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.789 ns                ;
; N/A                                     ; 167.34 MHz ( period = 5.976 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.737 ns                ;
; N/A                                     ; 167.62 MHz ( period = 5.966 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[12]                            ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.592 ns                ;
; N/A                                     ; 167.81 MHz ( period = 5.959 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.720 ns                ;
; N/A                                     ; 167.87 MHz ( period = 5.957 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_we_reg       ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.960 ns                ;
; N/A                                     ; 167.87 MHz ( period = 5.957 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg0  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.942 ns                ;
; N/A                                     ; 167.87 MHz ( period = 5.957 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg0 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.960 ns                ;
; N/A                                     ; 167.87 MHz ( period = 5.957 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg1 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.960 ns                ;
; N/A                                     ; 167.87 MHz ( period = 5.957 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg2 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.960 ns                ;
; N/A                                     ; 167.87 MHz ( period = 5.957 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg3 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.960 ns                ;
; N/A                                     ; 167.87 MHz ( period = 5.957 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg4 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.960 ns                ;
; N/A                                     ; 167.87 MHz ( period = 5.957 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg5 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.960 ns                ;
; N/A                                     ; 167.87 MHz ( period = 5.957 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg6 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.960 ns                ;
; N/A                                     ; 167.87 MHz ( period = 5.957 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg7 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.960 ns                ;
; N/A                                     ; 167.87 MHz ( period = 5.957 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg8 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.960 ns                ;
; N/A                                     ; 167.87 MHz ( period = 5.957 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg1  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.942 ns                ;
; N/A                                     ; 167.87 MHz ( period = 5.957 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg2  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.942 ns                ;
; N/A                                     ; 167.87 MHz ( period = 5.957 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg3  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.942 ns                ;
; N/A                                     ; 167.87 MHz ( period = 5.957 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg4  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.942 ns                ;
; N/A                                     ; 167.87 MHz ( period = 5.957 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg5  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.942 ns                ;
; N/A                                     ; 167.87 MHz ( period = 5.957 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg6  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.942 ns                ;
; N/A                                     ; 167.95 MHz ( period = 5.954 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.719 ns                ;
; N/A                                     ; 168.01 MHz ( period = 5.952 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.485 ns                ;
; N/A                                     ; 168.07 MHz ( period = 5.950 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.707 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.691 ns                ;
; N/A                                     ; 168.78 MHz ( period = 5.925 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.682 ns                ;
; N/A                                     ; 168.80 MHz ( period = 5.924 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[13]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.658 ns                ;
; N/A                                     ; 168.92 MHz ( period = 5.920 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[6]                             ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.609 ns                ;
; N/A                                     ; 168.98 MHz ( period = 5.918 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.679 ns                ;
; N/A                                     ; 169.03 MHz ( period = 5.916 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[4]                             ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.557 ns                ;
; N/A                                     ; 169.06 MHz ( period = 5.915 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[1]                             ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.649 ns                ;
; N/A                                     ; 169.23 MHz ( period = 5.909 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.670 ns                ;
; N/A                                     ; 169.46 MHz ( period = 5.901 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.662 ns                ;
; N/A                                     ; 169.58 MHz ( period = 5.897 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.709 ns                ;
; N/A                                     ; 169.61 MHz ( period = 5.896 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.657 ns                ;
; N/A                                     ; 169.61 MHz ( period = 5.896 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[20]                            ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.535 ns                ;
; N/A                                     ; 169.72 MHz ( period = 5.892 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[3]                             ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.601 ns                ;
; N/A                                     ; 169.89 MHz ( period = 5.886 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[12]                            ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.512 ns                ;
; N/A                                     ; 170.10 MHz ( period = 5.879 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.640 ns                ;
; N/A                                     ; 170.13 MHz ( period = 5.878 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.639 ns                ;
; N/A                                     ; 170.24 MHz ( period = 5.874 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.639 ns                ;
; N/A                                     ; 170.30 MHz ( period = 5.872 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.405 ns                ;
; N/A                                     ; 170.36 MHz ( period = 5.870 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[23]                            ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.556 ns                ;
; N/A                                     ; 170.59 MHz ( period = 5.862 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[11]                            ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.548 ns                ;
; N/A                                     ; 170.74 MHz ( period = 5.857 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[14]                            ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.560 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                              ;                                                                                                                                                                                       ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                       ; To                                                                                                                                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 5.771 ns                                ; 118.23 MHz ( period = 8.458 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.740 ns                  ; 3.969 ns                ;
; 5.851 ns                                ; 120.51 MHz ( period = 8.298 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.740 ns                  ; 3.889 ns                ;
; 5.931 ns                                ; 122.88 MHz ( period = 8.138 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.740 ns                  ; 3.809 ns                ;
; 6.011 ns                                ; 125.34 MHz ( period = 7.978 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.740 ns                  ; 3.729 ns                ;
; 6.064 ns                                ; 127.03 MHz ( period = 7.872 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.760 ns                  ; 3.696 ns                ;
; 6.091 ns                                ; 127.91 MHz ( period = 7.818 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.740 ns                  ; 3.649 ns                ;
; 6.144 ns                                ; 129.67 MHz ( period = 7.712 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.760 ns                  ; 3.616 ns                ;
; 6.171 ns                                ; 130.58 MHz ( period = 7.658 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.740 ns                  ; 3.569 ns                ;
; 6.224 ns                                ; 132.42 MHz ( period = 7.552 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.760 ns                  ; 3.536 ns                ;
; 6.251 ns                                ; 133.37 MHz ( period = 7.498 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.740 ns                  ; 3.489 ns                ;
; 6.331 ns                                ; 136.28 MHz ( period = 7.338 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.740 ns                  ; 3.409 ns                ;
; 6.398 ns                                ; 138.81 MHz ( period = 7.204 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.760 ns                  ; 3.362 ns                ;
; 6.478 ns                                ; 141.96 MHz ( period = 7.044 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.760 ns                  ; 3.282 ns                ;
; 6.505 ns                                ; 143.06 MHz ( period = 6.990 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.740 ns                  ; 3.235 ns                ;
; 6.558 ns                                ; 145.26 MHz ( period = 6.884 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.760 ns                  ; 3.202 ns                ;
; 6.580 ns                                ; 146.20 MHz ( period = 6.840 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]                          ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.737 ns                  ; 3.157 ns                ;
; 6.580 ns                                ; 146.20 MHz ( period = 6.840 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]                          ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.737 ns                  ; 3.157 ns                ;
; 6.580 ns                                ; 146.20 MHz ( period = 6.840 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]                          ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.737 ns                  ; 3.157 ns                ;
; 6.580 ns                                ; 146.20 MHz ( period = 6.840 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]                          ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.737 ns                  ; 3.157 ns                ;
; 6.585 ns                                ; 146.41 MHz ( period = 6.830 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.740 ns                  ; 3.155 ns                ;
; 6.638 ns                                ; 148.72 MHz ( period = 6.724 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.760 ns                  ; 3.122 ns                ;
; 6.684 ns                                ; 150.78 MHz ( period = 6.632 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.759 ns                  ; 3.075 ns                ;
; 6.684 ns                                ; 150.78 MHz ( period = 6.632 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.759 ns                  ; 3.075 ns                ;
; 6.684 ns                                ; 150.78 MHz ( period = 6.632 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.759 ns                  ; 3.075 ns                ;
; 6.684 ns                                ; 150.78 MHz ( period = 6.632 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.759 ns                  ; 3.075 ns                ;
; 6.684 ns                                ; 150.78 MHz ( period = 6.632 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.759 ns                  ; 3.075 ns                ;
; 6.684 ns                                ; 150.78 MHz ( period = 6.632 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.759 ns                  ; 3.075 ns                ;
; 6.684 ns                                ; 150.78 MHz ( period = 6.632 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.759 ns                  ; 3.075 ns                ;
; 6.684 ns                                ; 150.78 MHz ( period = 6.632 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.759 ns                  ; 3.075 ns                ;
; 6.718 ns                                ; 152.35 MHz ( period = 6.564 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.760 ns                  ; 3.042 ns                ;
; 6.798 ns                                ; 156.15 MHz ( period = 6.404 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.760 ns                  ; 2.962 ns                ;
; 6.810 ns                                ; 156.74 MHz ( period = 6.380 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14]                         ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.723 ns                  ; 2.913 ns                ;
; 6.810 ns                                ; 156.74 MHz ( period = 6.380 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13]                         ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.723 ns                  ; 2.913 ns                ;
; 6.810 ns                                ; 156.74 MHz ( period = 6.380 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12]                         ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.723 ns                  ; 2.913 ns                ;
; 6.810 ns                                ; 156.74 MHz ( period = 6.380 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11]                         ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.723 ns                  ; 2.913 ns                ;
; 6.810 ns                                ; 156.74 MHz ( period = 6.380 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]                          ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.723 ns                  ; 2.913 ns                ;
; 6.810 ns                                ; 156.74 MHz ( period = 6.380 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]                          ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.723 ns                  ; 2.913 ns                ;
; 6.810 ns                                ; 156.74 MHz ( period = 6.380 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]                          ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.723 ns                  ; 2.913 ns                ;
; 6.810 ns                                ; 156.74 MHz ( period = 6.380 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]                          ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.723 ns                  ; 2.913 ns                ;
; 6.878 ns                                ; 160.15 MHz ( period = 6.244 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.760 ns                  ; 2.882 ns                ;
; 6.900 ns                                ; 161.29 MHz ( period = 6.200 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.740 ns                  ; 2.840 ns                ;
; 6.900 ns                                ; 161.29 MHz ( period = 6.200 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.740 ns                  ; 2.840 ns                ;
; 6.900 ns                                ; 161.29 MHz ( period = 6.200 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.740 ns                  ; 2.840 ns                ;
; 6.900 ns                                ; 161.29 MHz ( period = 6.200 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.740 ns                  ; 2.840 ns                ;
; 7.017 ns                                ; 167.62 MHz ( period = 5.966 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                                                ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.740 ns                  ; 2.723 ns                ;
; 7.151 ns                                ; 175.50 MHz ( period = 5.698 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~porta_address_reg8 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.760 ns                  ; 2.609 ns                ;
; 7.151 ns                                ; 175.50 MHz ( period = 5.698 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~porta_address_reg7 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.760 ns                  ; 2.609 ns                ;
; 7.151 ns                                ; 175.50 MHz ( period = 5.698 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~porta_address_reg6 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.760 ns                  ; 2.609 ns                ;
; 7.151 ns                                ; 175.50 MHz ( period = 5.698 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~porta_address_reg5 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.760 ns                  ; 2.609 ns                ;
; 7.151 ns                                ; 175.50 MHz ( period = 5.698 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~porta_address_reg4 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.760 ns                  ; 2.609 ns                ;
; 7.151 ns                                ; 175.50 MHz ( period = 5.698 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.760 ns                  ; 2.609 ns                ;
; 7.151 ns                                ; 175.50 MHz ( period = 5.698 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.760 ns                  ; 2.609 ns                ;
; 7.151 ns                                ; 175.50 MHz ( period = 5.698 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.760 ns                  ; 2.609 ns                ;
; 7.151 ns                                ; 175.50 MHz ( period = 5.698 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.760 ns                  ; 2.609 ns                ;
; 7.199 ns                                ; 178.51 MHz ( period = 5.602 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.760 ns                  ; 2.561 ns                ;
; 7.199 ns                                ; 178.51 MHz ( period = 5.602 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.760 ns                  ; 2.561 ns                ;
; 7.200 ns                                ; 178.57 MHz ( period = 5.600 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.745 ns                  ; 2.545 ns                ;
; 7.200 ns                                ; 178.57 MHz ( period = 5.600 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.745 ns                  ; 2.545 ns                ;
; 7.200 ns                                ; 178.57 MHz ( period = 5.600 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.745 ns                  ; 2.545 ns                ;
; 7.310 ns                                ; 185.87 MHz ( period = 5.380 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                                                ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.760 ns                  ; 2.450 ns                ;
; 7.374 ns                                ; 190.40 MHz ( period = 5.252 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~porta_address_reg8 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.746 ns                  ; 2.372 ns                ;
; 7.374 ns                                ; 190.40 MHz ( period = 5.252 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~porta_address_reg7 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.746 ns                  ; 2.372 ns                ;
; 7.374 ns                                ; 190.40 MHz ( period = 5.252 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~porta_address_reg6 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.746 ns                  ; 2.372 ns                ;
; 7.374 ns                                ; 190.40 MHz ( period = 5.252 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~porta_address_reg5 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.746 ns                  ; 2.372 ns                ;
; 7.374 ns                                ; 190.40 MHz ( period = 5.252 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~porta_address_reg4 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.746 ns                  ; 2.372 ns                ;
; 7.374 ns                                ; 190.40 MHz ( period = 5.252 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.746 ns                  ; 2.372 ns                ;
; 7.374 ns                                ; 190.40 MHz ( period = 5.252 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.746 ns                  ; 2.372 ns                ;
; 7.374 ns                                ; 190.40 MHz ( period = 5.252 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.746 ns                  ; 2.372 ns                ;
; 7.374 ns                                ; 190.40 MHz ( period = 5.252 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.746 ns                  ; 2.372 ns                ;
; 7.435 ns                                ; 194.93 MHz ( period = 5.130 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.746 ns                  ; 2.311 ns                ;
; 7.435 ns                                ; 194.93 MHz ( period = 5.130 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.746 ns                  ; 2.311 ns                ;
; 7.435 ns                                ; 194.93 MHz ( period = 5.130 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.746 ns                  ; 2.311 ns                ;
; 13.362 ns                               ; 150.65 MHz ( period = 6.638 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[4]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.404 ns                ;
; 13.362 ns                               ; 150.65 MHz ( period = 6.638 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[5]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.404 ns                ;
; 13.362 ns                               ; 150.65 MHz ( period = 6.638 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.404 ns                ;
; 13.362 ns                               ; 150.65 MHz ( period = 6.638 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[3]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.404 ns                ;
; 13.362 ns                               ; 150.65 MHz ( period = 6.638 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.404 ns                ;
; 13.362 ns                               ; 150.65 MHz ( period = 6.638 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[13]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.404 ns                ;
; 13.362 ns                               ; 150.65 MHz ( period = 6.638 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[12]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.404 ns                ;
; 13.362 ns                               ; 150.65 MHz ( period = 6.638 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.404 ns                ;
; 13.362 ns                               ; 150.65 MHz ( period = 6.638 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[14]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.404 ns                ;
; 13.362 ns                               ; 150.65 MHz ( period = 6.638 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.404 ns                ;
; 13.362 ns                               ; 150.65 MHz ( period = 6.638 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[11]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.404 ns                ;
; 13.362 ns                               ; 150.65 MHz ( period = 6.638 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.404 ns                ;
; 13.362 ns                               ; 150.65 MHz ( period = 6.638 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[15]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.404 ns                ;
; 13.418 ns                               ; 151.93 MHz ( period = 6.582 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[4]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.348 ns                ;
; 13.418 ns                               ; 151.93 MHz ( period = 6.582 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[5]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.348 ns                ;
; 13.418 ns                               ; 151.93 MHz ( period = 6.582 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.348 ns                ;
; 13.418 ns                               ; 151.93 MHz ( period = 6.582 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[3]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.348 ns                ;
; 13.418 ns                               ; 151.93 MHz ( period = 6.582 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.348 ns                ;
; 13.418 ns                               ; 151.93 MHz ( period = 6.582 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[13]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.348 ns                ;
; 13.418 ns                               ; 151.93 MHz ( period = 6.582 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[12]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.348 ns                ;
; 13.418 ns                               ; 151.93 MHz ( period = 6.582 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.348 ns                ;
; 13.418 ns                               ; 151.93 MHz ( period = 6.582 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[14]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.348 ns                ;
; 13.418 ns                               ; 151.93 MHz ( period = 6.582 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.348 ns                ;
; 13.418 ns                               ; 151.93 MHz ( period = 6.582 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[11]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.348 ns                ;
; 13.418 ns                               ; 151.93 MHz ( period = 6.582 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.348 ns                ;
; 13.418 ns                               ; 151.93 MHz ( period = 6.582 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[15]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.348 ns                ;
; 13.427 ns                               ; 152.14 MHz ( period = 6.573 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[2]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.339 ns                ;
; 13.483 ns                               ; 153.44 MHz ( period = 6.517 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[2]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.283 ns                ;
; 13.567 ns                               ; 155.45 MHz ( period = 6.433 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[4]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.199 ns                ;
; 13.567 ns                               ; 155.45 MHz ( period = 6.433 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[5]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.199 ns                ;
; 13.567 ns                               ; 155.45 MHz ( period = 6.433 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.199 ns                ;
; 13.567 ns                               ; 155.45 MHz ( period = 6.433 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[3]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.199 ns                ;
; 13.567 ns                               ; 155.45 MHz ( period = 6.433 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.199 ns                ;
; 13.567 ns                               ; 155.45 MHz ( period = 6.433 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[13]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.199 ns                ;
; 13.567 ns                               ; 155.45 MHz ( period = 6.433 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[12]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.199 ns                ;
; 13.567 ns                               ; 155.45 MHz ( period = 6.433 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.199 ns                ;
; 13.567 ns                               ; 155.45 MHz ( period = 6.433 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[14]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.199 ns                ;
; 13.567 ns                               ; 155.45 MHz ( period = 6.433 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.199 ns                ;
; 13.567 ns                               ; 155.45 MHz ( period = 6.433 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[11]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.199 ns                ;
; 13.567 ns                               ; 155.45 MHz ( period = 6.433 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.199 ns                ;
; 13.567 ns                               ; 155.45 MHz ( period = 6.433 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[15]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.199 ns                ;
; 13.587 ns                               ; 155.93 MHz ( period = 6.413 ns )                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0]                                                                                                          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.760 ns                 ; 6.173 ns                ;
; 13.632 ns                               ; 157.04 MHz ( period = 6.368 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[2]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.134 ns                ;
; 13.716 ns                               ; 159.13 MHz ( period = 6.284 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[4]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.050 ns                ;
; 13.716 ns                               ; 159.13 MHz ( period = 6.284 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[5]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.050 ns                ;
; 13.716 ns                               ; 159.13 MHz ( period = 6.284 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.050 ns                ;
; 13.716 ns                               ; 159.13 MHz ( period = 6.284 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[3]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.050 ns                ;
; 13.716 ns                               ; 159.13 MHz ( period = 6.284 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.050 ns                ;
; 13.716 ns                               ; 159.13 MHz ( period = 6.284 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[13]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.050 ns                ;
; 13.716 ns                               ; 159.13 MHz ( period = 6.284 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[12]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.050 ns                ;
; 13.716 ns                               ; 159.13 MHz ( period = 6.284 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.050 ns                ;
; 13.716 ns                               ; 159.13 MHz ( period = 6.284 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[14]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.050 ns                ;
; 13.716 ns                               ; 159.13 MHz ( period = 6.284 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.050 ns                ;
; 13.716 ns                               ; 159.13 MHz ( period = 6.284 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[11]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.050 ns                ;
; 13.716 ns                               ; 159.13 MHz ( period = 6.284 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.050 ns                ;
; 13.716 ns                               ; 159.13 MHz ( period = 6.284 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[15]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 6.050 ns                ;
; 13.726 ns                               ; 159.39 MHz ( period = 6.274 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.754 ns                 ; 6.028 ns                ;
; 13.742 ns                               ; 159.80 MHz ( period = 6.258 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.761 ns                 ; 6.019 ns                ;
; 13.764 ns                               ; 160.36 MHz ( period = 6.236 ns )                    ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                             ; I2C_CCD_Config:u8|senosr_exposure[4]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 6.007 ns                ;
; 13.764 ns                               ; 160.36 MHz ( period = 6.236 ns )                    ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                             ; I2C_CCD_Config:u8|senosr_exposure[5]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 6.007 ns                ;
; 13.764 ns                               ; 160.36 MHz ( period = 6.236 ns )                    ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                             ; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 6.007 ns                ;
; 13.764 ns                               ; 160.36 MHz ( period = 6.236 ns )                    ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                             ; I2C_CCD_Config:u8|senosr_exposure[3]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 6.007 ns                ;
; 13.764 ns                               ; 160.36 MHz ( period = 6.236 ns )                    ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                             ; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 6.007 ns                ;
; 13.764 ns                               ; 160.36 MHz ( period = 6.236 ns )                    ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                             ; I2C_CCD_Config:u8|senosr_exposure[13]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 6.007 ns                ;
; 13.764 ns                               ; 160.36 MHz ( period = 6.236 ns )                    ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                             ; I2C_CCD_Config:u8|senosr_exposure[12]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 6.007 ns                ;
; 13.764 ns                               ; 160.36 MHz ( period = 6.236 ns )                    ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                             ; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 6.007 ns                ;
; 13.764 ns                               ; 160.36 MHz ( period = 6.236 ns )                    ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                             ; I2C_CCD_Config:u8|senosr_exposure[14]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 6.007 ns                ;
; 13.764 ns                               ; 160.36 MHz ( period = 6.236 ns )                    ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                             ; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 6.007 ns                ;
; 13.764 ns                               ; 160.36 MHz ( period = 6.236 ns )                    ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                             ; I2C_CCD_Config:u8|senosr_exposure[11]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 6.007 ns                ;
; 13.764 ns                               ; 160.36 MHz ( period = 6.236 ns )                    ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                             ; I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 6.007 ns                ;
; 13.764 ns                               ; 160.36 MHz ( period = 6.236 ns )                    ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                             ; I2C_CCD_Config:u8|senosr_exposure[15]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 6.007 ns                ;
; 13.779 ns                               ; 160.75 MHz ( period = 6.221 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.761 ns                 ; 5.982 ns                ;
; 13.781 ns                               ; 160.80 MHz ( period = 6.219 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[2]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 5.985 ns                ;
; 13.806 ns                               ; 161.45 MHz ( period = 6.194 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.754 ns                 ; 5.948 ns                ;
; 13.819 ns                               ; 161.79 MHz ( period = 6.181 ns )                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3]                                                                                                          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.760 ns                 ; 5.941 ns                ;
; 13.822 ns                               ; 161.86 MHz ( period = 6.178 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.761 ns                 ; 5.939 ns                ;
; 13.829 ns                               ; 162.05 MHz ( period = 6.171 ns )                    ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                             ; I2C_CCD_Config:u8|senosr_exposure[2]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.942 ns                ;
; 13.859 ns                               ; 162.84 MHz ( period = 6.141 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.761 ns                 ; 5.902 ns                ;
; 13.872 ns                               ; 163.19 MHz ( period = 6.128 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.764 ns                 ; 5.892 ns                ;
; 13.886 ns                               ; 163.56 MHz ( period = 6.114 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.754 ns                 ; 5.868 ns                ;
; 13.899 ns                               ; 163.91 MHz ( period = 6.101 ns )                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1]                                                                                                          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.760 ns                 ; 5.861 ns                ;
; 13.902 ns                               ; 163.99 MHz ( period = 6.098 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.761 ns                 ; 5.859 ns                ;
; 13.905 ns                               ; 164.07 MHz ( period = 6.095 ns )                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]                                                                                                                  ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.762 ns                 ; 5.857 ns                ;
; 13.925 ns                               ; 164.61 MHz ( period = 6.075 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.758 ns                 ; 5.833 ns                ;
; 13.930 ns                               ; 164.74 MHz ( period = 6.070 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.762 ns                 ; 5.832 ns                ;
; 13.939 ns                               ; 164.99 MHz ( period = 6.061 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.761 ns                 ; 5.822 ns                ;
; 13.952 ns                               ; 165.34 MHz ( period = 6.048 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.762 ns                 ; 5.810 ns                ;
; 13.952 ns                               ; 165.34 MHz ( period = 6.048 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.764 ns                 ; 5.812 ns                ;
; 13.966 ns                               ; 165.73 MHz ( period = 6.034 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.754 ns                 ; 5.788 ns                ;
; 13.971 ns                               ; 165.86 MHz ( period = 6.029 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.761 ns                 ; 5.790 ns                ;
; 13.982 ns                               ; 166.17 MHz ( period = 6.018 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.761 ns                 ; 5.779 ns                ;
; 14.005 ns                               ; 166.81 MHz ( period = 5.995 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.758 ns                 ; 5.753 ns                ;
; 14.010 ns                               ; 166.94 MHz ( period = 5.990 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.762 ns                 ; 5.752 ns                ;
; 14.015 ns                               ; 167.08 MHz ( period = 5.985 ns )                    ; I2C_CCD_Config:u8|combo_cnt[11]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[4]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.756 ns                ;
; 14.015 ns                               ; 167.08 MHz ( period = 5.985 ns )                    ; I2C_CCD_Config:u8|combo_cnt[11]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[5]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.756 ns                ;
; 14.015 ns                               ; 167.08 MHz ( period = 5.985 ns )                    ; I2C_CCD_Config:u8|combo_cnt[11]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.756 ns                ;
; 14.015 ns                               ; 167.08 MHz ( period = 5.985 ns )                    ; I2C_CCD_Config:u8|combo_cnt[11]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[3]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.756 ns                ;
; 14.015 ns                               ; 167.08 MHz ( period = 5.985 ns )                    ; I2C_CCD_Config:u8|combo_cnt[11]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.756 ns                ;
; 14.015 ns                               ; 167.08 MHz ( period = 5.985 ns )                    ; I2C_CCD_Config:u8|combo_cnt[11]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[13]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.756 ns                ;
; 14.015 ns                               ; 167.08 MHz ( period = 5.985 ns )                    ; I2C_CCD_Config:u8|combo_cnt[11]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[12]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.756 ns                ;
; 14.015 ns                               ; 167.08 MHz ( period = 5.985 ns )                    ; I2C_CCD_Config:u8|combo_cnt[11]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.756 ns                ;
; 14.015 ns                               ; 167.08 MHz ( period = 5.985 ns )                    ; I2C_CCD_Config:u8|combo_cnt[11]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[14]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.756 ns                ;
; 14.015 ns                               ; 167.08 MHz ( period = 5.985 ns )                    ; I2C_CCD_Config:u8|combo_cnt[11]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.756 ns                ;
; 14.015 ns                               ; 167.08 MHz ( period = 5.985 ns )                    ; I2C_CCD_Config:u8|combo_cnt[11]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[11]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.756 ns                ;
; 14.015 ns                               ; 167.08 MHz ( period = 5.985 ns )                    ; I2C_CCD_Config:u8|combo_cnt[11]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.756 ns                ;
; 14.015 ns                               ; 167.08 MHz ( period = 5.985 ns )                    ; I2C_CCD_Config:u8|combo_cnt[11]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[15]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.756 ns                ;
; 14.019 ns                               ; 167.20 MHz ( period = 5.981 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.761 ns                 ; 5.742 ns                ;
; 14.032 ns                               ; 167.56 MHz ( period = 5.968 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.762 ns                 ; 5.730 ns                ;
; 14.032 ns                               ; 167.56 MHz ( period = 5.968 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.764 ns                 ; 5.732 ns                ;
; 14.046 ns                               ; 167.95 MHz ( period = 5.954 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.754 ns                 ; 5.708 ns                ;
; 14.051 ns                               ; 168.10 MHz ( period = 5.949 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.761 ns                 ; 5.710 ns                ;
; 14.062 ns                               ; 168.41 MHz ( period = 5.938 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.761 ns                 ; 5.699 ns                ;
; 14.080 ns                               ; 168.92 MHz ( period = 5.920 ns )                    ; I2C_CCD_Config:u8|combo_cnt[11]                                                                                                                            ; I2C_CCD_Config:u8|senosr_exposure[2]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.691 ns                ;
; 14.085 ns                               ; 169.06 MHz ( period = 5.915 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.758 ns                 ; 5.673 ns                ;
; 14.090 ns                               ; 169.20 MHz ( period = 5.910 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.762 ns                 ; 5.672 ns                ;
; 14.099 ns                               ; 169.46 MHz ( period = 5.901 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.761 ns                 ; 5.662 ns                ;
; 14.112 ns                               ; 169.84 MHz ( period = 5.888 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.762 ns                 ; 5.650 ns                ;
; 14.124 ns                               ; 170.18 MHz ( period = 5.876 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.761 ns                 ; 5.637 ns                ;
; 14.126 ns                               ; 170.24 MHz ( period = 5.874 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.754 ns                 ; 5.628 ns                ;
; 14.131 ns                               ; 170.39 MHz ( period = 5.869 ns )                    ; I2C_CCD_Config:u8|combo_cnt[1]                                                                                                                             ; I2C_CCD_Config:u8|senosr_exposure[4]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.640 ns                ;
; 14.131 ns                               ; 170.39 MHz ( period = 5.869 ns )                    ; I2C_CCD_Config:u8|combo_cnt[1]                                                                                                                             ; I2C_CCD_Config:u8|senosr_exposure[5]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.640 ns                ;
; 14.131 ns                               ; 170.39 MHz ( period = 5.869 ns )                    ; I2C_CCD_Config:u8|combo_cnt[1]                                                                                                                             ; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.640 ns                ;
; 14.131 ns                               ; 170.39 MHz ( period = 5.869 ns )                    ; I2C_CCD_Config:u8|combo_cnt[1]                                                                                                                             ; I2C_CCD_Config:u8|senosr_exposure[3]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.640 ns                ;
; 14.131 ns                               ; 170.39 MHz ( period = 5.869 ns )                    ; I2C_CCD_Config:u8|combo_cnt[1]                                                                                                                             ; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.640 ns                ;
; 14.131 ns                               ; 170.39 MHz ( period = 5.869 ns )                    ; I2C_CCD_Config:u8|combo_cnt[1]                                                                                                                             ; I2C_CCD_Config:u8|senosr_exposure[13]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.640 ns                ;
; 14.131 ns                               ; 170.39 MHz ( period = 5.869 ns )                    ; I2C_CCD_Config:u8|combo_cnt[1]                                                                                                                             ; I2C_CCD_Config:u8|senosr_exposure[12]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.640 ns                ;
; 14.131 ns                               ; 170.39 MHz ( period = 5.869 ns )                    ; I2C_CCD_Config:u8|combo_cnt[1]                                                                                                                             ; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.640 ns                ;
; 14.131 ns                               ; 170.39 MHz ( period = 5.869 ns )                    ; I2C_CCD_Config:u8|combo_cnt[1]                                                                                                                             ; I2C_CCD_Config:u8|senosr_exposure[14]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.640 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                            ;                                                                                                                                                                                      ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                        ; To                                                                                                                                                                                    ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.445 ns                                ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                               ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                             ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                        ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                             ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                            ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                             ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                              ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                   ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:u7|Write                                                                                                                                ; Sdram_Control_4Port:u7|Write                                                                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                        ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                   ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                             ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                               ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:u7|Read                                                                                                                                 ; Sdram_Control_4Port:u7|Read                                                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                             ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                            ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.612 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[19]                                                                                                 ; Sdram_Control_4Port:u7|command:command1|SA[11]                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.621 ns                 ;
; 0.613 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[15]                                                                                                 ; Sdram_Control_4Port:u7|command:command1|SA[7]                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.622 ns                 ;
; 0.614 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[8]                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.623 ns                 ;
; 0.614 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[9]                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.623 ns                 ;
; 0.615 ns                                ; Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                         ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.624 ns                 ;
; 0.616 ns                                ; Sdram_Control_4Port:u7|command:command1|rw_shift[1]                                                                                                         ; Sdram_Control_4Port:u7|command:command1|rw_shift[0]                                                                                                                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.625 ns                 ;
; 0.616 ns                                ; Sdram_Control_4Port:u7|command:command1|rw_shift[0]                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.625 ns                 ;
; 0.616 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[9]                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.625 ns                 ;
; 0.616 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[0]                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.625 ns                 ;
; 0.617 ns                                ; Sdram_Control_4Port:u7|mADDR[21]                                                                                                                            ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[21]                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.626 ns                 ;
; 0.617 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[20]                                                                                                 ; Sdram_Control_4Port:u7|command:command1|BA[0]                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.626 ns                 ;
; 0.617 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[2]                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.626 ns                 ;
; 0.617 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[0]                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.626 ns                 ;
; 0.619 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|LOAD_MODE                                                                                                 ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.628 ns                 ;
; 0.620 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[21]                                                                                                 ; Sdram_Control_4Port:u7|command:command1|BA[1]                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.629 ns                 ;
; 0.620 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[9]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[1]                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.629 ns                 ;
; 0.620 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[6]                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.629 ns                 ;
; 0.622 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[7]                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.631 ns                 ;
; 0.623 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[0]                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.632 ns                 ;
; 0.625 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                        ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.634 ns                 ;
; 0.625 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                        ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.634 ns                 ;
; 0.625 ns                                ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.634 ns                 ;
; 0.627 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[2]                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.636 ns                 ;
; 0.628 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|PRECHARGE                                                                                                 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.637 ns                 ;
; 0.628 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.637 ns                 ;
; 0.629 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                 ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.638 ns                 ;
; 0.629 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[5]                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.638 ns                 ;
; 0.633 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.642 ns                 ;
; 0.634 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                        ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.643 ns                 ;
; 0.634 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                        ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.643 ns                 ;
; 0.634 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                            ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.643 ns                 ;
; 0.636 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.645 ns                 ;
; 0.637 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.646 ns                 ;
; 0.660 ns                                ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                         ; Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.669 ns                 ;
; 0.678 ns                                ; Sdram_Control_4Port:u7|command:command1|command_done                                                                                                        ; Sdram_Control_4Port:u7|command:command1|rp_done                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.687 ns                 ;
; 0.679 ns                                ; Sdram_Control_4Port:u7|command:command1|command_done                                                                                                        ; Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.688 ns                 ;
; 0.736 ns                                ; Sdram_Control_4Port:u7|command:command1|CAS_N                                                                                                               ; Sdram_Control_4Port:u7|CAS_N                                                                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.745 ns                 ;
; 0.761 ns                                ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                                            ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[20]                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.770 ns                 ;
; 0.762 ns                                ; Sdram_Control_4Port:u7|mADDR[14]                                                                                                                            ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[14]                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.771 ns                 ;
; 0.764 ns                                ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                                            ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[11]                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.773 ns                 ;
; 0.764 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[6]                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.773 ns                 ;
; 0.765 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[16]                                                                                                 ; Sdram_Control_4Port:u7|command:command1|SA[8]                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.774 ns                 ;
; 0.766 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[10]                                                                                                              ; Sdram_Control_4Port:u7|SA[10]                                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.775 ns                 ;
; 0.766 ns                                ; Sdram_Control_4Port:u7|command:command1|command_delay[4]                                                                                                    ; Sdram_Control_4Port:u7|command:command1|command_delay[3]                                                                                                                              ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.775 ns                 ;
; 0.767 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[4]                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.776 ns                 ;
; 0.767 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5]                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.776 ns                 ;
; 0.767 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[1]                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.776 ns                 ;
; 0.770 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[4]                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.779 ns                 ;
; 0.772 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[8]                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.781 ns                 ;
; 0.773 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|REFRESH                                                                                                   ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.782 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[8]                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.788 ns                 ;
; 0.780 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[8]                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.789 ns                 ;
; 0.784 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~portb_address_reg1  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.093 ns                   ; 0.877 ns                 ;
; 0.789 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[3]                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.798 ns                 ;
; 0.791 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[2]                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.800 ns                 ;
; 0.792 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.801 ns                 ;
; 0.796 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[4]                                                                                                               ; Sdram_Control_4Port:u7|SA[4]                                                                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.805 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[3]                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.823 ns                 ;
; 0.815 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.057 ns                   ; 0.872 ns                 ;
; 0.840 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[1]                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.850 ns                 ;
; 0.847 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[1]                                                                                                               ; Sdram_Control_4Port:u7|SA[1]                                                                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.856 ns                 ;
; 0.848 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[3]                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.858 ns                 ;
; 0.849 ns                                ; Sdram_Control_4Port:u7|mADDR[8]                                                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[8]                                                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 0.857 ns                 ;
; 0.850 ns                                ; Sdram_Control_4Port:u7|command:command1|CS_N[0]                                                                                                             ; Sdram_Control_4Port:u7|CS_N[0]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 0.858 ns                 ;
; 0.850 ns                                ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                                            ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[13]                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 0.858 ns                 ;
; 0.854 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[5]                                                                                                               ; Sdram_Control_4Port:u7|SA[5]                                                                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.863 ns                 ;
; 0.855 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[9]                                                                                                               ; Sdram_Control_4Port:u7|SA[9]                                                                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.864 ns                 ;
; 0.855 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[2]                                                                                                               ; Sdram_Control_4Port:u7|SA[2]                                                                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.864 ns                 ;
; 0.855 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[9]                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.865 ns                 ;
; 0.856 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[3]                                                                                                               ; Sdram_Control_4Port:u7|SA[3]                                                                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.865 ns                 ;
; 0.858 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[6]                                                                                                               ; Sdram_Control_4Port:u7|SA[6]                                                                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.867 ns                 ;
; 0.868 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                   ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.877 ns                 ;
; 0.868 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[14]                                                                                            ; Sdram_Control_4Port:u7|control_interface:control1|INIT_REQ                                                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.877 ns                 ;
; 0.868 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|WRITEA                                                                                                    ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.877 ns                 ;
; 0.870 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[1]                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.880 ns                 ;
; 0.870 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                   ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.879 ns                 ;
; 0.871 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0]                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.881 ns                 ;
; 0.872 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[8]                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 0.880 ns                 ;
; 0.873 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[5]                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.882 ns                 ;
; 0.873 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 0.881 ns                 ;
; 0.878 ns                                ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                               ; Sdram_Control_4Port:u7|command:command1|SA[10]                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.887 ns                 ;
; 0.884 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.894 ns                 ;
; 0.895 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.905 ns                 ;
; 0.909 ns                                ; Sdram_Control_4Port:u7|ST[8]                                                                                                                                ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.918 ns                 ;
; 0.910 ns                                ; Sdram_Control_4Port:u7|ST[8]                                                                                                                                ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.919 ns                 ;
; 0.929 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[7]                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.938 ns                 ;
; 0.941 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5]                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.951 ns                 ;
; 0.945 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[1]                                                                                                  ; Sdram_Control_4Port:u7|control_interface:control1|timer[1]                                                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.954 ns                 ;
; 0.946 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[9]                                                                                                  ; Sdram_Control_4Port:u7|control_interface:control1|timer[9]                                                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.955 ns                 ;
; 0.946 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.955 ns                 ;
; 0.947 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[7]                                                                                                  ; Sdram_Control_4Port:u7|control_interface:control1|timer[7]                                                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.956 ns                 ;
; 0.947 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[13]                                                                                                 ; Sdram_Control_4Port:u7|control_interface:control1|timer[13]                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.956 ns                 ;
; 0.947 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[11]                                                                                                 ; Sdram_Control_4Port:u7|control_interface:control1|timer[11]                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.956 ns                 ;
; 0.954 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.963 ns                 ;
; 0.955 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.964 ns                 ;
; 0.955 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.964 ns                 ;
; 0.957 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.966 ns                 ;
; 0.960 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.969 ns                 ;
; 0.965 ns                                ; Sdram_Control_4Port:u7|command:command1|RAS_N                                                                                                               ; Sdram_Control_4Port:u7|RAS_N                                                                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.974 ns                 ;
; 0.966 ns                                ; Sdram_Control_4Port:u7|command:command1|command_delay[1]                                                                                                    ; Sdram_Control_4Port:u7|command:command1|command_delay[0]                                                                                                                              ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.975 ns                 ;
; 0.968 ns                                ; Sdram_Control_4Port:u7|command:command1|command_delay[2]                                                                                                    ; Sdram_Control_4Port:u7|command:command1|command_delay[1]                                                                                                                              ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.977 ns                 ;
; 0.968 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                  ; Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.977 ns                 ;
; 0.970 ns                                ; Sdram_Control_4Port:u7|command:command1|command_delay[6]                                                                                                    ; Sdram_Control_4Port:u7|command:command1|command_delay[5]                                                                                                                              ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.979 ns                 ;
; 0.971 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.980 ns                 ;
; 0.972 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[21]                                                                                                                        ; Sdram_Control_4Port:u7|rWR2_ADDR[21]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.981 ns                 ;
; 0.972 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[21]                                                                                                                        ; Sdram_Control_4Port:u7|rRD2_ADDR[21]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.981 ns                 ;
; 0.973 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity_ff                        ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity_ff                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.982 ns                 ;
; 0.974 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.983 ns                 ;
; 0.975 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.984 ns                 ;
; 0.975 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[8]                                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[8]                                                                                                                                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.984 ns                 ;
; 0.975 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.984 ns                 ;
; 0.975 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[2]                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[2]                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.984 ns                 ;
; 0.975 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.984 ns                 ;
; 0.975 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.984 ns                 ;
; 0.976 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                        ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.985 ns                 ;
; 0.976 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[17]                                                                                                                        ; Sdram_Control_4Port:u7|rRD1_ADDR[17]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.985 ns                 ;
; 0.976 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                                                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.985 ns                 ;
; 0.976 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[16]                                                                                                                        ; Sdram_Control_4Port:u7|rWR1_ADDR[16]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.985 ns                 ;
; 0.976 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[3]                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[3]                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.985 ns                 ;
; 0.976 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[2]                                                                                                  ; Sdram_Control_4Port:u7|control_interface:control1|timer[2]                                                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.985 ns                 ;
; 0.976 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[10]                                                                                            ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[10]                                                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.985 ns                 ;
; 0.976 ns                                ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.985 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                                                                        ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[19]                                                                                                                        ; Sdram_Control_4Port:u7|rRD1_ADDR[19]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[15]                                                                                                                        ; Sdram_Control_4Port:u7|rRD1_ADDR[15]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                                        ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                                        ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[5]                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[5]                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[4]                                                                                                  ; Sdram_Control_4Port:u7|control_interface:control1|timer[4]                                                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[14]                                                                                                 ; Sdram_Control_4Port:u7|control_interface:control1|timer[14]                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[8]                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[8]                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[12]                                                                                            ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[12]                                                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.979 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                                                                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.988 ns                 ;
; 0.979 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.988 ns                 ;
; 0.979 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.988 ns                 ;
; 0.980 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[17]                                                                                                                        ; Sdram_Control_4Port:u7|rRD2_ADDR[17]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.989 ns                 ;
; 0.980 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.989 ns                 ;
; 0.981 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[12]                                                                                                                        ; Sdram_Control_4Port:u7|rWR2_ADDR[12]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.990 ns                 ;
; 0.981 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[17]                                                                                                                        ; Sdram_Control_4Port:u7|rWR2_ADDR[17]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.990 ns                 ;
; 0.981 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[15]                                                                                                                        ; Sdram_Control_4Port:u7|rWR2_ADDR[15]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.990 ns                 ;
; 0.981 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[19]                                                                                                                        ; Sdram_Control_4Port:u7|rWR2_ADDR[19]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.990 ns                 ;
; 0.981 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[12]                                                                                                                        ; Sdram_Control_4Port:u7|rRD2_ADDR[12]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.990 ns                 ;
; 0.981 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[15]                                                                                                                        ; Sdram_Control_4Port:u7|rRD2_ADDR[15]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.990 ns                 ;
; 0.981 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[19]                                                                                                                        ; Sdram_Control_4Port:u7|rRD2_ADDR[19]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.990 ns                 ;
; 0.981 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[20]                                                                                                                        ; Sdram_Control_4Port:u7|rWR1_ADDR[20]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.990 ns                 ;
; 0.983 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[9]                                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[9]                                                                                                                                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.992 ns                 ;
; 0.983 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[9]                                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[9]                                                                                                                                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.992 ns                 ;
; 0.983 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.992 ns                 ;
; 0.983 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.992 ns                 ;
; 0.984 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[21]                                                                                                                        ; Sdram_Control_4Port:u7|rRD1_ADDR[21]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.993 ns                 ;
; 0.984 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[10]                                                                                                                        ; Sdram_Control_4Port:u7|rWR2_ADDR[10]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.993 ns                 ;
; 0.984 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[10]                                                                                                                        ; Sdram_Control_4Port:u7|rRD2_ADDR[10]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.993 ns                 ;
; 0.984 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[21]                                                                                                                        ; Sdram_Control_4Port:u7|rWR1_ADDR[21]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.993 ns                 ;
; 0.984 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[14]                                                                                            ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[14]                                                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.993 ns                 ;
; 0.984 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.993 ns                 ;
; 0.984 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[4]                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.993 ns                 ;
; 0.984 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.993 ns                 ;
; 0.984 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.993 ns                 ;
; 0.984 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.993 ns                 ;
; 0.984 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.993 ns                 ;
; 0.984 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.993 ns                 ;
; 0.984 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.993 ns                 ;
; 0.985 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.994 ns                 ;
; 0.985 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.994 ns                 ;
; 0.986 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[14]                                                                                                                        ; Sdram_Control_4Port:u7|rWR1_ADDR[14]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.995 ns                 ;
; 0.987 ns                                ; Sdram_Control_4Port:u7|command:command1|command_delay[0]                                                                                                    ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.996 ns                 ;
; 0.987 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.996 ns                 ;
; 0.987 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[3]                                                                                                  ; Sdram_Control_4Port:u7|control_interface:control1|timer[3]                                                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.996 ns                 ;
; 0.987 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[5]                                                                                                  ; Sdram_Control_4Port:u7|control_interface:control1|timer[5]                                                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.996 ns                 ;
; 0.989 ns                                ; Sdram_Control_4Port:u7|command:command1|command_delay[0]                                                                                                    ; Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.998 ns                 ;
; 0.989 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.998 ns                 ;
; 0.989 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.998 ns                 ;
; 0.989 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[7]                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.999 ns                 ;
; 0.990 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.999 ns                 ;
; 0.990 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.999 ns                 ;
; 0.990 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.999 ns                 ;
; 0.992 ns                                ; Sdram_Control_4Port:u7|command:command1|command_delay[5]                                                                                                    ; Sdram_Control_4Port:u7|command:command1|command_delay[4]                                                                                                                              ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.001 ns                 ;
; 0.992 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[6]                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.001 ns                 ;
; 0.994 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.003 ns                 ;
; 1.001 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.010 ns                 ;
; 1.002 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.011 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                         ;                                                                                                                                                                                       ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                       ; To                                                                                                                                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -2.308 ns                               ; I2C_CCD_Config:u8|senosr_exposure[3]                                                                                                                       ; I2C_CCD_Config:u8|mI2C_DATA[3]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.443 ns                   ; 1.135 ns                 ;
; -2.249 ns                               ; I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                                       ; I2C_CCD_Config:u8|mI2C_DATA[9]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.444 ns                   ; 1.195 ns                 ;
; -2.206 ns                               ; I2C_CCD_Config:u8|senosr_exposure[11]                                                                                                                      ; I2C_CCD_Config:u8|mI2C_DATA[11]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.443 ns                   ; 1.237 ns                 ;
; -2.194 ns                               ; I2C_CCD_Config:u8|senosr_exposure[13]                                                                                                                      ; I2C_CCD_Config:u8|mI2C_DATA[13]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.443 ns                   ; 1.249 ns                 ;
; -2.188 ns                               ; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                       ; I2C_CCD_Config:u8|mI2C_DATA[7]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.443 ns                   ; 1.255 ns                 ;
; -2.169 ns                               ; I2C_CCD_Config:u8|senosr_exposure[15]                                                                                                                      ; I2C_CCD_Config:u8|mI2C_DATA[15]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.444 ns                   ; 1.275 ns                 ;
; -1.951 ns                               ; I2C_CCD_Config:u8|senosr_exposure[14]                                                                                                                      ; I2C_CCD_Config:u8|mI2C_DATA[14]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.444 ns                   ; 1.493 ns                 ;
; -1.921 ns                               ; I2C_CCD_Config:u8|senosr_exposure[12]                                                                                                                      ; I2C_CCD_Config:u8|mI2C_DATA[12]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.443 ns                   ; 1.522 ns                 ;
; -0.644 ns                               ; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                                       ; I2C_CCD_Config:u8|mI2C_DATA[8]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.445 ns                   ; 2.801 ns                 ;
; -0.643 ns                               ; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                                       ; I2C_CCD_Config:u8|mI2C_DATA[6]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.444 ns                   ; 2.801 ns                 ;
; -0.524 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.443 ns                   ; 2.919 ns                 ;
; -0.524 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.443 ns                   ; 2.919 ns                 ;
; -0.514 ns                               ; I2C_CCD_Config:u8|senosr_exposure[5]                                                                                                                       ; I2C_CCD_Config:u8|mI2C_DATA[5]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.443 ns                   ; 2.929 ns                 ;
; -0.493 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[18]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.449 ns                   ; 2.956 ns                 ;
; -0.493 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[17]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.449 ns                   ; 2.956 ns                 ;
; -0.493 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[21]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.449 ns                   ; 2.956 ns                 ;
; -0.493 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[20]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.449 ns                   ; 2.956 ns                 ;
; -0.165 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.443 ns                   ; 3.278 ns                 ;
; -0.165 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.443 ns                   ; 3.278 ns                 ;
; -0.134 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[18]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.449 ns                   ; 3.315 ns                 ;
; -0.134 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[17]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.449 ns                   ; 3.315 ns                 ;
; -0.134 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[21]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.449 ns                   ; 3.315 ns                 ;
; -0.134 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[20]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.449 ns                   ; 3.315 ns                 ;
; -0.061 ns                               ; I2C_CCD_Config:u8|senosr_exposure[2]                                                                                                                       ; I2C_CCD_Config:u8|mI2C_DATA[0]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.445 ns                   ; 3.384 ns                 ;
; 0.013 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.461 ns                 ;
; 0.013 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.461 ns                 ;
; 0.013 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.461 ns                 ;
; 0.013 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.461 ns                 ;
; 0.013 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.461 ns                 ;
; 0.013 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.461 ns                 ;
; 0.013 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.461 ns                 ;
; 0.018 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[16]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.447 ns                   ; 3.465 ns                 ;
; 0.018 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[5]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.447 ns                   ; 3.465 ns                 ;
; 0.018 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[3]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.447 ns                   ; 3.465 ns                 ;
; 0.018 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[19]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.447 ns                   ; 3.465 ns                 ;
; 0.018 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[12]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.447 ns                   ; 3.465 ns                 ;
; 0.018 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[22]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.447 ns                   ; 3.465 ns                 ;
; 0.018 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[23]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.447 ns                   ; 3.465 ns                 ;
; 0.020 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[6]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.468 ns                 ;
; 0.022 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.470 ns                 ;
; 0.022 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.470 ns                 ;
; 0.022 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.470 ns                 ;
; 0.022 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.470 ns                 ;
; 0.022 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.470 ns                 ;
; 0.022 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.470 ns                 ;
; 0.022 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.470 ns                 ;
; 0.022 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.470 ns                 ;
; 0.022 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.470 ns                 ;
; 0.022 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.470 ns                 ;
; 0.022 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.470 ns                 ;
; 0.022 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.470 ns                 ;
; 0.022 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.470 ns                 ;
; 0.028 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[14]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.476 ns                 ;
; 0.028 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[9]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.476 ns                 ;
; 0.028 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[15]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.476 ns                 ;
; 0.037 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[13]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.447 ns                   ; 3.484 ns                 ;
; 0.037 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[7]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.447 ns                   ; 3.484 ns                 ;
; 0.037 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[11]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.447 ns                   ; 3.484 ns                 ;
; 0.048 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[10]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.449 ns                   ; 3.497 ns                 ;
; 0.048 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[0]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.449 ns                   ; 3.497 ns                 ;
; 0.048 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[1]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.449 ns                   ; 3.497 ns                 ;
; 0.049 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[4]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.449 ns                   ; 3.498 ns                 ;
; 0.049 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[2]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.449 ns                   ; 3.498 ns                 ;
; 0.049 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[8]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.449 ns                   ; 3.498 ns                 ;
; 0.083 ns                                ; I2C_CCD_Config:u8|senosr_exposure[2]                                                                                                                       ; I2C_CCD_Config:u8|mI2C_DATA[1]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.445 ns                   ; 3.528 ns                 ;
; 0.105 ns                                ; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                                      ; I2C_CCD_Config:u8|mI2C_DATA[10]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.445 ns                   ; 3.550 ns                 ;
; 0.274 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.447 ns                   ; 3.721 ns                 ;
; 0.274 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.447 ns                   ; 3.721 ns                 ;
; 0.372 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.820 ns                 ;
; 0.372 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.820 ns                 ;
; 0.372 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.820 ns                 ;
; 0.372 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.820 ns                 ;
; 0.372 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.820 ns                 ;
; 0.372 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.820 ns                 ;
; 0.372 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.820 ns                 ;
; 0.377 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[16]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.447 ns                   ; 3.824 ns                 ;
; 0.377 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[5]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.447 ns                   ; 3.824 ns                 ;
; 0.377 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[3]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.447 ns                   ; 3.824 ns                 ;
; 0.377 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[19]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.447 ns                   ; 3.824 ns                 ;
; 0.377 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[12]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.447 ns                   ; 3.824 ns                 ;
; 0.377 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[22]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.447 ns                   ; 3.824 ns                 ;
; 0.377 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[23]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.447 ns                   ; 3.824 ns                 ;
; 0.379 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[6]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.827 ns                 ;
; 0.381 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.829 ns                 ;
; 0.381 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.829 ns                 ;
; 0.381 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.829 ns                 ;
; 0.381 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.829 ns                 ;
; 0.381 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.829 ns                 ;
; 0.381 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.829 ns                 ;
; 0.381 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.829 ns                 ;
; 0.381 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.829 ns                 ;
; 0.381 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.829 ns                 ;
; 0.381 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.829 ns                 ;
; 0.381 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.829 ns                 ;
; 0.381 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.829 ns                 ;
; 0.381 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.829 ns                 ;
; 0.387 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[14]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.835 ns                 ;
; 0.387 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[9]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.835 ns                 ;
; 0.387 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[15]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.448 ns                   ; 3.835 ns                 ;
; 0.396 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[13]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.447 ns                   ; 3.843 ns                 ;
; 0.396 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[7]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.447 ns                   ; 3.843 ns                 ;
; 0.396 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[11]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.447 ns                   ; 3.843 ns                 ;
; 0.407 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[10]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.449 ns                   ; 3.856 ns                 ;
; 0.407 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[0]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.449 ns                   ; 3.856 ns                 ;
; 0.407 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[1]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.449 ns                   ; 3.856 ns                 ;
; 0.408 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[4]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.449 ns                   ; 3.857 ns                 ;
; 0.408 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[2]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.449 ns                   ; 3.857 ns                 ;
; 0.408 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[8]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.449 ns                   ; 3.857 ns                 ;
; 0.445 ns                                ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                              ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; I2C_CCD_Config:u8|senosr_exposure[2]                                                                                                                       ; I2C_CCD_Config:u8|senosr_exposure[2]                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; I2C_CCD_Config:u8|LUT_INDEX[0]                                                                                                                             ; I2C_CCD_Config:u8|LUT_INDEX[0]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; I2C_CCD_Config:u8|mSetup_ST.0001                                                                                                                           ; I2C_CCD_Config:u8|mSetup_ST.0001                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; I2C_CCD_Config:u8|I2C_Controller:u0|END                                                                                                                    ; I2C_CCD_Config:u8|I2C_Controller:u0|END                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; I2C_CCD_Config:u8|mI2C_GO                                                                                                                                  ; I2C_CCD_Config:u8|mI2C_GO                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Reset_Delay:u2|oRST_1                                                                                                                                      ; Reset_Delay:u2|oRST_1                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Reset_Delay:u2|oRST_0                                                                                                                                      ; Reset_Delay:u2|oRST_0                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; rClk[0]                                                                                                                                                    ; rClk[0]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Reset_Delay:u2|Cont[0]                                                                                                                                     ; Reset_Delay:u2|Cont[0]                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Reset_Delay:u2|oRST_2                                                                                                                                      ; Reset_Delay:u2|oRST_2                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.613 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[2] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.622 ns                 ;
; 0.614 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[7] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.623 ns                 ;
; 0.615 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[1]                                                                                                                   ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.624 ns                 ;
; 0.615 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[7] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.624 ns                 ;
; 0.616 ns                                ; I2C_CCD_Config:u8|mI2C_DATA[15]                                                                                                                            ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.625 ns                 ;
; 0.618 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[8] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.627 ns                 ;
; 0.622 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[3] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.631 ns                 ;
; 0.622 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[8] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.631 ns                 ;
; 0.625 ns                                ; VGA_Controller:u1|H_Cont[11]                                                                                                                               ; VGA_Controller:u1|H_Cont[11]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.634 ns                 ;
; 0.626 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[4] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.635 ns                 ;
; 0.626 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[3] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.635 ns                 ;
; 0.626 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[4] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.635 ns                 ;
; 0.629 ns                                ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                         ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.638 ns                 ;
; 0.629 ns                                ; I2C_CCD_Config:u8|mSetup_ST.0001                                                                                                                           ; I2C_CCD_Config:u8|mSetup_ST.0000                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.638 ns                 ;
; 0.629 ns                                ; I2C_CCD_Config:u8|mSetup_ST.0001                                                                                                                           ; I2C_CCD_Config:u8|mI2C_GO                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.638 ns                 ;
; 0.629 ns                                ; Reset_Delay:u2|Cont[31]                                                                                                                                    ; Reset_Delay:u2|Cont[31]                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.638 ns                 ;
; 0.632 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[0]                                                                                                                   ; I2C_CCD_Config:u8|iexposure_adj_delay[1]                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.641 ns                 ;
; 0.633 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.447 ns                   ; 4.080 ns                 ;
; 0.633 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.447 ns                   ; 4.080 ns                 ;
; 0.633 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                   ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.642 ns                 ;
; 0.638 ns                                ; VGA_Controller:u1|V_Cont[11]                                                                                                                               ; VGA_Controller:u1|V_Cont[11]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.647 ns                 ;
; 0.643 ns                                ; I2C_CCD_Config:u8|mSetup_ST.0010                                                                                                                           ; I2C_CCD_Config:u8|LUT_INDEX[0]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.652 ns                 ;
; 0.645 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.654 ns                 ;
; 0.648 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.657 ns                 ;
; 0.649 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.658 ns                 ;
; 0.651 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.660 ns                 ;
; 0.653 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.662 ns                 ;
; 0.655 ns                                ; VGA_Controller:u1|H_Cont[6]                                                                                                                                ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.664 ns                 ;
; 0.658 ns                                ; I2C_CCD_Config:u8|senosr_exposure[2]                                                                                                                       ; I2C_CCD_Config:u8|mI2C_DATA[2]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.445 ns                   ; 4.103 ns                 ;
; 0.699 ns                                ; I2C_CCD_Config:u8|senosr_exposure[4]                                                                                                                       ; I2C_CCD_Config:u8|mI2C_DATA[4]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.445 ns                   ; 4.144 ns                 ;
; 0.716 ns                                ; I2C_CCD_Config:u8|LUT_INDEX[1]                                                                                                                             ; I2C_CCD_Config:u8|mI2C_DATA[21]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.725 ns                 ;
; 0.719 ns                                ; I2C_CCD_Config:u8|LUT_INDEX[3]                                                                                                                             ; I2C_CCD_Config:u8|mI2C_DATA[20]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.728 ns                 ;
; 0.725 ns                                ; I2C_CCD_Config:u8|LUT_INDEX[3]                                                                                                                             ; I2C_CCD_Config:u8|mI2C_DATA[18]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.734 ns                 ;
; 0.762 ns                                ; I2C_CCD_Config:u8|mI2C_DATA[14]                                                                                                                            ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.771 ns                 ;
; 0.763 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[0] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.772 ns                 ;
; 0.764 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[6] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.773 ns                 ;
; 0.765 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[6] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.774 ns                 ;
; 0.765 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[9] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.774 ns                 ;
; 0.766 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[2] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.775 ns                 ;
; 0.768 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[9] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.777 ns                 ;
; 0.771 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[0] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.780 ns                 ;
; 0.794 ns                                ; I2C_CCD_Config:u8|I2C_Controller:u0|END                                                                                                                    ; I2C_CCD_Config:u8|mSetup_ST.0010                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.803 ns                 ;
; 0.796 ns                                ; I2C_CCD_Config:u8|I2C_Controller:u0|END                                                                                                                    ; I2C_CCD_Config:u8|mSetup_ST.0000                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.805 ns                 ;
; 0.804 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.813 ns                 ;
; 0.804 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.813 ns                 ;
; 0.807 ns                                ; VGA_Controller:u1|H_Cont[5]                                                                                                                                ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.816 ns                 ;
; 0.840 ns                                ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                            ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.444 ns                   ; 4.284 ns                 ;
; 0.840 ns                                ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                            ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.444 ns                   ; 4.284 ns                 ;
; 0.844 ns                                ; I2C_CCD_Config:u8|LUT_INDEX[2]                                                                                                                             ; I2C_CCD_Config:u8|mI2C_DATA[20]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.853 ns                 ;
; 0.848 ns                                ; I2C_CCD_Config:u8|mI2C_DATA[21]                                                                                                                            ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.008 ns                   ; 0.856 ns                 ;
; 0.849 ns                                ; I2C_CCD_Config:u8|mI2C_DATA[18]                                                                                                                            ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.008 ns                   ; 0.857 ns                 ;
; 0.850 ns                                ; I2C_CCD_Config:u8|LUT_INDEX[2]                                                                                                                             ; I2C_CCD_Config:u8|mI2C_DATA[17]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.859 ns                 ;
; 0.850 ns                                ; I2C_CCD_Config:u8|LUT_INDEX[2]                                                                                                                             ; I2C_CCD_Config:u8|mI2C_DATA[21]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.859 ns                 ;
; 0.854 ns                                ; I2C_CCD_Config:u8|mI2C_DATA[16]                                                                                                                            ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.010 ns                   ; 0.864 ns                 ;
; 0.854 ns                                ; I2C_CCD_Config:u8|mI2C_DATA[12]                                                                                                                            ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.010 ns                   ; 0.864 ns                 ;
; 0.855 ns                                ; I2C_CCD_Config:u8|mI2C_DATA[3]                                                                                                                             ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.010 ns                   ; 0.865 ns                 ;
; 0.856 ns                                ; I2C_CCD_Config:u8|mI2C_DATA[22]                                                                                                                            ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.010 ns                   ; 0.866 ns                 ;
; 0.857 ns                                ; I2C_CCD_Config:u8|mSetup_ST.0000                                                                                                                           ; I2C_CCD_Config:u8|mSetup_ST.0001                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.866 ns                 ;
; 0.871 ns                                ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_DATA[18]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.450 ns                   ; 4.321 ns                 ;
; 0.871 ns                                ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_DATA[17]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.450 ns                   ; 4.321 ns                 ;
; 0.871 ns                                ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_DATA[21]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.450 ns                   ; 4.321 ns                 ;
; 0.871 ns                                ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_DATA[20]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.450 ns                   ; 4.321 ns                 ;
; 0.874 ns                                ; I2C_CCD_Config:u8|LUT_INDEX[0]                                                                                                                             ; I2C_CCD_Config:u8|mI2C_DATA[17]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.883 ns                 ;
; 0.889 ns                                ; I2C_CCD_Config:u8|mI2C_DATA[13]                                                                                                                            ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.898 ns                 ;
; 0.928 ns                                ; I2C_CCD_Config:u8|mSetup_ST.0010                                                                                                                           ; I2C_CCD_Config:u8|mSetup_ST.0000                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.937 ns                 ;
; 0.939 ns                                ; I2C_CCD_Config:u8|mSetup_ST.0001                                                                                                                           ; I2C_CCD_Config:u8|mSetup_ST.0010                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.948 ns                 ;
; 0.946 ns                                ; I2C_CCD_Config:u8|mI2C_DATA[9]                                                                                                                             ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.955 ns                 ;
; 0.960 ns                                ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.969 ns                 ;
; 0.963 ns                                ; I2C_CCD_Config:u8|senosr_exposure[4]                                                                                                                       ; I2C_CCD_Config:u8|senosr_exposure[4]                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.972 ns                 ;
; 0.963 ns                                ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]                                                                                                          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.972 ns                 ;
; 0.963 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.972 ns                 ;
; 0.966 ns                                ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.975 ns                 ;
; 0.966 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.975 ns                 ;
; 0.967 ns                                ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.976 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                        ;                                                                                                                                                            ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                        ;
+-----------+--------------+------------+-------------+------------------------------------------+-----------+
; Slack     ; Required tsu ; Actual tsu ; From        ; To                                       ; To Clock  ;
+-----------+--------------+------------+-------------+------------------------------------------+-----------+
; -0.440 ns ; 1.000 ns     ; 1.440 ns   ; DRAM_DQ[6]  ; Sdram_Control_4Port:u7|mDATAOUT[6]       ; CLOCK_50  ;
; -0.440 ns ; 1.000 ns     ; 1.440 ns   ; DRAM_DQ[7]  ; Sdram_Control_4Port:u7|mDATAOUT[7]       ; CLOCK_50  ;
; -0.431 ns ; 1.000 ns     ; 1.431 ns   ; DRAM_DQ[13] ; Sdram_Control_4Port:u7|mDATAOUT[13]      ; CLOCK_50  ;
; -0.431 ns ; 1.000 ns     ; 1.431 ns   ; DRAM_DQ[12] ; Sdram_Control_4Port:u7|mDATAOUT[12]      ; CLOCK_50  ;
; -0.431 ns ; 1.000 ns     ; 1.431 ns   ; DRAM_DQ[14] ; Sdram_Control_4Port:u7|mDATAOUT[14]      ; CLOCK_50  ;
; -0.418 ns ; 1.000 ns     ; 1.418 ns   ; DRAM_DQ[11] ; Sdram_Control_4Port:u7|mDATAOUT[11]      ; CLOCK_50  ;
; -0.416 ns ; 1.000 ns     ; 1.416 ns   ; DRAM_DQ[8]  ; Sdram_Control_4Port:u7|mDATAOUT[8]       ; CLOCK_50  ;
; -0.416 ns ; 1.000 ns     ; 1.416 ns   ; DRAM_DQ[9]  ; Sdram_Control_4Port:u7|mDATAOUT[9]       ; CLOCK_50  ;
; 2.521 ns  ; 4.000 ns     ; 1.479 ns   ; GPIO_1[1]   ; rCCD_DATA[11]                            ; GPIO_1[0] ;
; 2.526 ns  ; 4.000 ns     ; 1.474 ns   ; GPIO_1[7]   ; rCCD_DATA[6]                             ; GPIO_1[0] ;
; 2.531 ns  ; 4.000 ns     ; 1.469 ns   ; GPIO_1[3]   ; rCCD_DATA[10]                            ; GPIO_1[0] ;
; 2.541 ns  ; 4.000 ns     ; 1.459 ns   ; GPIO_1[6]   ; rCCD_DATA[7]                             ; GPIO_1[0] ;
; 2.546 ns  ; 4.000 ns     ; 1.454 ns   ; GPIO_1[13]  ; rCCD_DATA[0]                             ; GPIO_1[0] ;
; 2.553 ns  ; 4.000 ns     ; 1.447 ns   ; GPIO_1[10]  ; rCCD_DATA[3]                             ; GPIO_1[0] ;
; 2.553 ns  ; 4.000 ns     ; 1.447 ns   ; GPIO_1[12]  ; rCCD_DATA[1]                             ; GPIO_1[0] ;
; 2.588 ns  ; 4.000 ns     ; 1.412 ns   ; GPIO_1[9]   ; rCCD_DATA[4]                             ; GPIO_1[0] ;
; 2.612 ns  ; 4.000 ns     ; 1.388 ns   ; GPIO_1[5]   ; rCCD_DATA[8]                             ; GPIO_1[0] ;
; 2.623 ns  ; 4.000 ns     ; 1.377 ns   ; GPIO_1[8]   ; rCCD_DATA[5]                             ; GPIO_1[0] ;
; 2.641 ns  ; 4.000 ns     ; 1.359 ns   ; GPIO_1[11]  ; rCCD_DATA[2]                             ; GPIO_1[0] ;
; 2.651 ns  ; 4.000 ns     ; 1.349 ns   ; GPIO_1[4]   ; rCCD_DATA[9]                             ; GPIO_1[0] ;
; 2.698 ns  ; 4.000 ns     ; 1.302 ns   ; GPIO_1[21]  ; rCCD_LVAL                                ; GPIO_1[0] ;
; 2.701 ns  ; 4.000 ns     ; 1.299 ns   ; GPIO_1[22]  ; rCCD_FVAL                                ; GPIO_1[0] ;
; N/A       ; None         ; 6.525 ns   ; KEY[2]      ; CCD_Capture:u3|mSTART                    ; GPIO_1[0] ;
; N/A       ; None         ; 6.372 ns   ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50  ;
; N/A       ; None         ; 6.372 ns   ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50  ;
; N/A       ; None         ; 6.372 ns   ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50  ;
; N/A       ; None         ; 6.372 ns   ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50  ;
; N/A       ; None         ; 6.372 ns   ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50  ;
; N/A       ; None         ; 6.372 ns   ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50  ;
; N/A       ; None         ; 6.372 ns   ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50  ;
; N/A       ; None         ; 6.372 ns   ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50  ;
; N/A       ; None         ; 6.372 ns   ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50  ;
; N/A       ; None         ; 6.372 ns   ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50  ;
; N/A       ; None         ; 6.372 ns   ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50  ;
; N/A       ; None         ; 6.372 ns   ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50  ;
; N/A       ; None         ; 6.372 ns   ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50  ;
; N/A       ; None         ; 6.307 ns   ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50  ;
; N/A       ; None         ; 5.979 ns   ; KEY[3]      ; CCD_Capture:u3|mSTART                    ; GPIO_1[0] ;
; N/A       ; None         ; 4.276 ns   ; KEY[1]      ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50  ;
; N/A       ; None         ; 2.399 ns   ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50  ;
; N/A       ; None         ; 2.399 ns   ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50  ;
; N/A       ; None         ; 2.399 ns   ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50  ;
; N/A       ; None         ; 2.399 ns   ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50  ;
; N/A       ; None         ; 2.399 ns   ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50  ;
; N/A       ; None         ; 2.399 ns   ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50  ;
; N/A       ; None         ; 2.399 ns   ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50  ;
; N/A       ; None         ; 2.399 ns   ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50  ;
; N/A       ; None         ; 2.399 ns   ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50  ;
; N/A       ; None         ; 2.399 ns   ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50  ;
; N/A       ; None         ; 2.399 ns   ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50  ;
; N/A       ; None         ; 2.399 ns   ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50  ;
; N/A       ; None         ; 2.399 ns   ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50  ;
; N/A       ; None         ; 2.390 ns   ; GPIO_1[23]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1 ; CLOCK_50  ;
; N/A       ; None         ; 2.307 ns   ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50  ;
; N/A       ; None         ; 1.680 ns   ; GPIO_1[23]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4 ; CLOCK_50  ;
; N/A       ; None         ; 1.334 ns   ; GPIO_1[23]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3 ; CLOCK_50  ;
; N/A       ; None         ; 1.333 ns   ; GPIO_1[23]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2 ; CLOCK_50  ;
; N/A       ; None         ; 0.163 ns   ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[4]           ; CLOCK_50  ;
; N/A       ; None         ; -1.015 ns  ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[5]           ; CLOCK_50  ;
; N/A       ; None         ; -1.101 ns  ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[11]          ; CLOCK_50  ;
; N/A       ; None         ; -1.249 ns  ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[10]          ; CLOCK_50  ;
; N/A       ; None         ; -1.286 ns  ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[8]           ; CLOCK_50  ;
; N/A       ; None         ; -1.318 ns  ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[6]           ; CLOCK_50  ;
; N/A       ; None         ; -1.444 ns  ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[0]           ; CLOCK_50  ;
; N/A       ; None         ; -1.466 ns  ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[2]           ; CLOCK_50  ;
; N/A       ; None         ; -2.041 ns  ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[1]           ; CLOCK_50  ;
; N/A       ; None         ; -2.208 ns  ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[7]           ; CLOCK_50  ;
+-----------+--------------+------------+-------------+------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                                                          ; To          ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; -6.032 ns                               ; 1.000 ns                                            ; 7.032 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] ; DRAM_DQ[15] ; CLOCK_50   ;
; -5.965 ns                               ; 1.000 ns                                            ; 6.965 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]  ; DRAM_DQ[6]  ; CLOCK_50   ;
; -5.954 ns                               ; 1.000 ns                                            ; 6.954 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]  ; DRAM_DQ[2]  ; CLOCK_50   ;
; -5.948 ns                               ; 1.000 ns                                            ; 6.948 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14] ; DRAM_DQ[14] ; CLOCK_50   ;
; -5.895 ns                               ; 1.000 ns                                            ; 6.895 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]  ; DRAM_DQ[6]  ; CLOCK_50   ;
; -5.850 ns                               ; 1.000 ns                                            ; 6.850 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] ; DRAM_DQ[15] ; CLOCK_50   ;
; -5.849 ns                               ; 1.000 ns                                            ; 6.849 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]  ; DRAM_DQ[7]  ; CLOCK_50   ;
; -5.846 ns                               ; 1.000 ns                                            ; 6.846 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]  ; DRAM_DQ[4]  ; CLOCK_50   ;
; -5.813 ns                               ; 1.000 ns                                            ; 6.813 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]  ; DRAM_DQ[7]  ; CLOCK_50   ;
; -5.780 ns                               ; 1.000 ns                                            ; 6.780 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]  ; DRAM_DQ[5]  ; CLOCK_50   ;
; -5.779 ns                               ; 1.000 ns                                            ; 6.779 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]  ; DRAM_DQ[2]  ; CLOCK_50   ;
; -5.740 ns                               ; 1.000 ns                                            ; 6.740 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]  ; DRAM_DQ[1]  ; CLOCK_50   ;
; -5.724 ns                               ; 1.000 ns                                            ; 6.724 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14] ; DRAM_DQ[14] ; CLOCK_50   ;
; -5.722 ns                               ; 1.000 ns                                            ; 6.722 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]  ; DRAM_DQ[0]  ; CLOCK_50   ;
; -5.699 ns                               ; 1.000 ns                                            ; 6.699 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]  ; DRAM_DQ[0]  ; CLOCK_50   ;
; -5.664 ns                               ; 1.000 ns                                            ; 6.664 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]  ; DRAM_DQ[8]  ; CLOCK_50   ;
; -5.621 ns                               ; 1.000 ns                                            ; 6.621 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] ; DRAM_DQ[11] ; CLOCK_50   ;
; -5.617 ns                               ; 1.000 ns                                            ; 6.617 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]  ; DRAM_DQ[4]  ; CLOCK_50   ;
; -5.600 ns                               ; 1.000 ns                                            ; 6.600 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13] ; DRAM_DQ[13] ; CLOCK_50   ;
; -5.582 ns                               ; 1.000 ns                                            ; 6.582 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] ; DRAM_DQ[12] ; CLOCK_50   ;
; -5.546 ns                               ; 1.000 ns                                            ; 6.546 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]  ; DRAM_DQ[5]  ; CLOCK_50   ;
; -5.508 ns                               ; 1.000 ns                                            ; 6.508 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]  ; DRAM_DQ[1]  ; CLOCK_50   ;
; -5.492 ns                               ; 1.000 ns                                            ; 6.492 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10] ; DRAM_DQ[10] ; CLOCK_50   ;
; -5.491 ns                               ; 1.000 ns                                            ; 6.491 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] ; DRAM_DQ[11] ; CLOCK_50   ;
; -5.466 ns                               ; 1.000 ns                                            ; 6.466 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                             ; DRAM_DQ[3]  ; CLOCK_50   ;
; -5.453 ns                               ; 1.000 ns                                            ; 6.453 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13] ; DRAM_DQ[13] ; CLOCK_50   ;
; -5.428 ns                               ; 1.000 ns                                            ; 6.428 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                             ; DRAM_DQ[9]  ; CLOCK_50   ;
; -5.417 ns                               ; 1.000 ns                                            ; 6.417 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] ; DRAM_DQ[12] ; CLOCK_50   ;
; -5.403 ns                               ; 1.000 ns                                            ; 6.403 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]  ; DRAM_DQ[3]  ; CLOCK_50   ;
; -5.367 ns                               ; 1.000 ns                                            ; 6.367 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]  ; DRAM_DQ[3]  ; CLOCK_50   ;
; -5.359 ns                               ; 1.000 ns                                            ; 6.359 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                             ; DRAM_DQ[4]  ; CLOCK_50   ;
; -5.347 ns                               ; 1.000 ns                                            ; 6.347 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10] ; DRAM_DQ[10] ; CLOCK_50   ;
; -5.319 ns                               ; 1.000 ns                                            ; 6.319 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]  ; DRAM_DQ[9]  ; CLOCK_50   ;
; -5.283 ns                               ; 1.000 ns                                            ; 6.283 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                             ; DRAM_DQ[5]  ; CLOCK_50   ;
; -5.254 ns                               ; 1.000 ns                                            ; 6.254 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                             ; DRAM_DQ[14] ; CLOCK_50   ;
; -5.244 ns                               ; 1.000 ns                                            ; 6.244 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                             ; DRAM_DQ[1]  ; CLOCK_50   ;
; -5.227 ns                               ; 1.000 ns                                            ; 6.227 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                             ; DRAM_DQ[6]  ; CLOCK_50   ;
; -5.222 ns                               ; 1.000 ns                                            ; 6.222 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                             ; DRAM_DQ[15] ; CLOCK_50   ;
; -5.151 ns                               ; 1.000 ns                                            ; 6.151 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                             ; DRAM_DQ[7]  ; CLOCK_50   ;
; -5.139 ns                               ; 1.000 ns                                            ; 6.139 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                             ; DRAM_DQ[2]  ; CLOCK_50   ;
; -5.089 ns                               ; 1.000 ns                                            ; 6.089 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]  ; DRAM_DQ[9]  ; CLOCK_50   ;
; -5.017 ns                               ; 1.000 ns                                            ; 6.017 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                             ; DRAM_DQ[0]  ; CLOCK_50   ;
; -4.944 ns                               ; 1.000 ns                                            ; 5.944 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                             ; DRAM_DQ[13] ; CLOCK_50   ;
; -4.917 ns                               ; 1.000 ns                                            ; 5.917 ns   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]  ; DRAM_DQ[8]  ; CLOCK_50   ;
; -4.907 ns                               ; 1.000 ns                                            ; 5.907 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                             ; DRAM_DQ[12] ; CLOCK_50   ;
; -4.900 ns                               ; 1.000 ns                                            ; 5.900 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                             ; DRAM_DQ[8]  ; CLOCK_50   ;
; -4.876 ns                               ; 1.000 ns                                            ; 5.876 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                             ; DRAM_DQ[10] ; CLOCK_50   ;
; -4.842 ns                               ; 1.000 ns                                            ; 5.842 ns   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                             ; DRAM_DQ[11] ; CLOCK_50   ;
; -3.520 ns                               ; 1.000 ns                                            ; 4.520 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                    ; DRAM_DQ[6]  ; CLOCK_50   ;
; -3.520 ns                               ; 1.000 ns                                            ; 4.520 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                    ; DRAM_DQ[7]  ; CLOCK_50   ;
; -3.510 ns                               ; 1.000 ns                                            ; 4.510 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                    ; DRAM_DQ[4]  ; CLOCK_50   ;
; -3.495 ns                               ; 1.000 ns                                            ; 4.495 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                    ; DRAM_DQ[2]  ; CLOCK_50   ;
; -3.495 ns                               ; 1.000 ns                                            ; 4.495 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                    ; DRAM_DQ[3]  ; CLOCK_50   ;
; -3.480 ns                               ; 1.000 ns                                            ; 4.480 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                    ; DRAM_DQ[0]  ; CLOCK_50   ;
; -3.480 ns                               ; 1.000 ns                                            ; 4.480 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                    ; DRAM_DQ[1]  ; CLOCK_50   ;
; -3.480 ns                               ; 1.000 ns                                            ; 4.480 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                    ; DRAM_DQ[5]  ; CLOCK_50   ;
; -3.126 ns                               ; 1.000 ns                                            ; 4.126 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                    ; DRAM_DQ[12] ; CLOCK_50   ;
; -3.126 ns                               ; 1.000 ns                                            ; 4.126 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                    ; DRAM_DQ[13] ; CLOCK_50   ;
; -3.126 ns                               ; 1.000 ns                                            ; 4.126 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                    ; DRAM_DQ[14] ; CLOCK_50   ;
; -3.126 ns                               ; 1.000 ns                                            ; 4.126 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                    ; DRAM_DQ[15] ; CLOCK_50   ;
; -3.094 ns                               ; 1.000 ns                                            ; 4.094 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                    ; DRAM_DQ[11] ; CLOCK_50   ;
; -3.094 ns                               ; 1.000 ns                                            ; 4.094 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                    ; DRAM_DQ[10] ; CLOCK_50   ;
; -2.752 ns                               ; 1.000 ns                                            ; 3.752 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                    ; DRAM_DQ[8]  ; CLOCK_50   ;
; -2.752 ns                               ; 1.000 ns                                            ; 3.752 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                    ; DRAM_DQ[9]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.076 ns  ; VGA_Controller:u1|V_Cont[4]                                                                                                                                   ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.944 ns  ; VGA_Controller:u1|V_Cont[2]                                                                                                                                   ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.894 ns  ; VGA_Controller:u1|V_Cont[4]                                                                                                                                   ; VGA_B[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.886 ns  ; VGA_Controller:u1|V_Cont[4]                                                                                                                                   ; VGA_B[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.852 ns  ; VGA_Controller:u1|V_Cont[4]                                                                                                                                   ; VGA_B[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.830 ns  ; VGA_Controller:u1|V_Cont[4]                                                                                                                                   ; VGA_G[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.828 ns  ; VGA_Controller:u1|V_Cont[4]                                                                                                                                   ; VGA_G[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.817 ns  ; VGA_Controller:u1|V_Cont[4]                                                                                                                                   ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.781 ns  ; VGA_Controller:u1|V_Cont[3]                                                                                                                                   ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.762 ns  ; VGA_Controller:u1|V_Cont[2]                                                                                                                                   ; VGA_B[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.754 ns  ; VGA_Controller:u1|V_Cont[2]                                                                                                                                   ; VGA_B[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.720 ns  ; VGA_Controller:u1|V_Cont[2]                                                                                                                                   ; VGA_B[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.698 ns  ; VGA_Controller:u1|V_Cont[2]                                                                                                                                   ; VGA_G[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.696 ns  ; VGA_Controller:u1|V_Cont[2]                                                                                                                                   ; VGA_G[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.685 ns  ; VGA_Controller:u1|V_Cont[2]                                                                                                                                   ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.614 ns  ; VGA_Controller:u1|V_Cont[4]                                                                                                                                   ; VGA_R[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.599 ns  ; VGA_Controller:u1|V_Cont[3]                                                                                                                                   ; VGA_B[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.592 ns  ; VGA_Controller:u1|V_Cont[4]                                                                                                                                   ; VGA_R[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.591 ns  ; VGA_Controller:u1|V_Cont[3]                                                                                                                                   ; VGA_B[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.591 ns  ; VGA_Controller:u1|V_Cont[4]                                                                                                                                   ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.578 ns  ; VGA_Controller:u1|V_Cont[11]                                                                                                                                  ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.557 ns  ; VGA_Controller:u1|V_Cont[3]                                                                                                                                   ; VGA_B[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.554 ns  ; VGA_Controller:u1|V_Cont[4]                                                                                                                                   ; VGA_G[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.535 ns  ; VGA_Controller:u1|V_Cont[3]                                                                                                                                   ; VGA_G[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.533 ns  ; VGA_Controller:u1|V_Cont[3]                                                                                                                                   ; VGA_G[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.522 ns  ; VGA_Controller:u1|V_Cont[3]                                                                                                                                   ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.502 ns  ; VGA_Controller:u1|V_Cont[8]                                                                                                                                   ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.482 ns  ; VGA_Controller:u1|V_Cont[2]                                                                                                                                   ; VGA_R[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.460 ns  ; VGA_Controller:u1|V_Cont[2]                                                                                                                                   ; VGA_R[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.459 ns  ; VGA_Controller:u1|V_Cont[2]                                                                                                                                   ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.450 ns  ; VGA_Controller:u1|V_Cont[10]                                                                                                                                  ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.422 ns  ; VGA_Controller:u1|V_Cont[2]                                                                                                                                   ; VGA_G[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.396 ns  ; VGA_Controller:u1|V_Cont[11]                                                                                                                                  ; VGA_B[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.388 ns  ; VGA_Controller:u1|V_Cont[11]                                                                                                                                  ; VGA_B[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.385 ns  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]                                                                                                             ; GPIO_1[24]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.369 ns  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5]                                                                                                             ; GPIO_1[24]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.354 ns  ; VGA_Controller:u1|V_Cont[11]                                                                                                                                  ; VGA_B[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.340 ns  ; VGA_Controller:u1|V_Cont[4]                                                                                                                                   ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.332 ns  ; VGA_Controller:u1|V_Cont[11]                                                                                                                                  ; VGA_G[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.330 ns  ; VGA_Controller:u1|V_Cont[11]                                                                                                                                  ; VGA_G[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.330 ns  ; VGA_Controller:u1|V_Cont[7]                                                                                                                                   ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.320 ns  ; VGA_Controller:u1|V_Cont[8]                                                                                                                                   ; VGA_B[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.319 ns  ; VGA_Controller:u1|V_Cont[11]                                                                                                                                  ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.319 ns  ; VGA_Controller:u1|V_Cont[3]                                                                                                                                   ; VGA_R[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.312 ns  ; VGA_Controller:u1|V_Cont[8]                                                                                                                                   ; VGA_B[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.297 ns  ; VGA_Controller:u1|V_Cont[3]                                                                                                                                   ; VGA_R[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.296 ns  ; VGA_Controller:u1|V_Cont[3]                                                                                                                                   ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.284 ns  ; VGA_Controller:u1|V_Cont[9]                                                                                                                                   ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.278 ns  ; VGA_Controller:u1|V_Cont[8]                                                                                                                                   ; VGA_B[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.268 ns  ; VGA_Controller:u1|V_Cont[10]                                                                                                                                  ; VGA_B[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.260 ns  ; VGA_Controller:u1|V_Cont[10]                                                                                                                                  ; VGA_B[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.259 ns  ; VGA_Controller:u1|V_Cont[3]                                                                                                                                   ; VGA_G[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.256 ns  ; VGA_Controller:u1|V_Cont[8]                                                                                                                                   ; VGA_G[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.254 ns  ; VGA_Controller:u1|V_Cont[8]                                                                                                                                   ; VGA_G[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.243 ns  ; VGA_Controller:u1|V_Cont[8]                                                                                                                                   ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.226 ns  ; VGA_Controller:u1|V_Cont[10]                                                                                                                                  ; VGA_B[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.208 ns  ; VGA_Controller:u1|V_Cont[2]                                                                                                                                   ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.204 ns  ; VGA_Controller:u1|V_Cont[10]                                                                                                                                  ; VGA_G[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.202 ns  ; VGA_Controller:u1|V_Cont[10]                                                                                                                                  ; VGA_G[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.191 ns  ; VGA_Controller:u1|V_Cont[10]                                                                                                                                  ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.165 ns  ; VGA_Controller:u1|H_Cont[5]                                                                                                                                   ; VGA_B[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.157 ns  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4]                                                                                                             ; GPIO_1[24]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.148 ns  ; VGA_Controller:u1|V_Cont[7]                                                                                                                                   ; VGA_B[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.140 ns  ; VGA_Controller:u1|V_Cont[7]                                                                                                                                   ; VGA_B[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.139 ns  ; VGA_Controller:u1|H_Cont[5]                                                                                                                                   ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.129 ns  ; VGA_Controller:u1|H_Cont[10]                                                                                                                                  ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.116 ns  ; VGA_Controller:u1|V_Cont[11]                                                                                                                                  ; VGA_R[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.106 ns  ; VGA_Controller:u1|V_Cont[7]                                                                                                                                   ; VGA_B[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.102 ns  ; VGA_Controller:u1|V_Cont[9]                                                                                                                                   ; VGA_B[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.094 ns  ; VGA_Controller:u1|V_Cont[9]                                                                                                                                   ; VGA_B[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.094 ns  ; VGA_Controller:u1|V_Cont[11]                                                                                                                                  ; VGA_R[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.093 ns  ; VGA_Controller:u1|V_Cont[11]                                                                                                                                  ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.091 ns  ; VGA_Controller:u1|V_Cont[6]                                                                                                                                   ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.085 ns  ; VGA_Controller:u1|V_Cont[0]                                                                                                                                   ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.084 ns  ; VGA_Controller:u1|V_Cont[7]                                                                                                                                   ; VGA_G[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.082 ns  ; VGA_Controller:u1|V_Cont[7]                                                                                                                                   ; VGA_G[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.071 ns  ; VGA_Controller:u1|V_Cont[7]                                                                                                                                   ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.060 ns  ; VGA_Controller:u1|V_Cont[9]                                                                                                                                   ; VGA_B[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.056 ns  ; VGA_Controller:u1|V_Cont[11]                                                                                                                                  ; VGA_G[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.045 ns  ; VGA_Controller:u1|V_Cont[3]                                                                                                                                   ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.040 ns  ; VGA_Controller:u1|V_Cont[8]                                                                                                                                   ; VGA_R[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.038 ns  ; VGA_Controller:u1|V_Cont[9]                                                                                                                                   ; VGA_G[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.036 ns  ; VGA_Controller:u1|V_Cont[9]                                                                                                                                   ; VGA_G[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.027 ns  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3]                                                                                                             ; GPIO_1[24]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.025 ns  ; VGA_Controller:u1|V_Cont[9]                                                                                                                                   ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.018 ns  ; VGA_Controller:u1|V_Cont[8]                                                                                                                                   ; VGA_R[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.017 ns  ; VGA_Controller:u1|V_Cont[8]                                                                                                                                   ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.991 ns  ; VGA_Controller:u1|H_Cont[4]                                                                                                                                   ; VGA_B[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.988 ns  ; VGA_Controller:u1|V_Cont[10]                                                                                                                                  ; VGA_R[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.980 ns  ; VGA_Controller:u1|V_Cont[8]                                                                                                                                   ; VGA_G[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.966 ns  ; VGA_Controller:u1|V_Cont[10]                                                                                                                                  ; VGA_R[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.965 ns  ; VGA_Controller:u1|H_Cont[4]                                                                                                                                   ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.965 ns  ; VGA_Controller:u1|V_Cont[10]                                                                                                                                  ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.954 ns  ; VGA_Controller:u1|V_Cont[1]                                                                                                                                   ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.950 ns  ; VGA_Controller:u1|H_Cont[5]                                                                                                                                   ; VGA_B[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.947 ns  ; VGA_Controller:u1|H_Cont[10]                                                                                                                                  ; VGA_B[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.939 ns  ; VGA_Controller:u1|H_Cont[10]                                                                                                                                  ; VGA_B[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.928 ns  ; VGA_Controller:u1|V_Cont[10]                                                                                                                                  ; VGA_G[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.915 ns  ; VGA_Controller:u1|H_Cont[5]                                                                                                                                   ; VGA_B[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.909 ns  ; VGA_Controller:u1|V_Cont[6]                                                                                                                                   ; VGA_B[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.905 ns  ; VGA_Controller:u1|H_Cont[10]                                                                                                                                  ; VGA_B[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.903 ns  ; VGA_Controller:u1|V_Cont[0]                                                                                                                                   ; VGA_B[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.901 ns  ; VGA_Controller:u1|V_Cont[6]                                                                                                                                   ; VGA_B[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.895 ns  ; VGA_Controller:u1|V_Cont[0]                                                                                                                                   ; VGA_B[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.894 ns  ; VGA_Controller:u1|H_Cont[5]                                                                                                                                   ; VGA_G[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.892 ns  ; VGA_Controller:u1|H_Cont[5]                                                                                                                                   ; VGA_G[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.888 ns  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6]                                                                                                             ; GPIO_1[24]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.885 ns  ; VGA_Controller:u1|H_Cont[5]                                                                                                                                   ; VGA_R[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.883 ns  ; VGA_Controller:u1|H_Cont[10]                                                                                                                                  ; VGA_G[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.881 ns  ; VGA_Controller:u1|H_Cont[10]                                                                                                                                  ; VGA_G[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.881 ns  ; VGA_Controller:u1|H_Cont[5]                                                                                                                                   ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.870 ns  ; VGA_Controller:u1|H_Cont[10]                                                                                                                                  ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.868 ns  ; VGA_Controller:u1|V_Cont[7]                                                                                                                                   ; VGA_R[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.867 ns  ; VGA_Controller:u1|V_Cont[6]                                                                                                                                   ; VGA_B[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.863 ns  ; VGA_Controller:u1|H_Cont[5]                                                                                                                                   ; VGA_R[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.861 ns  ; VGA_Controller:u1|V_Cont[0]                                                                                                                                   ; VGA_B[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.860 ns  ; VGA_Controller:u1|H_Cont[6]                                                                                                                                   ; VGA_B[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.858 ns  ; VGA_Controller:u1|H_Cont[5]                                                                                                                                   ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.846 ns  ; VGA_Controller:u1|V_Cont[7]                                                                                                                                   ; VGA_R[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.845 ns  ; VGA_Controller:u1|V_Cont[6]                                                                                                                                   ; VGA_G[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.845 ns  ; VGA_Controller:u1|V_Cont[7]                                                                                                                                   ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.843 ns  ; VGA_Controller:u1|V_Cont[6]                                                                                                                                   ; VGA_G[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.842 ns  ; VGA_Controller:u1|V_Cont[11]                                                                                                                                  ; VGA_B[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.842 ns  ; VGA_Controller:u1|H_Cont[11]                                                                                                                                  ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.839 ns  ; VGA_Controller:u1|V_Cont[0]                                                                                                                                   ; VGA_G[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.837 ns  ; VGA_Controller:u1|V_Cont[0]                                                                                                                                   ; VGA_G[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.835 ns  ; VGA_Controller:u1|V_Cont[5]                                                                                                                                   ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.834 ns  ; VGA_Controller:u1|H_Cont[6]                                                                                                                                   ; VGA_R[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.832 ns  ; VGA_Controller:u1|V_Cont[6]                                                                                                                                   ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.826 ns  ; VGA_Controller:u1|V_Cont[0]                                                                                                                                   ; VGA_G[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.822 ns  ; VGA_Controller:u1|V_Cont[9]                                                                                                                                   ; VGA_R[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.808 ns  ; VGA_Controller:u1|V_Cont[7]                                                                                                                                   ; VGA_G[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.800 ns  ; VGA_Controller:u1|V_Cont[9]                                                                                                                                   ; VGA_R[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.799 ns  ; VGA_Controller:u1|V_Cont[9]                                                                                                                                   ; VGA_R[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.776 ns  ; VGA_Controller:u1|H_Cont[4]                                                                                                                                   ; VGA_B[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.772 ns  ; VGA_Controller:u1|V_Cont[1]                                                                                                                                   ; VGA_B[1]    ; CLOCK_50   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                                               ;             ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 9.558 ns        ; UART_RXD ; UART_TXD ;
; N/A   ; None              ; 6.586 ns        ; SW[7]    ; LEDR[7]  ;
; N/A   ; None              ; 6.378 ns        ; SW[8]    ; LEDR[8]  ;
; N/A   ; None              ; 6.304 ns        ; SW[9]    ; LEDR[9]  ;
; N/A   ; None              ; 5.885 ns        ; SW[4]    ; LEDR[4]  ;
; N/A   ; None              ; 5.678 ns        ; SW[3]    ; LEDR[3]  ;
; N/A   ; None              ; 5.520 ns        ; SW[5]    ; LEDR[5]  ;
; N/A   ; None              ; 5.387 ns        ; SW[2]    ; LEDR[2]  ;
; N/A   ; None              ; 5.136 ns        ; SW[6]    ; LEDR[6]  ;
; N/A   ; None              ; 4.978 ns        ; SW[1]    ; LEDR[1]  ;
; N/A   ; None              ; 4.635 ns        ; SW[0]    ; LEDR[0]  ;
+-------+-------------------+-----------------+----------+----------+


+--------------------------------------------------------------------------------------------------------------+
; th                                                                                                           ;
+---------------+-------------+-----------+-------------+------------------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To                                       ; To Clock  ;
+---------------+-------------+-----------+-------------+------------------------------------------+-----------+
; N/A           ; None        ; 2.872 ns  ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[4]           ; CLOCK_50  ;
; N/A           ; None        ; 2.456 ns  ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[7]           ; CLOCK_50  ;
; N/A           ; None        ; 2.289 ns  ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[1]           ; CLOCK_50  ;
; N/A           ; None        ; 1.950 ns  ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[0]           ; CLOCK_50  ;
; N/A           ; None        ; 1.714 ns  ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[2]           ; CLOCK_50  ;
; N/A           ; None        ; 1.653 ns  ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[10]          ; CLOCK_50  ;
; N/A           ; None        ; 1.566 ns  ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[6]           ; CLOCK_50  ;
; N/A           ; None        ; 1.534 ns  ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[8]           ; CLOCK_50  ;
; N/A           ; None        ; 1.349 ns  ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[11]          ; CLOCK_50  ;
; N/A           ; None        ; 1.263 ns  ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[5]           ; CLOCK_50  ;
; N/A           ; None        ; 0.460 ns  ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50  ;
; N/A           ; None        ; 0.458 ns  ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50  ;
; N/A           ; None        ; 0.082 ns  ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50  ;
; N/A           ; None        ; 0.071 ns  ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50  ;
; N/A           ; None        ; 0.069 ns  ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50  ;
; N/A           ; None        ; 0.068 ns  ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50  ;
; N/A           ; None        ; 0.049 ns  ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50  ;
; N/A           ; None        ; 0.049 ns  ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50  ;
; N/A           ; None        ; 0.047 ns  ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50  ;
; N/A           ; None        ; 0.047 ns  ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50  ;
; N/A           ; None        ; 0.041 ns  ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50  ;
; N/A           ; None        ; -0.147 ns ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50  ;
; N/A           ; None        ; -0.153 ns ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50  ;
; N/A           ; None        ; -0.391 ns ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50  ;
; N/A           ; None        ; -1.085 ns ; GPIO_1[23]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2 ; CLOCK_50  ;
; N/A           ; None        ; -1.086 ns ; GPIO_1[23]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3 ; CLOCK_50  ;
; N/A           ; None        ; -1.113 ns ; GPIO_1[22]  ; rCCD_FVAL                                ; GPIO_1[0] ;
; N/A           ; None        ; -1.116 ns ; GPIO_1[21]  ; rCCD_LVAL                                ; GPIO_1[0] ;
; N/A           ; None        ; -1.145 ns ; GPIO_1[4]   ; rCCD_DATA[9]                             ; GPIO_1[0] ;
; N/A           ; None        ; -1.155 ns ; GPIO_1[11]  ; rCCD_DATA[2]                             ; GPIO_1[0] ;
; N/A           ; None        ; -1.173 ns ; GPIO_1[8]   ; rCCD_DATA[5]                             ; GPIO_1[0] ;
; N/A           ; None        ; -1.184 ns ; GPIO_1[5]   ; rCCD_DATA[8]                             ; GPIO_1[0] ;
; N/A           ; None        ; -1.208 ns ; GPIO_1[9]   ; rCCD_DATA[4]                             ; GPIO_1[0] ;
; N/A           ; None        ; -1.230 ns ; DRAM_DQ[9]  ; Sdram_Control_4Port:u7|mDATAOUT[9]       ; CLOCK_50  ;
; N/A           ; None        ; -1.230 ns ; DRAM_DQ[8]  ; Sdram_Control_4Port:u7|mDATAOUT[8]       ; CLOCK_50  ;
; N/A           ; None        ; -1.232 ns ; DRAM_DQ[11] ; Sdram_Control_4Port:u7|mDATAOUT[11]      ; CLOCK_50  ;
; N/A           ; None        ; -1.243 ns ; GPIO_1[12]  ; rCCD_DATA[1]                             ; GPIO_1[0] ;
; N/A           ; None        ; -1.243 ns ; GPIO_1[10]  ; rCCD_DATA[3]                             ; GPIO_1[0] ;
; N/A           ; None        ; -1.245 ns ; DRAM_DQ[14] ; Sdram_Control_4Port:u7|mDATAOUT[14]      ; CLOCK_50  ;
; N/A           ; None        ; -1.245 ns ; DRAM_DQ[13] ; Sdram_Control_4Port:u7|mDATAOUT[13]      ; CLOCK_50  ;
; N/A           ; None        ; -1.245 ns ; DRAM_DQ[12] ; Sdram_Control_4Port:u7|mDATAOUT[12]      ; CLOCK_50  ;
; N/A           ; None        ; -1.250 ns ; GPIO_1[13]  ; rCCD_DATA[0]                             ; GPIO_1[0] ;
; N/A           ; None        ; -1.254 ns ; DRAM_DQ[7]  ; Sdram_Control_4Port:u7|mDATAOUT[7]       ; CLOCK_50  ;
; N/A           ; None        ; -1.254 ns ; DRAM_DQ[6]  ; Sdram_Control_4Port:u7|mDATAOUT[6]       ; CLOCK_50  ;
; N/A           ; None        ; -1.255 ns ; GPIO_1[6]   ; rCCD_DATA[7]                             ; GPIO_1[0] ;
; N/A           ; None        ; -1.265 ns ; GPIO_1[3]   ; rCCD_DATA[10]                            ; GPIO_1[0] ;
; N/A           ; None        ; -1.270 ns ; GPIO_1[7]   ; rCCD_DATA[6]                             ; GPIO_1[0] ;
; N/A           ; None        ; -1.275 ns ; GPIO_1[1]   ; rCCD_DATA[11]                            ; GPIO_1[0] ;
; N/A           ; None        ; -1.432 ns ; GPIO_1[23]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4 ; CLOCK_50  ;
; N/A           ; None        ; -2.142 ns ; GPIO_1[23]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1 ; CLOCK_50  ;
; N/A           ; None        ; -4.028 ns ; KEY[1]      ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50  ;
; N/A           ; None        ; -5.731 ns ; KEY[3]      ; CCD_Capture:u3|mSTART                    ; GPIO_1[0] ;
; N/A           ; None        ; -6.059 ns ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50  ;
; N/A           ; None        ; -6.124 ns ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50  ;
; N/A           ; None        ; -6.124 ns ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50  ;
; N/A           ; None        ; -6.124 ns ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50  ;
; N/A           ; None        ; -6.124 ns ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50  ;
; N/A           ; None        ; -6.124 ns ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50  ;
; N/A           ; None        ; -6.124 ns ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50  ;
; N/A           ; None        ; -6.124 ns ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50  ;
; N/A           ; None        ; -6.124 ns ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50  ;
; N/A           ; None        ; -6.124 ns ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50  ;
; N/A           ; None        ; -6.124 ns ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50  ;
; N/A           ; None        ; -6.124 ns ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50  ;
; N/A           ; None        ; -6.124 ns ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50  ;
; N/A           ; None        ; -6.124 ns ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50  ;
; N/A           ; None        ; -6.277 ns ; KEY[2]      ; CCD_Capture:u3|mSTART                    ; GPIO_1[0] ;
+---------------+-------------+-----------+-------------+------------------------------------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Tue Apr 07 16:34:24 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE1_D5M -c DE1_D5M --timing_analysis_only
Warning: Can't find clock settings "CCD_PIXCLK" in current project -- ignoring clock settings
Warning: Can't find clock settings "CLK50" in current project -- ignoring clock settings
Warning: Can't find clock settings "CCD_MCLK" in current project -- ignoring clock settings
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "I2C_CCD_Config:u8|mI2C_CTRL_CLK" as buffer
    Info: Detected ripple clock "rClk[0]" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is -3.195 ns for clock "sdram_pll:u6|altpll:altpll_component|_clk0" between source register "Reset_Delay:u2|oRST_0" and destination register "Sdram_Control_4Port:u7|WR_MASK[0]"
    Info: + Largest register to register requirement is 1.006 ns
        Info: + Setup relationship between source and destination is 1.581 ns
            Info: + Latch edge is 1.581 ns
                Info: Clock period of Destination clock "sdram_pll:u6|altpll:altpll_component|_clk0" is 8.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.336 ns
            Info: + Shortest clock path from clock "sdram_pll:u6|altpll:altpll_component|_clk0" to destination register is 2.525 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'sdram_pll:u6|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 585; COMB Node = 'sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.525 ns; Loc. = LCFF_X18_Y13_N5; Fanout = 20; REG Node = 'Sdram_Control_4Port:u7|WR_MASK[0]'
                Info: Total cell delay = 0.602 ns ( 23.84 % )
                Info: Total interconnect delay = 1.923 ns ( 76.16 % )
            Info: - Longest clock path from clock "CLOCK_50" to source register is 2.861 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X20_Y14_N3; Fanout = 11; REG Node = 'Reset_Delay:u2|oRST_0'
                Info: Total cell delay = 1.628 ns ( 56.90 % )
                Info: Total interconnect delay = 1.233 ns ( 43.10 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: - Micro setup delay of destination is -0.038 ns
    Info: - Longest register to register delay is 4.201 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y14_N3; Fanout = 11; REG Node = 'Reset_Delay:u2|oRST_0'
        Info: 2: + IC(0.376 ns) + CELL(0.178 ns) = 0.554 ns; Loc. = LCCOMB_X20_Y14_N30; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|mRD~6'
        Info: 3: + IC(0.294 ns) + CELL(0.178 ns) = 1.026 ns; Loc. = LCCOMB_X20_Y14_N24; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|mRD~7'
        Info: 4: + IC(0.878 ns) + CELL(0.177 ns) = 2.081 ns; Loc. = LCCOMB_X19_Y17_N12; Fanout = 17; COMB Node = 'Sdram_Control_4Port:u7|mRD~9'
        Info: 5: + IC(0.314 ns) + CELL(0.178 ns) = 2.573 ns; Loc. = LCCOMB_X19_Y17_N10; Fanout = 3; COMB Node = 'Sdram_Control_4Port:u7|mWR~7'
        Info: 6: + IC(0.870 ns) + CELL(0.758 ns) = 4.201 ns; Loc. = LCFF_X18_Y13_N5; Fanout = 20; REG Node = 'Sdram_Control_4Port:u7|WR_MASK[0]'
        Info: Total cell delay = 1.469 ns ( 34.97 % )
        Info: Total interconnect delay = 2.732 ns ( 65.03 % )
Warning: Can't achieve timing requirement Clock Setup: 'sdram_pll:u6|altpll:altpll_component|_clk0' along 81 path(s). See Report window for details.
Info: No valid register-to-register data paths exist for clock "sdram_pll:u6|altpll:altpll_component|_clk1"
Info: Clock "GPIO_1[0]" has Internal fmax of 103.14 MHz between source register "RAW2RGB:u4|mDVAL" and destination register "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]" (period= 9.696 ns)
    Info: + Longest register to register delay is 4.625 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y25_N17; Fanout = 2; REG Node = 'RAW2RGB:u4|mDVAL'
        Info: 2: + IC(1.167 ns) + CELL(0.319 ns) = 1.486 ns; Loc. = LCCOMB_X29_Y24_N10; Fanout = 42; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq'
        Info: 3: + IC(0.560 ns) + CELL(0.517 ns) = 2.563 ns; Loc. = LCCOMB_X30_Y24_N2; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.643 ns; Loc. = LCCOMB_X30_Y24_N4; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera0~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.723 ns; Loc. = LCCOMB_X30_Y24_N6; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera1~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.803 ns; Loc. = LCCOMB_X30_Y24_N8; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera2~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.883 ns; Loc. = LCCOMB_X30_Y24_N10; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera3~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.963 ns; Loc. = LCCOMB_X30_Y24_N12; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera4~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 3.137 ns; Loc. = LCCOMB_X30_Y24_N14; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera5~COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 3.217 ns; Loc. = LCCOMB_X30_Y24_N16; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera6~COUT'
        Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 3.297 ns; Loc. = LCCOMB_X30_Y24_N18; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera7~COUT'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 3.377 ns; Loc. = LCCOMB_X30_Y24_N20; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera8~COUT'
        Info: 13: + IC(0.000 ns) + CELL(0.458 ns) = 3.835 ns; Loc. = LCCOMB_X30_Y24_N22; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera9'
        Info: 14: + IC(0.516 ns) + CELL(0.178 ns) = 4.529 ns; Loc. = LCCOMB_X31_Y24_N26; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]~feeder'
        Info: 15: + IC(0.000 ns) + CELL(0.096 ns) = 4.625 ns; Loc. = LCFF_X31_Y24_N27; Fanout = 4; REG Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]'
        Info: Total cell delay = 2.382 ns ( 51.50 % )
        Info: Total interconnect delay = 2.243 ns ( 48.50 % )
    Info: - Smallest clock skew is 0.016 ns
        Info: + Shortest clock path from clock "GPIO_1[0]" to destination register is 2.675 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H12; Fanout = 1; CLK Node = 'GPIO_1[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = IOC_X31_Y27_N0; Fanout = 658; COMB Node = 'GPIO_1[0]~19'
            Info: 3: + IC(1.230 ns) + CELL(0.602 ns) = 2.675 ns; Loc. = LCFF_X31_Y24_N27; Fanout = 4; REG Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]'
            Info: Total cell delay = 1.445 ns ( 54.02 % )
            Info: Total interconnect delay = 1.230 ns ( 45.98 % )
        Info: - Longest clock path from clock "GPIO_1[0]" to source register is 2.659 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H12; Fanout = 1; CLK Node = 'GPIO_1[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = IOC_X31_Y27_N0; Fanout = 658; COMB Node = 'GPIO_1[0]~19'
            Info: 3: + IC(1.214 ns) + CELL(0.602 ns) = 2.659 ns; Loc. = LCFF_X31_Y25_N17; Fanout = 2; REG Node = 'RAW2RGB:u4|mDVAL'
            Info: Total cell delay = 1.445 ns ( 54.34 % )
            Info: Total interconnect delay = 1.214 ns ( 45.66 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Slack time is 5.771 ns for clock "CLOCK_50" between source register "VGA_Controller:u1|oRequest" and destination register "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]"
    Info: Fmax is 118.23 MHz (period= 8.458 ns)
    Info: + Largest register to register requirement is 9.740 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.021 ns
            Info: + Shortest clock path from clock "CLOCK_50" to destination register is 4.585 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.404 ns) + CELL(0.879 ns) = 2.309 ns; Loc. = LCFF_X1_Y13_N29; Fanout = 3; REG Node = 'rClk[0]'
                Info: 3: + IC(0.711 ns) + CELL(0.000 ns) = 3.020 ns; Loc. = CLKCTRL_G0; Fanout = 143; COMB Node = 'rClk[0]~clkctrl'
                Info: 4: + IC(0.963 ns) + CELL(0.602 ns) = 4.585 ns; Loc. = LCFF_X16_Y20_N31; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]'
                Info: Total cell delay = 2.507 ns ( 54.68 % )
                Info: Total interconnect delay = 2.078 ns ( 45.32 % )
            Info: - Longest clock path from clock "CLOCK_50" to source register is 4.606 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.404 ns) + CELL(0.879 ns) = 2.309 ns; Loc. = LCFF_X1_Y13_N29; Fanout = 3; REG Node = 'rClk[0]'
                Info: 3: + IC(0.711 ns) + CELL(0.000 ns) = 3.020 ns; Loc. = CLKCTRL_G0; Fanout = 143; COMB Node = 'rClk[0]~clkctrl'
                Info: 4: + IC(0.984 ns) + CELL(0.602 ns) = 4.606 ns; Loc. = LCFF_X20_Y22_N29; Fanout = 4; REG Node = 'VGA_Controller:u1|oRequest'
                Info: Total cell delay = 2.507 ns ( 54.43 % )
                Info: Total interconnect delay = 2.099 ns ( 45.57 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: - Micro setup delay of destination is -0.038 ns
    Info: - Longest register to register delay is 3.969 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y22_N29; Fanout = 4; REG Node = 'VGA_Controller:u1|oRequest'
        Info: 2: + IC(0.945 ns) + CELL(0.322 ns) = 1.267 ns; Loc. = LCCOMB_X19_Y20_N8; Fanout = 13; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena'
        Info: 3: + IC(0.839 ns) + CELL(0.495 ns) = 2.601 ns; Loc. = LCCOMB_X16_Y20_N10; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.681 ns; Loc. = LCCOMB_X16_Y20_N12; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 2.855 ns; Loc. = LCCOMB_X16_Y20_N14; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.935 ns; Loc. = LCCOMB_X16_Y20_N16; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 3.015 ns; Loc. = LCCOMB_X16_Y20_N18; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 3.095 ns; Loc. = LCCOMB_X16_Y20_N20; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 3.175 ns; Loc. = LCCOMB_X16_Y20_N22; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 3.255 ns; Loc. = LCCOMB_X16_Y20_N24; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT'
        Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 3.335 ns; Loc. = LCCOMB_X16_Y20_N26; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 3.415 ns; Loc. = LCCOMB_X16_Y20_N28; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT'
        Info: 13: + IC(0.000 ns) + CELL(0.458 ns) = 3.873 ns; Loc. = LCCOMB_X16_Y20_N30; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9'
        Info: 14: + IC(0.000 ns) + CELL(0.096 ns) = 3.969 ns; Loc. = LCFF_X16_Y20_N31; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]'
        Info: Total cell delay = 2.185 ns ( 55.05 % )
        Info: Total interconnect delay = 1.784 ns ( 44.95 % )
Info: No valid register-to-register data paths exist for clock "GPIO_1[16]"
Info: Minimum slack time is 445 ps for clock "sdram_pll:u6|altpll:altpll_component|_clk0" between source register "Sdram_Control_4Port:u7|command:command1|do_rw" and destination register "Sdram_Control_4Port:u7|command:command1|do_rw"
    Info: + Shortest register to register delay is 0.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y11_N19; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7|command:command1|do_rw'
        Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X12_Y11_N18; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|command:command1|do_rw~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X12_Y11_N19; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7|command:command1|do_rw'
        Info: Total cell delay = 0.454 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.009 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.419 ns
                Info: Clock period of Destination clock "sdram_pll:u6|altpll:altpll_component|_clk0" is 8.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.419 ns
                Info: Clock period of Source clock "sdram_pll:u6|altpll:altpll_component|_clk0" is 8.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "sdram_pll:u6|altpll:altpll_component|_clk0" to destination register is 2.532 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'sdram_pll:u6|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 585; COMB Node = 'sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.001 ns) + CELL(0.602 ns) = 2.532 ns; Loc. = LCFF_X12_Y11_N19; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7|command:command1|do_rw'
                Info: Total cell delay = 0.602 ns ( 23.78 % )
                Info: Total interconnect delay = 1.930 ns ( 76.22 % )
            Info: - Shortest clock path from clock "sdram_pll:u6|altpll:altpll_component|_clk0" to source register is 2.532 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'sdram_pll:u6|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 585; COMB Node = 'sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.001 ns) + CELL(0.602 ns) = 2.532 ns; Loc. = LCFF_X12_Y11_N19; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7|command:command1|do_rw'
                Info: Total cell delay = 0.602 ns ( 23.78 % )
                Info: Total interconnect delay = 1.930 ns ( 76.22 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: + Micro hold delay of destination is 0.286 ns
Info: Minimum slack time is -2.308 ns for clock "CLOCK_50" between source register "I2C_CCD_Config:u8|senosr_exposure[3]" and destination register "I2C_CCD_Config:u8|mI2C_DATA[3]"
    Info: + Shortest register to register delay is 1.135 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y16_N3; Fanout = 5; REG Node = 'I2C_CCD_Config:u8|senosr_exposure[3]'
        Info: 2: + IC(0.861 ns) + CELL(0.178 ns) = 1.039 ns; Loc. = LCCOMB_X34_Y16_N10; Fanout = 1; COMB Node = 'I2C_CCD_Config:u8|Mux20~2'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 1.135 ns; Loc. = LCFF_X34_Y16_N11; Fanout = 1; REG Node = 'I2C_CCD_Config:u8|mI2C_DATA[3]'
        Info: Total cell delay = 0.274 ns ( 24.14 % )
        Info: Total interconnect delay = 0.861 ns ( 75.86 % )
    Info: - Smallest register to register requirement is 3.443 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.434 ns
            Info: + Longest clock path from clock "CLOCK_50" to destination register is 6.293 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'
                Info: 2: + IC(2.138 ns) + CELL(0.879 ns) = 4.043 ns; Loc. = LCFF_X49_Y14_N15; Fanout = 3; REG Node = 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
                Info: 3: + IC(0.663 ns) + CELL(0.000 ns) = 4.706 ns; Loc. = CLKCTRL_G6; Fanout = 72; COMB Node = 'I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl'
                Info: 4: + IC(0.985 ns) + CELL(0.602 ns) = 6.293 ns; Loc. = LCFF_X34_Y16_N11; Fanout = 1; REG Node = 'I2C_CCD_Config:u8|mI2C_DATA[3]'
                Info: Total cell delay = 2.507 ns ( 39.84 % )
                Info: Total interconnect delay = 3.786 ns ( 60.16 % )
            Info: - Shortest clock path from clock "CLOCK_50" to source register is 2.859 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.859 ns; Loc. = LCFF_X32_Y16_N3; Fanout = 5; REG Node = 'I2C_CCD_Config:u8|senosr_exposure[3]'
                Info: Total cell delay = 1.628 ns ( 56.94 % )
                Info: Total interconnect delay = 1.231 ns ( 43.06 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: + Micro hold delay of destination is 0.286 ns
Warning: Can't achieve minimum setup and hold requirement CLOCK_50 along 24 path(s). See Report window for details.
Warning: Can't achieve timing requirement tsu along 8 path(s). See Report window for details.
Info: Slack time is -440 ps for clock "CLOCK_50" between source pin "DRAM_DQ[6]" and destination register "Sdram_Control_4Port:u7|mDATAOUT[6]"
    Info: + tsu requirement for source pin and destination register is 1.000 ns
    Info: - tsu from clock to input pin is 1.440 ns
        Info: + Longest pin to register delay is 1.260 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_Y1; Fanout = 1; PIN Node = 'DRAM_DQ[6]'
            Info: 2: + IC(0.000 ns) + CELL(1.260 ns) = 1.260 ns; Loc. = IOC_X0_Y4_N2; Fanout = 2; REG Node = 'Sdram_Control_4Port:u7|mDATAOUT[6]'
            Info: Total cell delay = 1.260 ns ( 100.00 % )
        Info: - Offset between input clock "CLOCK_50" and output clock "sdram_pll:u6|altpll:altpll_component|_clk0" is -2.419 ns
        Info: + Micro setup delay of destination is 0.089 ns
        Info: - Shortest clock path from clock "sdram_pll:u6|altpll:altpll_component|_clk0" to destination register is 2.328 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'sdram_pll:u6|altpll:altpll_component|_clk0'
            Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 585; COMB Node = 'sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl'
            Info: 3: + IC(1.104 ns) + CELL(0.295 ns) = 2.328 ns; Loc. = IOC_X0_Y4_N2; Fanout = 2; REG Node = 'Sdram_Control_4Port:u7|mDATAOUT[6]'
            Info: Total cell delay = 0.295 ns ( 12.67 % )
            Info: Total interconnect delay = 2.033 ns ( 87.33 % )
Warning: Can't achieve timing requirement tco along 64 path(s). See Report window for details.
Info: Slack time is -6.032 ns for clock "CLOCK_50" between source memory "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15]" and destination pin "DRAM_DQ[15]"
    Info: + tco requirement for source memory and destination pin is 1.000 ns
    Info: - tco from clock to output pin is 7.032 ns
        Info: + Offset between input clock "CLOCK_50" and output clock "sdram_pll:u6|altpll:altpll_component|_clk0" is -2.419 ns
        Info: + Longest clock path from clock "sdram_pll:u6|altpll:altpll_component|_clk0" to source memory is 2.578 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'sdram_pll:u6|altpll:altpll_component|_clk0'
            Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 585; COMB Node = 'sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl'
            Info: 3: + IC(0.925 ns) + CELL(0.724 ns) = 2.578 ns; Loc. = M4K_X17_Y15; Fanout = 1; MEM Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15]'
            Info: Total cell delay = 0.724 ns ( 28.08 % )
            Info: Total interconnect delay = 1.854 ns ( 71.92 % )
        Info: + Micro clock to output delay of source is 0.234 ns
        Info: + Longest memory to pin delay is 6.639 ns
            Info: 1: + IC(0.000 ns) + CELL(0.098 ns) = 0.098 ns; Loc. = M4K_X17_Y15; Fanout = 1; MEM Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15]'
            Info: 2: + IC(1.464 ns) + CELL(0.178 ns) = 1.740 ns; Loc. = LCCOMB_X18_Y13_N8; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|mDATAIN[15]~31'
            Info: 3: + IC(2.059 ns) + CELL(2.840 ns) = 6.639 ns; Loc. = PIN_T2; Fanout = 0; PIN Node = 'DRAM_DQ[15]'
            Info: Total cell delay = 3.116 ns ( 46.93 % )
            Info: Total interconnect delay = 3.523 ns ( 53.07 % )
Info: Longest tpd from source pin "UART_RXD" to destination pin "UART_TXD" is 9.558 ns
    Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_F14; Fanout = 1; PIN Node = 'UART_RXD'
    Info: 2: + IC(5.739 ns) + CELL(2.976 ns) = 9.558 ns; Loc. = PIN_G12; Fanout = 0; PIN Node = 'UART_TXD'
    Info: Total cell delay = 3.819 ns ( 39.96 % )
    Info: Total interconnect delay = 5.739 ns ( 60.04 % )
Info: th for register "I2C_CCD_Config:u8|mI2C_DATA[4]" (data pin = "SW[8]", clock pin = "CLOCK_50") is 2.872 ns
    Info: + Longest clock path from clock "CLOCK_50" to destination register is 6.295 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'
        Info: 2: + IC(2.138 ns) + CELL(0.879 ns) = 4.043 ns; Loc. = LCFF_X49_Y14_N15; Fanout = 3; REG Node = 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
        Info: 3: + IC(0.663 ns) + CELL(0.000 ns) = 4.706 ns; Loc. = CLKCTRL_G6; Fanout = 72; COMB Node = 'I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl'
        Info: 4: + IC(0.987 ns) + CELL(0.602 ns) = 6.295 ns; Loc. = LCFF_X34_Y15_N11; Fanout = 1; REG Node = 'I2C_CCD_Config:u8|mI2C_DATA[4]'
        Info: Total cell delay = 2.507 ns ( 39.83 % )
        Info: Total interconnect delay = 3.788 ns ( 60.17 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 3.709 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 11; PIN Node = 'SW[8]'
        Info: 2: + IC(1.786 ns) + CELL(0.319 ns) = 3.131 ns; Loc. = LCCOMB_X34_Y15_N26; Fanout = 1; COMB Node = 'I2C_CCD_Config:u8|Mux12~23'
        Info: 3: + IC(0.304 ns) + CELL(0.178 ns) = 3.613 ns; Loc. = LCCOMB_X34_Y15_N10; Fanout = 1; COMB Node = 'I2C_CCD_Config:u8|Mux19~1'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.709 ns; Loc. = LCFF_X34_Y15_N11; Fanout = 1; REG Node = 'I2C_CCD_Config:u8|mI2C_DATA[4]'
        Info: Total cell delay = 1.619 ns ( 43.65 % )
        Info: Total interconnect delay = 2.090 ns ( 56.35 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 148 megabytes
    Info: Processing ended: Tue Apr 07 16:34:27 2009
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


