<CALL51LIB>

<INDEX>
       469
<MODULE>
divslong 11
__divslong,R_CSEG,0000,0000
</MODULE>

<MODULE>
divulong 1442
__divulong,R_CSEG,0000,0000
__divlong,R_CSEG,0006,0000
</MODULE>

<MODULE>
modslong 2963
__modslong,R_CSEG,0000,0000
</MODULE>

<MODULE>
modulong 4384
__modulong,R_CSEG,0000,0000
__modlong,R_CSEG,0011,0000
</MODULE>

<MODULE>
mullong 5918
__mullong,R_CSEG,0000,0000
__mullong_dummy,R_CSEG,0000,0000
</MODULE>

</INDEX>

<FILES>

<FILE>
divslong
<OBJ>
<MODULE>
divslong
</MODULE>
<OPTC51>
--model-small
</OPTC51>
<SEGMENTS>
R_GSINIT,code,0000,NO
R_BSEG,bit,0000,NO
R_XSEG,xdata,0000,NO
BIT_BANK,data,0000,OV
R_CONST,code,0000,NO
rbank0,data,0000,OV
R_PSEG,xdata,0000,NO
R_DINIT,code,0000,NO
R_DSEG,data,0000,NO
R_OSEG,data,0000,OV
R_IXSEG,xdata,0000,NO
R_ISEG,idata,0000,NO
R_HOME,code,0000,NO
R_XINIT,code,0000,NO
R_CSEG,code,0056,NO
</SEGMENTS>
<LOCALS>
b_not_negative,R_CSEG,0039,0000
not_negative,R_CSEG,0055,0000
a_not_negative,R_CSEG,001B,0000
__divslong_dummy,R_CSEG,0000,0000
</LOCALS>
<PUBLICS>
__divslong,R_CSEG,0000,0000
</PUBLICS>
<EXTERNALS>
__divlong,any,0000,0000
</EXTERNALS>
<CODE AT 0000>
</CODE>
<CODE R_HOME>
</CODE>
<CODE R_GSINIT>
</CODE>
<CODE R_CSEG>
</CODE>
<CODE R_HOME>
</CODE>
<CODE R_GSINIT>
</CODE>
<CODE R_GSINIT>
</CODE>
<CODE R_DINIT>
</CODE>
<CODE R_CSEG>
FB
C2 D5
30 E7 rel3(a_not_negative;)
D2 D5
E4
C3
95 82
F5 82
E4
95 83
F5 83
E4
95 F0
F5 F0
E4
9B
FB
E5 81
24 FE
F8
E6
30 E7 rel3(b_not_negative;)
B2 D5
18
18
18
E4
C3
96
F6
E4
08
96
F6
E4
08
96
F6
E4
08
96
F6
18
18
18
12 addr16(__divlong;)  
30 D5 rel3(not_negative;)
FB
E4
C3
95 82
F5 82
E4
95 83
F5 83
E4
95 F0
F5 F0
E4
9B
22
</CODE>
<CODE R_CSEG>
</CODE>
<CODE R_XINIT>
</CODE>
<CODE R_CONST>
</CODE>
<CODE AT 0000>
</CODE>
</OBJ>
</FILE>

<FILE>
divulong
<OBJ>
<MODULE>
divulong
</MODULE>
<OPTC51>
--model-small
</OPTC51>
<SEGMENTS>
R_GSINIT,code,0000,NO
R_BSEG,bit,0000,NO
R_XSEG,xdata,0000,NO
BIT_BANK,data,0000,OV
R_CONST,code,0000,NO
rbank0,data,0000,OV
R_PSEG,xdata,0000,NO
R_DINIT,code,0000,NO
R_DSEG,data,0000,NO
R_OSEG,data,0000,OV
R_IXSEG,xdata,0000,NO
R_ISEG,idata,0000,NO
R_HOME,code,0000,NO
R_XINIT,code,0000,NO
R_CSEG,code,006D,NO
</SEGMENTS>
<LOCALS>
minus,R_CSEG,0069,0000
exit,R_CSEG,006B,0000
loop,R_CSEG,0029,0000
__divlong_dummy,R_CSEG,0000,0000
in_lp,R_CSEG,003C,0000
lp0,R_CSEG,0010,0000
</LOCALS>
<PUBLICS>
__divulong,R_CSEG,0000,0000
__divlong,R_CSEG,0006,0000
</PUBLICS>
<EXTERNALS>
</EXTERNALS>
<CODE AT 0000>
</CODE>
<CODE R_HOME>
</CODE>
<CODE R_GSINIT>
</CODE>
<CODE R_CSEG>
</CODE>
<CODE R_HOME>
</CODE>
<CODE R_GSINIT>
</CODE>
<CODE R_GSINIT>
</CODE>
<CODE R_DINIT>
</CODE>
<CODE R_CSEG>
FB
E5 81
24 FB
F8
E6
F9
08
7A 20
E4
FC
FD
FE
FF
E5 82
25 82
F5 82
E5 83
33
F5 83
E5 F0
33
F5 F0
EB
33
FB
40 rel2(in_lp;)
DA rel2(lp0;)
80 rel2(exit;)
E5 82
25 82
F5 82
E5 83
33
F5 83
E5 F0
33
F5 F0
EB
33
FB
EC
33
FC
ED
33
FD
EE
33
FE
EF
33
FF
EC
99
ED
96
EE
08
96
EF
08
96
18
18
40 rel2(minus;)
EC
99
FC
ED
96
FD
EE
08
96
FE
EF
08
96
FF
18
18
43 82 01
DA rel2(loop;)
EB
22
</CODE>
<CODE R_CSEG>
</CODE>
<CODE R_XINIT>
</CODE>
<CODE R_CONST>
</CODE>
<CODE AT 0000>
</CODE>
</OBJ>
</FILE>

<FILE>
modslong
<OBJ>
<MODULE>
modslong
</MODULE>
<OPTC51>
--model-small
</OPTC51>
<SEGMENTS>
R_GSINIT,code,0000,NO
R_BSEG,bit,0000,NO
R_XSEG,xdata,0000,NO
BIT_BANK,data,0000,OV
R_CONST,code,0000,NO
rbank0,data,0000,OV
R_PSEG,xdata,0000,NO
R_DINIT,code,0000,NO
R_DSEG,data,0000,NO
R_OSEG,data,0000,OV
R_IXSEG,xdata,0000,NO
R_ISEG,idata,0000,NO
R_HOME,code,0000,NO
R_XINIT,code,0000,NO
R_CSEG,code,0054,NO
</SEGMENTS>
<LOCALS>
b_not_negative,R_CSEG,003B,0000
not_negative,R_CSEG,0053,0000
a_not_negative,R_CSEG,001B,0000
__modslong_dummy,R_CSEG,0000,0000
</LOCALS>
<PUBLICS>
__modslong,R_CSEG,0000,0000
</PUBLICS>
<EXTERNALS>
__modlong,any,0000,0000
</EXTERNALS>
<CODE AT 0000>
</CODE>
<CODE R_HOME>
</CODE>
<CODE R_GSINIT>
</CODE>
<CODE R_CSEG>
</CODE>
<CODE R_HOME>
</CODE>
<CODE R_GSINIT>
</CODE>
<CODE R_GSINIT>
</CODE>
<CODE R_DINIT>
</CODE>
<CODE R_CSEG>
F9
C2 D5
30 E7 rel3(a_not_negative;)
D2 D5
E4
C3
95 82
F5 82
E4
95 83
F5 83
E4
95 F0
F5 F0
E4
99
F9
E5 81
24 FB
F8
86 02
08
86 03
08
86 04
08
E6
FD
30 E7 rel3(b_not_negative;)
E4
C3
9A
FA
E4
9B
FB
E4
9C
FC
E4
9D
FD
12 addr16(__modlong;)  
30 D5 rel3(not_negative;)
E4
C3
95 82
F5 82
E4
95 83
F5 83
E4
95 F0
F5 F0
E4
99
22
</CODE>
<CODE R_CSEG>
</CODE>
<CODE R_XINIT>
</CODE>
<CODE R_CONST>
</CODE>
<CODE AT 0000>
</CODE>
</OBJ>
</FILE>

<FILE>
modulong
<OBJ>
<MODULE>
modulong
</MODULE>
<OPTC51>
--model-small
</OPTC51>
<SEGMENTS>
R_GSINIT,code,0000,NO
R_BSEG,bit,0000,NO
R_XSEG,xdata,0000,NO
BIT_BANK,data,0000,OV
R_CONST,code,0000,NO
rbank0,data,0000,OV
R_PSEG,xdata,0000,NO
R_DINIT,code,0000,NO
R_DSEG,data,0000,NO
R_OSEG,data,0000,OV
R_IXSEG,xdata,0000,NO
R_ISEG,idata,0000,NO
R_HOME,code,0000,NO
R_XINIT,code,0000,NO
R_CSEG,code,0072,NO
</SEGMENTS>
<LOCALS>
__modlong_dummy,R_CSEG,0000,0000
div_by_0,R_CSEG,0071,0000
loop1,R_CSEG,001C,0000
loop2,R_CSEG,0048,0000
smaller,R_CSEG,0061,0000
</LOCALS>
<PUBLICS>
__modulong,R_CSEG,0000,0000
__modlong,R_CSEG,0011,0000
</PUBLICS>
<EXTERNALS>
</EXTERNALS>
<CODE AT 0000>
</CODE>
<CODE R_HOME>
</CODE>
<CODE R_GSINIT>
</CODE>
<CODE R_CSEG>
</CODE>
<CODE R_HOME>
</CODE>
<CODE R_GSINIT>
</CODE>
<CODE R_GSINIT>
</CODE>
<CODE R_DINIT>
</CODE>
<CODE R_CSEG>
F9
E5 81
24 FB
F8
86 02
08
86 03
08
86 04
08
86 05
78 00
EA
4B
4C
4D
60 rel2(div_by_0;)
78 00
C3
08
ED
20 E7 rel3(loop2;)
EA
25 E0
FA
EB
33
FB
EC
33
FC
ED
33
FD
E5 82
9A
E5 83
9B
E5 F0
9C
E9
9D
50 rel2(loop1;)
C3
ED
13
FD
EC
13
FC
EB
13
FB
EA
13
FA
E5 82
9A
E5 83
9B
FE
E5 F0
9C
FF
E9
9D
40 rel2(smaller;)
F9
8F F0
8E 83
E5 82
9A
F5 82
C3
ED
13
FD
EC
13
FC
EB
13
FB
EA
13
FA
D8 rel2(loop2;)
E9
22
</CODE>
<CODE R_CSEG>
</CODE>
<CODE R_XINIT>
</CODE>
<CODE R_CONST>
</CODE>
<CODE AT 0000>
</CODE>
</OBJ>
</FILE>

<FILE>
mullong
<OBJ>
<MODULE>
mullong
</MODULE>
<OPTC51>
--model-small
</OPTC51>
<SEGMENTS>
R_GSINIT,code,0000,NO
R_BSEG,bit,0000,NO
R_XSEG,xdata,0000,NO
BIT_BANK,data,0000,OV
R_CONST,code,0000,NO
rbank0,data,0000,OV
R_PSEG,xdata,0000,NO
R_DINIT,code,0000,NO
R_DSEG,data,0000,NO
R_OSEG,data,0000,OV
R_IXSEG,xdata,0000,NO
R_ISEG,idata,0000,NO
R_HOME,code,0000,NO
R_XINIT,code,0000,NO
R_CSEG,code,0070,NO
</SEGMENTS>
<LOCALS>
</LOCALS>
<PUBLICS>
__mullong,R_CSEG,0000,0000
__mullong_dummy,R_CSEG,0000,0000
</PUBLICS>
<EXTERNALS>
</EXTERNALS>
<CODE AT 0000>
</CODE>
<CODE R_HOME>
</CODE>
<CODE R_GSINIT>
</CODE>
<CODE R_CSEG>
</CODE>
<CODE R_HOME>
</CODE>
<CODE R_GSINIT>
</CODE>
<CODE R_GSINIT>
</CODE>
<CODE R_DINIT>
</CODE>
<CODE R_CSEG>
AA F0
FB
74 FB
25 81
F8
E5 82
86 F0
A9 F0
08
A4
FC
AD F0
E5 83
89 F0
A4
2D
FD
E4
35 F0
FE
E5 82
86 F0
A4
2D
FD
E5 F0
3E
FE
E4
33
FF
EA
89 F0
A4
2E
FE
E5 F0
3F
FF
E5 83
86 F0
A4
2E
FE
E5 F0
3F
FF
E5 82
08
86 F0
A4
2E
FE
E5 F0
3F
FF
EB
89 F0
A4
2F
FF
E5 83
86 F0
A4
2F
FF
EA
18
86 F0
A4
2F
FF
E5 82
08
08
86 F0
A4
2F
8E F0
8D 83
8C 82
22
</CODE>
<CODE R_CSEG>
</CODE>
<CODE R_XINIT>
</CODE>
<CODE R_CONST>
</CODE>
<CODE AT 0000>
</CODE>
</OBJ>
</FILE>

</FILES>

</CALL51LIB>
