
---------- Begin Simulation Statistics ----------
final_tick                               221414551000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 134402                       # Simulator instruction rate (inst/s)
host_mem_usage                                 858756                       # Number of bytes of host memory used
host_op_rate                                   140070                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   744.04                       # Real time elapsed on the host
host_tick_rate                              297584459                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     104217524                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.221415                       # Number of seconds simulated
sim_ticks                                221414551000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.132195                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                11616017                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             12607989                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 21                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           8786384                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          21295144                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             105683                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          107628                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1945                       # Number of indirect misses.
system.cpu.branchPred.lookups                27625367                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 4319511                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        20218                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     104217524                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.428291                       # CPI: cycles per instruction
system.cpu.discardedOps                      13603083                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           71441029                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          12793381                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         12311841                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions              17512                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       141474436                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.225821                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        442829102                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                 934      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                77777462     74.63%     74.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                 316058      0.30%     74.93% # Class of committed instruction
system.cpu.op_class_0::IntDiv                   31070      0.03%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     5      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    15      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    5      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     5      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                   41      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                   1896      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                   3756      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                   3728      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                  2850      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::MemRead               12406465     11.90%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13673234     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                104217524                       # Class of committed instruction
system.cpu.tickCycles                       301354666                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                   144                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8276618                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16586004                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9555330                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          666                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     19111940                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            666                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              19111                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8275470                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1148                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38577                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38577                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19111                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       8251698                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16643692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16643692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    533322112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               533322112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8309386                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8309386    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8309386                       # Request fanout histogram
system.membus.reqLayer0.occupancy         53305444500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              24.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          308412250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 221414551000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1240715                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16617905                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1197279                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17428                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            64189                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           64189                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1197535                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        43180                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      8251706                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      8251706                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3592349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25076201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              28668550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    153268096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    540787456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              694055552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8277282                       # Total snoops (count)
system.tol2bus.snoopTraffic                 529630080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17833892                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000037                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006115                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17833225    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    667      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17833892                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        19095684000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4286911989                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1796302999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 221414551000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst              1195741                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                51475                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1247216                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1195741                       # number of overall hits
system.l2.overall_hits::.cpu.data               51475                       # number of overall hits
system.l2.overall_hits::total                 1247216                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1794                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              55894                       # number of demand (read+write) misses
system.l2.demand_misses::total                  57688                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1794                       # number of overall misses
system.l2.overall_misses::.cpu.data             55894                       # number of overall misses
system.l2.overall_misses::total                 57688                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    151324500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4667018000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4818342500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    151324500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4667018000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4818342500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1197535                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           107369                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1304904                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1197535                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          107369                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1304904                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001498                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.520579                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.044209                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001498                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.520579                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.044209                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 84350.334448                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83497.656278                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83524.173138                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 84350.334448                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83497.656278                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83524.173138                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8275470                       # number of writebacks
system.l2.writebacks::total                   8275470                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1794                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         55894                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             57688                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1794                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        55894                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            57688                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    133384500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4108078000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4241462500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    133384500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4108078000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4241462500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001498                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.520579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.044209                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001498                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.520579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.044209                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 74350.334448                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73497.656278                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73524.173138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 74350.334448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73497.656278                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73524.173138                       # average overall mshr miss latency
system.l2.replacements                        8277282                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8342435                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8342435                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8342435                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8342435                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1197279                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1197279                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1197279                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1197279                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             25612                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25612                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38577                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38577                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3111070500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3111070500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         64189                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             64189                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.600991                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.600991                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80645.734505                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80645.734505                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38577                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38577                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2725300500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2725300500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.600991                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.600991                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70645.734505                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70645.734505                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1195741                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1195741                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1794                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1794                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    151324500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    151324500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1197535                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1197535                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001498                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001498                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 84350.334448                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84350.334448                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1794                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1794                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    133384500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    133384500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001498                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001498                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 74350.334448                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74350.334448                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         25863                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             25863                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        17317                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17317                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1555947500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1555947500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        43180                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         43180                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.401042                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.401042                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89850.869088                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89850.869088                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        17317                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17317                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1382777500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1382777500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.401042                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.401042                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79850.869088                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79850.869088                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 8                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data      8251698                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         8251698                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data      8251706                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       8251706                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999999                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999999                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data      8251698                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total      8251698                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data 156805618500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total 156805618500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19002.830508                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19002.830508                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 221414551000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32633.707109                       # Cycle average of tags in use
system.l2.tags.total_refs                    10860239                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8310058                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.306879                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   20369.449404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       280.845564                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     11983.412140                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.621626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008571                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.365705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995902                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1829                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30787                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 161205570                       # Number of tag accesses
system.l2.tags.data_accesses                161205570                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 221414551000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         114816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3577216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3692032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       114816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        114816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    529630080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       529630080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1794                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           55894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               57688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8275470                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8275470                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            518557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          16156192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              16674749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       518557                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           518557                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     2392029239                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2392029239                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     2392029239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           518557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         16156192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2408703988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8275470.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     55894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002789964500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       285694                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       285694                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5133645                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8160882                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       57688                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8275470                       # Number of write requests accepted
system.mem_ctrls.readBursts                     57688                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8275470                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            517169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            517137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            516840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            517092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            517384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            517413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            517337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            517271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            517555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            517354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           517203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           517102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           517096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           517167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           517137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           517182                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    790595250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  288440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1872245250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13704.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32454.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    36055                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7724100                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.34                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 57688                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8275470                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   56080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 283207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 341249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 501782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 540551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 466279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 696763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 535606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 573946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 397399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 609148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 379048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 450021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 411688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 530512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 362337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 361997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 326740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 317809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  28646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  24658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  22887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  18882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  17696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  13600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  14558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       572972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.796144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   814.138668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.264131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35881      6.26%      6.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6861      1.20%      7.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5731      1.00%      8.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5809      1.01%      9.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5312      0.93%     10.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5170      0.90%     11.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2941      0.51%     11.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6637      1.16%     12.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       498630     87.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       572972                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       285694                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       0.201866                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.434217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        285693    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        285694                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       285694                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      28.966093                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     28.171245                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      7.641184                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          2477      0.87%      0.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           997      0.35%      1.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            48      0.02%      1.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23         82426     28.85%     30.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25          4251      1.49%     31.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27         47149     16.50%     48.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29          9995      3.50%     51.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31           973      0.34%     51.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33        121338     42.47%     94.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35           393      0.14%     94.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37           176      0.06%     94.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39          2218      0.78%     95.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41          1343      0.47%     95.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43          1000      0.35%     96.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45          1035      0.36%     96.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47           834      0.29%     96.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49           686      0.24%     97.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51           352      0.12%     97.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53           148      0.05%     97.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55           367      0.13%     97.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57          2065      0.72%     98.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59           540      0.19%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61          1744      0.61%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63           255      0.09%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65           160      0.06%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67           949      0.33%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             2      0.00%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71           841      0.29%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73           775      0.27%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             4      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77           147      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        285694                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3692032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               529628096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3692032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            529630080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        16.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      2392.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     16.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2392.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   18.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  221391043000                       # Total gap between requests
system.mem_ctrls.avgGap                      26567.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       114816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3577216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    529628096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 518556.704974642838                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 16156192.011066157371                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2392020278.739494323730                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1794                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        55894                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8275470                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     59723750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1812521500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5610596131000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33290.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32427.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    677979.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2043725040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1086265620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           207195660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        21599295120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17477903040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      51213695160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      41895865440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       135523945080                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        612.082379                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 107523600500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7393360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 106497590500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2047295040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1088163120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           204696660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21598496460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17477903040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      51181648620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      41922852000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       135521054940                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        612.069326                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 107597582250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7393360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 106423608750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 221414551000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     55145982                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         55145982                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     55145982                       # number of overall hits
system.cpu.icache.overall_hits::total        55145982                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1197536                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1197536                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1197536                       # number of overall misses
system.cpu.icache.overall_misses::total       1197536                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  15701142500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  15701142500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  15701142500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  15701142500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     56343518                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     56343518                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     56343518                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     56343518                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.021254                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021254                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.021254                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021254                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13111.207095                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13111.207095                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13111.207095                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13111.207095                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1197279                       # number of writebacks
system.cpu.icache.writebacks::total           1197279                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1197536                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1197536                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1197536                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1197536                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  14503607500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  14503607500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  14503607500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14503607500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.021254                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021254                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.021254                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021254                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12111.207930                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12111.207930                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12111.207930                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12111.207930                       # average overall mshr miss latency
system.cpu.icache.replacements                1197279                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     55145982                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        55145982                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1197536                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1197536                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  15701142500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  15701142500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     56343518                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     56343518                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.021254                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021254                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13111.207095                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13111.207095                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1197536                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1197536                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  14503607500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  14503607500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.021254                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021254                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12111.207930                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12111.207930                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 221414551000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.564129                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            56343517                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1197535                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             47.049579                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.564129                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998297                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998297                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         113884571                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        113884571                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 221414551000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 221414551000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 221414551000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     18255845                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18255845                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     18255862                       # number of overall hits
system.cpu.dcache.overall_hits::total        18255862                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8413918                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8413918                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8413921                       # number of overall misses
system.cpu.dcache.overall_misses::total       8413921                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 270129470000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 270129470000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 270129470000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 270129470000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     26669763                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26669763                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     26669783                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26669783                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.315485                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.315485                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.315485                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.315485                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32105.075186                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32105.075186                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32105.063739                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32105.063739                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8342435                       # number of writebacks
system.cpu.dcache.writebacks::total           8342435                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        54847                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        54847                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        54847                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        54847                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      8359071                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8359071                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      8359074                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8359074                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 258677668500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 258677668500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 258678167000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 258678167000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.313429                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.313429                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.313429                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.313429                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30945.743672                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30945.743672                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30945.792201                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30945.792201                       # average overall mshr miss latency
system.cpu.dcache.replacements                8358051                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     12986363                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12986363                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        43272                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         43272                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1938693000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1938693000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     13029635                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13029635                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003321                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003321                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44802.481974                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44802.481974                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           96                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           96                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        43176                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        43176                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1892510500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1892510500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003314                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003314                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43832.464795                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43832.464795                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      5269475                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5269475                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       118940                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       118940                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6630568000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6630568000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      5388415                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5388415                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022073                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022073                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55747.166639                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55747.166639                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54751                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54751                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        64189                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        64189                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3476655000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3476655000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011912                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011912                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54162.784901                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54162.784901                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.150000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.150000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       498500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       498500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.150000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.150000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 166166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 166166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data      8251706                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      8251706                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data 261560209000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total 261560209000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data      8251713                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total      8251713                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31697.713055                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31697.713055                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data      8251706                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total      8251706                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data 253308503000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 253308503000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30697.713055                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30697.713055                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.003356                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.003356                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.003356                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003356                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          298                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          298                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          298                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          298                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 221414551000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.516134                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26615532                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8359075                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.184028                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            269500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.516134                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999527                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999527                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          169                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          688                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          110                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          61699833                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         61699833                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 221414551000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 221414551000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 221414551000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 221414551000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
