// Seed: 617060788
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  parameter id_3 = (-1);
endmodule
module module_1 #(
    parameter id_5 = 32'd93
) (
    output wor id_0,
    output tri1 id_1,
    input uwire id_2,
    input tri1 id_3,
    output supply0 id_4,
    input wire _id_5,
    input uwire id_6,
    input tri0 id_7,
    output uwire id_8,
    output tri id_9,
    input wire id_10,
    input tri id_11,
    input supply1 id_12,
    input wand id_13,
    input wor id_14,
    output wor id_15,
    input supply1 id_16
);
  wire id_18;
  ;
  logic [id_5 : 1] id_19;
  module_0 modCall_1 (
      id_18,
      id_19
  );
endmodule
