#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Nov 23 12:08:55 2022
# Process ID: 6820
# Current directory: D:/intelligent_traffic_light/intellight/prototype
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15320 D:\intelligent_traffic_light\intellight\prototype\prototype.xpr
# Log file: D:/intelligent_traffic_light/intellight/prototype/vivado.log
# Journal file: D:/intelligent_traffic_light/intellight/prototype\vivado.jou
# Running On: DESKTOP-FRUK6JR, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 6, Host memory: 8532 MB
#-----------------------------------------------------------
start_gui
open_project D:/intelligent_traffic_light/intellight/prototype/prototype.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/intellight/database'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/intellight/accelerator'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:Accelerator:1.0'. The one found in IP location 'd:/intelligent_traffic_light/intellight/accelerator/edit_Intellight_Accelerator_v1_0.gen/sources_1/bd/mref/Accelerator' will take precedence over the same IP in location d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/mref/Accelerator
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1627.746 ; gain = 0.000
update_module_reference Intellight_Accelerator_0_0
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'INPUT_0_D_road0' has a dependency on the module local parameter or undefined parameter 'D_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'INPUT_0_D_road1' has a dependency on the module local parameter or undefined parameter 'D_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'INPUT_0_D_road2' has a dependency on the module local parameter or undefined parameter 'D_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'INPUT_0_D_road3' has a dependency on the module local parameter or undefined parameter 'D_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'AGENT_0_A' has a dependency on the module local parameter or undefined parameter 'A_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'AGENT_0_D' has a dependency on the module local parameter or undefined parameter 'D_WIDTH'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/intellight/database'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/intellight/accelerator'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:Accelerator:1.0'. The one found in IP location 'd:/intelligent_traffic_light/intellight/accelerator/edit_Intellight_Accelerator_v1_0.gen/sources_1/bd/mref/Accelerator' will take precedence over the same IP in location d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/mref/Accelerator
Reading block design file <D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/Intellight.bd>...
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1_1bit
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_0_8bit
Adding component instance block -- xilinx.com:module_ref:Accelerator:1.0 - Accelerator_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:user:database:1.0 - database_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_3
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_aram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_aram_ctrl_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_aram_ctrl_2
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_aram_ctrl_3
Successfully read diagram <Intellight> from block design file <D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/Intellight.bd>
Upgrading 'D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/Intellight.bd'
INFO: [IP_Flow 19-3420] Updated Intellight_Accelerator_0_0 to use current project options
Wrote  : <D:\intelligent_traffic_light\intellight\prototype\prototype.srcs\sources_1\bd\Intellight\Intellight.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/ui/bd_28f1b7e0.ui> 
upgrade_ip: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1627.746 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1627.746 ; gain = 0.000
update_compile_order -fileset sources_1
regenerate_bd_layout
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/intelligent_traffic_light/intellight/prototype/prototype/prototype.srcs/utils_1/imports/synth_1/Intellight_wrapper.dcp with file D:/intelligent_traffic_light/intellight/prototype/prototype.runs/synth_1/Intellight_wrapper.dcp
launch_runs synth_1 -jobs 6
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_3' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/Q_Matrix_PS/action_ram_3' with propagated value(32). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <D:\intelligent_traffic_light\intellight\prototype\prototype.srcs\sources_1\bd\Intellight\Intellight.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/ui/bd_28f1b7e0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_0/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_1/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_2/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_3/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/synth/Intellight.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_0/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_1/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_2/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/Q_Matrix_PS/action_ram_3/addrb'(32) to pin: '/Q_Matrix_PS/axi_aram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/sim/Intellight.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/hdl/Intellight_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Accelerator_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/ip/Intellight_auto_pc_2/Intellight_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/ip/Intellight_auto_us_0/Intellight_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/ip/Intellight_auto_ds_0/Intellight_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/ip/Intellight_auto_pc_0/Intellight_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/ip/Intellight_auto_ds_1/Intellight_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/ip/Intellight_auto_pc_1/Intellight_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
Exporting to file d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/hw_handoff/Intellight.hwh
Generated Hardware Definition File d:/intelligent_traffic_light/intellight/prototype/prototype.gen/sources_1/bd/Intellight/synth/Intellight.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Intellight_auto_pc_1, cache-ID = a0a70a96150afd94; cache size = 12.678 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Intellight_auto_ds_0, cache-ID = 87e3e82d581764af; cache size = 12.677 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Intellight_auto_ds_1, cache-ID = 87e3e82d581764af; cache size = 12.677 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Intellight_auto_pc_0, cache-ID = a0a70a96150afd94; cache size = 12.678 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Intellight_auto_pc_2, cache-ID = a528d82785f4b402; cache size = 12.677 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Intellight_auto_us_0, cache-ID = 17b3a5e2f557e434; cache size = 12.677 MB.
[Wed Nov 23 12:11:26 2022] Launched Intellight_Accelerator_0_0_synth_1...
Run output will be captured here: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/Intellight_Accelerator_0_0_synth_1/runme.log
[Wed Nov 23 12:11:26 2022] Launched synth_1...
Run output will be captured here: D:/intelligent_traffic_light/intellight/prototype/prototype.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1713.871 ; gain = 86.125
delete_bd_objs [get_bd_nets database_0_S_sim] [get_bd_nets database_0_gamma] [get_bd_nets Accelerator_0_rd_addr] [get_bd_nets database_0_mode] [get_bd_nets action_ram_2_doutb] [get_bd_nets database_0_seed] [get_bd_nets Accelerator_0_idle] [get_bd_nets action_ram_0_doutb] [get_bd_nets action_ram_1_doutb] [get_bd_nets action_ram_3_doutb] [get_bd_nets database_0_L_inc_a] [get_bd_nets database_0_L_inc_d] [get_bd_nets database_0_max_episode] [get_bd_nets database_0_max_step] [get_bd_nets database_0_run] [get_bd_nets database_0_L_dec] [get_bd_nets database_0_L_inc_b] [get_bd_nets database_0_L_inc_c] [get_bd_nets database_0_alpha] [get_bd_cells Accelerator_0]
update_compile_order -fileset sources_1
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets database_0_S_sim] [get_bd_nets database_0_gamma] [get_bd_nets Accelerator_0_rd_addr] [get_bd_nets database_0_mode] [get_bd_nets action_ram_2_doutb] [get_bd_nets database_0_seed] [get_bd_nets Accelerator_0_idle] [get_bd_nets action_ram_0_doutb] [get_bd_nets action_ram_1_doutb] [get_bd_nets action_ram_3_doutb] [get_bd_nets database_0_L_inc_a] [get_bd_nets database_0_L_inc_d] [get_bd_nets database_0_max_episode] [get_bd_nets database_0_max_step] [get_bd_nets database_0_run] [get_bd_nets database_0_L_dec] [get_bd_nets database_0_L_inc_b] [get_bd_nets database_0_L_inc_c] [get_bd_nets database_0_alpha] [get_bd_cells Accelerator_0]'
update_compile_order -fileset sources_1
save_bd_design
Wrote  : <D:\intelligent_traffic_light\intellight\prototype\prototype.srcs\sources_1\bd\Intellight\Intellight.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/prototype/prototype.srcs/sources_1/bd/Intellight/ui/bd_28f1b7e0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 23 14:11:02 2022...
