# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1300 0.000256 512 280 1660 66560 2.99382 1.768 86.087 52.4077 143.403 143.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1980 6.4e-05 2048 300 1430 291584 35.543 28.3238 987.92 837.827 1889.72 1889.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1590 0.001024 4096 490 700 16000 2.71114 40.3245 124.659 167.738 167.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 570 0.000512 1024 220 420 13312 4.70874 1.66912 7.19709 52.4389 66.1813 66.3122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1150 0.000512 4096 260 1390 32256 6.61955 165.701 209.491 381.856 381.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1370 0.000256 2048 450 5070 60928 9.32941 7.01645 657.77 209.02 883.253 883.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1770 0.000256 2048 220 1560 73408 7.0911 208.507 209.942 425.591 425.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1300 6.4e-05 4096 70 2060 301312 55.7535 2332.56 1675.86 4064.23 4064.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 2000 0.000256 4096 190 460 74752 13.9837 128.235 419.126 561.388 561.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 470 0.001024 512 95 190 11264 0.931136 0.387072 2.56787 25.6881 29.7043 29.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1300 0.000256 512 280 1660 66240 2.98918 1.77082 107.353 52.3751 164.634 164.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1980 6.4e-05 2048 300 1430 291456 35.6267 28.3744 1121.5 837.642 2023.26 2023.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1590 0.001024 4096 490 700 15984 2.7176 46.492 125.047 174.299 174.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 570 0.000512 1024 220 420 12672 4.64106 1.6112 7.8696 51.2548 65.5396 65.6691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1150 0.000512 4096 260 1390 32256 6.62896 188.048 209.566 404.289 404.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1370 0.000256 2048 450 5070 61056 9.39821 7.04813 792.659 209.677 1018.89 1018.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1770 0.000256 2048 220 1560 73368 7.05331 241.949 209.555 458.601 458.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1300 6.4e-05 4096 70 2060 301320 55.7393 2642.18 1676.21 4374.18 4374.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 2000 0.000256 4096 190 460 74736 13.9858 145.025 419.168 578.224 578.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 470 0.001024 512 95 190 10944 0.919392 0.382464 1.68954 25.3988 28.5252 28.6354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1300 0.000256 512 280 1660 65920 2.97155 1.76374 111.912 52.1901 168.984 169.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1980 6.4e-05 2048 300 1430 291520 35.5171 28.3771 1173.35 838.479 2075.83 2075.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1590 0.001024 4096 490 700 16000 2.71974 48.7917 125.058 176.614 176.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 570 0.000512 1024 220 420 12800 4.68445 1.63014 8.31651 51.8091 66.6017 66.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1150 0.000512 4096 260 1390 32240 6.62323 196.732 209.635 413.034 413.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1370 0.000256 2048 450 5070 60800 9.33043 7.03939 818.964 209.042 1044.49 1044.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1770 0.000256 2048 220 1560 73360 7.04717 251.525 209.815 468.432 468.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1300 6.4e-05 4096 70 2060 301280 55.7363 2760.36 1676.97 4493.12 4493.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 2000 0.000256 4096 190 460 74720 13.9756 151.65 419.347 585.014 585.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 470 0.001024 512 95 190 10880 0.930464 0.385024 1.74794 25.5407 28.739 28.8543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1300 0.000256 512 280 1660 66048 2.9703 1.76742 103.525 52.2497 160.658 160.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1980 6.4e-05 2048 300 1430 291456 35.4384 28.3816 1096.69 837.585 1998.2 1998.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1590 0.001024 4096 490 700 15936 2.71155 45.0809 123.862 171.698 171.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 570 0.000512 1024 220 420 12288 4.72675 1.6319 7.5223 51.7965 65.8397 65.9714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1150 0.000512 4096 260 1390 32160 6.61197 182.783 209.145 398.582 398.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1370 0.000256 2048 450 5070 61056 9.33718 7.03379 766.256 209.451 992.189 992.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1770 0.000256 2048 220 1560 73344 7.05222 235.242 209.531 451.87 451.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1300 6.4e-05 4096 70 2060 301248 55.7423 2571.33 1676.28 4303.4 4303.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 2000 0.000256 4096 190 460 74688 13.9756 140.545 418.963 573.527 573.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 470 0.001024 512 95 190 10752 0.935648 0.383456 1.60787 25.5411 28.6024 28.7135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1300 0.000256 512 280 1660 66400 3.0048 1.77354 105.719 52.3186 162.963 163.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1980 6.4e-05 2048 300 1430 291600 35.713 28.4152 1107.75 838.844 2010.83 2010.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1590 0.001024 4096 490 700 16000 2.71862 45.8541 124.254 172.871 172.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 570 0.000512 1024 220 420 12800 4.68752 1.6343 7.97347 51.842 66.3007 66.4275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1150 0.000512 4096 260 1390 32200 6.62058 184.797 209.551 401.012 401.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1370 0.000256 2048 450 5070 61200 9.39514 7.06483 779.442 209.763 1005.78 1005.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1770 0.000256 2048 220 1560 73300 7.08653 236.945 209.589 453.665 453.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1300 6.4e-05 4096 70 2060 301300 55.7338 2604.13 1678.5 4338.41 4338.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 2000 0.000256 4096 190 460 74700 13.9769 142.856 419.399 576.278 576.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 470 0.001024 512 95 190 11200 0.925856 0.385504 1.6759 25.5508 28.6685 28.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1300 0.000256 512 280 1660 66304 2.98637 1.77379 107.785 52.5284 165.224 165.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1980 6.4e-05 2048 300 1430 291648 35.5131 28.3382 1137.73 837.914 2039.6 2039.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1590 0.001024 4096 490 700 15904 2.71254 47.2617 124.717 174.733 174.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 570 0.000512 1024 220 420 10752 4.75021 1.58765 6.95485 50.7908 64.2422 64.3701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1150 0.000512 4096 260 1390 32144 6.61094 189.708 209.177 405.541 405.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1370 0.000256 2048 450 5070 60928 9.3624 7.04883 795.587 209.522 1021.63 1021.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1770 0.000256 2048 220 1560 73360 7.14214 243.384 209.639 460.21 460.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1300 6.4e-05 4096 70 2060 301280 55.7325 2655.75 1677.56 4389.09 4389.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 2000 0.000256 4096 190 460 74704 13.9879 146.384 419.194 579.611 579.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 470 0.001024 512 95 190 10752 0.9128 0.377568 1.69475 25.2951 28.4143 28.5236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1300 0.000256 512 280 1660 66240 2.99965 1.77312 109.309 52.4385 166.663 166.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1980 6.4e-05 2048 300 1430 291360 35.6032 28.3408 1141.06 837.729 2042.85 2042.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1590 0.001024 4096 490 700 15960 2.71763 47.5351 125.184 175.481 175.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 570 0.000512 1024 220 420 11520 4.79267 1.63117 7.45354 51.8598 65.8956 66.0229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1150 0.000512 4096 260 1390 32160 6.61091 190.685 209.42 406.76 406.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1370 0.000256 2048 450 5070 60960 9.35322 7.02464 800.21 209.152 1025.84 1025.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1770 0.000256 2048 220 1560 73320 7.05005 244.799 209.749 461.643 461.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1300 6.4e-05 4096 70 2060 301200 55.765 2675.85 1677.56 4409.23 4409.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 2000 0.000256 4096 190 460 74640 13.9748 147.262 419.119 580.397 580.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 470 0.001024 512 95 190 10560 0.945376 0.385536 1.66726 25.5643 28.6948 28.8032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1300 0.000256 512 280 1660 66560 2.98662 1.77187 107.129 52.4355 164.465 164.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1980 6.4e-05 2048 300 1430 291328 35.506 28.3293 1104.8 837.82 2006.56 2006.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1590 0.001024 4096 490 700 15872 2.70826 45.6602 123.653 172.066 172.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 570 0.000512 1024 220 420 12288 4.80291 1.67472 7.66563 52.5102 66.8126 66.9423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1150 0.000512 4096 260 1390 32128 6.61171 184.422 209.097 400.176 400.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1370 0.000256 2048 450 5070 60928 9.32864 7.0441 774.267 209.139 999.88 999.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1770 0.000256 2048 220 1560 73344 7.06349 236.916 209.57 453.591 453.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1300 6.4e-05 4096 70 2060 301184 55.7645 2589.65 1675.12 4320.58 4320.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 2000 0.000256 4096 190 460 74624 13.9762 141.943 418.686 574.649 574.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 470 0.001024 512 95 190 10240 0.904992 0.370496 1.56518 23.9976 26.9672 27.0747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1300 0.000256 512 280 1660 64512 2.98294 1.75062 103.287 51.8109 159.972 160.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1980 6.4e-05 2048 300 1430 291072 35.479 28.3013 1110.46 836.914 2011.27 2011.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1590 0.001024 4096 490 700 15744 2.70336 45.878 124.131 172.755 172.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 570 0.000512 1024 220 420 9216 4.77261 1.55962 5.84355 49.8699 62.2069 62.3368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1150 0.000512 4096 260 1390 32064 6.61274 185.85 209.172 401.68 401.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1370 0.000256 2048 450 5070 60672 9.30557 7.00762 778.214 208.702 1003.33 1003.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1770 0.000256 2048 220 1560 73152 7.05536 238.365 209.3 454.764 454.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1300 6.4e-05 4096 70 2060 301056 55.7445 2611.18 1676.03 4343 4343.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 2000 0.000256 4096 190 460 74496 13.9661 143.723 418.506 576.239 576.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 470 0.001024 512 95 190 9216 0.930368 0.372128 1.46803 25.0944 27.9998 28.1088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1300 0.000256 512 280 1660 65600 2.97578 1.75584 114.438 51.81 171.124 171.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1980 6.4e-05 2048 300 1430 291200 35.6092 28.336 1182.25 837.324 2083.63 2083.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1590 0.001024 4096 490 700 15800 2.70365 49.0971 123.197 175.041 175.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 570 0.000512 1024 220 420 12800 4.70592 1.6425 8.65296 51.9348 67.098 67.2235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1150 0.000512 4096 260 1390 32000 6.60147 197.066 208.899 412.61 412.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1370 0.000256 2048 450 5070 60800 9.33917 7.01782 836.089 208.78 1061.33 1061.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1770 0.000256 2048 220 1560 73200 7.05165 256.182 209.418 472.699 472.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1300 6.4e-05 4096 70 2060 301200 55.7355 2761.77 1675.96 4493.51 4493.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 2000 0.000256 4096 190 460 74600 13.9735 152.913 419.038 585.969 586.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 470 0.001024 512 95 190 11200 0.930368 0.387744 1.8616 25.6083 28.9194 29.0308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1300 0.000256 512 280 1660 65536 3.00739 1.77709 128.55 52.5751 186.053 186.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1980 6.4e-05 2048 300 1430 289792 35.4461 28.2883 1385.98 836.3 2286.12 2286.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1590 0.001024 4096 490 700 15616 2.69107 57.3256 122.376 182.436 182.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 570 0.000512 1024 220 420 8192 4.85462 1.56467 6.51443 49.9876 63.0911 63.2197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1150 0.000512 4096 260 1390 32000 6.61165 232.489 209.375 448.519 448.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1370 0.000256 2048 450 5070 60416 9.36819 7.0423 967.719 209.716 1193.95 1194.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1770 0.000256 2048 220 1560 73216 7.15053 298.504 209.785 515.483 515.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1300 6.4e-05 4096 70 2060 301056 55.7609 3254.04 1676.92 4986.77 4986.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 2000 0.000256 4096 190 460 74496 13.9767 179.757 419.132 612.909 612.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 470 0.001024 512 95 190 10240 0.913952 0.373984 2.11232 25.1474 28.6811 28.7957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1300 0.000256 512 280 1665 66816 2.97837 1.77501 90.1797 52.5939 147.671 147.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1980 6.4e-05 2048 300 1425 291712 35.5023 28.3158 962.805 838.909 1865.64 1865.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1590 0.001024 4096 490 705 16064 2.72179 39.7258 125.311 167.8 167.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 570 0.000512 1024 220 420 13824 4.65658 1.66739 13.1358 52.4477 72.0676 72.2051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1150 0.000512 4096 260 1395 32288 6.61917 162.012 209.803 378.477 378.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1370 0.000256 2048 450 5070 61184 9.35526 7.05158 676.564 209.794 902.868 902.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1770 0.000256 2048 220 1560 73440 7.19866 206.037 209.788 423.068 423.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1300 6.4e-05 4096 70 2070 301312 55.7505 2287.13 1677.56 4020.49 4020.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 2000 0.000256 4096 190 465 74720 13.9513 237.82 419.324 671.138 671.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 470 0.001024 512 95 195 11264 0.941952 0.391168 2.83363 25.6813 29.982 30.0916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1300 0.000256 512 280 1665 66880 3.00624 1.7793 91.4188 52.5521 148.907 149.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1980 6.4e-05 2048 300 1425 291520 35.7134 28.3746 972.565 837.644 1874.41 1874.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1590 0.001024 4096 490 705 16040 2.72554 40.0896 124.868 167.727 167.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 570 0.000512 1024 220 420 13440 4.62726 1.62957 12.9164 51.7161 71.0473 71.1864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1150 0.000512 4096 260 1395 32280 6.6177 163.851 209.592 380.106 380.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1370 0.000256 2048 450 5070 61120 9.39414 7.12416 683.065 209.609 909.297 909.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1770 0.000256 2048 220 1560 73400 7.1311 207.467 209.495 424.141 424.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1300 6.4e-05 4096 70 2070 301320 55.7532 2299.91 1675.81 4031.53 4031.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 2000 0.000256 4096 190 465 74720 13.9779 126.993 418.953 559.969 560.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 470 0.001024 512 95 195 10880 0.928192 0.385056 2.87837 25.5023 29.8224 29.9341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1300 0.000256 512 280 1665 66432 2.98029 1.76947 90.9873 52.5188 148.401 148.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1980 6.4e-05 2048 300 1425 291648 35.5603 28.3297 966.586 838.558 1869.15 1869.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1590 0.001024 4096 490 705 16032 2.72838 40.0384 123.979 166.793 166.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 570 0.000512 1024 220 420 13056 4.6568 1.63808 12.4794 51.7702 70.7012 70.8371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1150 0.000512 4096 260 1395 32256 6.62086 162.131 209.694 378.491 378.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1370 0.000256 2048 450 5070 61056 9.34262 7.02691 677.305 209.471 903.252 903.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1770 0.000256 2048 220 1560 73392 7.05837 206.549 209.683 423.333 423.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1300 6.4e-05 4096 70 2070 301296 55.7708 2299.03 1677.81 4032.66 4032.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 2000 0.000256 4096 190 465 74688 13.9305 125.788 419.198 558.962 559.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 470 0.001024 512 95 195 11136 0.925632 0.382944 2.86067 25.5133 29.8123 29.9213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1300 0.000256 512 280 1665 66752 2.99683 1.77766 92.4248 52.481 149.823 149.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1980 6.4e-05 2048 300 1425 291424 35.6862 28.5462 988.04 837.582 1889.96 1890.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1590 0.001024 4096 490 705 16016 2.71984 41.1659 124.306 168.237 168.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 570 0.000512 1024 220 420 13440 4.6528 1.63734 7.4881 51.9092 65.8477 65.9701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1150 0.000512 4096 260 1395 32256 6.62282 166.812 209.565 383.044 383.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1370 0.000256 2048 450 5070 60928 9.39059 7.05834 693.513 209.326 919.399 919.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1770 0.000256 2048 220 1560 73416 7.05741 211.482 209.606 428.189 428.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1300 6.4e-05 4096 70 2070 301280 55.7548 2334.3 1675.85 4065.95 4066.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 2000 0.000256 4096 190 465 74704 13.9701 129.806 418.999 562.818 562.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 470 0.001024 512 95 195 11200 0.925568 0.385024 2.79942 25.5532 29.7895 29.9052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1300 0.000256 512 280 1665 66560 2.99155 1.76826 91.276 52.4362 148.617 148.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1980 6.4e-05 2048 300 1425 291584 35.5362 28.3041 1014.78 838.554 1917.28 1917.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1590 0.001024 4096 490 705 16000 2.71974 41.9967 124.462 169.222 169.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 570 0.000512 1024 220 420 13312 4.70813 1.67117 7.61792 52.4802 66.6392 66.7684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1150 0.000512 4096 260 1395 32256 6.61722 170.47 209.771 386.903 386.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1370 0.000256 2048 450 5070 60928 9.32848 7.01789 676.659 209.167 902.286 902.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1770 0.000256 2048 220 1560 73408 7.09802 214.891 209.766 431.801 431.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1300 6.4e-05 4096 70 2070 301248 55.7539 2392.56 1677.21 4125.57 4125.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 2000 0.000256 4096 190 465 74688 13.9576 132.911 420.813 567.726 567.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 470 0.001024 512 95 195 11264 0.93424 0.390336 1.58138 25.7001 28.7442 28.8546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1300 0.000256 512 280 1665 66240 2.98957 1.77203 108.349 52.366 165.616 165.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1980 6.4e-05 2048 300 1425 291456 35.5962 28.421 1143.93 837.522 2045.58 2045.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1590 0.001024 4096 490 705 15984 2.71741 48.2701 123.969 175.001 175.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 570 0.000512 1024 220 420 12672 4.63907 1.60595 8.20979 51.2434 65.8614 65.9938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1150 0.000512 4096 260 1395 32184 6.60685 191.955 209.276 407.882 407.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1370 0.000256 2048 450 5070 61056 9.39165 7.04429 805.847 209.643 1032.03 1032.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1770 0.000256 2048 220 1560 73368 7.05565 245.772 209.528 462.399 462.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1300 6.4e-05 4096 70 2070 301248 55.7773 2686.13 1677.41 4419.37 4419.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 2000 0.000256 4096 190 465 74664 13.942 0 418.902 432.851 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1300 0.000256 512 280 1665 65920 2.97395 1.76147 106.348 52.1546 163.381 163.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1980 6.4e-05 2048 300 1425 291520 35.4839 28.4406 1120.21 837.898 2022.13 2022.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1590 0.001024 4096 490 705 16000 2.72579 47.3068 124.072 174.147 174.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 570 0.000512 1024 220 420 12800 4.67344 1.63181 8.18262 51.7728 66.4211 66.5494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1150 0.000512 4096 260 1395 32240 6.61504 188.518 209.626 404.802 404.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1370 0.000256 2048 450 5070 60800 9.31267 7.02259 783.796 208.898 1009.14 1009.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1770 0.000256 2048 220 1560 73360 7.0537 240.33 209.529 456.958 457.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1300 6.4e-05 4096 70 2070 301280 55.7609 2624.94 1676.11 4356.86 4356.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 2000 0.000256 4096 190 465 74640 13.9569 145.695 418.816 578.511 578.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 470 0.001024 512 95 195 10880 0.929664 0.383296 1.62982 25.5221 28.6 28.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1300 0.000256 512 280 1665 66048 2.97814 1.76531 113.103 52.2616 170.253 170.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1980 6.4e-05 2048 300 1425 291456 35.4234 28.2996 1192.11 837.702 2093.64 2093.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1590 0.001024 4096 490 705 15936 2.71123 50.1082 123.465 176.327 176.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 570 0.000512 1024 220 420 12288 4.72454 1.63494 8.31517 51.7982 66.633 66.7648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1150 0.000512 4096 260 1395 32160 6.61229 199.978 209.369 416.006 416.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1370 0.000256 2048 450 5070 61056 9.32243 7.05126 836.524 209.481 1062.48 1062.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1770 0.000256 2048 220 1560 73344 7.05696 255.551 209.563 472.217 472.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1300 6.4e-05 4096 70 2070 301248 55.7612 2791.25 1676.39 4523.45 4523.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 2000 0.000256 4096 190 465 74592 13.9507 155.08 418.7 587.777 587.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 470 0.001024 512 95 195 10752 0.935936 0.382976 1.8367 25.5406 28.8293 28.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1300 0.000256 512 280 1665 66400 3.01226 1.77018 115.771 52.2821 172.981 173.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1980 6.4e-05 2048 300 1425 291600 35.6803 28.467 1182.15 838.267 2084.68 2084.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1590 0.001024 4096 490 705 15900 2.71126 49.4551 123.441 175.651 175.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 570 0.000512 1024 220 420 12800 4.68797 1.6343 8.60314 51.8053 66.893 67.0198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1150 0.000512 4096 260 1395 32200 6.62458 198.304 209.606 414.579 414.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1370 0.000256 2048 450 5070 60800 9.40698 7.04944 826.228 209.619 1052.41 1052.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1770 0.000256 2048 220 1560 73300 7.04925 253.288 209.456 469.839 469.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1300 6.4e-05 4096 70 2070 301200 55.7548 2773.63 1676.6 4506.03 4506.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 2000 0.000256 4096 190 465 74600 13.974 154.038 418.768 586.823 586.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 470 0.001024 512 95 195 10400 0.945632 0.384896 1.70554 25.5388 28.7046 28.8137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1300 0.000256 512 280 1665 66304 2.9953 1.77152 113.562 52.5274 171.002 171.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1980 6.4e-05 2048 300 1425 291200 35.5124 28.4099 1191 837.894 2092.93 2093.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1590 0.001024 4096 490 705 15904 2.71392 50.2231 123.787 176.768 176.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 570 0.000512 1024 220 420 12544 4.59373 1.5872 8.47974 50.7878 65.6071 65.7367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1150 0.000512 4096 260 1395 32144 6.60685 199.34 209.301 415.291 415.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1370 0.000256 2048 450 5070 60928 9.35606 7.03488 834.915 209.515 1060.93 1061.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1770 0.000256 2048 220 1560 73360 7.06723 255.887 209.645 472.643 472.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1300 6.4e-05 4096 70 2070 301168 55.759 2797.69 1675.83 4529.33 4529.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 2000 0.000256 4096 190 465 74592 13.9305 155.281 418.775 588.029 588.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 470 0.001024 512 95 195 10752 0.913248 0.375776 1.81008 25.2915 28.5183 28.6372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1300 0.000256 512 280 1665 66240 2.99725 1.77357 113.327 52.4434 170.686 170.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1980 6.4e-05 2048 300 1425 290880 35.6142 28.3673 1168.39 837.855 2070.33 2070.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1590 0.001024 4096 490 705 15960 2.72592 49.4469 123.786 176.003 176.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 570 0.000512 1024 220 420 13440 4.64061 1.63136 8.93978 51.874 67.2461 67.3733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1150 0.000512 4096 260 1395 32160 6.61504 196.682 209.582 412.922 412.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1370 0.000256 2048 450 5070 60480 9.37696 7.02317 814.778 209.178 1040.46 1040.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1770 0.000256 2048 220 1560 73320 7.05536 251.652 209.715 468.462 468.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1300 6.4e-05 4096 70 2070 301200 55.7652 2766.82 1679.44 4502.07 4502.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 2000 0.000256 4096 190 465 74640 13.9701 153.325 419.385 586.723 586.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 470 0.001024 512 95 195 10560 0.944608 0.385024 1.7199 25.563 28.7429 28.8543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1300 0.000256 512 280 1665 66560 2.98429 1.77008 108.068 52.4869 165.456 165.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1980 6.4e-05 2048 300 1425 291328 35.4813 28.2871 1121.83 838.602 2024.31 2024.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1590 0.001024 4096 490 705 15872 2.7136 47.0077 124.762 174.526 174.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 570 0.000512 1024 220 420 12288 4.80186 1.67331 8.04717 52.5642 67.2502 67.3833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1150 0.000512 4096 260 1395 32128 6.62179 188.775 209.427 404.868 404.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1370 0.000256 2048 450 5070 60928 9.33142 7.02259 786.207 209.342 1012.01 1012.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1770 0.000256 2048 220 1560 73344 7.07379 240.542 209.773 457.433 457.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1300 6.4e-05 4096 70 2070 301184 55.749 2649.09 1677.02 4381.91 4381.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 2000 0.000256 4096 190 465 74624 13.9578 146.937 419.279 580.219 580.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 470 0.001024 512 95 195 10240 0.907424 0.37216 1.63731 24.0063 27.0571 27.1669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1300 0.000256 512 280 1665 64512 2.99379 1.74938 115.795 51.8089 172.487 172.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1980 6.4e-05 2048 300 1425 291072 35.4495 28.2867 1308.4 836.935 2209.17 2209.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1590 0.001024 4096 490 705 15744 2.70304 54.657 123.877 181.28 181.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 570 0.000512 1024 220 420 9216 4.76992 1.56058 7.30893 49.8678 63.6675 63.8032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1150 0.000512 4096 260 1395 32064 6.61702 219.217 209.309 435.189 435.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1370 0.000256 2048 450 5070 60672 9.30304 7.0008 913.782 208.716 1138.9 1139.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1770 0.000256 2048 220 1560 73152 7.07008 280.303 209.298 496.714 496.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1300 6.4e-05 4096 70 2070 301056 55.7651 3062.4 1675.71 4793.93 4793.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 2000 0.000256 4096 190 465 74496 13.9448 170.297 418.695 602.978 603.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 470 0.001024 512 95 195 9216 0.934016 0.370688 1.87098 25.0903 28.3948 28.5037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1300 0.000256 512 280 1665 65600 2.98186 1.7591 125.635 51.8576 182.379 182.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1980 6.4e-05 2048 300 1425 291200 35.6072 28.341 1308.86 838.144 2211.06 2211.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1590 0.001024 4096 490 705 15800 2.71398 54.7745 123.528 181.061 181.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 570 0.000512 1024 220 420 12800 4.71619 1.64189 9.7336 51.987 68.2378 68.3674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1150 0.000512 4096 260 1395 32000 6.59898 219.719 209.234 435.599 435.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1370 0.000256 2048 450 5070 60000 9.37632 7.02198 909.04 208.993 1134.54 1134.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1770 0.000256 2048 220 1560 73200 7.11885 282.771 209.618 499.551 499.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1300 6.4e-05 4096 70 2070 301000 55.7565 3069.75 1677.62 4803.17 4803.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 2000 0.000256 4096 190 465 74400 13.961 171.029 418.563 603.598 603.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 470 0.001024 512 95 195 9600 0.976352 0.386432 1.96912 25.6161 29.0814 29.1946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1300 0.000256 512 280 1665 65536 3.01091 1.77491 114.516 52.5796 172.033 172.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1980 6.4e-05 2048 300 1425 289792 35.4366 28.2527 1193.84 836.381 2094.02 2094.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1590 0.001024 4096 490 705 15616 2.69693 49.7513 122.524 175.018 175.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 570 0.000512 1024 220 420 8192 4.86086 1.56384 5.9736 49.9996 62.5588 62.6893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1150 0.000512 4096 260 1395 32000 6.61094 201.421 209.53 417.607 417.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1370 0.000256 2048 450 5070 60416 9.37795 7.03926 834.137 209.734 1060.39 1060.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1770 0.000256 2048 220 1560 73216 7.06294 257.486 209.813 474.406 474.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1300 6.4e-05 4096 70 2070 301056 55.7629 2821.98 1677.37 4555.17 4555.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 2000 0.000256 4096 190 465 74496 13.9561 156.796 419.376 590.173 590.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 470 0.001024 512 95 195 10240 0.91232 0.373312 1.82099 25.1466 28.3857 28.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1300 0.000256 512 280 1660 66560 2.9857 1.77357 85.098 52.598 142.597 142.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1980 6.4e-05 2048 300 1440 291584 35.516 28.469 919.203 838.802 1822.1 1822.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1590 0.001024 4096 490 700 16064 2.71414 37.5937 125.36 165.716 165.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 570 0.000512 1024 220 420 12800 4.74746 1.6617 11.4601 52.442 70.4632 70.6037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1150 0.000512 4096 260 1400 32256 6.62269 152.678 209.756 369.101 369.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1370 0.000256 2048 450 5080 61184 9.3544 7.09258 640.254 209.797 866.606 866.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1770 0.000256 2048 220 1560 73440 7.06944 194.354 209.789 411.256 411.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1300 6.4e-05 4096 70 2060 301376 55.7485 2139.35 1677.46 3872.6 3872.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 2000 0.000256 4096 190 460 74784 13.9837 235.622 419.49 669.144 669.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 470 0.001024 512 95 200 10496 0.963648 0.393248 2.62176 25.6795 29.7906 29.9008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1300 0.000256 512 280 1660 66560 3.01075 1.77766 95.9179 52.5968 153.446 153.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1980 6.4e-05 2048 300 1440 291520 35.6781 28.3606 1033.21 838.402 1935.77 1935.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1590 0.001024 4096 490 700 16080 2.72563 42.418 125.721 170.911 170.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 570 0.000512 1024 220 420 12160 4.74726 1.632 12.3972 51.7554 70.6891 70.8274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1150 0.000512 4096 260 1400 32240 6.62643 172.655 209.692 389.016 389.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1370 0.000256 2048 450 5080 61120 9.39789 7.05542 719.485 209.795 945.839 945.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1770 0.000256 2048 220 1560 73400 7.36461 219.053 209.68 436.142 436.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1300 6.4e-05 4096 70 2060 301360 55.7353 2398.78 1677.23 4131.8 4131.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 2000 0.000256 4096 190 460 74760 13.9762 133.026 419.355 566.402 566.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 470 0.001024 512 95 200 10240 0.94432 0.385408 2.95549 25.5118 29.9287 30.0406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1300 0.000256 512 280 1660 66432 2.98371 1.77152 90.2343 52.9885 148.121 148.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1980 6.4e-05 2048 300 1440 291456 35.5488 28.3147 964.173 846.16 1874.3 1874.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1590 0.001024 4096 490 700 16032 2.71731 39.5276 125.627 167.915 167.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 570 0.000512 1024 220 420 12288 4.71654 1.63021 6.71021 52.2332 65.4527 65.5831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1150 0.000512 4096 260 1400 32208 6.61504 160.302 211.457 378.417 378.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1370 0.000256 2048 450 5080 61056 9.35443 7.03078 671.439 211.37 899.308 899.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1770 0.000256 2048 220 1560 73392 7.10822 204.44 211.573 423.166 423.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1300 6.4e-05 4096 70 2060 301344 55.7308 2235.91 1692.36 3984.05 3984.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 2000 0.000256 4096 190 460 74736 13.9684 122.853 423.183 560.049 560.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 470 0.001024 512 95 200 9984 0.950432 0.383424 2.3049 25.6269 29.3934 29.5183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1300 0.000256 512 280 1660 66304 3.00982 1.77971 91.5874 52.4829 149.003 149.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1980 6.4e-05 2048 300 1440 291424 35.6586 28.3548 976.776 837.648 1878.55 1878.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1590 0.001024 4096 490 700 16016 2.72026 40.2877 124.187 167.241 167.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 570 0.000512 1024 220 420 12544 4.72848 1.63853 6.99616 51.9169 65.4421 65.5708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1150 0.000512 4096 260 1400 32200 6.61472 162.902 209.408 378.97 379.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1370 0.000256 2048 450 5080 60928 9.38899 7.04278 678.721 209.338 904.6 904.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1770 0.000256 2048 220 1560 73416 7.06333 207.295 209.607 424.009 424.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1300 6.4e-05 4096 70 2060 301336 55.7466 2266.94 1676.55 3999.29 3999.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 2000 0.000256 4096 190 460 74760 13.9851 125.84 419.123 558.991 559.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 470 0.001024 512 95 200 10304 0.946368 0.384064 1.53584 25.551 28.5507 28.6577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1300 0.000256 512 280 1660 66048 2.9935 1.77117 87.1345 52.4059 144.45 144.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1980 6.4e-05 2048 300 1440 291328 35.5166 28.3003 991.531 838.026 1893.48 1893.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1590 0.001024 4096 490 700 16000 2.71574 40.4569 123.914 167.13 167.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 570 0.000512 1024 220 420 12288 4.79206 1.66595 6.94749 52.441 66.0083 66.1361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1150 0.000512 4096 260 1400 32192 6.61914 164.748 209.408 380.819 380.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1370 0.000256 2048 450 5080 60928 9.32957 7.02038 652.252 209.026 877.737 877.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1770 0.000256 2048 220 1560 73408 7.05661 207.436 209.676 424.213 424.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1300 6.4e-05 4096 70 2060 301312 55.7503 2303.47 1675.89 4035.15 4035.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 2000 0.000256 4096 190 460 74752 13.9837 127.705 419.133 560.869 560.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 470 0.001024 512 95 200 10240 0.961792 0.387744 1.45805 25.6871 28.6258 28.7372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1300 0.000256 512 280 1660 66240 2.99059 1.77619 115.177 52.4076 172.495 172.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1980 6.4e-05 2048 300 1440 291168 35.6073 28.3492 1210.64 838.232 2112.94 2113.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1590 0.001024 4096 490 700 15984 2.70877 50.4208 123.451 176.623 176.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 570 0.000512 1024 220 420 11520 4.73994 1.60586 7.99018 51.2848 65.7834 65.9115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1150 0.000512 4096 260 1400 32184 6.6151 202.49 209.649 418.795 418.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1370 0.000256 2048 450 5080 61056 9.38394 7.06605 846.145 209.822 1072.52 1072.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1770 0.000256 2048 220 1560 73368 7.05331 258.555 209.712 475.361 475.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1300 6.4e-05 4096 70 2060 301320 55.7559 2797.1 1678.15 4531.05 4531.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 2000 0.000256 4096 190 460 74736 13.9824 155.068 419.438 588.53 588.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 470 0.001024 512 95 200 9792 0.947616 0.378912 1.70029 25.4104 28.5684 28.6805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1300 0.000256 512 280 1660 65664 2.96307 1.76054 81.4266 52.0242 138.32 138.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1980 6.4e-05 2048 300 1440 290880 35.4654 28.3341 842.818 837.704 1744.42 1744.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1590 0.001024 4096 490 700 15840 2.70496 34.9388 124.105 161.791 161.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 570 0.000512 1024 220 420 9216 4.76384 1.55379 4.86912 49.7978 61.1436 61.2708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1150 0.000512 4096 260 1400 32112 6.6137 140.737 209.409 356.804 356.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1370 0.000256 2048 450 5080 60480 9.33414 7.09018 582.812 209.063 808.399 808.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1770 0.000256 2048 220 1560 73296 7.12816 179.15 209.529 395.848 395.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1300 6.4e-05 4096 70 2060 301248 55.7427 1940.63 1675.99 3672.4 3672.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 2000 0.000256 4096 190 460 74592 13.97 107.795 418.697 540.507 540.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 470 0.001024 512 95 200 9216 0.930048 0.37056 1.25091 24.0053 26.6905 26.8058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1300 0.000256 512 280 1660 65920 2.97238 1.76397 113.942 52.1924 171.015 171.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1980 6.4e-05 2048 300 1440 291520 35.477 28.3597 1168.84 838.524 2071.31 2071.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1590 0.001024 4096 490 700 16000 2.71904 48.7035 125.014 176.481 176.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 570 0.000512 1024 220 420 11520 4.78291 1.63059 7.64326 51.8068 66.0229 66.1522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1150 0.000512 4096 260 1400 32160 6.61459 194.884 209.553 411.094 411.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1370 0.000256 2048 450 5080 60800 9.30016 7.01235 810.786 209.045 1036.25 1036.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1770 0.000256 2048 220 1560 73360 7.05562 248.722 209.688 465.511 465.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1300 6.4e-05 4096 70 2060 301280 55.7548 2715.82 1677.03 4448.66 4448.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 2000 0.000256 4096 190 460 74720 13.9838 149.801 419.36 583.189 583.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 470 0.001024 512 95 200 10240 0.944448 0.385024 1.74704 25.5385 28.7488 28.8598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1300 0.000256 512 280 1660 65280 2.96323 1.75088 78.6388 51.7759 135.275 135.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1980 6.4e-05 2048 300 1440 291200 35.4307 28.3526 816.642 838.003 1718.54 1718.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1590 0.001024 4096 490 700 15840 2.71248 33.8227 123.122 159.704 159.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 570 0.000512 1024 220 420 10240 4.89248 1.6384 5.2121 51.8757 63.7824 63.9126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1150 0.000512 4096 260 1400 32000 6.59018 136.067 208.872 351.573 351.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1370 0.000256 2048 450 5080 60160 9.28986 6.99392 559.703 208.225 784.312 784.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1770 0.000256 2048 220 1560 73280 7.05069 172.963 209.506 389.565 389.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1300 6.4e-05 4096 70 2060 301120 55.7334 1885.74 1675.17 3616.68 3616.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 2000 0.000256 4096 190 460 74560 13.9695 105.548 418.627 538.188 538.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 470 0.001024 512 95 200 10240 0.949152 0.38496 1.35114 25.5795 28.3985 28.5102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1300 0.000256 512 280 1660 66048 2.96982 1.76538 105.144 52.2549 162.282 162.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1980 6.4e-05 2048 300 1440 291072 35.4314 28.48 1094.4 837.661 1996.09 1996.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1590 0.001024 4096 490 700 15936 2.70746 45.2724 124.48 172.505 172.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 570 0.000512 1024 220 420 12288 4.72016 1.6384 7.84771 51.8017 66.1692 66.3002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1150 0.000512 4096 260 1400 32160 6.61149 182.817 209.429 398.9 398.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1370 0.000256 2048 450 5080 61056 9.32954 7.04352 762.569 209.469 988.52 988.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1770 0.000256 2048 220 1560 73344 7.08403 233.146 209.552 449.826 449.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1300 6.4e-05 4096 70 2060 301248 55.7425 2547.38 1675.88 4279.06 4279.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 2000 0.000256 4096 190 460 74688 13.9756 140.544 418.993 573.559 573.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 470 0.001024 512 95 200 9984 0.95104 0.383584 1.6255 25.5434 28.6387 28.7493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1300 0.000256 512 280 1660 64512 2.98429 1.75104 72.9035 51.7964 129.583 129.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1980 6.4e-05 2048 300 1440 290304 35.5052 28.2894 779.804 836.752 1680.46 1680.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1590 0.001024 4096 490 700 15744 2.69939 32.3626 122.682 157.787 157.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 570 0.000512 1024 220 420 9216 4.77146 1.56058 4.44643 49.8528 60.7978 60.9239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1150 0.000512 4096 260 1400 32064 6.61267 130.851 209.388 346.898 346.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1370 0.000256 2048 450 5080 60672 9.29571 7.00365 541.147 208.667 766.211 766.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1770 0.000256 2048 220 1560 73152 7.07789 165.804 209.262 382.188 382.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1300 6.4e-05 4096 70 2060 301056 55.7308 1800.05 1675.1 3530.92 3530.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 2000 0.000256 4096 190 460 74496 13.9716 100.827 418.424 533.267 533.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 470 0.001024 512 95 200 9216 0.933344 0.37888 1.22128 25.0908 27.7549 27.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1300 0.000256 512 280 1660 65600 3.02058 1.77165 106.931 52.3185 164.185 164.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1980 6.4e-05 2048 300 1440 291600 35.6782 28.4173 1144.97 838.827 2048.01 2048.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1590 0.001024 4096 490 700 16000 2.71917 47.7503 123.823 174.335 174.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 570 0.000512 1024 220 420 11200 4.83248 1.63811 7.41648 51.8407 65.8906 66.0178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1150 0.000512 4096 260 1400 32100 6.61776 189.981 209.285 405.93 405.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1370 0.000256 2048 450 5080 60800 9.40902 7.07146 794.947 209.761 1021.29 1021.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1770 0.000256 2048 220 1560 73300 7.05162 243.2 209.593 459.889 459.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1300 6.4e-05 4096 70 2060 301300 55.7346 2651.61 1677.36 4384.75 4384.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 2000 0.000256 4096 190 460 74700 13.9776 146.33 419.381 579.732 579.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 470 0.001024 512 95 200 9600 0.967808 0.383072 1.61914 25.5546 28.654 28.7724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1300 0.000256 512 280 1660 64000 3.00867 1.75565 74.852 51.8532 131.61 131.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1980 6.4e-05 2048 300 1440 291200 35.5926 28.3582 806.359 838.057 1708.47 1708.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1590 0.001024 4096 490 700 15800 2.70304 33.364 124.202 160.309 160.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 570 0.000512 1024 220 420 9600 4.96611 1.64125 4.77619 51.9744 63.5183 63.6477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1150 0.000512 4096 260 1400 32000 6.60685 134.013 209.286 349.948 350.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1370 0.000256 2048 450 5080 60000 9.37213 7.02394 551.462 208.956 776.916 777.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1770 0.000256 2048 220 1560 73200 7.05946 170.643 209.595 387.342 387.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1300 6.4e-05 4096 70 2060 301200 55.734 1857.94 1677.42 3591.14 3591.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 2000 0.000256 4096 190 460 74600 13.9692 103.799 419.454 537.266 537.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 470 0.001024 512 95 200 9600 0.97216 0.385856 1.30358 25.6195 28.4138 28.5245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1300 0.000256 512 280 1660 66304 2.95664 1.77197 134.686 52.5622 192.119 192.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1980 6.4e-05 2048 300 1440 291200 35.4906 28.3575 1460.53 838.494 2362.98 2363.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1590 0.001024 4096 490 700 15904 2.71565 60.7199 123.454 186.932 186.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 570 0.000512 1024 220 420 10752 4.74182 1.58758 9.09011 50.8234 66.4077 66.5403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1150 0.000512 4096 260 1400 32144 6.6128 243.908 209.577 460.14 460.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1370 0.000256 2048 450 5080 60928 9.35181 7.04307 1013.79 209.662 1239.95 1240.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1770 0.000256 2048 220 1560 73360 7.07696 309.633 209.785 526.539 526.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1300 6.4e-05 4096 70 2060 301280 55.7507 3365.65 1677.34 5098.79 5098.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 2000 0.000256 4096 190 460 74704 13.9919 186.515 419.479 620.03 620.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 470 0.001024 512 95 200 9856 0.935808 0.377504 2.12918 25.3035 28.8759 28.9925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1300 0.000256 512 280 1660 64512 2.98829 1.7576 86.118 51.9945 142.997 143.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1980 6.4e-05 2048 300 1440 290304 35.4507 28.2785 949.021 836.901 1849.75 1849.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1590 0.001024 4096 490 700 15680 2.69418 39.2519 122.513 164.5 164.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 570 0.000512 1024 220 420 7168 4.77405 1.51232 4.40768 48.5297 59.3863 59.5154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1150 0.000512 4096 260 1400 32032 6.61299 159.224 209.412 375.292 375.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1370 0.000256 2048 450 5080 60032 9.24474 6.96317 650.704 207.393 874.404 874.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1770 0.000256 2048 220 1560 73248 7.09779 201.294 209.615 418.05 418.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1300 6.4e-05 4096 70 2060 301056 55.7364 2215.32 1675.52 3946.63 3946.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 2000 0.000256 4096 190 460 74592 13.9775 123.184 419.142 556.349 556.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 470 0.001024 512 95 200 8960 0.912928 0.364544 1.41226 23.7164 26.5382 26.6504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1300 0.000256 512 280 1660 66240 3.00211 1.77066 131.312 52.8969 189.124 189.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1980 6.4e-05 2048 300 1440 290880 35.5944 28.3341 1395.08 845.139 2304.25 2304.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1590 0.001024 4096 490 700 15960 2.71155 57.8825 124.481 185.117 185.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 570 0.000512 1024 220 420 11520 4.78778 1.63235 9.30614 52.3175 68.2038 68.3336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1150 0.000512 4096 260 1400 32160 6.62528 233.599 211.543 451.809 451.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1370 0.000256 2048 450 5080 60480 9.36813 7.02864 964.214 210.999 1191.71 1191.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1770 0.000256 2048 220 1560 73320 7.05136 297.071 211.715 515.882 515.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1300 6.4e-05 4096 70 2060 301200 55.7574 3240.22 1691.62 4987.65 4987.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 2000 0.000256 4096 190 460 74640 13.9743 179.456 422.841 616.316 616.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 470 0.001024 512 95 200 9600 0.968032 0.383328 2.0849 25.6753 29.2453 29.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1300 0.000256 512 280 1660 65280 2.95917 1.74947 88.2799 51.8355 144.967 145.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1980 6.4e-05 2048 300 1440 290880 35.498 28.4447 946.323 837.462 1847.83 1847.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1590 0.001024 4096 490 700 15840 2.71974 39.6377 124.54 166.939 166.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 570 0.000512 1024 220 420 11520 4.80925 1.64477 6.4809 51.9836 65.0837 65.2143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1150 0.000512 4096 260 1400 31920 6.59379 157.716 208.927 373.28 373.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1370 0.000256 2048 450 5080 60480 9.36147 7.03078 652.734 209.32 878.552 878.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1770 0.000256 2048 220 1560 73200 7.08019 200.279 209.53 416.932 416.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1300 6.4e-05 4096 70 2060 300960 55.7385 2188.12 1674.93 3918.83 3918.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 2000 0.000256 4096 190 460 74400 13.9592 121.055 418.195 553.251 553.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 470 0.001024 512 95 200 9600 0.971488 0.388352 1.47069 25.633 28.5919 28.7017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1300 0.000256 512 280 1660 65536 3.01197 1.77562 126.79 52.438 184.159 184.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1980 6.4e-05 2048 300 1440 291328 35.4579 28.2952 1355.28 837.915 2257.06 2257.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1590 0.001024 4096 490 700 15872 2.70131 56.2648 123.126 182.135 182.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 570 0.000512 1024 220 420 12288 4.80112 1.67318 9.61382 52.5133 68.7652 68.8906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1150 0.000512 4096 260 1400 32128 6.61552 227.064 209.386 443.109 443.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1370 0.000256 2048 450 5080 60928 9.32438 7.0192 942.537 209.179 1168.17 1168.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1770 0.000256 2048 220 1560 73344 7.0617 288.645 209.593 505.345 505.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1300 6.4e-05 4096 70 2060 301184 55.7653 3159.25 1675.35 4890.41 4890.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 2000 0.000256 4096 190 460 74624 13.9744 174.622 418.752 607.392 607.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 470 0.001024 512 95 200 9216 0.928416 0.370688 2.02218 23.9947 27.4492 27.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1300 0.000256 512 280 1660 65536 3.01738 1.77357 86.3425 52.5387 143.817 143.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1980 6.4e-05 2048 300 1440 289792 35.4185 28.2911 910.047 835.684 1809.54 1809.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1590 0.001024 4096 490 700 15616 2.69107 37.5685 122.239 162.545 162.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 570 0.000512 1024 220 420 8192 4.8583 1.56237 4.83482 49.9527 61.3654 61.4943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1150 0.000512 4096 260 1400 32000 6.61075 152.529 209.433 368.615 368.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1370 0.000256 2048 450 5080 60416 9.36013 7.06147 629.438 209.554 855.515 855.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1770 0.000256 2048 220 1560 73216 7.15942 193.342 209.635 410.183 410.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1300 6.4e-05 4096 70 2060 301056 55.7485 2117.88 1676.32 3850 3850.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 2000 0.000256 4096 190 460 74496 13.9808 117.873 418.839 550.737 550.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 470 0.001024 512 95 200 8192 0.96736 0.374784 1.21072 25.134 27.8153 27.9322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1300 0.000256 512 280 1660 64512 2.98221 1.74954 111.097 51.7943 167.77 167.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1980 6.4e-05 2048 300 1440 290304 35.4956 28.4017 1180.79 836.892 2081.69 2081.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1590 0.001024 4096 490 700 15744 2.69539 48.6851 122.67 174.094 174.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 570 0.000512 1024 220 420 9216 4.76592 1.56058 6.4999 49.8526 62.8417 62.9704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1150 0.000512 4096 260 1400 32064 6.61283 198.318 209.38 414.354 414.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1370 0.000256 2048 450 5080 60672 9.30474 7.01021 821.864 208.647 1046.93 1047.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1770 0.000256 2048 220 1560 73152 7.06355 252.561 209.244 468.911 468.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1300 6.4e-05 4096 70 2060 301056 55.7323 2762.29 1674.96 4493.03 4493.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 2000 0.000256 4096 190 460 74496 13.9692 151.98 418.389 584.38 584.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 470 0.001024 512 95 200 9216 0.934368 0.37216 1.79357 25.0926 28.3251 28.4461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1300 0.000256 512 280 1660 64512 2.99062 1.75501 77.5634 51.9802 134.434 134.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1980 6.4e-05 2048 300 1440 290304 35.4482 28.304 830.886 838.117 1732.86 1732.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1590 0.001024 4096 490 700 15360 2.67434 33.5708 121.8 158.087 158.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 570 0.000512 1024 220 420 6144 5.02646 1.5729 3.80848 50.1666 60.7343 60.8609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1150 0.000512 4096 260 1400 31872 6.61955 138.128 209.61 354.403 354.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1370 0.000256 2048 450 5080 59904 9.24656 6.94621 569.238 207.325 792.862 792.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1770 0.000256 2048 220 1560 72960 7.05443 175.839 209.469 392.406 392.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1300 6.4e-05 4096 70 2060 300672 55.7468 1915.87 1676.32 3647.98 3648.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 2000 0.000256 4096 190 460 74112 13.9531 106.412 417.813 538.222 538.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 470 0.001024 512 95 200 9216 0.943232 0.376576 1.39568 25.2337 28.0846 28.1969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1300 0.000256 512 280 1660 64000 3.00723 1.75446 115.417 51.8494 172.172 172.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1980 6.4e-05 2048 300 1440 291200 35.5797 28.5072 1224.57 838.043 2126.8 2126.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1590 0.001024 4096 490 700 15800 2.70355 50.6614 123.148 176.557 176.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 570 0.000512 1024 220 420 9600 4.96282 1.64397 7.0769 51.9768 65.8216 65.9527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1150 0.000512 4096 260 1400 32000 6.60784 203.462 209.283 419.396 419.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1370 0.000256 2048 450 5080 60000 9.36371 7.01811 843.409 208.958 1068.85 1068.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1770 0.000256 2048 220 1560 73200 7.0615 262.066 209.592 478.763 478.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1300 6.4e-05 4096 70 2060 301200 55.7458 2821.99 1677.39 4555.18 4555.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 2000 0.000256 4096 190 460 74600 13.9743 156.784 419.396 590.198 590.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 470 0.001024 512 95 200 9600 0.971712 0.387072 1.88541 25.6174 28.9961 29.1082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1300 0.000256 512 280 1660 64000 3.00442 1.75581 84.5677 51.9422 141.412 141.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1980 6.4e-05 2048 300 1440 291200 35.5111 28.325 867.744 837.873 1769.55 1769.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1590 0.001024 4096 490 700 15600 2.70893 35.9099 123.13 161.791 161.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 570 0.000512 1024 220 420 6400 5.23434 1.64666 4.1729 52.1993 63.416 63.5474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1150 0.000512 4096 260 1400 31600 6.54982 142.637 208.031 357.263 357.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1370 0.000256 2048 450 5080 59200 9.27334 6.95862 598.197 207.17 821.704 821.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1770 0.000256 2048 220 1560 72800 7.02746 186.624 208.878 402.573 402.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1300 6.4e-05 4096 70 2060 300800 55.7628 1995.33 1675.33 3726.47 3726.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 2000 0.000256 4096 190 460 74400 13.9812 111.219 419.033 544.278 544.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 470 0.001024 512 95 200 6400 0.86848 0.333824 1.24701 21.502 24.0836 24.1965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1300 0.000256 512 280 1656 66816 2.97786 1.77766 85.7338 52.5932 143.223 143.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1980 6.4e-05 2048 300 1440 291840 35.4806 28.2924 904.364 838.669 1806.91 1807.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1590 0.001024 4096 490 696 16096 2.7183 36.987 125.261 165.009 165.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 570 0.000512 1024 220 432 12288 4.78509 1.66502 11.0726 52.4331 70.1082 70.2451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1150 0.000512 4096 260 1392 32288 6.62922 151.257 209.694 367.623 367.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1370 0.000256 2048 450 5064 61184 9.35066 7.08608 632.062 209.765 858.364 858.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1770 0.000256 2048 220 1560 73440 7.0711 192.35 209.768 409.231 409.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1300 6.4e-05 4096 70 2064 301344 55.7648 2123.25 1677.17 3856.23 3856.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 2000 0.000256 4096 190 456 74784 13.9756 219.101 420.276 653.396 653.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 470 0.001024 512 95 192 9984 0.973056 0.389408 2.44586 25.6814 29.6239 29.7353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1300 0.000256 512 280 1656 66560 3.00816 1.77616 90.3385 52.6031 147.873 147.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1980 6.4e-05 2048 300 1440 291680 35.6335 28.3657 957.017 838.464 1859.59 1859.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1590 0.001024 4096 490 696 16080 2.71594 39.3687 125.919 168.046 168.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 570 0.000512 1024 220 432 11520 4.7873 1.63053 10.4608 51.7605 68.7996 68.9343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1150 0.000512 4096 260 1392 32280 6.62918 159.37 209.717 375.76 375.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1370 0.000256 2048 450 5064 61280 9.3905 7.05126 669.928 209.815 896.286 896.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1770 0.000256 2048 220 1560 73400 7.0697 203.07 209.758 419.939 419.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1300 6.4e-05 4096 70 2064 301360 55.7587 2230.39 1678.24 3964.43 3964.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 2000 0.000256 4096 190 456 74800 13.9893 121.952 419.463 555.447 555.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 470 0.001024 512 95 192 9600 0.960576 0.383072 2.41782 25.5135 29.4083 29.5169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1300 0.000256 512 280 1656 66432 2.97613 1.77466 89.2742 52.5129 146.68 146.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1980 6.4e-05 2048 300 1440 291840 35.5095 28.3262 944.903 838.544 1847.39 1847.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1590 0.001024 4096 490 696 16080 2.71974 38.91 125.585 167.258 167.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 570 0.000512 1024 220 432 11520 4.77587 1.63219 6.41712 51.7675 64.7527 64.8786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1150 0.000512 4096 260 1392 32256 6.61462 157.28 209.598 373.536 373.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1370 0.000256 2048 450 5064 61056 9.34323 7.05536 657.998 209.469 883.978 884.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1770 0.000256 2048 220 1560 73392 7.04915 200.37 209.728 417.193 417.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1300 6.4e-05 4096 70 2064 301344 55.7678 2198.17 1677.26 3931.24 3931.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 2000 0.000256 4096 190 456 74784 13.9872 119.972 419.364 553.367 553.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 470 0.001024 512 95 192 9600 0.966368 0.383232 2.22106 25.5162 29.2134 29.3333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1300 0.000256 512 280 1656 66048 2.97453 1.76742 59.413 52.2928 116.592 116.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1980 6.4e-05 2048 300 1440 291456 35.4232 28.5389 607.836 838.205 1510.11 1510.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1590 0.001024 4096 490 696 16032 2.72266 25.2662 124.206 152.239 152.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 570 0.000512 1024 220 432 10752 4.84134 1.6343 9.88314 51.8274 68.3429 68.4772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1150 0.000512 4096 260 1392 32160 6.61117 101.043 209.357 317.055 317.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1370 0.000256 2048 450 5064 61056 9.32621 7.03043 424.103 209.604 650.168 650.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1770 0.000256 2048 220 1560 73344 7.0841 129.336 209.689 346.156 346.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1300 6.4e-05 4096 70 2064 301248 55.7742 1415.91 1677.08 3148.81 3148.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 2000 0.000256 4096 190 456 74688 13.9884 76.8708 419.227 510.132 510.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 470 0.001024 512 95 192 9216 0.976416 0.384992 2.41024 25.5454 29.4452 29.5564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1300 0.000256 512 280 1656 66304 3.00618 1.77562 101.897 52.5226 159.346 159.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1980 6.4e-05 2048 300 1440 291648 35.5892 28.3527 1089.8 838.254 1992.11 1992.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1590 0.001024 4096 490 696 16072 2.72381 45.3221 124.24 172.331 172.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 570 0.000512 1024 220 432 11648 4.78733 1.64035 7.4599 51.9519 66.0013 66.1279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1150 0.000512 4096 260 1392 32256 6.61386 182.352 209.648 398.658 398.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1370 0.000256 2048 450 5064 61152 9.37866 7.04922 759.923 209.553 986.014 986.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1770 0.000256 2048 220 1560 73416 7.07376 234.784 209.767 451.67 451.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1300 6.4e-05 4096 70 2064 301336 55.7796 2553.89 1677.29 4287 4287.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 2000 0.000256 4096 190 456 74760 13.9792 139.394 419.285 572.702 572.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 470 0.001024 512 95 192 9856 0.96208 0.386688 1.65171 25.564 28.6956 28.8051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1300 0.000256 512 280 1656 66304 2.98723 1.77168 67.3845 52.5707 124.855 124.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1980 6.4e-05 2048 300 1440 291648 35.4811 28.4385 689.551 838.591 1592.16 1592.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1590 0.001024 4096 490 696 16016 2.72227 28.7421 123.818 155.325 155.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 570 0.000512 1024 220 432 10752 4.7496 1.58515 11.8426 50.831 69.1606 69.2953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1150 0.000512 4096 260 1392 32144 6.6089 114.65 209.394 330.698 330.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1370 0.000256 2048 450 5064 60928 9.35117 7.06608 480.156 209.691 706.367 706.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1770 0.000256 2048 220 1560 73360 7.0905 146.444 209.818 363.397 363.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1300 6.4e-05 4096 70 2064 301280 55.7778 1605.34 1677.65 3338.81 3338.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 2000 0.000256 4096 190 456 74704 13.9772 88.285 419.471 521.778 521.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 470 0.001024 512 95 192 8960 0.96 0.377824 2.44042 25.3057 29.2124 29.3228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1300 0.000256 512 280 1656 66560 2.9913 1.77261 96.8357 52.3996 154.14 154.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1980 6.4e-05 2048 300 1440 291584 35.4833 28.33 1061.87 837.784 1963.57 1963.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1590 0.001024 4096 490 696 16064 2.71974 43.9821 123.918 170.661 170.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 570 0.000512 1024 220 432 12288 4.78886 1.67078 7.47635 52.4372 66.5323 66.6629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1150 0.000512 4096 260 1392 32256 6.63142 176.898 209.533 393.105 393.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1370 0.000256 2048 450 5064 60928 9.32678 7.01235 700.723 209.006 926.177 926.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1770 0.000256 2048 220 1560 73408 7.05946 223.357 209.612 440.072 440.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1300 6.4e-05 4096 70 2064 301312 55.7834 2476.4 1675.89 4208.12 4208.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 2000 0.000256 4096 190 456 74752 13.988 136.022 418.944 568.997 569.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 470 0.001024 512 95 192 9728 0.97296 0.388384 1.58154 25.6903 28.7624 28.8797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1300 0.000256 512 280 1656 66560 2.99037 1.77296 61.442 52.4906 118.84 118.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1980 6.4e-05 2048 300 1440 291328 35.4787 28.3054 700.261 838.723 1602.87 1602.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1590 0.001024 4096 490 696 16000 2.71578 29.2809 123.802 155.842 155.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 570 0.000512 1024 220 432 12288 4.80474 1.66995 5.30077 52.5668 64.5 64.6325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1150 0.000512 4096 260 1392 32128 6.62118 116.798 209.375 332.833 332.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1370 0.000256 2048 450 5064 60928 9.33021 7.03283 450.79 209.368 676.621 676.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1770 0.000256 2048 220 1560 73344 7.08403 146.494 209.802 363.423 363.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1300 6.4e-05 4096 70 2064 301184 55.7773 1634.39 1677.68 3367.9 3367.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 2000 0.000256 4096 190 456 74624 13.9859 90.4131 419.056 523.498 523.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 470 0.001024 512 95 192 8192 0.956768 0.376832 1.98317 24.0081 27.4543 27.5701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1300 0.000256 512 280 1656 66240 2.99664 1.77526 110.201 52.4103 167.528 167.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1980 6.4e-05 2048 300 1440 291456 35.5932 28.4014 1157.24 838.201 2059.55 2059.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1590 0.001024 4096 490 696 16056 2.72179 48.323 123.909 174.999 175.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 570 0.000512 1024 220 432 11520 4.73773 1.60973 7.82682 51.2876 65.6225 65.7531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1150 0.000512 4096 260 1392 32256 6.62234 193.458 209.813 409.936 409.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1370 0.000256 2048 450 5064 61056 9.3951 7.06621 810.23 209.815 1036.62 1036.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1770 0.000256 2048 220 1560 73368 7.05712 247.655 209.704 464.458 464.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1300 6.4e-05 4096 70 2064 301320 55.7732 2698.71 1677.66 4432.19 4432.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 2000 0.000256 4096 190 456 74736 13.9878 147.702 419.275 581.008 581.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 470 0.001024 512 95 192 9216 0.964096 0.382016 1.54835 25.4028 28.4306 28.5484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1300 0.000256 512 280 1656 65664 2.96323 1.75837 78.6284 52.0377 135.532 135.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1980 6.4e-05 2048 300 1440 291456 35.4697 28.3146 809.671 837.839 1711.4 1711.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1590 0.001024 4096 490 696 15984 2.71974 33.9352 123.726 160.423 160.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 570 0.000512 1024 220 432 9216 4.76368 1.5552 4.68762 49.8099 60.9802 61.1104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1150 0.000512 4096 260 1392 32112 6.61338 134.961 209.231 350.849 350.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1370 0.000256 2048 450 5064 60480 9.33504 7.0185 561.289 209.095 786.836 786.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1770 0.000256 2048 220 1560 73296 7.05216 172.57 209.558 389.224 389.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1300 6.4e-05 4096 70 2064 301248 55.767 1882.11 1676.9 3614.83 3614.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 2000 0.000256 4096 190 456 74592 13.985 103.807 418.607 536.442 536.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 470 0.001024 512 95 192 8064 0.958688 0.369248 1.0992 24.007 26.5662 26.6792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1300 0.000256 512 280 1656 65920 2.97386 1.76685 105.576 52.1956 162.654 162.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1980 6.4e-05 2048 300 1440 291520 35.4831 28.3552 1099.21 838.569 2001.72 2001.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1590 0.001024 4096 490 696 16000 2.71322 45.4988 123.544 171.8 171.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 570 0.000512 1024 220 432 11520 4.77958 1.62864 7.57949 51.8174 65.968 66.0943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1150 0.000512 4096 260 1392 32240 6.62323 183.371 209.71 399.745 399.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1370 0.000256 2048 450 5064 60800 9.30282 7.01898 763.117 209.061 988.601 988.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1770 0.000256 2048 220 1560 73360 7.11142 234.523 209.696 451.375 451.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1300 6.4e-05 4096 70 2064 301280 55.7759 2570.46 1677.87 4304.15 4304.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 2000 0.000256 4096 190 456 74720 13.9742 139.755 419.235 573.01 573.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 470 0.001024 512 95 192 9600 0.964096 0.383776 1.55939 25.5426 28.5798 28.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1300 0.000256 512 280 1656 65280 2.96186 1.75354 74.6793 51.822 131.362 131.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1980 6.4e-05 2048 300 1440 291200 35.4275 28.3384 786.403 838.761 1689.04 1689.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1590 0.001024 4096 490 696 15840 2.7041 32.8 124.163 159.709 159.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 570 0.000512 1024 220 432 10240 4.89488 1.63651 5.05331 51.9179 63.6631 63.7911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1150 0.000512 4096 260 1392 32160 6.6249 131.654 209.712 348.037 348.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1370 0.000256 2048 450 5064 60160 9.27949 7.06048 540.503 208.419 765.361 765.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1770 0.000256 2048 220 1560 73280 7.11082 167.356 209.701 384.211 384.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1300 6.4e-05 4096 70 2064 301120 55.7834 1823.61 1676.85 3556.29 3556.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 2000 0.000256 4096 190 456 74560 13.9894 100.237 418.895 533.168 533.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 470 0.001024 512 95 192 8960 0.986176 0.388064 1.15949 25.5922 28.2575 28.3684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1300 0.000256 512 280 1656 66048 2.97795 1.76742 129.607 52.2466 186.741 186.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1980 6.4e-05 2048 300 1440 291456 35.4126 28.3525 1411.95 837.475 2313.3 2313.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1590 0.001024 4096 490 696 16032 2.72163 58.7672 124.68 186.214 186.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 570 0.000512 1024 220 432 10752 4.84224 1.63488 8.84982 51.7839 67.2719 67.4015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1150 0.000512 4096 260 1392 32160 6.61059 234.242 209.168 450.062 450.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1370 0.000256 2048 450 5064 61056 9.32659 7.03078 982.504 209.421 1208.38 1208.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1770 0.000256 2048 220 1560 73344 7.09837 300.154 209.502 516.795 516.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1300 6.4e-05 4096 70 2064 301248 55.7646 3264.33 1675.6 4995.74 4995.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 2000 0.000256 4096 190 456 74688 13.9911 178.553 418.754 611.34 611.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 470 0.001024 512 95 192 9216 0.974912 0.384736 1.98694 25.5348 29.0168 29.1287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1300 0.000256 512 280 1656 64512 2.97994 1.75242 82.9157 51.837 139.628 139.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1980 6.4e-05 2048 300 1440 291072 35.4512 28.3006 900.592 837.412 1801.86 1801.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1590 0.001024 4096 490 696 15936 2.7177 37.4211 123.668 163.849 163.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 570 0.000512 1024 220 432 9216 4.77008 1.56058 5.17331 49.8967 61.562 61.6903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1150 0.000512 4096 260 1392 32064 6.60966 150.202 209.345 366.2 366.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1370 0.000256 2048 450 5064 60672 9.30806 7.00163 621.686 208.826 846.922 847.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1770 0.000256 2048 220 1560 73152 7.07424 190.972 209.422 407.512 407.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1300 6.4e-05 4096 70 2064 301056 55.7699 2109.96 1677.12 3842.89 3842.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 2000 0.000256 4096 190 456 74496 13.9823 115.534 418.595 548.154 548.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 470 0.001024 512 95 192 7680 0.9712 0.376832 1.24707 25.1018 27.8321 27.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1300 0.000256 512 280 1656 65600 3.01238 1.77267 129.966 52.3238 187.215 187.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1980 6.4e-05 2048 300 1440 291600 35.6659 28.4143 1386.83 838.932 2289.95 2290.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1590 0.001024 4096 490 696 16000 2.71728 57.5859 124.768 185.116 185.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 570 0.000512 1024 220 432 11200 4.82784 1.63226 9.07808 51.8439 67.5392 67.6721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1150 0.000512 4096 260 1392 32200 6.61248 231.412 209.63 447.7 447.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1370 0.000256 2048 450 5064 61200 9.38099 7.04819 969.649 209.79 1195.97 1196.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1770 0.000256 2048 220 1560 73300 7.05386 295.438 209.614 512.148 512.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1300 6.4e-05 4096 70 2064 301300 55.7676 3227.36 1677.68 4960.85 4960.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 2000 0.000256 4096 190 456 74700 13.9834 176.036 419.285 609.35 609.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 470 0.001024 512 95 192 9600 0.966816 0.383648 2.05437 25.5532 29.0887 29.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1300 0.000256 512 280 1656 64000 3.01088 1.75616 85.875 51.8063 142.595 142.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1980 6.4e-05 2048 300 1440 291200 35.5778 28.3637 940.194 837.346 1841.59 1841.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1590 0.001024 4096 490 696 15800 2.70531 38.8475 122.958 164.554 164.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 570 0.000512 1024 220 432 9600 4.9665 1.64451 5.65366 51.9295 64.3556 64.4872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1150 0.000512 4096 260 1392 32000 6.59891 156 208.904 371.55 371.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1370 0.000256 2048 450 5064 60800 9.33526 7.01293 652.344 208.784 877.583 877.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1770 0.000256 2048 220 1560 73200 7.11734 199.277 209.415 415.853 415.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1300 6.4e-05 4096 70 2064 301200 55.7818 2183.19 1676.13 3915.15 3915.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 2000 0.000256 4096 190 456 74600 13.9858 119.907 418.9 552.836 552.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 470 0.001024 512 95 192 9600 0.97936 0.38912 1.4736 25.6056 28.5767 28.6925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1300 0.000256 512 280 1656 66304 2.98906 1.7711 125.436 52.52 182.864 182.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1980 6.4e-05 2048 300 1440 291648 35.471 28.4987 1361.08 837.8 2262.95 2263.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1590 0.001024 4096 490 696 16016 2.72589 56.6704 123.709 183.151 183.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 570 0.000512 1024 220 432 10752 4.74602 1.58576 8.52944 50.7822 65.804 65.9354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1150 0.000512 4096 260 1392 32144 6.60973 226.752 209.2 442.607 442.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1370 0.000256 2048 450 5064 60928 9.35546 7.13338 948.145 209.498 1174.24 1174.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1770 0.000256 2048 220 1560 73360 7.08403 290.83 209.618 507.581 507.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1300 6.4e-05 4096 70 2064 301280 55.7711 3169.79 1677.03 4902.63 4902.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 2000 0.000256 4096 190 456 74704 13.9821 173.625 422.241 609.894 609.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 470 0.001024 512 95 192 8960 0.960704 0.378304 1.96061 25.2945 28.7289 28.8419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1300 0.000256 512 280 1656 64512 2.98518 1.75514 82.0073 52.044 138.931 139.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1980 6.4e-05 2048 300 1440 291200 35.4109 28.3791 898.922 837.679 1800.5 1800.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1590 0.001024 4096 490 696 15904 2.72947 37.7252 123.693 164.191 164.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 570 0.000512 1024 220 432 7168 4.7761 1.51347 4.21181 48.5756 59.2359 59.3641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1150 0.000512 4096 260 1392 32032 6.61741 149.494 209.398 365.555 365.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1370 0.000256 2048 450 5064 60032 9.25107 6.9537 615.934 207.58 839.827 839.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1770 0.000256 2048 220 1560 73248 7.0705 191.005 209.803 407.922 407.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1300 6.4e-05 4096 70 2064 301056 55.7937 2083.93 1677.03 3816.81 3816.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 2000 0.000256 4096 190 456 74592 13.9838 114.748 419.369 548.144 548.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 470 0.001024 512 95 192 7168 0.958656 0.368896 1.09104 23.7285 26.281 26.3905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1300 0.000256 512 280 1656 66240 3.00173 1.76947 118.358 52.4063 175.682 175.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1980 6.4e-05 2048 300 1440 291360 35.5601 28.4249 1317.47 837.235 2218.81 2218.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1590 0.001024 4096 490 696 15960 2.70934 54.3826 123.398 180.533 180.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 570 0.000512 1024 220 432 11520 4.79107 1.62874 8.87376 51.8323 67.2889 67.4241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1150 0.000512 4096 260 1392 32160 6.61334 218.679 209.353 434.691 434.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1370 0.000256 2048 450 5064 60960 9.34259 7.03056 916.57 209.035 1142.08 1142.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1770 0.000256 2048 220 1560 73320 7.05286 280.502 209.556 497.158 497.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1300 6.4e-05 4096 70 2064 301200 55.7752 3053.12 1676.54 4785.48 4785.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 2000 0.000256 4096 190 456 74640 13.9779 167.381 418.731 600.137 600.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 470 0.001024 512 95 192 9600 0.965696 0.386848 2.00077 25.5516 29.0402 29.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1300 0.000256 512 280 1656 65280 2.9609 1.75309 82.2564 51.8741 138.99 139.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1980 6.4e-05 2048 300 1440 290880 35.4708 28.3153 850.663 838.156 1752.71 1752.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1590 0.001024 4096 490 696 15840 2.71536 35.75 124.524 163.032 163.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 570 0.000512 1024 220 432 11520 4.804 1.64586 6.2272 52.029 64.8654 64.9974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1150 0.000512 4096 260 1392 31920 6.59251 140.862 208.873 356.371 356.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1370 0.000256 2048 450 5064 60480 9.36682 7.05277 588.453 209.495 814.47 814.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1770 0.000256 2048 220 1560 73200 7.05126 180.731 209.705 397.531 397.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1300 6.4e-05 4096 70 2064 300960 55.7842 1966.97 1676.58 3699.39 3699.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 2000 0.000256 4096 190 456 74400 13.9715 107.635 418.382 540.029 540.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 470 0.001024 512 95 192 9600 0.971232 0.38896 1.4479 25.6453 28.5837 28.6979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1300 0.000256 512 280 1656 66560 2.98358 1.77152 116.248 52.4919 173.643 173.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1980 6.4e-05 2048 300 1440 291328 35.4608 28.2943 1261.58 838.802 2164.24 2164.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1590 0.001024 4096 490 696 16000 2.71789 52.4723 123.81 179.045 179.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 570 0.000512 1024 220 432 12288 4.80675 1.67491 9.08858 52.5701 68.3038 68.4338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1150 0.000512 4096 260 1392 32128 6.61299 209.277 209.395 425.327 425.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1370 0.000256 2048 450 5064 60928 9.3337 7.02259 876.679 209.392 1102.53 1102.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1770 0.000256 2048 220 1560 73344 7.06333 268.927 209.811 485.844 485.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1300 6.4e-05 4096 70 2064 301184 55.7839 2922.91 1677.75 4656.49 4656.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 2000 0.000256 4096 190 456 74624 13.9839 160.283 419.013 593.323 593.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 470 0.001024 512 95 192 8192 0.956704 0.37008 1.5465 26.1773 29.1816 29.2908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1300 0.000256 512 280 1656 65536 3.01856 1.77322 80.4848 52.5759 137.997 138.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1980 6.4e-05 2048 300 1440 289792 35.4098 28.3116 844.239 836.275 1744.34 1744.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1590 0.001024 4096 490 696 15872 2.71786 35.0131 124.621 162.395 162.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 570 0.000512 1024 220 432 8192 4.85469 1.56262 4.54842 49.9897 61.1126 61.2413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1150 0.000512 4096 260 1392 32000 6.6089 140.716 209.376 356.744 356.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1370 0.000256 2048 450 5064 60416 9.36538 7.04323 584.966 209.702 811.181 811.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1770 0.000256 2048 220 1560 73216 7.06336 179.902 209.786 396.794 396.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1300 6.4e-05 4096 70 2064 301056 55.7918 1979.79 1677.02 3712.64 3712.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 2000 0.000256 4096 190 456 74496 13.9776 108.588 419.035 541.643 541.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 470 0.001024 512 95 192 8192 0.965856 0.371712 1.18186 25.145 27.7975 27.9145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1300 0.000256 512 280 1675 66816 2.98403 1.7768 96.8715 52.5933 154.368 154.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1980 6.4e-05 2048 300 1425 291584 35.4755 28.4418 1018.87 838.801 1921.69 1921.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1590 0.001024 4096 490 700 16064 2.71974 42.1716 124.714 169.648 169.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 570 0.000512 1024 220 425 12288 4.78067 1.66563 12.3519 52.443 71.399 71.5387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1150 0.000512 4096 260 1400 32256 6.62278 171.754 209.757 388.177 388.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1370 0.000256 2048 450 5075 61184 9.3384 7.04717 715.844 209.797 942.126 942.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1770 0.000256 2048 220 1575 73376 7.05965 219.164 209.741 436.006 436.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1300 6.4e-05 4096 70 2075 301280 55.7711 2404.33 1677.95 4138.1 4138.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 2000 0.000256 4096 190 475 74656 13.9919 261.071 419.371 694.478 694.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 470 0.001024 512 95 200 9984 0.964448 0.390048 2.72198 25.6805 29.8929 30.0046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1300 0.000256 512 280 1675 66560 3.00902 1.77952 87.4972 52.5963 145.025 145.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1980 6.4e-05 2048 300 1425 291520 35.6864 28.4918 916.169 838.316 1818.78 1818.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1590 0.001024 4096 490 700 16080 2.72605 38.0299 126.176 166.979 167.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 570 0.000512 1024 220 425 11520 4.79011 1.6337 9.99334 51.754 68.3304 68.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1150 0.000512 4096 260 1400 32240 6.62118 154.359 209.668 370.695 370.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1370 0.000256 2048 450 5075 61120 9.38406 7.10973 644.81 209.777 871.186 871.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1770 0.000256 2048 220 1575 73360 7.0464 197.804 209.676 414.574 414.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1300 6.4e-05 4096 70 2075 301280 55.7712 2158.95 1677.09 3891.86 3891.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 2000 0.000256 4096 190 475 74640 13.9878 122.018 421.009 557.061 557.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 470 0.001024 512 95 200 9920 0.954688 0.385024 2.39456 25.512 29.3761 29.4893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1300 0.000256 512 280 1675 65920 2.96944 1.76518 56.9852 52.1822 114.048 114.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1980 6.4e-05 2048 300 1425 291520 35.5231 28.3171 591.376 838.556 1493.88 1494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1590 0.001024 4096 490 700 16000 2.71482 24.7644 123.951 151.472 151.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 570 0.000512 1024 220 425 11520 4.77846 1.63088 10.1293 51.8004 68.4958 68.6339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1150 0.000512 4096 260 1400 32160 6.61891 99.4406 209.444 315.55 315.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1370 0.000256 2048 450 5075 60800 9.32208 7.03146 414.394 209.025 639.88 639.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1770 0.000256 2048 220 1575 73280 7.05066 127.656 209.555 344.308 344.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1300 6.4e-05 4096 70 2075 301200 55.765 1388.94 1676.77 3121.52 3121.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 2000 0.000256 4096 190 475 74560 13.9842 223.655 419.994 657.677 657.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 470 0.001024 512 95 200 9600 0.978304 0.39328 2.32074 25.5331 29.3549 29.4707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1300 0.000256 512 280 1675 66432 2.98637 1.77862 93.4911 52.4784 150.877 150.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1980 6.4e-05 2048 300 1425 291456 35.5426 28.4877 973.304 838.16 1875.59 1875.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1590 0.001024 4096 490 700 16032 2.71635 40.3609 124.068 167.19 167.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 570 0.000512 1024 220 425 11520 4.77571 1.62816 6.55917 51.7329 64.8588 64.9885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1150 0.000512 4096 260 1400 32208 6.61238 164.559 209.41 380.624 380.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1370 0.000256 2048 450 5075 61056 9.33907 7.09453 684.114 209.32 909.975 910.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1770 0.000256 2048 220 1575 73344 7.10381 209.848 209.511 426.506 426.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1300 6.4e-05 4096 70 2075 301248 55.7932 2298.95 1675.89 4030.67 4030.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 2000 0.000256 4096 190 475 74640 13.9956 129.58 419.021 562.64 562.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 470 0.001024 512 95 200 9600 0.959008 0.383008 2.24762 25.5053 29.2277 29.3417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1300 0.000256 512 280 1675 66048 2.97696 1.76333 62.1776 52.2871 119.349 119.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1980 6.4e-05 2048 300 1425 291072 35.455 28.4382 627.984 838.175 1530.15 1530.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1590 0.001024 4096 490 700 15936 2.70909 26.1613 124.835 153.749 153.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 570 0.000512 1024 220 425 10752 4.84288 1.63798 9.63683 51.8336 68.106 68.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1150 0.000512 4096 260 1400 32160 6.61299 106.041 209.556 322.253 322.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1370 0.000256 2048 450 5075 61056 9.31219 7.03171 442.251 209.599 668.295 668.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1770 0.000256 2048 220 1575 73248 7.10461 135.632 209.538 352.319 352.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1300 6.4e-05 4096 70 2075 301152 55.7816 1483.25 1677.17 3216.25 3216.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 2000 0.000256 4096 190 475 74592 13.9884 83.3208 419.488 516.84 516.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 470 0.001024 512 95 200 9216 0.974048 0.388 2.33782 25.5454 29.3742 29.4832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1300 0.000256 512 280 1675 66304 3.01123 1.77315 98.8486 52.4844 156.257 156.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1980 6.4e-05 2048 300 1425 291424 35.6128 28.3689 1048.9 837.658 1950.65 1950.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1590 0.001024 4096 490 700 16016 2.7177 43.7324 124.696 171.19 171.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 570 0.000512 1024 220 425 11648 4.78819 1.64182 7.07354 51.9105 65.5785 65.7064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1150 0.000512 4096 260 1400 32200 6.6143 176.104 209.41 392.172 392.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1370 0.000256 2048 450 5075 60928 9.37997 7.06218 731.833 209.339 957.726 957.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1770 0.000256 2048 220 1575 73360 7.1224 227.012 209.648 443.826 443.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1300 6.4e-05 4096 70 2075 301280 55.7746 2467.86 1676.1 4199.78 4199.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 2000 0.000256 4096 190 475 74648 13.9817 139.714 419.111 572.848 572.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 470 0.001024 512 95 200 9856 0.959488 0.385184 1.54883 25.5554 28.5825 28.6978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1300 0.000256 512 280 1675 66304 2.99008 1.77174 65.3772 52.5688 122.855 122.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1980 6.4e-05 2048 300 1425 291200 35.4952 28.3752 658.55 838.496 1561.02 1561.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1590 0.001024 4096 490 700 15904 2.71152 27.6461 124.463 154.865 154.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 570 0.000512 1024 220 425 10752 4.74928 1.58534 11.3112 50.8254 68.6287 68.7677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1150 0.000512 4096 260 1400 32144 6.6167 110.795 209.584 327.039 327.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1370 0.000256 2048 450 5075 60928 9.36477 7.0359 462.45 209.667 688.616 688.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1770 0.000256 2048 220 1575 73248 7.04717 141.893 209.611 358.594 358.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1300 6.4e-05 4096 70 2075 301168 55.765 1552.93 1677.39 3286.13 3286.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 2000 0.000256 4096 190 475 74592 13.9878 88.9878 419.635 522.656 522.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 470 0.001024 512 95 200 8960 0.962304 0.374784 2.35523 25.3059 29.1308 29.2442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1300 0.000256 512 280 1675 66560 2.98291 1.76995 97.8581 52.4501 155.208 155.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1980 6.4e-05 2048 300 1425 291328 35.482 28.3873 1087.74 838.83 1990.55 1990.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1590 0.001024 4096 490 700 16000 2.7177 45.4212 123.942 172.125 172.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 570 0.000512 1024 220 425 12288 4.7856 1.6671 7.67664 52.4893 66.7835 66.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1150 0.000512 4096 260 1400 32192 6.61709 183.358 209.605 399.625 399.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1370 0.000256 2048 450 5075 60928 9.31398 7.01283 738.899 209.219 964.55 964.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1770 0.000256 2048 220 1575 73344 7.20534 234.579 209.764 451.592 451.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1300 6.4e-05 4096 70 2075 301248 55.7716 2553.02 1677.75 4286.59 4286.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 2000 0.000256 4096 190 475 74624 13.9874 144.951 419.42 578.4 578.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 470 0.001024 512 95 200 9728 0.971232 0.390976 1.59194 25.7008 28.7868 28.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1300 0.000256 512 280 1675 66560 2.98154 1.77104 64.996 52.4523 122.349 122.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1980 6.4e-05 2048 300 1425 291328 35.476 28.3076 718.74 838.15 1620.78 1620.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1590 0.001024 4096 490 700 15872 2.70643 30.3213 123.152 156.221 156.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 570 0.000512 1024 220 425 12288 4.80928 1.66912 5.4151 52.5309 64.5913 64.7365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1150 0.000512 4096 260 1400 32128 6.61299 121.426 209.438 337.522 337.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1370 0.000256 2048 450 5075 60928 9.3345 7.01754 470.634 209.22 696.312 696.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1770 0.000256 2048 220 1575 73216 7.07552 153.037 209.428 369.586 369.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1300 6.4e-05 4096 70 2075 301184 55.7773 1690.42 1676.37 3422.61 3422.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 2000 0.000256 4096 190 475 74496 13.9824 96.5682 418.866 529.462 529.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 470 0.001024 512 95 200 8192 0.953984 0.37088 1.0279 23.9987 26.4856 26.5957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1300 0.000256 512 280 1675 66240 2.99635 1.77766 113.629 52.3652 170.913 171.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1980 6.4e-05 2048 300 1425 291168 35.6151 28.3485 1144.99 837.529 2046.59 2046.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1590 0.001024 4096 490 700 15984 2.71434 47.9924 123.544 174.294 174.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 570 0.000512 1024 220 425 11520 4.7401 1.6079 7.77798 51.2484 65.5322 65.6631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1150 0.000512 4096 260 1400 32184 6.61725 192.987 209.466 409.114 409.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1370 0.000256 2048 450 5075 61056 9.3929 7.05059 810.473 209.64 1036.67 1036.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1770 0.000256 2048 220 1575 73296 7.04922 249.374 209.458 465.926 465.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1300 6.4e-05 4096 70 2075 301248 55.7683 2711.31 1676.08 4443.21 4443.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 2000 0.000256 4096 190 475 74592 13.9788 152.879 418.886 585.786 585.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 470 0.001024 512 95 200 9216 0.963872 0.380608 1.58531 25.3961 28.4605 28.5696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1300 0.000256 512 280 1675 65664 2.96278 1.75923 79.9459 52.076 136.889 137.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1980 6.4e-05 2048 300 1425 290880 35.4786 28.5 820.226 838.501 1722.81 1722.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1590 0.001024 4096 490 700 15840 2.70234 34.5897 123.152 160.487 160.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 570 0.000512 1024 220 425 9216 4.76301 1.55584 4.80093 49.8512 61.1312 61.2639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1150 0.000512 4096 260 1400 32112 6.61213 138.875 209.609 355.138 355.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1370 0.000256 2048 450 5075 60480 9.3449 7.02518 575.898 209.265 801.63 801.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1770 0.000256 2048 220 1575 73152 7.04102 178.405 209.463 394.951 395.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1300 6.4e-05 4096 70 2075 301104 55.7806 1929.84 1677.72 3663.39 3663.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 2000 0.000256 4096 190 475 74448 13.9812 110.752 418.889 543.669 543.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 470 0.001024 512 95 200 8064 0.960672 0.370688 1.1409 24.0191 26.6241 26.7366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1300 0.000256 512 280 1675 65920 2.97264 1.76528 107.597 52.2051 164.683 164.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1980 6.4e-05 2048 300 1425 291520 35.503 28.3591 1117.14 838.683 2019.79 2019.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1590 0.001024 4096 490 700 16000 2.7135 47.02 123.767 173.545 173.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 570 0.000512 1024 220 425 11520 4.78186 1.62816 7.55331 51.8191 65.943 66.0705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1150 0.000512 4096 260 1400 32160 6.61379 187.738 209.52 403.916 403.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1370 0.000256 2048 450 5075 60800 9.29904 7.01235 782.6 209.087 1008.1 1008.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1770 0.000256 2048 220 1575 73280 7.04614 241.63 209.632 458.352 458.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1300 6.4e-05 4096 70 2075 301200 55.7643 2632.28 1677.39 4365.48 4365.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 2000 0.000256 4096 190 475 74560 13.978 148.895 419.156 582.074 582.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 470 0.001024 512 95 200 9600 0.96432 0.383328 1.59994 25.5443 28.6233 28.7372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1300 0.000256 512 280 1675 65280 2.96038 1.75091 75.7771 51.7796 132.414 132.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1980 6.4e-05 2048 300 1425 291200 35.4264 28.3832 786.239 838.275 1688.43 1688.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1590 0.001024 4096 490 700 15840 2.70874 32.8872 124.194 159.833 159.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 570 0.000512 1024 220 425 10240 4.89757 1.64454 5.08349 51.8827 63.6716 63.8011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1150 0.000512 4096 260 1400 32000 6.59654 132.313 208.892 347.846 347.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1370 0.000256 2048 450 5075 60160 9.28973 6.9905 545.03 208.25 769.659 769.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1770 0.000256 2048 220 1575 73120 7.05322 169.393 209.218 385.709 385.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1300 6.4e-05 4096 70 2075 301120 55.7727 1843.53 1675.78 3575.13 3575.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 2000 0.000256 4096 190 475 74400 13.9691 104.689 418.385 537.087 537.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 470 0.001024 512 95 200 8960 0.9856 0.38576 1.18928 25.5799 28.2753 28.3874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1300 0.000256 512 280 1675 66048 2.97725 1.76538 130.122 52.2514 187.263 187.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1980 6.4e-05 2048 300 1425 291072 35.4293 28.2912 1359.59 837.576 2260.99 2261.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1590 0.001024 4096 490 700 15936 2.71222 56.9732 123.344 183.073 183.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 570 0.000512 1024 220 425 10752 4.84432 1.63664 8.42864 51.7947 66.8609 66.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1150 0.000512 4096 260 1400 32160 6.6184 229.735 209.405 445.8 445.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1370 0.000256 2048 450 5075 61056 9.32813 7.09322 957.761 209.518 1183.81 1183.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1770 0.000256 2048 220 1575 73248 7.05946 294.676 209.393 511.172 511.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1300 6.4e-05 4096 70 2075 301152 55.7799 3199.06 1675.63 4930.52 4930.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 2000 0.000256 4096 190 475 74592 13.9906 181.394 419.024 614.452 614.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 470 0.001024 512 95 200 9216 0.972448 0.38368 2.02797 25.5364 29.055 29.1659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1300 0.000256 512 280 1675 64512 2.98765 1.75309 84.5165 51.844 141.249 141.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1980 6.4e-05 2048 300 1425 290304 35.5084 28.3122 910.585 837.521 1812.04 1812.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1590 0.001024 4096 490 700 15744 2.7016 38.015 123.825 164.585 164.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 570 0.000512 1024 220 425 9216 4.77395 1.56058 5.20269 49.9023 61.6004 61.7288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1150 0.000512 4096 260 1400 32064 6.61494 153.975 209.583 370.217 370.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1370 0.000256 2048 450 5075 60672 9.29696 7.03446 636.517 208.856 861.806 861.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1770 0.000256 2048 220 1575 73152 7.0472 196.648 209.57 413.309 413.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1300 6.4e-05 4096 70 2075 301056 55.7856 2149.63 1677.02 3882.48 3882.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 2000 0.000256 4096 190 475 74496 13.9881 122.708 419.377 556.117 556.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 470 0.001024 512 95 200 7680 0.972448 0.37888 1.17094 25.1042 27.7569 27.8716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1300 0.000256 512 280 1675 65600 3.0239 1.76995 129.447 52.3237 186.712 186.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1980 6.4e-05 2048 300 1425 291600 35.6727 28.39 1362.04 838.948 2265.16 2265.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1590 0.001024 4096 490 700 16000 2.72176 57.1735 124.945 184.883 184.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 570 0.000512 1024 220 425 11200 4.8287 1.63274 8.83574 51.8466 67.3045 67.4315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1150 0.000512 4096 260 1400 32100 6.6048 229.255 209.367 445.27 445.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1370 0.000256 2048 450 5075 60800 9.41165 7.07754 954.684 209.795 1181.07 1181.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1770 0.000256 2048 220 1575 73300 7.05126 295.5 209.742 512.338 512.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1300 6.4e-05 4096 70 2075 301200 55.7788 3221.83 1677.67 4955.33 4955.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 2000 0.000256 4096 190 475 74600 13.9858 182.581 419.49 616.101 616.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 470 0.001024 512 95 200 9600 0.965024 0.384256 2.09936 25.5556 29.1393 29.2516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1300 0.000256 512 280 1675 64000 3.01206 1.75715 86.9442 51.8015 143.657 143.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1980 6.4e-05 2048 300 1425 291200 35.5859 28.3426 916.353 837.493 1817.88 1817.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1590 0.001024 4096 490 700 15800 2.70749 38.4568 123.049 164.256 164.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 570 0.000512 1024 220 425 9600 4.96832 1.64032 5.51514 51.925 64.2097 64.3379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1150 0.000512 4096 260 1400 32000 6.60659 154.88 209.091 370.621 370.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1370 0.000256 2048 450 5075 60000 9.36045 7.01645 632.716 208.76 857.961 858.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1770 0.000256 2048 220 1575 73200 7.04541 197.501 209.522 414.114 414.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1300 6.4e-05 4096 70 2075 301000 55.7685 2156.43 1675.18 3887.42 3887.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 2000 0.000256 4096 190 475 74400 13.9878 122.897 418.501 555.429 555.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 470 0.001024 512 95 200 9600 0.969344 0.386528 1.49328 25.606 28.5891 28.7001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1300 0.000256 512 280 1675 66304 2.98854 1.77427 122.19 52.5554 179.653 179.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1980 6.4e-05 2048 300 1425 291200 35.5 28.3759 1320.72 838.41 2223.11 2223.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1590 0.001024 4096 490 700 15904 2.70941 55.1239 124.35 182.224 182.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 570 0.000512 1024 220 425 10752 4.74624 1.5847 8.2888 50.8203 65.6003 65.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1150 0.000512 4096 260 1400 32144 6.61709 221.891 209.562 438.113 438.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1370 0.000256 2048 450 5075 60928 9.36154 7.03645 927.212 209.653 1153.37 1153.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1770 0.000256 2048 220 1575 73248 7.05667 286.017 209.583 502.7 502.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1300 6.4e-05 4096 70 2075 301168 55.77 3102.28 1677.02 4835.12 4835.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 2000 0.000256 4096 190 475 74592 13.9827 176.162 419.42 609.608 609.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 470 0.001024 512 95 200 8960 0.958144 0.376384 1.85539 25.302 28.6253 28.7334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1300 0.000256 512 280 1675 64512 2.99347 1.75718 80.9442 52.0018 137.846 137.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1980 6.4e-05 2048 300 1425 290304 35.4444 28.3628 866.049 837.015 1766.98 1767.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1590 0.001024 4096 490 700 15680 2.69504 35.8257 122.525 161.09 161.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 570 0.000512 1024 220 425 7168 4.77366 1.51379 4.02275 48.5387 59.0068 59.1388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1150 0.000512 4096 260 1400 32032 6.61558 145.619 209.445 361.723 361.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1370 0.000256 2048 450 5075 60032 9.2545 6.94717 600.168 207.408 823.882 823.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1770 0.000256 2048 220 1575 73024 7.06755 186.892 209.162 403.17 403.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1300 6.4e-05 4096 70 2075 301056 55.7572 2029.07 1676.24 3761.11 3761.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 2000 0.000256 4096 190 475 74368 13.9844 114.924 418.564 547.517 547.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 470 0.001024 512 95 200 7168 0.955424 0.371456 1.10797 23.7188 26.2839 26.3966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1300 0.000256 512 280 1675 66240 2.99597 1.7711 118.969 52.4516 176.332 176.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1980 6.4e-05 2048 300 1425 290880 35.5835 28.5286 1279.16 837.927 2181.31 2181.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1590 0.001024 4096 490 700 15960 2.71414 53.5572 124.644 180.961 181.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 570 0.000512 1024 220 425 11520 4.78893 1.63334 8.5993 51.8784 67.0604 67.1943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1150 0.000512 4096 260 1400 32160 6.62192 215.204 209.735 431.606 431.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1370 0.000256 2048 450 5075 60480 9.3783 7.03869 891.09 209.203 1116.82 1116.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1770 0.000256 2048 220 1575 73200 7.04112 276.861 209.526 493.47 493.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1300 6.4e-05 4096 70 2075 301200 55.7731 3000.21 1677.62 4733.65 4733.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 2000 0.000256 4096 190 475 74520 13.9798 170.105 419.161 603.289 603.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 470 0.001024 512 95 200 9600 0.967008 0.387104 1.9151 25.5641 28.9663 29.0795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1300 0.000256 512 280 1675 65280 2.96093 1.75309 82.3785 51.8445 139.08 139.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1980 6.4e-05 2048 300 1425 290880 35.4878 28.3464 847.175 837.59 1748.7 1748.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1590 0.001024 4096 490 700 15840 2.71568 35.7143 124.561 163.032 163.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 570 0.000512 1024 220 425 11520 4.80915 1.64528 6.07507 51.9916 64.6809 64.8097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1150 0.000512 4096 260 1400 31920 6.58842 141.618 208.927 357.175 357.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1370 0.000256 2048 450 5075 60480 9.36464 7.03488 589.936 209.349 815.784 815.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1770 0.000256 2048 220 1575 72960 7.04326 182.297 209.039 398.421 398.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1300 6.4e-05 4096 70 2075 300960 55.7804 1995.42 1675.63 3726.88 3726.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 2000 0.000256 4096 190 475 74400 13.9758 113.229 418.83 546.078 546.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 470 0.001024 512 95 200 9600 0.972992 0.39168 1.36275 25.6344 28.4944 28.6058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1300 0.000256 512 280 1675 66560 2.98538 1.7711 120.278 52.4522 177.63 177.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1980 6.4e-05 2048 300 1425 291328 35.4705 28.4224 1223.87 838.145 2126.01 2126.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1590 0.001024 4096 490 700 15872 2.71213 51.4977 123.453 177.707 177.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 570 0.000512 1024 220 425 12288 4.80285 1.67101 8.85786 52.5363 68.0298 68.1601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1150 0.000512 4096 260 1400 32128 6.61558 206.448 209.5 422.611 422.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1370 0.000256 2048 450 5075 60928 9.33027 7.01923 858.994 209.215 1084.66 1084.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1770 0.000256 2048 220 1575 73216 7.07539 264.143 209.752 481.015 481.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1300 6.4e-05 4096 70 2075 301184 55.7665 2877.72 1676.33 4609.87 4609.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 2000 0.000256 4096 190 475 74496 13.9774 162.26 418.732 595.013 595.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 470 0.001024 512 95 200 8192 0.95488 0.369152 1.60602 23.9975 27.0556 27.1688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1300 0.000256 512 280 1675 65536 3.0135 1.77242 81.7437 53.0468 139.723 139.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1980 6.4e-05 2048 300 1425 289792 35.4161 28.2566 860.723 843.787 1768.28 1768.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1590 0.001024 4096 490 700 15616 2.69242 35.8157 123.233 161.785 161.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 570 0.000512 1024 220 425 8192 4.85574 1.56467 4.46842 50.4323 61.4817 61.6127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1150 0.000512 4096 260 1400 32000 6.61568 145.079 211.462 363.203 363.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1370 0.000256 2048 450 5075 60416 9.37552 7.05181 600.61 211.582 828.726 828.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1770 0.000256 2048 220 1575 72960 7.04643 185.471 211.096 403.657 403.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1300 6.4e-05 4096 70 2075 301056 55.769 2056.03 1693.04 3804.88 3804.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 2000 0.000256 4096 190 475 74240 13.9858 115.954 422.071 552.053 552.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 470 0.001024 512 95 200 8192 0.961696 0.380928 1.23523 25.2508 27.9595 28.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1300 0.000256 512 280 1664 66560 2.98774 1.77357 85.0902 52.553 142.549 142.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1980 6.4e-05 2048 300 1440 291712 35.4847 28.3995 899.514 838.09 1801.59 1801.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1590 0.001024 4096 490 704 16064 2.73002 37.2199 125.048 165.043 165.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 570 0.000512 1024 220 448 10240 4.94947 1.66298 9.23734 52.3964 68.3989 68.5384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1150 0.000512 4096 260 1408 32224 6.62582 150.972 209.615 367.258 367.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1370 0.000256 2048 450 5088 61056 9.35555 7.05741 629.629 209.623 855.77 855.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1770 0.000256 2048 220 1568 73408 7.05619 191.99 209.594 408.684 408.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1300 6.4e-05 4096 70 2080 301280 55.7711 2109.88 1676.11 3841.81 3841.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 2000 0.000256 4096 190 480 74624 13.9834 121.842 420.444 556.315 556.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 470 0.001024 512 95 192 9472 0.977472 0.388512 2.18006 25.6652 29.3452 29.4538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1300 0.000256 512 280 1664 66048 2.99843 1.76886 55.2933 52.4025 112.61 112.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1980 6.4e-05 2048 300 1440 291584 35.4985 28.3128 578.476 837.826 1480.22 1480.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1590 0.001024 4096 490 704 16000 2.71824 24.0877 124.983 151.831 151.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 570 0.000512 1024 220 448 10240 4.95597 1.67104 9.2329 52.4368 68.4492 68.5875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1150 0.000512 4096 260 1408 32192 6.6256 97.3373 209.609 313.619 313.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1370 0.000256 2048 450 5088 60672 9.32291 7.0207 403.107 209.019 628.593 628.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1770 0.000256 2048 220 1568 73344 7.0536 123.55 209.501 340.151 340.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1300 6.4e-05 4096 70 2080 301248 55.7725 1353.99 1676.09 3085.92 3085.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 2000 0.000256 4096 190 480 74560 13.9772 221.288 419.047 654.357 654.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 470 0.001024 512 95 192 9216 0.98288 0.395264 2.15165 25.6932 29.3553 29.4728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1300 0.000256 512 280 1664 66560 3.00134 1.77917 87.4605 52.5474 144.935 145.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1980 6.4e-05 2048 300 1440 291520 35.6624 28.4417 916.202 837.613 1818.03 1818.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1590 0.001024 4096 490 704 16040 2.72294 38.1152 124.702 165.584 165.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 570 0.000512 1024 220 448 9600 4.93862 1.63018 8.97088 51.7084 67.4023 67.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1150 0.000512 4096 260 1408 32200 6.61872 154.022 209.486 370.172 370.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1370 0.000256 2048 450 5088 61120 9.38806 7.06467 643.513 209.603 869.677 869.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1770 0.000256 2048 220 1568 73400 7.06086 195.834 209.555 412.495 412.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1300 6.4e-05 4096 70 2080 301240 55.7772 2158.83 1675.61 3890.27 3890.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 2000 0.000256 4096 190 480 74600 13.9768 122.851 418.881 555.751 555.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 470 0.001024 512 95 192 9280 0.973216 0.381568 2.26794 25.4976 29.2485 29.3581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1300 0.000256 512 280 1664 65920 2.97504 1.76656 57.8758 52.1914 114.956 115.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1980 6.4e-05 2048 300 1440 291520 35.5377 28.3464 590.292 838.447 1492.73 1492.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1590 0.001024 4096 490 704 16000 2.72179 24.5531 125.262 152.579 152.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 570 0.000512 1024 220 448 8960 4.98627 1.63331 8.13536 51.8076 66.718 66.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1150 0.000512 4096 260 1408 32160 6.62493 99.4489 209.67 315.787 315.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1370 0.000256 2048 450 5088 60800 9.30506 7.07443 413.166 209.042 638.695 638.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1770 0.000256 2048 220 1568 73360 7.05946 125.995 209.732 342.834 342.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1300 6.4e-05 4096 70 2080 301200 55.7691 1385.01 1677.63 3118.45 3118.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 2000 0.000256 4096 190 480 74560 13.9813 78.7784 419.337 512.143 512.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 470 0.001024 512 95 192 8960 0.979616 0.384128 2.17242 25.539 29.2012 29.3117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1300 0.000256 512 280 1664 66432 2.9857 1.77578 96.9255 52.4744 154.306 154.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1980 6.4e-05 2048 300 1440 291648 35.4792 28.3505 997.226 837.951 1899.11 1899.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1590 0.001024 4096 490 704 16032 2.72179 41.8304 123.962 168.559 168.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 570 0.000512 1024 220 448 9984 4.90458 1.63587 6.2287 51.7271 64.6569 64.7864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1150 0.000512 4096 260 1408 32208 6.62509 167.266 209.609 383.545 383.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1370 0.000256 2048 450 5088 60864 9.36522 7.03635 695.699 209.313 921.525 921.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1770 0.000256 2048 220 1568 73392 7.09232 212.582 209.591 429.312 429.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1300 6.4e-05 4096 70 2080 301248 55.7767 2335.99 1675.97 4067.78 4067.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 2000 0.000256 4096 190 480 74592 13.9817 132.529 418.938 565.494 565.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 470 0.001024 512 95 192 9216 0.970656 0.382976 2.35878 25.5076 29.348 29.4649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1300 0.000256 512 280 1664 66048 2.97542 1.76128 60.8492 52.2382 117.971 118.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1980 6.4e-05 2048 300 1440 291456 35.4209 28.3199 637.833 837.371 1539.05 1539.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1590 0.001024 4096 490 704 15936 2.71744 26.7285 124.662 154.153 154.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 570 0.000512 1024 220 448 9216 4.96672 1.63635 9.40864 51.7846 67.9543 68.0919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1150 0.000512 4096 260 1408 32160 6.62224 106.961 209.562 323.194 323.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1370 0.000256 2048 450 5088 60672 9.35232 7.03242 444.11 209.401 669.997 670.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1770 0.000256 2048 220 1568 73344 7.05501 135.959 209.541 352.602 352.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1300 6.4e-05 4096 70 2080 301152 55.7856 1485.4 1675.35 3216.58 3216.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 2000 0.000256 4096 190 480 74496 13.9817 84.7802 418.703 517.51 517.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 470 0.001024 512 95 192 9216 0.972192 0.383936 2.44813 25.5323 29.4621 29.5752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1300 0.000256 512 280 1664 66304 3.01158 1.77942 91.6615 52.4823 149.079 149.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1980 6.4e-05 2048 300 1440 291424 35.5936 28.3539 979.004 837.648 1880.7 1880.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1590 0.001024 4096 490 704 16016 2.71664 41.0316 125.138 168.93 168.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 570 0.000512 1024 220 448 9856 4.94682 1.63626 6.01866 51.9124 64.6758 64.8049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1150 0.000512 4096 260 1408 32200 6.62157 164.771 209.619 381.054 381.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1370 0.000256 2048 450 5088 60928 9.3737 7.04096 684.456 209.342 910.32 910.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1770 0.000256 2048 220 1568 73360 7.09837 208.98 209.533 425.654 425.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1300 6.4e-05 4096 70 2080 301224 55.7637 2288.2 1676.5 4020.51 4020.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 2000 0.000256 4096 190 480 74592 13.9803 130.923 418.996 563.943 563.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 470 0.001024 512 95 192 8960 0.984704 0.384992 1.34557 25.5547 28.3998 28.5102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1300 0.000256 512 280 1664 66304 2.9927 1.77152 60.1386 52.5664 117.614 117.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1980 6.4e-05 2048 300 1440 291200 35.5066 28.3506 625.244 838.509 1527.71 1527.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1590 0.001024 4096 490 704 15904 2.71155 26.1488 124.586 153.489 153.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 570 0.000512 1024 220 448 8960 4.89018 1.58515 3.92912 50.8265 61.3906 61.5199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1150 0.000512 4096 260 1408 32144 6.62182 105.469 209.795 321.931 321.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1370 0.000256 2048 450 5088 60928 9.35462 7.06394 438.838 209.672 665.034 665.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1770 0.000256 2048 220 1568 73248 7.07994 134.021 209.556 350.7 350.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1300 6.4e-05 4096 70 2080 301168 55.7798 1465.51 1677.37 3198.71 3198.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 2000 0.000256 4096 190 480 74480 13.9817 84.6243 419.161 517.811 517.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 470 0.001024 512 95 192 8064 0.983232 0.376544 1.81661 25.9421 29.2472 29.3581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1300 0.000256 512 280 1664 65856 3.0335 1.7775 50.3602 52.5651 107.883 108.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1980 6.4e-05 2048 300 1440 290976 35.6059 28.4017 512.051 836.87 1413.03 1413.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1590 0.001024 4096 490 704 15792 2.71155 21.6994 123.066 147.519 147.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 570 0.000512 1024 220 448 8064 4.97059 1.58637 7.93818 50.8698 65.5167 65.6568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1150 0.000512 4096 260 1408 32088 6.62077 86.5762 209.647 302.888 302.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1370 0.000256 2048 450 5088 60480 9.42518 7.07789 357.13 209.679 583.416 583.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1770 0.000256 2048 220 1568 73248 7.0505 109.79 209.567 326.452 326.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1300 6.4e-05 4096 70 2080 301056 55.7747 1207.6 1675.87 2939.3 2939.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 2000 0.000256 4096 190 480 74424 13.9735 69.8081 419.128 502.953 503.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 470 0.001024 512 95 192 8064 0.986112 0.378272 2.06586 25.3298 28.8971 29.0099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1300 0.000256 512 280 1664 66048 2.9969 1.76787 89.1868 52.4025 146.497 146.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1980 6.4e-05 2048 300 1440 291584 35.4861 28.3024 995.153 838.041 1897.09 1897.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1590 0.001024 4096 490 704 16000 2.72182 41.3323 123.839 167.935 167.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 570 0.000512 1024 220 448 10240 4.95312 1.66557 6.48058 52.4377 65.6979 65.8314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1150 0.000512 4096 260 1408 32192 6.62077 166.738 209.617 383.018 383.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1370 0.000256 2048 450 5088 60672 9.33558 7.0144 663.313 209.027 888.789 888.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1770 0.000256 2048 220 1568 73344 7.04922 210.012 209.507 426.611 426.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1300 6.4e-05 4096 70 2080 301248 55.7706 2336.32 1677.51 4069.65 4069.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 2000 0.000256 4096 190 480 74560 13.9825 134.169 418.87 567.064 567.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 470 0.001024 512 95 192 9216 0.985472 0.385696 1.41661 25.6825 28.6008 28.7132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1300 0.000256 512 280 1664 65536 3.01491 1.77184 58.2693 52.4921 115.697 115.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1980 6.4e-05 2048 300 1440 291328 35.4543 28.4078 667.032 838.806 1569.81 1569.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1590 0.001024 4096 490 704 15872 2.7136 28.158 123.341 154.255 154.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 570 0.000512 1024 220 448 10240 4.9663 1.66845 4.68662 52.5707 64.057 64.1864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1150 0.000512 4096 260 1408 32128 6.62778 112.986 209.812 329.472 329.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1370 0.000256 2048 450 5088 60416 9.35411 7.02067 425.865 209.387 651.73 651.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1770 0.000256 2048 220 1568 73216 7.04394 139.489 209.533 356.108 356.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1300 6.4e-05 4096 70 2080 301184 55.7654 1577.24 1677.69 3310.74 3310.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 2000 0.000256 4096 190 480 74496 13.9776 90.8348 419.384 524.24 524.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 470 0.001024 512 95 192 8192 0.95728 0.36864 0.998624 24.0081 26.4676 26.5769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1300 0.000256 512 280 1664 64512 2.9911 1.74624 47.8285 51.8067 104.518 104.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1980 6.4e-05 2048 300 1440 291072 35.4714 28.3026 554.077 836.915 1454.88 1454.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1590 0.001024 4096 490 704 15744 2.70829 23.3247 122.954 149.029 149.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 570 0.000512 1024 220 448 6144 5.00813 1.55939 2.8401 49.8797 59.4575 59.5866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1150 0.000512 4096 260 1408 32064 6.62739 94.036 209.641 310.35 310.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1370 0.000256 2048 450 5088 59904 9.33939 7.03693 353.294 208.704 578.477 578.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1770 0.000256 2048 220 1568 73152 7.04688 116.9 209.362 333.352 333.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1300 6.4e-05 4096 70 2080 301056 55.7669 1301.91 1676.05 3033.78 3033.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 2000 0.000256 4096 190 480 74304 13.9691 75.475 418.321 507.81 507.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 470 0.001024 512 95 192 7680 0.971904 0.370208 1.67446 25.0903 28.2377 28.3525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1300 0.000256 512 280 1664 66240 2.99037 1.77152 131.337 52.4146 188.66 188.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1980 6.4e-05 2048 300 1440 291456 35.5676 28.3391 1413.49 838.301 2315.81 2315.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1590 0.001024 4096 490 704 15984 2.71027 59.1678 123.554 185.476 185.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 570 0.000512 1024 220 448 9216 4.92598 1.60768 8.04781 51.295 66.0443 66.1769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1150 0.000512 4096 260 1408 32184 6.62346 237.625 209.813 454.108 454.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1370 0.000256 2048 450 5088 61056 9.38976 7.09248 990.806 209.843 1217.24 1217.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1770 0.000256 2048 220 1568 73368 7.10042 302.519 209.793 519.458 519.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1300 6.4e-05 4096 70 2080 301176 55.7612 3287.74 1677.94 5021.49 5021.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 2000 0.000256 4096 190 480 74592 13.9955 188.087 419.472 621.6 621.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 470 0.001024 512 95 192 8640 0.978112 0.37888 1.87859 25.4063 28.7717 28.8936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1300 0.000256 512 280 1664 65664 2.96704 1.75901 84.7185 52.0701 141.66 141.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1980 6.4e-05 2048 300 1440 291456 35.454 28.4039 889.555 838.411 1791.93 1792.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1590 0.001024 4096 490 704 15840 2.71114 37.2575 124.291 164.304 164.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 570 0.000512 1024 220 448 6912 4.93853 1.55622 4.43328 49.8958 60.9852 61.1129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1150 0.000512 4096 260 1408 32112 6.62118 150.448 209.787 366.902 366.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1370 0.000256 2048 450 5088 60480 9.34698 7.01942 618.67 209.234 844.375 844.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1770 0.000256 2048 220 1568 73296 7.05686 190.385 209.768 407.252 407.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1300 6.4e-05 4096 70 2080 301104 55.7793 2111.73 1677.17 3844.73 3844.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 2000 0.000256 4096 190 480 74448 13.9817 120.635 419.055 553.716 553.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 470 0.001024 512 95 192 8064 0.960672 0.36992 1.27277 24.0127 26.7459 26.8586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1300 0.000256 512 280 1664 65664 3.02442 1.77232 71.5813 52.9593 129.484 129.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1980 6.4e-05 2048 300 1440 291168 35.5509 28.4141 733.712 845.169 1642.95 1643.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1590 0.001024 4096 490 704 15768 2.70589 30.4566 124.066 157.272 157.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 570 0.000512 1024 220 448 6912 5.12547 1.61242 3.84285 51.927 62.6689 62.8019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1150 0.000512 4096 260 1408 31968 6.6048 123.164 211.228 341.043 341.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1370 0.000256 2048 450 5088 60480 9.38419 7.04746 511.689 211.265 739.493 739.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1770 0.000256 2048 220 1568 73224 7.0585 157.465 211.605 376.171 376.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1300 6.4e-05 4096 70 2080 300888 55.7815 1714.72 1691.63 3462.18 3462.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 2000 0.000256 4096 190 480 74304 13.9794 98.2815 422.356 534.66 534.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 470 0.001024 512 95 192 8640 0.992256 0.380928 1.2063 25.6068 28.3212 28.4357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1300 0.000256 512 280 1664 65920 2.98 1.76538 124.624 52.155 181.675 181.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1980 6.4e-05 2048 300 1440 291520 35.4657 28.3137 1315.97 837.878 2217.74 2217.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1590 0.001024 4096 490 704 16000 2.71971 55.2059 123.668 181.636 181.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 570 0.000512 1024 220 448 8960 4.98934 1.62902 7.46682 51.772 66.0235 66.1525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1150 0.000512 4096 260 1408 32160 6.62134 221.816 209.912 438.394 438.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1370 0.000256 2048 450 5088 60800 9.31494 7.04614 918.511 208.901 1143.88 1143.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1770 0.000256 2048 220 1568 73360 7.12259 282.331 209.6 499.101 499.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1300 6.4e-05 4096 70 2080 301200 55.7515 3097.45 1675.91 4829.15 4829.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 2000 0.000256 4096 190 480 74560 13.9921 176.509 418.947 609.494 609.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 470 0.001024 512 95 192 8960 0.978016 0.3832 1.87686 25.5298 28.9032 29.0137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1300 0.000256 512 280 1664 65280 2.95296 1.75104 85.4505 51.8236 142.124 142.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1980 6.4e-05 2048 300 1440 291200 35.4181 28.3238 886.984 838.795 1789.63 1789.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1590 0.001024 4096 490 704 15840 2.70957 37.5357 124.377 164.664 164.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 570 0.000512 1024 220 448 7680 5.09027 1.63885 4.8089 51.9204 63.6224 63.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1150 0.000512 4096 260 1408 32000 6.61194 149.889 209.271 365.815 365.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1370 0.000256 2048 450 5088 60160 9.27747 6.9776 613.121 208.419 837.902 837.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1770 0.000256 2048 220 1568 73280 7.08957 189.388 209.768 406.286 406.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1300 6.4e-05 4096 70 2080 301120 55.7691 2081.85 1677.34 3815.01 3815.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 2000 0.000256 4096 190 480 74400 13.9817 119.005 418.885 551.914 551.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 470 0.001024 512 95 192 8960 0.982272 0.3872 1.32733 25.5895 28.4205 28.5298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1300 0.000256 512 280 1664 65280 2.96314 1.75104 69.1301 51.8787 125.864 125.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1980 6.4e-05 2048 300 1440 290880 35.5035 28.4095 741.4 838.325 1643.74 1643.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1590 0.001024 4096 490 704 15840 2.71974 31.4921 124.73 158.984 159.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 570 0.000512 1024 220 448 7680 5.10208 1.64429 4.18256 52.0294 63.1196 63.2519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1150 0.000512 4096 260 1408 31920 6.60826 125.348 209.268 341.267 341.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1370 0.000256 2048 450 5088 60480 9.34922 7.05293 514.98 209.486 740.973 741.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1770 0.000256 2048 220 1568 73200 7.07933 158.116 209.774 375.013 375.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1300 6.4e-05 4096 70 2080 300960 55.7879 1749.62 1677.58 3483.04 3483.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 2000 0.000256 4096 190 480 74400 13.9839 100.215 419.339 533.583 533.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 470 0.001024 512 95 192 7680 1.01942 0.387072 1.07258 25.6455 28.2551 28.3648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1300 0.000256 512 280 1664 66048 2.9823 1.7705 113.184 52.2463 170.328 170.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1980 6.4e-05 2048 300 1440 291456 35.4099 28.4268 1250.49 837.497 2151.93 2152.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1590 0.001024 4096 490 704 15936 2.7136 52.0294 124.375 179.16 179.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 570 0.000512 1024 220 448 9216 4.96374 1.63114 7.45418 51.787 65.9975 66.1292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1150 0.000512 4096 260 1408 32160 6.62614 209.736 209.589 425.995 426.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1370 0.000256 2048 450 5088 60672 9.34717 7.06659 869.024 209.434 1094.98 1095.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1770 0.000256 2048 220 1568 73344 7.06826 267.661 209.572 484.346 484.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1300 6.4e-05 4096 70 2080 301152 55.7609 2916.5 1675.57 4647.88 4647.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 2000 0.000256 4096 190 480 74496 13.9776 166.474 418.648 599.147 599.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 470 0.001024 512 95 192 9216 0.972064 0.38288 1.89872 25.5366 28.9186 29.0389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1300 0.000256 512 280 1664 64512 2.9952 1.75251 77.8032 51.7993 134.499 134.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1980 6.4e-05 2048 300 1440 291072 35.4721 28.3279 810.096 836.819 1710.82 1710.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1590 0.001024 4096 490 704 15744 2.70576 33.9476 122.78 159.479 159.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 570 0.000512 1024 220 448 6144 5.0104 1.56282 3.72813 49.8648 60.3256 60.4596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1150 0.000512 4096 260 1408 32064 6.62733 136.667 209.615 352.951 353.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1370 0.000256 2048 450 5088 59904 9.33885 6.99722 556.749 208.671 781.859 781.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1770 0.000256 2048 220 1568 73152 7.04675 172.886 209.331 389.306 389.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1300 6.4e-05 4096 70 2080 301056 55.767 1895.23 1676.19 3627.23 3627.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 2000 0.000256 4096 190 480 74304 13.9732 109.027 418.238 541.283 541.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 470 0.001024 512 95 192 7680 0.970368 0.371872 1.15568 25.0945 27.7247 27.8367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1300 0.000256 512 280 1664 64512 2.94675 1.74064 69.0525 51.3953 125.279 125.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1980 6.4e-05 2048 300 1440 291456 35.4389 28.3283 707.546 838.822 1610.24 1610.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1590 0.001024 4096 490 704 15552 2.69094 29.6553 122.476 154.866 154.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 570 0.000512 1024 220 448 4608 5.13651 1.56262 3.06499 50.0307 59.953 60.0816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1150 0.000512 4096 260 1408 31968 6.62557 118.311 209.792 334.774 334.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1370 0.000256 2048 450 5088 59904 9.26899 6.97328 486.24 208.084 710.671 710.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1770 0.000256 2048 220 1568 73152 7.05939 151.044 209.95 368.097 368.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1300 6.4e-05 4096 70 2080 300960 55.773 1641.2 1677.22 3374.25 3374.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 2000 0.000256 4096 190 480 74304 13.9881 93.7329 419.106 526.874 526.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 470 0.001024 512 95 192 6912 0.996224 0.371488 1.19171 25.1664 27.8604 27.9716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1300 0.000256 512 280 1664 65600 3.01984 1.77254 118.108 52.2702 175.315 175.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1980 6.4e-05 2048 300 1440 291600 35.6555 28.4356 1230.96 838.096 2133.25 2133.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1590 0.001024 4096 490 704 16000 2.73203 51.5507 124.89 179.215 179.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 570 0.000512 1024 220 448 9600 4.95622 1.62774 7.73648 51.7944 66.2737 66.4038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1150 0.000512 4096 260 1408 32100 6.61597 206.456 209.351 422.467 422.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1370 0.000256 2048 450 5088 60800 9.39904 7.05331 858.674 209.571 1084.81 1084.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1770 0.000256 2048 220 1568 73300 7.07802 262.879 209.474 479.477 479.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1300 6.4e-05 4096 70 2080 301200 55.7618 2875.34 1677.2 4608.35 4608.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 2000 0.000256 4096 190 480 74500 13.9786 163.65 418.709 596.382 596.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 470 0.001024 512 95 192 8800 0.987424 0.385152 1.61968 25.5379 28.6606 28.7719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1300 0.000256 512 280 1664 64000 3.00758 1.75395 79.3444 51.8128 136.062 136.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1980 6.4e-05 2048 300 1440 291200 35.5857 28.3635 853.902 837.334 1755.29 1755.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1590 0.001024 4096 490 704 15800 2.71155 35.5758 123.161 161.491 161.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 570 0.000512 1024 220 448 9600 4.96394 1.63898 5.74982 51.9368 64.4522 64.5859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1150 0.000512 4096 260 1408 32000 6.61338 143.629 209.308 359.596 359.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1370 0.000256 2048 450 5088 60000 9.37235 7.07357 587.782 208.788 813.123 813.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1770 0.000256 2048 220 1568 73200 7.05741 181.873 209.485 398.46 398.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1300 6.4e-05 4096 70 2080 301000 55.7998 2018.62 1675.5 3749.96 3750.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 2000 0.000256 4096 190 480 74400 13.9837 115.813 418.733 548.574 548.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 470 0.001024 512 95 192 8000 1.00822 0.388096 1.24384 25.6101 28.3793 28.4964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1300 0.000256 512 280 1664 64800 3.00554 1.76506 69.812 51.88 126.608 126.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1980 6.4e-05 2048 300 1440 290400 35.6894 28.4238 709.072 837.729 1611.02 1611.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1590 0.001024 4096 490 704 15600 2.70234 29.3342 123.697 155.776 155.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 570 0.000512 1024 220 448 9600 4.98429 1.64454 5.10269 52.0762 63.9753 64.1023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1150 0.000512 4096 260 1408 31800 6.59661 119.031 208.808 334.478 334.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1370 0.000256 2048 450 5088 58800 9.31549 6.9591 480.449 206.94 703.762 703.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1770 0.000256 2048 220 1568 72900 7.03107 151.179 208.989 367.243 367.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1300 6.4e-05 4096 70 2080 300900 55.7841 1668.79 1676.36 3400.98 3401.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 2000 0.000256 4096 190 480 74100 13.9709 94.9591 417.802 526.776 526.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 470 0.001024 512 95 192 7200 1.03821 0.387072 1.28032 25.676 28.5166 28.6277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1300 0.000256 512 280 1664 66304 2.99283 1.77357 112.633 52.5225 170.067 170.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1980 6.4e-05 2048 300 1440 291200 35.4941 28.4365 1193.09 837.796 2094.94 2095.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1590 0.001024 4096 490 704 15904 2.71075 49.866 123.389 176.007 176.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 570 0.000512 1024 220 448 8960 4.88182 1.58608 7.03824 50.785 64.4548 64.5874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1150 0.000512 4096 260 1408 32144 6.62493 202.19 209.673 418.531 418.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1370 0.000256 2048 450 5088 60928 9.36141 7.04435 838.106 209.662 1064.29 1064.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1770 0.000256 2048 220 1568 73248 7.05536 256.988 209.383 473.469 473.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1300 6.4e-05 4096 70 2080 301168 55.8028 2816.84 1675.94 4548.63 4548.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 2000 0.000256 4096 190 480 74480 13.9894 160.626 418.698 593.358 593.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 470 0.001024 512 95 192 8064 0.981888 0.37888 1.59699 25.2955 28.386 28.5041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1300 0.000256 512 280 1664 64512 2.98794 1.75379 77.8741 52.0357 134.795 134.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1980 6.4e-05 2048 300 1440 290304 35.476 28.2849 830.228 837.577 1731.67 1731.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1590 0.001024 4096 490 704 15680 2.7032 34.4497 122.698 159.894 159.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 570 0.000512 1024 220 448 7168 4.78128 1.51325 4.33885 48.5719 59.3676 59.4944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1150 0.000512 4096 260 1408 32032 6.62582 140.018 209.785 356.474 356.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1370 0.000256 2048 450 5088 60032 9.2559 6.95424 573.855 207.555 797.727 797.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1770 0.000256 2048 220 1568 73024 7.04048 177.425 209.25 393.758 393.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1300 6.4e-05 4096 70 2080 301056 55.76 1962.2 1677.31 3695.31 3695.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 2000 0.000256 4096 190 480 74368 13.9897 113.116 419.035 546.182 546.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 470 0.001024 512 95 192 7168 0.954944 0.37008 1.13629 23.728 26.3204 26.4253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1300 0.000256 512 280 1664 61824 2.96166 1.72237 63.8944 50.9107 119.634 119.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1980 6.4e-05 2048 300 1440 290304 35.4796 28.4196 685.198 837.881 1587.08 1587.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1590 0.001024 4096 490 704 15456 2.68451 28.0812 123.195 154.005 154.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 570 0.000512 1024 220 448 5376 5.19731 1.60134 3.57046 51.1276 61.656 61.7883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1150 0.000512 4096 260 1408 31920 6.63139 115.287 209.785 331.746 331.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1370 0.000256 2048 450 5088 59136 9.23763 6.93274 467.212 206.66 690.143 690.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1770 0.000256 2048 220 1568 72912 7.05536 146.164 209.256 362.519 362.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1300 6.4e-05 4096 70 2080 300720 55.7773 1604.99 1676.95 3337.77 3337.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 2000 0.000256 4096 190 480 74256 13.9819 91.2475 419.138 524.411 524.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 470 0.001024 512 95 192 8064 0.99264 0.379936 1.36243 25.4485 28.3145 28.4291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1300 0.000256 512 280 1664 66240 3.00234 1.77216 115.092 52.3984 172.417 172.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1980 6.4e-05 2048 300 1440 290880 35.5922 28.3363 1171.28 837.124 2072.45 2072.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1590 0.001024 4096 490 704 15960 2.73203 49.9878 124.262 177.025 177.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 570 0.000512 1024 220 448 9600 4.95421 1.63072 7.46902 51.8283 66.0474 66.1794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1150 0.000512 4096 260 1408 32040 6.61034 197.853 209.229 413.739 413.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1370 0.000256 2048 450 5088 60480 9.38067 7.02259 815.27 209 1040.8 1040.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1770 0.000256 2048 220 1568 73320 7.0615 251.976 209.598 468.681 468.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1300 6.4e-05 4096 70 2080 301080 55.7711 2781.18 1675.47 4512.47 4512.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 2000 0.000256 4096 190 480 74520 13.9837 157.951 418.953 590.931 590.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 470 0.001024 512 95 192 8640 0.992576 0.384032 1.67475 25.552 28.738 28.8518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1300 0.000256 512 280 1664 65280 2.96128 1.75427 79.8713 51.825 136.561 136.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1980 6.4e-05 2048 300 1440 290880 35.494 28.3218 839.054 837.515 1740.49 1740.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1590 0.001024 4096 490 704 15840 2.72077 35.7895 124.626 163.18 163.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 570 0.000512 1024 220 448 7680 5.10509 1.64477 4.72966 51.9783 63.6199 63.7506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1150 0.000512 4096 260 1408 31920 6.60906 141.392 209.067 357.113 357.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1370 0.000256 2048 450 5088 60480 9.35923 7.03392 583.611 209.286 809.401 809.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1770 0.000256 2048 220 1568 73200 7.07478 179.247 209.559 395.926 395.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1300 6.4e-05 4096 70 2080 300960 55.7921 1959.09 1676.09 3691.03 3691.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 2000 0.000256 4096 190 480 74400 13.9837 112.763 418.899 545.69 545.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 470 0.001024 512 95 192 7680 1.01882 0.388864 1.2111 25.6332 28.3825 28.4944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1300 0.000256 512 280 1664 66240 3.01146 1.77843 68.7392 52.5989 126.275 126.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1980 6.4e-05 2048 300 1440 289440 35.5881 28.3326 692.809 835.885 1592.72 1592.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1590 0.001024 4096 490 704 15480 2.69459 28.8224 122.375 153.934 153.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 570 0.000512 1024 220 448 5760 4.73312 1.46064 3.86445 47.0381 57.2603 57.3911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1150 0.000512 4096 260 1408 31680 6.56179 116.826 208.626 332.061 332.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1370 0.000256 2048 450 5088 60480 9.41094 7.07139 486.146 209.817 712.548 712.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1770 0.000256 2048 220 1568 73080 7.05741 148.875 209.77 365.748 365.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1300 6.4e-05 4096 70 2080 300600 55.7759 1643.1 1675.58 3374.5 3374.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 2000 0.000256 4096 190 480 74160 13.9777 92.9109 418.646 525.578 525.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 470 0.001024 512 95 192 5760 0.965824 0.353888 1.1976 23.3903 26.0394 26.1509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1300 0.000256 512 280 1664 65536 3.0105 1.77152 110.106 52.4448 167.48 167.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1980 6.4e-05 2048 300 1440 291328 35.4651 28.3404 1181.15 838.011 2083.08 2083.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1590 0.001024 4096 490 704 15872 2.71174 49.6558 123.245 175.657 175.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 570 0.000512 1024 220 448 10240 4.96966 1.67395 7.87408 52.5238 67.2033 67.3369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1150 0.000512 4096 260 1408 32128 6.62589 198.388 209.615 414.673 414.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1370 0.000256 2048 450 5088 60416 9.36118 7.03994 819.271 209.19 1044.98 1045.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1770 0.000256 2048 220 1568 73216 7.05501 252.797 209.335 469.233 469.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1300 6.4e-05 4096 70 2080 301184 55.7699 2759.57 1676.1 4491.48 4491.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 2000 0.000256 4096 190 480 74496 13.9881 157.721 418.866 590.62 590.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 470 0.001024 512 95 192 8192 0.957792 0.369312 1.5697 23.9961 27.0277 27.1406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1300 0.000256 512 280 1664 65536 3.01773 1.77354 80.8067 52.5757 138.314 138.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1980 6.4e-05 2048 300 1440 289792 35.4263 28.3012 795.815 836.316 1695.96 1696.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1590 0.001024 4096 490 704 15616 2.69821 32.9316 123.468 159.142 159.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 570 0.000512 1024 220 448 8192 4.85386 1.56285 4.89648 49.9897 61.4638 61.5936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1150 0.000512 4096 260 1408 32000 6.61712 133.771 209.802 350.234 350.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1370 0.000256 2048 450 5088 60416 9.37101 7.02976 554.701 209.714 780.915 781.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1770 0.000256 2048 220 1568 72960 7.03974 169.998 209.172 386.253 386.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1300 6.4e-05 4096 70 2080 301056 55.7646 1869.76 1677.99 3603.56 3603.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 2000 0.000256 4096 190 480 74240 13.9715 107.385 418.597 539.996 540.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 470 0.001024 512 95 192 8192 0.963136 0.374176 1.25222 25.1434 27.8627 27.9758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1300 0.000256 512 280 1664 64512 3.00109 1.75309 67.7688 51.9263 124.597 124.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1980 6.4e-05 2048 300 1440 290304 35.4525 28.2937 720.032 837.267 1621.15 1621.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1590 0.001024 4096 490 704 15360 2.67696 29.4936 121.796 154.008 154.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 570 0.000512 1024 220 448 6144 5.0271 1.56877 4.02032 50.1135 60.892 61.0181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1150 0.000512 4096 260 1408 31872 6.62938 122.78 209.594 339.047 339.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1370 0.000256 2048 450 5088 58368 9.2833 6.94618 483.98 207.114 707.425 707.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1770 0.000256 2048 220 1568 72960 7.05034 153.892 209.321 370.307 370.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1300 6.4e-05 4096 70 2080 300672 55.7777 1705.2 1674.62 3435.64 3435.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 2000 0.000256 4096 190 480 74112 13.9674 97.8282 418.261 530.096 530.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 470 0.001024 512 95 192 6144 1.02205 0.374592 1.24266 25.2142 27.988 28.1006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1300 0.000256 512 280 1680 66304 2.99274 1.77462 87.8535 52.5898 145.356 145.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1980 6.4e-05 2048 300 1440 291200 35.4644 28.2875 918.365 838.704 1820.92 1821.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1590 0.001024 4096 490 720 15968 2.71965 38.7213 124.525 166.011 166.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 570 0.000512 1024 220 440 8704 5.06154 1.66307 7.71293 52.4332 67.0247 67.1683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1150 0.000512 4096 260 1400 32256 6.62646 152.681 209.734 369.085 369.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1370 0.000256 2048 450 5080 61056 9.34845 7.04016 638.847 209.773 865.114 865.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1770 0.000256 2048 220 1560 73440 7.06323 193.815 209.771 410.693 410.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1300 6.4e-05 4096 70 2080 301280 55.7711 2145.26 1677.32 3878.39 3878.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 2000 0.000256 4096 190 480 74624 13.9858 123.803 419.35 557.182 557.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 470 0.001024 512 95 200 8192 1.00957 0.38912 1.97872 25.6804 29.1843 29.3003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1300 0.000256 512 280 1680 66048 2.99834 1.76819 58.1572 52.4112 115.479 115.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1980 6.4e-05 2048 300 1440 291072 35.5143 28.3707 589.222 837.951 1491.17 1491.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1590 0.001024 4096 490 720 15936 2.71974 24.8082 124.975 152.547 152.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 570 0.000512 1024 220 440 8192 5.1104 1.66518 7.5224 52.4428 66.8965 67.0372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1150 0.000512 4096 260 1400 32192 6.61789 98.0265 209.437 314.127 314.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1370 0.000256 2048 450 5080 60672 9.33379 7.01635 407.72 209.05 633.226 633.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1770 0.000256 2048 220 1560 73408 7.12704 124.136 209.643 340.951 341.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1300 6.4e-05 4096 70 2080 301248 55.7852 1375.44 1676.34 3107.61 3107.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 2000 0.000256 4096 190 480 74560 13.9792 229.815 419.105 662.945 663.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 470 0.001024 512 95 200 8192 1.0241 0.405504 2.06067 25.6901 29.3108 29.4216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1300 0.000256 512 280 1680 66240 3.0145 1.77648 97.5578 52.6034 155.102 155.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1980 6.4e-05 2048 300 1440 291040 35.6328 28.3445 1044.36 838.472 1946.92 1947.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1590 0.001024 4096 490 720 15960 2.71658 44.3638 123.933 171.058 171.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 570 0.000512 1024 220 440 7680 5.08115 1.62794 8.03984 51.7642 66.6667 66.8078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1150 0.000512 4096 260 1400 32240 6.63104 174.333 209.709 390.719 390.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1370 0.000256 2048 450 5080 60960 9.40704 7.07373 729.572 209.818 955.979 956.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1770 0.000256 2048 220 1560 73400 7.13658 222.419 210.268 439.871 439.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1300 6.4e-05 4096 70 2080 301240 55.7609 2451.77 1677.31 4184.89 4184.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 2000 0.000256 4096 190 480 74600 13.9817 140.491 419.302 573.818 573.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 470 0.001024 512 95 200 8000 1.00106 0.383872 2.20368 25.5124 29.2308 29.3405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1300 0.000256 512 280 1680 65280 2.98662 1.76538 64.0957 52.1556 121.15 121.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1980 6.4e-05 2048 300 1440 290880 35.5103 28.3194 663.552 837.867 1565.36 1565.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1590 0.001024 4096 490 720 15920 2.72179 28.3907 124.994 156.148 156.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 570 0.000512 1024 220 440 7680 5.07946 1.63328 7.83658 51.77 66.4731 66.6147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1150 0.000512 4096 260 1400 32160 6.61718 110.805 209.323 326.792 326.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1370 0.000256 2048 450 5080 60480 9.33043 7.01098 458.663 208.895 684.003 684.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1770 0.000256 2048 220 1560 73360 7.05517 140.408 209.538 357.044 357.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1300 6.4e-05 4096 70 2080 301200 55.7642 1545.01 1675.97 3276.78 3276.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 2000 0.000256 4096 190 480 74560 13.9807 88.5109 419.119 521.654 521.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 470 0.001024 512 95 200 7680 1.01219 0.389056 2.0865 25.5251 29.148 29.2598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1300 0.000256 512 280 1680 65280 3.02554 1.77194 53.6433 52.4057 110.992 111.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1980 6.4e-05 2048 300 1440 290400 35.5877 28.371 542.066 837.135 1443.27 1443.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1590 0.001024 4096 490 720 15840 2.71965 23.1815 124.552 150.497 150.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 570 0.000512 1024 220 440 7680 5.0937 1.63258 8.10122 51.8238 66.8056 66.9464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1150 0.000512 4096 260 1400 32160 6.62342 90.9988 209.541 307.207 307.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1370 0.000256 2048 450 5080 60480 9.35517 7.02922 375.504 209.004 600.996 601.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1770 0.000256 2048 220 1560 73320 7.0512 115.096 209.528 331.717 331.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1300 6.4e-05 4096 70 2080 301080 55.7833 1260.78 1675.51 2992.12 2992.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 2000 0.000256 4096 190 480 74520 13.9844 253.905 419.056 686.991 687.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 470 0.001024 512 95 200 7680 1.01376 0.391168 2.15718 25.5538 29.2526 29.3622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1300 0.000256 512 280 1680 66048 2.99082 1.77174 92.4971 52.4856 149.89 150.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1980 6.4e-05 2048 300 1440 291072 35.5275 28.4956 961.177 838.084 1863.39 1863.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1590 0.001024 4096 490 720 15936 2.72291 40.6614 125.012 168.44 168.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 570 0.000512 1024 220 440 7680 5.07523 1.63504 4.59235 51.7386 63.2024 63.3341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1150 0.000512 4096 260 1400 32208 6.62125 160.041 209.441 376.15 376.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1370 0.000256 2048 450 5080 60864 9.36029 7.04717 667.811 209.342 893.67 893.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1770 0.000256 2048 220 1560 73392 7.04778 203.096 209.556 419.745 419.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1300 6.4e-05 4096 70 2080 301248 55.7692 2245.68 1676.26 3977.76 3977.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 2000 0.000256 4096 190 480 74592 13.9768 127.877 419.019 560.915 560.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 470 0.001024 512 95 200 7680 1.00717 0.382688 1.77146 25.5088 28.7995 28.9157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1300 0.000256 512 280 1680 65280 2.9912 1.76675 59.687 52.2508 116.837 116.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1980 6.4e-05 2048 300 1440 290688 35.4389 28.3525 628.414 837.553 1529.86 1529.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1590 0.001024 4096 490 720 15840 2.71155 26.8063 122.44 152 152.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 570 0.000512 1024 220 440 7680 5.07222 1.63475 6.91283 51.7897 65.5681 65.7066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1150 0.000512 4096 260 1400 32160 6.61754 104.977 209.399 321.038 321.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1370 0.000256 2048 450 5080 60672 9.34413 7.03485 435.905 209.441 661.828 661.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1770 0.000256 2048 220 1560 73344 7.05254 133.158 209.521 349.777 349.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1300 6.4e-05 4096 70 2080 301152 55.7872 1461.49 1676.04 3193.36 3193.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 2000 0.000256 4096 190 480 74496 13.9878 83.356 418.804 516.19 516.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 470 0.001024 512 95 200 7680 1.0111 0.384256 1.69408 25.5386 28.7557 28.8686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1300 0.000256 512 280 1680 64512 2.99792 1.75718 49.6385 52.0269 106.568 106.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1980 6.4e-05 2048 300 1440 290880 35.5029 28.3383 516.951 837.703 1418.6 1418.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1590 0.001024 4096 490 720 15840 2.72323 22.4932 124.775 150.037 150.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 570 0.000512 1024 220 440 4608 5.1144 1.55853 4.56502 49.7997 61.1928 61.3353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1150 0.000512 4096 260 1400 32112 6.60938 86.5186 209.406 302.579 302.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1370 0.000256 2048 450 5080 60480 9.34378 7.02266 358.37 209.065 583.906 584.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1770 0.000256 2048 220 1560 73296 7.05325 109.679 209.53 326.306 326.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1300 6.4e-05 4096 70 2080 301104 55.7658 1202.76 1675.78 2934.36 2934.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 2000 0.000256 4096 190 480 74448 13.9835 68.7189 418.756 501.503 501.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 470 0.001024 512 95 200 6912 0.988512 0.370464 1.72707 24.007 27.2235 27.3389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1300 0.000256 512 280 1680 66304 3.00774 1.77526 123.746 52.4786 181.149 181.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1980 6.4e-05 2048 300 1440 290976 35.6133 28.3741 1374.31 837.568 2275.97 2276.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1590 0.001024 4096 490 720 15960 2.72467 58.1001 124.707 185.576 185.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 570 0.000512 1024 220 440 8064 5.07088 1.63798 7.07917 51.9046 65.8541 65.9837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1150 0.000512 4096 260 1400 32200 6.61542 226.393 209.391 442.442 442.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1370 0.000256 2048 450 5080 60928 9.37741 7.05331 952.722 209.33 1178.59 1178.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1770 0.000256 2048 220 1560 73416 7.10304 291.962 209.694 508.805 508.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1300 6.4e-05 4096 70 2080 301224 55.7711 3190.39 1675.78 4921.99 4922.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 2000 0.000256 4096 190 480 74592 13.9883 182.823 418.974 615.829 615.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 470 0.001024 512 95 200 8064 1.00442 0.383648 1.80656 25.5507 28.874 28.9874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1300 0.000256 512 280 1680 66304 2.9897 1.77171 80.2959 52.5221 137.719 137.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1980 6.4e-05 2048 300 1440 290752 35.5015 28.6175 865.599 837.782 1767.61 1767.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1590 0.001024 4096 490 720 15904 2.72374 36.8147 123.742 163.329 163.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 570 0.000512 1024 220 440 7168 5.02112 1.58957 4.43818 50.779 61.9896 62.1199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1150 0.000512 4096 260 1400 32144 6.6184 143.544 209.4 359.606 359.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1370 0.000256 2048 450 5080 60928 9.36192 7.07043 600.287 209.482 826.306 826.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1770 0.000256 2048 220 1560 73360 7.0801 183.011 209.608 399.743 399.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1300 6.4e-05 4096 70 2080 301168 55.764 2008.17 1676.53 3740.51 3740.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 2000 0.000256 4096 190 480 74480 13.9878 115.464 418.689 548.184 548.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 470 0.001024 512 95 200 7168 1.01757 0.376832 1.06403 25.2949 27.8828 28.0018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1300 0.000256 512 280 1680 65856 3.02925 1.77373 67.8361 52.5591 125.341 125.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1980 6.4e-05 2048 300 1440 290304 35.6519 28.3573 703.314 836.711 1604.14 1604.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1590 0.001024 4096 490 720 15792 2.71347 29.782 123.317 155.856 155.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 570 0.000512 1024 220 440 5376 5.19133 1.58627 3.31315 50.853 61.1046 61.2372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1150 0.000512 4096 260 1400 32088 6.61046 116.768 209.402 332.824 332.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1370 0.000256 2048 450 5080 60480 9.41002 7.1127 486.391 209.634 712.649 712.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1770 0.000256 2048 220 1560 73248 7.11408 148.907 209.459 365.524 365.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1300 6.4e-05 4096 70 2080 301056 55.7732 1634.65 1675.57 3366.05 3366.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 2000 0.000256 4096 190 480 74424 13.99 94.3295 418.738 527.103 527.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 470 0.001024 512 95 200 6720 1.02083 0.377792 2.30976 25.3286 29.1695 29.2858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1300 0.000256 512 280 1680 66048 2.99622 1.76928 115.082 52.4115 172.408 172.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1980 6.4e-05 2048 300 1440 291072 35.4819 28.3156 1281.86 837.959 2183.73 2183.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1590 0.001024 4096 490 720 15936 2.71565 54.0572 123.671 180.487 180.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 570 0.000512 1024 220 440 8192 5.10781 1.66912 6.70621 52.4467 66.0909 66.2234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1150 0.000512 4096 260 1400 32192 6.61549 212.46 209.433 428.554 428.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1370 0.000256 2048 450 5080 60672 9.31309 7.01773 876.648 209.061 1102.15 1102.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1770 0.000256 2048 220 1560 73408 7.08608 271.147 209.637 487.913 487.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1300 6.4e-05 4096 70 2080 301248 55.7726 2972.37 1677.23 4705.43 4705.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 2000 0.000256 4096 190 480 74560 13.9804 169.844 418.925 602.793 602.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 470 0.001024 512 95 200 8192 1.01238 0.38912 1.70806 25.6975 28.9407 29.0531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1300 0.000256 512 280 1680 65536 3.01312 1.76979 73.7488 52.4518 131.13 131.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1980 6.4e-05 2048 300 1440 290816 35.459 28.4323 817.325 838.112 1719.43 1719.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1590 0.001024 4096 490 720 15872 2.7177 34.5077 123.674 160.943 160.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 570 0.000512 1024 220 440 8192 5.12406 1.67117 4.76243 52.5286 64.2475 64.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1150 0.000512 4096 260 1400 32128 6.61504 135.908 209.433 352.001 352.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1370 0.000256 2048 450 5080 60416 9.34307 7.02422 533.221 209.22 758.915 759.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1770 0.000256 2048 220 1560 73344 7.05946 171.131 209.637 387.869 387.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1300 6.4e-05 4096 70 2080 301184 55.7636 1898.65 1676.3 3630.77 3630.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 2000 0.000256 4096 190 480 74496 13.99 109.177 418.912 542.124 542.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 470 0.001024 512 95 200 7168 0.97664 0.372288 1.13146 23.9974 26.6142 26.7252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1300 0.000256 512 280 1680 64512 2.99021 1.75309 59.2387 51.8014 115.927 116.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1980 6.4e-05 2048 300 1440 290304 35.5068 28.3052 663.171 836.801 1563.89 1564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1590 0.001024 4096 490 720 15744 2.7135 28.106 123.39 154.251 154.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 570 0.000512 1024 220 440 6144 5.01254 1.5599 3.52403 49.8604 60.1211 60.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1150 0.000512 4096 260 1400 32064 6.61504 110.196 209.406 326.26 326.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1370 0.000256 2048 450 5080 59904 9.33037 7.03693 437.149 208.669 662.294 662.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1770 0.000256 2048 220 1560 73152 7.08813 139.403 209.269 355.803 355.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1300 6.4e-05 4096 70 2080 301056 55.7911 1536.51 1676.32 3268.66 3268.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 2000 0.000256 4096 190 480 74304 13.9796 88.4709 418.253 520.747 520.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 470 0.001024 512 95 200 6144 1.012 0.37024 1.00717 25.0894 27.6149 27.7212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1300 0.000256 512 280 1680 65664 3.00493 1.77261 118.944 52.3664 176.23 176.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1980 6.4e-05 2048 300 1440 290880 35.6068 28.3805 1311.26 837.533 2212.88 2212.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1590 0.001024 4096 490 720 15912 2.71565 55.5401 123.488 181.787 181.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 570 0.000512 1024 220 440 6912 5.0944 1.60963 5.95376 51.2472 64.0697 64.2027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1150 0.000512 4096 260 1400 32184 6.61094 218.076 209.412 434.143 434.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1370 0.000256 2048 450 5080 61056 9.38394 7.05078 914.412 209.65 1140.6 1140.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1770 0.000256 2048 220 1560 73368 7.05178 278.462 209.533 495.092 495.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1300 6.4e-05 4096 70 2080 301176 55.7668 3044.27 1675.8 4775.88 4775.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 2000 0.000256 4096 190 480 74592 13.9961 174.108 419.093 607.24 607.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 470 0.001024 512 95 200 7488 1.00198 0.38128 1.62579 25.3962 28.5436 28.6577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1300 0.000256 512 280 1680 64512 2.99226 1.75606 81.6218 52.0764 138.593 138.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1980 6.4e-05 2048 300 1440 290880 35.4693 28.3294 854.172 838.481 1756.56 1756.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1590 0.001024 4096 490 720 15840 2.716 36.8574 123.665 163.281 163.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 570 0.000512 1024 220 440 4608 5.11837 1.56058 3.31552 49.847 60.0004 60.1339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1150 0.000512 4096 260 1400 32112 6.62026 141.955 209.609 358.227 358.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1370 0.000256 2048 450 5080 60480 9.3417 7.05798 589.579 209.251 815.332 815.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1770 0.000256 2048 220 1560 73296 7.06355 180.546 209.725 397.378 397.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1300 6.4e-05 4096 70 2080 301104 55.7752 1975.06 1677.33 3708.21 3708.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 2000 0.000256 4096 190 480 74448 13.9857 113.398 419.081 546.507 546.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 470 0.001024 512 95 200 6912 0.988576 0.370688 1.13693 24.0159 26.6411 26.7547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1300 0.000256 512 280 1680 65664 3.02374 1.77654 72.9918 52.4685 130.405 130.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1980 6.4e-05 2048 300 1440 290304 35.5891 28.422 751.884 837.241 1653.24 1653.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1590 0.001024 4096 490 720 15768 2.71827 32.5936 123.497 158.853 158.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 570 0.000512 1024 220 440 6912 5.11862 1.61453 4.24486 51.444 62.5832 62.7116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1150 0.000512 4096 260 1400 31968 6.60614 125.393 209.051 341.095 341.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1370 0.000256 2048 450 5080 60480 9.37779 7.03488 520.374 209.283 746.17 746.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1770 0.000256 2048 220 1560 73224 7.0519 159.484 209.565 376.149 376.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1300 6.4e-05 4096 70 2080 300888 55.7896 1742.58 1675.29 3473.7 3473.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 2000 0.000256 4096 190 480 74304 13.9826 99.8843 418.462 532.371 532.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 470 0.001024 512 95 200 6912 1.03046 0.38208 1.17533 25.4892 28.2117 28.3248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1300 0.000256 512 280 1680 62208 2.99715 1.74198 62.7397 51.392 119.02 119.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1980 6.4e-05 2048 300 1440 290304 35.4858 28.2882 667.338 838.784 1570 1570.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1590 0.001024 4096 490 720 15552 2.70144 28.9034 122.889 154.537 154.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 570 0.000512 1024 220 440 4608 5.13747 1.56202 3.18016 50.0295 60.0678 60.1973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1150 0.000512 4096 260 1400 31968 6.61616 111.701 209.584 327.941 327.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1370 0.000256 2048 450 5080 59904 9.27158 6.98982 459.6 208.069 684.029 684.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1770 0.000256 2048 220 1560 73152 7.0551 141.784 209.716 358.602 358.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1300 6.4e-05 4096 70 2080 300960 55.7773 1551.94 1677.15 3284.92 3284.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 2000 0.000256 4096 190 480 74304 13.9996 89.1627 420.248 523.451 523.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 470 0.001024 512 95 200 6912 0.997824 0.372224 2.0855 25.167 28.753 28.8645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1300 0.000256 512 280 1680 65280 2.9849 1.7632 116.807 52.1532 173.849 173.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1980 6.4e-05 2048 300 1440 290880 35.4727 28.3129 1231.33 837.869 2133.08 2133.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1590 0.001024 4096 490 720 15920 2.73158 52.4759 124.058 179.308 179.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 570 0.000512 1024 220 440 7680 5.08035 1.63437 6.26269 51.7725 64.912 65.0402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1150 0.000512 4096 260 1400 32160 6.6135 205.304 209.374 421.335 421.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1370 0.000256 2048 450 5080 60480 9.33408 7.03078 850.343 208.896 1075.71 1075.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1770 0.000256 2048 220 1560 73360 7.0503 260.903 209.526 477.522 477.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1300 6.4e-05 4096 70 2080 301200 55.77 2859.05 1677.25 4592.12 4592.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 2000 0.000256 4096 190 480 74560 13.9792 163.225 418.949 596.198 596.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 470 0.001024 512 95 200 7680 1.0097 0.382976 1.71024 25.5304 28.7625 28.8768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1300 0.000256 512 280 1680 64000 2.98595 1.75254 79.0916 51.8334 135.81 135.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1980 6.4e-05 2048 300 1440 290560 35.4469 28.3402 834.706 838.869 1737.47 1737.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1590 0.001024 4096 490 720 15840 2.7136 35.841 123.75 162.348 162.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 570 0.000512 1024 220 440 7680 5.09315 1.64291 4.41469 51.9276 63.2409 63.3814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1150 0.000512 4096 260 1400 32000 6.59456 138.845 209.094 354.579 354.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1370 0.000256 2048 450 5080 60160 9.29082 7.00042 573.567 208.44 798.412 798.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1770 0.000256 2048 220 1560 73280 7.05331 176.532 209.721 393.352 393.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1300 6.4e-05 4096 70 2080 301120 55.7649 1957.05 1678.54 3691.4 3691.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 2000 0.000256 4096 190 480 74400 13.9776 111.536 418.913 544.471 544.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 470 0.001024 512 95 200 7680 1.01392 0.391424 1.23603 25.5926 28.3657 28.4799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1300 0.000256 512 280 1680 63360 3.00522 1.75366 68.7976 51.8827 125.584 125.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1980 6.4e-05 2048 300 1440 289920 35.5314 28.3156 700.751 838.241 1602.95 1603.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1590 0.001024 4096 490 720 15600 2.6967 30.292 122.822 155.856 155.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 570 0.000512 1024 220 440 7680 5.10048 1.64589 4.5327 52.0336 63.4729 63.6028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1150 0.000512 4096 260 1400 31920 6.59571 116.287 209.093 332.02 332.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1370 0.000256 2048 450 5080 60480 9.3673 7.03078 485.054 209.513 711.066 711.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1770 0.000256 2048 220 1560 73200 7.05706 148.595 209.732 365.429 365.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1300 6.4e-05 4096 70 2080 300960 55.7732 1633.23 1677.12 3366.17 3366.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 2000 0.000256 4096 190 480 74400 13.9906 93.4287 419.408 526.871 526.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 470 0.001024 512 95 200 7680 1.0215 0.38496 1.26298 25.6454 28.4511 28.5628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1300 0.000256 512 280 1680 64000 3.0001 1.75424 63.2457 51.9355 120.082 120.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1980 6.4e-05 2048 300 1440 289280 35.4307 28.255 689.612 835.887 1589.29 1589.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1590 0.001024 4096 490 720 15680 2.71574 29.8902 123.522 156.172 156.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 570 0.000512 1024 220 440 5120 4.95414 1.51962 3.4919 48.7069 58.8323 58.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1150 0.000512 4096 260 1400 31680 6.54435 116.662 208.233 331.482 331.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1370 0.000256 2048 450 5080 58880 9.25821 6.9345 466.702 207.345 690.348 690.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1770 0.000256 2048 220 1560 72960 7.04717 145.84 209.304 362.234 362.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1300 6.4e-05 4096 70 2080 300800 55.7851 1633.29 1676.65 3365.77 3365.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 2000 0.000256 4096 190 480 74240 13.9776 93.6492 418.98 526.649 526.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 470 0.001024 512 95 200 5120 1.01379 0.364544 1.18525 23.7934 26.4902 26.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1300 0.000256 512 280 1680 65280 2.99315 1.76362 112.221 52.2403 169.364 169.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1980 6.4e-05 2048 300 1440 290688 35.4263 28.3054 1158.08 837.421 2059.34 2059.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1590 0.001024 4096 490 720 15840 2.7136 48.8288 124.268 175.856 175.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 570 0.000512 1024 220 440 7680 5.07872 1.63712 5.66294 51.7816 64.322 64.4547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1150 0.000512 4096 260 1400 32160 6.61709 193.925 209.363 409.947 410.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1370 0.000256 2048 450 5080 60672 9.35536 7.11731 802.93 209.406 1028.93 1029.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1770 0.000256 2048 220 1560 73344 7.08115 245.774 209.493 462.393 462.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1300 6.4e-05 4096 70 2080 301152 55.7629 2723 1675.42 4454.23 4454.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 2000 0.000256 4096 190 480 74496 13.9803 155.483 418.62 588.126 588.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 470 0.001024 512 95 200 7680 1.00963 0.384736 1.50406 25.5356 28.5662 28.6805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1300 0.000256 512 280 1680 64512 2.99261 1.75062 77.8727 51.8461 134.605 134.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1980 6.4e-05 2048 300 1440 290304 35.5204 28.2972 824.507 837.506 1725.94 1726.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1590 0.001024 4096 490 720 15744 2.71155 35.0085 124.341 162.107 162.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 570 0.000512 1024 220 440 6144 5.00669 1.56262 4.14774 49.9023 60.7763 60.9065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1150 0.000512 4096 260 1400 32064 6.60963 137.936 209.586 354.175 354.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1370 0.000256 2048 450 5080 59904 9.32189 7.02234 564.404 208.855 789.706 789.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1770 0.000256 2048 220 1560 73152 7.17018 174.52 209.449 391.183 391.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1300 6.4e-05 4096 70 2080 301056 55.7762 1922.1 1677.94 3655.86 3655.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 2000 0.000256 4096 190 480 74304 13.982 110.143 418.53 542.696 542.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 470 0.001024 512 95 200 6144 1.01181 0.378752 1.16109 25.1022 27.7853 27.8951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1300 0.000256 512 280 1680 62208 2.99757 1.74048 64.3104 51.3886 120.582 120.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1980 6.4e-05 2048 300 1440 290304 35.4743 28.3177 680.368 838.725 1582.99 1583.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1590 0.001024 4096 490 720 15552 2.69926 29.4251 122.876 155.042 155.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 570 0.000512 1024 220 440 4608 5.13808 1.56262 3.2832 50.0257 60.1736 60.3057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1150 0.000512 4096 260 1400 31968 6.61344 113.707 209.564 329.928 329.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1370 0.000256 2048 450 5080 59904 9.27491 6.97754 466.989 208.058 691.411 691.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1770 0.000256 2048 220 1560 73152 7.11693 143.972 210.033 361.166 361.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1300 6.4e-05 4096 70 2080 300960 55.7726 1580.89 1676.99 3313.7 3313.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 2000 0.000256 4096 190 480 74304 13.9817 90.2841 420.674 524.985 525.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 470 0.001024 512 95 200 6912 0.997728 0.370848 1.17744 25.1624 27.841 27.9515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1300 0.000256 512 280 1680 64512 2.99344 1.75533 61.8503 51.9323 118.673 118.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1980 6.4e-05 2048 300 1440 290304 35.4672 28.2795 640.159 837.321 1541.33 1541.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1590 0.001024 4096 490 720 15360 2.68214 27.1788 123.274 153.179 153.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 570 0.000512 1024 220 440 6144 5.03011 1.56861 4.00896 50.1142 60.8858 61.0152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1150 0.000512 4096 260 1400 31872 6.6113 106.209 209.406 322.269 322.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1370 0.000256 2048 450 5080 58368 9.28854 6.96957 427.776 207.128 651.265 651.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1770 0.000256 2048 220 1560 72960 7.0575 134.777 209.261 351.14 351.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1300 6.4e-05 4096 70 2080 300672 55.7612 1478.07 1674.71 3208.59 3208.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 2000 0.000256 4096 190 480 74112 13.975 85.8515 418.174 518.043 518.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 470 0.001024 512 95 200 6144 1.0256 0.373344 1.34307 25.2183 28.094 28.2101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1300 0.000256 512 280 1680 65600 3.02285 1.77014 113.922 52.2725 171.13 171.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1980 6.4e-05 2048 300 1440 291200 35.6904 28.4184 1203.69 838.166 2106.06 2106.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1590 0.001024 4096 490 720 15900 2.71155 51.5714 124.707 179.031 179.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 570 0.000512 1024 220 440 8000 5.07542 1.63382 6.05869 51.8028 64.7324 64.8643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1150 0.000512 4096 260 1400 32100 6.6089 199.221 209.108 414.98 415.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1370 0.000256 2048 450 5080 60800 9.40442 7.0512 835.416 209.588 1061.57 1061.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1770 0.000256 2048 220 1560 73300 7.05424 256.381 209.422 472.901 472.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1300 6.4e-05 4096 70 2080 301200 55.7729 2800.04 1676.74 4532.59 4532.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 2000 0.000256 4096 190 480 74500 13.9819 159.955 421.499 595.481 595.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 470 0.001024 512 95 200 8000 1.0057 0.386336 1.55763 25.5401 28.6219 28.7338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1300 0.000256 512 280 1680 64000 3.01533 1.75514 81.7675 51.7925 138.471 138.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1980 6.4e-05 2048 300 1440 290400 35.5746 28.3868 819.067 837.105 1720.24 1720.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1590 0.001024 4096 490 720 15800 2.71376 34.5661 124.599 161.922 161.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 570 0.000512 1024 220 440 6400 5.2208 1.64042 4.32067 51.9191 63.2603 63.3914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1150 0.000512 4096 260 1400 32000 6.60976 136.556 209.05 352.26 352.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1370 0.000256 2048 450 5080 60000 9.36237 7.12064 562.422 208.725 787.731 787.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1770 0.000256 2048 220 1560 73200 7.06554 173.075 209.361 389.545 389.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1300 6.4e-05 4096 70 2080 301000 55.7891 1900.51 1675.06 3631.4 3631.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 2000 0.000256 4096 190 480 74400 13.9832 108.806 418.625 541.454 541.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 470 0.001024 512 95 200 8000 1.00886 0.386624 1.24083 25.6015 28.3697 28.4818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1300 0.000256 512 280 1680 64800 3.00707 1.76144 69.2559 51.8839 126.05 126.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1980 6.4e-05 2048 300 1440 290400 35.6864 28.4037 709.439 837.739 1611.38 1611.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1590 0.001024 4096 490 720 15600 2.70518 29.7858 124.116 156.65 156.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 570 0.000512 1024 220 440 4800 5.37254 1.64464 3.4825 52.0724 62.7305 62.8618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1150 0.000512 4096 260 1400 31800 6.57408 118.092 208.605 333.314 333.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1370 0.000256 2048 450 5080 58800 9.32438 6.96048 477.014 206.938 700.338 700.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1770 0.000256 2048 220 1560 72900 7.03693 149.283 208.924 365.288 365.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1300 6.4e-05 4096 70 2080 300900 55.7934 1692.97 1675.85 3424.66 3424.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 2000 0.000256 4096 190 480 74100 13.9632 94.079 417.833 525.92 525.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 470 0.001024 512 95 200 7200 1.03962 0.38736 1.23894 25.6748 28.4743 28.5879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1300 0.000256 512 280 1680 64000 3.00016 1.76048 64.2897 51.9316 121.133 121.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1980 6.4e-05 2048 300 1440 289600 35.5687 28.3259 651.012 837.752 1552.76 1552.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1590 0.001024 4096 490 720 15600 2.71424 28.8836 123.635 155.277 155.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 570 0.000512 1024 220 440 6400 5.23603 1.64883 4.2497 52.1889 63.4871 63.6183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1150 0.000512 4096 260 1400 31600 6.5536 107.687 207.998 322.281 322.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1370 0.000256 2048 450 5080 59200 9.27344 7.03642 442.61 207.138 666.159 666.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1770 0.000256 2048 220 1560 72800 7.03078 137.628 208.852 353.555 353.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1300 6.4e-05 4096 70 2080 300800 55.8079 1511.02 1675.24 3242.12 3242.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 2000 0.000256 4096 190 480 74000 13.9653 86.6062 417.706 518.321 518.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 470 0.001024 512 95 200 3200 0.953248 0.32768 1.15834 21.5003 24.0707 24.1843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1300 0.000256 512 280 1680 66560 2.99066 1.77357 97.2754 52.5522 154.741 154.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1980 6.4e-05 2048 300 1440 291712 35.4543 28.4021 990.402 838.105 1892.47 1892.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1590 0.001024 4096 490 720 15968 2.71306 42.3629 123.96 169.081 169.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 570 0.000512 1024 220 432 8192 5.09962 1.66477 7.9153 52.3947 67.2262 67.3683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1150 0.000512 4096 260 1392 32288 6.62566 164.475 209.545 380.689 380.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1370 0.000256 2048 450 5088 61056 9.34064 7.0407 692.081 209.623 918.194 918.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1770 0.000256 2048 220 1584 73344 7.04947 213.391 209.554 430.041 430.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1300 6.4e-05 4096 70 2064 301344 55.7711 2297.69 1675.99 4029.51 4029.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 2000 0.000256 4096 190 480 74624 13.9858 133.639 419.038 566.708 566.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 470 0.001024 512 95 192 8192 1.00966 0.390176 2.13965 25.6661 29.3297 29.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1300 0.000256 512 280 1680 66048 2.99517 1.77034 60.8404 52.4514 118.201 118.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1980 6.4e-05 2048 300 1440 291584 35.4664 28.3361 637.207 838.625 1539.74 1539.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1590 0.001024 4096 490 720 15936 2.71734 27.1486 122.702 152.61 152.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 570 0.000512 1024 220 432 8192 5.108 1.66771 7.98176 52.4843 67.3985 67.5349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1150 0.000512 4096 260 1392 32256 6.63766 105.79 209.736 322.207 322.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1370 0.000256 2048 450 5088 60672 9.31834 7.01546 440.756 209.215 666.405 666.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1770 0.000256 2048 220 1584 73280 7.05331 136.679 209.659 353.436 353.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1300 6.4e-05 4096 70 2064 301312 55.7855 1464.66 1677.56 3198.05 3198.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 2000 0.000256 4096 190 480 74560 13.9937 262.869 419.36 696.267 696.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 470 0.001024 512 95 192 8192 1.01171 0.391328 2.14742 25.6988 29.3764 29.4847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1300 0.000256 512 280 1680 66048 2.98029 1.76506 50.7376 52.2582 107.888 108.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1980 6.4e-05 2048 300 1440 291456 35.4071 28.2972 527.849 837.688 1429.34 1429.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1590 0.001024 4096 490 720 15840 2.7136 22.6998 124.44 149.895 149.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 570 0.000512 1024 220 432 7680 5.08294 1.63523 7.7007 51.8036 66.3743 66.5149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1150 0.000512 4096 260 1392 32160 6.61299 87.4107 209.227 303.295 303.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1370 0.000256 2048 450 5088 60672 9.34944 7.03722 366.032 209.472 592.013 592.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1770 0.000256 2048 220 1584 73248 7.05126 113.304 209.488 329.887 329.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1300 6.4e-05 4096 70 2064 301248 55.7603 1212.8 1676.05 2944.67 2944.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 2000 0.000256 4096 190 480 74496 13.9815 262.993 418.87 695.889 695.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 470 0.001024 512 95 192 7680 1.0127 0.385024 2.024 25.5425 29.0902 29.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1300 0.000256 512 280 1680 66560 3.00854 1.77878 92.2447 52.5952 149.773 149.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1980 6.4e-05 2048 300 1440 291520 35.6495 28.5784 959.455 838.377 1862.17 1862.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1590 0.001024 4096 490 720 15960 2.71658 40.865 123.068 166.694 166.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 570 0.000512 1024 220 432 7680 5.08182 1.62902 6.99283 51.7591 65.6212 65.7622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1150 0.000512 4096 260 1392 32280 6.62931 159.07 209.699 375.444 375.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1370 0.000256 2048 450 5088 61120 9.38365 7.05267 668.734 209.797 895.071 895.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1770 0.000256 2048 220 1584 73360 7.0799 206.303 209.768 423.196 423.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1300 6.4e-05 4096 70 2064 301360 55.7868 2225.53 1677.77 3959.13 3959.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 2000 0.000256 4096 190 480 74600 13.9837 127.873 419.262 561.163 561.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 470 0.001024 512 95 192 8000 1.0032 0.38288 1.90618 25.5131 28.9323 29.0491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1300 0.000256 512 280 1680 65920 2.97104 1.76547 60.085 52.1559 117.122 117.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1980 6.4e-05 2048 300 1440 291520 35.5024 28.4267 628.626 837.902 1530.56 1530.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1590 0.001024 4096 490 720 15920 2.7177 26.8056 123.655 153.221 153.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 570 0.000512 1024 220 432 7680 5.07498 1.62611 6.85821 51.7682 65.4828 65.6227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1150 0.000512 4096 260 1392 32240 6.62733 104.296 209.549 320.514 320.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1370 0.000256 2048 450 5088 60800 9.3144 7.01843 435.984 208.892 661.308 661.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1770 0.000256 2048 220 1584 73280 7.08704 134.731 209.505 351.365 351.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1300 6.4e-05 4096 70 2064 301280 55.7708 1448.96 1675.93 3180.7 3180.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 2000 0.000256 4096 190 480 74560 13.9761 84.0449 419.14 517.205 517.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 470 0.001024 512 95 192 7680 1.0104 0.382976 1.81882 25.5294 28.8734 28.9916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1300 0.000256 512 280 1680 66240 3.00339 1.7727 50.475 52.4348 107.829 107.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1980 6.4e-05 2048 300 1440 290880 35.5906 28.3846 513.028 837.707 1414.82 1414.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1590 0.001024 4096 490 720 15840 2.71181 22.3545 123.591 148.701 148.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 570 0.000512 1024 220 432 7680 5.09434 1.63066 6.86582 51.86 65.6026 65.7449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1150 0.000512 4096 260 1392 32160 6.61123 85.3611 209.476 301.493 301.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1370 0.000256 2048 450 5088 60480 9.36144 7.02669 356.297 209.14 581.925 582.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1770 0.000256 2048 220 1584 73200 7.05126 110.364 209.544 327.005 327.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1300 6.4e-05 4096 70 2064 301200 55.7793 1182.54 1676.84 2915.2 2915.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 2000 0.000256 4096 190 480 74520 13.9835 68.8899 419.303 502.221 502.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 470 0.001024 512 95 192 7680 1.01635 0.385024 1.81894 25.5675 28.914 29.0256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1300 0.000256 512 280 1680 66432 2.98595 1.77232 119.945 52.4743 177.331 177.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1980 6.4e-05 2048 300 1440 291648 35.4954 28.3247 1339.87 837.953 2241.75 2241.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1590 0.001024 4096 490 720 15936 2.71782 56.4516 123.567 182.782 182.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 570 0.000512 1024 220 432 7680 5.07638 1.63021 6.47891 51.7282 65.078 65.2054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1150 0.000512 4096 260 1392 32256 6.61258 219.179 209.452 435.286 435.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1370 0.000256 2048 450 5088 60864 9.34592 7.03283 928.327 209.325 1154.14 1154.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1770 0.000256 2048 220 1584 73344 7.06912 287.899 209.59 504.602 504.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1300 6.4e-05 4096 70 2064 301344 55.7795 3071.19 1676.03 4803.04 4803.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 2000 0.000256 4096 190 480 74592 13.9735 176.28 418.959 609.257 609.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 470 0.001024 512 95 192 8064 1.00259 0.381856 2.62099 25.5077 29.6452 29.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1300 0.000256 512 280 1680 66048 2.98058 1.76461 77.2106 52.303 134.402 134.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1980 6.4e-05 2048 300 1440 291456 35.3959 28.3279 842.854 838.644 1745.33 1745.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1590 0.001024 4096 490 720 15840 2.7095 35.7866 123.331 161.866 161.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 570 0.000512 1024 220 432 7680 5.07398 1.63232 4.43837 51.8454 63.1491 63.2873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1150 0.000512 4096 260 1392 32160 6.61232 138.554 209.572 354.785 354.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1370 0.000256 2048 450 5088 60672 9.3328 7.04307 582.509 209.646 808.636 808.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1770 0.000256 2048 220 1584 73248 7.09072 180.423 209.664 397.222 397.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1300 6.4e-05 4096 70 2064 301248 55.7729 1934.07 1678.03 3667.91 3667.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 2000 0.000256 4096 190 480 74496 13.9841 112.422 419.152 545.602 545.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 470 0.001024 512 95 192 7680 1.00835 0.384064 2.2967 25.5504 29.365 29.4851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1300 0.000256 512 280 1680 65664 2.97312 1.76077 65.4356 52.033 122.344 122.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1980 6.4e-05 2048 300 1440 291456 35.4731 28.3283 679.677 837.82 1581.4 1581.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1590 0.001024 4096 490 720 15840 2.7177 29.1185 123.587 155.467 155.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 570 0.000512 1024 220 432 4608 5.11306 1.55648 6.35888 49.8043 62.9884 63.1235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1150 0.000512 4096 260 1392 32112 6.6129 112.353 209.226 328.237 328.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1370 0.000256 2048 450 5088 60480 9.35094 7.03005 468.775 209.092 694.356 694.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1770 0.000256 2048 220 1584 73152 7.15574 145.015 209.424 361.636 361.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1300 6.4e-05 4096 70 2064 301248 55.7846 1557.26 1676.29 3289.38 3289.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 2000 0.000256 4096 190 480 74448 13.9827 89.9743 420.48 524.481 524.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 470 0.001024 512 95 192 6912 0.9888 0.370144 2.5303 24.0029 28.0194 28.1313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1300 0.000256 512 280 1680 64512 2.99226 1.74982 54.8073 51.8075 111.5 111.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1980 6.4e-05 2048 300 1440 291072 35.4618 28.3437 574.607 836.942 1475.46 1475.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1590 0.001024 4096 490 720 15744 2.71126 24.94 123.213 150.907 150.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 570 0.000512 1024 220 432 6144 5.01094 1.56029 7.84774 49.8703 64.4447 64.5827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1150 0.000512 4096 260 1392 32064 6.6159 94.9372 209.236 310.832 310.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1370 0.000256 2048 450 5088 59904 9.34093 7.02464 393.111 208.712 618.287 618.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1770 0.000256 2048 220 1584 73152 7.2255 123.139 209.5 339.91 339.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1300 6.4e-05 4096 70 2064 301056 55.7814 1315.8 1675.58 3047.2 3047.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 2000 0.000256 4096 190 480 74304 13.9783 75.8076 419.111 508.941 509.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 470 0.001024 512 95 192 6144 1.01174 0.372736 2.08486 25.0908 28.6885 28.7998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1300 0.000256 512 280 1680 66304 3.00768 1.77581 114.65 52.4843 172.063 172.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1980 6.4e-05 2048 300 1440 291424 35.6013 28.3566 1237.39 837.65 2139.11 2139.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1590 0.001024 4096 490 720 15960 2.72304 52.1162 123.668 178.549 178.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 570 0.000512 1024 220 432 8064 5.07507 1.63802 6.63136 51.9119 65.415 65.5421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1150 0.000512 4096 260 1392 32256 6.61507 203.459 209.5 419.619 419.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1370 0.000256 2048 450 5088 60928 9.37594 7.06765 858 209.342 1083.89 1083.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1770 0.000256 2048 220 1584 73304 7.09427 265.836 209.507 482.48 482.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1300 6.4e-05 4096 70 2064 301336 55.7732 2833.78 1676.11 4565.71 4565.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 2000 0.000256 4096 190 480 74592 13.994 163.144 419.004 596.187 596.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 470 0.001024 512 95 192 8064 1.00515 0.38336 1.75242 25.5539 28.832 28.9418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1300 0.000256 512 280 1680 66304 2.99296 1.77562 75.4789 52.5197 132.912 133.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1980 6.4e-05 2048 300 1440 291200 35.4682 28.3506 781.662 837.809 1683.4 1683.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1590 0.001024 4096 490 720 15904 2.72384 33.4011 123.74 159.909 159.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 570 0.000512 1024 220 432 7168 5.01926 1.58208 3.82541 50.7824 61.368 61.4977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1150 0.000512 4096 260 1392 32144 6.61098 128.554 209.199 344.406 344.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1370 0.000256 2048 450 5088 60928 9.3449 7.03693 542.496 209.49 768.469 768.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1770 0.000256 2048 220 1584 73248 7.04922 167.111 209.504 383.71 383.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1300 6.4e-05 4096 70 2064 301280 55.7783 1796.9 1676.26 3528.98 3529.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 2000 0.000256 4096 190 480 74480 13.9818 104.736 418.698 537.461 537.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 470 0.001024 512 95 192 7168 1.00506 0.376832 1.04346 25.2943 27.8498 27.9562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1300 0.000256 512 280 1680 65856 3.02912 1.77709 62.5114 52.5663 120.033 120.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1980 6.4e-05 2048 300 1440 290976 35.6044 28.3628 643.227 836.845 1544.14 1544.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1590 0.001024 4096 490 720 15792 2.71181 27.1063 123.342 153.204 153.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 570 0.000512 1024 220 432 5376 5.18893 1.58515 3.00758 50.8657 60.8058 60.9374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1150 0.000512 4096 260 1392 32088 6.60742 106.066 209.223 321.938 321.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1370 0.000256 2048 450 5088 60480 9.42237 7.04458 444.18 209.672 670.42 670.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1770 0.000256 2048 220 1584 73080 7.08109 137.368 209.234 353.724 353.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1300 6.4e-05 4096 70 2064 301224 55.7701 1475.4 1676.52 3207.74 3207.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 2000 0.000256 4096 190 480 74424 13.9851 85.8317 418.844 518.701 518.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 470 0.001024 512 95 192 6720 1.02307 0.380928 2.0591 25.3336 28.9242 29.0365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1300 0.000256 512 280 1680 64512 2.99072 1.75725 54.2025 52.0313 111.124 111.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1980 6.4e-05 2048 300 1440 290304 35.4648 28.2798 577.078 837.486 1478.41 1478.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1590 0.001024 4096 490 720 15680 2.7023 24.8525 123.103 150.701 150.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 570 0.000512 1024 220 432 3584 5.05242 1.51338 4.82259 48.5678 60.1094 60.2476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1150 0.000512 4096 260 1392 32032 6.61299 95.6479 209.345 311.648 311.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1370 0.000256 2048 450 5088 60032 9.25066 6.9871 397.427 207.542 621.308 621.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1770 0.000256 2048 220 1584 73024 7.05946 123.951 209.359 340.412 340.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1300 6.4e-05 4096 70 2064 301056 55.7667 1330.28 1676.69 3062.78 3062.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 2000 0.000256 4096 190 480 74368 13.9776 77.1092 419.008 510.137 510.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 470 0.001024 512 95 192 5376 1.00163 0.359936 1.76205 23.7272 26.9795 27.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1300 0.000256 512 280 1680 66048 2.99312 1.77158 108.424 52.4035 165.736 165.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1980 6.4e-05 2048 300 1440 291584 35.4589 28.2938 1201.68 837.809 2103.35 2103.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1590 0.001024 4096 490 720 15936 2.71155 50.2808 123.653 176.69 176.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 570 0.000512 1024 220 432 8192 5.10912 1.66762 6.07702 52.4342 65.4557 65.5809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1150 0.000512 4096 260 1392 32256 6.63142 196.531 209.538 412.745 412.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1370 0.000256 2048 450 5088 60672 9.32656 7.0127 805.155 209.014 1030.61 1030.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1770 0.000256 2048 220 1584 73280 7.07098 256.254 209.456 472.825 472.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1300 6.4e-05 4096 70 2064 301312 55.7664 2760.01 1675.95 4491.78 4491.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 2000 0.000256 4096 190 480 74560 13.9817 159.035 419.073 592.13 592.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 470 0.001024 512 95 192 8192 1.00995 0.387264 1.50282 25.6902 28.7249 28.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1300 0.000256 512 280 1680 65536 3.01651 1.77152 70.6843 52.4484 128.069 128.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1980 6.4e-05 2048 300 1440 291328 35.479 28.3124 779.145 838.019 1681.06 1681.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1590 0.001024 4096 490 720 15872 2.71565 33.2186 123.651 159.628 159.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 570 0.000512 1024 220 432 8192 5.12253 1.66947 4.23958 52.5223 63.7092 63.8406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1150 0.000512 4096 260 1392 32128 6.61299 128.723 209.198 344.577 344.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1370 0.000256 2048 450 5088 60416 9.35424 7.02589 511.347 209.19 737.02 737.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1770 0.000256 2048 220 1584 73216 7.05354 164.727 209.46 381.284 381.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1300 6.4e-05 4096 70 2064 301184 55.8026 1790.51 1675.65 3522.02 3522.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 2000 0.000256 4096 190 480 74496 13.9816 103.945 418.931 536.904 536.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 470 0.001024 512 95 192 7168 0.979616 0.373344 1.10765 23.9946 26.5829 26.6941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1300 0.000256 512 280 1680 64512 2.98717 1.75309 57.4276 51.8489 114.159 114.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1980 6.4e-05 2048 300 1440 291072 35.4677 28.4117 652.305 837.497 1553.78 1553.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1590 0.001024 4096 490 720 15744 2.71133 28.2296 124.342 155.326 155.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 570 0.000512 1024 220 432 6144 5.00474 1.56237 3.31411 49.9027 59.9449 60.0796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1150 0.000512 4096 260 1392 32064 6.61709 107.995 209.371 324.026 324.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1370 0.000256 2048 450 5088 59904 9.32928 6.99802 416.149 208.851 641.431 641.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1770 0.000256 2048 220 1584 73152 7.04963 138.019 209.639 354.752 354.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1300 6.4e-05 4096 70 2064 301056 55.7834 1495.04 1677.24 3228.11 3228.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 2000 0.000256 4096 190 480 74304 13.974 86.9551 418.591 519.562 519.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 470 0.001024 512 95 192 6144 1.01149 0.371008 0.957184 25.1023 27.5766 27.6889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1300 0.000256 512 280 1680 65536 3.01696 1.77469 53.0847 52.5353 110.56 110.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1980 6.4e-05 2048 300 1440 289792 35.4336 28.3601 572.192 835.609 1471.7 1471.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1590 0.001024 4096 490 720 15616 2.70131 24.6054 122.739 150.088 150.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 570 0.000512 1024 220 432 4096 5.18426 1.5617 2.99002 49.9469 59.8422 59.9767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1150 0.000512 4096 260 1392 32000 6.61734 95.3446 209.195 311.202 311.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1370 0.000256 2048 450 5088 60416 9.3776 7.05741 371.996 209.535 598.065 598.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1770 0.000256 2048 220 1584 72960 7.04483 121.481 209.12 337.69 337.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1300 6.4e-05 4096 70 2064 301056 55.7752 1320.13 1675.63 3051.59 3051.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 2000 0.000256 4096 190 480 74240 13.9793 76.5563 418.275 508.854 508.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 470 0.001024 512 95 192 6144 1.01632 0.374432 1.80742 25.1387 28.4668 28.5903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1300 0.000256 512 280 1680 66240 2.98989 1.77056 114.103 52.3612 171.37 171.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1980 6.4e-05 2048 300 1440 291456 35.6084 28.3476 1172.51 837.488 2074.07 2074.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1590 0.001024 4096 490 720 15912 2.71565 49.6798 124.548 176.986 177.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 570 0.000512 1024 220 432 6912 5.09242 1.61203 5.19814 51.2479 63.3108 63.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1150 0.000512 4096 260 1392 32256 6.62336 195.759 209.647 412.076 412.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1370 0.000256 2048 450 5088 61056 9.38352 7.06336 820.897 209.642 1047.1 1047.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1770 0.000256 2048 220 1584 73296 7.05126 253.411 209.528 470.036 470.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1300 6.4e-05 4096 70 2064 301320 55.7723 2732.37 1676.04 4464.23 4464.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 2000 0.000256 4096 190 480 74592 13.9838 156.858 419.072 589.956 590.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 470 0.001024 512 95 192 7488 1.00534 0.381152 1.51885 25.3933 28.4318 28.5452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1300 0.000256 512 280 1680 65664 2.97069 1.76064 80.0515 52.0224 136.951 137.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1980 6.4e-05 2048 300 1440 291456 35.4673 28.3285 817.369 837.671 1718.94 1719.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1590 0.001024 4096 490 720 15840 2.72141 35.138 123.563 161.466 161.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 570 0.000512 1024 220 432 4608 5.11392 1.55683 3.08787 49.7951 59.72 59.8493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1150 0.000512 4096 260 1392 32112 6.61299 135.383 209.194 351.234 351.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1370 0.000256 2048 450 5088 60480 9.3479 7.0615 564.064 209.054 789.629 789.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1770 0.000256 2048 220 1584 73152 7.04922 174.77 209.33 391.193 391.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1300 6.4e-05 4096 70 2064 301248 55.7805 1889.89 1676.01 3621.73 3621.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 2000 0.000256 4096 190 480 74448 13.9801 108.747 418.681 541.455 541.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 470 0.001024 512 95 192 6912 0.98848 0.37712 1.08886 24.0067 26.592 26.6997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1300 0.000256 512 280 1680 65664 3.02304 1.77562 68.4253 52.4596 125.83 125.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1980 6.4e-05 2048 300 1440 291168 35.5812 28.3542 691.514 837.078 1592.63 1592.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1590 0.001024 4096 490 720 15768 2.72013 30.4783 123.492 156.733 156.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 570 0.000512 1024 220 432 6912 5.12618 1.61382 3.96333 51.4339 62.2958 62.4251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1150 0.000512 4096 260 1392 31968 6.59661 114.637 208.796 330.071 330.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1370 0.000256 2048 450 5088 60480 9.37546 7.03533 479.501 209.237 705.252 705.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1770 0.000256 2048 220 1584 73008 7.07898 148.418 209.14 364.68 364.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1300 6.4e-05 4096 70 2064 301104 55.7773 1591.85 1675.76 3323.43 3323.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 2000 0.000256 4096 190 480 74304 13.9788 91.5144 418.415 523.951 524.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 470 0.001024 512 95 192 6912 1.02989 0.382048 1.10758 25.4894 28.1408 28.2516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1300 0.000256 512 280 1680 64512 2.9409 1.74112 64.013 51.3993 120.24 120.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1980 6.4e-05 2048 300 1440 291456 35.4263 28.3218 692.828 838.89 1595.57 1595.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1590 0.001024 4096 490 720 15552 2.70013 28.9041 122.9 154.549 154.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 570 0.000512 1024 220 432 4608 5.13254 1.56115 3.46781 50.0355 60.3611 60.4897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1150 0.000512 4096 260 1392 31968 6.61261 115.327 209.402 331.385 331.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1370 0.000256 2048 450 5088 59904 9.27824 6.964 476.33 208.103 700.778 700.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1770 0.000256 2048 220 1584 72864 7.05302 148.515 209.152 364.762 364.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1300 6.4e-05 4096 70 2064 300960 55.7811 1586.86 1677.09 3319.78 3319.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 2000 0.000256 4096 190 480 74304 13.9837 92.2542 419.15 525.43 525.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 470 0.001024 512 95 192 6912 0.998432 0.373024 1.32694 25.1722 28.0025 28.1152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1300 0.000256 512 280 1680 65920 2.9728 1.76397 113.311 52.1651 170.359 170.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1980 6.4e-05 2048 300 1440 291520 35.4816 28.4667 1163.69 838 2065.75 2065.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1590 0.001024 4096 490 720 15920 2.71088 49.2109 124.718 176.682 176.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 570 0.000512 1024 220 432 7680 5.0825 1.6296 5.6649 51.7808 64.3157 64.4444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1150 0.000512 4096 260 1392 32240 6.63142 194.411 209.572 410.658 410.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1370 0.000256 2048 450 5088 60800 9.31037 7.0103 808.225 208.923 1033.58 1033.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1770 0.000256 2048 220 1584 73280 7.05085 249.836 209.53 466.461 466.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1300 6.4e-05 4096 70 2064 301280 55.7745 2708.3 1676.1 4440.22 4440.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 2000 0.000256 4096 190 480 74560 13.9774 154.87 419.004 587.895 587.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 470 0.001024 512 95 192 7680 1.01069 0.386208 1.49251 25.5263 28.5433 28.6597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1300 0.000256 512 280 1680 65280 2.95629 1.75104 78.8697 51.7645 135.487 135.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1980 6.4e-05 2048 300 1440 291200 35.4292 28.341 832.309 837.895 1734.08 1734.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1590 0.001024 4096 490 720 15840 2.71978 35.2563 123.63 161.65 161.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 570 0.000512 1024 220 432 7680 5.08867 1.64218 4.60829 51.8684 63.3702 63.5044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1150 0.000512 4096 260 1392 32160 6.62733 137.904 209.494 354.069 354.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1370 0.000256 2048 450 5088 60160 9.29158 6.97795 570.778 208.196 795.348 795.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1770 0.000256 2048 220 1584 73120 7.05014 177.979 209.242 394.316 394.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1300 6.4e-05 4096 70 2064 301120 55.7867 1921.72 1675.08 3652.64 3652.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 2000 0.000256 4096 190 480 74400 13.9818 111.21 418.427 543.665 543.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 470 0.001024 512 95 192 7680 1.01757 0.387232 1.19914 25.5761 28.3111 28.4262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1300 0.000256 512 280 1680 65280 2.96032 1.75142 67.7726 51.8403 124.467 124.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1980 6.4e-05 2048 300 1440 290880 35.4874 28.3584 686.959 837.563 1588.48 1588.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1590 0.001024 4096 490 720 15600 2.69805 29.7027 122.745 155.19 155.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 570 0.000512 1024 220 432 7680 5.10259 1.64454 4.24874 51.9959 63.1546 63.2832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1150 0.000512 4096 260 1392 31920 6.59853 113.004 208.711 328.355 328.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1370 0.000256 2048 450 5088 60480 9.35414 7.03341 474.951 209.347 700.791 700.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1770 0.000256 2048 220 1584 72960 7.04461 146.883 209.113 363.082 363.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1300 6.4e-05 4096 70 2064 300960 55.7728 1577.73 1675.45 3309 3309.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 2000 0.000256 4096 190 480 74400 13.9795 91.6603 419.066 524.749 524.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 470 0.001024 512 95 192 7680 1.01856 0.386656 1.18573 25.6374 28.3617 28.4735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1300 0.000256 512 280 1680 64000 3.00387 1.75718 61.6967 51.9308 118.53 118.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1980 6.4e-05 2048 300 1440 289280 35.4383 28.2508 638.541 835.795 1538.13 1538.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1590 0.001024 4096 490 720 15680 2.71606 27.2357 123.507 153.501 153.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 570 0.000512 1024 220 432 5120 4.95194 1.51776 3.76269 48.6981 59.0909 59.2249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1150 0.000512 4096 260 1392 32000 6.62752 106.25 209.721 322.64 322.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1370 0.000256 2048 450 5088 58880 9.2712 6.93658 433.122 207.133 656.56 656.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1770 0.000256 2048 220 1584 72960 7.05277 137.367 209.465 353.929 353.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1300 6.4e-05 4096 70 2064 300800 55.7727 1468.9 1676 3200.71 3200.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 2000 0.000256 4096 190 480 74240 13.9753 85.8966 418.931 518.845 518.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 470 0.001024 512 95 192 5120 1.01357 0.36352 1.09856 23.7898 26.3989 26.5131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1300 0.000256 512 280 1700 66304 2.98998 1.7727 98.2613 52.561 155.729 155.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1980 6.4e-05 2048 300 1450 291456 35.4222 28.4515 1043.85 838.23 1946.06 1946.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1590 0.001024 4096 490 700 16064 2.72384 43.0305 123.856 169.653 169.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 570 0.000512 1024 220 450 7168 5.19245 1.66448 7.44147 52.4017 66.8552 66.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1150 0.000512 4096 260 1400 32256 6.62602 173.216 209.618 389.502 389.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1370 0.000256 2048 450 5100 60928 9.34486 7.04634 724.583 209.666 950.742 950.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1770 0.000256 2048 220 1600 73312 7.07139 226.654 209.69 443.459 443.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1300 6.4e-05 4096 70 2100 301152 55.7749 2442.05 1676.27 4174.13 4174.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 2000 0.000256 4096 190 500 74496 13.997 146.149 419.197 579.386 579.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 470 0.001024 512 95 200 7680 1.02262 0.386976 2.05408 25.6726 29.2666 29.3793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1300 0.000256 512 280 1700 66048 2.99741 1.76682 65.1341 52.4423 122.483 122.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1980 6.4e-05 2048 300 1450 291328 35.4803 28.2935 659.141 838.454 1561.48 1561.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1590 0.001024 4096 490 700 16000 2.71488 27.5783 124.608 154.945 155.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 570 0.000512 1024 220 450 7168 5.19677 1.66739 7.55021 52.474 67.0438 67.1826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1150 0.000512 4096 260 1400 32192 6.61894 109.83 209.566 326.057 326.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1370 0.000256 2048 450 5100 60672 9.3064 7.01581 456.206 209.176 681.807 681.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1770 0.000256 2048 220 1600 73280 7.09437 142.542 209.755 359.436 359.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1300 6.4e-05 4096 70 2100 301120 55.7691 1548.97 1677.24 3282.03 3282.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 2000 0.000256 4096 190 500 74432 13.9858 262.263 419.402 695.694 695.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 470 0.001024 512 95 200 7680 1.02442 0.389568 2.04698 25.7012 29.2928 29.4034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1300 0.000256 512 280 1700 65280 3.0001 1.76538 54.0497 52.2952 111.255 111.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1980 6.4e-05 2048 300 1450 291072 35.4474 28.416 541.676 838.376 1444.01 1444.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1590 0.001024 4096 490 700 15936 2.71418 22.956 124.545 150.258 150.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 570 0.000512 1024 220 450 6144 5.20966 1.6368 6.53888 51.8417 65.3824 65.5229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1150 0.000512 4096 260 1400 32160 6.61098 90.6022 209.607 306.862 306.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1370 0.000256 2048 450 5100 60672 9.33651 7.03722 376.408 209.647 602.547 602.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1770 0.000256 2048 220 1600 73248 7.06064 117.48 209.792 334.374 334.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1300 6.4e-05 4096 70 2100 301056 55.7738 1268.5 1677.41 3001.75 3001.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 2000 0.000256 4096 190 500 74400 13.982 262.738 419.451 696.213 696.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 470 0.001024 512 95 200 6912 1.02739 0.386144 1.89917 25.5507 28.991 29.1081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1300 0.000256 512 280 1700 66240 3.01155 1.77747 92.6687 52.5589 150.161 150.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1980 6.4e-05 2048 300 1450 291360 35.6412 28.4037 967.839 837.768 1869.76 1869.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1590 0.001024 4096 490 700 16080 2.72822 40.0644 124.16 166.996 167.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 570 0.000512 1024 220 450 6400 5.19338 1.62816 6.17728 51.7186 64.8727 65.0088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1150 0.000512 4096 260 1400 32240 6.6216 160.442 209.535 376.643 376.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1370 0.000256 2048 450 5100 60960 9.38646 7.09926 674.151 209.641 900.384 900.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1770 0.000256 2048 220 1600 73280 7.05741 208.908 209.53 425.54 425.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1300 6.4e-05 4096 70 2100 301160 55.7609 2271.92 1676.06 4003.79 4003.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 2000 0.000256 4096 190 500 74480 13.9847 133.333 419.089 566.451 566.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 470 0.001024 512 95 200 7360 1.01693 0.384128 1.8423 25.4996 28.8712 28.9816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1300 0.000256 512 280 1700 65280 2.98598 1.7631 60.2349 52.2014 117.333 117.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1980 6.4e-05 2048 300 1450 291200 35.495 28.3238 622.286 838.788 1525 1525.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1590 0.001024 4096 490 700 16000 2.71971 26.295 124.989 154.047 154.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 570 0.000512 1024 220 450 6400 5.19136 1.63229 6.03613 51.8193 64.8359 64.9816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1150 0.000512 4096 260 1400 32160 6.61094 103.545 209.502 319.703 319.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1370 0.000256 2048 450 5100 60480 9.32794 7.01024 430.266 209.069 655.781 655.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1770 0.000256 2048 220 1600 73200 7.05686 134.467 209.601 351.169 351.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1300 6.4e-05 4096 70 2100 301120 55.7815 1457.75 1678.04 3191.62 3191.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 2000 0.000256 4096 190 500 74400 13.9855 85.9955 419.317 519.344 519.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 470 0.001024 512 95 200 7040 1.02608 0.387744 1.76083 25.5397 28.8442 28.9587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1300 0.000256 512 280 1700 65280 3.02704 1.76966 50.531 52.4347 107.906 108.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1980 6.4e-05 2048 300 1450 290880 35.5949 28.3673 517.983 837.718 1419.77 1419.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1590 0.001024 4096 490 700 15960 2.7192 21.9277 123.711 148.401 148.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 570 0.000512 1024 220 450 5760 5.25581 1.63248 5.54739 51.8596 64.4511 64.5919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1150 0.000512 4096 260 1400 32160 6.62893 86.5212 209.686 302.877 302.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1370 0.000256 2048 450 5100 60480 9.3737 7.03565 358.724 209.148 584.389 584.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1770 0.000256 2048 220 1600 73200 7.04736 112.432 209.676 329.196 329.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1300 6.4e-05 4096 70 2100 301080 55.7752 1210.84 1677.26 2943.92 2943.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 2000 0.000256 4096 190 500 74400 13.9892 71.8504 419.476 505.358 505.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 470 0.001024 512 95 200 6720 1.0393 0.384544 1.65808 25.5647 28.7737 28.8875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1300 0.000256 512 280 1700 64000 2.98602 1.75104 43.7767 51.7809 100.438 100.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1980 6.4e-05 2048 300 1450 291200 35.4363 28.2974 445.185 838.108 1347.13 1347.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1590 0.001024 4096 490 700 15840 2.70685 18.9483 124.319 146.018 146.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 570 0.000512 1024 220 450 5120 5.29552 1.6425 5.19146 51.8769 64.162 64.3011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1150 0.000512 4096 260 1400 32000 6.59418 74.2728 208.899 289.808 289.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1370 0.000256 2048 450 5100 60160 9.29635 6.97933 307.102 208.253 531.735 531.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1770 0.000256 2048 220 1600 73120 7.06109 96.5448 209.43 313.082 313.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1300 6.4e-05 4096 70 2100 300960 55.7834 1046.79 1675.67 2778.29 2778.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 2000 0.000256 4096 190 500 74240 13.9799 235.842 418.447 668.313 668.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 470 0.001024 512 95 200 6400 1.04634 0.388544 1.6072 25.583 28.7587 28.8668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1300 0.000256 512 280 1700 66048 2.98851 1.77619 119.179 52.4762 176.561 176.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1980 6.4e-05 2048 300 1450 291456 35.482 28.3996 1321.03 837.943 2222.96 2223.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1590 0.001024 4096 490 700 16032 2.7136 54.0365 123.564 180.356 180.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 570 0.000512 1024 220 450 6144 5.20941 1.63459 5.24394 51.7292 63.9809 64.1106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1150 0.000512 4096 260 1400 32208 6.62026 217.303 209.4 433.367 433.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1370 0.000256 2048 450 5100 60864 9.35114 7.06794 914.984 209.32 1140.83 1140.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1770 0.000256 2048 220 1600 73296 7.07702 286.435 209.592 503.148 503.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1300 6.4e-05 4096 70 2100 301152 55.7957 3079.54 1676.02 4811.41 4811.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 2000 0.000256 4096 190 500 74448 13.9797 181.122 418.942 614.088 614.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 470 0.001024 512 95 200 7296 1.01805 0.384768 2.45894 25.5067 29.4972 29.6132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1300 0.000256 512 280 1700 65280 2.99248 1.76685 76.3222 52.2615 133.484 133.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1980 6.4e-05 2048 300 1450 291072 35.4197 28.3692 821.404 837.716 1723.01 1723.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1590 0.001024 4096 490 700 15936 2.71597 34.4904 123.249 160.502 160.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 570 0.000512 1024 220 450 6144 5.2119 1.63504 3.52202 51.802 62.3293 62.4556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1150 0.000512 4096 260 1400 32160 6.60832 135.933 209.446 352.03 352.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1370 0.000256 2048 450 5100 60672 9.32672 7.03078 568.447 209.479 794.387 794.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1770 0.000256 2048 220 1600 73248 7.0615 177.639 209.814 394.559 394.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1300 6.4e-05 4096 70 2100 301056 55.7737 1911.58 1676.08 3643.48 3643.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 2000 0.000256 4096 190 500 74400 13.9818 112.701 419.029 545.758 545.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 470 0.001024 512 95 200 6912 1.02934 0.384064 2.14045 25.5384 29.2224 29.3379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1300 0.000256 512 280 1700 64512 2.99814 1.76093 63.1713 52.0703 120.148 120.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1980 6.4e-05 2048 300 1450 290880 35.4824 28.3464 669.194 838.422 1571.56 1571.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1590 0.001024 4096 490 700 15840 2.70534 27.6009 124.19 154.54 154.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 570 0.000512 1024 220 450 4608 5.12259 1.55693 6.39066 49.8399 63.0674 63.2139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1150 0.000512 4096 260 1400 32112 6.61504 111.399 209.582 327.641 327.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1370 0.000256 2048 450 5100 60480 9.3408 7.03914 462.724 209.24 688.446 688.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1770 0.000256 2048 220 1600 73152 7.05536 144.787 209.651 361.536 361.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1300 6.4e-05 4096 70 2100 300960 55.7743 1558.39 1677.67 3291.88 3291.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 2000 0.000256 4096 190 500 74304 13.9834 92.4262 419.049 525.504 525.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 470 0.001024 512 95 200 5760 1.0209 0.369664 2.16403 24.0188 27.7032 27.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1300 0.000256 512 280 1700 64512 2.99258 1.75107 54.9672 51.8066 111.666 111.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1980 6.4e-05 2048 300 1450 290304 35.5138 28.3299 568.353 836.792 1469.1 1469.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1590 0.001024 4096 490 700 15744 2.70208 23.1589 122.679 148.585 148.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 570 0.000512 1024 220 450 3072 5.24752 1.55853 4.4136 49.8625 61.2384 61.3724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1150 0.000512 4096 260 1400 32064 6.61677 94.3247 209.406 310.391 310.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1370 0.000256 2048 450 5100 59904 9.34179 7.02723 390.141 208.677 615.298 615.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1770 0.000256 2048 220 1600 73152 7.12294 123.322 209.59 340.079 340.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1300 6.4e-05 4096 70 2100 300864 55.7758 1326.12 1675.66 3057.6 3057.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 2000 0.000256 4096 190 500 74304 13.9887 78.0186 419.013 511.064 511.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 470 0.001024 512 95 200 6144 1.00992 0.372736 2.08614 25.0898 28.693 28.8051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1300 0.000256 512 280 1700 66304 3.01206 1.77706 113.567 52.4711 170.972 171.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1980 6.4e-05 2048 300 1450 291200 35.6181 28.3832 1210.24 837.438 2111.79 2111.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1590 0.001024 4096 490 700 16016 2.71936 49.1989 123.423 175.384 175.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 570 0.000512 1024 220 450 6272 5.22797 1.6409 5.24138 51.8996 64.1732 64.3052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1150 0.000512 4096 260 1400 32200 6.61725 198.087 209.607 414.358 414.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1370 0.000256 2048 450 5100 60704 9.39562 7.04662 836.122 209.285 1061.96 1062.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1770 0.000256 2048 220 1600 73248 7.10211 262.169 209.439 478.756 478.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1300 6.4e-05 4096 70 2100 301112 55.7732 2826.51 1675.51 4557.84 4557.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 2000 0.000256 4096 190 500 74424 13.9863 166.228 418.769 599.029 599.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 470 0.001024 512 95 200 7616 1.01872 0.38608 1.4456 25.5537 28.5362 28.6454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1300 0.000256 512 280 1700 66304 2.98762 1.77453 75.3514 52.5666 132.824 132.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1980 6.4e-05 2048 300 1450 291200 35.4881 28.4058 769.301 838.488 1671.79 1671.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1590 0.001024 4096 490 700 15904 2.70746 32.039 124.353 159.141 159.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 570 0.000512 1024 220 450 5376 5.16432 1.58512 3.35213 50.8273 61.092 61.2187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1150 0.000512 4096 260 1400 32144 6.60685 127.224 209.581 343.457 343.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1370 0.000256 2048 450 5100 60480 9.37594 7.1721 529.711 209.666 756.033 756.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1770 0.000256 2048 220 1600 73136 7.09568 165.525 209.508 382.17 382.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1300 6.4e-05 4096 70 2100 301056 55.7711 1796.2 1677.7 3529.72 3529.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 2000 0.000256 4096 190 500 74368 13.9798 106.892 419.276 540.19 540.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 470 0.001024 512 95 200 7168 1.00554 0.381888 1.06147 25.3059 27.8884 28.0023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1300 0.000256 512 280 1700 65856 3.02694 1.77565 62.291 52.5575 119.791 119.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1980 6.4e-05 2048 300 1450 290304 35.6547 28.3404 628.959 836.728 1529.79 1529.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1590 0.001024 4096 490 700 15792 2.70336 26.2492 122.81 151.807 151.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 570 0.000512 1024 220 450 5376 5.19123 1.584 3.0624 50.8595 60.8611 60.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1150 0.000512 4096 260 1400 32088 6.61616 104.221 209.404 320.285 320.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1370 0.000256 2048 450 5100 60480 9.41008 7.09622 435.862 209.638 662.117 662.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1770 0.000256 2048 220 1600 73080 7.07187 136.184 209.331 352.633 352.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1300 6.4e-05 4096 70 2100 300888 55.7793 1468.52 1675.25 3199.6 3199.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 2000 0.000256 4096 190 500 74256 13.9853 87.2489 418.72 519.998 520.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 470 0.001024 512 95 200 6720 1.02173 0.376832 2.06934 25.3272 28.921 29.0489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1300 0.000256 512 280 1700 64512 2.99245 1.75318 53.9789 51.9932 110.862 110.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1980 6.4e-05 2048 300 1450 290304 35.4732 28.2871 566.628 836.881 1467.37 1467.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1590 0.001024 4096 490 700 15680 2.70141 23.7816 122.505 149.032 149.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 570 0.000512 1024 220 450 3584 5.05363 1.51427 4.87117 48.5336 60.1298 60.2678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1150 0.000512 4096 260 1400 32032 6.61299 94.0358 209.4 310.093 310.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1370 0.000256 2048 450 5100 59136 9.28816 6.9591 383.627 207.387 607.366 607.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1770 0.000256 2048 220 1600 73024 7.05181 122.717 209.334 339.146 339.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1300 6.4e-05 4096 70 2100 300832 55.7714 1326.61 1675.29 3057.73 3057.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 2000 0.000256 4096 190 500 74144 13.9814 78.5993 418.259 510.882 510.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 470 0.001024 512 95 200 5376 0.999424 0.360672 1.78118 23.7181 26.9933 27.1037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1300 0.000256 512 280 1700 66048 2.99424 1.77091 108.556 52.4505 165.915 166.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1980 6.4e-05 2048 300 1450 291328 35.4722 28.3834 1202.58 838.621 2105.16 2105.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1590 0.001024 4096 490 700 16000 2.71565 49.6128 123.572 175.944 176.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 570 0.000512 1024 220 450 7168 5.20218 1.66707 5.82045 52.4831 65.3333 65.4659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1150 0.000512 4096 260 1400 32192 6.61072 198.775 209.601 415.03 415.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1370 0.000256 2048 450 5100 60672 9.33274 7.01606 808.192 209.211 1033.86 1033.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1770 0.000256 2048 220 1600 73280 7.06102 259.302 209.787 476.193 476.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1300 6.4e-05 4096 70 2100 301120 55.7707 2803.94 1678.17 4537.93 4537.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 2000 0.000256 4096 190 500 74432 13.9784 165.908 419.341 599.274 599.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 470 0.001024 512 95 200 7680 1.02384 0.388448 1.54819 25.6998 28.7926 28.9085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1300 0.000256 512 280 1700 65536 3.01459 1.77091 72.0461 52.4949 129.476 129.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1980 6.4e-05 2048 300 1450 291328 35.4532 28.289 781.115 838.799 1683.76 1683.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1590 0.001024 4096 490 700 15872 2.70832 32.3772 124.288 159.416 159.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 570 0.000512 1024 220 450 6144 5.29818 1.67322 3.78298 52.5786 63.4949 63.6267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1150 0.000512 4096 260 1400 32128 6.61504 129.565 209.601 345.824 345.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1370 0.000256 2048 450 5100 60416 9.36589 7.02829 522.743 209.387 748.626 748.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1770 0.000256 2048 220 1600 73216 7.07379 167.465 209.786 384.368 384.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1300 6.4e-05 4096 70 2100 301056 55.7838 1815.01 1677.56 3548.4 3548.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 2000 0.000256 4096 190 500 74368 13.9828 107.696 419.346 541.067 541.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 470 0.001024 512 95 200 6144 1.00493 0.37888 1.00118 24.0042 26.5232 26.6355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1300 0.000256 512 280 1700 64512 2.99331 1.74899 59.7115 51.8498 116.445 116.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1980 6.4e-05 2048 300 1450 290304 35.4997 28.3077 659.231 837.688 1560.83 1560.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1590 0.001024 4096 490 700 15744 2.69917 26.9252 122.77 152.436 152.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 570 0.000512 1024 220 450 3072 5.24979 1.56134 2.69373 49.912 59.5761 59.7073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1150 0.000512 4096 260 1400 32064 6.608 109.483 209.586 325.718 325.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1370 0.000256 2048 450 5100 59904 9.3247 7.01024 430.14 208.847 655.423 655.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1770 0.000256 2048 220 1600 73152 7.07914 141.441 209.769 358.332 358.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1300 6.4e-05 4096 70 2100 300864 55.7762 1540.71 1677.23 3273.77 3273.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 2000 0.000256 4096 190 500 74304 13.9802 91.0479 431.123 536.197 536.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 470 0.001024 512 95 200 6144 1.0128 0.370688 1.02365 25.1017 27.636 27.7504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1300 0.000256 512 280 1700 65536 3.0241 1.76925 54.4436 52.5312 111.91 112.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1980 6.4e-05 2048 300 1450 289792 35.4282 28.2544 581.798 835.562 1481.15 1481.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1590 0.001024 4096 490 700 15616 2.6913 24.1523 122.224 149.112 149.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 570 0.000512 1024 220 450 4096 5.17824 1.56256 3.19053 49.9473 60.0408 60.1726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1150 0.000512 4096 260 1400 32000 6.61574 97.3478 209.402 313.409 313.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1370 0.000256 2048 450 5100 60416 9.37158 7.06538 377.791 209.523 603.857 603.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1770 0.000256 2048 220 1600 72960 7.04512 124.68 209.246 341.014 341.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1300 6.4e-05 4096 70 2100 300800 55.7619 1368.86 1675.27 3099.94 3100.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 2000 0.000256 4096 190 500 74240 13.9776 81.113 424.345 519.481 519.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 470 0.001024 512 95 200 6144 1.01635 0.372576 1.87498 25.13 28.5216 28.6396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1300 0.000256 512 280 1700 65664 3.00387 1.77357 118.984 52.3661 176.273 176.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1980 6.4e-05 2048 300 1450 291168 35.593 28.4621 1227.35 837.484 2129 2129.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1590 0.001024 4096 490 700 15984 2.72589 50.7634 123.713 177.247 177.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 570 0.000512 1024 220 450 5760 5.19597 1.61021 5.0199 51.2464 63.2358 63.3667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1150 0.000512 4096 260 1400 32184 6.61168 204.399 209.463 420.519 420.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1370 0.000256 2048 450 5100 60768 9.40237 7.06275 852.729 209.635 1078.94 1079.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1770 0.000256 2048 220 1600 73224 7.05514 265.696 209.462 482.256 482.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1300 6.4e-05 4096 70 2100 301104 55.7579 2885.26 1676.89 4617.96 4618.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 2000 0.000256 4096 190 500 74448 13.9919 169.025 419.068 602.13 602.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 470 0.001024 512 95 200 6912 1.02026 0.380448 1.48576 25.3965 28.4174 28.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1300 0.000256 512 280 1700 64512 2.98915 1.76086 82.6349 52.0157 139.544 139.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1980 6.4e-05 2048 300 1450 290880 35.4791 28.3791 872.178 837.508 1773.65 1773.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1590 0.001024 4096 490 700 15840 2.70336 36.1738 124.084 163.005 163.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 570 0.000512 1024 220 450 4608 5.11242 1.55619 3.35677 49.7842 59.9684 60.0971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1150 0.000512 4096 260 1400 32112 6.61504 145.146 209.356 361.161 361.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1370 0.000256 2048 450 5100 60480 9.34122 7.02656 604.518 209.013 830.001 830.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1770 0.000256 2048 220 1600 73152 7.08982 188.643 209.411 405.188 405.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1300 6.4e-05 4096 70 2100 300960 55.7937 2049.75 1675.16 3780.74 3780.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 2000 0.000256 4096 190 500 74304 13.9821 120.461 418.591 553.079 553.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 470 0.001024 512 95 200 5760 1.02173 0.370688 1.17926 24.0042 26.7112 26.8215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1300 0.000256 512 280 1700 65664 3.0209 1.77667 71.5728 52.5084 129.028 129.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1980 6.4e-05 2048 300 1450 290304 35.5954 28.3748 716.971 837.923 1618.97 1619.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1590 0.001024 4096 490 700 15768 2.70336 30.634 123.071 156.45 156.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 570 0.000512 1024 220 450 3456 5.41597 1.61117 3.08218 51.4845 61.7523 61.8742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1150 0.000512 4096 260 1400 31968 6.60205 119.777 209.22 335.644 335.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1370 0.000256 2048 450 5100 60480 9.3912 7.03853 499.002 209.452 724.991 725.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1770 0.000256 2048 220 1600 73008 7.06467 155.744 209.475 372.327 372.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1300 6.4e-05 4096 70 2100 300888 55.7902 1687.22 1677.77 3420.83 3420.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 2000 0.000256 4096 190 500 74304 13.9878 99.6666 419.535 533.233 533.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 470 0.001024 512 95 200 6912 1.03043 0.382848 1.17254 25.5023 28.2183 28.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1300 0.000256 512 280 1700 62208 3.00138 1.74294 63.0024 51.3916 119.285 119.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1980 6.4e-05 2048 300 1450 290304 35.4802 28.3113 682.592 838.779 1585.27 1585.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1590 0.001024 4096 490 700 15552 2.68698 29.6269 122.378 154.735 154.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 570 0.000512 1024 220 450 4608 5.13731 1.56262 3.72461 50.0293 60.6169 60.7496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1150 0.000512 4096 260 1400 31968 6.61827 113.511 209.582 329.754 329.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1370 0.000256 2048 450 5100 59904 9.28045 6.96864 468.014 208.072 692.44 692.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1770 0.000256 2048 220 1600 72864 7.05741 147.851 209.258 364.209 364.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1300 6.4e-05 4096 70 2100 300672 55.7741 1590.93 1676.19 3322.93 3322.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 2000 0.000256 4096 190 500 74016 13.9715 93.7615 418.268 526.043 526.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 470 0.001024 512 95 200 4608 1.05856 0.372736 1.09398 25.1654 27.822 27.9374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1300 0.000256 512 280 1700 63360 3.09606 1.77562 61.6666 52.5619 119.244 119.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1980 6.4e-05 2048 300 1450 289440 35.5646 28.418 622.61 835.284 1521.98 1522.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1590 0.001024 4096 490 700 15480 2.68944 25.6512 122.073 150.458 150.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 18 50 570 0.000512 1024 220 450 0 1.4584 0.005024 46.9558 48.5012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1150 0.000512 4096 260 1400 31680 8.01146 103.924 255.229 367.289 318.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1370 0.000256 2048 450 5100 60480 9.41062 7.11901 434.572 209.666 660.871 660.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1770 0.000256 2048 220 1600 72720 7.02874 135.256 208.907 351.235 351.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1300 6.4e-05 4096 70 2100 300600 55.7834 1450.59 1674.98 3181.4 3181.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 2000 0.000256 4096 190 500 74160 13.9919 87.1755 419.188 520.401 520.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 470 0.001024 512 95 200 2880 1.03386 0.357856 1.44374 23.383 26.3441 26.4602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1300 0.000256 512 280 1700 65280 2.99139 1.76138 113.819 52.1904 170.908 171.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1980 6.4e-05 2048 300 1450 291200 35.502 28.3819 1190.33 838.488 2092.8 2092.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1590 0.001024 4096 490 700 16000 2.71587 49.3957 124.695 176.851 176.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 570 0.000512 1024 220 450 6400 5.18659 1.62554 5.32048 51.8105 64.1026 64.2298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1150 0.000512 4096 260 1400 32160 6.61981 197.104 209.472 413.24 413.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1370 0.000256 2048 450 5100 60480 9.33558 7.03443 821.301 209.04 1046.82 1046.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1770 0.000256 2048 220 1600 73200 7.05126 258.731 209.574 475.398 475.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1300 6.4e-05 4096 70 2100 301120 55.7675 2792.89 1677.85 4526.56 4526.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 2000 0.000256 4096 190 500 74400 13.982 164.495 419.174 597.694 597.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 470 0.001024 512 95 200 7040 1.02883 0.384608 1.53296 25.539 28.6145 28.7236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1300 0.000256 512 280 1700 64000 2.98525 1.75104 80.4187 51.7794 137.079 137.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1980 6.4e-05 2048 300 1450 291200 35.4219 28.3177 821.367 838.076 1723.29 1723.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1590 0.001024 4096 490 700 15840 2.70595 34.5517 124.196 161.497 161.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 570 0.000512 1024 220 450 5120 5.30326 1.64179 3.48698 51.8779 62.4724 62.6033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1150 0.000512 4096 260 1400 32000 6.59674 136.473 208.89 352.002 352.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1370 0.000256 2048 450 5100 60160 9.29149 6.99424 563.968 208.245 788.603 788.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1770 0.000256 2048 220 1600 73120 7.10861 177.49 209.425 394.067 394.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1300 6.4e-05 4096 70 2100 300960 55.777 1911.75 1675.62 3643.2 3643.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 2000 0.000256 4096 190 500 74240 13.9781 113.204 418.428 545.653 545.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 470 0.001024 512 95 200 6400 1.04822 0.385248 1.20285 25.5824 28.3452 28.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1300 0.000256 512 280 1700 63360 3.00394 1.75162 67.4388 51.8349 124.169 124.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1980 6.4e-05 2048 300 1450 290880 35.4768 28.3177 696.449 837.48 1597.83 1597.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1590 0.001024 4096 490 700 15840 2.71565 29.184 124.548 156.489 156.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 570 0.000512 1024 220 450 3840 5.43149 1.64662 3.21293 51.9846 62.436 62.5628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1150 0.000512 4096 260 1400 31920 6.59706 115.466 208.894 331.001 331.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1370 0.000256 2048 450 5100 60480 9.36774 7.02874 481.26 209.322 707.078 707.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1770 0.000256 2048 220 1600 72960 7.04902 150.103 209.215 366.41 366.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1300 6.4e-05 4096 70 2100 300960 55.7914 1645.18 1676.09 3377.11 3377.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 2000 0.000256 4096 190 500 74160 13.9773 96.3428 418.504 528.866 528.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 470 0.001024 512 95 200 5760 1.0672 0.385024 1.23005 25.6316 28.4459 28.5553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1300 0.000256 512 280 1700 64000 3.01005 1.75328 63.6087 51.8912 120.41 120.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1980 6.4e-05 2048 300 1450 289280 35.4383 28.5815 639.062 835.171 1538.36 1538.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1590 0.001024 4096 490 700 15680 2.70906 28.1726 122.913 153.839 153.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 50 570 0.000512 1024 220 450 0 1.51757 0.005536 48.6154 50.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1150 0.000512 4096 260 1400 31680 8.0751 106.048 256.669 370.917 320.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1370 0.000256 2048 450 5100 58880 9.26634 6.94035 433.363 206.977 656.648 656.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1770 0.000256 2048 220 1600 72960 7.05331 138.685 209.433 355.214 355.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1300 6.4e-05 4096 70 2100 300800 55.767 1495.42 1675.79 3227.02 3227.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 2000 0.000256 4096 190 500 73920 13.9628 88.7155 417.711 520.434 520.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 470 0.001024 512 95 200 5120 1.0145 0.36304 1.14509 23.7796 26.436 26.5569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1300 0.000256 512 280 1700 64000 3.00173 1.75728 64.1072 51.9431 120.953 121.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1980 6.4e-05 2048 300 1450 289600 35.5583 28.4021 614.344 837.905 1516.31 1516.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1590 0.001024 4096 490 700 15600 2.70541 26.8395 124.201 153.788 153.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 570 0.000512 1024 220 450 6400 5.23613 1.64717 4.65014 52.203 63.8982 64.0266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1150 0.000512 4096 260 1400 31600 6.54941 102.036 208.04 316.669 316.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1370 0.000256 2048 450 5100 59200 9.27347 6.95978 418.77 207.182 642.289 642.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1770 0.000256 2048 220 1600 72800 7.10042 132.786 209.212 349.144 349.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1300 6.4e-05 4096 70 2100 300800 55.7827 1441.79 1676.14 3173.77 3173.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 2000 0.000256 4096 190 500 74000 13.9794 86.0386 418.517 518.577 518.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 470 0.001024 512 95 200 3200 0.948384 0.328608 1.20765 21.5073 24.1265 24.2341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1300 0.000256 512 280 1680 66560 2.98406 1.77334 91.5955 52.6031 149.097 149.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1980 6.4e-05 2048 300 1440 291328 35.4596 28.3979 962.539 838.896 1865.4 1865.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1590 0.001024 4096 490 720 15968 2.71888 40.8611 124.07 167.693 167.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 570 0.000512 1024 220 420 7680 5.15578 1.66362 6.56493 52.4414 65.9782 66.1131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1150 0.000512 4096 260 1440 32064 6.62323 162.575 209.784 379.026 379.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1370 0.000256 2048 450 5100 61056 9.33898 7.07174 666.027 209.816 892.357 892.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1770 0.000256 2048 220 1560 73440 7.06688 202.447 209.807 419.363 419.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1300 6.4e-05 4096 70 2100 301152 55.7732 2252.48 1678.16 3986.46 3986.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 2000 0.000256 4096 190 480 74624 13.9808 128.631 419.437 562.09 562.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 470 0.001024 512 95 240 5376 1.08016 0.38912 1.5895 25.6787 28.8637 28.9751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1300 0.000256 512 280 1680 66048 2.99606 1.76947 59.524 52.4507 116.889 117.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1980 6.4e-05 2048 300 1440 291072 35.4851 28.3771 630.665 838.623 1533.26 1533.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1590 0.001024 4096 490 720 15936 2.71811 26.726 123.909 153.398 153.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 570 0.000512 1024 220 420 7168 5.19843 1.66557 6.24947 52.4842 65.7536 65.8885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1150 0.000512 4096 260 1440 32000 6.61261 106.908 209.61 323.174 323.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1370 0.000256 2048 450 5100 60672 9.32256 7.01936 434.046 209.211 659.705 659.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1770 0.000256 2048 220 1560 73408 7.12499 132.518 209.812 349.499 349.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1300 6.4e-05 4096 70 2100 301120 55.7687 1466.88 1677.57 3200.26 3200.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 2000 0.000256 4096 190 480 74560 13.9796 226.359 419.373 659.756 659.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 470 0.001024 512 95 240 5120 1.10752 0.391072 1.52848 25.7043 28.8659 28.9748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1300 0.000256 512 280 1680 66048 2.98243 1.76589 49.7252 52.7626 107.381 107.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1980 6.4e-05 2048 300 1440 291072 35.455 28.332 510.392 845.788 1420.08 1420.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1590 0.001024 4096 490 720 15840 2.71405 22.0692 124.354 149.181 149.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 570 0.000512 1024 220 420 6144 5.20851 1.6367 5.53898 52.3024 64.8444 64.9826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1150 0.000512 4096 260 1440 31968 6.61811 86.315 211.464 304.442 304.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1370 0.000256 2048 450 5100 60672 9.33642 7.0287 351.958 211.5 579.926 580.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1770 0.000256 2048 220 1560 73344 7.05635 107.357 211.581 326.038 326.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1300 6.4e-05 4096 70 2100 301056 55.763 1186.75 1692.25 2934.81 2934.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 2000 0.000256 4096 190 480 74496 13.9889 225.747 422.84 662.618 662.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 470 0.001024 512 95 240 4608 1.10829 0.388896 1.41757 25.6565 28.7027 28.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1300 0.000256 512 280 1680 65536 3.01286 1.76947 43.5893 52.4892 101.001 101.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1980 6.4e-05 2048 300 1440 290816 35.4652 28.3479 443.437 838.702 1346.06 1346.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1590 0.001024 4096 490 720 15872 2.7257 18.8822 124.29 145.94 145.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 570 0.000512 1024 220 420 6144 5.29802 1.66803 5.40579 52.5636 65.091 65.2288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1150 0.000512 4096 260 1440 31872 6.59878 75.0598 209.242 290.944 290.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1370 0.000256 2048 450 5100 60416 9.35546 7.02486 304.926 209.364 530.789 530.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1770 0.000256 2048 220 1560 73344 7.17005 93.4699 209.784 310.466 310.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1300 6.4e-05 4096 70 2100 301056 55.7796 1031.96 1677.38 2765.18 2765.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 2000 0.000256 4096 190 480 74496 13.9838 225.894 419.22 659.141 659.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 470 0.001024 512 95 240 4096 1.05526 0.371968 1.23699 24.0124 26.8049 26.9254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1300 0.000256 512 280 1680 66560 3.00195 1.77766 117.785 52.6092 175.322 175.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1980 6.4e-05 2048 300 1440 291200 35.5973 28.5294 1329.45 838.548 2232.23 2232.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1590 0.001024 4096 490 720 15960 2.7184 55.7126 123.757 182.233 182.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 570 0.000512 1024 220 420 7040 5.14672 1.63155 8.97504 51.7667 67.6717 67.8154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1150 0.000512 4096 260 1440 32040 6.62131 222.203 209.695 438.564 438.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1370 0.000256 2048 450 5100 61120 9.38787 7.07789 919.249 209.855 1145.68 1145.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1770 0.000256 2048 220 1560 73400 7.10342 279.712 210.289 497.146 497.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1300 6.4e-05 4096 70 2100 301160 55.773 3078.16 1677.66 4811.64 4811.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 2000 0.000256 4096 190 480 74600 13.9804 174.472 419.359 607.858 607.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 470 0.001024 512 95 240 5120 1.07414 0.382592 2.0007 25.514 29.0993 29.2126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1300 0.000256 512 280 1680 65920 2.96886 1.76275 75.6676 52.1907 132.732 132.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1980 6.4e-05 2048 300 1440 291200 35.4999 28.3203 826.843 838.439 1729.21 1729.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1590 0.001024 4096 490 720 15920 2.71949 35.4937 124.774 163.03 163.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 570 0.000512 1024 220 420 6400 5.18938 1.63226 7.78989 51.8073 66.5729 66.7092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1150 0.000512 4096 260 1440 32000 6.61901 139.889 209.834 356.385 356.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1370 0.000256 2048 450 5100 60800 9.31197 7.10032 569.416 209.025 794.955 795.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1770 0.000256 2048 220 1560 73360 7.0593 173.406 209.668 390.176 390.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1300 6.4e-05 4096 70 2100 301120 55.7732 1912.8 1677.8 3646.42 3646.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 2000 0.000256 4096 190 480 74560 13.9756 108.701 419.23 541.951 542.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 470 0.001024 512 95 240 5120 1.07619 0.385024 2.19888 25.5374 29.3239 29.4354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1300 0.000256 512 280 1680 66240 3.00419 1.77248 63.7871 52.3956 121.105 121.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1980 6.4e-05 2048 300 1440 290880 35.5897 28.3849 673.842 837.135 1575.06 1575.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1590 0.001024 4096 490 720 15840 2.70992 28.671 123.361 154.786 154.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 570 0.000512 1024 220 420 5760 5.26221 1.63446 7.25523 51.8247 66.1349 66.2751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1150 0.000512 4096 260 1440 31920 6.61914 112.976 209.28 328.921 328.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1370 0.000256 2048 450 5100 60480 9.37162 7.03002 461.42 208.998 686.927 687.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1770 0.000256 2048 220 1560 73320 7.06589 141.132 209.533 357.776 357.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1300 6.4e-05 4096 70 2100 301080 55.7677 1557.52 1676.08 3289.42 3289.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 2000 0.000256 4096 190 480 74520 13.9878 89.3467 420.474 523.853 523.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 470 0.001024 512 95 240 4800 1.08957 0.38416 2.0113 25.5523 29.1693 29.2809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1300 0.000256 512 280 1680 65280 2.95875 1.74931 54.6908 51.7738 111.322 111.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1980 6.4e-05 2048 300 1440 291200 35.4252 28.2904 571.326 837.953 1473.1 1473.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1590 0.001024 4096 490 720 15840 2.71798 24.363 123.638 150.764 150.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 570 0.000512 1024 220 420 5120 5.3007 1.6441 6.36 51.8716 65.3388 65.4787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1150 0.000512 4096 260 1440 31840 6.6048 96.0688 209.041 311.757 311.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1370 0.000256 2048 450 5100 60160 9.29277 6.98368 389.62 208.207 614.208 614.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1770 0.000256 2048 220 1560 73280 7.05542 119.679 209.492 336.272 336.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1300 6.4e-05 4096 70 2100 300960 55.7829 1320.03 1675.36 3051.22 3051.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 2000 0.000256 4096 190 480 74400 13.9789 75.0126 418.53 507.566 507.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 470 0.001024 512 95 240 5120 1.08045 0.38384 2.10723 25.5756 29.2798 29.3912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1300 0.000256 512 280 1680 66432 2.98646 1.77005 112.032 52.5139 169.444 169.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1980 6.4e-05 2048 300 1440 291264 35.4917 28.4463 1218.85 838.559 2121.45 2121.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1590 0.001024 4096 490 720 15936 2.72086 50.7758 124.693 178.23 178.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 570 0.000512 1024 220 420 6912 5.14442 1.63021 5.34947 51.7665 64.047 64.1719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1150 0.000512 4096 260 1440 32016 6.61485 203.487 209.561 419.706 419.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1370 0.000256 2048 450 5100 60864 9.34573 7.03078 836.752 209.461 1062.69 1062.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1770 0.000256 2048 220 1560 73392 7.07834 256.479 209.68 473.282 473.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1300 6.4e-05 4096 70 2100 301152 55.7732 2825.92 1677.84 4559.58 4559.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 2000 0.000256 4096 190 480 74592 13.9772 159.308 419.254 592.585 592.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 470 0.001024 512 95 240 4992 1.07101 0.379392 1.33987 25.5144 28.436 28.5495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1300 0.000256 512 280 1680 66048 2.97939 1.75923 73.2452 52.2991 130.431 130.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1980 6.4e-05 2048 300 1440 291072 35.4336 28.3532 765.991 838.372 1668.25 1668.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1590 0.001024 4096 490 720 15840 2.70941 32.6614 123.329 158.743 158.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 570 0.000512 1024 220 420 6144 5.21427 1.63293 3.39805 51.8381 62.2452 62.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1150 0.000512 4096 260 1440 31968 6.62118 128.584 209.609 344.857 344.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1370 0.000256 2048 450 5100 60672 9.34704 7.04717 525.284 209.637 751.418 751.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1770 0.000256 2048 220 1560 73344 7.0656 160.385 209.725 377.217 377.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1300 6.4e-05 4096 70 2100 301056 55.7691 1770.71 1677.4 3503.93 3503.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 2000 0.000256 4096 190 480 74496 13.9806 100.817 419.093 533.934 533.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 470 0.001024 512 95 240 4608 1.09088 0.382752 1.61894 25.5477 28.7683 28.8896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1300 0.000256 512 280 1680 65664 2.97283 1.75613 60.6271 52.0791 117.579 117.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1980 6.4e-05 2048 300 1440 290880 35.481 28.3894 628.582 838.499 1531.06 1531.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1590 0.001024 4096 490 720 15840 2.71539 26.7755 123.669 153.201 153.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 570 0.000512 1024 220 420 4608 5.11219 1.55587 5.50474 49.843 62.1692 62.3095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1150 0.000512 4096 260 1440 31824 6.60166 105.023 209.097 320.765 320.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1370 0.000256 2048 450 5100 60480 9.34506 7.03286 430.966 209.261 656.702 656.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1770 0.000256 2048 220 1560 73296 7.0873 131.795 209.909 348.835 348.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1300 6.4e-05 4096 70 2100 300960 55.7761 1454.27 1677.15 3187.25 3187.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 2000 0.000256 4096 190 480 74448 13.9814 82.5077 419.197 515.728 515.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 470 0.001024 512 95 240 3456 1.07619 0.369792 1.468 24.0154 27.0591 27.1729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1300 0.000256 512 280 1680 64512 2.98989 1.74813 53.1117 51.852 109.847 109.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1980 6.4e-05 2048 300 1440 290304 35.509 28.3562 567.327 837.575 1468.87 1468.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1590 0.001024 4096 490 720 15744 2.71379 24.3429 123.295 150.396 150.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 570 0.000512 1024 220 420 3072 5.25126 1.56166 4.03971 49.9127 60.9187 61.0604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1150 0.000512 4096 260 1440 31872 6.62323 95.7788 209.608 312.053 312.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1370 0.000256 2048 450 5100 59904 9.33888 7.23149 385.655 208.875 611.205 611.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1770 0.000256 2048 220 1560 73152 7.05085 118.817 209.464 335.377 335.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1300 6.4e-05 4096 70 2100 300864 55.7765 1313.98 1676.88 3046.68 3046.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 2000 0.000256 4096 190 480 74304 13.9796 74.7233 418.566 507.313 507.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 470 0.001024 512 95 240 3072 1.08883 0.370496 1.18518 25.1018 27.8721 27.9815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1300 0.000256 512 280 1680 65280 2.96765 1.75514 47.5432 51.8414 104.252 104.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1980 6.4e-05 2048 300 1440 290880 35.4844 28.3092 491.942 837.575 1393.42 1393.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1590 0.001024 4096 490 720 15600 2.69725 20.6525 122.744 146.137 146.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 570 0.000512 1024 220 420 3840 5.4352 1.64506 5.05446 51.9936 64.2865 64.4231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1150 0.000512 4096 260 1440 31680 6.57779 82.1727 208.676 297.469 297.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1370 0.000256 2048 450 5100 60480 9.36141 7.02966 337.013 209.353 562.856 562.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1770 0.000256 2048 220 1560 73200 7.05082 103.105 209.566 319.763 319.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1300 6.4e-05 4096 70 2100 300960 55.7711 1136.92 1676.34 2869.08 2869.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 2000 0.000256 4096 190 480 74400 13.9784 64.6987 419.023 497.743 497.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 470 0.001024 512 95 240 3840 1.1175 0.386048 1.49085 25.6343 28.7556 28.8669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1300 0.000256 512 280 1680 66304 3.00525 1.77856 105.32 52.5355 162.783 162.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1980 6.4e-05 2048 300 1440 290976 35.6307 28.5024 1162.81 838.433 2065.49 2065.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1590 0.001024 4096 490 720 15960 2.72467 49.2505 123.754 175.775 175.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 570 0.000512 1024 220 420 7168 5.16064 1.6384 5.20019 51.9595 64.1207 64.2524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1150 0.000512 4096 260 1440 32032 6.63075 195.135 209.736 411.545 411.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1370 0.000256 2048 450 5100 60928 9.37731 7.04307 801.115 209.536 1027.18 1027.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1770 0.000256 2048 220 1560 73416 7.07174 245.312 209.813 462.242 462.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1300 6.4e-05 4096 70 2100 301112 55.7804 2703.34 1678.04 4437.21 4437.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 2000 0.000256 4096 190 480 74592 13.9958 153.403 419.399 586.843 586.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 470 0.001024 512 95 240 5376 1.07258 0.38544 1.32285 25.5613 28.4781 28.5903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1300 0.000256 512 280 1680 66304 2.99482 1.77562 71.1557 52.519 128.599 128.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1980 6.4e-05 2048 300 1440 290752 35.4838 28.3222 739.426 837.82 1641.16 1641.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1590 0.001024 4096 490 720 15904 2.72579 32.1393 124.801 159.708 159.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 570 0.000512 1024 220 420 5376 5.17373 1.58371 3.17338 50.788 60.8849 61.0205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1150 0.000512 4096 260 1440 31920 6.61504 124.812 209.25 340.722 340.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1370 0.000256 2048 450 5100 60928 9.3417 7.04102 510.114 209.49 736.095 736.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1770 0.000256 2048 220 1560 73360 7.1127 155.411 209.627 372.194 372.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1300 6.4e-05 4096 70 2100 301056 55.7615 1711.98 1675.96 3443.75 3443.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 2000 0.000256 4096 190 480 74480 13.9759 98.1269 418.765 530.912 530.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 470 0.001024 512 95 240 4480 1.07117 0.378848 1.00602 25.292 27.8831 27.9982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1300 0.000256 512 280 1680 65856 3.02899 1.77702 59.6369 52.5891 117.181 117.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1980 6.4e-05 2048 300 1440 290304 35.6529 28.3464 618.982 837.293 1520.38 1520.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1590 0.001024 4096 490 720 15792 2.71334 26.2387 123.386 152.382 152.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 570 0.000512 1024 220 420 5376 5.18499 1.58861 3.19206 50.8908 61.0188 61.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1150 0.000512 4096 260 1440 31920 6.62733 105.055 209.679 321.407 321.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1370 0.000256 2048 450 5100 60480 9.40406 7.11174 424.871 209.779 651.277 651.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1770 0.000256 2048 220 1560 73248 7.1209 129.928 209.598 346.69 346.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1300 6.4e-05 4096 70 2100 300888 55.7713 1436.86 1676.39 3169.07 3169.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 2000 0.000256 4096 190 480 74424 13.978 82.9679 419.066 516.055 516.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 470 0.001024 512 95 240 4032 1.09155 0.377504 1.03398 25.3375 27.9726 28.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1300 0.000256 512 280 1680 64512 2.99322 1.75693 51.5348 51.9948 108.425 108.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1980 6.4e-05 2048 300 1440 290304 35.4648 28.2849 544.691 836.875 1445.42 1445.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1590 0.001024 4096 490 720 15680 2.7136 23.3423 124.204 150.302 150.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 570 0.000512 1024 220 420 3584 5.05123 1.51424 2.76474 48.5318 58.0268 58.1571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1150 0.000512 4096 260 1440 31808 6.61094 92.5892 209.235 308.478 308.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1370 0.000256 2048 450 5100 60032 9.2535 6.9505 372.578 207.389 596.277 596.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1770 0.000256 2048 220 1560 73248 7.07341 114.596 209.611 331.323 331.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1300 6.4e-05 4096 70 2100 300832 55.7724 1265.24 1675.28 2996.34 2996.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 2000 0.000256 4096 190 480 74368 13.9823 73.47 418.758 506.253 506.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 470 0.001024 512 95 240 3584 1.04733 0.364672 1.54893 23.7174 26.8064 26.9274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1300 0.000256 512 280 1680 62720 3.01482 1.74848 45.0471 51.4824 101.435 101.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1980 6.4e-05 2048 300 1440 290080 35.5779 28.3292 481.315 836.646 1381.97 1382.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1590 0.001024 4096 490 720 15680 2.716 19.8164 123.493 146.069 146.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 570 0.000512 1024 220 420 4480 5.00374 1.51779 5.57808 48.6495 60.9061 61.0456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1150 0.000512 4096 260 1440 31640 6.57818 80.3323 208.838 295.792 295.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1370 0.000256 2048 450 5100 59360 9.36784 7.14186 325.701 208.34 550.652 550.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1770 0.000256 2048 220 1560 73080 7.08678 101.127 209.511 317.768 317.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1300 6.4e-05 4096 70 2100 300720 55.7668 1116.17 1676.6 2848.58 2848.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 2000 0.000256 4096 190 480 74200 13.9817 65.5216 418.499 498.046 498.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 470 0.001024 512 95 240 2240 1.08557 0.369056 1.34419 23.766 26.6886 26.8015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1300 0.000256 512 280 1680 66048 2.99219 1.77059 100.275 52.4541 157.636 157.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1980 6.4e-05 2048 300 1440 291072 35.4935 28.2977 1108.92 838.619 2011.43 2011.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1590 0.001024 4096 490 720 15936 2.72173 46.6347 124.805 174.203 174.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 570 0.000512 1024 220 420 7168 5.19712 1.66707 5.10755 52.4911 64.6242 64.7539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1150 0.000512 4096 260 1440 32000 6.61914 185.412 209.611 401.685 401.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1370 0.000256 2048 450 5100 60672 9.33178 7.01414 727.781 209.218 953.449 953.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1770 0.000256 2048 220 1560 73408 7.0768 231.802 209.812 448.737 448.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1300 6.4e-05 4096 70 2100 301120 55.7633 2572.69 1677.57 4306.07 4306.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 2000 0.000256 4096 190 480 74560 13.9858 146.079 421.801 581.907 581.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 470 0.001024 512 95 240 5120 1.08938 0.388736 1.29398 25.6998 28.6052 28.7162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1300 0.000256 512 280 1680 65536 3.01776 1.77171 68.0843 52.4872 125.506 125.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1980 6.4e-05 2048 300 1440 290816 35.4701 28.3484 753.241 838.695 1655.86 1655.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1590 0.001024 4096 490 720 15872 2.71357 31.4655 124.794 159.015 159.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 570 0.000512 1024 220 420 6144 5.29984 1.66912 3.57811 52.5699 63.276 63.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1150 0.000512 4096 260 1440 31872 6.6008 127.578 209.237 343.462 343.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1370 0.000256 2048 450 5100 60416 9.35107 7.02432 486.913 209.36 712.747 712.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1770 0.000256 2048 220 1560 73344 7.06355 156.43 209.908 373.443 373.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1300 6.4e-05 4096 70 2100 301056 55.7635 1757.33 1677.36 3490.5 3490.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 2000 0.000256 4096 190 480 74496 13.9817 100.118 419.384 533.525 533.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 470 0.001024 512 95 240 4096 1.05917 0.3744 0.931648 24.0046 26.5014 26.6123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1300 0.000256 512 280 1680 64512 2.98739 1.74941 56.5079 51.7827 113.177 113.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1980 6.4e-05 2048 300 1440 290304 35.4959 28.4734 625.486 836.589 1526.15 1526.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1590 0.001024 4096 490 720 15744 2.70733 26.8132 124.227 153.791 153.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 570 0.000512 1024 220 420 3072 5.25062 1.56102 2.6161 49.8505 59.4476 59.5845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1150 0.000512 4096 260 1440 31872 6.61504 105.765 209.353 321.778 321.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1370 0.000256 2048 450 5100 59904 9.33027 6.99898 400.839 208.622 625.893 625.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1770 0.000256 2048 220 1560 73152 7.04749 129.716 209.216 346.025 346.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1300 6.4e-05 4096 70 2100 300864 55.7652 1454.61 1675.44 3185.86 3185.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 2000 0.000256 4096 190 480 74304 13.9748 83.0025 418.181 515.2 515.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 470 0.001024 512 95 240 3072 1.09206 0.371328 0.90336 25.0913 27.5927 27.7051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1300 0.000256 512 280 1680 65536 3.02086 1.77203 50.8277 52.5407 108.301 108.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1980 6.4e-05 2048 300 1440 289792 35.4298 28.2707 577.936 835.733 1477.48 1477.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1590 0.001024 4096 490 720 15616 2.70531 24.105 122.758 149.61 149.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 570 0.000512 1024 220 420 4096 5.17955 1.56672 3.12867 49.963 59.9979 60.1312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1150 0.000512 4096 260 1440 31744 6.60253 97.3249 209.102 313.074 313.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1370 0.000256 2048 450 5100 60416 9.36163 7.03078 362.004 209.565 588.067 588.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1770 0.000256 2048 220 1560 73216 7.08176 119.769 209.653 336.548 336.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1300 6.4e-05 4096 70 2100 300800 55.7788 1341.85 1676.08 3073.75 3073.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 2000 0.000256 4096 190 480 74240 13.9701 78.0843 418.308 510.408 510.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 470 0.001024 512 95 240 4096 1.06435 0.371488 1.06451 25.1357 27.7706 27.8883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1300 0.000256 512 280 1680 64000 3.01075 1.75267 45.268 51.8885 102.066 102.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1980 6.4e-05 2048 300 1440 289280 35.4487 28.2988 525.578 835.112 1424.54 1424.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1590 0.001024 4096 490 720 15680 2.71629 22.4863 124.48 149.726 149.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 60 570 0.000512 1024 220 420 0 1.52166 0.004544 48.6116 50.2207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1150 0.000512 4096 260 1440 31680 8.12851 88.45 257.687 354.392 304.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1370 0.000256 2048 450 5100 58880 9.27142 6.94048 324.456 207.443 548.21 548.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1770 0.000256 2048 220 1560 72960 7.04512 109.356 209.101 325.546 325.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1300 6.4e-05 4096 70 2100 300800 55.7773 1225.72 1675.67 2957.22 2957.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 2000 0.000256 4096 190 480 74240 13.9903 71.4592 418.683 504.177 504.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 470 0.001024 512 95 240 2560 1.07488 0.36752 1.44234 23.7794 26.7914 26.9092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1300 0.000256 512 280 1664 66304 2.9928 1.7761 89.1351 52.553 146.608 146.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1980 6.4e-05 2048 300 1472 290688 35.4661 28.2984 960.987 838.084 1862.94 1863.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1590 0.001024 4096 490 704 16064 2.72586 39.4498 124.006 166.226 166.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 570 0.000512 1024 220 448 5632 5.31645 1.66685 5.09347 52.3928 64.6249 64.7628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1150 0.000512 4096 260 1408 32224 6.62893 157.325 209.61 373.607 373.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1370 0.000256 2048 450 5120 60928 9.35731 7.05331 659.026 209.623 885.17 885.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1770 0.000256 2048 220 1600 73312 7.13734 204.519 209.594 421.294 421.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1300 6.4e-05 4096 70 2112 301088 55.7734 2227.46 1675.96 3959.24 3959.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 2000 0.000256 4096 190 512 74400 13.9878 134.488 419.072 567.594 567.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 470 0.001024 512 95 192 5376 1.07894 0.38912 1.36858 25.6702 28.6354 28.7459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1300 0.000256 512 280 1664 66048 2.99914 1.77152 58.6938 52.442 116.048 116.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1980 6.4e-05 2048 300 1472 290560 35.486 28.322 617.151 838.454 1519.52 1519.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1590 0.001024 4096 490 704 16000 2.72381 25.5535 123.763 152.084 152.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 570 0.000512 1024 220 448 5120 5.37613 1.66707 4.8144 52.4763 64.485 64.6204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1150 0.000512 4096 260 1408 32192 6.6233 101.161 209.943 317.771 317.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1370 0.000256 2048 450 5120 60672 9.32477 7.0144 421.23 209.174 646.844 646.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1770 0.000256 2048 220 1600 73280 7.05699 130.867 209.747 347.713 347.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1300 6.4e-05 4096 70 2112 301056 55.7896 1424.69 1677.66 3158.19 3158.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 2000 0.000256 4096 190 512 74368 13.9932 235.62 419.485 669.14 669.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 470 0.001024 512 95 192 5120 1.09677 0.38912 1.32832 25.699 28.643 28.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1300 0.000256 512 280 1664 65280 2.9943 1.76333 48.4049 52.2966 105.602 105.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1980 6.4e-05 2048 300 1472 290304 35.4635 28.3503 508.738 838.334 1410.99 1411.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1590 0.001024 4096 490 704 15936 2.71872 20.9252 124.625 148.31 148.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 570 0.000512 1024 220 448 4608 5.32838 1.6343 4.46896 51.8389 63.4263 63.5628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1150 0.000512 4096 260 1408 32160 6.62323 83.918 209.797 300.383 300.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1370 0.000256 2048 450 5120 60672 9.34304 7.03357 349.571 209.837 575.887 575.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1770 0.000256 2048 220 1600 73248 7.07619 108.331 209.781 325.23 325.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1300 6.4e-05 4096 70 2112 300960 55.7791 1174.46 1677.17 2907.46 2907.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 2000 0.000256 4096 190 512 74304 13.9817 234.504 419.284 667.816 667.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 470 0.001024 512 95 192 4608 1.08934 0.385024 1.24003 25.5545 28.4019 28.5123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1300 0.000256 512 280 1664 65536 3.01565 1.76947 42.7757 52.4779 100.181 100.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1980 6.4e-05 2048 300 1472 290304 35.5168 28.3935 441.346 838.529 1343.89 1344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1590 0.001024 4096 490 704 15872 2.72179 18.895 123.854 145.513 145.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 570 0.000512 1024 220 448 4096 5.4785 1.67322 3.83174 52.5553 63.6957 63.8362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1150 0.000512 4096 260 1408 32128 6.62118 73.0756 209.743 289.483 289.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1370 0.000256 2048 450 5120 60416 9.35254 7.03914 301.796 209.321 527.627 527.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1770 0.000256 2048 220 1600 73216 7.05331 94.004 209.723 310.824 310.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1300 6.4e-05 4096 70 2112 300928 55.7687 1018.25 1677.02 2751.11 2751.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 2000 0.000256 4096 190 512 74240 13.9797 234.431 418.99 667.445 667.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 470 0.001024 512 95 192 4096 1.06141 0.375872 1.08442 24.0092 26.6609 26.7836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1300 0.000256 512 280 1664 66240 3.01258 1.77818 114.081 52.6057 171.622 171.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1980 6.4e-05 2048 300 1472 290560 35.6099 28.3871 1295.91 838.522 2198.53 2198.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1590 0.001024 4096 490 704 16040 2.71974 52.5665 123.755 179.083 179.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 570 0.000512 1024 220 448 5120 5.29818 1.62842 6.72298 51.7653 65.5708 65.7109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1150 0.000512 4096 260 1408 32200 6.62051 211.285 209.715 427.663 427.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1370 0.000256 2048 450 5120 60960 9.40032 7.0759 888.131 209.839 1114.55 1114.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1770 0.000256 2048 220 1600 73280 7.05267 275.521 209.715 492.329 492.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1300 6.4e-05 4096 70 2112 301080 55.7691 2981.82 1677.51 4715.15 4715.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 2000 0.000256 4096 190 512 74400 13.9908 178.473 419.489 611.998 612.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 470 0.001024 512 95 192 5120 1.07766 0.383232 1.64442 25.513 28.7514 28.8617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1300 0.000256 512 280 1664 65280 2.99222 1.76307 72.8458 52.2028 129.95 130.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1980 6.4e-05 2048 300 1472 290560 35.5062 28.4199 791.891 838.573 1694.49 1694.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1590 0.001024 4096 490 704 16000 2.72182 32.727 123.751 159.242 159.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 570 0.000512 1024 220 448 5120 5.29363 1.6335 6.50339 51.8176 65.4055 65.5453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1150 0.000512 4096 260 1408 32160 6.61709 129.847 209.703 346.211 346.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1370 0.000256 2048 450 5120 60480 9.32758 7.01235 539.167 209.062 764.673 764.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1770 0.000256 2048 220 1600 73200 7.05523 167.811 209.593 384.503 384.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1300 6.4e-05 4096 70 2112 301040 55.7718 1811.05 1677.92 3544.78 3544.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 2000 0.000256 4096 190 512 74320 13.9817 109.103 419.252 542.38 542.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 470 0.001024 512 95 192 5120 1.07523 0.384448 1.84592 25.5383 28.9777 29.0924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1300 0.000256 512 280 1664 65280 3.0264 1.76989 59.6132 52.3962 116.951 117.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1980 6.4e-05 2048 300 1472 289920 35.6372 28.3793 652.475 837.124 1553.72 1553.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1590 0.001024 4096 490 704 15960 2.71565 27.0254 123.586 153.372 153.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 570 0.000512 1024 220 448 3840 5.42547 1.6328 5.192 51.8228 64.2269 64.3655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1150 0.000512 4096 260 1408 32040 6.60851 107.022 209.093 322.768 322.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1370 0.000256 2048 450 5120 60480 9.36432 7.05568 445.347 209 670.871 670.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1770 0.000256 2048 220 1600 73200 7.05216 138.751 209.527 355.374 355.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1300 6.4e-05 4096 70 2112 300960 55.7752 1500.2 1675.77 3231.8 3231.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 2000 0.000256 4096 190 512 74280 13.9878 89.715 418.898 522.644 522.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 470 0.001024 512 95 192 4800 1.08755 0.38512 1.7193 25.5514 28.8773 28.9881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1300 0.000256 512 280 1664 64000 2.98928 1.7528 52.2497 51.7684 108.906 109.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1980 6.4e-05 2048 300 1472 290560 35.4793 28.3018 561.725 837.885 1463.49 1463.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1590 0.001024 4096 490 704 15840 2.71376 23.8649 123.21 149.832 149.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 570 0.000512 1024 220 448 5120 5.29862 1.6384 6.50877 51.8668 65.4679 65.6094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1150 0.000512 4096 260 1408 32000 6.60726 91.5534 209.045 307.248 307.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1370 0.000256 2048 450 5120 60160 9.29626 6.97981 380.616 208.194 605.187 605.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1770 0.000256 2048 220 1600 73120 7.11021 118.913 209.371 335.435 335.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1300 6.4e-05 4096 70 2112 300960 55.7855 1287.47 1675.59 3018.89 3018.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 2000 0.000256 4096 190 512 74240 13.9837 77.8506 418.798 510.676 510.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 470 0.001024 512 95 192 5120 1.07894 0.38912 1.76918 25.5804 28.9428 29.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1300 0.000256 512 280 1664 64000 3.01558 1.75578 46.9677 51.8156 103.699 103.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1980 6.4e-05 2048 300 1472 289600 35.6478 28.3654 510.36 837.456 1411.93 1412.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1590 0.001024 4096 490 704 15800 2.71155 20.8568 124.23 147.84 147.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 570 0.000512 1024 220 448 3200 5.49245 1.64275 4.75786 51.9384 63.9882 64.1241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1150 0.000512 4096 260 1408 32000 6.61299 83.4504 209.338 299.445 299.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1370 0.000256 2048 450 5120 60000 9.37347 7.02669 346.079 208.81 571.39 571.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1770 0.000256 2048 220 1600 73000 7.04365 108.718 209.237 325.044 325.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1300 6.4e-05 4096 70 2112 300800 55.7691 1174.77 1675.58 2906.16 2906.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 2000 0.000256 4096 190 512 74200 13.9867 327.722 418.961 760.714 760.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 470 0.001024 512 95 192 4800 1.09258 0.38624 1.78778 25.6079 29.0042 29.1152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1300 0.000256 512 280 1664 66048 2.98992 1.77245 108.263 52.5222 165.691 165.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1980 6.4e-05 2048 300 1472 290688 35.4875 28.3336 1194.77 838.678 2097.37 2097.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1590 0.001024 4096 490 704 16032 2.71552 48.9674 124.807 176.535 176.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 570 0.000512 1024 220 448 5376 5.2657 1.63216 4.36182 51.7708 63.1931 63.3259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1150 0.000512 4096 260 1408 32208 6.62045 194.209 209.787 410.661 410.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1370 0.000256 2048 450 5120 60864 9.34093 7.05302 816.584 209.493 1042.58 1042.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1770 0.000256 2048 220 1600 73296 7.0697 254.102 209.772 470.99 471.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1300 6.4e-05 4096 70 2112 301056 55.7876 2746.05 1677.31 4479.19 4479.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 2000 0.000256 4096 190 512 74352 13.9862 164.334 419.257 597.623 597.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 470 0.001024 512 95 192 4992 1.0777 0.382432 1.13107 25.5153 28.2408 28.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1300 0.000256 512 280 1664 65280 2.99466 1.76333 70.1876 52.2433 127.334 127.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1980 6.4e-05 2048 300 1472 290304 35.4596 28.3035 746.838 837.444 1648.15 1648.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1590 0.001024 4096 490 704 15936 2.71469 30.1302 123.317 156.203 156.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 570 0.000512 1024 220 448 4608 5.33197 1.63952 2.91616 51.787 61.8364 61.9704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1150 0.000512 4096 260 1408 32160 6.62768 121.543 209.579 337.794 337.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1370 0.000256 2048 450 5120 60672 9.34074 7.08166 508.957 209.412 734.893 734.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1770 0.000256 2048 220 1600 73248 7.07174 157.767 209.568 374.448 374.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1300 6.4e-05 4096 70 2112 300960 55.7711 1712.54 1675.4 3443.75 3443.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 2000 0.000256 4096 190 512 74304 13.9878 103.059 419.006 536.097 536.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 470 0.001024 512 95 192 4608 1.09072 0.384128 1.3511 25.5349 28.4885 28.6055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1300 0.000256 512 280 1664 64512 2.99712 1.76128 57.7325 52.0761 114.713 114.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1980 6.4e-05 2048 300 1472 290304 35.5085 28.4159 613.654 838.508 1516.19 1516.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1590 0.001024 4096 490 704 15840 2.71366 24.81 123.253 150.82 150.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 570 0.000512 1024 220 448 2304 5.31859 1.55667 3.23347 49.8455 60.1123 60.2481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1150 0.000512 4096 260 1408 32112 6.62778 100.737 210 317.41 317.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1370 0.000256 2048 450 5120 60480 9.36445 7.07101 418.764 209.261 644.565 644.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1770 0.000256 2048 220 1600 73152 7.05536 130.367 209.659 347.125 347.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1300 6.4e-05 4096 70 2112 300960 55.7647 1411.43 1678.04 3145.29 3145.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 2000 0.000256 4096 190 512 74160 13.9829 84.3062 418.886 517.218 517.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 470 0.001024 512 95 192 3456 1.07648 0.372736 1.26755 24.0139 26.8592 26.9696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1300 0.000256 512 280 1664 64512 2.98915 1.75251 51.4998 51.8479 108.229 108.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1980 6.4e-05 2048 300 1472 289536 35.5344 28.2871 544.458 837.503 1445.88 1445.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1590 0.001024 4096 490 704 15744 2.70816 23.0563 122.866 148.673 148.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 570 0.000512 1024 220 448 3072 5.24413 1.56182 4.12259 49.9042 60.987 61.1254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1150 0.000512 4096 260 1408 32064 6.61942 90.5093 209.785 306.956 307.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1370 0.000256 2048 450 5120 59904 9.32288 7.00416 369.013 208.849 594.29 594.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1770 0.000256 2048 220 1600 73152 7.0697 116.122 209.767 333.001 333.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1300 6.4e-05 4096 70 2112 300864 55.7851 1252.1 1677.05 2984.99 2985.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 2000 0.000256 4096 190 512 74112 13.9843 75.705 420.418 510.151 510.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 470 0.001024 512 95 192 3072 1.08877 0.372544 1.01136 25.1009 27.7009 27.8175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1300 0.000256 512 280 1664 63360 3.01248 1.75222 44.3279 51.8316 101.073 101.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1980 6.4e-05 2048 300 1472 289920 35.5226 28.3339 479.283 837.465 1380.71 1380.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1590 0.001024 4096 490 704 15840 2.72515 19.5497 124.78 147.097 147.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 570 0.000512 1024 220 448 3840 5.43107 1.64454 5.18509 51.9932 64.4069 64.5479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1150 0.000512 4096 260 1408 31920 6.6105 79.0402 209.101 294.793 294.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1370 0.000256 2048 450 5120 60480 9.3609 7.03302 328.557 209.326 554.381 554.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1770 0.000256 2048 220 1600 72960 7.05914 101.652 209.205 317.962 318.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1300 6.4e-05 4096 70 2112 300720 55.7814 1103.78 1675.16 2834.77 2834.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 2000 0.000256 4096 190 512 74160 13.9781 66.4682 418.917 499.407 499.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 470 0.001024 512 95 192 3840 1.11584 0.391168 1.26717 25.6338 28.5375 28.6502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1300 0.000256 512 280 1664 65856 3.01856 1.77808 101.119 52.5204 158.582 158.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1980 6.4e-05 2048 300 1472 290528 35.6097 28.4058 1123.08 838.197 2025.39 2025.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1590 0.001024 4096 490 704 16016 2.71565 46.3913 124.67 173.818 173.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 570 0.000512 1024 220 448 5376 5.30397 1.63722 4.26954 51.9436 63.3185 63.4474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1150 0.000512 4096 260 1408 32200 6.62547 184.514 209.754 400.937 400.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1370 0.000256 2048 450 5120 60704 9.37917 7.0887 766.981 209.479 993.031 993.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1770 0.000256 2048 220 1600 73248 7.05651 237.65 209.62 454.372 454.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1300 6.4e-05 4096 70 2112 301056 55.7647 2579.21 1677.05 4312.08 4312.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 2000 0.000256 4096 190 512 74368 13.9827 155.189 419.314 588.53 588.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 470 0.001024 512 95 192 4928 1.08781 0.384832 1.08838 25.5598 28.254 28.3723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1300 0.000256 512 280 1664 65408 3.01168 1.77098 67.4073 52.5285 124.865 124.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1980 6.4e-05 2048 300 1472 290304 35.5223 28.4099 711.138 837.928 1613.11 1613.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1590 0.001024 4096 490 704 15904 2.71174 28.7293 123.341 154.826 154.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 570 0.000512 1024 220 448 3584 5.32045 1.58522 2.58752 50.7884 60.4414 60.5686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1150 0.000512 4096 260 1408 32144 6.61709 116.546 209.646 332.85 332.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1370 0.000256 2048 450 5120 60480 9.37443 7.07584 484.552 209.521 710.621 710.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1770 0.000256 2048 220 1600 73136 7.07962 150.616 209.378 367.118 367.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1300 6.4e-05 4096 70 2112 300944 55.7774 1640.55 1676.26 3372.63 3372.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 2000 0.000256 4096 190 512 74256 13.9792 99.2073 418.848 532.077 532.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 470 0.001024 512 95 192 4480 1.07661 0.380928 0.858528 25.2982 27.7452 27.8575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1300 0.000256 512 280 1664 65856 3.02765 1.77766 57.379 52.556 114.882 114.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1980 6.4e-05 2048 300 1472 289632 35.6696 28.3811 602.028 836.857 1503.04 1503.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1590 0.001024 4096 490 704 15792 2.70746 25.3051 122.911 150.966 151.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 570 0.000512 1024 220 448 2688 5.42298 1.5897 2.44282 50.8605 60.475 60.6031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1150 0.000512 4096 260 1408 32088 6.62733 98.2651 209.606 314.543 314.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1370 0.000256 2048 450 5120 60480 9.41482 7.11507 411.014 209.639 637.285 637.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1770 0.000256 2048 220 1600 73080 7.09178 128.015 209.327 344.476 344.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1300 6.4e-05 4096 70 2112 300888 55.7745 1385.16 1675.84 3116.82 3116.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 2000 0.000256 4096 190 512 74256 13.9897 83.5889 420.588 518.209 518.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 470 0.001024 512 95 192 4032 1.08768 0.37888 1.05546 25.3295 27.9864 28.0986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1300 0.000256 512 280 1664 64512 2.99299 1.75514 49.6573 52.0441 106.598 106.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1980 6.4e-05 2048 300 1472 289408 35.5126 28.3177 527.931 837.66 1429.53 1429.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1590 0.001024 4096 490 704 15680 2.70147 22.0556 123.762 148.562 148.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 64 570 0.000512 1024 220 448 0 1.51187 0.00416 48.5274 50.1305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1150 0.000512 4096 260 1408 32032 8.13875 87.0073 258.331 353.605 303.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1370 0.000256 2048 450 5120 59136 9.27782 6.97533 353.2 207.587 577.144 577.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1770 0.000256 2048 220 1600 73024 7.08438 111.749 209.53 328.407 328.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1300 6.4e-05 4096 70 2112 300832 55.7692 1215.5 1677.22 2948.54 2948.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 2000 0.000256 4096 190 512 74144 13.9817 73.3317 419.825 507.183 507.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 470 0.001024 512 95 192 3584 1.04605 0.362592 1.37894 23.7279 26.6446 26.7707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1300 0.000256 512 280 1664 62720 3.01466 1.74128 43.7045 51.4434 100.046 100.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1980 6.4e-05 2048 300 1472 288960 35.6263 28.3278 468.086 835.955 1368.09 1368.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1590 0.001024 4096 490 704 15680 2.7095 20.226 124.029 147.006 147.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 14 64 570 0.000512 1024 220 448 0 1.51552 0.012704 48.5622 50.1725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1150 0.000512 4096 260 1408 31920 8.12851 76.0152 257.904 342.171 292.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1370 0.000256 2048 450 5120 59360 9.37888 6.98742 315.728 208.165 540.36 540.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1770 0.000256 2048 220 1600 72800 7.02931 99.0381 208.91 315.021 315.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1300 6.4e-05 4096 70 2112 300720 55.7777 1080.5 1675.58 2811.9 2811.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 2000 0.000256 4096 190 512 73920 13.9625 67.3505 417.894 499.248 499.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 470 0.001024 512 95 192 2240 1.08771 0.361376 1.2425 23.7558 26.5769 26.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1300 0.000256 512 280 1664 66048 2.99411 1.76819 98.1524 52.4541 155.512 155.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1980 6.4e-05 2048 300 1472 290560 35.4806 28.2868 1109.5 838.617 2011.99 2012.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1590 0.001024 4096 490 704 16000 2.72381 45.2629 123.681 171.711 171.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 570 0.000512 1024 220 448 5120 5.37366 1.67078 3.97302 52.489 63.6692 63.7991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1150 0.000512 4096 260 1408 32192 6.62035 181.191 209.805 397.662 397.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1370 0.000256 2048 450 5120 60672 9.32496 7.02 733.277 209.215 958.937 959.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1770 0.000256 2048 220 1600 73280 7.08198 234.989 209.788 451.904 451.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1300 6.4e-05 4096 70 2112 301056 55.7653 2559.92 1677.56 4293.29 4293.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 2000 0.000256 4096 190 512 74368 13.9878 154.623 419.463 588.117 588.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 470 0.001024 512 95 192 5120 1.0896 0.387904 1.20966 25.7025 28.5223 28.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1300 0.000256 512 280 1664 65536 3.01446 1.76931 66.0898 52.4452 123.46 123.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1980 6.4e-05 2048 300 1472 290304 35.5147 28.3279 747.246 837.997 1649.19 1649.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1590 0.001024 4096 490 704 15872 2.70848 31.2344 123.235 157.22 157.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 570 0.000512 1024 220 448 4096 5.48384 1.67117 2.94429 52.5223 62.7828 62.9128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1150 0.000512 4096 260 1408 32128 6.6201 122.76 209.604 339.027 339.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1370 0.000256 2048 450 5120 60416 9.35299 7.0191 476.865 209.186 702.524 702.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1770 0.000256 2048 220 1600 73216 7.06582 156.588 209.595 373.293 373.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1300 6.4e-05 4096 70 2112 300928 55.7841 1723.92 1676.19 3455.94 3456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 2000 0.000256 4096 190 512 74240 13.9882 104.613 418.777 537.422 537.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 470 0.001024 512 95 192 4096 1.05472 0.375744 0.950528 24.0006 26.5158 26.6247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1300 0.000256 512 280 1664 64512 2.98784 1.75482 54.3978 51.8501 111.136 111.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1980 6.4e-05 2048 300 1472 289536 35.5512 28.3832 617.592 837.606 1519.23 1519.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1590 0.001024 4096 490 704 15744 2.70746 25.9739 123.939 152.662 152.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 570 0.000512 1024 220 448 3072 5.24816 1.56058 2.67667 49.9086 59.5541 59.6866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1150 0.000512 4096 260 1408 32064 6.62787 102.136 209.811 318.616 318.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1370 0.000256 2048 450 5120 59904 9.32762 7.00042 390.175 208.871 615.478 615.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1770 0.000256 2048 220 1600 73152 7.06413 129.835 209.79 346.735 346.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1300 6.4e-05 4096 70 2112 300864 55.7668 1428.85 1677.27 3161.93 3161.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 2000 0.000256 4096 190 512 74112 13.9875 86.4154 418.885 519.331 519.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 470 0.001024 512 95 192 3072 1.08774 0.372608 0.92336 25.1021 27.62 27.7314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1300 0.000256 512 280 1664 65536 3.0208 1.77562 49.3027 52.5294 106.773 106.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1980 6.4e-05 2048 300 1472 288768 35.4735 28.3031 568.203 835.786 1467.87 1467.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1590 0.001024 4096 490 704 15616 2.69904 22.5935 122.327 147.663 147.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 64 570 0.000512 1024 220 448 0 1.56058 0.004672 49.897 51.5469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1150 0.000512 4096 260 1408 32000 8.18432 93.8503 259.505 361.67 310.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1370 0.000256 2048 450 5120 60416 9.37827 7.0327 354.702 209.531 580.746 580.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1770 0.000256 2048 220 1600 72960 7.04512 118.51 209.244 334.845 334.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1300 6.4e-05 4096 70 2112 300800 55.7853 1312.44 1675.63 3043.9 3043.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 2000 0.000256 4096 190 512 73984 13.9878 78.994 418.089 511.117 511.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 470 0.001024 512 95 192 4096 1.06554 0.37392 1.09667 25.1326 27.7993 27.9188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1300 0.000256 512 280 1664 64000 3.01235 1.75469 44.1813 51.8881 100.98 101.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1980 6.4e-05 2048 300 1472 289280 35.4412 28.3812 523.251 835.078 1422.26 1422.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1590 0.001024 4096 490 704 15680 2.71328 20.8982 123.002 146.658 146.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 64 570 0.000512 1024 220 448 0 1.52211 0.004672 48.6093 50.2225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1150 0.000512 4096 260 1408 31680 8.0857 86.7034 256.844 351.765 301.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1370 0.000256 2048 450 5120 58880 9.28051 7.10189 317.052 206.957 540.497 540.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1770 0.000256 2048 220 1600 72960 7.04922 109.216 209.417 325.727 325.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1300 6.4e-05 4096 70 2112 300800 55.7752 1207.81 1675.96 2939.6 2939.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 2000 0.000256 4096 190 512 73920 13.9811 74.709 418.035 506.771 506.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 470 0.001024 512 95 192 2560 1.0759 0.366752 1.36336 23.7829 26.7186 26.8369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1300 0.000256 512 280 1664 64512 3.00566 1.75626 41.5672 51.9782 98.4495 98.5672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1980 6.4e-05 2048 300 1472 288768 35.5352 28.5457 494.972 838.11 1397.26 1397.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1590 0.001024 4096 490 704 15360 2.67728 20.7048 121.897 145.322 145.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 16 64 570 0.000512 1024 220 448 0 1.57091 0.00544 50.1148 51.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1150 0.000512 4096 260 1408 31872 8.19466 81.1629 259.923 349.408 297.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1370 0.000256 2048 450 5120 58368 9.28438 6.94346 291.591 207.329 515.251 515.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1770 0.000256 2048 220 1600 72960 7.0655 103.125 209.792 320.027 320.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1300 6.4e-05 4096 70 2112 300672 55.7671 1144.59 1677.23 2877.63 2877.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 2000 0.000256 4096 190 512 73728 13.9633 69.9535 418.54 502.499 502.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 470 0.001024 512 95 192 3072 1.10045 0.374816 1.52154 25.2318 28.3577 28.4713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1300 0.000256 512 280 1664 65280 3.01862 1.77485 89.361 52.5838 146.882 146.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1980 6.4e-05 2048 300 1536 288832 35.8118 28.4456 1737.36 838.733 2640.46 2640.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1590 0.001024 4096 490 768 15760 2.72963 72.5531 125.339 200.665 200.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1300 0.000256 512 280 1664 65280 3.01904 1.77462 98.0275 52.5866 155.553 155.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1980 6.4e-05 2048 300 1536 288768 35.5645 28.3535 1128.15 838.588 2030.76 2030.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1590 0.001024 4096 490 768 15744 2.7184 47.2278 124.822 174.812 174.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1300 0.000256 512 280 1664 65024 3.0239 1.77194 67.2109 52.4527 124.606 124.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1980 6.4e-05 2048 300 1536 288512 35.582 28.2858 730.245 838.635 1632.85 1632.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1590 0.001024 4096 490 768 15680 2.71718 30.5699 122.584 155.915 155.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1300 0.000256 512 280 1664 64512 3.01971 1.76496 55.5965 52.2984 112.829 112.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1980 6.4e-05 2048 300 1536 288384 35.5336 28.289 594.964 838.36 1497.25 1497.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1590 0.001024 4096 490 768 15648 2.71917 25.3567 123.556 151.674 151.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1300 0.000256 512 280 1664 64512 3.04624 1.76906 49.4276 52.4447 106.834 106.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1980 6.4e-05 2048 300 1536 288256 35.6074 28.3873 530.792 838.015 1432.9 1433.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1590 0.001024 4096 490 768 15616 2.71411 22.1854 123.536 148.478 148.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1300 0.000256 512 280 1664 64000 2.99168 1.74826 44.5053 51.7794 101.168 101.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1980 6.4e-05 2048 300 1536 288640 35.5677 28.287 488.301 838.072 1390.33 1390.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1590 0.001024 4096 490 768 15520 2.70336 20.788 124.242 147.776 147.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1300 0.000256 512 280 1664 62976 3.02931 1.75603 41.8407 51.8007 98.5723 98.6881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1980 6.4e-05 2048 300 1536 288000 35.6233 28.3181 450.12 836.824 1350.99 1351.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1590 0.001024 4096 490 768 15552 2.7136 20.4232 123.415 146.594 146.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1300 0.000256 512 280 1664 62720 3.03514 1.75322 38.7189 51.9814 95.6366 95.7546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1980 6.4e-05 2048 300 1536 287616 35.6022 28.2994 423.101 836.686 1323.79 1323.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1590 0.001024 4096 490 768 15456 2.70611 19.5788 123.057 145.385 145.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1300 0.000256 512 280 1664 63488 3.07011 1.77357 37.2054 52.5779 94.7672 94.8879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1980 6.4e-05 2048 300 1536 286720 35.5591 28.2981 400.67 836.318 1300.95 1301.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1590 0.001024 4096 490 768 15360 2.70131 18.1535 122.713 143.61 143.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1300 0.000256 512 280 1680 64512 2.99421 1.75718 36.1773 52.0428 93.1159 93.2311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1980 6.4e-05 2048 300 1440 290304 35.6085 28.3389 1322.86 837.691 2224.6 2224.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1590 0.001024 4096 490 720 15680 2.70541 66.8652 123.334 192.948 193.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 570 0.000512 1024 220 420 3584 5.05504 1.51344 3.28214 48.583 58.5965 58.7244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1150 0.000512 4096 260 1440 31808 6.61328 276.388 209.439 492.484 492.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1370 0.000256 2048 450 5100 60032 9.24253 6.97734 251.252 207.589 475.165 475.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1770 0.000256 2048 220 1560 73248 7.0656 77.6487 209.806 294.565 294.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1300 6.4e-05 4096 70 2100 300832 55.7882 3966.87 1677.78 5700.49 5700.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 2000 0.000256 4096 190 480 74368 13.9844 225.483 419.092 658.605 658.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 470 0.001024 512 95 240 3584 1.06448 0.366592 1.1392 23.7261 26.4314 26.5421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1300 0.000256 512 280 1664 64512 2.99142 1.75514 35.6465 52.0406 92.5771 92.6926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1980 6.4e-05 2048 300 1472 289408 35.6564 28.3026 1308.5 837.711 2210.27 2210.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1590 0.001024 4096 490 704 15680 2.6992 65.8252 122.928 191.496 191.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 8 64 570 0.000512 1024 220 448 0 1.51789 0.00432 48.5303 50.1363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1150 0.000512 4096 260 1408 32032 8.13952 272.148 258.346 538.76 488.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1370 0.000256 2048 450 5120 59136 9.27747 6.9528 243.612 207.593 467.535 467.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1770 0.000256 2048 220 1600 73024 7.04621 77.1332 209.857 294.075 294.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1300 6.4e-05 4096 70 2112 300832 55.7732 3950.58 1677.77 5684.17 5684.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 2000 0.000256 4096 190 512 74144 13.9949 235.108 422.296 671.441 671.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 470 0.001024 512 95 192 3584 1.06326 0.366208 0.980288 23.726 26.2643 26.3823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1300 0.000256 512 280 1700 62720 3.01168 1.74342 36.2638 51.4299 92.5922 92.7082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1980 6.4e-05 2048 300 1450 290080 35.6884 28.3546 1382.27 835.849 2282.27 2282.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1590 0.001024 4096 490 700 15680 2.70346 67.2114 123.907 193.865 193.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 10 50 570 0.000512 1024 220 450 0 1.5151 0.004096 48.5601 50.1613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1150 0.000512 4096 260 1400 31920 8.12806 277.426 257.666 543.345 493.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1370 0.000256 2048 450 5100 59360 9.36656 6.98458 250.195 208.138 474.785 474.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1770 0.000256 2048 220 1600 72800 7.02896 79.3455 208.883 295.3 295.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1300 6.4e-05 4096 70 2100 300720 55.7691 4027.24 1675.86 5758.91 5758.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 2000 0.000256 4096 190 500 74200 13.9986 236.666 421.812 672.52 672.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 470 0.001024 512 95 200 4480 1.02973 0.367456 1.1944 23.7551 26.475 26.5912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1300 0.000256 512 280 1680 62720 3.01069 1.74131 35.5364 51.4382 91.8702 91.9844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1980 6.4e-05 2048 300 1440 290080 35.7086 28.4273 1379.76 835.968 2279.96 2280.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1590 0.001024 4096 490 720 15680 2.71565 67.7765 124.478 195.014 195.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 570 0.000512 1024 220 432 4480 5.00333 1.51936 4.29555 48.6174 59.5915 59.7176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1150 0.000512 4096 260 1392 31920 6.59994 269.71 208.927 485.279 485.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1370 0.000256 2048 450 5088 59360 9.36861 7.00176 249.32 208.178 473.964 474.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1770 0.000256 2048 220 1584 73080 7.05331 78.602 209.54 295.238 295.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1300 6.4e-05 4096 70 2064 301000 55.7855 3937.53 1675.72 5669.08 5669.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 2000 0.000256 4096 190 480 74200 13.9819 225.754 418.157 657.936 657.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 470 0.001024 512 95 192 6720 0.99184 0.36832 1.64163 23.7552 26.8903 26.9997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1300 0.000256 512 280 1664 65536 3.00762 1.77325 40.9016 52.4964 98.3271 98.4495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1980 6.4e-05 2048 300 1440 291328 35.6105 28.3134 1424.96 838.757 2327.75 2327.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1590 0.001024 4096 490 704 15872 2.7177 66.41 127.257 196.427 196.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 570 0.000512 1024 220 448 10240 4.97568 1.6711 9.24131 52.574 68.6182 68.7514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1150 0.000512 4096 260 1408 32128 6.62621 273.51 209.803 489.986 490.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1370 0.000256 2048 450 5088 60416 9.35421 7.15571 291.153 209.392 517.161 517.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1770 0.000256 2048 220 1568 73216 7.05158 89.1774 209.527 305.801 305.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1300 6.4e-05 4096 70 2080 301184 55.7868 3881.14 1678.62 5615.59 5615.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 2000 0.000256 4096 190 480 74496 13.9815 221.067 422.472 657.565 657.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 470 0.001024 512 95 192 8192 0.974848 0.381152 1.90816 24.0175 27.4135 27.5395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1300 0.000256 512 280 1664 65280 2.97802 1.75408 59.1812 52.4941 116.551 116.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1980 6.4e-05 2048 300 1440 289920 35.3767 28.3525 631.366 843.53 1538.73 1538.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1590 0.001024 4096 490 704 15360 2.69536 26.9947 124.196 153.929 153.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 570 0.000512 1024 220 448 7680 5.13542 1.66125 9.71693 52.8038 69.4781 69.6156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1150 0.000512 4096 260 1408 31680 6.61059 105.656 211.102 323.411 323.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1370 0.000256 2048 450 5088 59520 9.25594 7.00086 433.523 209.378 659.276 659.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1770 0.000256 2048 220 1568 72960 7.13312 135.221 211.606 354.002 354.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1300 6.4e-05 4096 70 2080 300480 55.7691 5505.83 1691.4 7253.07 7253.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 2000 0.000256 4096 190 480 73920 13.9571 312.543 421.718 748.26 748.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 470 0.001024 512 95 192 3840 0.8976 0.318208 1.34102 21.2256 23.9148 24.0254
