[{"DBLP title": "CA Based Built-In Self-Test Structure for SoC.", "DBLP authors": ["Sukanta Das", "Biplab K. Sikdar"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.71", "OA papers": [{"PaperId": "https://openalex.org/W2130921434", "PaperTitle": "CA Based Built-In Self-Test Structure for SoC", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Engineering Science and Technology, Shibpur": 2.0}, "Authors": ["Sukanta Das", "Biplab Sikdar"]}]}, {"DBLP title": "A Random Jitter RMS Estimation Technique for BIST Applications.", "DBLP authors": ["Jae Wook Lee", "Ji Hwan (Paul) Chun", "Jacob A. Abraham"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.38", "OA papers": [{"PaperId": "https://openalex.org/W2152017260", "PaperTitle": "A Random Jitter RMS Estimation Technique for BIST Applications", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Jae Sung Lee", "Ji Won Chun", "Jacob A. Abraham"]}]}, {"DBLP title": "A Novel Seed Selection Algorithm for Test Time Reduction in BIST.", "DBLP authors": ["Rupsa Chakraborty", "Dipanwita Roy Chowdhury"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.10", "OA papers": [{"PaperId": "https://openalex.org/W2166812582", "PaperTitle": "A Novel Seed Selection Algorithm for Test Time Reduction in BIST", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Indian Institute of Technology Kharagpur": 2.0}, "Authors": ["Rupsa Chakraborty", "Dipanwita Roy Chowdhury"]}]}, {"DBLP title": "Logic BIST Architecture for System-Level Test and Diagnosis.", "DBLP authors": ["Jun Qian", "Xingang Wang", "Qinfu Yang", "Fei Zhuang", "Junbo Jia", "Xiangfeng Li", "Yuan Zuo", "Jayanth Mekkoth", "Jinsong Liu", "Hao-Jan Chao", "Shianling Wu", "Huafeng Yang", "Lizhen Yu", "FeiFei Zhao", "Laung-Terng Wang"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.34", "OA papers": [{"PaperId": "https://openalex.org/W1984867390", "PaperTitle": "Logic BIST Architecture for System-Level Test and Diagnosis", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Cisco Systems (United States)": 2.0, "Cisco Systems (China)": 6.0, "Syntek Technologies (United States)": 6.0, "National Taiwan University": 1.0}, "Authors": ["Jun Qian", "Xingang Wang", "Qinfu Yang", "Fei Zhuang", "Junbo Jia", "Xiangfeng Li", "Yuan Zuo", "Jayanth Mekkoth", "Jinsong Liu", "Hao-Jan Chao", "Shianling Wu", "Huafeng Yang", "Lizhen Yu", "Feifei Zhao", "Laung-Terng Wang"]}]}, {"DBLP title": "Fault Diagnosis under Transparent-Scan.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.12", "OA papers": [{"PaperId": "https://openalex.org/W2099667354", "PaperTitle": "Fault Diagnosis under Transparent-Scan", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 1.0, "University of Iowa": 1.0}, "Authors": ["Irith Pomeranz", "Sudhakar M. Reddy"]}]}, {"DBLP title": "Scan Chain Diagnosis by Adaptive Signal Profiling with Manufacturing ATPG Patterns.", "DBLP authors": ["Yu Huang", "Wu-Tung Cheng", "Ruifeng Guo", "Ting-Pu Tai", "Feng-Ming Kuo", "Yuan-Shih Chen"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.36", "OA papers": [{"PaperId": "https://openalex.org/W2113382110", "PaperTitle": "Scan Chain Diagnosis by Adaptive Signal Profiling with Manufacturing ATPG Patterns", "Year": 2009, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Mentor Technologies": 4.0, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 2.0}, "Authors": ["Yu Huang", "Wu-Tung Cheng", "Ruifeng Guo", "Ting-Pu Tai", "Feng-Ming Kuo", "Yuan-Shih Chen"]}]}, {"DBLP title": "On Improving Diagnostic Test Generation for Scan Chain Failures.", "DBLP authors": ["Xun Tang", "Ruifeng Guo", "Wu-Tung Cheng", "Sudhakar M. Reddy", "Yu Huang"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.21", "OA papers": [{"PaperId": "https://openalex.org/W2108798988", "PaperTitle": "On Improving Diagnostic Test Generation for Scan Chain Failures", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Iowa": 2.0, "Mentor Graphics Corporation , Wilsonville, OR, USA": 3.0}, "Authors": ["Xun Tang", "Ruifeng Guo", "Wu-Tung Cheng", "Sudhakar M. Reddy", "Yu Huang"]}]}, {"DBLP title": "On Scan Chain Diagnosis for Intermittent Faults.", "DBLP authors": ["Dan Adolfsson", "Joanna Siew", "Erik Jan Marinissen", "Erik Larsson"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.74", "OA papers": [{"PaperId": "https://openalex.org/W2163721513", "PaperTitle": "On Scan Chain Diagnosis for Intermittent Faults", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"NXP (Netherlands)": 1.5, "Philips (Netherlands)": 0.5, "Imec": 1.0, "Link\u00f6ping University": 1.0}, "Authors": ["Dan E. Adolfsson", "Joanna Siew", "Erik Jan Marinissen", "Erik G. Larsson"]}]}, {"DBLP title": "Design-for-Test Circuit for the Reduced Code Based Linearity Test Method in Pipelined ADCs with Digital Error Correction Technique.", "DBLP authors": ["Jin-Fu Lin", "Soon-Jyh Chang", "Chih-Hao Huang"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.18", "OA papers": [{"PaperId": "https://openalex.org/W2109640989", "PaperTitle": "Design-for-Test Circuit for the Reduced Code Based Linearity Test Method in Pipelined ADCs with Digital Error Correction Technique", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Cheng Kung University": 2.0, "Himax (Taiwan)": 1.0}, "Authors": ["Jun Lin", "Soon-Jyh Chang", "Chih-Hao Huang"]}]}, {"DBLP title": "Multi-tone Testing of Linear and Nonlinear Analog Circuits Using Polynomial Coefficients.", "DBLP authors": ["Suraj Sindia", "Virendra Singh", "Vishwani D. Agrawal"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.45", "OA papers": [{"PaperId": "https://openalex.org/W2129444872", "PaperTitle": "Multi-tone Testing of Linear and Nonlinear Analog Circuits Using Polynomial Coefficients", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Indian Institute of Science Bangalore": 2.0, "Auburn University": 1.0}, "Authors": ["Suraj Sindia", "Virendra Singh", "Vishwani D. Agrawal"]}]}, {"DBLP title": "Low Cost Dynamic Test Methodology for High Precision \u03a3D ADCs.", "DBLP authors": ["Sehun Kook", "Hyun Woo Choi", "Vishwanath Natarajan", "Abhijit Chatterjee", "Alfred V. Gomes", "Shalabh Goyal", "Le Jin"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.76", "OA papers": [{"PaperId": "https://openalex.org/W2169957968", "PaperTitle": "Low Cost Dynamic Test Methodology for High Precision &#x03A3;&#x0394; ADCs", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Georgia Institute of Technology": 4.0, "Texas Instruments (United States)": 3.0}, "Authors": ["Sehun Kook", "Jong Ho Moon", "V. Natarajan", "Abhijit Chatterjee", "Alfred Gomes", "Shalahb Goyal", "Le Jin"]}]}, {"DBLP title": "Very-Low-Voltage Testing of Amorphous Silicon TFT Circuits.", "DBLP authors": ["Shiue-Tsung Shen", "Wei-Hsiao Liu", "En-Hua Ma", "James Chien-Mo Li", "I-Chun Cheng"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.68", "OA papers": [{"PaperId": "https://openalex.org/W2076265971", "PaperTitle": "Very-Low-Voltage Testing of Amorphous Silicon TFT Circuits", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Lab. of Dependable Syst., Nat. Taiwan Univ., Taipei, Taiwan": 4.0, "Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan": 1.0}, "Authors": ["Shiue-Tsung Shen", "Wei-Hsiao Liu", "En Ma", "James T. Li", "I-Chun Cheng"]}]}, {"DBLP title": "CAT: A Critical-Area-Targeted Test Set Modification Scheme for Reducing Launch Switching Activity in At-Speed Scan Testing.", "DBLP authors": ["Kazunari Enokimoto", "Xiaoqing Wen", "Yuta Yamato", "Kohei Miyase", "H. Sone", "Seiji Kajihara", "Masao Aso", "Hiroshi Furukawa"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.22", "OA papers": [{"PaperId": "https://openalex.org/W2130785299", "PaperTitle": "CAT: A Critical-Area-Targeted Test Set Modification Scheme for Reducing Launch Switching Activity in At-Speed Scan Testing", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Kyushu Institute of Technology": 5.0, "Fukuoka Institute of Technology": 1.0, "NEC Micro Syst., Ltd., Mashiki, Japan": 2.0}, "Authors": ["K. Enokimoto", "XiangYang Wen", "Yuta Yamato", "Kohei Miyase", "Hirohito Sone", "Seiji Kajihara", "Masao Aso", "Hiroshi Furukawa"]}]}, {"DBLP title": "New Scheme of Reducing Shift and Capture Power Using the X-Filling Methodology.", "DBLP authors": ["Tsung-Tang Chen", "Wei-Lin Li", "Po-Han Wu", "Jiann-Chyi Rau"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.48", "OA papers": [{"PaperId": "https://openalex.org/W2101232889", "PaperTitle": "New Scheme of Reducing Shift and Capture Power Using the X-Filling Methodology", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tamkang University": 4.0}, "Authors": ["Tsung-Tang Chen", "Weilin Li", "Po-Han Wu", "Jiann-Chyi Rau"]}]}, {"DBLP title": "Deterministic Built-In Self-Test Using Multiple Linear Feedback Shift Registers for Low-Power Scan Testing.", "DBLP authors": ["Lung-Jen Lee", "Wang-Dauh Tseng", "Rung-Bin Lin", "Chi-Wei Yu"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.50", "OA papers": [{"PaperId": "https://openalex.org/W2161905658", "PaperTitle": "Deterministic Built-In Self-Test Using Multiple Linear Feedback Shift Registers for Low-Power Scan Testing", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Yuan Ze University": 4.0}, "Authors": ["Lung-Jen Lee", "Wang-Dauh Tseng", "Rung-Bin Lin", "Chi-Wei Yu"]}]}, {"DBLP title": "Low Overhead Time-Multiplexed Online Checking: A Case Study of An H.264 Decoder.", "DBLP authors": ["Ming Gao", "Kwang-Ting Cheng"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.24", "OA papers": [{"PaperId": "https://openalex.org/W2149602657", "PaperTitle": "Low Overhead Time-Multiplexed Online Checking: A Case Study of An H.264 Decoder", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Santa Barbara": 1.0, "Department of Electrical and Computer Engineering, University of California, CA, U. S. A.": 1.0}, "Authors": ["Ming Gao", "Kwang-Ting Cheng"]}]}, {"DBLP title": "A FPGA-Based Reconfigurable Software Architecture for Highly Dependable Systems.", "DBLP authors": ["Stefano Di Carlo", "Paolo Prinetto", "Alberto Scionti"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.53", "OA papers": [{"PaperId": "https://openalex.org/W2115485051", "PaperTitle": "A FPGA-Based Reconfigurable Software Architecture for Highly Dependable Systems", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["Stefano Di Carlo", "Paolo Prinetto", "Alberto Scionti"]}]}, {"DBLP title": "Using Non-trivial Logic Implications for Trace Buffer-Based Silicon Debug.", "DBLP authors": ["Sandesh Prabhakar", "Michael S. Hsiao"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.20", "OA papers": [{"PaperId": "https://openalex.org/W2082209142", "PaperTitle": "Using Non-trivial Logic Implications for Trace Buffer-Based Silicon Debug", "Year": 2009, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["Sandesh Prabhakar", "Michael Hsiao"]}]}, {"DBLP title": "A Post-Silicon Debug Support Using High-Level Design Description.", "DBLP authors": ["Yeonbok Lee", "Tasuku Nishihara", "Takeshi Matsumoto", "Masahiro Fujita"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.28", "OA papers": [{"PaperId": "https://openalex.org/W2135039505", "PaperTitle": "A Post-Silicon Debug Support Using High-Level Design Description", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"The University of Tokyo": 4.0}, "Authors": ["Yeonbok Lee", "Tasuku Nishihara", "Takeshi Matsumoto", "Masahiro Fujita"]}]}, {"DBLP title": "A Low Overhead On-Chip Path Delay Measurement Circuit.", "DBLP authors": ["Songwei Pei", "Huawei Li", "Xiaowei Li"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.64", "OA papers": [{"PaperId": "https://openalex.org/W2155506703", "PaperTitle": "A Low Overhead On-Chip Path Delay Measurement Circuit", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Key Lab. of Comput. Syst. & Archit., Beijing, China": 3.0}, "Authors": ["Songwei Pei", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "An Adaptive Test for Parametric Faults Based on Statistical Timing Information.", "DBLP authors": ["Michihiro Shintani", "Takumi Uezono", "Tomoyuki Takahashi", "Hiroyuki Ueyama", "Takashi Sato", "Kazumi Hatayama", "Takashi Aikyo", "Kazuya Masu"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.90", "OA papers": [{"PaperId": "https://openalex.org/W2108035230", "PaperTitle": "An Adaptive Test for Parametric Faults Based on Statistical Timing Information", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Semicond. Technol. Acad. Res. Center, Yokohama, Japan": 3.0, "Tokyo Institute of Technology": 4.0, "Kyoto University": 1.0}, "Authors": ["Michihiro Shintani", "Takumi Uezono", "Tomoyuki Takahashi", "Hiroyuki Ueyama", "Takashi Sato", "Kazumi Hatayama", "Takashi Aikyo", "Kazuya Masu"]}]}, {"DBLP title": "A Delay Measurement Technique Using Signature Registers.", "DBLP authors": ["Kentaroh Katoh", "Toru Tanabe", "Haque Md Zahidul", "Kazuteru Namba", "Hideo Ito"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.54", "OA papers": [{"PaperId": "https://openalex.org/W2126378382", "PaperTitle": "A Delay Measurement Technique Using Signature Registers", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Chiba University": 5.0}, "Authors": ["Kentaroh Katoh", "T. Tanabe", "H Zahidul", "Kazuteru Namba", "Hideo Ito"]}]}, {"DBLP title": "Functional Built-In Delay Binning and Calibration Mechanism for On-Chip at-Speed Self Test.", "DBLP authors": ["Chen-I Chung", "Jyun-Sian Jhou", "Ching-Hwa Cheng", "Sih-Yan Li"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.72", "OA papers": [{"PaperId": "https://openalex.org/W2139158434", "PaperTitle": "Functional Built-In Delay Binning and Calibration Mechanism for On-Chip at-Speed Self Test", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Feng Chia University": 4.0}, "Authors": ["Chen-I Chung", "Jyun-Sian Jhou", "Ching-Hwa Cheng", "Sih-Yan Li"]}]}, {"DBLP title": "A Practical Approach to Threshold Test Generation for Error Tolerant Circuits.", "DBLP authors": ["Hideyuki Ichihara", "Kenta Sutoh", "Yuki Yoshikawa", "Tomoo Inoue"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.19", "OA papers": [{"PaperId": "https://openalex.org/W2128382539", "PaperTitle": "A Practical Approach to Threshold Test Generation for Error Tolerant Circuits", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Hiroshima City University": 4.0}, "Authors": ["Hideyuki Ichihara", "Kenta Sutoh", "Yuki Yoshikawa", "Tomoo Inoue"]}]}, {"DBLP title": "Speeding up SAT-Based ATPG Using Dynamic Clause Activation.", "DBLP authors": ["Stephan Eggersgl\u00fc\u00df", "Daniel Tille", "Rolf Drechsler"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.26", "OA papers": [{"PaperId": "https://openalex.org/W2098169468", "PaperTitle": "Speeding up SAT-Based ATPG Using Dynamic Clause Activation", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["Stephan Eggergluss", "Daniel Tille", "Rolf Drechsler"]}]}, {"DBLP title": "N-distinguishing Tests for Enhanced Defect Diagnosis.", "DBLP authors": ["Gang Chen", "Janusz Rajski", "Sudhakar M. Reddy", "Irith Pomeranz"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.47", "OA papers": [{"PaperId": "https://openalex.org/W2129388118", "PaperTitle": "N-distinguishing Tests for Enhanced Defect Diagnosis", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Mentor Graphics Corporation , Wilsonville, OR, USA": 2.0, "University of Iowa": 1.0, "Purdue University West Lafayette": 1.0}, "Authors": ["Gang Chen", "Janusz Rajski", "Sudhakar M. Reddy", "Irith Pomeranz"]}]}, {"DBLP title": "Dynamic Compaction in SAT-Based ATPG.", "DBLP authors": ["Alejandro Czutro", "Ilia Polian", "Piet Engelke", "Sudhakar M. Reddy", "Bernd Becker"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.31", "OA papers": [{"PaperId": "https://openalex.org/W2002476964", "PaperTitle": "Dynamic Compaction in SAT-Based ATPG", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of Freiburg": 4.0, "University of Iowa": 1.0}, "Authors": ["Alexander Czutro", "Ilia Polian", "P. Engelke", "Sudhakar M. Reddy", "Bernd Becker"]}]}, {"DBLP title": "SIRUP: Switch Insertion in RedUndant Pipeline Structures for Yield and Yield/Area Improvement.", "DBLP authors": ["Mohammad Mirza-Aghatabar", "Melvin A. Breuer", "Sandeep K. Gupta"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.40", "OA papers": [{"PaperId": "https://openalex.org/W2104193172", "PaperTitle": "SIRUP: Switch Insertion in RedUndant Pipeline Structures for Yield and Yield/Area Improvement", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["M. Mirza-Aghatabar", "Melvin A. Breuer", "Sandeep K. S. Gupta"]}]}, {"DBLP title": "Transaction Level Modeling and Design Space Exploration for SOC Test Architectures.", "DBLP authors": ["Chin-Yao Chang", "Chih-Yuan Hsiao", "Kuen-Jong Lee", "Alan P. Su"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.33", "OA papers": [{"PaperId": "https://openalex.org/W2107447253", "PaperTitle": "Transaction Level Modeling and Design Space Exploration for SOC Test Architectures", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Cheng Kung University": 3.0, "Global Unichip (Taiwan)": 1.0}, "Authors": ["Chin-Yao Chang", "Chih-Yuan Hsiao", "Kuen-Jong Lee", "Alan P. Su"]}]}, {"DBLP title": "Efficient Software-Based Self-Test Methods for Embedded Digital Signal Processors.", "DBLP authors": ["Jun-Jie Zhu", "Wen-Ching Lin", "Jheng-Hao Ye", "Ming-Der Shieh"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.30", "OA papers": [{"PaperId": "https://openalex.org/W2130782752", "PaperTitle": "Efficient Software-Based Self-Test Methods for Embedded Digital Signal Processors", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Cheng Kung University": 4.0}, "Authors": ["Jun-Jie Zhu", "Wen-Ching Lin", "Jheng-Hao Ye", "Ming-Der Shieh"]}]}, {"DBLP title": "A Scalable Scan Architecture for Godson-3 Multicore Microprocessor.", "DBLP authors": ["Zichu Qi", "Hui Liu", "Xiangku Li", "Da Wang", "Yinhe Han", "Huawei Li", "Weiwu Hu"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.52", "OA papers": [{"PaperId": "https://openalex.org/W2121444186", "PaperTitle": "A Scalable Scan Architecture for Godson-3 Multicore Microprocessor", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Key Lab. of Comput. Syst. & Archit., Chinese Acad. of Sci., Beijing, China": 7.0}, "Authors": ["Zichu Qi", "Hui Liu", "Xiangku Li", "Da Hong Wang", "Yinhe Han", "Huawei Li", "Weiwu Hu"]}]}, {"DBLP title": "Kiss the Scan Goodbye: A Non-scan Architecture for High Coverage, Low Test Data Volume and Low Test Application Time.", "DBLP authors": ["Michael S. Hsiao", "Mainak Banga"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.17", "OA papers": [{"PaperId": "https://openalex.org/W2099161646", "PaperTitle": "Kiss the Scan Goodbye: A Non-scan Architecture for High Coverage, Low Test Data Volume and Low Test Application Time", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["Michael Hsiao", "Mainak Banga"]}]}, {"DBLP title": "Multiple Scan Trees Synthesis for Test Time/Data and Routing Length Reduction under Output Constraint.", "DBLP authors": ["Katherine Shu-Min Li", "Yu-Chen Hung", "Jr-Yang Huang"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.60", "OA papers": [{"PaperId": "https://openalex.org/W2111582811", "PaperTitle": "Multiple Scan Trees Synthesis for Test Time/Data and Routing Length Reduction under Output Constraint", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Sun Yat-sen University": 3.0}, "Authors": ["Katherine Shu-Min Li", "Yu-Chen Hung", "Jr-Yang Huang"]}]}, {"DBLP title": "Leveraging Partially Enhanced Scan for Improved Observability in Delay Fault Testing.", "DBLP authors": ["K. G. Deepak", "Robinson Reyna", "Virendra Singh", "Adit D. Singh"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.78", "OA papers": [{"PaperId": "https://openalex.org/W2120507587", "PaperTitle": "Leveraging Partially Enhanced Scan for Improved Observability in Delay Fault Testing", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Science Bangalore": 4.0}, "Authors": ["K. G. Deepak", "Robinson Reyna", "Virendra Singh", "Adit D. Singh"]}]}, {"DBLP title": "BIST Driven Power Conscious Post-Manufacture Tuning of Wireless Transceiver Systems Using Hardware-Iterated Gradient Search.", "DBLP authors": ["Vishwanath Natarajan", "Shyam Kumar Devarakond", "Shreyas Sen", "Abhijit Chatterjee"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.75", "OA papers": [{"PaperId": "https://openalex.org/W2099966101", "PaperTitle": "BIST Driven Power Conscious Post-Manufacture Tuning of Wireless Transceiver Systems Using Hardware-Iterated Gradient Search", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["V. Natarajan", "Shyam Kumar Devarakond", "Shreyas Sen", "Abhijit Chatterjee"]}]}, {"DBLP title": "Self-Calibrating Embedded RF Down-Conversion Mixers.", "DBLP authors": ["Abhilash Goyal", "Madhavan Swaminathan", "Abhijit Chatterjee"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.77", "OA papers": [{"PaperId": "https://openalex.org/W2029598782", "PaperTitle": "Self-Calibrating Embedded RF Down-Conversion Mixers", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Abhilash Goyal", "Madhavan Swaminathan", "Abhijit Chatterjee"]}]}, {"DBLP title": "A BIST Solution for the Functional Characterization of RF Systems Based on Envelope Response Analysis.", "DBLP authors": ["Manuel J. Barragan Asian", "Rafaella Fiorelli", "Diego V\u00e1zquez", "Adoraci\u00f3n Rueda", "Jos\u00e9 Luis Huertas"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.14", "OA papers": [{"PaperId": "https://openalex.org/W2145482964", "PaperTitle": "A BIST Solution for the Functional Characterization of RF Systems Based on Envelope Response Analysis", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Seville Institute of Microelectronics": 5.0}, "Authors": ["Manuel Cantos Barrag\u00e1n", "Rafaella Fiorelli", "Diego P. V\u00e1zquez", "Adoraci\u00f3n Rueda", "Jos\u00e9 L. Huertas"]}]}, {"DBLP title": "Exploiting Zero-Crossing for the Analysis of FM Modulated Analog/RF Signals Using Digital ATE.", "DBLP authors": ["Nicolas Pous", "Florence Aza\u00efs", "Laurent Latorre", "Pascal Nouet", "Jochen Rivoir"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.56", "OA papers": [{"PaperId": "https://openalex.org/W2095882904", "PaperTitle": "Exploiting Zero-Crossing for the Analysis of FM Modulated Analog/RF Signals Using Digital ATE", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 4.0, "Verigy Germany GmbH, Boeblingen, Germany": 1.0}, "Authors": ["Nicolas Pous", "Florence Aza\u00efs", "Laurent Latorre", "Pascal Nouet", "Jochen Rivoir"]}]}, {"DBLP title": "IEEE 1500 Compatible Interconnect Test with Maximal Test Concurrency.", "DBLP authors": ["Katherine Shu-Min Li", "Yi-Yu Liao", "Yuo-Wen Liu", "Jr-Yang Huang"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.67", "OA papers": [{"PaperId": "https://openalex.org/W2116902145", "PaperTitle": "IEEE 1500 Compatible Interconnect Test with Maximal Test Concurrency", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Sun Yat-sen University": 4.0}, "Authors": ["Katherine Shu-Min Li", "Yi-Yu Liao", "Y. Liu", "Jr-Yang Huang"]}]}, {"DBLP title": "Multiple-Core under Test Architecture for HOY Wireless Testing Platform.", "DBLP authors": ["Sung-Yu Chen", "Ying-Yen Chen", "Chun-Yu Yang", "Jing-Jia Liou"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.43", "OA papers": [{"PaperId": "https://openalex.org/W2120111681", "PaperTitle": "Multiple-Core under Test Architecture for HOY Wireless Testing Platform", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 4.0}, "Authors": ["Sung-Yu Chen", "Ying-Yen Chen", "Chunyu Yang", "Jing-Jia Liou"]}]}, {"DBLP title": "Partition Based SoC Test Scheduling with Thermal and Power Constraints under Deep Submicron Technologies.", "DBLP authors": ["Chunhua Yao", "Kewal K. Saluja", "Parameswaran Ramanathan"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.15", "OA papers": [{"PaperId": "https://openalex.org/W2131071091", "PaperTitle": "Partition Based SoC Test Scheduling with Thermal and Power Constraints under Deep Submicron Technologies", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0}, "Authors": ["Chunhua Yao", "Kewal K. Saluja", "Parameswaran Ramanathan"]}]}, {"DBLP title": "Test Integration for SOC Supporting Very Low-Cost Testers.", "DBLP authors": ["Chun-Chuan Chi", "Chih-Yen Lo", "Te-Wen Ko", "Cheng-Wen Wu"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.51", "OA papers": [{"PaperId": "https://openalex.org/W2101177145", "PaperTitle": "Test Integration for SOC Supporting Very Low-Cost Testers", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Tsing Hua University": 4.0}, "Authors": ["Chun-Chieh Chi", "Chih-Yen Lo", "Te-Wen Ko", "Cheng-Wen Wu"]}]}, {"DBLP title": "Why is Conventional ATPG Not Sufficient for Advanced Low Power Designs?.", "DBLP authors": ["Krishna Chakravadhanula", "Vivek Chickermane", "Brion L. Keller", "Patrick R. Gallagher Jr.", "Anis Uzzaman"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.80", "OA papers": [{"PaperId": "https://openalex.org/W2120117419", "PaperTitle": "Why is Conventional ATPG Not Sufficient for Advanced Low Power Designs?", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Cadence Design Systems (United States)": 5.0}, "Authors": ["Krishna Chakravadhanula", "Vivek Chickermane", "Brion Keller", "Patrick G. Gallagher", "A. Uzzaman"]}]}, {"DBLP title": "New Class of Tests for Open Faults with Considering Adjacent Lines.", "DBLP authors": ["Hiroshi Takahashi", "Yoshinobu Higami", "Yuzo Takamatsu", "Koji Yamazaki", "Toshiyuki Tsutsumi", "Hiroyuki Yotsuyanagi", "Masaki Hashizume"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.39", "OA papers": [{"PaperId": "https://openalex.org/W2110682590", "PaperTitle": "New Class of Tests for Open Faults with Considering Adjacent Lines", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Ehime University": 3.0, "Meiji University": 2.0, "Tokushima University": 2.0}, "Authors": ["Hiroshi Takahashi", "Yoshinobu Higami", "Yuzo Takamatsu", "Koji Yamazaki", "Toshiyuki Tsutsumi", "Hiroyuki Yotsuyanagi", "Masaki Hashizume"]}]}, {"DBLP title": "Test Pattern Selection and Customization Targeting Reduced Dynamic and Leakage Power Consumption.", "DBLP authors": ["Subhadip Kundu", "S. Krishna Kumar", "Santanu Chattopadhyay"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.35", "OA papers": [{"PaperId": "https://openalex.org/W2172244791", "PaperTitle": "Test Pattern Selection and Customization Targeting Reduced Dynamic and Leakage Power Consumption", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Indian Institute of Technology Kharagpur": 2.0}, "Authors": ["Subhadip Kundu", "Sanjay Kumar", "Santanu Chattopadhyay"]}]}, {"DBLP title": "Deterministic Algorithms for ATPG under Leakage Constraints.", "DBLP authors": ["G\u00f6rschwin Fey"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.27", "OA papers": [{"PaperId": "https://openalex.org/W2082374775", "PaperTitle": "Deterministic Algorithms for ATPG under Leakage Constraints", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Bremen": 1.0}, "Authors": ["G\u00f6rschwin Fey"]}]}, {"DBLP title": "Extended Selective Encoding of Scan Slices for Reducing Test Data and Test Power.", "DBLP authors": ["Jun Liu", "Yinhe Han", "Xiaowei Li"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.63", "OA papers": [{"PaperId": "https://openalex.org/W1988241478", "PaperTitle": "Extended Selective Encoding of Scan Slices for Reducing Test Data and Test Power", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Hefei University of Technology": 0.3333333333333333, "Chinese Academy of Sciences": 1.3333333333333333, "Institute of Computing Technology": 1.3333333333333333}, "Authors": ["Jun Liu", "Yinhe Han", "Xiaowei Li"]}]}, {"DBLP title": "A Multi-dimensional Pattern Run-Length Method for Test Data Compression.", "DBLP authors": ["Lung-Jen Lee", "Wang-Dauh Tseng", "Rung-Bin Lin", "Chen-Lun Lee"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.49", "OA papers": [{"PaperId": "https://openalex.org/W2135844962", "PaperTitle": "A Multi-dimensional Pattern Run-Length Method for Test Data Compression", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Yuan Ze University": 4.0}, "Authors": ["Lung-Jen Lee", "Wang-Dauh Tseng", "Rung-Bin Lin", "Chen-Lun Lee"]}]}, {"DBLP title": "Bit-Operation-Based Seed Augmentation for LFSR Reseeding with High Defect Coverage.", "DBLP authors": ["Hongxia Fang", "Krishnendu Chakrabarty", "Rubin A. Parekhji"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.65", "OA papers": [{"PaperId": "https://openalex.org/W2101888031", "PaperTitle": "Bit-Operation-Based Seed Augmentation for LFSR Reseeding with High Defect Coverage", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Duke University": 2.0, "Texas Instruments (India)": 1.0}, "Authors": ["Hongxia Fang", "Krishnendu Chakrabarty", "Rubin A. Parekhji"]}]}, {"DBLP title": "A Non-Intrusive and Accurate Inspection Method for Segment Delay Variabilities.", "DBLP authors": ["Ying-Yen Chen", "Jing-Jia Liou"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.32", "OA papers": [{"PaperId": "https://openalex.org/W2160365501", "PaperTitle": "A Non-Intrusive and Accurate Inspection Method for Segment Delay Variabilities", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Ying-Yen Chen", "Jing-Jia Liou"]}]}, {"DBLP title": "Bridging Fault Diagnosis to Identify the Layer of Systematic Defects.", "DBLP authors": ["Po-Juei Chen", "James Chien-Mo Li", "Hsing Jasmine Chao"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.58", "OA papers": [{"PaperId": "https://openalex.org/W2006063458", "PaperTitle": "Bridging Fault Diagnosis to Identify the Layer of Systematic Defects", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Taiwan University": 2.0, "Taipei Medical University": 1.0}, "Authors": ["Po-Juei Chen", "James T. Li", "Hsing Jasmine Chao"]}]}, {"DBLP title": "Delay Fault Diagnosis in Sequential Circuits.", "DBLP authors": ["Youssef Benabboud", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Olivia Riewer"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.16", "OA papers": [{"PaperId": "https://openalex.org/W2099345347", "PaperTitle": "Delay Fault Diagnosis in Sequential Circuits", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"LIRMM, Univ. Montpellier II, Montpellier, France": 6.0, "STMicroelectronics, Crolles - France": 1.0}, "Authors": ["Youssef Benabboud", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Olivia Riewer"]}]}, {"DBLP title": "A Partially-Exhaustive Gate Transition Fault Model.", "DBLP authors": ["Brion L. Keller", "Dale Meehl", "Anis Uzzaman", "Richard Billings"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.62", "OA papers": [{"PaperId": "https://openalex.org/W2171742484", "PaperTitle": "A Partially-Exhaustive Gate Transition Fault Model", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Cadence Design Systems (United States)": 3.0, "Advanced Micro Devices (United States)": 1.0}, "Authors": ["Brion Keller", "Dale Meehl", "A. Uzzaman", "Richard Billings"]}]}, {"DBLP title": "An On-Chip Integrator Leakage Characterization Technique and Its Application to Switched Capacitor Circuits Testing.", "DBLP authors": ["Chen-Yuan Yang", "Xuan-Lun Huang", "Jiun-Lang Huang"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.55", "OA papers": [{"PaperId": "https://openalex.org/W2145747431", "PaperTitle": "An On-Chip Integrator Leakage Characterization Technique and Its Application to Switched Capacitor Circuits Testing", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan": 3.0}, "Authors": ["Chen-Yuan Charlie Yang", "Xuan-Lun Huang", "Jiun-Lang Huang"]}]}, {"DBLP title": "LFSR-Based Performance Characterization of Nonlinear Analog and Mixed-Signal Circuits.", "DBLP authors": ["Joonsung Park", "Jaeyong Chung", "Jacob A. Abraham"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.66", "OA papers": [{"PaperId": "https://openalex.org/W2150394299", "PaperTitle": "LFSR-Based Performance Characterization of Nonlinear Analog and Mixed-Signal Circuits", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Joon Sung Park", "Jaeyong Chung", "Jacob A. Abraham"]}]}, {"DBLP title": "A Jitter Characterizing BIST with Pulse-Amplifying Technique.", "DBLP authors": ["An-Sheng Chao", "Soon-Jyh Chang"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.23", "OA papers": [{"PaperId": "https://openalex.org/W2146611331", "PaperTitle": "A Jitter Characterizing BIST with Pulse-Amplifying Technique", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Cheng Kung University": 2.0}, "Authors": ["An-Sheng Chao", "Soon-Jyh Chang"]}]}, {"DBLP title": "A Low-Cost Output Response Analyzer for the Built-in-Self-Test S-? Modulator Based on the Controlled Sine Wave Fitting Method.", "DBLP authors": ["Shao-Feng Hung", "Hao-Chiao Hong", "Sheng-Chuan Liang"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.88", "OA papers": [{"PaperId": "https://openalex.org/W2153022523", "PaperTitle": "A low-cost output response analyzer for the built-in-self-test \u03a3-\u0394 modulator based on the controlled sine wave fitting method", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Shao-Feng Hung", "Hao-Chiao Hong", "Sheng-Chuan Liang"]}]}, {"DBLP title": "New Algorithms for Address Decoder Delay Faults and Bit Line Imbalance Faults.", "DBLP authors": ["Ad J. van de Goor", "Said Hamdioui", "Georgi Nedeltchev Gaydadjiev", "Zaid Al-Ars"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.87", "OA papers": [{"PaperId": "https://openalex.org/W2108917733", "PaperTitle": "New Algorithms for Address Decoder Delay Faults and Bit Line Imbalance Faults", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"ComTex, Gouda, Netherlands": 1.0, "Delft University of Technology": 3.0}, "Authors": ["Ad J. van de Goor", "Said Hamdioui", "Georgi Gaydadjiev", "Zaid Al-Ars"]}]}, {"DBLP title": "Testability Exploration of 3-D RAMs and CAMs.", "DBLP authors": ["Yu-Jen Huang", "Jin-Fu Li"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.59", "OA papers": [{"PaperId": "https://openalex.org/W2163356236", "PaperTitle": "Testability Exploration of 3-D RAMs and CAMs", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Central University": 2.0}, "Authors": ["Yu-Jen Huang", "Jin-Fu Li"]}]}, {"DBLP title": "Fault Diagnosis Using Test Primitives in Random Access Memories.", "DBLP authors": ["Zaid Al-Ars", "Said Hamdioui"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.79", "OA papers": [{"PaperId": "https://openalex.org/W2125924397", "PaperTitle": "Fault Diagnosis Using Test Primitives in Random Access Memories", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Delft University of Technology": 2.0}, "Authors": ["Zaid Al-Ars", "Said Hamdioui"]}]}, {"DBLP title": "Test Generation for Designs with On-Chip Clock Generators.", "DBLP authors": ["Xijiang Lin", "Mark Kassab"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.46", "OA papers": [{"PaperId": "https://openalex.org/W2145598737", "PaperTitle": "Test Generation for Designs with On-Chip Clock Generators", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Mentor Graphics Corporation , Wilsonville, OR, USA": 2.0}, "Authors": ["Xijiang Lin", "Mark Kassab"]}]}, {"DBLP title": "On the Generation of Functional Test Programs for the Cache Replacement Logic.", "DBLP authors": ["Wilson J. Perez", "Danilo Ravotto", "Edgar E. S\u00e1nchez", "Matteo Sonza Reorda", "Alberto Paolo Tonda"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.37", "OA papers": [{"PaperId": "https://openalex.org/W2106770911", "PaperTitle": "On the Generation of Functional Test Programs for the Cache Replacement Logic", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Polytechnic University of Turin": 4.0}, "Authors": ["D. Ravotto", "E. J. Sanchez", "M. Sonza Reorda", "Alberto Tonda"]}]}, {"DBLP title": "Compact Test Generation for Small-Delay Defects Using Testable-Path Information.", "DBLP authors": ["Dong Xiang", "Boxue Yin", "Krishnendu Chakrabarty"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.44", "OA papers": [{"PaperId": "https://openalex.org/W2120645975", "PaperTitle": "Compact Test Generation for Small-Delay Defects Using Testable-Path Information", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tsinghua University": 2.0, "Duke University": 1.0}, "Authors": ["Dong Xiang", "Boxue Yin", "Krishendu Chakrabarty"]}]}, {"DBLP title": "At-Speed Scan Test Method for the Timing Optimization and Calibration.", "DBLP authors": ["Kun-Han Tsai", "Ruifeng Guo", "Wu-Tung Cheng"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.29", "OA papers": [{"PaperId": "https://openalex.org/W2118267882", "PaperTitle": "At-Speed Scan Test Method for the Timing Optimization and Calibration", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Mentor Technologies": 3.0}, "Authors": ["Kun-Han Tsai", "Ruifeng Guo", "Wu-Tung Cheng"]}]}, {"DBLP title": "M-IVC: Using Multiple Input Vectors to Minimize Aging-Induced Delay.", "DBLP authors": ["Song Jin", "Yinhe Han", "Lei Zhang", "Huawei Li", "Xiaowei Li", "Guihai Yan"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.57", "OA papers": [{"PaperId": "https://openalex.org/W2109948238", "PaperTitle": "M-IVC: Using Multiple Input Vectors to Minimize Aging-Induced Delay", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Key Lab. of Comput. Syst., Chinese Acad. of Sci., Beijing, China": 6.0}, "Authors": ["Song Jin", "Yinhe Han", "Lei Zhang", "Huawei Li", "Xiaowei Li", "Yinhe Han"]}]}, {"DBLP title": "Analysis of Resistive Bridging Defects in a Synchronizer.", "DBLP authors": ["Hyoung-Kook Kim", "Wen-Ben Jone", "Laung-Terng Wang", "Shianling Wu"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.13", "OA papers": [{"PaperId": "https://openalex.org/W2112370576", "PaperTitle": "Analysis of Resistive Bridging Defects in a Synchronizer", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Cincinnati": 2.0, "Syntek Technologies (United States)": 2.0}, "Authors": ["Hyoung-Kook Kim", "Wen-Ben Jone", "Laung-Terng Wang", "Shianling Wu"]}]}, {"DBLP title": "On-Chip TSV Testing for 3D IC before Bonding Using Sense Amplification.", "DBLP authors": ["Po-Yuan Chen", "Cheng-Wen Wu", "Ding-Ming Kwai"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.42", "OA papers": [{"PaperId": "https://openalex.org/W2095790208", "PaperTitle": "On-Chip TSV Testing for 3D IC before Bonding Using Sense Amplification", "Year": 2009, "CitationCount": 130, "EstimatedCitation": 130, "Affiliations": {"National Tsing Hua University": 2.0, "SOC Technol. Center, Ind. Technol. Res. Inst., Hsinchu, Taiwan": 1.0}, "Authors": ["Po-Yuan Chen", "Cheng-Wen Wu", "Ding-Ming Kwai"]}]}, {"DBLP title": "Test Pattern Selection for Potentially Harmful Open Defects in Power Distribution Networks.", "DBLP authors": ["Yubin Zhang", "Lin Huang", "Feng Yuan", "Qiang Xu"], "year": 2009, "doi": "https://doi.org/10.1109/ATS.2009.69", "OA papers": [{"PaperId": "https://openalex.org/W2172128395", "PaperTitle": "Test Pattern Selection for Potentially Harmful Open Defects in Power Distribution Networks", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chinese University of Hong Kong": 4.0}, "Authors": ["Yubin Zhang", "L. Q. Huang", "Feng Yuan", "Qiang Xu"]}]}]