INFO-FLOW: Workspace /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1 opened at Thu Oct 14 16:39:09 CEST 2021
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 1.74 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.15 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.96 sec.
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.43 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.57 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.19 sec.
INFO-FLOW: Done: GCC PP time: 5.2 seconds per iteration
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.37 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.36 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.77 sec.
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:61:67
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:61:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:76:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:76:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:91:70
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:91:75
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:35:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:36:5
Execute         send_msg_by_id WARNING @200-471@%s%s 11 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 11 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.07 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.24 sec.
Command         tidy_31 done; 3.34 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 6.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.5 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.31 sec.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject_axi.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject_axi.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject_axi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject_axi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp
Command         clang done; 1.31 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.42 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp"  -o "/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 1.51 sec.
INFO-FLOW: Done: GCC PP time: 3.2 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.4 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.4 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.diag.yml /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.out.log 2> /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.err.log 
Command         ap_eval done; 0.46 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.out.log 2> /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 0.71 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.out.log 2> /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 0.34 sec.
Command         tidy_31 done; 1.06 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.71 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.bc
Command         clang done; 1.52 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.g.bc -hls-opt -except-internalize myproject_axi -L/tools/Xilinx/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.88 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1659.957 ; gain = 1227.754 ; free physical = 6937 ; free virtual = 10419
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1659.957 ; gain = 1227.754 ; free physical = 6937 ; free virtual = 10419
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.11 sec.
Execute           llvm-ld /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.86 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject_axi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv2d_stream.h:19) in function 'void nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>(unsigned int, unsigned int, ap_uint<(FORWARD_REFERENCE::filt_height) * (FORWARD_REFERENCE::filt_width)>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'ComputeIndex' (firmware/nnet_utils/nnet_conv2d_stream.h:19) in function 'void nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(unsigned int, unsigned int, ap_uint<(FORWARD_REFERENCE::filt_height) * (FORWARD_REFERENCE::filt_width)>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:130) in function 'void nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>(FORWARD_REFERENCE const&, hls::stream<FORWARD_REFERENCE::value_type, 0>*, hls::stream<FORWARD_REFERENCE, 0>&, FORWARD_REFERENCE&, unsigned int&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*, ap_uint<FORWARD_REFERENCE::kernel_size>*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:158) in function 'void nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[].1' into 'myproject_axi' (firmware/myproject_axi.cpp:25).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index_K_gte_S<3u, 1u, 28u>' into 'nnet::scale_index<3u, 1u, 28u>' (firmware/nnet_utils/nnet_conv_stream.h:58).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 28u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 28u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:16).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:132).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:160).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_resource.h:160).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:95).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:95).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:89).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:136).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:59).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:93).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:93).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config5>' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_2d<nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:148).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index_K_gte_S<3u, 1u, 13u>' into 'nnet::scale_index<3u, 1u, 13u>' (firmware/nnet_utils/nnet_conv_stream.h:58).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 13u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::scale_index<3u, 1u, 13u>' into 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:16).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:132).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_resource.h:276).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:89).
INFO: [XFORM 203-603] Inlining function 'nnet::mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' into 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:136).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:59).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config9>' into 'nnet::compute_pool_2d<nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:102).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_2d<nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:148).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_resource.h:76).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_resource.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:35).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:214).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' (firmware/nnet_utils/nnet_dense_stream.h:62).
Command           transform done; 1.73 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1659.957 ; gain = 1227.754 ; free physical = 6853 ; free virtual = 10349
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' (firmware/nnet_utils/nnet_common.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:220) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config12>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:242) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config12>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:244) automatically.
Command           transform done; 0.66 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1659.957 ; gain = 1227.754 ; free physical = 6848 ; free virtual = 10347
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'data.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:32:1) on argument 'layer0.V.data.V' (firmware/myproject.cpp:25). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:32:93) on argument 'layer12_out.V.data.V' (firmware/myproject.cpp:26). This interface directive will be discarded. Please apply it on an argument of top module.
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:248) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 48-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 48-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:130) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:130) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv2d_stream.h:45) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv2d_stream.h:45) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'ctype.data.V' (firmware/myproject_axi.cpp:22) into a 16-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:205:59).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:143) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:143) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:41) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:151) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:212) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation_stream.h:224) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_activation_stream.h:233) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:250) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config8>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_pooling_stream.h:92) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:97) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:98) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_pooling_stream.h:92) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:97) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:98) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:128) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:130) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:176) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:92) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CopyDataFilt' (firmware/nnet_utils/nnet_conv_stream.h:128) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'CopyDataChan' (firmware/nnet_utils/nnet_conv_stream.h:130) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_conv_stream.h:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' completely with a factor of 144.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:130) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:158) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:176) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:92) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:97) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'd_xi_xmax.V' (firmware/nnet_utils/nnet_activation_stream.h:223) automatically.
WARNING: [XFORM 203-135] Cannot reshape array 'w2.V' : incorrect reshape factor 1.
WARNING: [XFORM 203-135] Cannot reshape array 'w2.V' : incorrect reshape factor 1.
INFO: [XFORM 203-131] Reshaping array 'w6.V'  in dimension 1 with a block factor of 2.
INFO: [XFORM 203-131] Reshaping array 'w10.V'  in dimension 1 with a block factor of 100.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:88) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_local.V.data.V' (firmware/myproject_axi.cpp:16) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:73) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:78) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:58) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:63) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:83) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:68) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:37) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_local.V.data.V' (firmware/myproject_axi.cpp:15) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:37) .
INFO: [XFORM 203-101] Partitioning array 'data_array.V' (firmware/nnet_utils/nnet_activation_stream.h:205) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:78) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:48:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config2::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv2d_stream.h:49) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:126) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'config6::pixels.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixel_idx.V' (firmware/nnet_utils/nnet_conv2d_stream.h:49) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.8' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:75) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:160:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_conv_stream.h:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:126) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.data.V' (firmware/myproject.cpp:88) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_local.V.data.V' (firmware/myproject_axi.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:73) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:63) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_pooling_stream.h:93:126), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:83) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_pooling_stream.h:93:126), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_pooling_stream.h:134) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_local.V.data.V' (firmware/myproject_axi.cpp:15) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:37) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_conv2d_stream.h:40:1), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data_window.V.V' (firmware/nnet_utils/nnet_conv2d_stream.h:37) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:76:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' (firmware/nnet_utils/nnet_common.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::compute_scaled_indices_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >.1' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:54) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:220) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config12>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:242) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config12>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:244) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 9 process function(s): 
	 'myproject_Block__proc'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config4>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config8>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>'
	 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>'.
Command           transform done; 34.73 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:257:1) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>'... converting 41 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config8>'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config4>'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_pooling_stream.h:143:101) to (firmware/nnet_utils/nnet_pooling_stream.h:93:17) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_stream.h:53:121) to (firmware/nnet_utils/nnet_conv_stream.h:132:6) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_stream.h:53:121) to (firmware/nnet_utils/nnet_conv_stream.h:132:6) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:61:1)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_resource.h:24:20)...100 expression(s) balanced.
Command           transform done; 8.62 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 1659.957 ; gain = 1227.754 ; free physical = 6660 ; free virtual = 10168
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:142:83) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:142:83) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:53:121) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:52:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:53:121) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:52:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' to 'softmax_stable<array,array,softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:61:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config12>' to 'softmax<array,array<ap_fixed,10u>,softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:336:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config8>' to 'relu<array,array<ap_fixed,16u>,relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:60:68)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, relu_config4>' to 'relu<array,array<ap_fixed,16u>,relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:60:68)
WARNING: [XFORM 203-631] Renaming function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' to 'reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>' (firmware/nnet_utils/nnet_common.h:52:43)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' to 'pooling2d_cl<array,array<ap_fixed,16u>,config9>' (firmware/nnet_utils/nnet_pooling_stream.h:20:126)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<3, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' to 'pooling2d_cl<array,array<ap_fixed,16u>,config5>' (firmware/nnet_utils/nnet_pooling_stream.h:20:44)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' to 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10>' (firmware/nnet_utils/nnet_dense_resource.h:24:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config10>' to 'dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10>' (firmware/nnet_utils/nnet_dense_stream.h:41:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' to 'conv_2d_cl<array,array<ap_fixed,16u>,config2>' (firmware/nnet_utils/nnet_dense_resource.h:13:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' to 'conv_2d_cl<array,array<ap_fixed,16u>,config6>' (firmware/nnet_utils/nnet_dense_resource.h:13:20)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,16u>,config6>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,16u>,config2>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10>'.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,16u>,config6>': loop nest is not flattened.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array,array<ap_fixed,16u>,config2>': loop nest is not flattened.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10>'.
Command           transform done; 13.46 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1659.957 ; gain = 1227.754 ; free physical = 6572 ; free virtual = 10083
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 60.28 sec.
Command       elaborate done; 87.56 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...
Execute         ap_set_top_model myproject_axi 
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,16u>,config2>' to 'conv_2d_cl_array_array_ap_fixed_16u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,16u>,relu_config4>' to 'relu_array_array_ap_fixed_16u_relu_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>' to 'reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed,16u>,config5>' to 'pooling2d_cl_array_array_ap_fixed_16u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,16u>,config6>' to 'conv_2d_cl_array_array_ap_fixed_16u_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,16u>,relu_config8>' to 'relu_array_array_ap_fixed_16u_relu_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed,16u>,config9>' to 'pooling2d_cl_array_array_ap_fixed_16u_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10>' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10>' to 'dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<array,array,softmax_config12>' to 'softmax_stable_array_array_softmax_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed,10u>,softmax_config12>' to 'softmax_array_array_ap_fixed_10u_softmax_config12_s'.
Execute         get_model_list myproject_axi -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject_axi 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model softmax<array,array<ap_fixed,10u>,softmax_config12> 
Execute         preproc_iomode -model softmax_stable<array,array,softmax_config12> 
Execute         preproc_iomode -model dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         preproc_iomode -model pooling2d_cl<array,array<ap_fixed,16u>,config9> 
Execute         preproc_iomode -model relu<array,array<ap_fixed,16u>,relu_config8> 
Execute         preproc_iomode -model conv_2d_cl<array,array<ap_fixed,16u>,config6> 
Execute         preproc_iomode -model pooling2d_cl<array,array<ap_fixed,16u>,config5> 
Execute         preproc_iomode -model reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> 
Execute         preproc_iomode -model relu<array,array<ap_fixed,16u>,relu_config4> 
Execute         preproc_iomode -model conv_2d_cl<array,array<ap_fixed,16u>,config2> 
Execute         get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv_2d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config4> reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> pooling2d_cl<array,array<ap_fixed,16u>,config5> conv_2d_cl<array,array<ap_fixed,16u>,config6> relu<array,array<ap_fixed,16u>,relu_config8> pooling2d_cl<array,array<ap_fixed,16u>,config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> softmax_stable<array,array,softmax_config12> softmax<array,array<ap_fixed,10u>,softmax_config12> myproject myproject_axi
INFO-FLOW: Configuring Module : conv_2d_cl<array,array<ap_fixed,16u>,config2> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,16u>,config2> 
Execute         apply_spec_resource_limit conv_2d_cl<array,array<ap_fixed,16u>,config2> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,16u>,relu_config4> ...
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config4> 
Execute         apply_spec_resource_limit relu<array,array<ap_fixed,16u>,relu_config4> 
INFO-FLOW: Configuring Module : reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> ...
Execute         set_default_model reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> 
Execute         apply_spec_resource_limit reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> 
INFO-FLOW: Configuring Module : pooling2d_cl<array,array<ap_fixed,16u>,config5> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,16u>,config5> 
Execute         apply_spec_resource_limit pooling2d_cl<array,array<ap_fixed,16u>,config5> 
INFO-FLOW: Configuring Module : conv_2d_cl<array,array<ap_fixed,16u>,config6> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,16u>,config6> 
Execute         apply_spec_resource_limit conv_2d_cl<array,array<ap_fixed,16u>,config6> 
INFO-FLOW: Configuring Module : relu<array,array<ap_fixed,16u>,relu_config8> ...
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config8> 
Execute         apply_spec_resource_limit relu<array,array<ap_fixed,16u>,relu_config8> 
INFO-FLOW: Configuring Module : pooling2d_cl<array,array<ap_fixed,16u>,config9> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,16u>,config9> 
Execute         apply_spec_resource_limit pooling2d_cl<array,array<ap_fixed,16u>,config9> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> ...
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
INFO-FLOW: Configuring Module : dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> 
Execute         apply_spec_resource_limit dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> 
INFO-FLOW: Configuring Module : softmax_stable<array,array,softmax_config12> ...
Execute         set_default_model softmax_stable<array,array,softmax_config12> 
Execute         apply_spec_resource_limit softmax_stable<array,array,softmax_config12> 
INFO-FLOW: Configuring Module : softmax<array,array<ap_fixed,10u>,softmax_config12> ...
Execute         set_default_model softmax<array,array<ap_fixed,10u>,softmax_config12> 
Execute         apply_spec_resource_limit softmax<array,array<ap_fixed,10u>,softmax_config12> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Configuring Module : myproject_axi ...
Execute         set_default_model myproject_axi 
Execute         apply_spec_resource_limit myproject_axi 
INFO-FLOW: Model list for preprocess: conv_2d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config4> reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> pooling2d_cl<array,array<ap_fixed,16u>,config5> conv_2d_cl<array,array<ap_fixed,16u>,config6> relu<array,array<ap_fixed,16u>,relu_config8> pooling2d_cl<array,array<ap_fixed,16u>,config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> softmax_stable<array,array,softmax_config12> softmax<array,array<ap_fixed,10u>,softmax_config12> myproject myproject_axi
INFO-FLOW: Preprocessing Module: conv_2d_cl<array,array<ap_fixed,16u>,config2> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,16u>,config2> 
Execute         cdfg_preprocess -model conv_2d_cl<array,array<ap_fixed,16u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,16u>,config2> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,16u>,relu_config4> ...
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config4> 
Execute         cdfg_preprocess -model relu<array,array<ap_fixed,16u>,relu_config4> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,16u>,relu_config4> 
INFO-FLOW: Preprocessing Module: reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> ...
Execute         set_default_model reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> 
Execute         cdfg_preprocess -model reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> 
Execute         rtl_gen_preprocess reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array,array<ap_fixed,16u>,config5> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,16u>,config5> 
Execute         cdfg_preprocess -model pooling2d_cl<array,array<ap_fixed,16u>,config5> 
Command         cdfg_preprocess done; 0.11 sec.
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed,16u>,config5> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array,array<ap_fixed,16u>,config6> ...
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,16u>,config6> 
Execute         cdfg_preprocess -model conv_2d_cl<array,array<ap_fixed,16u>,config6> 
Command         cdfg_preprocess done; 0.32 sec.
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,16u>,config6> 
INFO-FLOW: Preprocessing Module: relu<array,array<ap_fixed,16u>,relu_config8> ...
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config8> 
Execute         cdfg_preprocess -model relu<array,array<ap_fixed,16u>,relu_config8> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,16u>,relu_config8> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array,array<ap_fixed,16u>,config9> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,16u>,config9> 
Execute         cdfg_preprocess -model pooling2d_cl<array,array<ap_fixed,16u>,config9> 
Command         cdfg_preprocess done; 0.11 sec.
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed,16u>,config9> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> ...
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
INFO-FLOW: Preprocessing Module: dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> 
Execute         cdfg_preprocess -model dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> 
Command         cdfg_preprocess done; 0.12 sec.
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> 
INFO-FLOW: Preprocessing Module: softmax_stable<array,array,softmax_config12> ...
Execute         set_default_model softmax_stable<array,array,softmax_config12> 
Execute         cdfg_preprocess -model softmax_stable<array,array,softmax_config12> 
Execute         rtl_gen_preprocess softmax_stable<array,array,softmax_config12> 
INFO-FLOW: Preprocessing Module: softmax<array,array<ap_fixed,10u>,softmax_config12> ...
Execute         set_default_model softmax<array,array<ap_fixed,10u>,softmax_config12> 
Execute         cdfg_preprocess -model softmax<array,array<ap_fixed,10u>,softmax_config12> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed,10u>,softmax_config12> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Preprocessing Module: myproject_axi ...
Execute         set_default_model myproject_axi 
Execute         cdfg_preprocess -model myproject_axi 
Execute         rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for synthesis: conv_2d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config4> reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> pooling2d_cl<array,array<ap_fixed,16u>,config5> conv_2d_cl<array,array<ap_fixed,16u>,config6> relu<array,array<ap_fixed,16u>,relu_config8> pooling2d_cl<array,array<ap_fixed,16u>,config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> softmax_stable<array,array,softmax_config12> softmax<array,array<ap_fixed,10u>,softmax_config12> myproject myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_16u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,16u>,config2> 
Execute         schedule -model conv_2d_cl<array,array<ap_fixed,16u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (5.91ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_array_ap_fixed_16u_config2_s' consists of the following:
	multiplexor before 'phi' operation ('acc[15].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [236]  (1.77 ns)
	'phi' operation ('acc[15].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [236]  (0 ns)
	'phi' operation ('tmp.data[15].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [186]  (0 ns)
	'mux' operation ('tmp_114', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [201]  (2.06 ns)
	'add' operation ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [202]  (2.08 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 90.78 seconds; current allocated memory: 447.326 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config2_s.verbose.sched.rpt 
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array,array<ap_fixed,16u>,config2>.
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,16u>,config2> 
Execute         bind -model conv_2d_cl<array,array<ap_fixed,16u>,config2> 
BIND OPTION: model=conv_2d_cl<array,array<ap_fixed,16u>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 448.932 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config2_s.verbose.bind.rpt 
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array,array<ap_fixed,16u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_16u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config4> 
Execute         schedule -model relu<array,array<ap_fixed,16u>,relu_config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 450.291 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config4_s.verbose.sched.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config4_s.sched.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,16u>,relu_config4>.
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config4> 
Execute         bind -model relu<array,array<ap_fixed,16u>,relu_config4> 
BIND OPTION: model=relu<array,array<ap_fixed,16u>,relu_config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 452.268 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config4_s.verbose.bind.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config4_s.bind.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish binding relu<array,array<ap_fixed,16u>,relu_config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> 
Execute         schedule -model reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 452.572 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s.verbose.sched.rpt 
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>.
Execute         set_default_model reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> 
Execute         bind -model reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> 
BIND OPTION: model=reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 452.646 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s.verbose.bind.rpt 
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s.bind.adb -f 
INFO-FLOW: Finish binding reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_16u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,16u>,config5> 
Execute         schedule -model pooling2d_cl<array,array<ap_fixed,16u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_16u_config5_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_data_0_V_5', firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) to 'reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>' and 'store' operation ('pool_window_0_V_write_ln99', firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148) of variable 'pool_window[0].V', firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148 on local variable 'pool_window_0_V'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_16u_config5_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_data_0_V_5', firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) to 'reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>' and 'store' operation ('pool_window_0_V_write_ln99', firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148) of variable 'pool_window[0].V', firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148 on local variable 'pool_window_0_V'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_16u_config5_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_data_1_V_5', firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) to 'reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>' and 'store' operation ('pool_window_0_V_write_ln99', firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148) of variable 'pool_window[0].V', firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148 on local variable 'pool_window_0_V'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_16u_config5_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_data_1_V_5', firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) to 'reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>' and 'store' operation ('pool_window_0_V_write_ln99', firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148) of variable 'pool_window[0].V', firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148 on local variable 'pool_window_0_V'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_16u_config5_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'call' operation ('tmp_data_11_V_4', firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) to 'reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>' and 'store' operation ('pool_window_0_V_write_ln99', firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148) of variable 'pool_window[0].V', firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148 on local variable 'pool_window_0_V'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_16u_config5_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'call' operation ('tmp_data_14_V_4', firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) to 'reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>' and 'store' operation ('pool_window_0_V_write_ln99', firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148) of variable 'pool_window[0].V', firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148 on local variable 'pool_window_0_V'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_16u_config5_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'call' operation ('tmp_data_15_V_4', firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) to 'reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>' and 'store' operation ('pool_window_0_V_write_ln99', firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148) of variable 'pool_window[0].V', firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148 on local variable 'pool_window_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.65 sec.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 456.554 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config5_s.verbose.sched.rpt 
Command         syn_report done; 0.31 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config5_s.sched.adb -f 
Command         db_write done; 0.21 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array,array<ap_fixed,16u>,config5>.
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,16u>,config5> 
Execute         bind -model pooling2d_cl<array,array<ap_fixed,16u>,config5> 
BIND OPTION: model=pooling2d_cl<array,array<ap_fixed,16u>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 459.549 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config5_s.verbose.bind.rpt 
Command         syn_report done; 0.26 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config5_s.bind.adb -f 
Command         db_write done; 0.21 sec.
INFO-FLOW: Finish binding pooling2d_cl<array,array<ap_fixed,16u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_16u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,16u>,config6> 
Execute         schedule -model conv_2d_cl<array,array<ap_fixed,16u>,config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (6.325ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_array_ap_fixed_16u_config6_s' consists of the following:
	'phi' operation ('tmp.data[0].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [896]  (0 ns)
	'mux' operation ('phi_ln', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [928]  (2.48 ns)
	'add' operation ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [929]  (2.08 ns)
	multiplexor before 'phi' operation ('acc[7].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [946]  (1.77 ns)
	'phi' operation ('acc[7].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_conv_stream.h:89->firmware/nnet_utils/nnet_conv_stream.h:136->firmware/nnet_utils/nnet_conv2d_stream.h:59) [946]  (0 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.34 sec.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 462.026 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config6_s.verbose.sched.rpt 
Command         syn_report done; 0.35 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config6_s.sched.adb -f 
Command         db_write done; 0.26 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array,array<ap_fixed,16u>,config6>.
Execute         set_default_model conv_2d_cl<array,array<ap_fixed,16u>,config6> 
Execute         bind -model conv_2d_cl<array,array<ap_fixed,16u>,config6> 
BIND OPTION: model=conv_2d_cl<array,array<ap_fixed,16u>,config6>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 466.997 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config6_s.verbose.bind.rpt 
Command         syn_report done; 0.37 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config6_s.bind.adb -f 
Command         db_write done; 0.27 sec.
INFO-FLOW: Finish binding conv_2d_cl<array,array<ap_fixed,16u>,config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_16u_relu_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config8> 
Execute         schedule -model relu<array,array<ap_fixed,16u>,relu_config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 468.320 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config8_s.verbose.sched.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config8_s.sched.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling relu<array,array<ap_fixed,16u>,relu_config8>.
Execute         set_default_model relu<array,array<ap_fixed,16u>,relu_config8> 
Execute         bind -model relu<array,array<ap_fixed,16u>,relu_config8> 
BIND OPTION: model=relu<array,array<ap_fixed,16u>,relu_config8>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 470.297 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config8_s.verbose.bind.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config8_s.bind.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish binding relu<array,array<ap_fixed,16u>,relu_config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_16u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,16u>,config9> 
Execute         schedule -model pooling2d_cl<array,array<ap_fixed,16u>,config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_16u_config9_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_data_0_V_4', firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) to 'reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>' and 'store' operation ('pool_window_0_V_write_ln99', firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148) of variable 'pool_window[0].V', firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148 on local variable 'pool_window_0_V'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_16u_config9_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_data_0_V_4', firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) to 'reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>' and 'store' operation ('pool_window_0_V_write_ln99', firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148) of variable 'pool_window[0].V', firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148 on local variable 'pool_window_0_V'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_16u_config9_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_data_1_V_4', firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) to 'reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>' and 'store' operation ('pool_window_0_V_write_ln99', firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148) of variable 'pool_window[0].V', firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148 on local variable 'pool_window_0_V'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_16u_config9_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_data_1_V_4', firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) to 'reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>' and 'store' operation ('pool_window_0_V_write_ln99', firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148) of variable 'pool_window[0].V', firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148 on local variable 'pool_window_0_V'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_16u_config9_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'call' operation ('tmp_data_11_V_3', firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) to 'reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>' and 'store' operation ('pool_window_0_V_write_ln99', firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148) of variable 'pool_window[0].V', firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148 on local variable 'pool_window_0_V'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_16u_config9_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'call' operation ('tmp_data_14_V_3', firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) to 'reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>' and 'store' operation ('pool_window_0_V_write_ln99', firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148) of variable 'pool_window[0].V', firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148 on local variable 'pool_window_0_V'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_16u_config9_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'call' operation ('tmp_data_15_V_3', firmware/nnet_utils/nnet_pooling_stream.h:20->firmware/nnet_utils/nnet_pooling_stream.h:102->firmware/nnet_utils/nnet_pooling_stream.h:148) to 'reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>>' and 'store' operation ('pool_window_0_V_write_ln99', firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148) of variable 'pool_window[0].V', firmware/nnet_utils/nnet_pooling_stream.h:99->firmware/nnet_utils/nnet_pooling_stream.h:148 on local variable 'pool_window_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 55.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.67 sec.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 474.508 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config9_s.verbose.sched.rpt 
Command         syn_report done; 0.32 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config9_s.sched.adb -f 
Command         db_write done; 0.2 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array,array<ap_fixed,16u>,config9>.
Execute         set_default_model pooling2d_cl<array,array<ap_fixed,16u>,config9> 
Execute         bind -model pooling2d_cl<array,array<ap_fixed,16u>,config9> 
BIND OPTION: model=pooling2d_cl<array,array<ap_fixed,16u>,config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 477.594 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config9_s.verbose.bind.rpt 
Command         syn_report done; 0.27 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config9_s.bind.adb -f 
Command         db_write done; 0.21 sec.
INFO-FLOW: Finish binding pooling2d_cl<array,array<ap_fixed,16u>,config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         schedule -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.33 sec.
INFO: [HLS 200-111]  Elapsed time: 2.83 seconds; current allocated memory: 485.055 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.verbose.sched.rpt 
Command         syn_report done; 0.86 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.sched.adb -f 
Command         db_write done; 0.68 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10>.
Execute         set_default_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         bind -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
BIND OPTION: model=dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 1.79 seconds; current allocated memory: 497.938 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.verbose.bind.rpt 
Command         syn_report done; 1.21 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.bind.adb -f 
Command         db_write done; 0.71 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> 
Execute         schedule -model dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.69 sec.
INFO: [HLS 200-111]  Elapsed time: 2.63 seconds; current allocated memory: 503.712 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s.verbose.sched.rpt 
Command         syn_report done; 0.45 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s.sched.adb -f 
Command         db_write done; 0.47 sec.
INFO-FLOW: Finish scheduling dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10>.
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> 
Execute         bind -model dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> 
BIND OPTION: model=dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.35 sec.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 509.425 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s.verbose.bind.rpt 
Command         syn_report done; 0.99 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s.bind.adb -f 
Command         db_write done; 0.49 sec.
INFO-FLOW: Finish binding dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_stable_array_array_softmax_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax_stable<array,array,softmax_config12> 
Execute         schedule -model softmax_stable<array,array,softmax_config12> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_stable<array,array,softmax_config12>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.32 sec.
INFO: [HLS 200-111]  Elapsed time: 1.81 seconds; current allocated memory: 511.080 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_softmax_config12_s.verbose.sched.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_softmax_config12_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax_stable<array,array,softmax_config12>.
Execute         set_default_model softmax_stable<array,array,softmax_config12> 
Execute         bind -model softmax_stable<array,array,softmax_config12> 
BIND OPTION: model=softmax_stable<array,array,softmax_config12>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 512.382 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_softmax_config12_s.verbose.bind.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_softmax_config12_s.bind.adb -f 
INFO-FLOW: Finish binding softmax_stable<array,array,softmax_config12>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_10u_softmax_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax<array,array<ap_fixed,10u>,softmax_config12> 
Execute         schedule -model softmax<array,array<ap_fixed,10u>,softmax_config12> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 512.641 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_10u_softmax_config12_s.verbose.sched.rpt 
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_10u_softmax_config12_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax<array,array<ap_fixed,10u>,softmax_config12>.
Execute         set_default_model softmax<array,array<ap_fixed,10u>,softmax_config12> 
Execute         bind -model softmax<array,array<ap_fixed,10u>,softmax_config12> 
BIND OPTION: model=softmax<array,array<ap_fixed,10u>,softmax_config12>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 512.951 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_10u_softmax_config12_s.verbose.bind.rpt 
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_10u_softmax_config12_s.bind.adb -f 
INFO-FLOW: Finish binding softmax<array,array<ap_fixed,10u>,softmax_config12>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 513.719 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.93 sec.
INFO: [HLS 200-111]  Elapsed time: 2.13 seconds; current allocated memory: 518.116 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 1.14 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject_axi 
Execute         schedule -model myproject_axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 519.549 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.sched.rpt 
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.sched.adb -f 
INFO-FLOW: Finish scheduling myproject_axi.
Execute         set_default_model myproject_axi 
Execute         bind -model myproject_axi 
BIND OPTION: model=myproject_axi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.37 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 520.338 MB.
Execute         syn_report -verbosereport -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.bind.rpt 
Command         syn_report done; 1.08 sec.
Execute         db_write -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.bind.adb -f 
INFO-FLOW: Finish binding myproject_axi.
Execute         get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,16u>,config2> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,16u>,relu_config4> 
Execute         rtl_gen_preprocess reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed,16u>,config5> 
Execute         rtl_gen_preprocess conv_2d_cl<array,array<ap_fixed,16u>,config6> 
Execute         rtl_gen_preprocess relu<array,array<ap_fixed,16u>,relu_config8> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed,16u>,config9> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> 
Execute         rtl_gen_preprocess softmax_stable<array,array,softmax_config12> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed,10u>,softmax_config12> 
Execute         rtl_gen_preprocess myproject 
Execute         rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for RTL generation: conv_2d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config4> reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> pooling2d_cl<array,array<ap_fixed,16u>,config5> conv_2d_cl<array,array<ap_fixed,16u>,config6> relu<array,array<ap_fixed,16u>,relu_config8> pooling2d_cl<array,array<ap_fixed,16u>,config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> softmax_stable<array,array,softmax_config12> softmax<array,array<ap_fixed,10u>,softmax_config12> myproject myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_16u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array,array<ap_fixed,16u>,config2> -vendor xilinx -mg_file /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config2_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_mul_6s_16s_20_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_255_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_94_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_16u_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 523.659 MB.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,16u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_array_ap_fixed_16u_config2_s -synmodules conv_2d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config4> reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> pooling2d_cl<array,array<ap_fixed,16u>,config5> conv_2d_cl<array,array<ap_fixed,16u>,config6> relu<array,array<ap_fixed,16u>,relu_config8> pooling2d_cl<array,array<ap_fixed,16u>,config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> softmax_stable<array,array,softmax_config12> softmax<array,array<ap_fixed,10u>,softmax_config12> myproject myproject_axi 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,16u>,config2> -style xilinx -f -lang vhdl -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_16u_config2_s 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,16u>,config2> -style xilinx -f -lang vlog -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_array_ap_fixed_16u_config2_s 
Execute         syn_report -csynth -model conv_2d_cl<array,array<ap_fixed,16u>,config2> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_16u_config2_s_csynth.rpt 
Execute         syn_report -rtlxml -model conv_2d_cl<array,array<ap_fixed,16u>,config2> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_16u_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_2d_cl<array,array<ap_fixed,16u>,config2> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config2_s.verbose.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -model conv_2d_cl<array,array<ap_fixed,16u>,config2> -f -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config2_s.adb 
Command         db_write done; 0.11 sec.
Execute         gen_tb_info conv_2d_cl<array,array<ap_fixed,16u>,config2> -p /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_16u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array,array<ap_fixed,16u>,relu_config4> -vendor xilinx -mg_file /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_16u_relu_config4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 531.199 MB.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_16u_relu_config4_s -synmodules conv_2d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config4> reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> pooling2d_cl<array,array<ap_fixed,16u>,config5> conv_2d_cl<array,array<ap_fixed,16u>,config6> relu<array,array<ap_fixed,16u>,relu_config8> pooling2d_cl<array,array<ap_fixed,16u>,config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> softmax_stable<array,array,softmax_config12> softmax<array,array<ap_fixed,10u>,softmax_config12> myproject myproject_axi 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config4> -style xilinx -f -lang vhdl -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_16u_relu_config4_s 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config4> -style xilinx -f -lang vlog -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_16u_relu_config4_s 
Execute         syn_report -csynth -model relu<array,array<ap_fixed,16u>,relu_config4> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_16u_relu_config4_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array,array<ap_fixed,16u>,relu_config4> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_16u_relu_config4_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array,array<ap_fixed,16u>,relu_config4> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config4_s.verbose.rpt 
Command         syn_report done; 0.29 sec.
Execute         db_write -model relu<array,array<ap_fixed,16u>,relu_config4> -f -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config4_s.adb 
Command         db_write done; 0.27 sec.
Execute         gen_tb_info relu<array,array<ap_fixed,16u>,relu_config4> -p /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> -vendor xilinx -mg_file /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 538.116 MB.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s -synmodules conv_2d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config4> reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> pooling2d_cl<array,array<ap_fixed,16u>,config5> conv_2d_cl<array,array<ap_fixed,16u>,config6> relu<array,array<ap_fixed,16u>,relu_config8> pooling2d_cl<array,array<ap_fixed,16u>,config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> softmax_stable<array,array,softmax_config12> softmax<array,array<ap_fixed,10u>,softmax_config12> myproject myproject_axi 
Execute         gen_rtl reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> -style xilinx -f -lang vhdl -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s 
Execute         gen_rtl reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> -style xilinx -f -lang vlog -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s 
Execute         syn_report -csynth -model reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s_csynth.rpt 
Execute         syn_report -rtlxml -model reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s_csynth.xml 
Execute         syn_report -verbosereport -model reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s.verbose.rpt 
Execute         db_write -model reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> -f -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s.adb 
Execute         gen_tb_info reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> -p /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_16u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array,array<ap_fixed,16u>,config5> -vendor xilinx -mg_file /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config5_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16u_config5_s_pool_table_height15' to 'pooling2d_cl_array_array_ap_fixed_16u_config5_s_pool_tablbkb' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16u_config5_s_pool_table_width17' to 'pooling2d_cl_array_array_ap_fixed_16u_config5_s_pool_tablcud' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_16u_config5_s'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 544.344 MB.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,16u>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_array_ap_fixed_16u_config5_s -synmodules conv_2d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config4> reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> pooling2d_cl<array,array<ap_fixed,16u>,config5> conv_2d_cl<array,array<ap_fixed,16u>,config6> relu<array,array<ap_fixed,16u>,relu_config8> pooling2d_cl<array,array<ap_fixed,16u>,config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> softmax_stable<array,array,softmax_config12> softmax<array,array<ap_fixed,10u>,softmax_config12> myproject myproject_axi 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,16u>,config5> -style xilinx -f -lang vhdl -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16u_config5_s 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,16u>,config5> -style xilinx -f -lang vlog -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s 
Execute         syn_report -csynth -model pooling2d_cl<array,array<ap_fixed,16u>,config5> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_16u_config5_s_csynth.rpt 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array,array<ap_fixed,16u>,config5> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_16u_config5_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling2d_cl<array,array<ap_fixed,16u>,config5> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config5_s.verbose.rpt 
Command         syn_report done; 0.33 sec.
Execute         db_write -model pooling2d_cl<array,array<ap_fixed,16u>,config5> -f -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config5_s.adb 
Command         db_write done; 0.42 sec.
Execute         gen_tb_info pooling2d_cl<array,array<ap_fixed,16u>,config5> -p /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_16u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array,array<ap_fixed,16u>,config6> -vendor xilinx -mg_file /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config6_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_5s_20_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_mul_6s_16s_20_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_1448_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_255_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_16u_config6_s'.
Command         create_rtl_model done; 2.8 sec.
INFO: [HLS 200-111]  Elapsed time: 3.86 seconds; current allocated memory: 560.446 MB.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,16u>,config6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_array_ap_fixed_16u_config6_s -synmodules conv_2d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config4> reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> pooling2d_cl<array,array<ap_fixed,16u>,config5> conv_2d_cl<array,array<ap_fixed,16u>,config6> relu<array,array<ap_fixed,16u>,relu_config8> pooling2d_cl<array,array<ap_fixed,16u>,config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> softmax_stable<array,array,softmax_config12> softmax<array,array<ap_fixed,10u>,softmax_config12> myproject myproject_axi 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,16u>,config6> -style xilinx -f -lang vhdl -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_16u_config6_s 
Execute         gen_rtl conv_2d_cl<array,array<ap_fixed,16u>,config6> -style xilinx -f -lang vlog -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_array_ap_fixed_16u_config6_s 
Execute         syn_report -csynth -model conv_2d_cl<array,array<ap_fixed,16u>,config6> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_16u_config6_s_csynth.rpt 
Command         syn_report done; 0.33 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array,array<ap_fixed,16u>,config6> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_array_ap_fixed_16u_config6_s_csynth.xml 
Command         syn_report done; 0.17 sec.
Execute         syn_report -verbosereport -model conv_2d_cl<array,array<ap_fixed,16u>,config6> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config6_s.verbose.rpt 
Command         syn_report done; 0.54 sec.
Execute         db_write -model conv_2d_cl<array,array<ap_fixed,16u>,config6> -f -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config6_s.adb 
Command         db_write done; 0.62 sec.
Execute         gen_tb_info conv_2d_cl<array,array<ap_fixed,16u>,config6> -p /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_16u_relu_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array,array<ap_fixed,16u>,relu_config8> -vendor xilinx -mg_file /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config8_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_16u_relu_config8_s'.
INFO: [HLS 200-111]  Elapsed time: 2.05 seconds; current allocated memory: 574.710 MB.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config8> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/relu_array_array_ap_fixed_16u_relu_config8_s -synmodules conv_2d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config4> reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> pooling2d_cl<array,array<ap_fixed,16u>,config5> conv_2d_cl<array,array<ap_fixed,16u>,config6> relu<array,array<ap_fixed,16u>,relu_config8> pooling2d_cl<array,array<ap_fixed,16u>,config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> softmax_stable<array,array,softmax_config12> softmax<array,array<ap_fixed,10u>,softmax_config12> myproject myproject_axi 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config8> -style xilinx -f -lang vhdl -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_fixed_16u_relu_config8_s 
Execute         gen_rtl relu<array,array<ap_fixed,16u>,relu_config8> -style xilinx -f -lang vlog -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/relu_array_array_ap_fixed_16u_relu_config8_s 
Execute         syn_report -csynth -model relu<array,array<ap_fixed,16u>,relu_config8> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_16u_relu_config8_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array,array<ap_fixed,16u>,relu_config8> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/relu_array_array_ap_fixed_16u_relu_config8_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array,array<ap_fixed,16u>,relu_config8> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config8_s.verbose.rpt 
Command         syn_report done; 0.29 sec.
Execute         db_write -model relu<array,array<ap_fixed,16u>,relu_config8> -f -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config8_s.adb 
Command         db_write done; 0.43 sec.
Execute         gen_tb_info relu<array,array<ap_fixed,16u>,relu_config8> -p /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_16u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array,array<ap_fixed,16u>,config9> -vendor xilinx -mg_file /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config9_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16u_config9_s_pool_table_height10' to 'pooling2d_cl_array_array_ap_fixed_16u_config9_s_pool_tabldEe' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16u_config9_s_pool_table_width11' to 'pooling2d_cl_array_array_ap_fixed_16u_config9_s_pool_tableOg' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_16u_config9_s'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 587.461 MB.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,16u>,config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_array_ap_fixed_16u_config9_s -synmodules conv_2d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config4> reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> pooling2d_cl<array,array<ap_fixed,16u>,config5> conv_2d_cl<array,array<ap_fixed,16u>,config6> relu<array,array<ap_fixed,16u>,relu_config8> pooling2d_cl<array,array<ap_fixed,16u>,config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> softmax_stable<array,array,softmax_config12> softmax<array,array<ap_fixed,10u>,softmax_config12> myproject myproject_axi 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,16u>,config9> -style xilinx -f -lang vhdl -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16u_config9_s 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed,16u>,config9> -style xilinx -f -lang vlog -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_fixed_16u_config9_s 
Execute         syn_report -csynth -model pooling2d_cl<array,array<ap_fixed,16u>,config9> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_16u_config9_s_csynth.rpt 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array,array<ap_fixed,16u>,config9> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_16u_config9_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling2d_cl<array,array<ap_fixed,16u>,config9> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config9_s.verbose.rpt 
Command         syn_report done; 0.34 sec.
Execute         db_write -model pooling2d_cl<array,array<ap_fixed,16u>,config9> -f -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config9_s.adb 
Command         db_write done; 0.59 sec.
Execute         gen_tb_info pooling2d_cl<array,array<ap_fixed,16u>,config9> -p /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -vendor xilinx -mg_file /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s' is 12416, found 2 HDL expressions with this fanout: (ap_phi_mux_do_init_phi_fu_3753_p6 == 1'd1), (ap_phi_mux_do_init_phi_fu_3753_p6 == 1'd0)
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_5s_21_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_mul_16s_6s_21_3_1': 99 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s'.
Command         create_rtl_model done; 0.37 sec.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 611.578 MB.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s -synmodules conv_2d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config4> reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> pooling2d_cl<array,array<ap_fixed,16u>,config5> conv_2d_cl<array,array<ap_fixed,16u>,config6> relu<array,array<ap_fixed,16u>,relu_config8> pooling2d_cl<array,array<ap_fixed,16u>,config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> softmax_stable<array,array,softmax_config12> softmax<array,array<ap_fixed,10u>,softmax_config12> myproject myproject_axi 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -style xilinx -f -lang vhdl -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s 
Execute         gen_rtl dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -style xilinx -f -lang vlog -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s_csynth.rpt 
Command         syn_report done; 0.6 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s_csynth.xml 
Command         syn_report done; 0.29 sec.
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.verbose.rpt 
Command         syn_report done; 1.66 sec.
Execute         db_write -model dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -f -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.adb 
Command         db_write done; 1.57 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> -p /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> -vendor xilinx -mg_file /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s'.
Command         create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111]  Elapsed time: 4.95 seconds; current allocated memory: 665.951 MB.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s -synmodules conv_2d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config4> reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> pooling2d_cl<array,array<ap_fixed,16u>,config5> conv_2d_cl<array,array<ap_fixed,16u>,config6> relu<array,array<ap_fixed,16u>,relu_config8> pooling2d_cl<array,array<ap_fixed,16u>,config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> softmax_stable<array,array,softmax_config12> softmax<array,array<ap_fixed,10u>,softmax_config12> myproject myproject_axi 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> -style xilinx -f -lang vhdl -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> -style xilinx -f -lang vlog -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s 
Execute         syn_report -csynth -model dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s.verbose.rpt 
Command         syn_report done; 1.02 sec.
Execute         db_write -model dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> -f -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s.adb 
Command         db_write done; 0.99 sec.
Execute         gen_tb_info dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> -p /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_array_array_softmax_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax_stable<array,array,softmax_config12> -vendor xilinx -mg_file /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_softmax_config12_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_12s_12s_24_2_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_array_array_softmax_config12_s'.
INFO: [HLS 200-111]  Elapsed time: 2.36 seconds; current allocated memory: 691.451 MB.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax_stable<array,array,softmax_config12> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/softmax_stable_array_array_softmax_config12_s -synmodules conv_2d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config4> reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> pooling2d_cl<array,array<ap_fixed,16u>,config5> conv_2d_cl<array,array<ap_fixed,16u>,config6> relu<array,array<ap_fixed,16u>,relu_config8> pooling2d_cl<array,array<ap_fixed,16u>,config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> softmax_stable<array,array,softmax_config12> softmax<array,array<ap_fixed,10u>,softmax_config12> myproject myproject_axi 
Execute         gen_rtl softmax_stable<array,array,softmax_config12> -style xilinx -f -lang vhdl -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_softmax_config12_s 
Execute         gen_rtl softmax_stable<array,array,softmax_config12> -style xilinx -f -lang vlog -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/softmax_stable_array_array_softmax_config12_s 
Execute         syn_report -csynth -model softmax_stable<array,array,softmax_config12> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/softmax_stable_array_array_softmax_config12_s_csynth.rpt 
Execute         syn_report -rtlxml -model softmax_stable<array,array,softmax_config12> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/softmax_stable_array_array_softmax_config12_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax_stable<array,array,softmax_config12> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_softmax_config12_s.verbose.rpt 
Command         syn_report done; 0.25 sec.
Execute         db_write -model softmax_stable<array,array,softmax_config12> -f -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_softmax_config12_s.adb 
Command         db_write done; 0.66 sec.
Execute         gen_tb_info softmax_stable<array,array,softmax_config12> -p /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_softmax_config12_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_10u_softmax_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax<array,array<ap_fixed,10u>,softmax_config12> -vendor xilinx -mg_file /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_10u_softmax_config12_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_10u_softmax_config12_s'.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 696.718 MB.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax<array,array<ap_fixed,10u>,softmax_config12> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/softmax_array_array_ap_fixed_10u_softmax_config12_s -synmodules conv_2d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config4> reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> pooling2d_cl<array,array<ap_fixed,16u>,config5> conv_2d_cl<array,array<ap_fixed,16u>,config6> relu<array,array<ap_fixed,16u>,relu_config8> pooling2d_cl<array,array<ap_fixed,16u>,config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> softmax_stable<array,array,softmax_config12> softmax<array,array<ap_fixed,10u>,softmax_config12> myproject myproject_axi 
Execute         gen_rtl softmax<array,array<ap_fixed,10u>,softmax_config12> -style xilinx -f -lang vhdl -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_10u_softmax_config12_s 
Execute         gen_rtl softmax<array,array<ap_fixed,10u>,softmax_config12> -style xilinx -f -lang vlog -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/softmax_array_array_ap_fixed_10u_softmax_config12_s 
Execute         syn_report -csynth -model softmax<array,array<ap_fixed,10u>,softmax_config12> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_10u_softmax_config12_s_csynth.rpt 
Execute         syn_report -rtlxml -model softmax<array,array<ap_fixed,10u>,softmax_config12> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_10u_softmax_config12_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax<array,array<ap_fixed,10u>,softmax_config12> -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_10u_softmax_config12_s.verbose.rpt 
Execute         db_write -model softmax<array,array<ap_fixed,10u>,softmax_config12> -f -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_10u_softmax_config12_s.adb 
Command         db_write done; 0.55 sec.
Execute         gen_tb_info softmax<array,array<ap_fixed,10u>,softmax_config12> -p /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_10u_softmax_config12_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_U0' to 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_10u_confifYi' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'start_for_softmax_array_array_ap_fixed_10u_softmax_config12_U0' to 'start_for_softmax_array_array_ap_fixed_10u_softmax_configg8j' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 701.949 MB.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/myproject -synmodules conv_2d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config4> reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> pooling2d_cl<array,array<ap_fixed,16u>,config5> conv_2d_cl<array,array<ap_fixed,16u>,config6> relu<array,array<ap_fixed,16u>,relu_config8> pooling2d_cl<array,array<ap_fixed,16u>,config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> softmax_stable<array,array,softmax_config12> softmax<array,array<ap_fixed,10u>,softmax_config12> myproject myproject_axi 
Execute         gen_rtl myproject -style xilinx -f -lang vhdl -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -style xilinx -f -lang vlog -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Command         syn_report done; 0.19 sec.
Execute         syn_report -rtlxml -model myproject -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute         syn_report -verbosereport -model myproject -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 1.22 sec.
Execute         db_write -model myproject -f -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 0.74 sec.
Execute         gen_tb_info myproject -p /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject_axi -vendor xilinx -mg_file /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'in_V' and 'out_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_104_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.
INFO: [HLS 200-111]  Elapsed time: 2.33 seconds; current allocated memory: 707.572 MB.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject_axi -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/myproject_axi -synmodules conv_2d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config4> reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> pooling2d_cl<array,array<ap_fixed,16u>,config5> conv_2d_cl<array,array<ap_fixed,16u>,config6> relu<array,array<ap_fixed,16u>,relu_config8> pooling2d_cl<array,array<ap_fixed,16u>,config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> softmax_stable<array,array,softmax_config12> softmax<array,array<ap_fixed,10u>,softmax_config12> myproject myproject_axi 
Execute         gen_rtl myproject_axi -istop -style xilinx -f -lang vhdl -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/myproject_axi 
Execute         gen_rtl myproject_axi -istop -style xilinx -f -lang vlog -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/myproject_axi 
Execute         syn_report -csynth -model myproject_axi -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/myproject_axi_csynth.rpt 
Execute         syn_report -rtlxml -model myproject_axi -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/myproject_axi_csynth.xml 
Execute         syn_report -verbosereport -model myproject_axi -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.rpt 
Command         syn_report done; 1.07 sec.
Execute         db_write -model myproject_axi -f -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.adb 
Command         db_write done; 0.58 sec.
Execute         gen_tb_info myproject_axi -p /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi 
Execute         export_constraint_db -f -tool general -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         syn_report -designview -model myproject_axi -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.design.xml 
Command         syn_report done; 1.73 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject_axi -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject_axi -o /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject_axi 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject_axi 
INFO-FLOW: Model list for RTL component generation: conv_2d_cl<array,array<ap_fixed,16u>,config2> relu<array,array<ap_fixed,16u>,relu_config4> reduce<ap_fixed,4,Op_max<ap_fixed<16,6,5,3,0>>> pooling2d_cl<array,array<ap_fixed,16u>,config5> conv_2d_cl<array,array<ap_fixed,16u>,config6> relu<array,array<ap_fixed,16u>,relu_config8> pooling2d_cl<array,array<ap_fixed,16u>,config9> dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config10> dense<array,array<ap_fixed<16,6,5,3,0>,10u>,config10> softmax_stable<array,array,softmax_config12> softmax<array,array<ap_fixed,10u>,softmax_config12> myproject myproject_axi
INFO-FLOW: Handling components in module [conv_2d_cl_array_array_ap_fixed_16u_config2_s] ... 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_255_9_1_1.
INFO-FLOW: Append model myproject_axi_mux_255_9_1_1
INFO-FLOW: Found component myproject_axi_mux_94_16_1_1.
INFO-FLOW: Append model myproject_axi_mux_94_16_1_1
INFO-FLOW: Found component myproject_axi_mux_164_16_1_1.
INFO-FLOW: Append model myproject_axi_mux_164_16_1_1
INFO-FLOW: Found component myproject_axi_mul_mul_6s_16s_20_3_1.
INFO-FLOW: Append model myproject_axi_mul_mul_6s_16s_20_3_1
INFO-FLOW: Found component conv_2d_cl_array_array_ap_fixed_16u_config2_s_outidx20.
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_16u_config2_s_outidx20
INFO-FLOW: Found component conv_2d_cl_array_array_ap_fixed_16u_config2_s_w2_V.
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_16u_config2_s_w2_V
INFO-FLOW: Found component fifo_w16_d78_A.
INFO-FLOW: Append model fifo_w16_d78_A
INFO-FLOW: Found component fifo_w16_d78_A.
INFO-FLOW: Append model fifo_w16_d78_A
INFO-FLOW: Found component fifo_w16_d78_A.
INFO-FLOW: Append model fifo_w16_d78_A
INFO-FLOW: Found component fifo_w16_d78_A.
INFO-FLOW: Append model fifo_w16_d78_A
INFO-FLOW: Found component fifo_w16_d78_A.
INFO-FLOW: Append model fifo_w16_d78_A
INFO-FLOW: Found component fifo_w16_d78_A.
INFO-FLOW: Append model fifo_w16_d78_A
INFO-FLOW: Found component fifo_w16_d78_A.
INFO-FLOW: Append model fifo_w16_d78_A
INFO-FLOW: Found component fifo_w16_d78_A.
INFO-FLOW: Append model fifo_w16_d78_A
INFO-FLOW: Found component fifo_w16_d78_A.
INFO-FLOW: Append model fifo_w16_d78_A
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_16u_relu_config4_s] ... 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config4_s.compgen.tcl 
INFO-FLOW: Handling components in module [reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s] ... 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_array_ap_fixed_16u_config5_s] ... 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config5_s.compgen.tcl 
INFO-FLOW: Found component pooling2d_cl_array_array_ap_fixed_16u_config5_s_pool_tablbkb.
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_16u_config5_s_pool_tablbkb
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Found component fifo_w3_d26_A.
INFO-FLOW: Append model fifo_w3_d26_A
INFO-FLOW: Handling components in module [conv_2d_cl_array_array_ap_fixed_16u_config6_s] ... 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config6_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_1448_16_1_1.
INFO-FLOW: Append model myproject_axi_mux_1448_16_1_1
INFO-FLOW: Found component myproject_axi_mul_16s_5s_20_2_1.
INFO-FLOW: Append model myproject_axi_mul_16s_5s_20_2_1
INFO-FLOW: Found component myproject_axi_mux_83_16_1_1.
INFO-FLOW: Append model myproject_axi_mux_83_16_1_1
INFO-FLOW: Found component conv_2d_cl_array_array_ap_fixed_16u_config6_s_outidx.
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_16u_config6_s_outidx
INFO-FLOW: Found component conv_2d_cl_array_array_ap_fixed_16u_config6_s_w6_V.
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_16u_config6_s_w6_V
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Found component fifo_w16_d33_A.
INFO-FLOW: Append model fifo_w16_d33_A
INFO-FLOW: Handling components in module [relu_array_array_ap_fixed_16u_relu_config8_s] ... 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config8_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_array_ap_fixed_16u_config9_s] ... 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config9_s.compgen.tcl 
INFO-FLOW: Found component pooling2d_cl_array_array_ap_fixed_16u_config9_s_pool_tabldEe.
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_16u_config9_s_pool_tabldEe
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Found component fifo_w3_d10_A.
INFO-FLOW: Append model fifo_w3_d10_A
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s] ... 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_646_16_1_1.
INFO-FLOW: Append model myproject_axi_mux_646_16_1_1
INFO-FLOW: Found component myproject_axi_mul_16s_5s_21_2_1.
INFO-FLOW: Append model myproject_axi_mul_16s_5s_21_2_1
INFO-FLOW: Found component myproject_axi_mul_mul_16s_6s_21_3_1.
INFO-FLOW: Append model myproject_axi_mul_mul_16s_6s_21_3_1
INFO-FLOW: Found component dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s_w10_V.
INFO-FLOW: Append model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s_w10_V
INFO-FLOW: Handling components in module [dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s] ... 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s.compgen.tcl 
INFO-FLOW: Handling components in module [softmax_stable_array_array_softmax_config12_s] ... 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_softmax_config12_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mul_12s_12s_24_2_1.
INFO-FLOW: Append model myproject_axi_mul_12s_12s_24_2_1
INFO-FLOW: Found component softmax_stable_array_array_softmax_config12_s_exp_table8.
INFO-FLOW: Append model softmax_stable_array_array_softmax_config12_s_exp_table8
INFO-FLOW: Found component softmax_stable_array_array_softmax_config12_s_invert_table9.
INFO-FLOW: Append model softmax_stable_array_array_softmax_config12_s_invert_table9
INFO-FLOW: Handling components in module [softmax_array_array_ap_fixed_10u_softmax_config12_s] ... 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_10u_softmax_config12_s.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w3_d676_A.
INFO-FLOW: Append model fifo_w3_d676_A
INFO-FLOW: Found component fifo_w3_d676_A.
INFO-FLOW: Append model fifo_w3_d676_A
INFO-FLOW: Found component fifo_w3_d676_A.
INFO-FLOW: Append model fifo_w3_d676_A
INFO-FLOW: Found component fifo_w3_d676_A.
INFO-FLOW: Append model fifo_w3_d676_A
INFO-FLOW: Found component fifo_w3_d676_A.
INFO-FLOW: Append model fifo_w3_d676_A
INFO-FLOW: Found component fifo_w3_d676_A.
INFO-FLOW: Append model fifo_w3_d676_A
INFO-FLOW: Found component fifo_w3_d676_A.
INFO-FLOW: Append model fifo_w3_d676_A
INFO-FLOW: Found component fifo_w3_d676_A.
INFO-FLOW: Append model fifo_w3_d676_A
INFO-FLOW: Found component fifo_w3_d676_A.
INFO-FLOW: Append model fifo_w3_d676_A
INFO-FLOW: Found component fifo_w3_d676_A.
INFO-FLOW: Append model fifo_w3_d676_A
INFO-FLOW: Found component fifo_w3_d676_A.
INFO-FLOW: Append model fifo_w3_d676_A
INFO-FLOW: Found component fifo_w3_d676_A.
INFO-FLOW: Append model fifo_w3_d676_A
INFO-FLOW: Found component fifo_w3_d676_A.
INFO-FLOW: Append model fifo_w3_d676_A
INFO-FLOW: Found component fifo_w3_d676_A.
INFO-FLOW: Append model fifo_w3_d676_A
INFO-FLOW: Found component fifo_w3_d676_A.
INFO-FLOW: Append model fifo_w3_d676_A
INFO-FLOW: Found component fifo_w3_d676_A.
INFO-FLOW: Append model fifo_w3_d676_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d121_A.
INFO-FLOW: Append model fifo_w16_d121_A
INFO-FLOW: Found component fifo_w16_d121_A.
INFO-FLOW: Append model fifo_w16_d121_A
INFO-FLOW: Found component fifo_w16_d121_A.
INFO-FLOW: Append model fifo_w16_d121_A
INFO-FLOW: Found component fifo_w16_d121_A.
INFO-FLOW: Append model fifo_w16_d121_A
INFO-FLOW: Found component fifo_w16_d121_A.
INFO-FLOW: Append model fifo_w16_d121_A
INFO-FLOW: Found component fifo_w16_d121_A.
INFO-FLOW: Append model fifo_w16_d121_A
INFO-FLOW: Found component fifo_w16_d121_A.
INFO-FLOW: Append model fifo_w16_d121_A
INFO-FLOW: Found component fifo_w16_d121_A.
INFO-FLOW: Append model fifo_w16_d121_A
INFO-FLOW: Found component fifo_w16_d121_A.
INFO-FLOW: Append model fifo_w16_d121_A
INFO-FLOW: Found component fifo_w16_d121_A.
INFO-FLOW: Append model fifo_w16_d121_A
INFO-FLOW: Found component fifo_w16_d121_A.
INFO-FLOW: Append model fifo_w16_d121_A
INFO-FLOW: Found component fifo_w16_d121_A.
INFO-FLOW: Append model fifo_w16_d121_A
INFO-FLOW: Found component fifo_w16_d121_A.
INFO-FLOW: Append model fifo_w16_d121_A
INFO-FLOW: Found component fifo_w16_d121_A.
INFO-FLOW: Append model fifo_w16_d121_A
INFO-FLOW: Found component fifo_w16_d121_A.
INFO-FLOW: Append model fifo_w16_d121_A
INFO-FLOW: Found component fifo_w16_d121_A.
INFO-FLOW: Append model fifo_w16_d121_A
INFO-FLOW: Found component fifo_w3_d121_A.
INFO-FLOW: Append model fifo_w3_d121_A
INFO-FLOW: Found component fifo_w3_d121_A.
INFO-FLOW: Append model fifo_w3_d121_A
INFO-FLOW: Found component fifo_w3_d121_A.
INFO-FLOW: Append model fifo_w3_d121_A
INFO-FLOW: Found component fifo_w3_d121_A.
INFO-FLOW: Append model fifo_w3_d121_A
INFO-FLOW: Found component fifo_w3_d121_A.
INFO-FLOW: Append model fifo_w3_d121_A
INFO-FLOW: Found component fifo_w3_d121_A.
INFO-FLOW: Append model fifo_w3_d121_A
INFO-FLOW: Found component fifo_w3_d121_A.
INFO-FLOW: Append model fifo_w3_d121_A
INFO-FLOW: Found component fifo_w3_d121_A.
INFO-FLOW: Append model fifo_w3_d121_A
INFO-FLOW: Found component fifo_w3_d121_A.
INFO-FLOW: Append model fifo_w3_d121_A
INFO-FLOW: Found component fifo_w3_d121_A.
INFO-FLOW: Append model fifo_w3_d121_A
INFO-FLOW: Found component fifo_w3_d121_A.
INFO-FLOW: Append model fifo_w3_d121_A
INFO-FLOW: Found component fifo_w3_d121_A.
INFO-FLOW: Append model fifo_w3_d121_A
INFO-FLOW: Found component fifo_w3_d121_A.
INFO-FLOW: Append model fifo_w3_d121_A
INFO-FLOW: Found component fifo_w3_d121_A.
INFO-FLOW: Append model fifo_w3_d121_A
INFO-FLOW: Found component fifo_w3_d121_A.
INFO-FLOW: Append model fifo_w3_d121_A
INFO-FLOW: Found component fifo_w3_d121_A.
INFO-FLOW: Append model fifo_w3_d121_A
INFO-FLOW: Found component fifo_w16_d25_A.
INFO-FLOW: Append model fifo_w16_d25_A
INFO-FLOW: Found component fifo_w16_d25_A.
INFO-FLOW: Append model fifo_w16_d25_A
INFO-FLOW: Found component fifo_w16_d25_A.
INFO-FLOW: Append model fifo_w16_d25_A
INFO-FLOW: Found component fifo_w16_d25_A.
INFO-FLOW: Append model fifo_w16_d25_A
INFO-FLOW: Found component fifo_w16_d25_A.
INFO-FLOW: Append model fifo_w16_d25_A
INFO-FLOW: Found component fifo_w16_d25_A.
INFO-FLOW: Append model fifo_w16_d25_A
INFO-FLOW: Found component fifo_w16_d25_A.
INFO-FLOW: Append model fifo_w16_d25_A
INFO-FLOW: Found component fifo_w16_d25_A.
INFO-FLOW: Append model fifo_w16_d25_A
INFO-FLOW: Found component fifo_w16_d25_A.
INFO-FLOW: Append model fifo_w16_d25_A
INFO-FLOW: Found component fifo_w16_d25_A.
INFO-FLOW: Append model fifo_w16_d25_A
INFO-FLOW: Found component fifo_w16_d25_A.
INFO-FLOW: Append model fifo_w16_d25_A
INFO-FLOW: Found component fifo_w16_d25_A.
INFO-FLOW: Append model fifo_w16_d25_A
INFO-FLOW: Found component fifo_w16_d25_A.
INFO-FLOW: Append model fifo_w16_d25_A
INFO-FLOW: Found component fifo_w16_d25_A.
INFO-FLOW: Append model fifo_w16_d25_A
INFO-FLOW: Found component fifo_w16_d25_A.
INFO-FLOW: Append model fifo_w16_d25_A
INFO-FLOW: Found component fifo_w16_d25_A.
INFO-FLOW: Append model fifo_w16_d25_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_16u_relu_config4_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_16u_relu_config4_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_array_ap_fixed_16u_config5_U0.
INFO-FLOW: Append model start_for_pooling2d_cl_array_array_ap_fixed_16u_config5_U0
INFO-FLOW: Found component start_for_conv_2d_cl_array_array_ap_fixed_16u_config6_U0.
INFO-FLOW: Append model start_for_conv_2d_cl_array_array_ap_fixed_16u_config6_U0
INFO-FLOW: Found component start_for_relu_array_array_ap_fixed_16u_relu_config8_U0.
INFO-FLOW: Append model start_for_relu_array_array_ap_fixed_16u_relu_config8_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_array_ap_fixed_16u_config9_U0.
INFO-FLOW: Append model start_for_pooling2d_cl_array_array_ap_fixed_16u_config9_U0
INFO-FLOW: Found component start_for_dense_array_array_ap_fixed_16_6_5_3_0_10u_confifYi.
INFO-FLOW: Append model start_for_dense_array_array_ap_fixed_16_6_5_3_0_10u_confifYi
INFO-FLOW: Found component start_for_softmax_array_array_ap_fixed_10u_softmax_configg8j.
INFO-FLOW: Append model start_for_softmax_array_array_ap_fixed_10u_softmax_configg8j
INFO-FLOW: Handling components in module [myproject_axi] ... 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_104_16_1_1.
INFO-FLOW: Append model myproject_axi_mux_104_16_1_1
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w16_d10_A.
INFO-FLOW: Append model fifo_w16_d10_A
INFO-FLOW: Found component fifo_w16_d10_A.
INFO-FLOW: Append model fifo_w16_d10_A
INFO-FLOW: Found component fifo_w16_d10_A.
INFO-FLOW: Append model fifo_w16_d10_A
INFO-FLOW: Found component fifo_w16_d10_A.
INFO-FLOW: Append model fifo_w16_d10_A
INFO-FLOW: Found component fifo_w16_d10_A.
INFO-FLOW: Append model fifo_w16_d10_A
INFO-FLOW: Found component fifo_w16_d10_A.
INFO-FLOW: Append model fifo_w16_d10_A
INFO-FLOW: Found component fifo_w16_d10_A.
INFO-FLOW: Append model fifo_w16_d10_A
INFO-FLOW: Found component fifo_w16_d10_A.
INFO-FLOW: Append model fifo_w16_d10_A
INFO-FLOW: Found component fifo_w16_d10_A.
INFO-FLOW: Append model fifo_w16_d10_A
INFO-FLOW: Found component fifo_w16_d10_A.
INFO-FLOW: Append model fifo_w16_d10_A
INFO-FLOW: Found component myproject_axi_AXILiteS_s_axi.
INFO-FLOW: Append model myproject_axi_AXILiteS_s_axi
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_16u_config2_s
INFO-FLOW: Append model relu_array_array_ap_fixed_16u_relu_config4_s
INFO-FLOW: Append model reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_16u_config5_s
INFO-FLOW: Append model conv_2d_cl_array_array_ap_fixed_16u_config6_s
INFO-FLOW: Append model relu_array_array_ap_fixed_16u_relu_config8_s
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_16u_config9_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s
INFO-FLOW: Append model dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s
INFO-FLOW: Append model softmax_stable_array_array_softmax_config12_s
INFO-FLOW: Append model softmax_array_array_ap_fixed_10u_softmax_config12_s
INFO-FLOW: Append model myproject
INFO-FLOW: Append model myproject_axi
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_axi_mux_255_9_1_1 myproject_axi_mux_94_16_1_1 myproject_axi_mux_164_16_1_1 myproject_axi_mul_mul_6s_16s_20_3_1 conv_2d_cl_array_array_ap_fixed_16u_config2_s_outidx20 conv_2d_cl_array_array_ap_fixed_16u_config2_s_w2_V fifo_w16_d78_A fifo_w16_d78_A fifo_w16_d78_A fifo_w16_d78_A fifo_w16_d78_A fifo_w16_d78_A fifo_w16_d78_A fifo_w16_d78_A fifo_w16_d78_A pooling2d_cl_array_array_ap_fixed_16u_config5_s_pool_tablbkb fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A fifo_w3_d26_A myproject_axi_mux_1448_16_1_1 myproject_axi_mul_16s_5s_20_2_1 myproject_axi_mux_83_16_1_1 conv_2d_cl_array_array_ap_fixed_16u_config6_s_outidx conv_2d_cl_array_array_ap_fixed_16u_config6_s_w6_V fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A fifo_w16_d33_A pooling2d_cl_array_array_ap_fixed_16u_config9_s_pool_tabldEe fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A fifo_w3_d10_A myproject_axi_mux_646_16_1_1 myproject_axi_mul_16s_5s_21_2_1 myproject_axi_mul_mul_16s_6s_21_3_1 dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s_w10_V myproject_axi_mul_12s_12s_24_2_1 softmax_stable_array_array_softmax_config12_s_exp_table8 softmax_stable_array_array_softmax_config12_s_invert_table9 fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w3_d676_A fifo_w3_d676_A fifo_w3_d676_A fifo_w3_d676_A fifo_w3_d676_A fifo_w3_d676_A fifo_w3_d676_A fifo_w3_d676_A fifo_w3_d676_A fifo_w3_d676_A fifo_w3_d676_A fifo_w3_d676_A fifo_w3_d676_A fifo_w3_d676_A fifo_w3_d676_A fifo_w3_d676_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d121_A fifo_w16_d121_A fifo_w16_d121_A fifo_w16_d121_A fifo_w16_d121_A fifo_w16_d121_A fifo_w16_d121_A fifo_w16_d121_A fifo_w16_d121_A fifo_w16_d121_A fifo_w16_d121_A fifo_w16_d121_A fifo_w16_d121_A fifo_w16_d121_A fifo_w16_d121_A fifo_w16_d121_A fifo_w3_d121_A fifo_w3_d121_A fifo_w3_d121_A fifo_w3_d121_A fifo_w3_d121_A fifo_w3_d121_A fifo_w3_d121_A fifo_w3_d121_A fifo_w3_d121_A fifo_w3_d121_A fifo_w3_d121_A fifo_w3_d121_A fifo_w3_d121_A fifo_w3_d121_A fifo_w3_d121_A fifo_w3_d121_A fifo_w16_d25_A fifo_w16_d25_A fifo_w16_d25_A fifo_w16_d25_A fifo_w16_d25_A fifo_w16_d25_A fifo_w16_d25_A fifo_w16_d25_A fifo_w16_d25_A fifo_w16_d25_A fifo_w16_d25_A fifo_w16_d25_A fifo_w16_d25_A fifo_w16_d25_A fifo_w16_d25_A fifo_w16_d25_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A start_for_relu_array_array_ap_fixed_16u_relu_config4_U0 start_for_pooling2d_cl_array_array_ap_fixed_16u_config5_U0 start_for_conv_2d_cl_array_array_ap_fixed_16u_config6_U0 start_for_relu_array_array_ap_fixed_16u_relu_config8_U0 start_for_pooling2d_cl_array_array_ap_fixed_16u_config9_U0 start_for_dense_array_array_ap_fixed_16_6_5_3_0_10u_confifYi start_for_softmax_array_array_ap_fixed_10u_softmax_configg8j myproject_axi_mux_104_16_1_1 fifo_w16_d784_A fifo_w16_d10_A fifo_w16_d10_A fifo_w16_d10_A fifo_w16_d10_A fifo_w16_d10_A fifo_w16_d10_A fifo_w16_d10_A fifo_w16_d10_A fifo_w16_d10_A fifo_w16_d10_A myproject_axi_AXILiteS_s_axi conv_2d_cl_array_array_ap_fixed_16u_config2_s relu_array_array_ap_fixed_16u_relu_config4_s reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s pooling2d_cl_array_array_ap_fixed_16u_config5_s conv_2d_cl_array_array_ap_fixed_16u_config6_s relu_array_array_ap_fixed_16u_relu_config8_s pooling2d_cl_array_array_ap_fixed_16u_config9_s dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s softmax_stable_array_array_softmax_config12_s softmax_array_array_ap_fixed_10u_softmax_config12_s myproject myproject_axi
INFO-FLOW: To file: write model myproject_axi_mux_255_9_1_1
INFO-FLOW: To file: write model myproject_axi_mux_94_16_1_1
INFO-FLOW: To file: write model myproject_axi_mux_164_16_1_1
INFO-FLOW: To file: write model myproject_axi_mul_mul_6s_16s_20_3_1
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_16u_config2_s_outidx20
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_16u_config2_s_w2_V
INFO-FLOW: To file: write model fifo_w16_d78_A
INFO-FLOW: To file: write model fifo_w16_d78_A
INFO-FLOW: To file: write model fifo_w16_d78_A
INFO-FLOW: To file: write model fifo_w16_d78_A
INFO-FLOW: To file: write model fifo_w16_d78_A
INFO-FLOW: To file: write model fifo_w16_d78_A
INFO-FLOW: To file: write model fifo_w16_d78_A
INFO-FLOW: To file: write model fifo_w16_d78_A
INFO-FLOW: To file: write model fifo_w16_d78_A
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_16u_config5_s_pool_tablbkb
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model fifo_w3_d26_A
INFO-FLOW: To file: write model myproject_axi_mux_1448_16_1_1
INFO-FLOW: To file: write model myproject_axi_mul_16s_5s_20_2_1
INFO-FLOW: To file: write model myproject_axi_mux_83_16_1_1
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_16u_config6_s_outidx
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_16u_config6_s_w6_V
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model fifo_w16_d33_A
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_16u_config9_s_pool_tabldEe
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model fifo_w3_d10_A
INFO-FLOW: To file: write model myproject_axi_mux_646_16_1_1
INFO-FLOW: To file: write model myproject_axi_mul_16s_5s_21_2_1
INFO-FLOW: To file: write model myproject_axi_mul_mul_16s_6s_21_3_1
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s_w10_V
INFO-FLOW: To file: write model myproject_axi_mul_12s_12s_24_2_1
INFO-FLOW: To file: write model softmax_stable_array_array_softmax_config12_s_exp_table8
INFO-FLOW: To file: write model softmax_stable_array_array_softmax_config12_s_invert_table9
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w3_d676_A
INFO-FLOW: To file: write model fifo_w3_d676_A
INFO-FLOW: To file: write model fifo_w3_d676_A
INFO-FLOW: To file: write model fifo_w3_d676_A
INFO-FLOW: To file: write model fifo_w3_d676_A
INFO-FLOW: To file: write model fifo_w3_d676_A
INFO-FLOW: To file: write model fifo_w3_d676_A
INFO-FLOW: To file: write model fifo_w3_d676_A
INFO-FLOW: To file: write model fifo_w3_d676_A
INFO-FLOW: To file: write model fifo_w3_d676_A
INFO-FLOW: To file: write model fifo_w3_d676_A
INFO-FLOW: To file: write model fifo_w3_d676_A
INFO-FLOW: To file: write model fifo_w3_d676_A
INFO-FLOW: To file: write model fifo_w3_d676_A
INFO-FLOW: To file: write model fifo_w3_d676_A
INFO-FLOW: To file: write model fifo_w3_d676_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d121_A
INFO-FLOW: To file: write model fifo_w16_d121_A
INFO-FLOW: To file: write model fifo_w16_d121_A
INFO-FLOW: To file: write model fifo_w16_d121_A
INFO-FLOW: To file: write model fifo_w16_d121_A
INFO-FLOW: To file: write model fifo_w16_d121_A
INFO-FLOW: To file: write model fifo_w16_d121_A
INFO-FLOW: To file: write model fifo_w16_d121_A
INFO-FLOW: To file: write model fifo_w16_d121_A
INFO-FLOW: To file: write model fifo_w16_d121_A
INFO-FLOW: To file: write model fifo_w16_d121_A
INFO-FLOW: To file: write model fifo_w16_d121_A
INFO-FLOW: To file: write model fifo_w16_d121_A
INFO-FLOW: To file: write model fifo_w16_d121_A
INFO-FLOW: To file: write model fifo_w16_d121_A
INFO-FLOW: To file: write model fifo_w16_d121_A
INFO-FLOW: To file: write model fifo_w3_d121_A
INFO-FLOW: To file: write model fifo_w3_d121_A
INFO-FLOW: To file: write model fifo_w3_d121_A
INFO-FLOW: To file: write model fifo_w3_d121_A
INFO-FLOW: To file: write model fifo_w3_d121_A
INFO-FLOW: To file: write model fifo_w3_d121_A
INFO-FLOW: To file: write model fifo_w3_d121_A
INFO-FLOW: To file: write model fifo_w3_d121_A
INFO-FLOW: To file: write model fifo_w3_d121_A
INFO-FLOW: To file: write model fifo_w3_d121_A
INFO-FLOW: To file: write model fifo_w3_d121_A
INFO-FLOW: To file: write model fifo_w3_d121_A
INFO-FLOW: To file: write model fifo_w3_d121_A
INFO-FLOW: To file: write model fifo_w3_d121_A
INFO-FLOW: To file: write model fifo_w3_d121_A
INFO-FLOW: To file: write model fifo_w3_d121_A
INFO-FLOW: To file: write model fifo_w16_d25_A
INFO-FLOW: To file: write model fifo_w16_d25_A
INFO-FLOW: To file: write model fifo_w16_d25_A
INFO-FLOW: To file: write model fifo_w16_d25_A
INFO-FLOW: To file: write model fifo_w16_d25_A
INFO-FLOW: To file: write model fifo_w16_d25_A
INFO-FLOW: To file: write model fifo_w16_d25_A
INFO-FLOW: To file: write model fifo_w16_d25_A
INFO-FLOW: To file: write model fifo_w16_d25_A
INFO-FLOW: To file: write model fifo_w16_d25_A
INFO-FLOW: To file: write model fifo_w16_d25_A
INFO-FLOW: To file: write model fifo_w16_d25_A
INFO-FLOW: To file: write model fifo_w16_d25_A
INFO-FLOW: To file: write model fifo_w16_d25_A
INFO-FLOW: To file: write model fifo_w16_d25_A
INFO-FLOW: To file: write model fifo_w16_d25_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_16u_relu_config4_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_array_ap_fixed_16u_config5_U0
INFO-FLOW: To file: write model start_for_conv_2d_cl_array_array_ap_fixed_16u_config6_U0
INFO-FLOW: To file: write model start_for_relu_array_array_ap_fixed_16u_relu_config8_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_array_ap_fixed_16u_config9_U0
INFO-FLOW: To file: write model start_for_dense_array_array_ap_fixed_16_6_5_3_0_10u_confifYi
INFO-FLOW: To file: write model start_for_softmax_array_array_ap_fixed_10u_softmax_configg8j
INFO-FLOW: To file: write model myproject_axi_mux_104_16_1_1
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w16_d10_A
INFO-FLOW: To file: write model fifo_w16_d10_A
INFO-FLOW: To file: write model fifo_w16_d10_A
INFO-FLOW: To file: write model fifo_w16_d10_A
INFO-FLOW: To file: write model fifo_w16_d10_A
INFO-FLOW: To file: write model fifo_w16_d10_A
INFO-FLOW: To file: write model fifo_w16_d10_A
INFO-FLOW: To file: write model fifo_w16_d10_A
INFO-FLOW: To file: write model fifo_w16_d10_A
INFO-FLOW: To file: write model fifo_w16_d10_A
INFO-FLOW: To file: write model myproject_axi_AXILiteS_s_axi
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_16u_config2_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_16u_relu_config4_s
INFO-FLOW: To file: write model reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_16u_config5_s
INFO-FLOW: To file: write model conv_2d_cl_array_array_ap_fixed_16u_config6_s
INFO-FLOW: To file: write model relu_array_array_ap_fixed_16u_relu_config8_s
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_16u_config9_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s
INFO-FLOW: To file: write model dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s
INFO-FLOW: To file: write model softmax_stable_array_array_softmax_config12_s
INFO-FLOW: To file: write model softmax_array_array_ap_fixed_10u_softmax_config12_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: To file: write model myproject_axi
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject_axi -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.10 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_array_ap_fixed_16u_config2_s_outidx20_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d78_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d78_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d78_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d78_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d78_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d78_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d78_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d78_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d78_A)' using Block RAMs.
Command         ap_source done; 0.24 sec.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config4_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config5_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pooling2d_cl_array_array_ap_fixed_16u_config5_s_pool_tablbkb_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_16_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_17_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_18_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_19_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_20_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_21_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_22_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_23_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_24_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_25_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_26_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_27_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_28_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_29_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_30_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_31_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_32_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_33_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_34_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_35_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_36_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_37_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_38_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_39_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_40_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_41_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_42_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_43_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_44_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_45_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_46_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_47_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_48_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_49_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_50_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_51_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_52_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_53_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_54_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_55_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_56_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_57_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_58_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_59_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_60_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_61_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_62_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_63_V_V_U(fifo_w3_d26_A)' using Shift Registers.
Command         ap_source done; 1.05 sec.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config6_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_5s_20_2_1_MulnS_0'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_array_ap_fixed_16u_config6_s_outidx_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_array_ap_fixed_16u_config6_s_w6_V_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_16_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_17_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_18_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_19_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_20_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_21_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_22_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_23_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_24_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_25_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_26_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_27_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_28_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_29_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_30_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_31_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_32_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_33_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_34_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_35_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_36_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_37_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_38_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_39_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_40_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_41_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_42_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_43_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_44_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_45_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_46_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_47_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_48_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_49_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_50_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_51_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_52_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_53_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_54_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_55_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_56_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_57_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_58_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_59_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_60_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_61_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_62_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_63_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_64_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_65_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_66_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_67_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_68_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_69_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_70_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_71_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_72_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_73_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_74_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_75_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_76_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_77_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_78_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_79_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_80_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_81_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_82_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_83_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_84_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_85_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_86_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_87_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_88_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_89_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_90_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_91_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_92_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_93_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_94_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_95_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_96_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_97_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_98_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_99_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_100_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_101_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_102_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_103_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_104_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_105_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_106_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_107_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_108_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_109_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_110_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_111_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_112_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_113_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_114_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_115_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_116_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_117_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_118_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_119_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_120_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_121_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_122_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_123_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_124_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_125_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_126_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_127_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_128_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_129_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_130_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_131_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_132_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_133_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_134_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_135_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_136_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_137_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_138_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_139_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_140_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_141_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_142_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_143_V_V_U(fifo_w16_d33_A)' using Shift Registers.
Command         ap_source done; 3.13 sec.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config8_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config9_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pooling2d_cl_array_array_ap_fixed_16u_config9_s_pool_tabldEe_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_0_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_1_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_2_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_3_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_4_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_5_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_6_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_7_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_8_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_9_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_10_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_11_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_12_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_13_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_14_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_15_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_16_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_17_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_18_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_19_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_20_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_21_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_22_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_23_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_24_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_25_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_26_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_27_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_28_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_29_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_30_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_31_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_32_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_33_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_34_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_35_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_36_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_37_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_38_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_39_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_40_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_41_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_42_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_43_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_44_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_45_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_46_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_47_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_48_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_49_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_50_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_51_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_52_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_53_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_54_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_55_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_56_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_57_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_58_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_59_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_60_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_61_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_62_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'data_window_63_V_V_U(fifo_w3_d10_A)' using Shift Registers.
Command         ap_source done; 1.64 sec.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_5s_21_2_1_MulnS_1'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s_w10_V_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_softmax_config12_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_12s_12s_24_2_1_MulnS_2'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_softmax_config12_s_exp_table8_rom' using block ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_softmax_config12_s_invert_table9_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command         ap_source done; 0.23 sec.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_10u_softmax_config12_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_4_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_5_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_6_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_7_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_8_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_9_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_10_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_11_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_12_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_13_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_14_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_15_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w3_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w3_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w3_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w3_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_4_V_U(fifo_w3_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_5_V_U(fifo_w3_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_6_V_U(fifo_w3_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_7_V_U(fifo_w3_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_8_V_U(fifo_w3_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_9_V_U(fifo_w3_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_10_V_U(fifo_w3_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_11_V_U(fifo_w3_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_12_V_U(fifo_w3_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_13_V_U(fifo_w3_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_14_V_U(fifo_w3_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_15_V_U(fifo_w3_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_8_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_9_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_10_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_11_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_12_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_13_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_14_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_15_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w16_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w16_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w16_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w16_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w16_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w16_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_6_V_U(fifo_w16_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_7_V_U(fifo_w16_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_8_V_U(fifo_w16_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_9_V_U(fifo_w16_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_10_V_U(fifo_w16_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_11_V_U(fifo_w16_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_12_V_U(fifo_w16_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_13_V_U(fifo_w16_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_14_V_U(fifo_w16_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_15_V_U(fifo_w16_d121_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_0_V_U(fifo_w3_d121_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_1_V_U(fifo_w3_d121_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_2_V_U(fifo_w3_d121_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_3_V_U(fifo_w3_d121_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_4_V_U(fifo_w3_d121_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_5_V_U(fifo_w3_d121_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_6_V_U(fifo_w3_d121_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_7_V_U(fifo_w3_d121_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_8_V_U(fifo_w3_d121_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_9_V_U(fifo_w3_d121_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_10_V_U(fifo_w3_d121_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_11_V_U(fifo_w3_d121_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_12_V_U(fifo_w3_d121_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_13_V_U(fifo_w3_d121_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_14_V_U(fifo_w3_d121_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_15_V_U(fifo_w3_d121_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_0_V_U(fifo_w16_d25_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_1_V_U(fifo_w16_d25_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_2_V_U(fifo_w16_d25_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_3_V_U(fifo_w16_d25_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_4_V_U(fifo_w16_d25_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_5_V_U(fifo_w16_d25_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_6_V_U(fifo_w16_d25_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_7_V_U(fifo_w16_d25_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_8_V_U(fifo_w16_d25_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_9_V_U(fifo_w16_d25_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_10_V_U(fifo_w16_d25_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_11_V_U(fifo_w16_d25_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_12_V_U(fifo_w16_d25_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_13_V_U(fifo_w16_d25_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_14_V_U(fifo_w16_d25_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_15_V_U(fifo_w16_d25_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_16u_relu_config4_U0_U(start_for_relu_array_array_ap_fixed_16u_relu_config4_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_16u_config5_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_16u_config5_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_array_ap_fixed_16u_config6_U0_U(start_for_conv_2d_cl_array_array_ap_fixed_16u_config6_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_16u_relu_config8_U0_U(start_for_relu_array_array_ap_fixed_16u_relu_config8_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_16u_config9_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_16u_config9_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_10u_confifYi_U(start_for_dense_array_array_ap_fixed_16_6_5_3_0_10u_confifYi)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_10u_softmax_configg8j_U(start_for_softmax_array_array_ap_fixed_10u_softmax_configg8j)' using Shift Registers.
Command         ap_source done; 3.28 sec.
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_0_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_0_V_U(fifo_w16_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_1_V_U(fifo_w16_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_2_V_U(fifo_w16_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_3_V_U(fifo_w16_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_4_V_U(fifo_w16_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_5_V_U(fifo_w16_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_6_V_U(fifo_w16_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_7_V_U(fifo_w16_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_8_V_U(fifo_w16_d10_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_9_V_U(fifo_w16_d10_A)' using Shift Registers.
Execute           source ./AXILiteS.slave.tcl 
Execute           is_m_axi_addr64 
Command         ap_source done; 0.38 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject_axi xml_exists=0
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config2_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config4_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config5_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config6_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config8_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config9_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_softmax_config12_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_10u_softmax_config12_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config2_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config4_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config5_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config6_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config8_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config9_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_softmax_config12_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_10u_softmax_config12_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config2_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config4_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config5_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config6_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config8_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config9_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_softmax_config12_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_10u_softmax_config12_s.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=440 #gSsdmPorts=0
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         sc_get_clocks myproject_axi 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config2_s.tbgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config4_s.tbgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s.tbgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config5_s.tbgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config6_s.tbgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config8_s.tbgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config9_s.tbgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.tbgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s.tbgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_softmax_config12_s.tbgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_10u_softmax_config12_s.tbgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:23 ; elapsed = 00:02:30 . Memory (MB): peak = 1659.957 ; gain = 1227.754 ; free physical = 6067 ; free virtual = 9751
INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.
Command       autosyn done; 60.34 sec.
Command     csynth_design done; 147.91 sec.
Execute     export_design -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config2_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config4_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config5_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config6_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config8_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config9_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_softmax_config12_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_10u_softmax_config12_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config2_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config4_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config5_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config6_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config8_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config9_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_softmax_config12_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_10u_softmax_config12_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config2_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config4_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_4_Op_max_ap_fixed_16_6_5_3_0_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config5_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_array_ap_fixed_16u_config6_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_array_array_ap_fixed_16u_relu_config8_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16u_config9_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_10u_config10_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_softmax_config12_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_10u_softmax_config12_s.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject_axi
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject_axi
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/gabri-bot/University/Git_hub/PYNQ_IA/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_PYNQ_prj/myproject_prj/solution1/impl/ip/pack.sh
Command     export_design done; 12.54 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.11 sec.
