

================================================================
== Vitis HLS Report for 'mmult_hw'
================================================================
* Date:           Fri Mar  4 13:50:16 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        accel
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   228022|   228022|  2.280 ms|  2.280 ms|  228023|  228023|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOAD_OFF_1  |        5|        5|         1|          -|          -|     5|        no|
        |- LOAD_W_1    |     1300|     1300|       130|          -|          -|    10|        no|
        | + LOAD_W_2   |      128|      128|         1|          -|          -|   128|        no|
        |- LOAD_I_1    |     1040|     1040|       130|          -|          -|     8|        no|
        | + LOAD_I_2   |      128|      128|         1|          -|          -|   128|        no|
        |- L1          |   225536|   225536|     28192|          -|          -|     8|        no|
        | + L2         |    28190|    28190|      2819|          -|          -|    10|        no|
        |  ++ L3       |     2816|     2816|        11|          -|          -|   256|        no|
        |- STORE_O_1   |      136|      136|        17|          -|          -|     8|        no|
        | + STORE_O_2  |       15|       15|         3|          -|          -|     5|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    503|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    5|     384|    751|    -|
|Memory           |       14|    -|      64|      5|    -|
|Multiplexer      |        -|    -|       -|    376|    -|
|Register         |        -|    -|     369|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       14|    5|     817|   1635|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        5|    2|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |CONTROL_BUS_s_axi_U                |CONTROL_BUS_s_axi               |        0|   0|   36|   40|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  384|  751|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |   Module   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+------------+---------+----+----+-----+------+-----+------+-------------+
    |in_buf_U      |in_buf      |        4|   0|   0|    0|  2048|   32|     1|        65536|
    |offset_buf_U  |offset_buf  |        0|  64|   5|    0|    10|   32|     1|          320|
    |out_buf_U     |out_buf     |        2|   0|   0|    0|    80|   32|     1|         2560|
    |weight_buf_U  |weight_buf  |        8|   0|   0|    0|  2560|   32|     1|        81920|
    +--------------+------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |            |       14|  64|   5|    0|  4698|  128|     4|       150336|
    +--------------+------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln41_fu_553_p2     |         +|   0|  0|  13|           4|           2|
    |add_ln42_fu_547_p2     |         +|   0|  0|  11|           3|           1|
    |add_ln49_1_fu_684_p2   |         +|   0|  0|  12|          11|           8|
    |add_ln49_2_fu_678_p2   |         +|   0|  0|  12|          11|           8|
    |add_ln49_fu_603_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln51_fu_629_p2     |         +|   0|  0|  14|           9|           2|
    |add_ln53_fu_635_p2     |         +|   0|  0|  12|          11|           1|
    |add_ln54_fu_613_p2     |         +|   0|  0|  12|          12|          12|
    |add_ln61_1_fu_789_p2   |         +|   0|  0|  12|          12|           8|
    |add_ln61_2_fu_783_p2   |         +|   0|  0|  12|          12|           8|
    |add_ln61_fu_708_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln63_fu_734_p2     |         +|   0|  0|  14|           9|           2|
    |add_ln65_fu_740_p2     |         +|   0|  0|  12|          12|           1|
    |add_ln66_fu_718_p2     |         +|   0|  0|  12|          11|          11|
    |add_ln73_fu_795_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln76_fu_845_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln80_fu_884_p2     |         +|   0|  0|  14|           9|           1|
    |add_ln81_1_fu_908_p2   |         +|   0|  0|  12|          11|          11|
    |add_ln81_fu_898_p2     |         +|   0|  0|  12|          12|          12|
    |add_ln83_1_fu_868_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln83_fu_833_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln89_1_fu_1020_p2  |         +|   0|  0|  14|           6|           3|
    |add_ln89_2_fu_1014_p2  |         +|   0|  0|  14|           6|           3|
    |add_ln89_fu_956_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln91_fu_982_p2     |         +|   0|  0|  13|           4|           2|
    |add_ln93_1_fu_966_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln93_fu_944_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln94_fu_998_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln95_fu_1008_p2    |         +|   0|  0|  14|           6|           1|
    |ap_block_state2        |       and|   0|  0|   2|           1|           1|
    |ap_block_state4        |       and|   0|  0|   2|           1|           1|
    |ap_block_state6        |       and|   0|  0|   2|           1|           1|
    |icmp_ln41_fu_541_p2    |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln49_fu_597_p2    |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln51_fu_623_p2    |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln61_fu_702_p2    |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln63_fu_728_p2    |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln73_fu_839_p2    |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln76_fu_878_p2    |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln80_fu_918_p2    |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln89_fu_950_p2    |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln91_fu_976_p2    |      icmp|   0|  0|  10|           6|           6|
    |or_ln44_fu_578_p2      |        or|   0|  0|   4|           4|           1|
    |or_ln55_fu_659_p2      |        or|   0|  0|   8|           8|           1|
    |or_ln67_fu_764_p2      |        or|   0|  0|   8|           8|           1|
    |or_ln94_fu_988_p2      |        or|   0|  0|   4|           4|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 503|         314|         209|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  113|         25|    1|         25|
    |i_1_reg_332             |    9|          2|    4|          8|
    |i_2_reg_389             |    9|          2|    4|          8|
    |i_3_reg_422             |    9|          2|    4|          8|
    |i_4_reg_478             |    9|          2|    4|          8|
    |i_reg_286               |    9|          2|    4|          8|
    |in_buf_address0         |   14|          3|   11|         33|
    |in_stream_TDATA_blk_n   |    9|          2|    1|          2|
    |indvars_iv153_reg_489   |    9|          2|    6|         12|
    |indvars_iv197_reg_377   |    9|          2|   12|         24|
    |indvars_iv203_reg_320   |    9|          2|   11|         22|
    |is_idx_1_reg_308        |    9|          2|   11|         22|
    |is_idx_2_reg_365        |    9|          2|   12|         24|
    |is_idx_3_reg_355        |    9|          2|   11|         22|
    |is_idx_4_reg_412        |    9|          2|   12|         24|
    |is_idx_reg_297          |    9|          2|    3|          6|
    |j_1_reg_401             |    9|          2|    9|         18|
    |j_2_reg_433             |    9|          2|    4|          8|
    |j_3_reg_511             |    9|          2|    4|          8|
    |j_reg_344               |    9|          2|    9|         18|
    |k_reg_444               |    9|          2|    9|         18|
    |offset_buf_address0     |   14|          3|    4|         12|
    |os_idx_1_reg_501        |    9|          2|    6|         12|
    |os_idx_reg_466          |    9|          2|    6|         12|
    |out_buf_address0        |   14|          3|    7|         21|
    |out_stream_TDATA_blk_n  |    9|          2|    1|          2|
    |tmp_1_reg_455           |    9|          2|   32|         64|
    |weight_buf_address0     |   14|          3|   12|         36|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  376|         83|  214|        485|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln49_reg_1074         |   4|   0|    4|          0|
    |add_ln61_reg_1110         |   4|   0|    4|          0|
    |add_ln73_reg_1138         |   4|   0|    4|          0|
    |add_ln76_reg_1156         |   4|   0|    4|          0|
    |add_ln80_reg_1184         |   9|   0|    9|          0|
    |add_ln83_reg_1148         |   6|   0|    7|          1|
    |add_ln89_reg_1231         |   4|   0|    4|          0|
    |add_ln91_reg_1244         |   4|   0|    4|          0|
    |add_ln93_reg_1222         |   6|   0|    7|          1|
    |add_ln95_reg_1254         |   6|   0|    6|          0|
    |ap_CS_fsm                 |  24|   0|   24|          0|
    |i_1_reg_332               |   4|   0|    4|          0|
    |i_2_reg_389               |   4|   0|    4|          0|
    |i_3_reg_422               |   4|   0|    4|          0|
    |i_4_reg_478               |   4|   0|    4|          0|
    |i_reg_286                 |   4|   0|    4|          0|
    |in_buf_load_reg_1202      |  32|   0|   32|          0|
    |indvars_iv153_reg_489     |   6|   0|    6|          0|
    |indvars_iv197_reg_377     |  12|   0|   12|          0|
    |indvars_iv203_reg_320     |  11|   0|   11|          0|
    |is_idx_1_reg_308          |  11|   0|   11|          0|
    |is_idx_2_reg_365          |  12|   0|   12|          0|
    |is_idx_3_reg_355          |  11|   0|   11|          0|
    |is_idx_4_reg_412          |  12|   0|   12|          0|
    |is_idx_reg_297            |   3|   0|    3|          0|
    |j_1_reg_401               |   9|   0|    9|          0|
    |j_2_reg_433               |   4|   0|    4|          0|
    |j_3_reg_511               |   4|   0|    4|          0|
    |j_reg_344                 |   9|   0|    9|          0|
    |k_reg_444                 |   9|   0|    9|          0|
    |mul_reg_1212              |  32|   0|   32|          0|
    |os_idx_1_reg_501          |   6|   0|    6|          0|
    |os_idx_reg_466            |   6|   0|    6|          0|
    |out_buf_addr_2_reg_1166   |   7|   0|    7|          0|
    |tmp_1_reg_455             |  32|   0|   32|          0|
    |tmp_3_reg_1066            |   4|   0|   12|          8|
    |tmp_4_cast_reg_1102       |   3|   0|   11|          8|
    |tmp_6_cast_reg_1143       |   3|   0|   11|          8|
    |tmp_6_reg_1161            |   4|   0|   12|          8|
    |weight_buf_load_reg_1207  |  32|   0|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 369|   0|  403|         34|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |   in|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_AWREADY  |  out|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_AWADDR   |   in|    4|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WVALID   |   in|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WREADY   |  out|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WDATA    |   in|   32|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_WSTRB    |   in|    4|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_ARVALID  |   in|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_ARREADY  |  out|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_ARADDR   |   in|    4|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RVALID   |  out|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RREADY   |   in|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RDATA    |  out|   32|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_RRESP    |  out|    2|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_BVALID   |  out|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_BREADY   |   in|    1|       s_axi|   CONTROL_BUS|   return void|
|s_axi_CONTROL_BUS_BRESP    |  out|    2|       s_axi|   CONTROL_BUS|   return void|
|ap_clk                     |   in|    1|  ap_ctrl_hs|      mmult_hw|  return value|
|ap_rst_n                   |   in|    1|  ap_ctrl_hs|      mmult_hw|  return value|
|interrupt                  |  out|    1|  ap_ctrl_hs|      mmult_hw|  return value|
|in_stream_TDATA            |   in|   64|        axis|     in_stream|       pointer|
|in_stream_TVALID           |   in|    1|        axis|     in_stream|       pointer|
|in_stream_TREADY           |  out|    1|        axis|     in_stream|       pointer|
|out_stream_TDATA           |  out|  128|        axis|    out_stream|       pointer|
|out_stream_TVALID          |  out|    1|        axis|    out_stream|       pointer|
|out_stream_TREADY          |   in|    1|        axis|    out_stream|       pointer|
+---------------------------+-----+-----+------------+--------------+--------------+

