INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/UART-TO/UART-TO.sim/sim_1/impl/timing/xsim/testbench_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSD_Display
INFO: [VRFC 10-311] analyzing module Transmitter
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module debouncer_clock
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/UART-TO/UART-TO.srcs/sources_1/new/Transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmitter
WARNING: [VRFC 10-2845] overwriting previous definition of module Transmitter [D:/UNI/GIKI-Tapeout/UART-TO/UART-TO.srcs/sources_1/new/Transmitter.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/UART-TO/UART-TO.srcs/sim_1/new/UART_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
