{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1515681904291 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1515681904292 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SANDBOX EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"SANDBOX\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1515681904330 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1515681904391 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1515681904391 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1515681904585 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1515681904594 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1515681904708 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1515681904708 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1515681904708 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1515681904708 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1515681904712 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1515681904712 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1515681904712 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1515681904712 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1515681904712 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1515681904712 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1515681904719 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1515681904791 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 17 " "No exact pin location assignment(s) for 3 pins of 17 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1515681905219 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1515681905610 ""}
{ "Info" "ISTA_SDC_FOUND" "SANDBOX.out.sdc " "Reading SDC File: 'SANDBOX.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1515681905612 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SANDBOX.out.sdc 64 ID:inst5\|EQ_LAT clock " "Ignored filter at SANDBOX.out.sdc(64): ID:inst5\|EQ_LAT could not be matched with a clock" {  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1515681905617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SANDBOX.out.sdc 64 Argument -rise_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements " "Ignored set_clock_uncertainty at SANDBOX.out.sdc(64): Argument -rise_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0\}\] -rise_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0\}\] -rise_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.020  " {  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1515681905618 ""}  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1515681905618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SANDBOX.out.sdc 65 Argument -fall_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements " "Ignored set_clock_uncertainty at SANDBOX.out.sdc(65): Argument -fall_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0\}\] -fall_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0\}\] -fall_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.020  " {  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1515681905618 ""}  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1515681905618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SANDBOX.out.sdc 70 Argument -rise_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements " "Ignored set_clock_uncertainty at SANDBOX.out.sdc(70): Argument -rise_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0\}\] -rise_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0\}\] -rise_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.020  " {  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1515681905618 ""}  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1515681905618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SANDBOX.out.sdc 71 Argument -fall_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements " "Ignored set_clock_uncertainty at SANDBOX.out.sdc(71): Argument -fall_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0\}\] -fall_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0\}\] -fall_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.020  " {  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1515681905619 ""}  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1515681905619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SANDBOX.out.sdc 74 Argument -rise_from with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements " "Ignored set_clock_uncertainty at SANDBOX.out.sdc(74): Argument -rise_from with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{ID:inst5\|EQ_LAT\}\] -rise_to \[get_clocks \{ClockIn\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{ID:inst5\|EQ_LAT\}\] -rise_to \[get_clocks \{ClockIn\}\]  0.030  " {  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1515681905619 ""}  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1515681905619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SANDBOX.out.sdc 75 Argument -rise_from with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements " "Ignored set_clock_uncertainty at SANDBOX.out.sdc(75): Argument -rise_from with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{ID:inst5\|EQ_LAT\}\] -fall_to \[get_clocks \{ClockIn\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{ID:inst5\|EQ_LAT\}\] -fall_to \[get_clocks \{ClockIn\}\]  0.030  " {  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1515681905619 ""}  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1515681905619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SANDBOX.out.sdc 76 Argument -fall_from with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements " "Ignored set_clock_uncertainty at SANDBOX.out.sdc(76): Argument -fall_from with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{ID:inst5\|EQ_LAT\}\] -rise_to \[get_clocks \{ClockIn\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{ID:inst5\|EQ_LAT\}\] -rise_to \[get_clocks \{ClockIn\}\]  0.030  " {  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1515681905619 ""}  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1515681905619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SANDBOX.out.sdc 77 Argument -fall_from with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements " "Ignored set_clock_uncertainty at SANDBOX.out.sdc(77): Argument -fall_from with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{ID:inst5\|EQ_LAT\}\] -fall_to \[get_clocks \{ClockIn\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{ID:inst5\|EQ_LAT\}\] -fall_to \[get_clocks \{ClockIn\}\]  0.030  " {  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1515681905620 ""}  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1515681905620 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SANDBOX.out.sdc 80 Argument -rise_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements " "Ignored set_clock_uncertainty at SANDBOX.out.sdc(80): Argument -rise_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{ClockIn\}\] -rise_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{ClockIn\}\] -rise_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.030  " {  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1515681905620 ""}  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1515681905620 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SANDBOX.out.sdc 81 Argument -fall_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements " "Ignored set_clock_uncertainty at SANDBOX.out.sdc(81): Argument -fall_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{ClockIn\}\] -fall_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{ClockIn\}\] -fall_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.030  " {  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1515681905620 ""}  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1515681905620 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SANDBOX.out.sdc 86 Argument -rise_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements " "Ignored set_clock_uncertainty at SANDBOX.out.sdc(86): Argument -rise_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{ClockIn\}\] -rise_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{ClockIn\}\] -rise_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.030  " {  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1515681905620 ""}  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1515681905620 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SANDBOX.out.sdc 87 Argument -fall_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements " "Ignored set_clock_uncertainty at SANDBOX.out.sdc(87): Argument -fall_to with value \[get_clocks \{ID:inst5\|EQ_LAT\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{ClockIn\}\] -fall_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{ClockIn\}\] -fall_to \[get_clocks \{ID:inst5\|EQ_LAT\}\]  0.030  " {  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1515681905621 ""}  } { { "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1515681905621 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ID:inst5\|EQ_LAT " "Node: ID:inst5\|EQ_LAT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ID:inst5\|PCOut\[5\] ID:inst5\|EQ_LAT " "Latch ID:inst5\|PCOut\[5\] is being clocked by ID:inst5\|EQ_LAT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1515681905660 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1515681905660 "|SANDBOX|ID:inst5|EQ_LAT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a12~porta_address_reg0 " "Node: PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a12~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ID:inst5\|EQ_LAT PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a12~porta_address_reg0 " "Latch ID:inst5\|EQ_LAT is being clocked by PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a12~porta_address_reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1515681905660 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1515681905660 "|SANDBOX|PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a12~porta_address_reg0"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0  to: inst2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[0\] " "From: PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0  to: inst2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1515681905669 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1515681905669 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1515681905695 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1515681905695 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1515681905695 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      ClockIn " "  20.000      ClockIn" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1515681905695 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0 " "  20.000 PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1515681905695 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1515681905695 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ClockIn~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node ClockIn~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1515681905856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a1 " "Destination node PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_crs3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_crs3.tdf" 58 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515681905856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a2 " "Destination node PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_crs3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_crs3.tdf" 80 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515681905856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a3 " "Destination node PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_crs3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_crs3.tdf" 102 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515681905856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a4 " "Destination node PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_crs3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_crs3.tdf" 124 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515681905856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a5 " "Destination node PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_crs3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_crs3.tdf" 146 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515681905856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a6 " "Destination node PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_crs3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_crs3.tdf" 168 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515681905856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a7 " "Destination node PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_crs3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_crs3.tdf" 190 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515681905856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a8 " "Destination node PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_crs3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_crs3.tdf" 212 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515681905856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a9 " "Destination node PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_crs3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_crs3.tdf" 234 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515681905856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a10 " "Destination node PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_crs3:auto_generated\|ram_block1a10" {  } { { "db/altsyncram_crs3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_crs3.tdf" 256 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515681905856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1515681905856 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1515681905856 ""}  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 392 -176 0 408 "ClockIn" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515681905856 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ID:inst5\|Mux35~3  " "Automatically promoted node ID:inst5\|Mux35~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1515681905857 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[7\] " "Destination node PCV1S1:inst\|DFFQ:PC_register_R\|Q\[7\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515681905857 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[6\] " "Destination node PCV1S1:inst\|DFFQ:PC_register_R\|Q\[6\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515681905857 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[5\] " "Destination node PCV1S1:inst\|DFFQ:PC_register_R\|Q\[5\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515681905857 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[4\] " "Destination node PCV1S1:inst\|DFFQ:PC_register_R\|Q\[4\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515681905857 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[3\] " "Destination node PCV1S1:inst\|DFFQ:PC_register_R\|Q\[3\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515681905857 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[2\] " "Destination node PCV1S1:inst\|DFFQ:PC_register_R\|Q\[2\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515681905857 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[1\] " "Destination node PCV1S1:inst\|DFFQ:PC_register_R\|Q\[1\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515681905857 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[0\] " "Destination node PCV1S1:inst\|DFFQ:PC_register_R\|Q\[0\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1515681905857 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1515681905857 ""}  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515681905857 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[0\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1515681905857 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515681905857 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[10\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[10\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1515681905857 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515681905857 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[11\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1515681905857 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515681905857 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[12\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[12\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1515681905857 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515681905857 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[13\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[13\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1515681905858 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515681905858 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[14\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[14\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1515681905858 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515681905858 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[15\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1515681905858 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515681905858 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[16\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[16\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1515681905858 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515681905858 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[17\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[17\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1515681905858 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515681905858 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[18\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[18\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1515681905858 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515681905858 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[19\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[19\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1515681905858 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515681905858 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[1\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1515681905858 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515681905858 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[20\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[20\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1515681905858 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515681905858 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[21\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[21\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1515681905858 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515681905858 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[22\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[22\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1515681905858 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515681905858 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[23\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[23\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1515681905858 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515681905858 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[24\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[24\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1515681905858 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515681905858 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[25\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[25\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1515681905858 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515681905858 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1515681906451 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1515681906455 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1515681906455 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1515681906458 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1515681906464 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1515681906465 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1515681906465 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1515681906472 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1515681906845 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1515681906845 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1515681906845 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 0 3 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 0 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1515681906854 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1515681906854 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1515681906854 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 6 8 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1515681906854 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 1 15 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1515681906854 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1515681906854 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1515681906854 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1515681906854 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1515681906854 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 4 20 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1515681906854 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 6 18 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1515681906854 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1515681906854 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1515681906854 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1515681906963 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1515681906999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1515681907840 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1515681908944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1515681908971 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1515681917281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1515681917281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1515681918095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 5.5% " "3e+03 ns of routing delay (approximately 5.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1515681926400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1515681928903 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1515681928903 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1515681969431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1515682113824 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1515682113824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:15 " "Fitter routing operations ending: elapsed time is 00:03:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1515682113836 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.67 " "Total time spent on timing analysis during the Fitter is 12.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1515682114007 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1515682114018 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1515682114310 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1515682114310 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1515682114531 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1515682115143 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/output_files/SANDBOX.fit.smsg " "Generated suppressed messages file C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/output_files/SANDBOX.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1515682115480 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1474 " "Peak virtual memory: 1474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1515682116205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 11 14:48:36 2018 " "Processing ended: Thu Jan 11 14:48:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1515682116205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:33 " "Elapsed time: 00:03:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1515682116205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:49 " "Total CPU time (on all processors): 00:03:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1515682116205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1515682116205 ""}
