Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 25 13:49:11 2021
| Host         : JARVIS running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file nexys_tcp_vga_top_timing_summary_routed.rpt -pb nexys_tcp_vga_top_timing_summary_routed.pb -rpx nexys_tcp_vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys_tcp_vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (4)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_FC_1002_RMII/n1382/n555_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_FC_1002_RMII/n1392/n523_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.355        0.000                      0                12474        0.033        0.000                      0                12474        3.750        0.000                       0                  4046  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.355        0.000                      0                12474        0.033        0.000                      0                12474        3.750        0.000                       0                  4046  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 i_FC_1002_RMII/n1391/n265_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_RMII/n1391/n317_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.560ns  (logic 4.510ns (47.174%)  route 5.050ns (52.826%))
  Logic Levels:           14  (CARRY4=8 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        1.597     5.199    i_FC_1002_RMII/Clk
    SLICE_X54Y130        FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y130        FDRE (Prop_fdre_C_Q)         0.518     5.717 r  i_FC_1002_RMII/n1391/n265_reg[0]/Q
                         net (fo=10, routed)          0.848     6.565    i_FC_1002_RMII/n1391/n265_reg_n_0_[0]
    SLICE_X54Y126        LUT2 (Prop_lut2_I1_O)        0.124     6.689 r  i_FC_1002_RMII/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     6.689    i_FC_1002_RMII/i__carry_i_4__5_n_0
    SLICE_X54Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.202 r  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.202    i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry_n_0
    SLICE_X54Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.517 f  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           1.036     8.553    i_FC_1002_RMII/n1391/n12321_out[7]
    SLICE_X56Y127        LUT6 (Prop_lut6_I0_O)        0.307     8.860 r  i_FC_1002_RMII/n2910_carry__0_i_3/O
                         net (fo=1, routed)           0.406     9.266    i_FC_1002_RMII/n2910_carry__0_i_3_n_0
    SLICE_X57Y126        LUT3 (Prop_lut3_I1_O)        0.124     9.390 r  i_FC_1002_RMII/n2910_carry__0_i_2/O
                         net (fo=28, routed)          0.789    10.179    i_FC_1002_RMII/n2910_carry__0_i_2_n_0
    SLICE_X49Y126        LUT2 (Prop_lut2_I0_O)        0.118    10.297 r  i_FC_1002_RMII/n2910_carry_i_15/O
                         net (fo=2, routed)           0.645    10.942    i_FC_1002_RMII/n2910_carry_i_15_n_0
    SLICE_X50Y125        LUT6 (Prop_lut6_I3_O)        0.326    11.268 r  i_FC_1002_RMII/n2910_carry_i_4/O
                         net (fo=1, routed)           0.000    11.268    i_FC_1002_RMII/n2910_carry_i_4_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.781 r  i_FC_1002_RMII/n1391/n2910_carry/CO[3]
                         net (fo=1, routed)           0.000    11.781    i_FC_1002_RMII/n1391/n2910_carry_n_0
    SLICE_X50Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.035 f  i_FC_1002_RMII/n1391/n2910_carry__0/CO[0]
                         net (fo=18, routed)          0.812    12.847    i_FC_1002_RMII/n1391/n2910_carry__0_n_3
    SLICE_X50Y122        LUT2 (Prop_lut2_I1_O)        0.367    13.214 r  i_FC_1002_RMII/n317[3]_i_2/O
                         net (fo=1, routed)           0.506    13.720    i_FC_1002_RMII/n317[3]_i_2_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.300 r  i_FC_1002_RMII/n317_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.300    i_FC_1002_RMII/n317_reg[3]_i_1_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.414 r  i_FC_1002_RMII/n317_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.414    i_FC_1002_RMII/n317_reg[7]_i_1_n_0
    SLICE_X51Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.528 r  i_FC_1002_RMII/n317_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    14.537    i_FC_1002_RMII/n317_reg[11]_i_1_n_0
    SLICE_X51Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.760 r  i_FC_1002_RMII/n317_reg[12]_i_3/O[0]
                         net (fo=1, routed)           0.000    14.760    i_FC_1002_RMII/n317_reg[12]_i_3_n_7
    SLICE_X51Y125        FDRE                                         r  i_FC_1002_RMII/n1391/n317_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        1.478    14.900    i_FC_1002_RMII/Clk
    SLICE_X51Y125        FDRE                                         r  i_FC_1002_RMII/n1391/n317_reg[12]/C
                         clock pessimism              0.188    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X51Y125        FDRE (Setup_fdre_C_D)        0.062    15.115    i_FC_1002_RMII/n1391/n317_reg[12]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -14.760    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_cast_reg_406_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_VGA/screen_reg_4_6/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.189ns  (logic 0.456ns (4.962%)  route 8.733ns (95.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        1.614     5.216    module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/clock
    SLICE_X65Y111        FDRE                                         r  module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_cast_reg_406_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  module/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_cast_reg_406_reg[15]/Q
                         net (fo=135, routed)         8.733    14.406    i_VGA/addr_din[15]
    RAMB36_X1Y6          RAMB36E1                                     r  i_VGA/screen_reg_4_6/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        1.711    15.134    i_VGA/CLK100MHZ_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  i_VGA/screen_reg_4_6/CLKARDCLK
                         clock pessimism              0.180    15.314    
                         clock uncertainty           -0.035    15.278    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.763    i_VGA/screen_reg_4_6
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -14.406    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 i_FC_1002_RMII/n1391/n265_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_RMII/n1391/n317_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.548ns  (logic 4.507ns (47.202%)  route 5.041ns (52.798%))
  Logic Levels:           13  (CARRY4=7 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        1.597     5.199    i_FC_1002_RMII/Clk
    SLICE_X54Y130        FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y130        FDRE (Prop_fdre_C_Q)         0.518     5.717 r  i_FC_1002_RMII/n1391/n265_reg[0]/Q
                         net (fo=10, routed)          0.848     6.565    i_FC_1002_RMII/n1391/n265_reg_n_0_[0]
    SLICE_X54Y126        LUT2 (Prop_lut2_I1_O)        0.124     6.689 r  i_FC_1002_RMII/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     6.689    i_FC_1002_RMII/i__carry_i_4__5_n_0
    SLICE_X54Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.202 r  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.202    i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry_n_0
    SLICE_X54Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.517 f  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           1.036     8.553    i_FC_1002_RMII/n1391/n12321_out[7]
    SLICE_X56Y127        LUT6 (Prop_lut6_I0_O)        0.307     8.860 r  i_FC_1002_RMII/n2910_carry__0_i_3/O
                         net (fo=1, routed)           0.406     9.266    i_FC_1002_RMII/n2910_carry__0_i_3_n_0
    SLICE_X57Y126        LUT3 (Prop_lut3_I1_O)        0.124     9.390 r  i_FC_1002_RMII/n2910_carry__0_i_2/O
                         net (fo=28, routed)          0.789    10.179    i_FC_1002_RMII/n2910_carry__0_i_2_n_0
    SLICE_X49Y126        LUT2 (Prop_lut2_I0_O)        0.118    10.297 r  i_FC_1002_RMII/n2910_carry_i_15/O
                         net (fo=2, routed)           0.645    10.942    i_FC_1002_RMII/n2910_carry_i_15_n_0
    SLICE_X50Y125        LUT6 (Prop_lut6_I3_O)        0.326    11.268 r  i_FC_1002_RMII/n2910_carry_i_4/O
                         net (fo=1, routed)           0.000    11.268    i_FC_1002_RMII/n2910_carry_i_4_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.781 r  i_FC_1002_RMII/n1391/n2910_carry/CO[3]
                         net (fo=1, routed)           0.000    11.781    i_FC_1002_RMII/n1391/n2910_carry_n_0
    SLICE_X50Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.035 f  i_FC_1002_RMII/n1391/n2910_carry__0/CO[0]
                         net (fo=18, routed)          0.812    12.847    i_FC_1002_RMII/n1391/n2910_carry__0_n_3
    SLICE_X50Y122        LUT2 (Prop_lut2_I1_O)        0.367    13.214 r  i_FC_1002_RMII/n317[3]_i_2/O
                         net (fo=1, routed)           0.506    13.720    i_FC_1002_RMII/n317[3]_i_2_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.300 r  i_FC_1002_RMII/n317_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.300    i_FC_1002_RMII/n317_reg[3]_i_1_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.414 r  i_FC_1002_RMII/n317_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.414    i_FC_1002_RMII/n317_reg[7]_i_1_n_0
    SLICE_X51Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.748 r  i_FC_1002_RMII/n317_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.748    i_FC_1002_RMII/n317_reg[11]_i_1_n_6
    SLICE_X51Y124        FDRE                                         r  i_FC_1002_RMII/n1391/n317_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        1.478    14.900    i_FC_1002_RMII/Clk
    SLICE_X51Y124        FDRE                                         r  i_FC_1002_RMII/n1391/n317_reg[9]/C
                         clock pessimism              0.188    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X51Y124        FDRE (Setup_fdre_C_D)        0.062    15.115    i_FC_1002_RMII/n1391/n317_reg[9]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -14.748    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 i_FC_1002_RMII/n1391/n265_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_RMII/n1391/n316_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.349ns  (logic 3.256ns (34.827%)  route 6.093ns (65.173%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        1.597     5.199    i_FC_1002_RMII/Clk
    SLICE_X54Y130        FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y130        FDRE (Prop_fdre_C_Q)         0.518     5.717 r  i_FC_1002_RMII/n1391/n265_reg[0]/Q
                         net (fo=10, routed)          0.848     6.565    i_FC_1002_RMII/n1391/n265_reg_n_0_[0]
    SLICE_X54Y126        LUT2 (Prop_lut2_I1_O)        0.124     6.689 r  i_FC_1002_RMII/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     6.689    i_FC_1002_RMII/i__carry_i_4__5_n_0
    SLICE_X54Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.202 r  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.202    i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry_n_0
    SLICE_X54Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.517 f  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           1.036     8.553    i_FC_1002_RMII/n1391/n12321_out[7]
    SLICE_X56Y127        LUT6 (Prop_lut6_I0_O)        0.307     8.860 r  i_FC_1002_RMII/n2910_carry__0_i_3/O
                         net (fo=1, routed)           0.406     9.266    i_FC_1002_RMII/n2910_carry__0_i_3_n_0
    SLICE_X57Y126        LUT3 (Prop_lut3_I1_O)        0.124     9.390 r  i_FC_1002_RMII/n2910_carry__0_i_2/O
                         net (fo=28, routed)          0.633    10.023    i_FC_1002_RMII/n2910_carry__0_i_2_n_0
    SLICE_X52Y125        LUT2 (Prop_lut2_I0_O)        0.119    10.142 r  i_FC_1002_RMII/n2910_carry_i_14/O
                         net (fo=2, routed)           0.897    11.039    i_FC_1002_RMII/n2910_carry_i_14_n_0
    SLICE_X49Y125        LUT6 (Prop_lut6_I1_O)        0.332    11.371 r  i_FC_1002_RMII/n3181_carry_i_4/O
                         net (fo=1, routed)           0.000    11.371    i_FC_1002_RMII/n3181_carry_i_4_n_0
    SLICE_X49Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.903 r  i_FC_1002_RMII/n1391/n3181_carry/CO[3]
                         net (fo=1, routed)           0.605    12.507    i_FC_1002_RMII/n1391/n3181_carry_n_0
    SLICE_X49Y126        LUT6 (Prop_lut6_I5_O)        0.124    12.631 f  i_FC_1002_RMII/n316[12]_i_7/O
                         net (fo=4, routed)           0.606    13.237    i_FC_1002_RMII/n316[12]_i_7_n_0
    SLICE_X55Y125        LUT5 (Prop_lut5_I2_O)        0.124    13.361 f  i_FC_1002_RMII/n316[12]_i_4/O
                         net (fo=3, routed)           0.419    13.780    i_FC_1002_RMII/n1391/n318[1]
    SLICE_X55Y125        LUT6 (Prop_lut6_I1_O)        0.124    13.904 r  i_FC_1002_RMII/n316[12]_i_1/O
                         net (fo=13, routed)          0.644    14.548    i_FC_1002_RMII/n316[12]_i_1_n_0
    SLICE_X55Y125        FDRE                                         r  i_FC_1002_RMII/n1391/n316_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        1.471    14.893    i_FC_1002_RMII/Clk
    SLICE_X55Y125        FDRE                                         r  i_FC_1002_RMII/n1391/n316_reg[11]/C
                         clock pessimism              0.276    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X55Y125        FDRE (Setup_fdre_C_CE)      -0.205    14.929    i_FC_1002_RMII/n1391/n316_reg[11]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -14.548    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 i_FC_1002_RMII/n1391/n265_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_RMII/n1391/n316_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.349ns  (logic 3.256ns (34.827%)  route 6.093ns (65.173%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        1.597     5.199    i_FC_1002_RMII/Clk
    SLICE_X54Y130        FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y130        FDRE (Prop_fdre_C_Q)         0.518     5.717 r  i_FC_1002_RMII/n1391/n265_reg[0]/Q
                         net (fo=10, routed)          0.848     6.565    i_FC_1002_RMII/n1391/n265_reg_n_0_[0]
    SLICE_X54Y126        LUT2 (Prop_lut2_I1_O)        0.124     6.689 r  i_FC_1002_RMII/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     6.689    i_FC_1002_RMII/i__carry_i_4__5_n_0
    SLICE_X54Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.202 r  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.202    i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry_n_0
    SLICE_X54Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.517 f  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           1.036     8.553    i_FC_1002_RMII/n1391/n12321_out[7]
    SLICE_X56Y127        LUT6 (Prop_lut6_I0_O)        0.307     8.860 r  i_FC_1002_RMII/n2910_carry__0_i_3/O
                         net (fo=1, routed)           0.406     9.266    i_FC_1002_RMII/n2910_carry__0_i_3_n_0
    SLICE_X57Y126        LUT3 (Prop_lut3_I1_O)        0.124     9.390 r  i_FC_1002_RMII/n2910_carry__0_i_2/O
                         net (fo=28, routed)          0.633    10.023    i_FC_1002_RMII/n2910_carry__0_i_2_n_0
    SLICE_X52Y125        LUT2 (Prop_lut2_I0_O)        0.119    10.142 r  i_FC_1002_RMII/n2910_carry_i_14/O
                         net (fo=2, routed)           0.897    11.039    i_FC_1002_RMII/n2910_carry_i_14_n_0
    SLICE_X49Y125        LUT6 (Prop_lut6_I1_O)        0.332    11.371 r  i_FC_1002_RMII/n3181_carry_i_4/O
                         net (fo=1, routed)           0.000    11.371    i_FC_1002_RMII/n3181_carry_i_4_n_0
    SLICE_X49Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.903 r  i_FC_1002_RMII/n1391/n3181_carry/CO[3]
                         net (fo=1, routed)           0.605    12.507    i_FC_1002_RMII/n1391/n3181_carry_n_0
    SLICE_X49Y126        LUT6 (Prop_lut6_I5_O)        0.124    12.631 f  i_FC_1002_RMII/n316[12]_i_7/O
                         net (fo=4, routed)           0.606    13.237    i_FC_1002_RMII/n316[12]_i_7_n_0
    SLICE_X55Y125        LUT5 (Prop_lut5_I2_O)        0.124    13.361 f  i_FC_1002_RMII/n316[12]_i_4/O
                         net (fo=3, routed)           0.419    13.780    i_FC_1002_RMII/n1391/n318[1]
    SLICE_X55Y125        LUT6 (Prop_lut6_I1_O)        0.124    13.904 r  i_FC_1002_RMII/n316[12]_i_1/O
                         net (fo=13, routed)          0.644    14.548    i_FC_1002_RMII/n316[12]_i_1_n_0
    SLICE_X55Y125        FDRE                                         r  i_FC_1002_RMII/n1391/n316_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        1.471    14.893    i_FC_1002_RMII/Clk
    SLICE_X55Y125        FDRE                                         r  i_FC_1002_RMII/n1391/n316_reg[12]/C
                         clock pessimism              0.276    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X55Y125        FDRE (Setup_fdre_C_CE)      -0.205    14.929    i_FC_1002_RMII/n1391/n316_reg[12]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -14.548    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 i_FC_1002_RMII/n1391/n265_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_RMII/n1391/n317_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.527ns  (logic 4.486ns (47.086%)  route 5.041ns (52.914%))
  Logic Levels:           13  (CARRY4=7 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        1.597     5.199    i_FC_1002_RMII/Clk
    SLICE_X54Y130        FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y130        FDRE (Prop_fdre_C_Q)         0.518     5.717 r  i_FC_1002_RMII/n1391/n265_reg[0]/Q
                         net (fo=10, routed)          0.848     6.565    i_FC_1002_RMII/n1391/n265_reg_n_0_[0]
    SLICE_X54Y126        LUT2 (Prop_lut2_I1_O)        0.124     6.689 r  i_FC_1002_RMII/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     6.689    i_FC_1002_RMII/i__carry_i_4__5_n_0
    SLICE_X54Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.202 r  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.202    i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry_n_0
    SLICE_X54Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.517 f  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           1.036     8.553    i_FC_1002_RMII/n1391/n12321_out[7]
    SLICE_X56Y127        LUT6 (Prop_lut6_I0_O)        0.307     8.860 r  i_FC_1002_RMII/n2910_carry__0_i_3/O
                         net (fo=1, routed)           0.406     9.266    i_FC_1002_RMII/n2910_carry__0_i_3_n_0
    SLICE_X57Y126        LUT3 (Prop_lut3_I1_O)        0.124     9.390 r  i_FC_1002_RMII/n2910_carry__0_i_2/O
                         net (fo=28, routed)          0.789    10.179    i_FC_1002_RMII/n2910_carry__0_i_2_n_0
    SLICE_X49Y126        LUT2 (Prop_lut2_I0_O)        0.118    10.297 r  i_FC_1002_RMII/n2910_carry_i_15/O
                         net (fo=2, routed)           0.645    10.942    i_FC_1002_RMII/n2910_carry_i_15_n_0
    SLICE_X50Y125        LUT6 (Prop_lut6_I3_O)        0.326    11.268 r  i_FC_1002_RMII/n2910_carry_i_4/O
                         net (fo=1, routed)           0.000    11.268    i_FC_1002_RMII/n2910_carry_i_4_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.781 r  i_FC_1002_RMII/n1391/n2910_carry/CO[3]
                         net (fo=1, routed)           0.000    11.781    i_FC_1002_RMII/n1391/n2910_carry_n_0
    SLICE_X50Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.035 f  i_FC_1002_RMII/n1391/n2910_carry__0/CO[0]
                         net (fo=18, routed)          0.812    12.847    i_FC_1002_RMII/n1391/n2910_carry__0_n_3
    SLICE_X50Y122        LUT2 (Prop_lut2_I1_O)        0.367    13.214 r  i_FC_1002_RMII/n317[3]_i_2/O
                         net (fo=1, routed)           0.506    13.720    i_FC_1002_RMII/n317[3]_i_2_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.300 r  i_FC_1002_RMII/n317_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.300    i_FC_1002_RMII/n317_reg[3]_i_1_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.414 r  i_FC_1002_RMII/n317_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.414    i_FC_1002_RMII/n317_reg[7]_i_1_n_0
    SLICE_X51Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.727 r  i_FC_1002_RMII/n317_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.727    i_FC_1002_RMII/n317_reg[11]_i_1_n_4
    SLICE_X51Y124        FDRE                                         r  i_FC_1002_RMII/n1391/n317_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        1.478    14.900    i_FC_1002_RMII/Clk
    SLICE_X51Y124        FDRE                                         r  i_FC_1002_RMII/n1391/n317_reg[11]/C
                         clock pessimism              0.188    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X51Y124        FDRE (Setup_fdre_C_D)        0.062    15.115    i_FC_1002_RMII/n1391/n317_reg[11]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -14.727    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 i_FC_1002_RMII/n1391/n265_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_RMII/n1391/n265_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.215ns  (logic 3.603ns (39.099%)  route 5.612ns (60.901%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        1.597     5.199    i_FC_1002_RMII/Clk
    SLICE_X54Y130        FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y130        FDRE (Prop_fdre_C_Q)         0.518     5.717 r  i_FC_1002_RMII/n1391/n265_reg[0]/Q
                         net (fo=10, routed)          0.848     6.565    i_FC_1002_RMII/n1391/n265_reg_n_0_[0]
    SLICE_X54Y126        LUT2 (Prop_lut2_I1_O)        0.124     6.689 r  i_FC_1002_RMII/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     6.689    i_FC_1002_RMII/i__carry_i_4__5_n_0
    SLICE_X54Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.202 r  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.202    i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry_n_0
    SLICE_X54Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.517 f  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           1.036     8.553    i_FC_1002_RMII/n1391/n12321_out[7]
    SLICE_X56Y127        LUT6 (Prop_lut6_I0_O)        0.307     8.860 r  i_FC_1002_RMII/n2910_carry__0_i_3/O
                         net (fo=1, routed)           0.406     9.266    i_FC_1002_RMII/n2910_carry__0_i_3_n_0
    SLICE_X57Y126        LUT3 (Prop_lut3_I1_O)        0.124     9.390 r  i_FC_1002_RMII/n2910_carry__0_i_2/O
                         net (fo=28, routed)          0.789    10.179    i_FC_1002_RMII/n2910_carry__0_i_2_n_0
    SLICE_X49Y126        LUT2 (Prop_lut2_I0_O)        0.118    10.297 r  i_FC_1002_RMII/n2910_carry_i_15/O
                         net (fo=2, routed)           0.645    10.942    i_FC_1002_RMII/n2910_carry_i_15_n_0
    SLICE_X50Y125        LUT6 (Prop_lut6_I3_O)        0.326    11.268 r  i_FC_1002_RMII/n2910_carry_i_4/O
                         net (fo=1, routed)           0.000    11.268    i_FC_1002_RMII/n2910_carry_i_4_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.781 r  i_FC_1002_RMII/n1391/n2910_carry/CO[3]
                         net (fo=1, routed)           0.000    11.781    i_FC_1002_RMII/n1391/n2910_carry_n_0
    SLICE_X50Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.035 r  i_FC_1002_RMII/n1391/n2910_carry__0/CO[0]
                         net (fo=18, routed)          0.691    12.725    i_FC_1002_RMII/n1391/n2910_carry__0_n_3
    SLICE_X51Y126        LUT4 (Prop_lut4_I0_O)        0.367    13.092 r  i_FC_1002_RMII/n265[31]_i_3/O
                         net (fo=2, routed)           0.438    13.530    i_FC_1002_RMII/n265[31]_i_3_n_0
    SLICE_X51Y127        LUT6 (Prop_lut6_I3_O)        0.124    13.654 r  i_FC_1002_RMII/n265[31]_i_1/O
                         net (fo=32, routed)          0.760    14.414    i_FC_1002_RMII/n265[31]_i_1_n_0
    SLICE_X51Y133        FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        1.488    14.910    i_FC_1002_RMII/Clk
    SLICE_X51Y133        FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[16]/C
                         clock pessimism              0.188    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y133        FDRE (Setup_fdre_C_CE)      -0.205    14.858    i_FC_1002_RMII/n1391/n265_reg[16]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -14.414    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 i_FC_1002_RMII/n1391/n265_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_RMII/n1391/n265_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.215ns  (logic 3.603ns (39.099%)  route 5.612ns (60.901%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        1.597     5.199    i_FC_1002_RMII/Clk
    SLICE_X54Y130        FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y130        FDRE (Prop_fdre_C_Q)         0.518     5.717 r  i_FC_1002_RMII/n1391/n265_reg[0]/Q
                         net (fo=10, routed)          0.848     6.565    i_FC_1002_RMII/n1391/n265_reg_n_0_[0]
    SLICE_X54Y126        LUT2 (Prop_lut2_I1_O)        0.124     6.689 r  i_FC_1002_RMII/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     6.689    i_FC_1002_RMII/i__carry_i_4__5_n_0
    SLICE_X54Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.202 r  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.202    i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry_n_0
    SLICE_X54Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.517 f  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           1.036     8.553    i_FC_1002_RMII/n1391/n12321_out[7]
    SLICE_X56Y127        LUT6 (Prop_lut6_I0_O)        0.307     8.860 r  i_FC_1002_RMII/n2910_carry__0_i_3/O
                         net (fo=1, routed)           0.406     9.266    i_FC_1002_RMII/n2910_carry__0_i_3_n_0
    SLICE_X57Y126        LUT3 (Prop_lut3_I1_O)        0.124     9.390 r  i_FC_1002_RMII/n2910_carry__0_i_2/O
                         net (fo=28, routed)          0.789    10.179    i_FC_1002_RMII/n2910_carry__0_i_2_n_0
    SLICE_X49Y126        LUT2 (Prop_lut2_I0_O)        0.118    10.297 r  i_FC_1002_RMII/n2910_carry_i_15/O
                         net (fo=2, routed)           0.645    10.942    i_FC_1002_RMII/n2910_carry_i_15_n_0
    SLICE_X50Y125        LUT6 (Prop_lut6_I3_O)        0.326    11.268 r  i_FC_1002_RMII/n2910_carry_i_4/O
                         net (fo=1, routed)           0.000    11.268    i_FC_1002_RMII/n2910_carry_i_4_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.781 r  i_FC_1002_RMII/n1391/n2910_carry/CO[3]
                         net (fo=1, routed)           0.000    11.781    i_FC_1002_RMII/n1391/n2910_carry_n_0
    SLICE_X50Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.035 r  i_FC_1002_RMII/n1391/n2910_carry__0/CO[0]
                         net (fo=18, routed)          0.691    12.725    i_FC_1002_RMII/n1391/n2910_carry__0_n_3
    SLICE_X51Y126        LUT4 (Prop_lut4_I0_O)        0.367    13.092 r  i_FC_1002_RMII/n265[31]_i_3/O
                         net (fo=2, routed)           0.438    13.530    i_FC_1002_RMII/n265[31]_i_3_n_0
    SLICE_X51Y127        LUT6 (Prop_lut6_I3_O)        0.124    13.654 r  i_FC_1002_RMII/n265[31]_i_1/O
                         net (fo=32, routed)          0.760    14.414    i_FC_1002_RMII/n265[31]_i_1_n_0
    SLICE_X51Y133        FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        1.488    14.910    i_FC_1002_RMII/Clk
    SLICE_X51Y133        FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[19]/C
                         clock pessimism              0.188    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y133        FDRE (Setup_fdre_C_CE)      -0.205    14.858    i_FC_1002_RMII/n1391/n265_reg[19]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -14.414    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 i_FC_1002_RMII/n1391/n265_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_RMII/n1391/n265_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.215ns  (logic 3.603ns (39.099%)  route 5.612ns (60.901%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        1.597     5.199    i_FC_1002_RMII/Clk
    SLICE_X54Y130        FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y130        FDRE (Prop_fdre_C_Q)         0.518     5.717 r  i_FC_1002_RMII/n1391/n265_reg[0]/Q
                         net (fo=10, routed)          0.848     6.565    i_FC_1002_RMII/n1391/n265_reg_n_0_[0]
    SLICE_X54Y126        LUT2 (Prop_lut2_I1_O)        0.124     6.689 r  i_FC_1002_RMII/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     6.689    i_FC_1002_RMII/i__carry_i_4__5_n_0
    SLICE_X54Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.202 r  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.202    i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry_n_0
    SLICE_X54Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.517 f  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           1.036     8.553    i_FC_1002_RMII/n1391/n12321_out[7]
    SLICE_X56Y127        LUT6 (Prop_lut6_I0_O)        0.307     8.860 r  i_FC_1002_RMII/n2910_carry__0_i_3/O
                         net (fo=1, routed)           0.406     9.266    i_FC_1002_RMII/n2910_carry__0_i_3_n_0
    SLICE_X57Y126        LUT3 (Prop_lut3_I1_O)        0.124     9.390 r  i_FC_1002_RMII/n2910_carry__0_i_2/O
                         net (fo=28, routed)          0.789    10.179    i_FC_1002_RMII/n2910_carry__0_i_2_n_0
    SLICE_X49Y126        LUT2 (Prop_lut2_I0_O)        0.118    10.297 r  i_FC_1002_RMII/n2910_carry_i_15/O
                         net (fo=2, routed)           0.645    10.942    i_FC_1002_RMII/n2910_carry_i_15_n_0
    SLICE_X50Y125        LUT6 (Prop_lut6_I3_O)        0.326    11.268 r  i_FC_1002_RMII/n2910_carry_i_4/O
                         net (fo=1, routed)           0.000    11.268    i_FC_1002_RMII/n2910_carry_i_4_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.781 r  i_FC_1002_RMII/n1391/n2910_carry/CO[3]
                         net (fo=1, routed)           0.000    11.781    i_FC_1002_RMII/n1391/n2910_carry_n_0
    SLICE_X50Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.035 r  i_FC_1002_RMII/n1391/n2910_carry__0/CO[0]
                         net (fo=18, routed)          0.691    12.725    i_FC_1002_RMII/n1391/n2910_carry__0_n_3
    SLICE_X51Y126        LUT4 (Prop_lut4_I0_O)        0.367    13.092 r  i_FC_1002_RMII/n265[31]_i_3/O
                         net (fo=2, routed)           0.438    13.530    i_FC_1002_RMII/n265[31]_i_3_n_0
    SLICE_X51Y127        LUT6 (Prop_lut6_I3_O)        0.124    13.654 r  i_FC_1002_RMII/n265[31]_i_1/O
                         net (fo=32, routed)          0.760    14.414    i_FC_1002_RMII/n265[31]_i_1_n_0
    SLICE_X51Y133        FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        1.488    14.910    i_FC_1002_RMII/Clk
    SLICE_X51Y133        FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[21]/C
                         clock pessimism              0.188    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y133        FDRE (Setup_fdre_C_CE)      -0.205    14.858    i_FC_1002_RMII/n1391/n265_reg[21]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -14.414    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 i_FC_1002_RMII/n1391/n265_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_RMII/n1391/n265_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.215ns  (logic 3.603ns (39.099%)  route 5.612ns (60.901%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        1.597     5.199    i_FC_1002_RMII/Clk
    SLICE_X54Y130        FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y130        FDRE (Prop_fdre_C_Q)         0.518     5.717 r  i_FC_1002_RMII/n1391/n265_reg[0]/Q
                         net (fo=10, routed)          0.848     6.565    i_FC_1002_RMII/n1391/n265_reg_n_0_[0]
    SLICE_X54Y126        LUT2 (Prop_lut2_I1_O)        0.124     6.689 r  i_FC_1002_RMII/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     6.689    i_FC_1002_RMII/i__carry_i_4__5_n_0
    SLICE_X54Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.202 r  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.202    i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry_n_0
    SLICE_X54Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.517 f  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           1.036     8.553    i_FC_1002_RMII/n1391/n12321_out[7]
    SLICE_X56Y127        LUT6 (Prop_lut6_I0_O)        0.307     8.860 r  i_FC_1002_RMII/n2910_carry__0_i_3/O
                         net (fo=1, routed)           0.406     9.266    i_FC_1002_RMII/n2910_carry__0_i_3_n_0
    SLICE_X57Y126        LUT3 (Prop_lut3_I1_O)        0.124     9.390 r  i_FC_1002_RMII/n2910_carry__0_i_2/O
                         net (fo=28, routed)          0.789    10.179    i_FC_1002_RMII/n2910_carry__0_i_2_n_0
    SLICE_X49Y126        LUT2 (Prop_lut2_I0_O)        0.118    10.297 r  i_FC_1002_RMII/n2910_carry_i_15/O
                         net (fo=2, routed)           0.645    10.942    i_FC_1002_RMII/n2910_carry_i_15_n_0
    SLICE_X50Y125        LUT6 (Prop_lut6_I3_O)        0.326    11.268 r  i_FC_1002_RMII/n2910_carry_i_4/O
                         net (fo=1, routed)           0.000    11.268    i_FC_1002_RMII/n2910_carry_i_4_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.781 r  i_FC_1002_RMII/n1391/n2910_carry/CO[3]
                         net (fo=1, routed)           0.000    11.781    i_FC_1002_RMII/n1391/n2910_carry_n_0
    SLICE_X50Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.035 r  i_FC_1002_RMII/n1391/n2910_carry__0/CO[0]
                         net (fo=18, routed)          0.691    12.725    i_FC_1002_RMII/n1391/n2910_carry__0_n_3
    SLICE_X51Y126        LUT4 (Prop_lut4_I0_O)        0.367    13.092 r  i_FC_1002_RMII/n265[31]_i_3/O
                         net (fo=2, routed)           0.438    13.530    i_FC_1002_RMII/n265[31]_i_3_n_0
    SLICE_X51Y127        LUT6 (Prop_lut6_I3_O)        0.124    13.654 r  i_FC_1002_RMII/n265[31]_i_1/O
                         net (fo=32, routed)          0.760    14.414    i_FC_1002_RMII/n265[31]_i_1_n_0
    SLICE_X51Y133        FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        1.488    14.910    i_FC_1002_RMII/Clk
    SLICE_X51Y133        FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[28]/C
                         clock pessimism              0.188    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y133        FDRE (Setup_fdre_C_CE)      -0.205    14.858    i_FC_1002_RMII/n1391/n265_reg[28]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -14.414    
  -------------------------------------------------------------------
                         slack                                  0.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 i_FC_1002_RMII/n1391/GenRxMem.RxFIFO/n392_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_RMII/n1391/GenRxMem.RxFIFO/n580_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        0.558     1.477    i_FC_1002_RMII/Clk
    SLICE_X63Y135        FDRE                                         r  i_FC_1002_RMII/n1391/GenRxMem.RxFIFO/n392_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y135        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  i_FC_1002_RMII/n1391/GenRxMem.RxFIFO/n392_reg[2]/Q
                         net (fo=1, routed)           0.108     1.726    i_FC_1002_RMII/n1391/GenRxMem.RxFIFO/n392[2]
    RAMB36_X1Y27         RAMB36E1                                     r  i_FC_1002_RMII/n1391/GenRxMem.RxFIFO/n580_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        0.873     2.038    i_FC_1002_RMII/Clk
    RAMB36_X1Y27         RAMB36E1                                     r  i_FC_1002_RMII/n1391/GenRxMem.RxFIFO/n580_reg/CLKARDCLK
                         clock pessimism             -0.500     1.538    
    RAMB36_X1Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.693    i_FC_1002_RMII/n1391/GenRxMem.RxFIFO/n580_reg
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 i_FC_1002_RMII/n1391/n245_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_RMII/n1391/n244_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.354%)  route 0.207ns (52.646%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        0.552     1.471    i_FC_1002_RMII/Clk
    SLICE_X55Y132        FDRE                                         r  i_FC_1002_RMII/n1391/n245_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y132        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  i_FC_1002_RMII/n1391/n245_reg[3]/Q
                         net (fo=1, routed)           0.207     1.819    i_FC_1002_RMII/n1391/n245[3]
    SLICE_X51Y135        LUT5 (Prop_lut5_I2_O)        0.045     1.864 r  i_FC_1002_RMII/n244[3]_i_1/O
                         net (fo=1, routed)           0.000     1.864    i_FC_1002_RMII/n244[3]_i_1_n_0
    SLICE_X51Y135        FDRE                                         r  i_FC_1002_RMII/n1391/n244_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        0.824     1.989    i_FC_1002_RMII/Clk
    SLICE_X51Y135        FDRE                                         r  i_FC_1002_RMII/n1391/n244_reg[3]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X51Y135        FDRE (Hold_fdre_C_D)         0.092     1.830    i_FC_1002_RMII/n1391/n244_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 i_FC_1002_RMII/n1391/n264_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_RMII/n1391/n308_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.663%)  route 0.244ns (63.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        0.550     1.469    i_FC_1002_RMII/Clk
    SLICE_X53Y130        FDRE                                         r  i_FC_1002_RMII/n1391/n264_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y130        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  i_FC_1002_RMII/n1391/n264_reg[9]/Q
                         net (fo=9, routed)           0.244     1.854    i_FC_1002_RMII/n1391/n264_reg[9]
    SLICE_X50Y127        FDRE                                         r  i_FC_1002_RMII/n1391/n308_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        0.816     1.981    i_FC_1002_RMII/Clk
    SLICE_X50Y127        FDRE                                         r  i_FC_1002_RMII/n1391/n308_reg[9]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X50Y127        FDRE (Hold_fdre_C_D)         0.064     1.794    i_FC_1002_RMII/n1391/n308_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 module/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.835%)  route 0.222ns (61.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        0.641     1.561    module/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/clock
    SLICE_X52Y151        FDRE                                         r  module/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y151        FDRE (Prop_fdre_C_Q)         0.141     1.702 r  module/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[1]/Q
                         net (fo=1, routed)           0.222     1.924    module/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/val_V_reg_70_reg[7]_0[1]
    SLICE_X56Y149        SRLC32E                                      r  module/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        0.830     1.995    module/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/clock
    SLICE_X56Y149        SRLC32E                                      r  module/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][1]_srl32/CLK
                         clock pessimism             -0.250     1.744    
    SLICE_X56Y149        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.859    module/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 i_FC_1002_RMII/n1391/n283_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_RMII/n1391/GenRxMem.RxFIFO/n581_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.109%)  route 0.236ns (55.891%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        0.558     1.477    i_FC_1002_RMII/Clk
    SLICE_X47Y138        FDRE                                         r  i_FC_1002_RMII/n1391/n283_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  i_FC_1002_RMII/n1391/n283_reg/Q
                         net (fo=3, routed)           0.236     1.854    i_FC_1002_RMII/n1391/n283_reg_n_0
    SLICE_X57Y137        LUT2 (Prop_lut2_I0_O)        0.045     1.899 r  i_FC_1002_RMII/n581_i_1/O
                         net (fo=1, routed)           0.000     1.899    i_FC_1002_RMII/n1391/GenRxMem.RxFIFO/n5851
    SLICE_X57Y137        FDRE                                         r  i_FC_1002_RMII/n1391/GenRxMem.RxFIFO/n581_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        0.825     1.990    i_FC_1002_RMII/Clk
    SLICE_X57Y137        FDRE                                         r  i_FC_1002_RMII/n1391/GenRxMem.RxFIFO/n581_reg/C
                         clock pessimism             -0.250     1.739    
    SLICE_X57Y137        FDRE (Hold_fdre_C_D)         0.092     1.831    i_FC_1002_RMII/n1391/GenRxMem.RxFIFO/n581_reg
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 module/U0/grp_Detecteur1_fu_226/dbl2scalc_1_fifo_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module/U0/grp_Detecteur1_fu_226/dbl2scalc_1_fifo_U/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.268%)  route 0.170ns (54.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        0.652     1.572    module/U0/grp_Detecteur1_fu_226/dbl2scalc_1_fifo_U/clock
    SLICE_X9Y152         FDRE                                         r  module/U0/grp_Detecteur1_fu_226/dbl2scalc_1_fifo_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y152         FDRE (Prop_fdre_C_Q)         0.141     1.713 r  module/U0/grp_Detecteur1_fu_226/dbl2scalc_1_fifo_U/waddr_reg[3]/Q
                         net (fo=5, routed)           0.170     1.883    module/U0/grp_Detecteur1_fu_226/dbl2scalc_1_fifo_U/waddr[3]
    RAMB18_X0Y60         RAMB18E1                                     r  module/U0/grp_Detecteur1_fu_226/dbl2scalc_1_fifo_U/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        0.969     2.134    module/U0/grp_Detecteur1_fu_226/dbl2scalc_1_fifo_U/clock
    RAMB18_X0Y60         RAMB18E1                                     r  module/U0/grp_Detecteur1_fu_226/dbl2scalc_1_fifo_U/mem_reg/CLKARDCLK
                         clock pessimism             -0.504     1.629    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.812    module/U0/grp_Detecteur1_fu_226/dbl2scalc_1_fifo_U/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 i_VGA/pix_read_addr_reg_rep[14]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_VGA/screen_reg_3_5/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.141ns (23.800%)  route 0.451ns (76.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        0.568     1.487    i_VGA/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y95         FDRE                                         r  i_VGA/pix_read_addr_reg_rep[14]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y95         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  i_VGA/pix_read_addr_reg_rep[14]_rep/Q
                         net (fo=30, routed)          0.451     2.080    i_VGA/pix_read_addr_reg_rep[14]_rep_n_0
    RAMB36_X2Y20         RAMB36E1                                     r  i_VGA/screen_reg_3_5/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        0.904     2.069    i_VGA/CLK100MHZ_IBUF_BUFG
    RAMB36_X2Y20         RAMB36E1                                     r  i_VGA/screen_reg_3_5/CLKBWRCLK
                         clock pessimism             -0.245     1.824    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     2.007    i_VGA/screen_reg_3_5
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 module/U0/mod2dbl_1_fifo_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module/U0/mod2dbl_1_fifo_U/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.837%)  route 0.173ns (55.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        0.651     1.571    module/U0/mod2dbl_1_fifo_U/clock
    SLICE_X9Y156         FDRE                                         r  module/U0/mod2dbl_1_fifo_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y156         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  module/U0/mod2dbl_1_fifo_U/waddr_reg[3]/Q
                         net (fo=5, routed)           0.173     1.885    module/U0/mod2dbl_1_fifo_U/waddr[3]
    RAMB18_X0Y63         RAMB18E1                                     r  module/U0/mod2dbl_1_fifo_U/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        0.968     2.133    module/U0/mod2dbl_1_fifo_U/clock
    RAMB18_X0Y63         RAMB18E1                                     r  module/U0/mod2dbl_1_fifo_U/mem_reg/CLKARDCLK
                         clock pessimism             -0.504     1.628    
    RAMB18_X0Y63         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.811    module/U0/mod2dbl_1_fifo_U/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 module/U0/grp_BitsToBytes_fu_306/grp_BitsToBytes_do_gen_fu_58/v_assign_reg_81_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module/U0/byt2crc_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.730%)  route 0.115ns (41.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        0.551     1.470    module/U0/grp_BitsToBytes_fu_306/grp_BitsToBytes_do_gen_fu_58/clock
    SLICE_X60Y120        FDRE                                         r  module/U0/grp_BitsToBytes_fu_306/grp_BitsToBytes_do_gen_fu_58/v_assign_reg_81_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y120        FDRE (Prop_fdre_C_Q)         0.164     1.634 r  module/U0/grp_BitsToBytes_fu_306/grp_BitsToBytes_do_gen_fu_58/v_assign_reg_81_reg[7]/Q
                         net (fo=1, routed)           0.115     1.750    module/U0/byt2crc_1_fifo_U/U_fifo_w8_d32_A_shiftReg/in[7]
    SLICE_X60Y118        SRLC32E                                      r  module/U0/byt2crc_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        0.822     1.987    module/U0/byt2crc_1_fifo_U/U_fifo_w8_d32_A_shiftReg/clock
    SLICE_X60Y118        SRLC32E                                      r  module/U0/byt2crc_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][7]_srl32/CLK
                         clock pessimism             -0.500     1.486    
    SLICE_X60Y118        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.669    module/U0/byt2crc_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 module/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.669%)  route 0.233ns (62.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        0.641     1.561    module/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/clock
    SLICE_X52Y152        FDRE                                         r  module/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y152        FDRE (Prop_fdre_C_Q)         0.141     1.702 r  module/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[5]/Q
                         net (fo=1, routed)           0.233     1.935    module/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/val_V_reg_70_reg[7]_0[5]
    SLICE_X56Y149        SRLC32E                                      r  module/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4046, routed)        0.830     1.995    module/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/clock
    SLICE_X56Y149        SRLC32E                                      r  module/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][5]_srl32/CLK
                         clock pessimism             -0.250     1.744    
    SLICE_X56Y149        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.853    module/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y68    module/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/Seuil_calc1_mac_mdEe_U27/Seuil_calc1_mac_mdEe_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y71    module/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/Seuil_calc1_mac_mdEe_U30/Seuil_calc1_mac_mdEe_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y66    module/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/Seuil_calc1_mac_mdEe_U33/Seuil_calc1_mac_mdEe_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y63    module/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/Seuil_calc1_mac_mdEe_U36/Seuil_calc1_mac_mdEe_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y71    module/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/Seuil_calc1_mac_mdEe_U24/Seuil_calc1_mac_mdEe_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y67    module/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/Seuil_calc1_mac_mdEe_U31/Seuil_calc1_mac_mdEe_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y68    module/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/Seuil_calc1_mac_mdEe_U34/Seuil_calc1_mac_mdEe_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y70    module/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/Seuil_calc1_mac_mdEe_U25/Seuil_calc1_mac_mdEe_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y67    module/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/Seuil_calc1_mac_mdEe_U28/Seuil_calc1_mac_mdEe_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y62    module/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/Seuil_calc1_mac_mdEe_U37/Seuil_calc1_mac_mdEe_DSP48_0_U/p/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y115  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y115  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y115  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y115  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X60Y115  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X60Y115  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X60Y115  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__5/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X60Y115  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__6/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y114  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_63_0_0__3/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y114  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_63_0_0__4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y115  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y115  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y115  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y115  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y115  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y115  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y115  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X58Y115  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X60Y115  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X60Y115  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__3/SP/CLK



