// Seed: 3231973715
module module_0 (
    output id_1,
    input reg id_2,
    output reg id_3
);
  always @(posedge id_2 or 1'b0) begin
    id_3 <= 1;
  end
  reg id_4;
  integer id_5, id_6;
  always @(posedge id_5 or posedge 1) begin
    if (1) begin
      id_2 = id_6;
    end else begin
      id_3 <= 1 << 1;
      id_5 = id_4;
      assign id_5 = 1;
      id_4 <= 1;
    end
  end
endmodule
