{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699948739326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699948739326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 08:58:59 2023 " "Processing started: Tue Nov 14 08:58:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699948739326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948739326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off blockram_system_v2 -c blockram_system_v2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off blockram_system_v2 -c blockram_system_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948739326 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699948739729 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699948739730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/blockram_system_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/blockram_system_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockram_system_v2-rtl " "Found design unit 1: blockram_system_v2-rtl" {  } { { "platform_designer/synthesis/blockram_system_v2.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/blockram_system_v2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751908 ""} { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2 " "Found entity 1: blockram_system_v2" {  } { { "platform_designer/synthesis/blockram_system_v2.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/blockram_system_v2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/blockram_system_v2_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/blockram_system_v2_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockram_system_v2_rst_controller-rtl " "Found design unit 1: blockram_system_v2_rst_controller-rtl" {  } { { "platform_designer/synthesis/blockram_system_v2_rst_controller.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/blockram_system_v2_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751909 ""} { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_rst_controller " "Found entity 1: blockram_system_v2_rst_controller" {  } { { "platform_designer/synthesis/blockram_system_v2_rst_controller.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/blockram_system_v2_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/blockram_system_v2_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/blockram_system_v2_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockram_system_v2_rst_controller_001-rtl " "Found design unit 1: blockram_system_v2_rst_controller_001-rtl" {  } { { "platform_designer/synthesis/blockram_system_v2_rst_controller_001.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/blockram_system_v2_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751910 ""} { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_rst_controller_001 " "Found entity 1: blockram_system_v2_rst_controller_001" {  } { { "platform_designer/synthesis/blockram_system_v2_rst_controller_001.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/blockram_system_v2_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "platform_designer/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "platform_designer/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_irq_mapper " "Found entity 1: blockram_system_v2_irq_mapper" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_irq_mapper.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_mm_interconnect_0 " "Found entity 1: blockram_system_v2_mm_interconnect_0" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: blockram_system_v2_mm_interconnect_0_avalon_st_adapter" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: blockram_system_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_mm_interconnect_0_rsp_mux_001 " "Found entity 1: blockram_system_v2_mm_interconnect_0_rsp_mux_001" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751929 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_mm_interconnect_0_rsp_mux " "Found entity 1: blockram_system_v2_mm_interconnect_0_rsp_mux" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_mm_interconnect_0_rsp_demux_002 " "Found entity 1: blockram_system_v2_mm_interconnect_0_rsp_demux_002" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_mm_interconnect_0_rsp_demux " "Found entity 1: blockram_system_v2_mm_interconnect_0_rsp_demux" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_mm_interconnect_0_cmd_mux_002 " "Found entity 1: blockram_system_v2_mm_interconnect_0_cmd_mux_002" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_mm_interconnect_0_cmd_mux " "Found entity 1: blockram_system_v2_mm_interconnect_0_cmd_mux" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_mm_interconnect_0_cmd_demux_001 " "Found entity 1: blockram_system_v2_mm_interconnect_0_cmd_demux_001" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_mm_interconnect_0_cmd_demux " "Found entity 1: blockram_system_v2_mm_interconnect_0_cmd_demux" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751942 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751942 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751942 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751942 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699948751949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "platform_designer/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751951 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "platform_designer/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699948751953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "platform_designer/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "platform_designer/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "platform_designer/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "platform_designer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "platform_designer/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "platform_designer/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "platform_designer/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751962 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "platform_designer/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel blockram_system_v2_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at blockram_system_v2_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_004.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699948751965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel blockram_system_v2_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at blockram_system_v2_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_004.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699948751965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_mm_interconnect_0_router_004_default_decode " "Found entity 1: blockram_system_v2_mm_interconnect_0_router_004_default_decode" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_004.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751966 ""} { "Info" "ISGN_ENTITY_NAME" "2 blockram_system_v2_mm_interconnect_0_router_004 " "Found entity 2: blockram_system_v2_mm_interconnect_0_router_004" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_004.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel blockram_system_v2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at blockram_system_v2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_002.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699948751967 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel blockram_system_v2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at blockram_system_v2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_002.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699948751967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_mm_interconnect_0_router_002_default_decode " "Found entity 1: blockram_system_v2_mm_interconnect_0_router_002_default_decode" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_002.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751967 ""} { "Info" "ISGN_ENTITY_NAME" "2 blockram_system_v2_mm_interconnect_0_router_002 " "Found entity 2: blockram_system_v2_mm_interconnect_0_router_002" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_002.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751967 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel blockram_system_v2_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at blockram_system_v2_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_001.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699948751969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel blockram_system_v2_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at blockram_system_v2_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_001.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699948751969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_mm_interconnect_0_router_001_default_decode " "Found entity 1: blockram_system_v2_mm_interconnect_0_router_001_default_decode" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_001.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751970 ""} { "Info" "ISGN_ENTITY_NAME" "2 blockram_system_v2_mm_interconnect_0_router_001 " "Found entity 2: blockram_system_v2_mm_interconnect_0_router_001" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_001.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel blockram_system_v2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at blockram_system_v2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699948751971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel blockram_system_v2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at blockram_system_v2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699948751971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_mm_interconnect_0_router_default_decode " "Found entity 1: blockram_system_v2_mm_interconnect_0_router_default_decode" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751972 ""} { "Info" "ISGN_ENTITY_NAME" "2 blockram_system_v2_mm_interconnect_0_router " "Found entity 2: blockram_system_v2_mm_interconnect_0_router" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "platform_designer/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_switches " "Found entity 1: blockram_system_v2_switches" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_switches.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_nios2f.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_nios2f.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_nios2f " "Found entity 1: blockram_system_v2_nios2f" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_nios2f_cpu_debug_slave_wrapper " "Found entity 1: blockram_system_v2_nios2f_cpu_debug_slave_wrapper" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_wrapper.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_nios2f_cpu_debug_slave_tck " "Found entity 1: blockram_system_v2_nios2f_cpu_debug_slave_tck" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_tck.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_nios2f_cpu_mult_cell " "Found entity 1: blockram_system_v2_nios2f_cpu_mult_cell" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_mult_cell.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_nios2f_cpu_test_bench " "Found entity 1: blockram_system_v2_nios2f_cpu_test_bench" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_test_bench.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948751993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948751993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_nios2f_cpu_ic_data_module " "Found entity 1: blockram_system_v2_nios2f_cpu_ic_data_module" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752023 ""} { "Info" "ISGN_ENTITY_NAME" "2 blockram_system_v2_nios2f_cpu_ic_tag_module " "Found entity 2: blockram_system_v2_nios2f_cpu_ic_tag_module" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752023 ""} { "Info" "ISGN_ENTITY_NAME" "3 blockram_system_v2_nios2f_cpu_bht_module " "Found entity 3: blockram_system_v2_nios2f_cpu_bht_module" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752023 ""} { "Info" "ISGN_ENTITY_NAME" "4 blockram_system_v2_nios2f_cpu_register_bank_a_module " "Found entity 4: blockram_system_v2_nios2f_cpu_register_bank_a_module" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752023 ""} { "Info" "ISGN_ENTITY_NAME" "5 blockram_system_v2_nios2f_cpu_register_bank_b_module " "Found entity 5: blockram_system_v2_nios2f_cpu_register_bank_b_module" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752023 ""} { "Info" "ISGN_ENTITY_NAME" "6 blockram_system_v2_nios2f_cpu_dc_tag_module " "Found entity 6: blockram_system_v2_nios2f_cpu_dc_tag_module" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752023 ""} { "Info" "ISGN_ENTITY_NAME" "7 blockram_system_v2_nios2f_cpu_dc_data_module " "Found entity 7: blockram_system_v2_nios2f_cpu_dc_data_module" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752023 ""} { "Info" "ISGN_ENTITY_NAME" "8 blockram_system_v2_nios2f_cpu_dc_victim_module " "Found entity 8: blockram_system_v2_nios2f_cpu_dc_victim_module" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752023 ""} { "Info" "ISGN_ENTITY_NAME" "9 blockram_system_v2_nios2f_cpu_nios2_oci_debug " "Found entity 9: blockram_system_v2_nios2f_cpu_nios2_oci_debug" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752023 ""} { "Info" "ISGN_ENTITY_NAME" "10 blockram_system_v2_nios2f_cpu_nios2_oci_break " "Found entity 10: blockram_system_v2_nios2f_cpu_nios2_oci_break" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752023 ""} { "Info" "ISGN_ENTITY_NAME" "11 blockram_system_v2_nios2f_cpu_nios2_oci_xbrk " "Found entity 11: blockram_system_v2_nios2f_cpu_nios2_oci_xbrk" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 1014 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752023 ""} { "Info" "ISGN_ENTITY_NAME" "12 blockram_system_v2_nios2f_cpu_nios2_oci_dbrk " "Found entity 12: blockram_system_v2_nios2f_cpu_nios2_oci_dbrk" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 1275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752023 ""} { "Info" "ISGN_ENTITY_NAME" "13 blockram_system_v2_nios2f_cpu_nios2_oci_itrace " "Found entity 13: blockram_system_v2_nios2f_cpu_nios2_oci_itrace" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 1464 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752023 ""} { "Info" "ISGN_ENTITY_NAME" "14 blockram_system_v2_nios2f_cpu_nios2_oci_td_mode " "Found entity 14: blockram_system_v2_nios2f_cpu_nios2_oci_td_mode" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 1655 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752023 ""} { "Info" "ISGN_ENTITY_NAME" "15 blockram_system_v2_nios2f_cpu_nios2_oci_dtrace " "Found entity 15: blockram_system_v2_nios2f_cpu_nios2_oci_dtrace" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 1723 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752023 ""} { "Info" "ISGN_ENTITY_NAME" "16 blockram_system_v2_nios2f_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: blockram_system_v2_nios2f_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 1805 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752023 ""} { "Info" "ISGN_ENTITY_NAME" "17 blockram_system_v2_nios2f_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: blockram_system_v2_nios2f_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 1877 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752023 ""} { "Info" "ISGN_ENTITY_NAME" "18 blockram_system_v2_nios2f_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: blockram_system_v2_nios2f_cpu_nios2_oci_fifo_cnt_inc" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 1920 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752023 ""} { "Info" "ISGN_ENTITY_NAME" "19 blockram_system_v2_nios2f_cpu_nios2_oci_fifo " "Found entity 19: blockram_system_v2_nios2f_cpu_nios2_oci_fifo" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 1967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752023 ""} { "Info" "ISGN_ENTITY_NAME" "20 blockram_system_v2_nios2f_cpu_nios2_oci_pib " "Found entity 20: blockram_system_v2_nios2f_cpu_nios2_oci_pib" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 2453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752023 ""} { "Info" "ISGN_ENTITY_NAME" "21 blockram_system_v2_nios2f_cpu_nios2_oci_im " "Found entity 21: blockram_system_v2_nios2f_cpu_nios2_oci_im" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752023 ""} { "Info" "ISGN_ENTITY_NAME" "22 blockram_system_v2_nios2f_cpu_nios2_performance_monitors " "Found entity 22: blockram_system_v2_nios2f_cpu_nios2_performance_monitors" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 2546 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752023 ""} { "Info" "ISGN_ENTITY_NAME" "23 blockram_system_v2_nios2f_cpu_nios2_avalon_reg " "Found entity 23: blockram_system_v2_nios2f_cpu_nios2_avalon_reg" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 2563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752023 ""} { "Info" "ISGN_ENTITY_NAME" "24 blockram_system_v2_nios2f_cpu_ociram_sp_ram_module " "Found entity 24: blockram_system_v2_nios2f_cpu_ociram_sp_ram_module" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 2656 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752023 ""} { "Info" "ISGN_ENTITY_NAME" "25 blockram_system_v2_nios2f_cpu_nios2_ocimem " "Found entity 25: blockram_system_v2_nios2f_cpu_nios2_ocimem" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 2721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752023 ""} { "Info" "ISGN_ENTITY_NAME" "26 blockram_system_v2_nios2f_cpu_nios2_oci " "Found entity 26: blockram_system_v2_nios2f_cpu_nios2_oci" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 2902 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752023 ""} { "Info" "ISGN_ENTITY_NAME" "27 blockram_system_v2_nios2f_cpu " "Found entity 27: blockram_system_v2_nios2f_cpu" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu.v" 3447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948752023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_nios2f_cpu_debug_slave_sysclk " "Found entity 1: blockram_system_v2_nios2f_cpu_debug_slave_sysclk" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_sysclk.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_nios2f_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948752026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/altera_nios2_gen2_rtl_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_nios2_gen2_rtl_module " "Found entity 1: altera_nios2_gen2_rtl_module" {  } { { "platform_designer/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948752183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_system_v2_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_system_v2_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v2_leds " "Found entity 1: blockram_system_v2_leds" {  } { { "platform_designer/synthesis/submodules/blockram_system_v2_leds.v" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_system_v2_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948752185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/submodules/d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-behavior " "Found design unit 1: d_flipflop-behavior" {  } { { "platform_designer/synthesis/submodules/d_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/d_flipflop.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752186 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "platform_designer/synthesis/submodules/d_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/d_flipflop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948752186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/t_flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/submodules/t_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_flip_flop-behavior " "Found design unit 1: t_flip_flop-behavior" {  } { { "platform_designer/synthesis/submodules/t_flip_flop.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/t_flip_flop.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752186 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_flip_flop " "Found entity 1: t_flip_flop" {  } { { "platform_designer/synthesis/submodules/t_flip_flop.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/t_flip_flop.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948752186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/submodules/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "platform_designer/synthesis/submodules/reg.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752187 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "platform_designer/synthesis/submodules/reg.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948752187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/submodules/mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-behavior " "Found design unit 1: mux_2to1-behavior" {  } { { "platform_designer/synthesis/submodules/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/mux_2to1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752188 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "platform_designer/synthesis/submodules/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/mux_2to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948752188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/counter_Nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/submodules/counter_Nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_Nbit-rtl " "Found design unit 1: counter_Nbit-rtl" {  } { { "platform_designer/synthesis/submodules/counter_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/counter_Nbit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752188 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_Nbit " "Found entity 1: counter_Nbit" {  } { { "platform_designer/synthesis/submodules/counter_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/counter_Nbit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948752188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/comparator_Nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/submodules/comparator_Nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_Nbit-behavior " "Found design unit 1: comparator_Nbit-behavior" {  } { { "platform_designer/synthesis/submodules/comparator_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/comparator_Nbit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752189 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_Nbit " "Found entity 1: comparator_Nbit" {  } { { "platform_designer/synthesis/submodules/comparator_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/comparator_Nbit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948752189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/incrementer_8bit_nopipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/submodules/incrementer_8bit_nopipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementer_8bit_nopipe-SYN " "Found design unit 1: incrementer_8bit_nopipe-SYN" {  } { { "platform_designer/synthesis/submodules/incrementer_8bit_nopipe.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/incrementer_8bit_nopipe.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752190 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementer_8bit_nopipe " "Found entity 1: incrementer_8bit_nopipe" {  } { { "platform_designer/synthesis/submodules/incrementer_8bit_nopipe.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/incrementer_8bit_nopipe.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948752190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/avs_to_blockram_converter_CU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/submodules/avs_to_blockram_converter_CU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avs_to_blockram_converter_CU-fsm " "Found design unit 1: avs_to_blockram_converter_CU-fsm" {  } { { "platform_designer/synthesis/submodules/avs_to_blockram_converter_CU.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/avs_to_blockram_converter_CU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752191 ""} { "Info" "ISGN_ENTITY_NAME" "1 avs_to_blockram_converter_CU " "Found entity 1: avs_to_blockram_converter_CU" {  } { { "platform_designer/synthesis/submodules/avs_to_blockram_converter_CU.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/avs_to_blockram_converter_CU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948752191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/avs_to_blockram_converter_EU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/submodules/avs_to_blockram_converter_EU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avs_to_blockram_converter_EU-rtl " "Found design unit 1: avs_to_blockram_converter_EU-rtl" {  } { { "platform_designer/synthesis/submodules/avs_to_blockram_converter_EU.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/avs_to_blockram_converter_EU.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752191 ""} { "Info" "ISGN_ENTITY_NAME" "1 avs_to_blockram_converter_EU " "Found entity 1: avs_to_blockram_converter_EU" {  } { { "platform_designer/synthesis/submodules/avs_to_blockram_converter_EU.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/avs_to_blockram_converter_EU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948752191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/avs_to_blockram_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/submodules/avs_to_blockram_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avs_to_blockram_converter-rtl " "Found design unit 1: avs_to_blockram_converter-rtl" {  } { { "platform_designer/synthesis/submodules/avs_to_blockram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/avs_to_blockram_converter.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752192 ""} { "Info" "ISGN_ENTITY_NAME" "1 avs_to_blockram_converter " "Found entity 1: avs_to_blockram_converter" {  } { { "platform_designer/synthesis/submodules/avs_to_blockram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/avs_to_blockram_converter.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948752192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/blockram_1port_8a_32d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/submodules/blockram_1port_8a_32d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockram_1port_8a_32d-SYN " "Found design unit 1: blockram_1port_8a_32d-SYN" {  } { { "platform_designer/synthesis/submodules/blockram_1port_8a_32d.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_1port_8a_32d.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752193 ""} { "Info" "ISGN_ENTITY_NAME" "1 blockram_1port_8a_32d " "Found entity 1: blockram_1port_8a_32d" {  } { { "platform_designer/synthesis/submodules/blockram_1port_8a_32d.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/blockram_1port_8a_32d.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948752193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform_designer/synthesis/submodules/custom_OCRAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file platform_designer/synthesis/submodules/custom_OCRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 custom_OCRAM-rtl " "Found design unit 1: custom_OCRAM-rtl" {  } { { "platform_designer/synthesis/submodules/custom_OCRAM.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/custom_OCRAM.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752194 ""} { "Info" "ISGN_ENTITY_NAME" "1 custom_OCRAM " "Found entity 1: custom_OCRAM" {  } { { "platform_designer/synthesis/submodules/custom_OCRAM.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/platform_designer/synthesis/submodules/custom_OCRAM.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948752194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/pll/pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752195 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/pll/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948752195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_entity-behavior " "Found design unit 1: top_level_entity-behavior" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752196 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_entity " "Found entity 1: top_level_entity" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699948752196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948752196 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "blockram_system_v2 top_level_entity.vhd(96) " "VHDL error at top_level_entity.vhd(96): object \"blockram_system_v2\" is used but not declared" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi/287628/blockram_system_v2/top_level_entity.vhd" 96 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1699948752200 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andrea/Documents/Tesi/287628/blockram_system_v2/output_files/blockram_system_v2.map.smsg " "Generated suppressed messages file /home/andrea/Documents/Tesi/287628/blockram_system_v2/output_files/blockram_system_v2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948752273 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699948753396 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 14 08:59:13 2023 " "Processing ended: Tue Nov 14 08:59:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699948753396 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699948753396 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699948753396 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948753396 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699948754080 ""}
