
---------- Begin Simulation Statistics ----------
final_tick                                 6162652000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  77983                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726144                       # Number of bytes of host memory used
host_op_rate                                   124902                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   128.23                       # Real time elapsed on the host
host_tick_rate                               48058054                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000004                       # Number of instructions simulated
sim_ops                                      16016672                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006163                       # Number of seconds simulated
sim_ticks                                  6162652000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   9125526                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8507580                       # number of cc regfile writes
system.cpu.committedInsts                    10000004                       # Number of Instructions Simulated
system.cpu.committedOps                      16016672                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.232530                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.232530                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    982195                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   518395                       # number of floating regfile writes
system.cpu.idleCycles                          135582                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                54464                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1340200                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.447630                       # Inst execution rate
system.cpu.iew.exec_refs                      4500640                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1548154                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1063412                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3164837                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                907                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2097                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1584570                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            19105659                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2952486                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            112659                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              17842480                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10096                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2320161                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  49563                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2334064                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            296                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        28591                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          25873                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  23755926                       # num instructions consuming a value
system.cpu.iew.wb_count                      17736222                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.557493                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13243758                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.439009                       # insts written-back per cycle
system.cpu.iew.wb_sent                       17785887                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 29429899                       # number of integer regfile reads
system.cpu.int_regfile_writes                14270570                       # number of integer regfile writes
system.cpu.ipc                               0.811339                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.811339                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            207097      1.15%      1.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              12715006     70.82%     71.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   46      0.00%     71.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 43923      0.24%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              131109      0.73%     72.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     72.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1421      0.01%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9209      0.05%     73.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                29991      0.17%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20400      0.11%     73.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              256403      1.43%     74.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4680      0.03%     74.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            6445      0.04%     74.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           3447      0.02%     74.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     74.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     74.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     74.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     74.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2931559     16.33%     91.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1197008      6.67%     97.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           39790      0.22%     98.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         357602      1.99%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               17955142                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  926750                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1821882                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       871882                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1012890                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      272352                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015168                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  130313     47.85%     47.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     47.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     47.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     47.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     47.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     47.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     47.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     47.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     47.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     47.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     47.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      3      0.00%     47.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     47.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    149      0.05%     47.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     47.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    777      0.29%     48.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 29408     10.80%     58.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     58.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     58.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   92      0.03%     59.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     59.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     59.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     59.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     59.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     59.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     59.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     59.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     59.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     59.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     59.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     59.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     59.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     59.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     59.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     59.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     59.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     59.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     59.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     59.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     59.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     59.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     59.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     59.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     59.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 101705     37.34%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8516      3.13%     99.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               580      0.21%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              809      0.30%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               17093647                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           46557396                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     16864340                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          21181980                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   19104362                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  17955142                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1297                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3088921                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              6922                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             94                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5203456                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12189723                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.472974                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.092557                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6736552     55.26%     55.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1201529      9.86%     65.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1079699      8.86%     73.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1035216      8.49%     82.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              647487      5.31%     87.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              573891      4.71%     92.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              550750      4.52%     97.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              192128      1.58%     98.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              172471      1.41%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12189723                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.456771                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            248294                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            88757                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3164837                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1584570                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7295767                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         12325305                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1491                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        38331                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         85294                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        58978                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          878                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       118977                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            878                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 1817420                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1365366                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             49060                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               948622                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  946901                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.818579                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  181121                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           17932                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10581                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             7351                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1596                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct       659185                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong       201313                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect       545438                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect         9526                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         1108                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect       246526                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong        34051                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong         5699                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          549                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong         1928                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit        12881                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit         3676                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1        94535                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2        93353                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3       132511                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4        55147                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5        51955                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6        76941                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7        65907                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8        16581                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9         4897                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10         2040                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11          505                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12          342                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0       164569                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1        61860                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2       123586                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3        80278                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4        42169                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5        51366                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6        52736                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7        14682                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8         1928                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9         1030                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10          367                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11          143                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.commit.commitSquashedInsts         3082834                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             48370                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     11777901                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.359892                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.251568                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         6812745     57.84%     57.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1559559     13.24%     71.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1110388      9.43%     80.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          807550      6.86%     87.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          142972      1.21%     88.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          392158      3.33%     91.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          127807      1.09%     93.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           83609      0.71%     93.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          741113      6.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     11777901                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000004                       # Number of instructions committed
system.cpu.commit.opsCommitted               16016672                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4150461                       # Number of memory references committed
system.cpu.commit.loads                       2695202                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                    1221874                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     829848                       # Number of committed floating point instructions.
system.cpu.commit.integer                    15504649                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                156974                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       177488      1.11%      1.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11214635     70.02%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.25%     71.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       128428      0.80%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.01%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.05%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        18147      0.11%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.10%     72.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       253856      1.58%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.01%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt         3698      0.02%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         1849      0.01%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2669945     16.67%     90.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1117553      6.98%     97.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        25257      0.16%     97.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       337706      2.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     16016672                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        741113                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3456810                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3456810                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3456810                       # number of overall hits
system.cpu.dcache.overall_hits::total         3456810                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       102566                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         102566                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       102566                       # number of overall misses
system.cpu.dcache.overall_misses::total        102566                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5676819493                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5676819493                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5676819493                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5676819493                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3559376                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3559376                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3559376                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3559376                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028816                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028816                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028816                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028816                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55347.966119                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55347.966119                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55347.966119                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55347.966119                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29732                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          235                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               833                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              32                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.692677                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.343750                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        41283                       # number of writebacks
system.cpu.dcache.writebacks::total             41283                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        45043                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        45043                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        45043                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        45043                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        57523                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        57523                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        57523                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        57523                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3445696493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3445696493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3445696493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3445696493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016161                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016161                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016161                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016161                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59901.195922                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59901.195922                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59901.195922                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59901.195922                       # average overall mshr miss latency
system.cpu.dcache.replacements                  57011                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2038398                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2038398                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        65716                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         65716                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3022518500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3022518500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2104114                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2104114                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031232                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031232                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45993.646905                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45993.646905                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        45030                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        45030                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        20686                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20686                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    828701500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    828701500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009831                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009831                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40060.983274                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40060.983274                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1418412                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1418412                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36850                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36850                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2654300993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2654300993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025322                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025322                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72029.877693                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72029.877693                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36837                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36837                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2616994993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2616994993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025313                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025313                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71042.565708                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71042.565708                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6162652000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.305991                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3514333                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             57523                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             61.094397                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.305991                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994738                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994738                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          293                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7176275                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7176275                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6162652000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1145906                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               8247903                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1966332                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                780019                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  49563                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               908106                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1446                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               19787081                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7009                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2951066                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1548164                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2948                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16711                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6162652000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6162652000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6162652000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1270903                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       12382177                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1817420                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1138603                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      10861936                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  101962                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  762                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5098                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1164727                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 12182                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           12189723                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.671046                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.985541                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  8847135     72.58%     72.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   154053      1.26%     73.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   299268      2.46%     76.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   174143      1.43%     77.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   278273      2.28%     80.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   231158      1.90%     81.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   337384      2.77%     84.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   145083      1.19%     85.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1723226     14.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             12189723                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.147454                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.004614                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1161591                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1161591                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1161591                       # number of overall hits
system.cpu.icache.overall_hits::total         1161591                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3136                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3136                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3136                       # number of overall misses
system.cpu.icache.overall_misses::total          3136                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    194175000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    194175000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    194175000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    194175000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1164727                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1164727                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1164727                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1164727                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002692                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002692                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002692                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002692                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61918.048469                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61918.048469                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61918.048469                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61918.048469                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          170                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    28.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1967                       # number of writebacks
system.cpu.icache.writebacks::total              1967                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          660                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          660                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          660                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          660                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2476                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2476                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2476                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2476                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    156018500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    156018500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    156018500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    156018500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002126                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002126                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002126                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002126                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63012.318255                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63012.318255                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63012.318255                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63012.318255                       # average overall mshr miss latency
system.cpu.icache.replacements                   1967                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1161591                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1161591                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3136                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3136                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    194175000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    194175000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1164727                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1164727                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002692                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002692                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61918.048469                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61918.048469                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          660                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          660                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2476                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2476                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    156018500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    156018500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002126                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002126                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63012.318255                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63012.318255                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6162652000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           500.987825                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1164067                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2476                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            470.140145                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   500.987825                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.978492                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.978492                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2331930                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2331930                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6162652000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1165533                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1118                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6162652000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6162652000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6162652000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      845311                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  469618                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 2493                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 296                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 129301                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   10                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    705                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6162652000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  49563                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1454395                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 3598716                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13699                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   2421222                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4652128                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               19532682                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 10354                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 811695                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 737704                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3079824                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             166                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            25577577                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    52881737                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 32567945                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1054570                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21428780                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  4148699                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     746                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 721                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3898154                       # count of insts added to the skid buffer
system.cpu.rob.reads                         30123762                       # The number of ROB reads
system.cpu.rob.writes                        38611557                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000004                       # Number of Instructions committed
system.cpu.thread_0.numOps                   16016672                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  430                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                12604                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13034                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 430                       # number of overall hits
system.l2.overall_hits::.cpu.data               12604                       # number of overall hits
system.l2.overall_hits::total                   13034                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2044                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              44919                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46963                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2044                       # number of overall misses
system.l2.overall_misses::.cpu.data             44919                       # number of overall misses
system.l2.overall_misses::total                 46963                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    147596500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3225114000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3372710500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    147596500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3225114000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3372710500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2474                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            57523                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                59997                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2474                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           57523                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               59997                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.826192                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.780888                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.782756                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.826192                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.780888                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.782756                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72209.637965                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71798.437187                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71816.334135                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72209.637965                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71798.437187                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71816.334135                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28257                       # number of writebacks
system.l2.writebacks::total                     28257                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2044                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         44919                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46963                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2044                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        44919                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46963                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    126713500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2765633250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2892346750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    126713500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2765633250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2892346750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.826192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.780888                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.782756                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.826192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.780888                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.782756                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61992.906067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61569.341481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61587.776547                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61992.906067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61569.341481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61587.776547                       # average overall mshr miss latency
system.l2.replacements                          39208                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        41283                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            41283                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        41283                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        41283                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1963                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1963                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1963                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1963                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1034                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1034                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35804                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35804                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2550719000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2550719000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36838                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36838                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.971931                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.971931                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71241.174170                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71241.174170                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35804                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35804                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2184219250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2184219250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.971931                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.971931                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61004.894705                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61004.894705                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            430                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                430                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2044                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2044                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    147596500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    147596500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2474                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2474                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.826192                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.826192                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72209.637965                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72209.637965                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2044                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2044                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    126713500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    126713500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.826192                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.826192                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61992.906067                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61992.906067                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         11570                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11570                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    674395000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    674395000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        20685                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20685                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.440657                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.440657                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 73987.383434                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 73987.383434                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    581414000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    581414000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.440657                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.440657                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63786.505760                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63786.505760                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6162652000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7725.717633                       # Cycle average of tags in use
system.l2.tags.total_refs                      118966                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     47400                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.509831                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      54.539660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       265.356560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7405.821413                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.032392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.904031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.943081                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8072                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    999136                       # Number of tag accesses
system.l2.tags.data_accesses                   999136                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6162652000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44915.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000784314500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1753                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1753                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              121690                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26508                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46963                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28257                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46963                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28257                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.15                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46963                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28257                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.783229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.162472                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    169.405194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1741     99.32%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           11      0.63%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1753                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1753                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.106104                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.099474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.483910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1666     95.04%     95.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.29%     95.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               68      3.88%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      0.74%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1753                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3005632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1808448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    487.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    293.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6151543500                       # Total gap between requests
system.mem_ctrls.avgGap                      81780.69                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       130816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2874560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1806976                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 21227224.902525730431                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 466448535.468171775341                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 293214025.390367627144                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2044                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        44919                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28257                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     59260500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1283342000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 132867831250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28992.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28570.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4702120.93                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       130816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2874816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3005632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       130816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       130816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1808448                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1808448                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2044                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        44919                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          46963                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28257                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28257                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     21227225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    466490076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        487717301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     21227225                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     21227225                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    293452884                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       293452884                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    293452884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     21227225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    466490076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       781170185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                46959                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28234                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3271                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2983                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2999                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2974                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3058                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2841                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2907                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2891                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2879                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2908                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2709                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2855                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2678                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1855                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2033                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1876                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1858                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1821                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1640                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1759                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1806                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1695                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1678                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1502                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               462121250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             234795000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1342602500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9840.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28590.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40013                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25683                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.21                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.96                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9497                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   506.723386                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   294.241118                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   419.797556                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2634     27.74%     27.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1535     16.16%     43.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          650      6.84%     50.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          396      4.17%     54.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          274      2.89%     57.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          211      2.22%     60.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          385      4.05%     64.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          298      3.14%     67.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3114     32.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9497                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3005376                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1806976                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              487.675760                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              293.214025                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.10                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6162652000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        35093100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18652425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      173794740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      75877920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 486180240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1549033140                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1062009600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3400641165                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   551.814570                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2731067000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    205660000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3225925000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        32715480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17388690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      161492520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71503560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 486180240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1526871540                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1080672000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3376824030                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   547.949816                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2782729750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    205660000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3174262250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6162652000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11159                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28257                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10074                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35804                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35804                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11159                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       132257                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       132257                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 132257                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4814080                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4814080                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4814080                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46963                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46963    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46963                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6162652000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            49580500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           58703750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             23161                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        69540                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1967                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           26679                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36838                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36838                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2476                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20685                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6917                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       172057                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                178974                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       284224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6323584                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6607808                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39210                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1808576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            99207                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008951                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.094186                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  98319     99.10%     99.10% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    888      0.90%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              99207                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6162652000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          102738500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3714998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          86284500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
