{"Source Block": ["hdl/projects/daq2/a10gx/system_top.v@160:170@HdlIdDef", "  reg               rx_sysref_m1 = 'd0;\n  reg               rx_sysref_m2 = 'd0;\n  reg               rx_sysref_m3 = 'd0;\n  reg               rx_sysref = 'd0;\n  reg               dma0_wr = 'd0;\n  reg     [ 63:0]   dma0_wdata = 'd0;\n  reg               dma1_wr = 'd0;\n  reg     [ 63:0]   dma1_wdata = 'd0;\n  reg     [  3:0]   phy_rst_cnt = 0;\n  reg               phy_rst_reg = 0;\n\n"], "Clone Blocks": [["hdl/projects/fmcjesdadc1/a5gt/system_top.v@163:173", "  reg               rx_sysref = 'd0;\n  reg               dma0_wr = 'd0;\n  reg     [ 63:0]   dma0_wdata = 'd0;\n  reg               dma1_wr = 'd0;\n  reg     [ 63:0]   dma1_wdata = 'd0;\n  reg     [  3:0]   phy_rst_cnt = 0;\n  reg               phy_rst_reg = 0;\n\n\n  // internal clocks and resets\n\n"], ["hdl/projects/daq2/a10gx/system_top.v@163:173", "  reg               rx_sysref = 'd0;\n  reg               dma0_wr = 'd0;\n  reg     [ 63:0]   dma0_wdata = 'd0;\n  reg               dma1_wr = 'd0;\n  reg     [ 63:0]   dma1_wdata = 'd0;\n  reg     [  3:0]   phy_rst_cnt = 0;\n  reg               phy_rst_reg = 0;\n\n\n  // internal clocks and resets\n\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@161:171", "  reg               rx_sysref_m2 = 'd0;\n  reg               rx_sysref_m3 = 'd0;\n  reg               rx_sysref = 'd0;\n  reg               dma0_wr = 'd0;\n  reg     [ 63:0]   dma0_wdata = 'd0;\n  reg               dma1_wr = 'd0;\n  reg     [ 63:0]   dma1_wdata = 'd0;\n  reg     [  3:0]   phy_rst_cnt = 0;\n  reg               phy_rst_reg = 0;\n\n\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@157:167", "\n  // internal registers\n\n  reg               rx_sysref_m1 = 'd0;\n  reg               rx_sysref_m2 = 'd0;\n  reg               rx_sysref_m3 = 'd0;\n  reg               rx_sysref = 'd0;\n  reg               dma0_wr = 'd0;\n  reg     [ 63:0]   dma0_wdata = 'd0;\n  reg               dma1_wr = 'd0;\n  reg     [ 63:0]   dma1_wdata = 'd0;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@223:233", "\n  reg               rx_sysref_m1 = 'd0;\n  reg               rx_sysref_m2 = 'd0;\n  reg               rx_sysref_m3 = 'd0;\n  reg               rx_sysref = 'd0;\n  reg               dma0_wr = 'd0;\n  reg     [ 63:0]   dma0_wdata = 'd0;\n  reg               dma1_wr = 'd0;\n  reg     [ 63:0]   dma1_wdata = 'd0;\n\n  // internal clocks and resets\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@159:169", "\n  reg               rx_sysref_m1 = 'd0;\n  reg               rx_sysref_m2 = 'd0;\n  reg               rx_sysref_m3 = 'd0;\n  reg               rx_sysref = 'd0;\n  reg               dma0_wr = 'd0;\n  reg     [ 63:0]   dma0_wdata = 'd0;\n  reg               dma1_wr = 'd0;\n  reg     [ 63:0]   dma1_wdata = 'd0;\n  reg     [  3:0]   phy_rst_cnt = 0;\n  reg               phy_rst_reg = 0;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@221:231", "\n  // internal registers\n\n  reg               rx_sysref_m1 = 'd0;\n  reg               rx_sysref_m2 = 'd0;\n  reg               rx_sysref_m3 = 'd0;\n  reg               rx_sysref = 'd0;\n  reg               dma0_wr = 'd0;\n  reg     [ 63:0]   dma0_wdata = 'd0;\n  reg               dma1_wr = 'd0;\n  reg     [ 63:0]   dma1_wdata = 'd0;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@162:172", "  reg               rx_sysref_m3 = 'd0;\n  reg               rx_sysref = 'd0;\n  reg               dma0_wr = 'd0;\n  reg     [ 63:0]   dma0_wdata = 'd0;\n  reg               dma1_wr = 'd0;\n  reg     [ 63:0]   dma1_wdata = 'd0;\n  reg     [  3:0]   phy_rst_cnt = 0;\n  reg               phy_rst_reg = 0;\n\n\n  // internal clocks and resets\n"], ["hdl/projects/daq2/a10gx/system_top.v@157:167", "\n  // internal registers\n\n  reg               rx_sysref_m1 = 'd0;\n  reg               rx_sysref_m2 = 'd0;\n  reg               rx_sysref_m3 = 'd0;\n  reg               rx_sysref = 'd0;\n  reg               dma0_wr = 'd0;\n  reg     [ 63:0]   dma0_wdata = 'd0;\n  reg               dma1_wr = 'd0;\n  reg     [ 63:0]   dma1_wdata = 'd0;\n"], ["hdl/projects/daq2/a10gx/system_top.v@161:171", "  reg               rx_sysref_m2 = 'd0;\n  reg               rx_sysref_m3 = 'd0;\n  reg               rx_sysref = 'd0;\n  reg               dma0_wr = 'd0;\n  reg     [ 63:0]   dma0_wdata = 'd0;\n  reg               dma1_wr = 'd0;\n  reg     [ 63:0]   dma1_wdata = 'd0;\n  reg     [  3:0]   phy_rst_cnt = 0;\n  reg               phy_rst_reg = 0;\n\n\n"], ["hdl/projects/daq2/a10gx/system_top.v@159:169", "\n  reg               rx_sysref_m1 = 'd0;\n  reg               rx_sysref_m2 = 'd0;\n  reg               rx_sysref_m3 = 'd0;\n  reg               rx_sysref = 'd0;\n  reg               dma0_wr = 'd0;\n  reg     [ 63:0]   dma0_wdata = 'd0;\n  reg               dma1_wr = 'd0;\n  reg     [ 63:0]   dma1_wdata = 'd0;\n  reg     [  3:0]   phy_rst_cnt = 0;\n  reg               phy_rst_reg = 0;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@224:234", "  reg               rx_sysref_m1 = 'd0;\n  reg               rx_sysref_m2 = 'd0;\n  reg               rx_sysref_m3 = 'd0;\n  reg               rx_sysref = 'd0;\n  reg               dma0_wr = 'd0;\n  reg     [ 63:0]   dma0_wdata = 'd0;\n  reg               dma1_wr = 'd0;\n  reg     [ 63:0]   dma1_wdata = 'd0;\n\n  // internal clocks and resets\n\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@160:170", "  reg               rx_sysref_m1 = 'd0;\n  reg               rx_sysref_m2 = 'd0;\n  reg               rx_sysref_m3 = 'd0;\n  reg               rx_sysref = 'd0;\n  reg               dma0_wr = 'd0;\n  reg     [ 63:0]   dma0_wdata = 'd0;\n  reg               dma1_wr = 'd0;\n  reg     [ 63:0]   dma1_wdata = 'd0;\n  reg     [  3:0]   phy_rst_cnt = 0;\n  reg               phy_rst_reg = 0;\n\n"], ["hdl/projects/daq2/a10gx/system_top.v@162:172", "  reg               rx_sysref_m3 = 'd0;\n  reg               rx_sysref = 'd0;\n  reg               dma0_wr = 'd0;\n  reg     [ 63:0]   dma0_wdata = 'd0;\n  reg               dma1_wr = 'd0;\n  reg     [ 63:0]   dma1_wdata = 'd0;\n  reg     [  3:0]   phy_rst_cnt = 0;\n  reg               phy_rst_reg = 0;\n\n\n  // internal clocks and resets\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@225:235", "  reg               rx_sysref_m2 = 'd0;\n  reg               rx_sysref_m3 = 'd0;\n  reg               rx_sysref = 'd0;\n  reg               dma0_wr = 'd0;\n  reg     [ 63:0]   dma0_wdata = 'd0;\n  reg               dma1_wr = 'd0;\n  reg     [ 63:0]   dma1_wdata = 'd0;\n\n  // internal clocks and resets\n\n  wire              sys_resetn;\n"]], "Diff Content": {"Delete": [[165, "  reg     [ 63:0]   dma0_wdata = 'd0;\n"]], "Add": []}}