

================================================================
== Vitis HLS Report for 'PE_Pipeline_VITIS_LOOP_378_5'
================================================================
* Date:           Tue Feb 25 14:23:49 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.108 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9229|     9229|  92.290 us|  92.290 us|  9229|  9229|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_378_5  |     9227|     9227|         7|          1|          1|  9222|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 8 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 8 
7 --> 
8 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.39>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rep = alloca i32 1" [tools.cpp:378]   --->   Operation 10 'alloca' 'rep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out = alloca i32 1" [tools.cpp:354]   --->   Operation 11 'alloca' 'out' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%flag = alloca i32 1" [tools.cpp:353]   --->   Operation 12 'alloca' 'flag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_0_0262_2244252 = alloca i32 1"   --->   Operation 13 'alloca' 'p_0_0_0262_2244252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_0_0_0262_2244254256 = alloca i32 1"   --->   Operation 14 'alloca' 'p_0_0_0262_2244254256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_0_0_0262_2244254258262 = alloca i32 1"   --->   Operation 15 'alloca' 'p_0_0_0262_2244254258262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_A_tmp = alloca i32 1" [tools.cpp:466]   --->   Operation 16 'alloca' 'data_A_tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 17 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_A_tmp_1 = alloca i32 1" [tools.cpp:466]   --->   Operation 18 'alloca' 'data_A_tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conv_i_161284 = alloca i32 1"   --->   Operation 19 'alloca' 'conv_i_161284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_A_tmp_2 = alloca i32 1" [tools.cpp:466]   --->   Operation 20 'alloca' 'data_A_tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv_i_2111286 = alloca i32 1"   --->   Operation 21 'alloca' 'conv_i_2111286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_A_tmp_3 = alloca i32 1" [tools.cpp:466]   --->   Operation 22 'alloca' 'data_A_tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv_i_3161288 = alloca i32 1"   --->   Operation 23 'alloca' 'conv_i_3161288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_348 = alloca i32 1"   --->   Operation 24 'alloca' 'empty_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv_i_1_1301 = alloca i32 1"   --->   Operation 25 'alloca' 'conv_i_1_1301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv_i_1_2303 = alloca i32 1"   --->   Operation 26 'alloca' 'conv_i_1_2303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%conv_i_1_3305 = alloca i32 1"   --->   Operation 27 'alloca' 'conv_i_1_3305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_349 = alloca i32 1"   --->   Operation 28 'alloca' 'empty_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%conv_i_2_1320 = alloca i32 1"   --->   Operation 29 'alloca' 'conv_i_2_1320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv_i_2_2323 = alloca i32 1"   --->   Operation 30 'alloca' 'conv_i_2_2323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv_i_2_3326 = alloca i32 1"   --->   Operation 31 'alloca' 'conv_i_2_3326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_350 = alloca i32 1"   --->   Operation 32 'alloca' 'empty_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv_i_3_1337 = alloca i32 1"   --->   Operation 33 'alloca' 'conv_i_3_1337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv_i_3_2338 = alloca i32 1"   --->   Operation 34 'alloca' 'conv_i_3_2338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv_i_3_3339 = alloca i32 1"   --->   Operation 35 'alloca' 'conv_i_3_3339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_W_reg = alloca i32 1" [tools.cpp:338]   --->   Operation 36 'alloca' 'data_W_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_W_reg_1 = alloca i32 1" [tools.cpp:338]   --->   Operation 37 'alloca' 'data_W_reg_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_W_reg_2 = alloca i32 1" [tools.cpp:338]   --->   Operation 38 'alloca' 'data_W_reg_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_W_reg_3 = alloca i32 1" [tools.cpp:338]   --->   Operation 39 'alloca' 'data_W_reg_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_W_reg_4 = alloca i32 1" [tools.cpp:338]   --->   Operation 40 'alloca' 'data_W_reg_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_W_reg_5 = alloca i32 1" [tools.cpp:338]   --->   Operation 41 'alloca' 'data_W_reg_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_W_reg_6 = alloca i32 1" [tools.cpp:338]   --->   Operation 42 'alloca' 'data_W_reg_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_W_reg_7 = alloca i32 1" [tools.cpp:338]   --->   Operation 43 'alloca' 'data_W_reg_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_W_reg_12 = alloca i32 1" [tools.cpp:338]   --->   Operation 44 'alloca' 'data_W_reg_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_W_reg_13 = alloca i32 1" [tools.cpp:338]   --->   Operation 45 'alloca' 'data_W_reg_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_W_reg_14 = alloca i32 1" [tools.cpp:338]   --->   Operation 46 'alloca' 'data_W_reg_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_W_reg_15 = alloca i32 1" [tools.cpp:338]   --->   Operation 47 'alloca' 'data_W_reg_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_0_0_0261_2250264 = alloca i32 1"   --->   Operation 48 'alloca' 'p_0_0_0261_2250264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_0_0_0261_2250266267 = alloca i32 1"   --->   Operation 49 'alloca' 'p_0_0_0261_2250266267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_0_0_0261_2250266269272 = alloca i32 1"   --->   Operation 50 'alloca' 'p_0_0_0261_2250266269272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_0_0238_3274 = alloca i32 1"   --->   Operation 51 'alloca' 'p_0_0238_3274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_0_0238_2299 = alloca i32 1"   --->   Operation 52 'alloca' 'p_0_0238_2299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_0_0238_1317 = alloca i32 1"   --->   Operation 53 'alloca' 'p_0_0238_1317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_0_0238336 = alloca i32 1"   --->   Operation 54 'alloca' 'p_0_0238336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_0_0_0261_2249 = alloca i32 1"   --->   Operation 55 'alloca' 'p_0_0_0261_2249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%data_A_tmp_4 = alloca i32 1" [tools.cpp:466]   --->   Operation 56 'alloca' 'data_A_tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%data_A_tmp_5 = alloca i32 1" [tools.cpp:466]   --->   Operation 57 'alloca' 'data_A_tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%data_A_tmp_6 = alloca i32 1" [tools.cpp:466]   --->   Operation 58 'alloca' 'data_A_tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%data_A_tmp_7 = alloca i32 1" [tools.cpp:466]   --->   Operation 59 'alloca' 'data_A_tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%data_A_tmp_8 = alloca i32 1" [tools.cpp:466]   --->   Operation 60 'alloca' 'data_A_tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%data_A_tmp_9 = alloca i32 1" [tools.cpp:466]   --->   Operation 61 'alloca' 'data_A_tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%data_A_tmp_10 = alloca i32 1" [tools.cpp:466]   --->   Operation 62 'alloca' 'data_A_tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%data_A_tmp_11 = alloca i32 1" [tools.cpp:466]   --->   Operation 63 'alloca' 'data_A_tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%data_W_reg_8 = alloca i32 1" [tools.cpp:338]   --->   Operation 64 'alloca' 'data_W_reg_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%data_W_reg_9 = alloca i32 1" [tools.cpp:338]   --->   Operation 65 'alloca' 'data_W_reg_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%data_W_reg_10 = alloca i32 1" [tools.cpp:338]   --->   Operation 66 'alloca' 'data_W_reg_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%data_W_reg_11 = alloca i32 1" [tools.cpp:338]   --->   Operation 67 'alloca' 'data_W_reg_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_0_0_3, i64 666, i64 204, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_0_0_2, i64 666, i64 204, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_0_0_1, i64 666, i64 204, i64 18446744073709551615"   --->   Operation 70 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_0_0_0, i64 666, i64 204, i64 18446744073709551615"   --->   Operation 71 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_0_0, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_W_0_0, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_0_0_0, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_0_0_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_0_0_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_0_0_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%add308_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add308_1"   --->   Operation 78 'read' 'add308_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%add308_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add308_2"   --->   Operation 79 'read' 'add308_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%add308_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add308_3"   --->   Operation 80 'read' 'add308_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%num_a_sa_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_a_sa"   --->   Operation 81 'read' 'num_a_sa_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%num_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num"   --->   Operation 82 'read' 'num_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sub270_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub270"   --->   Operation 83 'read' 'sub270_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mode_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mode"   --->   Operation 84 'read' 'mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 85 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 0, i8 %data_W_reg_11" [tools.cpp:338]   --->   Operation 86 'store' 'store_ln338' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 87 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 0, i8 %data_W_reg_10" [tools.cpp:338]   --->   Operation 87 'store' 'store_ln338' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 88 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 0, i8 %data_W_reg_9" [tools.cpp:338]   --->   Operation 88 'store' 'store_ln338' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 89 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 0, i8 %data_W_reg_8" [tools.cpp:338]   --->   Operation 89 'store' 'store_ln338' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 90 [1/1] (0.36ns)   --->   "%store_ln466 = store i8 0, i8 %data_A_tmp_11" [tools.cpp:466]   --->   Operation 90 'store' 'store_ln466' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 91 [1/1] (0.36ns)   --->   "%store_ln466 = store i8 0, i8 %data_A_tmp_10" [tools.cpp:466]   --->   Operation 91 'store' 'store_ln466' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 92 [1/1] (0.36ns)   --->   "%store_ln466 = store i8 0, i8 %data_A_tmp_9" [tools.cpp:466]   --->   Operation 92 'store' 'store_ln466' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 93 [1/1] (0.36ns)   --->   "%store_ln466 = store i8 0, i8 %data_A_tmp_8" [tools.cpp:466]   --->   Operation 93 'store' 'store_ln466' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 94 [1/1] (0.36ns)   --->   "%store_ln466 = store i8 0, i8 %data_A_tmp_7" [tools.cpp:466]   --->   Operation 94 'store' 'store_ln466' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 95 [1/1] (0.36ns)   --->   "%store_ln466 = store i8 0, i8 %data_A_tmp_6" [tools.cpp:466]   --->   Operation 95 'store' 'store_ln466' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 96 [1/1] (0.36ns)   --->   "%store_ln466 = store i8 0, i8 %data_A_tmp_5" [tools.cpp:466]   --->   Operation 96 'store' 'store_ln466' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 97 [1/1] (0.36ns)   --->   "%store_ln466 = store i8 0, i8 %data_A_tmp_4" [tools.cpp:466]   --->   Operation 97 'store' 'store_ln466' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 98 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %p_0_0_0261_2249"   --->   Operation 98 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 99 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %p_0_0_0261_2250266269272"   --->   Operation 99 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 100 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %p_0_0_0261_2250266267"   --->   Operation 100 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 101 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %p_0_0_0261_2250264"   --->   Operation 101 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 102 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 0, i8 %data_W_reg_15" [tools.cpp:338]   --->   Operation 102 'store' 'store_ln338' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 103 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 0, i8 %data_W_reg_14" [tools.cpp:338]   --->   Operation 103 'store' 'store_ln338' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 104 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 0, i8 %data_W_reg_13" [tools.cpp:338]   --->   Operation 104 'store' 'store_ln338' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 105 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 0, i8 %data_W_reg_12" [tools.cpp:338]   --->   Operation 105 'store' 'store_ln338' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 106 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 0, i8 %data_W_reg_7" [tools.cpp:338]   --->   Operation 106 'store' 'store_ln338' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 107 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 0, i8 %data_W_reg_6" [tools.cpp:338]   --->   Operation 107 'store' 'store_ln338' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 108 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 0, i8 %data_W_reg_5" [tools.cpp:338]   --->   Operation 108 'store' 'store_ln338' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 109 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 0, i8 %data_W_reg_4" [tools.cpp:338]   --->   Operation 109 'store' 'store_ln338' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 110 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 0, i8 %data_W_reg_3" [tools.cpp:338]   --->   Operation 110 'store' 'store_ln338' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 111 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 0, i8 %data_W_reg_2" [tools.cpp:338]   --->   Operation 111 'store' 'store_ln338' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 112 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 0, i8 %data_W_reg_1" [tools.cpp:338]   --->   Operation 112 'store' 'store_ln338' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 113 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 0, i8 %data_W_reg" [tools.cpp:338]   --->   Operation 113 'store' 'store_ln338' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 114 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %conv_i_3_3339"   --->   Operation 114 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 115 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %conv_i_3_2338"   --->   Operation 115 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 116 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %conv_i_3_1337"   --->   Operation 116 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 117 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %empty_350"   --->   Operation 117 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 118 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %conv_i_2_3326"   --->   Operation 118 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 119 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %conv_i_2_2323"   --->   Operation 119 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 120 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %conv_i_2_1320"   --->   Operation 120 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 121 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %empty_349"   --->   Operation 121 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 122 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %conv_i_1_3305"   --->   Operation 122 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 123 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %conv_i_1_2303"   --->   Operation 123 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 124 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %conv_i_1_1301"   --->   Operation 124 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 125 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %empty_348"   --->   Operation 125 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 126 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %conv_i_3161288"   --->   Operation 126 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 127 [1/1] (0.36ns)   --->   "%store_ln466 = store i8 0, i8 %data_A_tmp_3" [tools.cpp:466]   --->   Operation 127 'store' 'store_ln466' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 128 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %conv_i_2111286"   --->   Operation 128 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 129 [1/1] (0.36ns)   --->   "%store_ln466 = store i8 0, i8 %data_A_tmp_2" [tools.cpp:466]   --->   Operation 129 'store' 'store_ln466' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 130 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %conv_i_161284"   --->   Operation 130 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 131 [1/1] (0.36ns)   --->   "%store_ln466 = store i8 0, i8 %data_A_tmp_1" [tools.cpp:466]   --->   Operation 131 'store' 'store_ln466' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 132 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %empty"   --->   Operation 132 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 133 [1/1] (0.36ns)   --->   "%store_ln466 = store i8 0, i8 %data_A_tmp" [tools.cpp:466]   --->   Operation 133 'store' 'store_ln466' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 134 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %p_0_0_0262_2244254258262"   --->   Operation 134 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 135 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %p_0_0_0262_2244254256"   --->   Operation 135 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 136 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %p_0_0_0262_2244252"   --->   Operation 136 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 137 [1/1] (0.36ns)   --->   "%store_ln353 = store i32 0, i32 %flag" [tools.cpp:353]   --->   Operation 137 'store' 'store_ln353' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 138 [1/1] (0.36ns)   --->   "%store_ln354 = store i32 0, i32 %out" [tools.cpp:354]   --->   Operation 138 'store' 'store_ln354' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 139 [1/1] (0.36ns)   --->   "%store_ln378 = store i32 0, i32 %rep" [tools.cpp:378]   --->   Operation 139 'store' 'store_ln378' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body46"   --->   Operation 140 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.16>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%rep_6 = load i32 %rep"   --->   Operation 141 'load' 'rep_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%flag_3 = load i32 %flag" [tools.cpp:378]   --->   Operation 142 'load' 'flag_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.79ns)   --->   "%icmp_ln378 = icmp_eq  i32 %rep_6, i32 %sub_read" [tools.cpp:378]   --->   Operation 143 'icmp' 'icmp_ln378' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.79ns)   --->   "%rep_7 = add i32 %rep_6, i32 1" [tools.cpp:378]   --->   Operation 144 'add' 'rep_7' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln378 = br i1 %icmp_ln378, void %for.body46.split, void %for.end364.loopexit.exitStub" [tools.cpp:378]   --->   Operation 145 'br' 'br_ln378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%specpipeline_ln381 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [tools.cpp:381]   --->   Operation 146 'specpipeline' 'specpipeline_ln381' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%speclooptripcount_ln380 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9222, i64 9222, i64 9222" [tools.cpp:380]   --->   Operation 147 'speclooptripcount' 'speclooptripcount_ln380' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln378 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [tools.cpp:378]   --->   Operation 148 'specloopname' 'specloopname_ln378' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln378 = trunc i32 %flag_3" [tools.cpp:378]   --->   Operation 149 'trunc' 'trunc_ln378' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.79ns)   --->   "%icmp_ln384 = icmp_ult  i32 %rep_6, i32 %num_a_sa_read" [tools.cpp:384]   --->   Operation 150 'icmp' 'icmp_ln384' <Predicate = (!icmp_ln378)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.42ns)   --->   "%br_ln384 = br i1 %icmp_ln384, void %for.body72_ifconv, void %if.then" [tools.cpp:384]   --->   Operation 151 'br' 'br_ln384' <Predicate = (!icmp_ln378)> <Delay = 0.42>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %flag_3, i32 2, i32 31" [tools.cpp:391]   --->   Operation 152 'partselect' 'tmp_2' <Predicate = (!icmp_ln378 & icmp_ln384 & mode_read)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.78ns)   --->   "%icmp_ln391 = icmp_slt  i30 %tmp_2, i30 1" [tools.cpp:391]   --->   Operation 153 'icmp' 'icmp_ln391' <Predicate = (!icmp_ln378 & icmp_ln384 & mode_read)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.79ns)   --->   "%ult62 = icmp_ult  i32 %rep_6, i32 %num_read"   --->   Operation 154 'icmp' 'ult62' <Predicate = (!icmp_ln378)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.79ns)   --->   "%cmp271 = icmp_eq  i32 %flag_3, i32 %sub270_read" [tools.cpp:378]   --->   Operation 155 'icmp' 'cmp271' <Predicate = (!icmp_ln378)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.79ns)   --->   "%flag_4 = add i32 %flag_3, i32 1" [tools.cpp:518]   --->   Operation 156 'add' 'flag_4' <Predicate = (!icmp_ln378)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.79ns)   --->   "%icmp_ln518 = icmp_eq  i32 %flag_4, i32 %num_read" [tools.cpp:518]   --->   Operation 157 'icmp' 'icmp_ln518' <Predicate = (!icmp_ln378)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.21ns)   --->   "%flag_5 = select i1 %icmp_ln518, i32 0, i32 %flag_4" [tools.cpp:518]   --->   Operation 158 'select' 'flag_5' <Predicate = (!icmp_ln378)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln421 = br i1 %mode_read, void %if.else326, void %VITIS_LOOP_434_8_ifconv" [tools.cpp:421]   --->   Operation 159 'br' 'br_ln421' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.79ns)   --->   "%icmp_ln487 = icmp_eq  i32 %flag_3, i32 6" [tools.cpp:487]   --->   Operation 160 'icmp' 'icmp_ln487' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.79ns)   --->   "%icmp_ln487_1 = icmp_eq  i32 %flag_3, i32 5" [tools.cpp:487]   --->   Operation 161 'icmp' 'icmp_ln487_1' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.79ns)   --->   "%icmp_ln487_2 = icmp_eq  i32 %flag_3, i32 4" [tools.cpp:487]   --->   Operation 162 'icmp' 'icmp_ln487_2' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.79ns)   --->   "%icmp_ln487_3 = icmp_eq  i32 %flag_3, i32 3" [tools.cpp:487]   --->   Operation 163 'icmp' 'icmp_ln487_3' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.79ns)   --->   "%icmp_ln487_4 = icmp_eq  i32 %flag_3, i32 2" [tools.cpp:487]   --->   Operation 164 'icmp' 'icmp_ln487_4' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.79ns)   --->   "%icmp_ln487_5 = icmp_eq  i32 %flag_3, i32 1" [tools.cpp:487]   --->   Operation 165 'icmp' 'icmp_ln487_5' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.79ns)   --->   "%icmp_ln487_6 = icmp_eq  i32 %flag_3, i32 0" [tools.cpp:487]   --->   Operation 166 'icmp' 'icmp_ln487_6' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.79ns)   --->   "%icmp_ln539 = icmp_ult  i32 %rep_6, i32 %sub270_read" [tools.cpp:539]   --->   Operation 167 'icmp' 'icmp_ln539' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %flag_3, i32 2, i32 31" [tools.cpp:378]   --->   Operation 168 'partselect' 'tmp_3' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.78ns)   --->   "%icmp8 = icmp_slt  i30 %tmp_3, i30 1" [tools.cpp:378]   --->   Operation 169 'icmp' 'icmp8' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.79ns)   --->   "%ult64 = icmp_ult  i32 %rep_6, i32 %num_a_sa_read"   --->   Operation 170 'icmp' 'ult64' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.11ns)   --->   "%rev65 = xor i1 %ult64, i1 1"   --->   Operation 171 'xor' 'rev65' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.79ns)   --->   "%icmp_ln529 = icmp_ult  i32 %rep_6, i32 %add308_1_read" [tools.cpp:529]   --->   Operation 172 'icmp' 'icmp_ln529' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.79ns)   --->   "%icmp_ln529_1 = icmp_ne  i32 %rep_6, i32 0" [tools.cpp:529]   --->   Operation 173 'icmp' 'icmp_ln529_1' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node or_ln529)   --->   "%and_ln529 = and i1 %icmp_ln384, i1 %icmp_ln529_1" [tools.cpp:529]   --->   Operation 174 'and' 'and_ln529' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node or_ln529)   --->   "%and_ln529_1 = and i1 %rev65, i1 %icmp_ln529" [tools.cpp:529]   --->   Operation 175 'and' 'and_ln529_1' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.11ns) (out node of the LUT)   --->   "%or_ln529 = or i1 %and_ln529_1, i1 %and_ln529" [tools.cpp:529]   --->   Operation 176 'or' 'or_ln529' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.79ns)   --->   "%icmp_ln529_2 = icmp_ult  i32 %rep_6, i32 %add308_2_read" [tools.cpp:529]   --->   Operation 177 'icmp' 'icmp_ln529_2' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %rep_6, i32 1, i32 31" [tools.cpp:529]   --->   Operation 178 'partselect' 'tmp_21' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.78ns)   --->   "%icmp_ln529_3 = icmp_ne  i31 %tmp_21, i31 0" [tools.cpp:529]   --->   Operation 179 'icmp' 'icmp_ln529_3' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node or_ln529_1)   --->   "%and_ln529_2 = and i1 %icmp_ln384, i1 %icmp_ln529_3" [tools.cpp:529]   --->   Operation 180 'and' 'and_ln529_2' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node or_ln529_1)   --->   "%and_ln529_3 = and i1 %rev65, i1 %icmp_ln529_2" [tools.cpp:529]   --->   Operation 181 'and' 'and_ln529_3' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.11ns) (out node of the LUT)   --->   "%or_ln529_1 = or i1 %and_ln529_3, i1 %and_ln529_2" [tools.cpp:529]   --->   Operation 182 'or' 'or_ln529_1' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.79ns)   --->   "%icmp_ln529_4 = icmp_ult  i32 %rep_6, i32 %add308_3_read" [tools.cpp:529]   --->   Operation 183 'icmp' 'icmp_ln529_4' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.79ns)   --->   "%icmp_ln529_5 = icmp_ugt  i32 %rep_6, i32 2" [tools.cpp:529]   --->   Operation 184 'icmp' 'icmp_ln529_5' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node or_ln529_2)   --->   "%and_ln529_4 = and i1 %icmp_ln384, i1 %icmp_ln529_5" [tools.cpp:529]   --->   Operation 185 'and' 'and_ln529_4' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node or_ln529_2)   --->   "%and_ln529_5 = and i1 %rev65, i1 %icmp_ln529_4" [tools.cpp:529]   --->   Operation 186 'and' 'and_ln529_5' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.11ns) (out node of the LUT)   --->   "%or_ln529_2 = or i1 %and_ln529_5, i1 %and_ln529_4" [tools.cpp:529]   --->   Operation 187 'or' 'or_ln529_2' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln529 = br i1 %or_ln529_2, void %for.inc323.2.if.end357_crit_edge, void %if.then310.3" [tools.cpp:529]   --->   Operation 188 'br' 'br_ln529' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.36ns)   --->   "%store_ln353 = store i32 %flag_5, i32 %flag" [tools.cpp:353]   --->   Operation 189 'store' 'store_ln353' <Predicate = (!icmp_ln378)> <Delay = 0.36>
ST_2 : Operation 190 [1/1] (0.36ns)   --->   "%store_ln378 = store i32 %rep_7, i32 %rep" [tools.cpp:378]   --->   Operation 190 'store' 'store_ln378' <Predicate = (!icmp_ln378)> <Delay = 0.36>

State 3 <SV = 2> <Delay = 3.10>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%p_0_0_0261_2250264_load = load i32 %p_0_0_0261_2250264" [tools.cpp:427]   --->   Operation 191 'load' 'p_0_0_0261_2250264_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%p_0_0_0261_2250266267_load = load i32 %p_0_0_0261_2250266267" [tools.cpp:427]   --->   Operation 192 'load' 'p_0_0_0261_2250266267_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%p_0_0_0261_2250266269272_load = load i32 %p_0_0_0261_2250266269272" [tools.cpp:427]   --->   Operation 193 'load' 'p_0_0_0261_2250266269272_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%p_0_0_0261_2249_load = load i32 %p_0_0_0261_2249"   --->   Operation 194 'load' 'p_0_0_0261_2249_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%data_A_tmp_12 = load i8 %data_A_tmp_4" [tools.cpp:496]   --->   Operation 195 'load' 'data_A_tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%data_A_tmp_13 = load i8 %data_A_tmp_5" [tools.cpp:496]   --->   Operation 196 'load' 'data_A_tmp_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%data_A_tmp_14 = load i8 %data_A_tmp_6" [tools.cpp:496]   --->   Operation 197 'load' 'data_A_tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%data_A_tmp_15 = load i8 %data_A_tmp_7" [tools.cpp:496]   --->   Operation 198 'load' 'data_A_tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%data_A_tmp_16 = load i8 %data_A_tmp_8" [tools.cpp:496]   --->   Operation 199 'load' 'data_A_tmp_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%data_A_tmp_17 = load i8 %data_A_tmp_9" [tools.cpp:496]   --->   Operation 200 'load' 'data_A_tmp_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%data_A_tmp_18 = load i8 %data_A_tmp_10" [tools.cpp:496]   --->   Operation 201 'load' 'data_A_tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%data_A_tmp_19 = load i8 %data_A_tmp_11" [tools.cpp:496]   --->   Operation 202 'load' 'data_A_tmp_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%data_W_reg_16 = load i8 %data_W_reg_8" [tools.cpp:496]   --->   Operation 203 'load' 'data_W_reg_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%data_W_reg_17 = load i8 %data_W_reg_9" [tools.cpp:496]   --->   Operation 204 'load' 'data_W_reg_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%data_W_reg_18 = load i8 %data_W_reg_10" [tools.cpp:496]   --->   Operation 205 'load' 'data_W_reg_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%data_W_reg_19 = load i8 %data_W_reg_11" [tools.cpp:496]   --->   Operation 206 'load' 'data_W_reg_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (1.47ns)   --->   "%fifo_SA_A_0_0_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_A_0_0" [tools.cpp:386]   --->   Operation 207 'read' 'fifo_SA_A_0_0_read' <Predicate = (!icmp_ln378 & icmp_ln384)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln387 = br i1 %mode_read, void %if.then52, void %if.else" [tools.cpp:387]   --->   Operation 208 'br' 'br_ln387' <Predicate = (!icmp_ln378 & icmp_ln384)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (1.47ns)   --->   "%fifo_SA_W_0_0_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_W_0_0" [tools.cpp:389]   --->   Operation 209 'read' 'fifo_SA_W_0_0_read' <Predicate = (!icmp_ln378 & icmp_ln384 & !mode_read)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 210 [1/1] (0.42ns)   --->   "%br_ln390 = br void %for.body72_ifconv" [tools.cpp:390]   --->   Operation 210 'br' 'br_ln390' <Predicate = (!icmp_ln378 & icmp_ln384 & !mode_read)> <Delay = 0.42>
ST_3 : Operation 211 [1/1] (0.42ns)   --->   "%br_ln391 = br i1 %icmp_ln391, void %for.body72_ifconv, void %if.then57" [tools.cpp:391]   --->   Operation 211 'br' 'br_ln391' <Predicate = (!icmp_ln378 & icmp_ln384 & mode_read)> <Delay = 0.42>
ST_3 : Operation 212 [1/1] (1.47ns)   --->   "%fifo_SA_W_0_0_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_W_0_0" [tools.cpp:393]   --->   Operation 212 'read' 'fifo_SA_W_0_0_read_1' <Predicate = (!icmp_ln378 & icmp_ln384 & mode_read & icmp_ln391)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 213 [1/1] (0.42ns)   --->   "%br_ln394 = br void %for.body72_ifconv" [tools.cpp:394]   --->   Operation 213 'br' 'br_ln394' <Predicate = (!icmp_ln378 & icmp_ln384 & mode_read & icmp_ln391)> <Delay = 0.42>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%p_0_0_0261_2246 = phi i32 %fifo_SA_W_0_0_read, void %if.then52, i32 %fifo_SA_W_0_0_read_1, void %if.then57, i32 0, void %for.body46.split, i32 %p_0_0_0261_2249_load, void %if.else" [tools.cpp:389]   --->   Operation 214 'phi' 'p_0_0_0261_2246' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%p_0_0_0262_2245 = phi i32 %fifo_SA_A_0_0_read, void %if.then52, i32 %fifo_SA_A_0_0_read, void %if.then57, i32 0, void %for.body46.split, i32 %fifo_SA_A_0_0_read, void %if.else" [tools.cpp:386]   --->   Operation 215 'phi' 'p_0_0_0262_2245' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%p_0_0_0262_2244252_load = load i32 %p_0_0_0262_2244252" [tools.cpp:414]   --->   Operation 216 'load' 'p_0_0_0262_2244252_load' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%p_0_0_0262_2244254256_load = load i32 %p_0_0_0262_2244254256" [tools.cpp:414]   --->   Operation 217 'load' 'p_0_0_0262_2244254256_load' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%p_0_0_0262_2244254258262_load = load i32 %p_0_0_0262_2244254258262" [tools.cpp:414]   --->   Operation 218 'load' 'p_0_0_0262_2244254258262_load' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%data_A_tmp_23 = trunc i32 %p_0_0_0262_2245" [tools.cpp:414]   --->   Operation 219 'trunc' 'data_A_tmp_23' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%temp_a = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_0_0_0262_2245, i32 8, i32 15" [tools.cpp:409]   --->   Operation 220 'partselect' 'temp_a' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%temp_a_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_0_0_0262_2245, i32 16, i32 23" [tools.cpp:409]   --->   Operation 221 'partselect' 'temp_a_1' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%temp_a_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_0_0_0262_2245, i32 24, i32 31" [tools.cpp:409]   --->   Operation 222 'partselect' 'temp_a_2' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %p_0_0_0262_2245, i32 8, i32 31" [tools.cpp:416]   --->   Operation 223 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln416 = sext i24 %trunc_ln8" [tools.cpp:416]   --->   Operation 224 'sext' 'sext_ln416' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%data_A_tmp_22 = trunc i32 %p_0_0_0262_2244252_load" [tools.cpp:414]   --->   Operation 225 'trunc' 'data_A_tmp_22' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln416_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %p_0_0_0262_2244252_load, i32 8, i32 31" [tools.cpp:416]   --->   Operation 226 'partselect' 'trunc_ln416_1' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln416_1 = sext i24 %trunc_ln416_1" [tools.cpp:416]   --->   Operation 227 'sext' 'sext_ln416_1' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%data_A_tmp_21 = trunc i32 %p_0_0_0262_2244254256_load" [tools.cpp:414]   --->   Operation 228 'trunc' 'data_A_tmp_21' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln416_2 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %p_0_0_0262_2244254256_load, i32 8, i32 31" [tools.cpp:416]   --->   Operation 229 'partselect' 'trunc_ln416_2' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln416_2 = sext i24 %trunc_ln416_2" [tools.cpp:416]   --->   Operation 230 'sext' 'sext_ln416_2' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%temp_a_6 = trunc i32 %p_0_0_0262_2244254258262_load" [tools.cpp:414]   --->   Operation 231 'trunc' 'temp_a_6' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.27ns)   --->   "%temp_a_7 = select i1 %mode_read, i8 %temp_a_1, i8 %data_A_tmp_21" [tools.cpp:421]   --->   Operation 232 'select' 'temp_a_7' <Predicate = (!icmp_ln378)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.27ns)   --->   "%temp_a_8 = select i1 %mode_read, i8 %temp_a, i8 %data_A_tmp_22" [tools.cpp:421]   --->   Operation 233 'select' 'temp_a_8' <Predicate = (!icmp_ln378)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (0.27ns)   --->   "%data_A_tmp_20 = select i1 %mode_read, i8 %temp_a_2, i8 %temp_a_6" [tools.cpp:421]   --->   Operation 234 'select' 'data_A_tmp_20' <Predicate = (!icmp_ln378)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.21ns)   --->   "%select_ln446 = select i1 %mode_read, i32 %p_0_0_0262_2244254258262_load, i32 %sext_ln416_2" [tools.cpp:446]   --->   Operation 235 'select' 'select_ln446' <Predicate = (!icmp_ln378)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 236 [1/1] (0.21ns)   --->   "%select_ln446_1 = select i1 %mode_read, i32 %p_0_0_0262_2244254256_load, i32 %sext_ln416_1" [tools.cpp:446]   --->   Operation 236 'select' 'select_ln446_1' <Predicate = (!icmp_ln378)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (0.21ns)   --->   "%select_ln446_2 = select i1 %mode_read, i32 %p_0_0_0262_2244252_load, i32 %sext_ln416" [tools.cpp:446]   --->   Operation 237 'select' 'select_ln446_2' <Predicate = (!icmp_ln378)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%data_A_tmp_load = load i8 %data_A_tmp" [tools.cpp:496]   --->   Operation 238 'load' 'data_A_tmp_load' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%data_A_tmp_1_load = load i8 %data_A_tmp_1" [tools.cpp:496]   --->   Operation 239 'load' 'data_A_tmp_1_load' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%data_A_tmp_2_load = load i8 %data_A_tmp_2" [tools.cpp:496]   --->   Operation 240 'load' 'data_A_tmp_2_load' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%data_A_tmp_3_load = load i8 %data_A_tmp_3" [tools.cpp:496]   --->   Operation 241 'load' 'data_A_tmp_3_load' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%data_W_reg_4_load_2 = load i8 %data_W_reg_4" [tools.cpp:496]   --->   Operation 242 'load' 'data_W_reg_4_load_2' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%data_W_reg_5_load_2 = load i8 %data_W_reg_5" [tools.cpp:496]   --->   Operation 243 'load' 'data_W_reg_5_load_2' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%data_W_reg_6_load_2 = load i8 %data_W_reg_6" [tools.cpp:496]   --->   Operation 244 'load' 'data_W_reg_6_load_2' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%data_W_reg_7_load_2 = load i8 %data_W_reg_7" [tools.cpp:496]   --->   Operation 245 'load' 'data_W_reg_7_load_2' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%data_W_reg_12_load = load i8 %data_W_reg_12" [tools.cpp:496]   --->   Operation 246 'load' 'data_W_reg_12_load' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%data_W_reg_13_load = load i8 %data_W_reg_13" [tools.cpp:496]   --->   Operation 247 'load' 'data_W_reg_13_load' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%data_W_reg_14_load = load i8 %data_W_reg_14" [tools.cpp:496]   --->   Operation 248 'load' 'data_W_reg_14_load' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%data_W_reg_15_load = load i8 %data_W_reg_15" [tools.cpp:496]   --->   Operation 249 'load' 'data_W_reg_15_load' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%temp_w = trunc i32 %p_0_0_0261_2246" [tools.cpp:427]   --->   Operation 250 'trunc' 'temp_w' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %p_0_0_0261_2246, i32 8, i32 31" [tools.cpp:429]   --->   Operation 251 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln429 = sext i24 %trunc_ln9" [tools.cpp:429]   --->   Operation 252 'sext' 'sext_ln429' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%temp_w_7 = trunc i32 %p_0_0_0261_2250264_load" [tools.cpp:427]   --->   Operation 253 'trunc' 'temp_w_7' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln429_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %p_0_0_0261_2250264_load, i32 8, i32 31" [tools.cpp:429]   --->   Operation 254 'partselect' 'trunc_ln429_1' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln429_1 = sext i24 %trunc_ln429_1" [tools.cpp:429]   --->   Operation 255 'sext' 'sext_ln429_1' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%temp_w_8 = trunc i32 %p_0_0_0261_2250266267_load" [tools.cpp:427]   --->   Operation 256 'trunc' 'temp_w_8' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln429_2 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %p_0_0_0261_2250266267_load, i32 8, i32 31" [tools.cpp:429]   --->   Operation 257 'partselect' 'trunc_ln429_2' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln429_2 = sext i24 %trunc_ln429_2" [tools.cpp:429]   --->   Operation 258 'sext' 'sext_ln429_2' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%temp_w_9 = trunc i32 %p_0_0_0261_2250266269272_load" [tools.cpp:427]   --->   Operation 259 'trunc' 'temp_w_9' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln429_3 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %p_0_0_0261_2250266269272_load, i32 8, i32 31" [tools.cpp:429]   --->   Operation 260 'partselect' 'trunc_ln429_3' <Predicate = false> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln429_3 = sext i24 %trunc_ln429_3" [tools.cpp:429]   --->   Operation 261 'sext' 'sext_ln429_3' <Predicate = false> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln496 = sext i8 %data_A_tmp_3_load" [tools.cpp:496]   --->   Operation 262 'sext' 'sext_ln496' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln496_1 = sext i8 %temp_w_9" [tools.cpp:496]   --->   Operation 263 'sext' 'sext_ln496_1' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 264 [3/3] (0.94ns) (grouped into DSP with root node add_ln497)   --->   "%mul_ln496 = mul i16 %sext_ln496_1, i16 %sext_ln496" [tools.cpp:496]   --->   Operation 264 'mul' 'mul_ln496' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln496_3 = sext i8 %data_A_tmp_15" [tools.cpp:496]   --->   Operation 265 'sext' 'sext_ln496_3' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln496_4 = sext i8 %temp_w_8" [tools.cpp:496]   --->   Operation 266 'sext' 'sext_ln496_4' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 267 [3/3] (0.94ns) (grouped into DSP with root node add_ln497_1)   --->   "%mul_ln496_1 = mul i16 %sext_ln496_4, i16 %sext_ln496_3" [tools.cpp:496]   --->   Operation 267 'mul' 'mul_ln496_1' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln496_6 = sext i8 %data_A_tmp_19" [tools.cpp:496]   --->   Operation 268 'sext' 'sext_ln496_6' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln496_7 = sext i8 %temp_w_7" [tools.cpp:496]   --->   Operation 269 'sext' 'sext_ln496_7' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 270 [3/3] (0.94ns) (grouped into DSP with root node add_ln497_2)   --->   "%mul_ln496_2 = mul i16 %sext_ln496_7, i16 %sext_ln496_6" [tools.cpp:496]   --->   Operation 270 'mul' 'mul_ln496_2' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln496_9 = sext i8 %data_A_tmp_23" [tools.cpp:496]   --->   Operation 271 'sext' 'sext_ln496_9' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln496_10 = sext i8 %temp_w" [tools.cpp:496]   --->   Operation 272 'sext' 'sext_ln496_10' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 273 [3/3] (0.94ns) (grouped into DSP with root node add_ln497_3)   --->   "%mul_ln496_3 = mul i16 %sext_ln496_9, i16 %sext_ln496_10" [tools.cpp:496]   --->   Operation 273 'mul' 'mul_ln496_3' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln496_12 = sext i8 %data_A_tmp_load" [tools.cpp:496]   --->   Operation 274 'sext' 'sext_ln496_12' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln496_13 = sext i8 %data_W_reg_15_load" [tools.cpp:496]   --->   Operation 275 'sext' 'sext_ln496_13' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 276 [3/3] (0.94ns) (grouped into DSP with root node add_ln497_4)   --->   "%mul_ln496_4 = mul i16 %sext_ln496_12, i16 %sext_ln496_13" [tools.cpp:496]   --->   Operation 276 'mul' 'mul_ln496_4' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln496_15 = sext i8 %data_A_tmp_1_load" [tools.cpp:496]   --->   Operation 277 'sext' 'sext_ln496_15' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln496_16 = sext i8 %data_W_reg_19" [tools.cpp:496]   --->   Operation 278 'sext' 'sext_ln496_16' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 279 [3/3] (0.94ns) (grouped into DSP with root node add_ln497_5)   --->   "%mul_ln496_5 = mul i16 %sext_ln496_15, i16 %sext_ln496_16" [tools.cpp:496]   --->   Operation 279 'mul' 'mul_ln496_5' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln496_18 = sext i8 %data_A_tmp_2_load" [tools.cpp:496]   --->   Operation 280 'sext' 'sext_ln496_18' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln496_19 = sext i8 %data_W_reg_7_load_2" [tools.cpp:496]   --->   Operation 281 'sext' 'sext_ln496_19' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 282 [3/3] (0.94ns) (grouped into DSP with root node add_ln497_6)   --->   "%mul_ln496_6 = mul i16 %sext_ln496_18, i16 %sext_ln496_19" [tools.cpp:496]   --->   Operation 282 'mul' 'mul_ln496_6' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln496_21 = sext i8 %data_A_tmp_12" [tools.cpp:496]   --->   Operation 283 'sext' 'sext_ln496_21' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln496_22 = sext i8 %data_W_reg_14_load" [tools.cpp:496]   --->   Operation 284 'sext' 'sext_ln496_22' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 285 [3/3] (0.94ns) (grouped into DSP with root node add_ln497_7)   --->   "%mul_ln496_7 = mul i16 %sext_ln496_21, i16 %sext_ln496_22" [tools.cpp:496]   --->   Operation 285 'mul' 'mul_ln496_7' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln496_24 = sext i8 %data_A_tmp_13" [tools.cpp:496]   --->   Operation 286 'sext' 'sext_ln496_24' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln496_25 = sext i8 %data_W_reg_18" [tools.cpp:496]   --->   Operation 287 'sext' 'sext_ln496_25' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 288 [3/3] (0.94ns) (grouped into DSP with root node add_ln497_8)   --->   "%mul_ln496_8 = mul i16 %sext_ln496_24, i16 %sext_ln496_25" [tools.cpp:496]   --->   Operation 288 'mul' 'mul_ln496_8' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln496_27 = sext i8 %data_A_tmp_14" [tools.cpp:496]   --->   Operation 289 'sext' 'sext_ln496_27' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln496_28 = sext i8 %data_W_reg_6_load_2" [tools.cpp:496]   --->   Operation 290 'sext' 'sext_ln496_28' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 291 [3/3] (0.94ns) (grouped into DSP with root node add_ln497_9)   --->   "%mul_ln496_9 = mul i16 %sext_ln496_27, i16 %sext_ln496_28" [tools.cpp:496]   --->   Operation 291 'mul' 'mul_ln496_9' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln496_30 = sext i8 %data_A_tmp_16" [tools.cpp:496]   --->   Operation 292 'sext' 'sext_ln496_30' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln496_31 = sext i8 %data_W_reg_13_load" [tools.cpp:496]   --->   Operation 293 'sext' 'sext_ln496_31' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 294 [3/3] (0.94ns) (grouped into DSP with root node add_ln497_10)   --->   "%mul_ln496_10 = mul i16 %sext_ln496_30, i16 %sext_ln496_31" [tools.cpp:496]   --->   Operation 294 'mul' 'mul_ln496_10' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln496_33 = sext i8 %data_A_tmp_17" [tools.cpp:496]   --->   Operation 295 'sext' 'sext_ln496_33' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln496_34 = sext i8 %data_W_reg_17" [tools.cpp:496]   --->   Operation 296 'sext' 'sext_ln496_34' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 297 [3/3] (0.94ns) (grouped into DSP with root node add_ln497_11)   --->   "%mul_ln496_11 = mul i16 %sext_ln496_33, i16 %sext_ln496_34" [tools.cpp:496]   --->   Operation 297 'mul' 'mul_ln496_11' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln496_36 = sext i8 %data_A_tmp_18" [tools.cpp:496]   --->   Operation 298 'sext' 'sext_ln496_36' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln496_37 = sext i8 %data_W_reg_5_load_2" [tools.cpp:496]   --->   Operation 299 'sext' 'sext_ln496_37' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 300 [3/3] (0.94ns) (grouped into DSP with root node add_ln497_12)   --->   "%mul_ln496_12 = mul i16 %sext_ln496_36, i16 %sext_ln496_37" [tools.cpp:496]   --->   Operation 300 'mul' 'mul_ln496_12' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln496_39 = sext i8 %data_A_tmp_20" [tools.cpp:496]   --->   Operation 301 'sext' 'sext_ln496_39' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln496_40 = sext i8 %data_W_reg_12_load" [tools.cpp:496]   --->   Operation 302 'sext' 'sext_ln496_40' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 303 [3/3] (0.94ns) (grouped into DSP with root node add_ln497_13)   --->   "%mul_ln496_13 = mul i16 %sext_ln496_39, i16 %sext_ln496_40" [tools.cpp:496]   --->   Operation 303 'mul' 'mul_ln496_13' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln496_42 = sext i8 %temp_a_7" [tools.cpp:496]   --->   Operation 304 'sext' 'sext_ln496_42' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln496_43 = sext i8 %data_W_reg_16" [tools.cpp:496]   --->   Operation 305 'sext' 'sext_ln496_43' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 306 [3/3] (0.94ns) (grouped into DSP with root node add_ln497_14)   --->   "%mul_ln496_14 = mul i16 %sext_ln496_42, i16 %sext_ln496_43" [tools.cpp:496]   --->   Operation 306 'mul' 'mul_ln496_14' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln496_45 = sext i8 %temp_a_8" [tools.cpp:496]   --->   Operation 307 'sext' 'sext_ln496_45' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln496_46 = sext i8 %data_W_reg_4_load_2" [tools.cpp:496]   --->   Operation 308 'sext' 'sext_ln496_46' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 309 [3/3] (0.94ns) (grouped into DSP with root node add_ln497_15)   --->   "%mul_ln496_15 = mul i16 %sext_ln496_45, i16 %sext_ln496_46" [tools.cpp:496]   --->   Operation 309 'mul' 'mul_ln496_15' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%data_W_reg_4_load = load i8 %data_W_reg_4" [tools.cpp:338]   --->   Operation 310 'load' 'data_W_reg_4_load' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%data_W_reg_5_load = load i8 %data_W_reg_5" [tools.cpp:338]   --->   Operation 311 'load' 'data_W_reg_5_load' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%data_W_reg_6_load = load i8 %data_W_reg_6" [tools.cpp:338]   --->   Operation 312 'load' 'data_W_reg_6_load' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%data_W_reg_7_load = load i8 %data_W_reg_7" [tools.cpp:338]   --->   Operation 313 'load' 'data_W_reg_7_load' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %data_W_reg_7_load, i8 %data_W_reg_11" [tools.cpp:338]   --->   Operation 314 'store' 'store_ln338' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_3 : Operation 315 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %data_W_reg_6_load, i8 %data_W_reg_10" [tools.cpp:338]   --->   Operation 315 'store' 'store_ln338' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_3 : Operation 316 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %data_W_reg_5_load, i8 %data_W_reg_9" [tools.cpp:338]   --->   Operation 316 'store' 'store_ln338' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_3 : Operation 317 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %data_W_reg_4_load, i8 %data_W_reg_8" [tools.cpp:338]   --->   Operation 317 'store' 'store_ln338' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_3 : Operation 318 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %data_W_reg_19, i8 %data_W_reg_15" [tools.cpp:338]   --->   Operation 318 'store' 'store_ln338' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_3 : Operation 319 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %data_W_reg_18, i8 %data_W_reg_14" [tools.cpp:338]   --->   Operation 319 'store' 'store_ln338' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_3 : Operation 320 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %data_W_reg_17, i8 %data_W_reg_13" [tools.cpp:338]   --->   Operation 320 'store' 'store_ln338' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_3 : Operation 321 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %data_W_reg_16, i8 %data_W_reg_12" [tools.cpp:338]   --->   Operation 321 'store' 'store_ln338' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_3 : Operation 322 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %temp_w_9, i8 %data_W_reg_7" [tools.cpp:338]   --->   Operation 322 'store' 'store_ln338' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_3 : Operation 323 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %temp_w_8, i8 %data_W_reg_6" [tools.cpp:338]   --->   Operation 323 'store' 'store_ln338' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_3 : Operation 324 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %temp_w_7, i8 %data_W_reg_5" [tools.cpp:338]   --->   Operation 324 'store' 'store_ln338' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_3 : Operation 325 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %temp_w, i8 %data_W_reg_4" [tools.cpp:338]   --->   Operation 325 'store' 'store_ln338' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_3 : Operation 326 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %temp_w_9, i8 %data_W_reg_3" [tools.cpp:338]   --->   Operation 326 'store' 'store_ln338' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_3 : Operation 327 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %temp_w_8, i8 %data_W_reg_2" [tools.cpp:338]   --->   Operation 327 'store' 'store_ln338' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_3 : Operation 328 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %temp_w_7, i8 %data_W_reg_1" [tools.cpp:338]   --->   Operation 328 'store' 'store_ln338' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_3 : Operation 329 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %temp_w, i8 %data_W_reg" [tools.cpp:338]   --->   Operation 329 'store' 'store_ln338' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_3 : Operation 330 [1/1] (0.36ns)   --->   "%br_ln0 = br void %if.end357"   --->   Operation 330 'br' 'br_ln0' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.36>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%data_A_tmp_1_load_1 = load i8 %data_A_tmp_1" [tools.cpp:496]   --->   Operation 331 'load' 'data_A_tmp_1_load_1' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%data_A_tmp_2_load_1 = load i8 %data_A_tmp_2" [tools.cpp:496]   --->   Operation 332 'load' 'data_A_tmp_2_load_1' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%data_A_tmp_3_load_1 = load i8 %data_A_tmp_3" [tools.cpp:496]   --->   Operation 333 'load' 'data_A_tmp_3_load_1' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%temp_w_10 = trunc i32 %p_0_0_0261_2246" [tools.cpp:440]   --->   Operation 334 'trunc' 'temp_w_10' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%temp_w_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_0_0_0261_2246, i32 8, i32 15" [tools.cpp:440]   --->   Operation 335 'partselect' 'temp_w_11' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%temp_w_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_0_0_0261_2246, i32 16, i32 23" [tools.cpp:440]   --->   Operation 336 'partselect' 'temp_w_12' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%temp_w_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_0_0_0261_2246, i32 24, i32 31" [tools.cpp:440]   --->   Operation 337 'partselect' 'temp_w_13' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.40ns)   --->   "%icmp_ln441 = icmp_eq  i2 %trunc_ln378, i2 0" [tools.cpp:441]   --->   Operation 338 'icmp' 'icmp_ln441' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 339 [1/1] (0.40ns)   --->   "%icmp_ln441_1 = icmp_eq  i2 %trunc_ln378, i2 1" [tools.cpp:441]   --->   Operation 339 'icmp' 'icmp_ln441_1' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 340 [1/1] (0.40ns)   --->   "%icmp_ln441_2 = icmp_eq  i2 %trunc_ln378, i2 2" [tools.cpp:441]   --->   Operation 340 'icmp' 'icmp_ln441_2' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node or_ln441_2)   --->   "%sel_tmp3 = xor i1 %icmp8, i1 1" [tools.cpp:378]   --->   Operation 341 'xor' 'sel_tmp3' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node or_ln441_2)   --->   "%or_ln441 = or i1 %icmp_ln441_1, i1 %sel_tmp3" [tools.cpp:441]   --->   Operation 342 'or' 'or_ln441' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node or_ln441_2)   --->   "%or_ln441_1 = or i1 %icmp_ln441, i1 %icmp_ln441_2" [tools.cpp:441]   --->   Operation 343 'or' 'or_ln441_1' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 344 [1/1] (0.11ns) (out node of the LUT)   --->   "%or_ln441_2 = or i1 %or_ln441_1, i1 %or_ln441" [tools.cpp:441]   --->   Operation 344 'or' 'or_ln441_2' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 345 [1/1] (0.11ns)   --->   "%and_ln441 = and i1 %icmp8, i1 %icmp_ln441_2" [tools.cpp:441]   --->   Operation 345 'and' 'and_ln441' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 346 [1/1] (0.11ns)   --->   "%and_ln441_1 = and i1 %icmp8, i1 %icmp_ln441_1" [tools.cpp:441]   --->   Operation 346 'and' 'and_ln441_1' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 347 [1/1] (0.11ns)   --->   "%and_ln441_2 = and i1 %icmp8, i1 %icmp_ln441" [tools.cpp:441]   --->   Operation 347 'and' 'and_ln441_2' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 348 [1/1] (0.27ns)   --->   "%data_W_tmp_1 = select i1 %or_ln441_2, i8 %data_W_reg_19, i8 %temp_w_12" [tools.cpp:441]   --->   Operation 348 'select' 'data_W_tmp_1' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 349 [1/1] (0.27ns)   --->   "%data_W_tmp_5 = select i1 %and_ln441, i8 %temp_w_12, i8 %data_W_reg_18" [tools.cpp:441]   --->   Operation 349 'select' 'data_W_tmp_5' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 350 [1/1] (0.27ns)   --->   "%data_W_tmp_9 = select i1 %and_ln441_1, i8 %temp_w_12, i8 %data_W_reg_17" [tools.cpp:441]   --->   Operation 350 'select' 'data_W_tmp_9' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 351 [1/1] (0.27ns)   --->   "%data_W_tmp_13 = select i1 %and_ln441_2, i8 %temp_w_12, i8 %data_W_reg_16" [tools.cpp:441]   --->   Operation 351 'select' 'data_W_tmp_13' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln496_51 = sext i8 %data_A_tmp_1_load_1" [tools.cpp:496]   --->   Operation 352 'sext' 'sext_ln496_51' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln496_52 = sext i8 %data_W_tmp_1" [tools.cpp:496]   --->   Operation 353 'sext' 'sext_ln496_52' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_3 : Operation 354 [3/3] (0.94ns) (grouped into DSP with root node add_ln497_16)   --->   "%tmp_4 = mul i16 %sext_ln496_52, i16 %sext_ln496_51" [tools.cpp:496]   --->   Operation 354 'mul' 'tmp_4' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln496_63 = sext i8 %data_A_tmp_13" [tools.cpp:496]   --->   Operation 355 'sext' 'sext_ln496_63' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln496_64 = sext i8 %data_W_tmp_5" [tools.cpp:496]   --->   Operation 356 'sext' 'sext_ln496_64' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_3 : Operation 357 [3/3] (0.94ns) (grouped into DSP with root node add_ln497_19)   --->   "%tmp_8 = mul i16 %sext_ln496_64, i16 %sext_ln496_63" [tools.cpp:496]   --->   Operation 357 'mul' 'tmp_8' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln496_75 = sext i8 %data_A_tmp_17" [tools.cpp:496]   --->   Operation 358 'sext' 'sext_ln496_75' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln496_76 = sext i8 %data_W_tmp_9" [tools.cpp:496]   --->   Operation 359 'sext' 'sext_ln496_76' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_3 : Operation 360 [3/3] (0.94ns) (grouped into DSP with root node add_ln497_22)   --->   "%tmp_12 = mul i16 %sext_ln496_76, i16 %sext_ln496_75" [tools.cpp:496]   --->   Operation 360 'mul' 'tmp_12' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln496_86 = sext i8 %temp_a_7" [tools.cpp:496]   --->   Operation 361 'sext' 'sext_ln496_86' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln496_87 = sext i8 %data_W_tmp_13" [tools.cpp:496]   --->   Operation 362 'sext' 'sext_ln496_87' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_3 : Operation 363 [3/3] (0.94ns) (grouped into DSP with root node add_ln497_25)   --->   "%tmp_16 = mul i16 %sext_ln496_87, i16 %sext_ln496_86" [tools.cpp:496]   --->   Operation 363 'mul' 'tmp_16' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 364 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %data_W_tmp_1, i8 %data_W_reg_11" [tools.cpp:338]   --->   Operation 364 'store' 'store_ln338' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.39>
ST_3 : Operation 365 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %data_W_tmp_5, i8 %data_W_reg_10" [tools.cpp:338]   --->   Operation 365 'store' 'store_ln338' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.39>
ST_3 : Operation 366 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %data_W_tmp_9, i8 %data_W_reg_9" [tools.cpp:338]   --->   Operation 366 'store' 'store_ln338' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.39>
ST_3 : Operation 367 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %data_W_tmp_13, i8 %data_W_reg_8" [tools.cpp:338]   --->   Operation 367 'store' 'store_ln338' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.39>
ST_3 : Operation 368 [1/1] (0.36ns)   --->   "%br_ln529 = br void %if.end357" [tools.cpp:529]   --->   Operation 368 'br' 'br_ln529' <Predicate = (!icmp_ln378 & mode_read & !or_ln529_2)> <Delay = 0.36>
ST_3 : Operation 369 [1/1] (0.36ns)   --->   "%br_ln534 = br void %if.end357" [tools.cpp:534]   --->   Operation 369 'br' 'br_ln534' <Predicate = (!icmp_ln378 & mode_read & or_ln529_2)> <Delay = 0.36>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%p_0_0_0261_2250266269271401421426572581603615637653697756829 = phi i32 %sext_ln429_3, void %if.end356, i32 %p_0_0_0261_2250266269272_load, void %if.then310.3, i32 %p_0_0_0261_2250266269272_load, void %for.inc323.2.if.end357_crit_edge" [tools.cpp:429]   --->   Operation 370 'phi' 'p_0_0_0261_2250266269271401421426572581603615637653697756829' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%p_0_0_0261_2250266269402419427570582601616635654695758827 = phi i32 %sext_ln429_2, void %if.end356, i32 %p_0_0_0261_2250266267_load, void %if.then310.3, i32 %p_0_0_0261_2250266267_load, void %for.inc323.2.if.end357_crit_edge" [tools.cpp:429]   --->   Operation 371 'phi' 'p_0_0_0261_2250266269402419427570582601616635654695758827' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%p_0_0_0261_2250266403417428568583599617633655693760825 = phi i32 %sext_ln429_1, void %if.end356, i32 %p_0_0_0261_2250264_load, void %if.then310.3, i32 %p_0_0_0261_2250264_load, void %for.inc323.2.if.end357_crit_edge" [tools.cpp:429]   --->   Operation 372 'phi' 'p_0_0_0261_2250266403417428568583599617633655693760825' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%p_0_0_0261_2250404415429566584597618631656691762823 = phi i32 %sext_ln429, void %if.end356, i32 %p_0_0_0261_2246, void %if.then310.3, i32 %p_0_0_0261_2246, void %for.inc323.2.if.end357_crit_edge" [tools.cpp:429]   --->   Operation 373 'phi' 'p_0_0_0261_2250404415429566584597618631656691762823' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.21ns)   --->   "%select_ln446_3 = select i1 %mode_read, i32 %p_0_0_0261_2250266269271401421426572581603615637653697756829, i32 %p_0_0_0261_2250266269402419427570582601616635654695758827" [tools.cpp:446]   --->   Operation 374 'select' 'select_ln446_3' <Predicate = (!icmp_ln378)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 375 [1/1] (0.21ns)   --->   "%select_ln446_4 = select i1 %mode_read, i32 %p_0_0_0261_2250266269402419427570582601616635654695758827, i32 %p_0_0_0261_2250266403417428568583599617633655693760825" [tools.cpp:446]   --->   Operation 375 'select' 'select_ln446_4' <Predicate = (!icmp_ln378)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 376 [1/1] (0.21ns)   --->   "%select_ln446_5 = select i1 %mode_read, i32 %p_0_0_0261_2250266403417428568583599617633655693760825, i32 %p_0_0_0261_2250404415429566584597618631656691762823" [tools.cpp:446]   --->   Operation 376 'select' 'select_ln446_5' <Predicate = (!icmp_ln378)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 377 [1/1] (0.36ns)   --->   "%store_ln466 = store i8 %data_A_tmp_23, i8 %data_A_tmp_11" [tools.cpp:466]   --->   Operation 377 'store' 'store_ln466' <Predicate = (!icmp_ln378)> <Delay = 0.36>
ST_3 : Operation 378 [1/1] (0.36ns)   --->   "%store_ln466 = store i8 %temp_a_8, i8 %data_A_tmp_10" [tools.cpp:466]   --->   Operation 378 'store' 'store_ln466' <Predicate = (!icmp_ln378)> <Delay = 0.36>
ST_3 : Operation 379 [1/1] (0.36ns)   --->   "%store_ln466 = store i8 %temp_a_7, i8 %data_A_tmp_9" [tools.cpp:466]   --->   Operation 379 'store' 'store_ln466' <Predicate = (!icmp_ln378)> <Delay = 0.36>
ST_3 : Operation 380 [1/1] (0.36ns)   --->   "%store_ln466 = store i8 %data_A_tmp_20, i8 %data_A_tmp_8" [tools.cpp:466]   --->   Operation 380 'store' 'store_ln466' <Predicate = (!icmp_ln378)> <Delay = 0.36>
ST_3 : Operation 381 [1/1] (0.36ns)   --->   "%store_ln466 = store i8 %data_A_tmp_19, i8 %data_A_tmp_7" [tools.cpp:466]   --->   Operation 381 'store' 'store_ln466' <Predicate = (!icmp_ln378)> <Delay = 0.36>
ST_3 : Operation 382 [1/1] (0.36ns)   --->   "%store_ln466 = store i8 %data_A_tmp_18, i8 %data_A_tmp_6" [tools.cpp:466]   --->   Operation 382 'store' 'store_ln466' <Predicate = (!icmp_ln378)> <Delay = 0.36>
ST_3 : Operation 383 [1/1] (0.36ns)   --->   "%store_ln466 = store i8 %data_A_tmp_17, i8 %data_A_tmp_5" [tools.cpp:466]   --->   Operation 383 'store' 'store_ln466' <Predicate = (!icmp_ln378)> <Delay = 0.36>
ST_3 : Operation 384 [1/1] (0.36ns)   --->   "%store_ln466 = store i8 %data_A_tmp_16, i8 %data_A_tmp_4" [tools.cpp:466]   --->   Operation 384 'store' 'store_ln466' <Predicate = (!icmp_ln378)> <Delay = 0.36>
ST_3 : Operation 385 [1/1] (0.36ns)   --->   "%store_ln429 = store i32 %p_0_0_0261_2250404415429566584597618631656691762823, i32 %p_0_0_0261_2249" [tools.cpp:429]   --->   Operation 385 'store' 'store_ln429' <Predicate = (!icmp_ln378)> <Delay = 0.36>
ST_3 : Operation 386 [1/1] (0.36ns)   --->   "%store_ln446 = store i32 %select_ln446_3, i32 %p_0_0_0261_2250266269272" [tools.cpp:446]   --->   Operation 386 'store' 'store_ln446' <Predicate = (!icmp_ln378)> <Delay = 0.36>
ST_3 : Operation 387 [1/1] (0.36ns)   --->   "%store_ln446 = store i32 %select_ln446_4, i32 %p_0_0_0261_2250266267" [tools.cpp:446]   --->   Operation 387 'store' 'store_ln446' <Predicate = (!icmp_ln378)> <Delay = 0.36>
ST_3 : Operation 388 [1/1] (0.36ns)   --->   "%store_ln446 = store i32 %select_ln446_5, i32 %p_0_0_0261_2250264" [tools.cpp:446]   --->   Operation 388 'store' 'store_ln446' <Predicate = (!icmp_ln378)> <Delay = 0.36>
ST_3 : Operation 389 [1/1] (0.36ns)   --->   "%store_ln466 = store i8 %data_A_tmp_15, i8 %data_A_tmp_3" [tools.cpp:466]   --->   Operation 389 'store' 'store_ln466' <Predicate = (!icmp_ln378)> <Delay = 0.36>
ST_3 : Operation 390 [1/1] (0.36ns)   --->   "%store_ln466 = store i8 %data_A_tmp_14, i8 %data_A_tmp_2" [tools.cpp:466]   --->   Operation 390 'store' 'store_ln466' <Predicate = (!icmp_ln378)> <Delay = 0.36>
ST_3 : Operation 391 [1/1] (0.36ns)   --->   "%store_ln466 = store i8 %data_A_tmp_13, i8 %data_A_tmp_1" [tools.cpp:466]   --->   Operation 391 'store' 'store_ln466' <Predicate = (!icmp_ln378)> <Delay = 0.36>
ST_3 : Operation 392 [1/1] (0.36ns)   --->   "%store_ln466 = store i8 %data_A_tmp_12, i8 %data_A_tmp" [tools.cpp:466]   --->   Operation 392 'store' 'store_ln466' <Predicate = (!icmp_ln378)> <Delay = 0.36>
ST_3 : Operation 393 [1/1] (0.36ns)   --->   "%store_ln446 = store i32 %select_ln446, i32 %p_0_0_0262_2244254258262" [tools.cpp:446]   --->   Operation 393 'store' 'store_ln446' <Predicate = (!icmp_ln378)> <Delay = 0.36>
ST_3 : Operation 394 [1/1] (0.36ns)   --->   "%store_ln446 = store i32 %select_ln446_1, i32 %p_0_0_0262_2244254256" [tools.cpp:446]   --->   Operation 394 'store' 'store_ln446' <Predicate = (!icmp_ln378)> <Delay = 0.36>
ST_3 : Operation 395 [1/1] (0.36ns)   --->   "%store_ln446 = store i32 %select_ln446_2, i32 %p_0_0_0262_2244252" [tools.cpp:446]   --->   Operation 395 'store' 'store_ln446' <Predicate = (!icmp_ln378)> <Delay = 0.36>

State 4 <SV = 3> <Delay = 2.03>
ST_4 : Operation 396 [2/3] (0.94ns) (grouped into DSP with root node add_ln497)   --->   "%mul_ln496 = mul i16 %sext_ln496_1, i16 %sext_ln496" [tools.cpp:496]   --->   Operation 396 'mul' 'mul_ln496' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 397 [2/3] (0.94ns) (grouped into DSP with root node add_ln497_1)   --->   "%mul_ln496_1 = mul i16 %sext_ln496_4, i16 %sext_ln496_3" [tools.cpp:496]   --->   Operation 397 'mul' 'mul_ln496_1' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 398 [2/3] (0.94ns) (grouped into DSP with root node add_ln497_2)   --->   "%mul_ln496_2 = mul i16 %sext_ln496_7, i16 %sext_ln496_6" [tools.cpp:496]   --->   Operation 398 'mul' 'mul_ln496_2' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 399 [2/3] (0.94ns) (grouped into DSP with root node add_ln497_3)   --->   "%mul_ln496_3 = mul i16 %sext_ln496_9, i16 %sext_ln496_10" [tools.cpp:496]   --->   Operation 399 'mul' 'mul_ln496_3' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 400 [2/3] (0.94ns) (grouped into DSP with root node add_ln497_4)   --->   "%mul_ln496_4 = mul i16 %sext_ln496_12, i16 %sext_ln496_13" [tools.cpp:496]   --->   Operation 400 'mul' 'mul_ln496_4' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 401 [2/3] (0.94ns) (grouped into DSP with root node add_ln497_5)   --->   "%mul_ln496_5 = mul i16 %sext_ln496_15, i16 %sext_ln496_16" [tools.cpp:496]   --->   Operation 401 'mul' 'mul_ln496_5' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 402 [2/3] (0.94ns) (grouped into DSP with root node add_ln497_6)   --->   "%mul_ln496_6 = mul i16 %sext_ln496_18, i16 %sext_ln496_19" [tools.cpp:496]   --->   Operation 402 'mul' 'mul_ln496_6' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 403 [2/3] (0.94ns) (grouped into DSP with root node add_ln497_7)   --->   "%mul_ln496_7 = mul i16 %sext_ln496_21, i16 %sext_ln496_22" [tools.cpp:496]   --->   Operation 403 'mul' 'mul_ln496_7' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 404 [2/3] (0.94ns) (grouped into DSP with root node add_ln497_8)   --->   "%mul_ln496_8 = mul i16 %sext_ln496_24, i16 %sext_ln496_25" [tools.cpp:496]   --->   Operation 404 'mul' 'mul_ln496_8' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 405 [2/3] (0.94ns) (grouped into DSP with root node add_ln497_9)   --->   "%mul_ln496_9 = mul i16 %sext_ln496_27, i16 %sext_ln496_28" [tools.cpp:496]   --->   Operation 405 'mul' 'mul_ln496_9' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 406 [2/3] (0.94ns) (grouped into DSP with root node add_ln497_10)   --->   "%mul_ln496_10 = mul i16 %sext_ln496_30, i16 %sext_ln496_31" [tools.cpp:496]   --->   Operation 406 'mul' 'mul_ln496_10' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 407 [2/3] (0.94ns) (grouped into DSP with root node add_ln497_11)   --->   "%mul_ln496_11 = mul i16 %sext_ln496_33, i16 %sext_ln496_34" [tools.cpp:496]   --->   Operation 407 'mul' 'mul_ln496_11' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 408 [2/3] (0.94ns) (grouped into DSP with root node add_ln497_12)   --->   "%mul_ln496_12 = mul i16 %sext_ln496_36, i16 %sext_ln496_37" [tools.cpp:496]   --->   Operation 408 'mul' 'mul_ln496_12' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 409 [2/3] (0.94ns) (grouped into DSP with root node add_ln497_13)   --->   "%mul_ln496_13 = mul i16 %sext_ln496_39, i16 %sext_ln496_40" [tools.cpp:496]   --->   Operation 409 'mul' 'mul_ln496_13' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 410 [2/3] (0.94ns) (grouped into DSP with root node add_ln497_14)   --->   "%mul_ln496_14 = mul i16 %sext_ln496_42, i16 %sext_ln496_43" [tools.cpp:496]   --->   Operation 410 'mul' 'mul_ln496_14' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 411 [2/3] (0.94ns) (grouped into DSP with root node add_ln497_15)   --->   "%mul_ln496_15 = mul i16 %sext_ln496_45, i16 %sext_ln496_46" [tools.cpp:496]   --->   Operation 411 'mul' 'mul_ln496_15' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 412 [1/1] (0.00ns)   --->   "%data_W_reg_4_load_1 = load i8 %data_W_reg_4" [tools.cpp:441]   --->   Operation 412 'load' 'data_W_reg_4_load_1' <Predicate = (!icmp_ln378 & mode_read & !and_ln441_2)> <Delay = 0.00>
ST_4 : Operation 413 [1/1] (0.00ns)   --->   "%data_W_reg_5_load_1 = load i8 %data_W_reg_5" [tools.cpp:441]   --->   Operation 413 'load' 'data_W_reg_5_load_1' <Predicate = (!icmp_ln378 & mode_read & !and_ln441_1)> <Delay = 0.00>
ST_4 : Operation 414 [1/1] (0.00ns)   --->   "%data_W_reg_6_load_1 = load i8 %data_W_reg_6" [tools.cpp:441]   --->   Operation 414 'load' 'data_W_reg_6_load_1' <Predicate = (!icmp_ln378 & mode_read & !and_ln441)> <Delay = 0.00>
ST_4 : Operation 415 [1/1] (0.00ns)   --->   "%data_W_reg_7_load_1 = load i8 %data_W_reg_7" [tools.cpp:441]   --->   Operation 415 'load' 'data_W_reg_7_load_1' <Predicate = (!icmp_ln378 & mode_read & or_ln441_2)> <Delay = 0.00>
ST_4 : Operation 416 [1/1] (0.00ns)   --->   "%data_W_reg_12_load_1 = load i8 %data_W_reg_12" [tools.cpp:441]   --->   Operation 416 'load' 'data_W_reg_12_load_1' <Predicate = (!icmp_ln378 & mode_read & !and_ln441_2)> <Delay = 0.00>
ST_4 : Operation 417 [1/1] (0.00ns)   --->   "%data_W_reg_13_load_1 = load i8 %data_W_reg_13" [tools.cpp:441]   --->   Operation 417 'load' 'data_W_reg_13_load_1' <Predicate = (!icmp_ln378 & mode_read & !and_ln441_1)> <Delay = 0.00>
ST_4 : Operation 418 [1/1] (0.00ns)   --->   "%data_W_reg_14_load_1 = load i8 %data_W_reg_14" [tools.cpp:441]   --->   Operation 418 'load' 'data_W_reg_14_load_1' <Predicate = (!icmp_ln378 & mode_read & !and_ln441)> <Delay = 0.00>
ST_4 : Operation 419 [1/1] (0.27ns)   --->   "%data_W_tmp_4 = select i1 %and_ln441, i8 %temp_w_13, i8 %data_W_reg_14_load_1" [tools.cpp:441]   --->   Operation 419 'select' 'data_W_tmp_4' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 420 [1/1] (0.27ns)   --->   "%data_W_tmp_8 = select i1 %and_ln441_1, i8 %temp_w_13, i8 %data_W_reg_13_load_1" [tools.cpp:441]   --->   Operation 420 'select' 'data_W_tmp_8' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 421 [1/1] (0.27ns)   --->   "%data_W_tmp_12 = select i1 %and_ln441_2, i8 %temp_w_13, i8 %data_W_reg_12_load_1" [tools.cpp:441]   --->   Operation 421 'select' 'data_W_tmp_12' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 422 [1/1] (0.27ns)   --->   "%data_W_tmp_2 = select i1 %or_ln441_2, i8 %data_W_reg_7_load_1, i8 %temp_w_11" [tools.cpp:441]   --->   Operation 422 'select' 'data_W_tmp_2' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 423 [1/1] (0.27ns)   --->   "%data_W_tmp_6 = select i1 %and_ln441, i8 %temp_w_11, i8 %data_W_reg_6_load_1" [tools.cpp:441]   --->   Operation 423 'select' 'data_W_tmp_6' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 424 [1/1] (0.27ns)   --->   "%data_W_tmp_10 = select i1 %and_ln441_1, i8 %temp_w_11, i8 %data_W_reg_5_load_1" [tools.cpp:441]   --->   Operation 424 'select' 'data_W_tmp_10' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 425 [1/1] (0.27ns)   --->   "%data_W_tmp_14 = select i1 %and_ln441_2, i8 %temp_w_11, i8 %data_W_reg_4_load_1" [tools.cpp:441]   --->   Operation 425 'select' 'data_W_tmp_14' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 426 [2/3] (0.94ns) (grouped into DSP with root node add_ln497_16)   --->   "%tmp_4 = mul i16 %sext_ln496_52, i16 %sext_ln496_51" [tools.cpp:496]   --->   Operation 426 'mul' 'tmp_4' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln496_54 = sext i8 %data_A_tmp_2_load_1" [tools.cpp:496]   --->   Operation 427 'sext' 'sext_ln496_54' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_4 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln496_55 = sext i8 %data_W_tmp_2" [tools.cpp:496]   --->   Operation 428 'sext' 'sext_ln496_55' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_4 : Operation 429 [3/3] (0.94ns) (grouped into DSP with root node add_ln497_17)   --->   "%tmp_5 = mul i16 %sext_ln496_55, i16 %sext_ln496_54" [tools.cpp:496]   --->   Operation 429 'mul' 'tmp_5' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln496_60 = sext i8 %data_A_tmp_12" [tools.cpp:496]   --->   Operation 430 'sext' 'sext_ln496_60' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_4 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln496_61 = sext i8 %data_W_tmp_4" [tools.cpp:496]   --->   Operation 431 'sext' 'sext_ln496_61' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_4 : Operation 432 [1/1] (1.40ns)   --->   "%tmp_7 = mul i16 %sext_ln496_61, i16 %sext_ln496_60" [tools.cpp:496]   --->   Operation 432 'mul' 'tmp_7' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 1.40> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 433 [2/3] (0.94ns) (grouped into DSP with root node add_ln497_19)   --->   "%tmp_8 = mul i16 %sext_ln496_64, i16 %sext_ln496_63" [tools.cpp:496]   --->   Operation 433 'mul' 'tmp_8' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln496_66 = sext i8 %data_A_tmp_14" [tools.cpp:496]   --->   Operation 434 'sext' 'sext_ln496_66' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_4 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln496_67 = sext i8 %data_W_tmp_6" [tools.cpp:496]   --->   Operation 435 'sext' 'sext_ln496_67' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_4 : Operation 436 [3/3] (0.94ns) (grouped into DSP with root node add_ln497_20)   --->   "%tmp_9 = mul i16 %sext_ln496_67, i16 %sext_ln496_66" [tools.cpp:496]   --->   Operation 436 'mul' 'tmp_9' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln496_72 = sext i8 %data_A_tmp_16" [tools.cpp:496]   --->   Operation 437 'sext' 'sext_ln496_72' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%sext_ln496_73 = sext i8 %data_W_tmp_8" [tools.cpp:496]   --->   Operation 438 'sext' 'sext_ln496_73' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_4 : Operation 439 [1/1] (1.40ns)   --->   "%tmp_11 = mul i16 %sext_ln496_73, i16 %sext_ln496_72" [tools.cpp:496]   --->   Operation 439 'mul' 'tmp_11' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 1.40> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 440 [2/3] (0.94ns) (grouped into DSP with root node add_ln497_22)   --->   "%tmp_12 = mul i16 %sext_ln496_76, i16 %sext_ln496_75" [tools.cpp:496]   --->   Operation 440 'mul' 'tmp_12' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln496_78 = sext i8 %data_A_tmp_18" [tools.cpp:496]   --->   Operation 441 'sext' 'sext_ln496_78' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_4 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln496_79 = sext i8 %data_W_tmp_10" [tools.cpp:496]   --->   Operation 442 'sext' 'sext_ln496_79' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_4 : Operation 443 [3/3] (0.94ns) (grouped into DSP with root node add_ln497_23)   --->   "%tmp_13 = mul i16 %sext_ln496_79, i16 %sext_ln496_78" [tools.cpp:496]   --->   Operation 443 'mul' 'tmp_13' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln496_83 = sext i8 %data_A_tmp_20" [tools.cpp:496]   --->   Operation 444 'sext' 'sext_ln496_83' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_4 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln496_84 = sext i8 %data_W_tmp_12" [tools.cpp:496]   --->   Operation 445 'sext' 'sext_ln496_84' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_4 : Operation 446 [1/1] (1.40ns)   --->   "%tmp_15 = mul i16 %sext_ln496_84, i16 %sext_ln496_83" [tools.cpp:496]   --->   Operation 446 'mul' 'tmp_15' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 1.40> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 447 [2/3] (0.94ns) (grouped into DSP with root node add_ln497_25)   --->   "%tmp_16 = mul i16 %sext_ln496_87, i16 %sext_ln496_86" [tools.cpp:496]   --->   Operation 447 'mul' 'tmp_16' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln496_89 = sext i8 %temp_a_8" [tools.cpp:496]   --->   Operation 448 'sext' 'sext_ln496_89' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln496_90 = sext i8 %data_W_tmp_14" [tools.cpp:496]   --->   Operation 449 'sext' 'sext_ln496_90' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_4 : Operation 450 [3/3] (0.94ns) (grouped into DSP with root node add_ln497_26)   --->   "%tmp_17 = mul i16 %sext_ln496_90, i16 %sext_ln496_89" [tools.cpp:496]   --->   Operation 450 'mul' 'tmp_17' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 451 [1/1] (0.36ns)   --->   "%br_ln529 = br i1 %icmp_ln384, void %for.inc323, void %if.then310" [tools.cpp:529]   --->   Operation 451 'br' 'br_ln529' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.36>
ST_4 : Operation 452 [1/1] (0.36ns)   --->   "%br_ln534 = br void %for.inc323" [tools.cpp:534]   --->   Operation 452 'br' 'br_ln534' <Predicate = (!icmp_ln378 & icmp_ln384 & mode_read)> <Delay = 0.36>
ST_4 : Operation 453 [1/1] (0.36ns)   --->   "%br_ln529 = br i1 %or_ln529, void %for.inc323.1, void %if.then310.1" [tools.cpp:529]   --->   Operation 453 'br' 'br_ln529' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.36>
ST_4 : Operation 454 [1/1] (0.36ns)   --->   "%br_ln534 = br void %for.inc323.1" [tools.cpp:534]   --->   Operation 454 'br' 'br_ln534' <Predicate = (!icmp_ln378 & mode_read & or_ln529)> <Delay = 0.36>
ST_4 : Operation 455 [1/1] (0.36ns)   --->   "%br_ln529 = br i1 %or_ln529_1, void %for.inc323.2, void %if.then310.2" [tools.cpp:529]   --->   Operation 455 'br' 'br_ln529' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.36>
ST_4 : Operation 456 [1/1] (0.36ns)   --->   "%br_ln534 = br void %for.inc323.2" [tools.cpp:534]   --->   Operation 456 'br' 'br_ln534' <Predicate = (!icmp_ln378 & mode_read & or_ln529_1)> <Delay = 0.36>
ST_4 : Operation 457 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %data_W_tmp_4, i8 %data_W_reg_14" [tools.cpp:338]   --->   Operation 457 'store' 'store_ln338' <Predicate = (mode_read)> <Delay = 0.39>
ST_4 : Operation 458 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %data_W_tmp_8, i8 %data_W_reg_13" [tools.cpp:338]   --->   Operation 458 'store' 'store_ln338' <Predicate = (mode_read)> <Delay = 0.39>
ST_4 : Operation 459 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %data_W_tmp_12, i8 %data_W_reg_12" [tools.cpp:338]   --->   Operation 459 'store' 'store_ln338' <Predicate = (mode_read)> <Delay = 0.39>
ST_4 : Operation 460 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %data_W_tmp_2, i8 %data_W_reg_7" [tools.cpp:338]   --->   Operation 460 'store' 'store_ln338' <Predicate = (mode_read)> <Delay = 0.39>
ST_4 : Operation 461 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %data_W_tmp_6, i8 %data_W_reg_6" [tools.cpp:338]   --->   Operation 461 'store' 'store_ln338' <Predicate = (mode_read)> <Delay = 0.39>
ST_4 : Operation 462 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %data_W_tmp_10, i8 %data_W_reg_5" [tools.cpp:338]   --->   Operation 462 'store' 'store_ln338' <Predicate = (mode_read)> <Delay = 0.39>
ST_4 : Operation 463 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %data_W_tmp_14, i8 %data_W_reg_4" [tools.cpp:338]   --->   Operation 463 'store' 'store_ln338' <Predicate = (mode_read)> <Delay = 0.39>

State 5 <SV = 4> <Delay = 2.22>
ST_5 : Operation 464 [1/1] (0.11ns)   --->   "%rev63 = xor i1 %ult62, i1 1"   --->   Operation 464 'xor' 'rev63' <Predicate = (!icmp_ln378)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 465 [1/1] (0.00ns)   --->   "%p_load59 = load i32 %empty" [tools.cpp:487]   --->   Operation 465 'load' 'p_load59' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 466 [1/1] (0.00ns)   --->   "%conv_i_161284_load = load i32 %conv_i_161284" [tools.cpp:487]   --->   Operation 466 'load' 'conv_i_161284_load' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 467 [1/1] (0.00ns)   --->   "%conv_i_2111286_load = load i32 %conv_i_2111286" [tools.cpp:487]   --->   Operation 467 'load' 'conv_i_2111286_load' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 468 [1/1] (0.00ns)   --->   "%conv_i_3161288_load = load i32 %conv_i_3161288" [tools.cpp:487]   --->   Operation 468 'load' 'conv_i_3161288_load' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 469 [1/1] (0.00ns)   --->   "%p_load55 = load i32 %empty_348" [tools.cpp:487]   --->   Operation 469 'load' 'p_load55' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 470 [1/1] (0.00ns)   --->   "%conv_i_1_1301_load = load i32 %conv_i_1_1301" [tools.cpp:487]   --->   Operation 470 'load' 'conv_i_1_1301_load' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 471 [1/1] (0.00ns)   --->   "%conv_i_1_2303_load = load i32 %conv_i_1_2303" [tools.cpp:487]   --->   Operation 471 'load' 'conv_i_1_2303_load' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 472 [1/1] (0.00ns)   --->   "%conv_i_1_3305_load = load i32 %conv_i_1_3305" [tools.cpp:487]   --->   Operation 472 'load' 'conv_i_1_3305_load' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 473 [1/1] (0.00ns)   --->   "%p_load54 = load i32 %empty_349" [tools.cpp:487]   --->   Operation 473 'load' 'p_load54' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 474 [1/1] (0.00ns)   --->   "%conv_i_2_1320_load = load i32 %conv_i_2_1320" [tools.cpp:487]   --->   Operation 474 'load' 'conv_i_2_1320_load' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 475 [1/1] (0.00ns)   --->   "%conv_i_2_2323_load = load i32 %conv_i_2_2323" [tools.cpp:487]   --->   Operation 475 'load' 'conv_i_2_2323_load' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 476 [1/1] (0.00ns)   --->   "%conv_i_2_3326_load = load i32 %conv_i_2_3326" [tools.cpp:487]   --->   Operation 476 'load' 'conv_i_2_3326_load' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 477 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_350" [tools.cpp:487]   --->   Operation 477 'load' 'p_load' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 478 [1/1] (0.00ns)   --->   "%conv_i_3_1337_load = load i32 %conv_i_3_1337" [tools.cpp:487]   --->   Operation 478 'load' 'conv_i_3_1337_load' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 479 [1/1] (0.00ns)   --->   "%conv_i_3_2338_load = load i32 %conv_i_3_2338" [tools.cpp:487]   --->   Operation 479 'load' 'conv_i_3_2338_load' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 480 [1/1] (0.00ns)   --->   "%conv_i_3_3339_load = load i32 %conv_i_3_3339" [tools.cpp:487]   --->   Operation 480 'load' 'conv_i_3_3339_load' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node select_ln487)   --->   "%and_ln487 = and i1 %rev63, i1 %icmp_ln487" [tools.cpp:487]   --->   Operation 481 'and' 'and_ln487' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 482 [1/1] (0.21ns) (out node of the LUT)   --->   "%select_ln487 = select i1 %and_ln487, i32 0, i32 %p_load59" [tools.cpp:487]   --->   Operation 482 'select' 'select_ln487' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 483 [1/1] (0.11ns)   --->   "%and_ln487_1 = and i1 %rev63, i1 %icmp_ln487_1" [tools.cpp:487]   --->   Operation 483 'and' 'and_ln487_1' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 484 [1/1] (0.21ns)   --->   "%select_ln487_1 = select i1 %and_ln487_1, i32 0, i32 %conv_i_161284_load" [tools.cpp:487]   --->   Operation 484 'select' 'select_ln487_1' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 485 [1/1] (0.11ns)   --->   "%and_ln487_2 = and i1 %rev63, i1 %icmp_ln487_2" [tools.cpp:487]   --->   Operation 485 'and' 'and_ln487_2' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 486 [1/1] (0.21ns)   --->   "%select_ln487_2 = select i1 %and_ln487_2, i32 0, i32 %conv_i_2111286_load" [tools.cpp:487]   --->   Operation 486 'select' 'select_ln487_2' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 487 [1/1] (0.11ns)   --->   "%and_ln487_3 = and i1 %rev63, i1 %icmp_ln487_3" [tools.cpp:487]   --->   Operation 487 'and' 'and_ln487_3' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 488 [1/1] (0.21ns)   --->   "%select_ln487_3 = select i1 %and_ln487_3, i32 0, i32 %conv_i_3161288_load" [tools.cpp:487]   --->   Operation 488 'select' 'select_ln487_3' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 489 [1/3] (0.00ns) (grouped into DSP with root node add_ln497)   --->   "%mul_ln496 = mul i16 %sext_ln496_1, i16 %sext_ln496" [tools.cpp:496]   --->   Operation 489 'mul' 'mul_ln496' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 490 [1/1] (0.00ns) (grouped into DSP with root node add_ln497)   --->   "%sext_ln496_2 = sext i16 %mul_ln496" [tools.cpp:496]   --->   Operation 490 'sext' 'sext_ln496_2' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 491 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497 = add i32 %select_ln487_3, i32 %sext_ln496_2" [tools.cpp:497]   --->   Operation 491 'add' 'add_ln497' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 492 [1/1] (0.21ns)   --->   "%select_ln487_4 = select i1 %and_ln487_1, i32 0, i32 %p_load55" [tools.cpp:487]   --->   Operation 492 'select' 'select_ln487_4' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 493 [1/3] (0.00ns) (grouped into DSP with root node add_ln497_1)   --->   "%mul_ln496_1 = mul i16 %sext_ln496_4, i16 %sext_ln496_3" [tools.cpp:496]   --->   Operation 493 'mul' 'mul_ln496_1' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 494 [1/1] (0.00ns) (grouped into DSP with root node add_ln497_1)   --->   "%sext_ln496_5 = sext i16 %mul_ln496_1" [tools.cpp:496]   --->   Operation 494 'sext' 'sext_ln496_5' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 495 [1/1] (0.21ns)   --->   "%select_ln487_5 = select i1 %and_ln487_2, i32 0, i32 %conv_i_1_1301_load" [tools.cpp:487]   --->   Operation 495 'select' 'select_ln487_5' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 496 [1/1] (0.21ns)   --->   "%select_ln487_6 = select i1 %and_ln487_3, i32 0, i32 %conv_i_1_2303_load" [tools.cpp:487]   --->   Operation 496 'select' 'select_ln487_6' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 497 [1/1] (0.11ns)   --->   "%and_ln487_4 = and i1 %rev63, i1 %icmp_ln487_4" [tools.cpp:487]   --->   Operation 497 'and' 'and_ln487_4' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 498 [1/1] (0.21ns)   --->   "%select_ln487_7 = select i1 %and_ln487_4, i32 0, i32 %conv_i_1_3305_load" [tools.cpp:487]   --->   Operation 498 'select' 'select_ln487_7' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 499 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_1 = add i32 %select_ln487_7, i32 %sext_ln496_5" [tools.cpp:497]   --->   Operation 499 'add' 'add_ln497_1' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 500 [1/1] (0.21ns)   --->   "%select_ln487_8 = select i1 %and_ln487_2, i32 0, i32 %p_load54" [tools.cpp:487]   --->   Operation 500 'select' 'select_ln487_8' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 501 [1/3] (0.00ns) (grouped into DSP with root node add_ln497_2)   --->   "%mul_ln496_2 = mul i16 %sext_ln496_7, i16 %sext_ln496_6" [tools.cpp:496]   --->   Operation 501 'mul' 'mul_ln496_2' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 502 [1/1] (0.00ns) (grouped into DSP with root node add_ln497_2)   --->   "%sext_ln496_8 = sext i16 %mul_ln496_2" [tools.cpp:496]   --->   Operation 502 'sext' 'sext_ln496_8' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 503 [1/1] (0.21ns)   --->   "%select_ln487_9 = select i1 %and_ln487_3, i32 0, i32 %conv_i_2_1320_load" [tools.cpp:487]   --->   Operation 503 'select' 'select_ln487_9' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 504 [1/1] (0.21ns)   --->   "%select_ln487_10 = select i1 %and_ln487_4, i32 0, i32 %conv_i_2_2323_load" [tools.cpp:487]   --->   Operation 504 'select' 'select_ln487_10' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 505 [1/1] (0.11ns)   --->   "%and_ln487_5 = and i1 %rev63, i1 %icmp_ln487_5" [tools.cpp:487]   --->   Operation 505 'and' 'and_ln487_5' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 506 [1/1] (0.21ns)   --->   "%select_ln487_11 = select i1 %and_ln487_5, i32 0, i32 %conv_i_2_3326_load" [tools.cpp:487]   --->   Operation 506 'select' 'select_ln487_11' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 507 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_2 = add i32 %select_ln487_11, i32 %sext_ln496_8" [tools.cpp:497]   --->   Operation 507 'add' 'add_ln497_2' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 508 [1/1] (0.21ns)   --->   "%select_ln487_12 = select i1 %and_ln487_3, i32 0, i32 %p_load" [tools.cpp:487]   --->   Operation 508 'select' 'select_ln487_12' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 509 [1/3] (0.00ns) (grouped into DSP with root node add_ln497_3)   --->   "%mul_ln496_3 = mul i16 %sext_ln496_9, i16 %sext_ln496_10" [tools.cpp:496]   --->   Operation 509 'mul' 'mul_ln496_3' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 510 [1/1] (0.00ns) (grouped into DSP with root node add_ln497_3)   --->   "%sext_ln496_11 = sext i16 %mul_ln496_3" [tools.cpp:496]   --->   Operation 510 'sext' 'sext_ln496_11' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 511 [1/1] (0.21ns)   --->   "%select_ln487_13 = select i1 %and_ln487_4, i32 0, i32 %conv_i_3_1337_load" [tools.cpp:487]   --->   Operation 511 'select' 'select_ln487_13' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 512 [1/1] (0.21ns)   --->   "%select_ln487_14 = select i1 %and_ln487_5, i32 0, i32 %conv_i_3_2338_load" [tools.cpp:487]   --->   Operation 512 'select' 'select_ln487_14' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node select_ln487_15)   --->   "%and_ln487_6 = and i1 %rev63, i1 %icmp_ln487_6" [tools.cpp:487]   --->   Operation 513 'and' 'and_ln487_6' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 514 [1/1] (0.21ns) (out node of the LUT)   --->   "%select_ln487_15 = select i1 %and_ln487_6, i32 0, i32 %conv_i_3_3339_load" [tools.cpp:487]   --->   Operation 514 'select' 'select_ln487_15' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 515 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_3 = add i32 %select_ln487_15, i32 %sext_ln496_11" [tools.cpp:497]   --->   Operation 515 'add' 'add_ln497_3' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 516 [1/3] (0.00ns) (grouped into DSP with root node add_ln497_4)   --->   "%mul_ln496_4 = mul i16 %sext_ln496_12, i16 %sext_ln496_13" [tools.cpp:496]   --->   Operation 516 'mul' 'mul_ln496_4' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 517 [1/1] (0.00ns) (grouped into DSP with root node add_ln497_4)   --->   "%sext_ln496_14 = sext i16 %mul_ln496_4" [tools.cpp:496]   --->   Operation 517 'sext' 'sext_ln496_14' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 518 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_4 = add i32 %select_ln487, i32 %sext_ln496_14" [tools.cpp:497]   --->   Operation 518 'add' 'add_ln497_4' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 519 [1/3] (0.00ns) (grouped into DSP with root node add_ln497_5)   --->   "%mul_ln496_5 = mul i16 %sext_ln496_15, i16 %sext_ln496_16" [tools.cpp:496]   --->   Operation 519 'mul' 'mul_ln496_5' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 520 [1/1] (0.00ns) (grouped into DSP with root node add_ln497_5)   --->   "%sext_ln496_17 = sext i16 %mul_ln496_5" [tools.cpp:496]   --->   Operation 520 'sext' 'sext_ln496_17' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 521 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_5 = add i32 %select_ln487_1, i32 %sext_ln496_17" [tools.cpp:497]   --->   Operation 521 'add' 'add_ln497_5' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 522 [1/3] (0.00ns) (grouped into DSP with root node add_ln497_6)   --->   "%mul_ln496_6 = mul i16 %sext_ln496_18, i16 %sext_ln496_19" [tools.cpp:496]   --->   Operation 522 'mul' 'mul_ln496_6' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 523 [1/1] (0.00ns) (grouped into DSP with root node add_ln497_6)   --->   "%sext_ln496_20 = sext i16 %mul_ln496_6" [tools.cpp:496]   --->   Operation 523 'sext' 'sext_ln496_20' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 524 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_6 = add i32 %select_ln487_2, i32 %sext_ln496_20" [tools.cpp:497]   --->   Operation 524 'add' 'add_ln497_6' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 525 [1/3] (0.00ns) (grouped into DSP with root node add_ln497_7)   --->   "%mul_ln496_7 = mul i16 %sext_ln496_21, i16 %sext_ln496_22" [tools.cpp:496]   --->   Operation 525 'mul' 'mul_ln496_7' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 526 [1/1] (0.00ns) (grouped into DSP with root node add_ln497_7)   --->   "%sext_ln496_23 = sext i16 %mul_ln496_7" [tools.cpp:496]   --->   Operation 526 'sext' 'sext_ln496_23' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 527 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_7 = add i32 %select_ln487_4, i32 %sext_ln496_23" [tools.cpp:497]   --->   Operation 527 'add' 'add_ln497_7' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 528 [1/3] (0.00ns) (grouped into DSP with root node add_ln497_8)   --->   "%mul_ln496_8 = mul i16 %sext_ln496_24, i16 %sext_ln496_25" [tools.cpp:496]   --->   Operation 528 'mul' 'mul_ln496_8' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 529 [1/1] (0.00ns) (grouped into DSP with root node add_ln497_8)   --->   "%sext_ln496_26 = sext i16 %mul_ln496_8" [tools.cpp:496]   --->   Operation 529 'sext' 'sext_ln496_26' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 530 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_8 = add i32 %select_ln487_5, i32 %sext_ln496_26" [tools.cpp:497]   --->   Operation 530 'add' 'add_ln497_8' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 531 [1/3] (0.00ns) (grouped into DSP with root node add_ln497_9)   --->   "%mul_ln496_9 = mul i16 %sext_ln496_27, i16 %sext_ln496_28" [tools.cpp:496]   --->   Operation 531 'mul' 'mul_ln496_9' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 532 [1/1] (0.00ns) (grouped into DSP with root node add_ln497_9)   --->   "%sext_ln496_29 = sext i16 %mul_ln496_9" [tools.cpp:496]   --->   Operation 532 'sext' 'sext_ln496_29' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 533 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_9 = add i32 %select_ln487_6, i32 %sext_ln496_29" [tools.cpp:497]   --->   Operation 533 'add' 'add_ln497_9' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 534 [1/3] (0.00ns) (grouped into DSP with root node add_ln497_10)   --->   "%mul_ln496_10 = mul i16 %sext_ln496_30, i16 %sext_ln496_31" [tools.cpp:496]   --->   Operation 534 'mul' 'mul_ln496_10' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 535 [1/1] (0.00ns) (grouped into DSP with root node add_ln497_10)   --->   "%sext_ln496_32 = sext i16 %mul_ln496_10" [tools.cpp:496]   --->   Operation 535 'sext' 'sext_ln496_32' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 536 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_10 = add i32 %select_ln487_8, i32 %sext_ln496_32" [tools.cpp:497]   --->   Operation 536 'add' 'add_ln497_10' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 537 [1/3] (0.00ns) (grouped into DSP with root node add_ln497_11)   --->   "%mul_ln496_11 = mul i16 %sext_ln496_33, i16 %sext_ln496_34" [tools.cpp:496]   --->   Operation 537 'mul' 'mul_ln496_11' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 538 [1/1] (0.00ns) (grouped into DSP with root node add_ln497_11)   --->   "%sext_ln496_35 = sext i16 %mul_ln496_11" [tools.cpp:496]   --->   Operation 538 'sext' 'sext_ln496_35' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 539 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_11 = add i32 %select_ln487_9, i32 %sext_ln496_35" [tools.cpp:497]   --->   Operation 539 'add' 'add_ln497_11' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 540 [1/3] (0.00ns) (grouped into DSP with root node add_ln497_12)   --->   "%mul_ln496_12 = mul i16 %sext_ln496_36, i16 %sext_ln496_37" [tools.cpp:496]   --->   Operation 540 'mul' 'mul_ln496_12' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 541 [1/1] (0.00ns) (grouped into DSP with root node add_ln497_12)   --->   "%sext_ln496_38 = sext i16 %mul_ln496_12" [tools.cpp:496]   --->   Operation 541 'sext' 'sext_ln496_38' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 542 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_12 = add i32 %select_ln487_10, i32 %sext_ln496_38" [tools.cpp:497]   --->   Operation 542 'add' 'add_ln497_12' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 543 [1/3] (0.00ns) (grouped into DSP with root node add_ln497_13)   --->   "%mul_ln496_13 = mul i16 %sext_ln496_39, i16 %sext_ln496_40" [tools.cpp:496]   --->   Operation 543 'mul' 'mul_ln496_13' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 544 [1/1] (0.00ns) (grouped into DSP with root node add_ln497_13)   --->   "%sext_ln496_41 = sext i16 %mul_ln496_13" [tools.cpp:496]   --->   Operation 544 'sext' 'sext_ln496_41' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 545 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_13 = add i32 %select_ln487_12, i32 %sext_ln496_41" [tools.cpp:497]   --->   Operation 545 'add' 'add_ln497_13' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 546 [1/3] (0.00ns) (grouped into DSP with root node add_ln497_14)   --->   "%mul_ln496_14 = mul i16 %sext_ln496_42, i16 %sext_ln496_43" [tools.cpp:496]   --->   Operation 546 'mul' 'mul_ln496_14' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 547 [1/1] (0.00ns) (grouped into DSP with root node add_ln497_14)   --->   "%sext_ln496_44 = sext i16 %mul_ln496_14" [tools.cpp:496]   --->   Operation 547 'sext' 'sext_ln496_44' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 548 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_14 = add i32 %select_ln487_13, i32 %sext_ln496_44" [tools.cpp:497]   --->   Operation 548 'add' 'add_ln497_14' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 549 [1/3] (0.00ns) (grouped into DSP with root node add_ln497_15)   --->   "%mul_ln496_15 = mul i16 %sext_ln496_45, i16 %sext_ln496_46" [tools.cpp:496]   --->   Operation 549 'mul' 'mul_ln496_15' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 550 [1/1] (0.00ns) (grouped into DSP with root node add_ln497_15)   --->   "%sext_ln496_47 = sext i16 %mul_ln496_15" [tools.cpp:496]   --->   Operation 550 'sext' 'sext_ln496_47' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 551 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_15 = add i32 %select_ln487_14, i32 %sext_ln496_47" [tools.cpp:497]   --->   Operation 551 'add' 'add_ln497_15' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 552 [1/1] (0.00ns)   --->   "%data_W_reg_load = load i8 %data_W_reg" [tools.cpp:441]   --->   Operation 552 'load' 'data_W_reg_load' <Predicate = (!icmp_ln378 & mode_read & !and_ln441_2)> <Delay = 0.00>
ST_5 : Operation 553 [1/1] (0.00ns)   --->   "%data_W_reg_1_load = load i8 %data_W_reg_1" [tools.cpp:441]   --->   Operation 553 'load' 'data_W_reg_1_load' <Predicate = (!icmp_ln378 & mode_read & !and_ln441_1)> <Delay = 0.00>
ST_5 : Operation 554 [1/1] (0.00ns)   --->   "%data_W_reg_2_load = load i8 %data_W_reg_2" [tools.cpp:441]   --->   Operation 554 'load' 'data_W_reg_2_load' <Predicate = (!icmp_ln378 & mode_read & !and_ln441)> <Delay = 0.00>
ST_5 : Operation 555 [1/1] (0.00ns)   --->   "%data_W_reg_3_load = load i8 %data_W_reg_3" [tools.cpp:441]   --->   Operation 555 'load' 'data_W_reg_3_load' <Predicate = (!icmp_ln378 & mode_read & or_ln441_2)> <Delay = 0.00>
ST_5 : Operation 556 [1/1] (0.00ns)   --->   "%data_W_reg_15_load_1 = load i8 %data_W_reg_15" [tools.cpp:441]   --->   Operation 556 'load' 'data_W_reg_15_load_1' <Predicate = (!icmp_ln378 & mode_read & or_ln441_2)> <Delay = 0.00>
ST_5 : Operation 557 [1/1] (0.27ns)   --->   "%data_W_tmp = select i1 %or_ln441_2, i8 %data_W_reg_15_load_1, i8 %temp_w_13" [tools.cpp:441]   --->   Operation 557 'select' 'data_W_tmp' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 558 [1/1] (0.27ns)   --->   "%data_W_tmp_3 = select i1 %or_ln441_2, i8 %data_W_reg_3_load, i8 %temp_w_10" [tools.cpp:441]   --->   Operation 558 'select' 'data_W_tmp_3' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 559 [1/1] (0.27ns)   --->   "%data_W_tmp_7 = select i1 %and_ln441, i8 %temp_w_10, i8 %data_W_reg_2_load" [tools.cpp:441]   --->   Operation 559 'select' 'data_W_tmp_7' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 560 [1/1] (0.27ns)   --->   "%data_W_tmp_11 = select i1 %and_ln441_1, i8 %temp_w_10, i8 %data_W_reg_1_load" [tools.cpp:441]   --->   Operation 560 'select' 'data_W_tmp_11' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 561 [1/1] (0.27ns)   --->   "%data_W_tmp_15 = select i1 %and_ln441_2, i8 %temp_w_10, i8 %data_W_reg_load" [tools.cpp:441]   --->   Operation 561 'select' 'data_W_tmp_15' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln496_48 = sext i8 %data_A_tmp_load" [tools.cpp:496]   --->   Operation 562 'sext' 'sext_ln496_48' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_5 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln496_49 = sext i8 %data_W_tmp" [tools.cpp:496]   --->   Operation 563 'sext' 'sext_ln496_49' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_5 : Operation 564 [1/1] (1.40ns)   --->   "%tmp = mul i16 %sext_ln496_49, i16 %sext_ln496_48" [tools.cpp:496]   --->   Operation 564 'mul' 'tmp' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 1.40> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln496_50 = sext i16 %tmp" [tools.cpp:496]   --->   Operation 565 'sext' 'sext_ln496_50' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_5 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln496_53 = sext i16 %tmp" [tools.cpp:496]   --->   Operation 566 'sext' 'sext_ln496_53' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_5 : Operation 567 [1/3] (0.00ns) (grouped into DSP with root node add_ln497_16)   --->   "%tmp_4 = mul i16 %sext_ln496_52, i16 %sext_ln496_51" [tools.cpp:496]   --->   Operation 567 'mul' 'tmp_4' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 568 [1/1] (0.00ns) (grouped into DSP with root node add_ln497_16)   --->   "%sext_ln496_56 = sext i16 %tmp_4" [tools.cpp:496]   --->   Operation 568 'sext' 'sext_ln496_56' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_5 : Operation 569 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_16 = add i17 %sext_ln496_56, i17 %sext_ln496_53" [tools.cpp:497]   --->   Operation 569 'add' 'add_ln497_16' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 570 [2/3] (0.94ns) (grouped into DSP with root node add_ln497_17)   --->   "%tmp_5 = mul i16 %sext_ln496_55, i16 %sext_ln496_54" [tools.cpp:496]   --->   Operation 570 'mul' 'tmp_5' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln496_57 = sext i8 %data_A_tmp_3_load_1" [tools.cpp:496]   --->   Operation 571 'sext' 'sext_ln496_57' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_5 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln496_58 = sext i8 %data_W_tmp_3" [tools.cpp:496]   --->   Operation 572 'sext' 'sext_ln496_58' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_5 : Operation 573 [3/3] (0.94ns) (grouped into DSP with root node out_tmp_3)   --->   "%tmp_6 = mul i16 %sext_ln496_58, i16 %sext_ln496_57" [tools.cpp:496]   --->   Operation 573 'mul' 'tmp_6' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln496_65 = sext i16 %tmp_7" [tools.cpp:496]   --->   Operation 574 'sext' 'sext_ln496_65' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_5 : Operation 575 [1/3] (0.00ns) (grouped into DSP with root node add_ln497_19)   --->   "%tmp_8 = mul i16 %sext_ln496_64, i16 %sext_ln496_63" [tools.cpp:496]   --->   Operation 575 'mul' 'tmp_8' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 576 [1/1] (0.00ns) (grouped into DSP with root node add_ln497_19)   --->   "%sext_ln496_68 = sext i16 %tmp_8" [tools.cpp:496]   --->   Operation 576 'sext' 'sext_ln496_68' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_5 : Operation 577 [2/3] (0.94ns) (grouped into DSP with root node add_ln497_20)   --->   "%tmp_9 = mul i16 %sext_ln496_67, i16 %sext_ln496_66" [tools.cpp:496]   --->   Operation 577 'mul' 'tmp_9' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln496_69 = sext i8 %data_A_tmp_15" [tools.cpp:496]   --->   Operation 578 'sext' 'sext_ln496_69' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_5 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln496_70 = sext i8 %data_W_tmp_7" [tools.cpp:496]   --->   Operation 579 'sext' 'sext_ln496_70' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_5 : Operation 580 [3/3] (0.94ns) (grouped into DSP with root node out_tmp_2)   --->   "%tmp_10 = mul i16 %sext_ln496_70, i16 %sext_ln496_69" [tools.cpp:496]   --->   Operation 580 'mul' 'tmp_10' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 581 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_19 = add i17 %sext_ln496_68, i17 %sext_ln496_65" [tools.cpp:497]   --->   Operation 581 'add' 'add_ln497_19' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln496_74 = sext i16 %tmp_11" [tools.cpp:496]   --->   Operation 582 'sext' 'sext_ln496_74' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_5 : Operation 583 [1/3] (0.00ns) (grouped into DSP with root node add_ln497_22)   --->   "%tmp_12 = mul i16 %sext_ln496_76, i16 %sext_ln496_75" [tools.cpp:496]   --->   Operation 583 'mul' 'tmp_12' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 584 [1/1] (0.00ns) (grouped into DSP with root node add_ln497_22)   --->   "%sext_ln496_77 = sext i16 %tmp_12" [tools.cpp:496]   --->   Operation 584 'sext' 'sext_ln496_77' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_5 : Operation 585 [2/3] (0.94ns) (grouped into DSP with root node add_ln497_23)   --->   "%tmp_13 = mul i16 %sext_ln496_79, i16 %sext_ln496_78" [tools.cpp:496]   --->   Operation 585 'mul' 'tmp_13' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln496_81 = sext i8 %data_A_tmp_19" [tools.cpp:496]   --->   Operation 586 'sext' 'sext_ln496_81' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_5 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln496_82 = sext i8 %data_W_tmp_11" [tools.cpp:496]   --->   Operation 587 'sext' 'sext_ln496_82' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_5 : Operation 588 [3/3] (0.94ns) (grouped into DSP with root node out_tmp_1)   --->   "%tmp_14 = mul i16 %sext_ln496_82, i16 %sext_ln496_81" [tools.cpp:496]   --->   Operation 588 'mul' 'tmp_14' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 589 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_22 = add i17 %sext_ln496_77, i17 %sext_ln496_74" [tools.cpp:497]   --->   Operation 589 'add' 'add_ln497_22' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln496_85 = sext i16 %tmp_15" [tools.cpp:496]   --->   Operation 590 'sext' 'sext_ln496_85' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_5 : Operation 591 [1/3] (0.00ns) (grouped into DSP with root node add_ln497_25)   --->   "%tmp_16 = mul i16 %sext_ln496_87, i16 %sext_ln496_86" [tools.cpp:496]   --->   Operation 591 'mul' 'tmp_16' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 592 [1/1] (0.00ns) (grouped into DSP with root node add_ln497_25)   --->   "%sext_ln496_88 = sext i16 %tmp_16" [tools.cpp:496]   --->   Operation 592 'sext' 'sext_ln496_88' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_5 : Operation 593 [2/3] (0.94ns) (grouped into DSP with root node add_ln497_26)   --->   "%tmp_17 = mul i16 %sext_ln496_90, i16 %sext_ln496_89" [tools.cpp:496]   --->   Operation 593 'mul' 'tmp_17' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln496_92 = sext i8 %data_A_tmp_23" [tools.cpp:496]   --->   Operation 594 'sext' 'sext_ln496_92' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_5 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln496_93 = sext i8 %data_W_tmp_15" [tools.cpp:496]   --->   Operation 595 'sext' 'sext_ln496_93' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_5 : Operation 596 [3/3] (0.94ns) (grouped into DSP with root node out_tmp)   --->   "%tmp_18 = mul i16 %sext_ln496_93, i16 %sext_ln496_92" [tools.cpp:496]   --->   Operation 596 'mul' 'tmp_18' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 597 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_25 = add i17 %sext_ln496_88, i17 %sext_ln496_85" [tools.cpp:497]   --->   Operation 597 'add' 'add_ln497_25' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 598 [1/1] (0.00ns)   --->   "%empty_353 = phi i16 0, void %if.then310, i16 %tmp_15, void %VITIS_LOOP_434_8_ifconv"   --->   Operation 598 'phi' 'empty_353' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_5 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln529 = sext i16 %empty_353" [tools.cpp:529]   --->   Operation 599 'sext' 'sext_ln529' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_5 : Operation 600 [1/1] (0.00ns)   --->   "%empty_352 = phi i16 0, void %if.then310.1, i16 %tmp_11, void %for.inc323"   --->   Operation 600 'phi' 'empty_352' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_5 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln529_1 = sext i16 %empty_352" [tools.cpp:529]   --->   Operation 601 'sext' 'sext_ln529_1' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_5 : Operation 602 [1/1] (0.00ns)   --->   "%empty_351 = phi i16 0, void %if.then310.2, i16 %tmp_7, void %for.inc323.1"   --->   Operation 602 'phi' 'empty_351' <Predicate = (mode_read)> <Delay = 0.00>
ST_5 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln529_2 = sext i16 %empty_351" [tools.cpp:529]   --->   Operation 603 'sext' 'sext_ln529_2' <Predicate = (mode_read)> <Delay = 0.00>
ST_5 : Operation 604 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %data_W_tmp, i8 %data_W_reg_15" [tools.cpp:338]   --->   Operation 604 'store' 'store_ln338' <Predicate = (mode_read)> <Delay = 0.39>
ST_5 : Operation 605 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %data_W_tmp_3, i8 %data_W_reg_3" [tools.cpp:338]   --->   Operation 605 'store' 'store_ln338' <Predicate = (mode_read)> <Delay = 0.39>
ST_5 : Operation 606 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %data_W_tmp_7, i8 %data_W_reg_2" [tools.cpp:338]   --->   Operation 606 'store' 'store_ln338' <Predicate = (mode_read)> <Delay = 0.39>
ST_5 : Operation 607 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %data_W_tmp_11, i8 %data_W_reg_1" [tools.cpp:338]   --->   Operation 607 'store' 'store_ln338' <Predicate = (mode_read)> <Delay = 0.39>
ST_5 : Operation 608 [1/1] (0.39ns)   --->   "%store_ln338 = store i8 %data_W_tmp_15, i8 %data_W_reg" [tools.cpp:338]   --->   Operation 608 'store' 'store_ln338' <Predicate = (mode_read)> <Delay = 0.39>
ST_5 : Operation 609 [1/1] (0.39ns)   --->   "%store_ln529 = store i32 %sext_ln529, i32 %empty_350" [tools.cpp:529]   --->   Operation 609 'store' 'store_ln529' <Predicate = (mode_read)> <Delay = 0.39>
ST_5 : Operation 610 [1/1] (0.39ns)   --->   "%store_ln529 = store i32 %sext_ln529_1, i32 %empty_349" [tools.cpp:529]   --->   Operation 610 'store' 'store_ln529' <Predicate = (mode_read)> <Delay = 0.39>
ST_5 : Operation 611 [1/1] (0.39ns)   --->   "%store_ln529 = store i32 %sext_ln529_2, i32 %empty_348" [tools.cpp:529]   --->   Operation 611 'store' 'store_ln529' <Predicate = (mode_read)> <Delay = 0.39>
ST_5 : Operation 612 [1/1] (0.39ns)   --->   "%store_ln496 = store i32 %sext_ln496_50, i32 %empty" [tools.cpp:496]   --->   Operation 612 'store' 'store_ln496' <Predicate = (!icmp_ln378 & mode_read & !or_ln529_2)> <Delay = 0.39>
ST_5 : Operation 613 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %empty"   --->   Operation 613 'store' 'store_ln0' <Predicate = (!icmp_ln378 & mode_read & or_ln529_2)> <Delay = 0.39>

State 6 <SV = 5> <Delay = 1.91>
ST_6 : Operation 614 [1/1] (0.00ns)   --->   "%out_load = load i32 %out" [tools.cpp:518]   --->   Operation 614 'load' 'out_load' <Predicate = (!icmp_ln378)> <Delay = 0.00>
ST_6 : Operation 615 [1/1] (0.21ns)   --->   "%out_17 = select i1 %icmp_ln518, i32 0, i32 %out_load" [tools.cpp:518]   --->   Operation 615 'select' 'out_17' <Predicate = (!icmp_ln378)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 616 [1/1] (0.00ns)   --->   "%p_0_0238_3274_load = load i32 %p_0_0238_3274" [tools.cpp:509]   --->   Operation 616 'load' 'p_0_0238_3274_load' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_6 : Operation 617 [1/1] (0.00ns)   --->   "%p_0_0238_2299_load = load i32 %p_0_0238_2299" [tools.cpp:509]   --->   Operation 617 'load' 'p_0_0238_2299_load' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_6 : Operation 618 [1/1] (0.00ns)   --->   "%p_0_0238_1317_load = load i32 %p_0_0238_1317" [tools.cpp:509]   --->   Operation 618 'load' 'p_0_0238_1317_load' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_6 : Operation 619 [1/1] (0.00ns)   --->   "%p_0_0238336_load = load i32 %p_0_0238336" [tools.cpp:509]   --->   Operation 619 'load' 'p_0_0238336_load' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_6 : Operation 620 [1/1] (0.79ns)   --->   "%icmp_ln509 = icmp_eq  i32 %out_load, i32 6" [tools.cpp:509]   --->   Operation 620 'icmp' 'icmp_ln509' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node select_ln509_1)   --->   "%or_ln509 = or i1 %cmp271, i1 %icmp_ln509" [tools.cpp:509]   --->   Operation 621 'or' 'or_ln509' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 622 [1/1] (0.79ns)   --->   "%icmp_ln509_1 = icmp_eq  i32 %out_load, i32 5" [tools.cpp:509]   --->   Operation 622 'icmp' 'icmp_ln509_1' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 623 [1/1] (0.11ns)   --->   "%or_ln509_1 = or i1 %cmp271, i1 %icmp_ln509_1" [tools.cpp:509]   --->   Operation 623 'or' 'or_ln509_1' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 624 [1/1] (0.79ns)   --->   "%icmp_ln509_2 = icmp_eq  i32 %out_load, i32 4" [tools.cpp:509]   --->   Operation 624 'icmp' 'icmp_ln509_2' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 625 [1/1] (0.11ns)   --->   "%or_ln509_2 = or i1 %cmp271, i1 %icmp_ln509_2" [tools.cpp:509]   --->   Operation 625 'or' 'or_ln509_2' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 626 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497 = add i32 %select_ln487_3, i32 %sext_ln496_2" [tools.cpp:497]   --->   Operation 626 'add' 'add_ln497' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 627 [1/1] (0.79ns)   --->   "%icmp_ln509_3 = icmp_eq  i32 %out_load, i32 3" [tools.cpp:509]   --->   Operation 627 'icmp' 'icmp_ln509_3' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 628 [1/1] (0.11ns)   --->   "%or_ln509_3 = or i1 %cmp271, i1 %icmp_ln509_3" [tools.cpp:509]   --->   Operation 628 'or' 'or_ln509_3' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 629 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_1 = add i32 %select_ln487_7, i32 %sext_ln496_5" [tools.cpp:497]   --->   Operation 629 'add' 'add_ln497_1' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 630 [1/1] (0.79ns)   --->   "%icmp_ln509_4 = icmp_eq  i32 %out_load, i32 2" [tools.cpp:509]   --->   Operation 630 'icmp' 'icmp_ln509_4' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 631 [1/1] (0.11ns)   --->   "%or_ln509_4 = or i1 %cmp271, i1 %icmp_ln509_4" [tools.cpp:509]   --->   Operation 631 'or' 'or_ln509_4' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 632 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_2 = add i32 %select_ln487_11, i32 %sext_ln496_8" [tools.cpp:497]   --->   Operation 632 'add' 'add_ln497_2' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 633 [1/1] (0.79ns)   --->   "%icmp_ln509_5 = icmp_eq  i32 %out_load, i32 1" [tools.cpp:509]   --->   Operation 633 'icmp' 'icmp_ln509_5' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 634 [1/1] (0.11ns)   --->   "%or_ln509_5 = or i1 %cmp271, i1 %icmp_ln509_5" [tools.cpp:509]   --->   Operation 634 'or' 'or_ln509_5' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 635 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_3 = add i32 %select_ln487_15, i32 %sext_ln496_11" [tools.cpp:497]   --->   Operation 635 'add' 'add_ln497_3' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 636 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_4 = add i32 %select_ln487, i32 %sext_ln496_14" [tools.cpp:497]   --->   Operation 636 'add' 'add_ln497_4' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node select_ln509_1)   --->   "%select_ln509 = select i1 %or_ln509, i32 %add_ln497_4, i32 %p_0_0238_3274_load" [tools.cpp:509]   --->   Operation 637 'select' 'select_ln509' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 638 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_5 = add i32 %select_ln487_1, i32 %sext_ln496_17" [tools.cpp:497]   --->   Operation 638 'add' 'add_ln497_5' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 639 [1/1] (0.21ns) (out node of the LUT)   --->   "%select_ln509_1 = select i1 %or_ln509_1, i32 %add_ln497_5, i32 %select_ln509" [tools.cpp:509]   --->   Operation 639 'select' 'select_ln509_1' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 640 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_6 = add i32 %select_ln487_2, i32 %sext_ln496_20" [tools.cpp:497]   --->   Operation 640 'add' 'add_ln497_6' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node select_ln509_3)   --->   "%select_ln509_2 = select i1 %or_ln509_2, i32 %add_ln497_6, i32 %select_ln509_1" [tools.cpp:509]   --->   Operation 641 'select' 'select_ln509_2' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 642 [1/1] (0.21ns) (out node of the LUT)   --->   "%select_ln509_3 = select i1 %or_ln509_3, i32 %add_ln497, i32 %select_ln509_2" [tools.cpp:509]   --->   Operation 642 'select' 'select_ln509_3' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 643 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_7 = add i32 %select_ln487_4, i32 %sext_ln496_23" [tools.cpp:497]   --->   Operation 643 'add' 'add_ln497_7' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node select_ln509_5)   --->   "%select_ln509_4 = select i1 %or_ln509_1, i32 %add_ln497_7, i32 %p_0_0238_2299_load" [tools.cpp:509]   --->   Operation 644 'select' 'select_ln509_4' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 645 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_8 = add i32 %select_ln487_5, i32 %sext_ln496_26" [tools.cpp:497]   --->   Operation 645 'add' 'add_ln497_8' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 646 [1/1] (0.21ns) (out node of the LUT)   --->   "%select_ln509_5 = select i1 %or_ln509_2, i32 %add_ln497_8, i32 %select_ln509_4" [tools.cpp:509]   --->   Operation 646 'select' 'select_ln509_5' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 647 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_9 = add i32 %select_ln487_6, i32 %sext_ln496_29" [tools.cpp:497]   --->   Operation 647 'add' 'add_ln497_9' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node select_ln509_7)   --->   "%select_ln509_6 = select i1 %or_ln509_3, i32 %add_ln497_9, i32 %select_ln509_5" [tools.cpp:509]   --->   Operation 648 'select' 'select_ln509_6' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 649 [1/1] (0.21ns) (out node of the LUT)   --->   "%select_ln509_7 = select i1 %or_ln509_4, i32 %add_ln497_1, i32 %select_ln509_6" [tools.cpp:509]   --->   Operation 649 'select' 'select_ln509_7' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 650 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_10 = add i32 %select_ln487_8, i32 %sext_ln496_32" [tools.cpp:497]   --->   Operation 650 'add' 'add_ln497_10' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node select_ln509_9)   --->   "%select_ln509_8 = select i1 %or_ln509_2, i32 %add_ln497_10, i32 %p_0_0238_1317_load" [tools.cpp:509]   --->   Operation 651 'select' 'select_ln509_8' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 652 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_11 = add i32 %select_ln487_9, i32 %sext_ln496_35" [tools.cpp:497]   --->   Operation 652 'add' 'add_ln497_11' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 653 [1/1] (0.21ns) (out node of the LUT)   --->   "%select_ln509_9 = select i1 %or_ln509_3, i32 %add_ln497_11, i32 %select_ln509_8" [tools.cpp:509]   --->   Operation 653 'select' 'select_ln509_9' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 654 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_12 = add i32 %select_ln487_10, i32 %sext_ln496_38" [tools.cpp:497]   --->   Operation 654 'add' 'add_ln497_12' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node select_ln509_11)   --->   "%select_ln509_10 = select i1 %or_ln509_4, i32 %add_ln497_12, i32 %select_ln509_9" [tools.cpp:509]   --->   Operation 655 'select' 'select_ln509_10' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 656 [1/1] (0.21ns) (out node of the LUT)   --->   "%select_ln509_11 = select i1 %or_ln509_5, i32 %add_ln497_2, i32 %select_ln509_10" [tools.cpp:509]   --->   Operation 656 'select' 'select_ln509_11' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 657 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_13 = add i32 %select_ln487_12, i32 %sext_ln496_41" [tools.cpp:497]   --->   Operation 657 'add' 'add_ln497_13' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node select_ln509_13)   --->   "%select_ln509_12 = select i1 %or_ln509_3, i32 %add_ln497_13, i32 %p_0_0238336_load" [tools.cpp:509]   --->   Operation 658 'select' 'select_ln509_12' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 659 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_14 = add i32 %select_ln487_13, i32 %sext_ln496_44" [tools.cpp:497]   --->   Operation 659 'add' 'add_ln497_14' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 660 [1/1] (0.21ns) (out node of the LUT)   --->   "%select_ln509_13 = select i1 %or_ln509_4, i32 %add_ln497_14, i32 %select_ln509_12" [tools.cpp:509]   --->   Operation 660 'select' 'select_ln509_13' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 661 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_15 = add i32 %select_ln487_14, i32 %sext_ln496_47" [tools.cpp:497]   --->   Operation 661 'add' 'add_ln497_15' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node select_ln509_15)   --->   "%select_ln509_14 = select i1 %or_ln509_5, i32 %add_ln497_15, i32 %select_ln509_13" [tools.cpp:509]   --->   Operation 662 'select' 'select_ln509_14' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 663 [1/1] (0.79ns)   --->   "%icmp_ln509_6 = icmp_eq  i32 %out_load, i32 0" [tools.cpp:509]   --->   Operation 663 'icmp' 'icmp_ln509_6' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node select_ln509_15)   --->   "%or_ln509_6 = or i1 %cmp271, i1 %icmp_ln509_6" [tools.cpp:509]   --->   Operation 664 'or' 'or_ln509_6' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 665 [1/1] (0.21ns) (out node of the LUT)   --->   "%select_ln509_15 = select i1 %or_ln509_6, i32 %add_ln497_3, i32 %select_ln509_14" [tools.cpp:509]   --->   Operation 665 'select' 'select_ln509_15' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node and_ln539)   --->   "%xor_ln539 = xor i1 %icmp_ln539, i1 1" [tools.cpp:539]   --->   Operation 666 'xor' 'xor_ln539' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 667 [1/1] (0.79ns)   --->   "%icmp_ln539_1 = icmp_slt  i32 %out_17, i32 7" [tools.cpp:539]   --->   Operation 667 'icmp' 'icmp_ln539_1' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 668 [1/1] (0.11ns) (out node of the LUT)   --->   "%and_ln539 = and i1 %xor_ln539, i1 %icmp_ln539_1" [tools.cpp:539]   --->   Operation 668 'and' 'and_ln539' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 669 [1/1] (0.00ns)   --->   "%br_ln539 = br i1 %and_ln539, void %if.end356, void %VITIS_LOOP_541_14" [tools.cpp:539]   --->   Operation 669 'br' 'br_ln539' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_6 : Operation 670 [1/1] (0.79ns)   --->   "%add342 = add i32 %out_17, i32 4294967293" [tools.cpp:518]   --->   Operation 670 'add' 'add342' <Predicate = (!mode_read & and_ln539)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %out_17, i32 2, i32 31" [tools.cpp:518]   --->   Operation 671 'partselect' 'tmp_19' <Predicate = (!mode_read & and_ln539)> <Delay = 0.00>
ST_6 : Operation 672 [1/1] (0.78ns)   --->   "%icmp18 = icmp_sgt  i30 %tmp_19, i30 0" [tools.cpp:518]   --->   Operation 672 'icmp' 'icmp18' <Predicate = (!mode_read & and_ln539)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %out_17, i32 31" [tools.cpp:544]   --->   Operation 673 'bitselect' 'tmp_20' <Predicate = (!mode_read & and_ln539)> <Delay = 0.00>
ST_6 : Operation 674 [1/1] (0.11ns)   --->   "%or_ln544 = or i1 %tmp_20, i1 %icmp18" [tools.cpp:544]   --->   Operation 674 'or' 'or_ln544' <Predicate = (!mode_read & and_ln539)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 675 [1/1] (0.00ns)   --->   "%br_ln544 = br i1 %or_ln544, void %if.then346, void %lor.lhs.false340" [tools.cpp:544]   --->   Operation 675 'br' 'br_ln544' <Predicate = (!mode_read & and_ln539)> <Delay = 0.00>
ST_6 : Operation 676 [1/1] (0.79ns)   --->   "%icmp_ln544 = icmp_sgt  i32 %add342, i32 0" [tools.cpp:544]   --->   Operation 676 'icmp' 'icmp_ln544' <Predicate = (!mode_read & and_ln539 & or_ln544)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node or_ln544_1)   --->   "%xor_ln544 = xor i1 %icmp18, i1 1" [tools.cpp:544]   --->   Operation 677 'xor' 'xor_ln544' <Predicate = (!mode_read & and_ln539 & or_ln544)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 678 [1/1] (0.11ns) (out node of the LUT)   --->   "%or_ln544_1 = or i1 %icmp_ln544, i1 %xor_ln544" [tools.cpp:544]   --->   Operation 678 'or' 'or_ln544_1' <Predicate = (!mode_read & and_ln539 & or_ln544)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 679 [1/1] (0.00ns)   --->   "%br_ln544 = br i1 %or_ln544_1, void %if.then346, void %for.inc353" [tools.cpp:544]   --->   Operation 679 'br' 'br_ln544' <Predicate = (!mode_read & and_ln539 & or_ln544)> <Delay = 0.00>
ST_6 : Operation 680 [1/1] (0.79ns)   --->   "%icmp_ln544_1 = icmp_slt  i32 %out_17, i32 1" [tools.cpp:544]   --->   Operation 680 'icmp' 'icmp_ln544_1' <Predicate = (!mode_read & and_ln539)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 681 [1/1] (0.11ns)   --->   "%or_ln544_2 = or i1 %icmp_ln544_1, i1 %icmp18" [tools.cpp:544]   --->   Operation 681 'or' 'or_ln544_2' <Predicate = (!mode_read & and_ln539)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 682 [1/1] (0.00ns)   --->   "%br_ln544 = br i1 %or_ln544_2, void %if.then346.1, void %lor.lhs.false340.1" [tools.cpp:544]   --->   Operation 682 'br' 'br_ln544' <Predicate = (!mode_read & and_ln539)> <Delay = 0.00>
ST_6 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add342, i32 1, i32 31" [tools.cpp:544]   --->   Operation 683 'partselect' 'tmp_22' <Predicate = (!mode_read & and_ln539 & or_ln544_2)> <Delay = 0.00>
ST_6 : Operation 684 [1/1] (0.78ns)   --->   "%icmp_ln544_2 = icmp_sgt  i31 %tmp_22, i31 0" [tools.cpp:544]   --->   Operation 684 'icmp' 'icmp_ln544_2' <Predicate = (!mode_read & and_ln539 & or_ln544_2)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node or_ln544_3)   --->   "%xor_ln544_1 = xor i1 %icmp18, i1 1" [tools.cpp:544]   --->   Operation 685 'xor' 'xor_ln544_1' <Predicate = (!mode_read & and_ln539 & or_ln544_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 686 [1/1] (0.11ns) (out node of the LUT)   --->   "%or_ln544_3 = or i1 %icmp_ln544_2, i1 %xor_ln544_1" [tools.cpp:544]   --->   Operation 686 'or' 'or_ln544_3' <Predicate = (!mode_read & and_ln539 & or_ln544_2)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 687 [1/1] (0.00ns)   --->   "%br_ln544 = br i1 %or_ln544_3, void %if.then346.1, void %for.inc353.1" [tools.cpp:544]   --->   Operation 687 'br' 'br_ln544' <Predicate = (!mode_read & and_ln539 & or_ln544_2)> <Delay = 0.00>
ST_6 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %out_17, i32 1, i32 31" [tools.cpp:544]   --->   Operation 688 'partselect' 'tmp_23' <Predicate = (!mode_read & and_ln539)> <Delay = 0.00>
ST_6 : Operation 689 [1/1] (0.78ns)   --->   "%icmp_ln544_3 = icmp_slt  i31 %tmp_23, i31 1" [tools.cpp:544]   --->   Operation 689 'icmp' 'icmp_ln544_3' <Predicate = (!mode_read & and_ln539)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 690 [1/1] (0.11ns)   --->   "%or_ln544_4 = or i1 %icmp_ln544_3, i1 %icmp18" [tools.cpp:544]   --->   Operation 690 'or' 'or_ln544_4' <Predicate = (!mode_read & and_ln539)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 691 [1/1] (0.00ns)   --->   "%br_ln544 = br i1 %or_ln544_4, void %if.then346.2, void %lor.lhs.false340.2" [tools.cpp:544]   --->   Operation 691 'br' 'br_ln544' <Predicate = (!mode_read & and_ln539)> <Delay = 0.00>
ST_6 : Operation 692 [1/1] (0.79ns)   --->   "%icmp_ln544_4 = icmp_sgt  i32 %add342, i32 2" [tools.cpp:544]   --->   Operation 692 'icmp' 'icmp_ln544_4' <Predicate = (!mode_read & and_ln539 & or_ln544_4)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node or_ln544_5)   --->   "%xor_ln544_2 = xor i1 %icmp18, i1 1" [tools.cpp:544]   --->   Operation 693 'xor' 'xor_ln544_2' <Predicate = (!mode_read & and_ln539 & or_ln544_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 694 [1/1] (0.11ns) (out node of the LUT)   --->   "%or_ln544_5 = or i1 %icmp_ln544_4, i1 %xor_ln544_2" [tools.cpp:544]   --->   Operation 694 'or' 'or_ln544_5' <Predicate = (!mode_read & and_ln539 & or_ln544_4)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 695 [1/1] (0.00ns)   --->   "%br_ln544 = br i1 %or_ln544_5, void %if.then346.2, void %for.inc353.2" [tools.cpp:544]   --->   Operation 695 'br' 'br_ln544' <Predicate = (!mode_read & and_ln539 & or_ln544_4)> <Delay = 0.00>
ST_6 : Operation 696 [1/1] (0.79ns)   --->   "%icmp_ln544_5 = icmp_eq  i32 %out_17, i32 3" [tools.cpp:544]   --->   Operation 696 'icmp' 'icmp_ln544_5' <Predicate = (!mode_read & and_ln539)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 697 [1/1] (0.00ns)   --->   "%br_ln544 = br i1 %icmp_ln544_5, void %lor.lhs.false340.3, void %if.then346.3" [tools.cpp:544]   --->   Operation 697 'br' 'br_ln544' <Predicate = (!mode_read & and_ln539)> <Delay = 0.00>
ST_6 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add342, i32 2, i32 31" [tools.cpp:544]   --->   Operation 698 'partselect' 'tmp_24' <Predicate = (!mode_read & and_ln539 & !icmp_ln544_5)> <Delay = 0.00>
ST_6 : Operation 699 [1/1] (0.78ns)   --->   "%icmp_ln544_6 = icmp_sgt  i30 %tmp_24, i30 0" [tools.cpp:544]   --->   Operation 699 'icmp' 'icmp_ln544_6' <Predicate = (!mode_read & and_ln539 & !icmp_ln544_5)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node or_ln544_6)   --->   "%xor_ln544_3 = xor i1 %icmp18, i1 1" [tools.cpp:544]   --->   Operation 700 'xor' 'xor_ln544_3' <Predicate = (!mode_read & and_ln539 & !icmp_ln544_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 701 [1/1] (0.11ns) (out node of the LUT)   --->   "%or_ln544_6 = or i1 %icmp_ln544_6, i1 %xor_ln544_3" [tools.cpp:544]   --->   Operation 701 'or' 'or_ln544_6' <Predicate = (!mode_read & and_ln539 & !icmp_ln544_5)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 702 [1/1] (0.00ns)   --->   "%br_ln544 = br i1 %or_ln544_6, void %if.then346.3, void %for.inc353.3" [tools.cpp:544]   --->   Operation 702 'br' 'br_ln544' <Predicate = (!mode_read & and_ln539 & !icmp_ln544_5)> <Delay = 0.00>
ST_6 : Operation 703 [1/1] (0.00ns)   --->   "%br_ln549 = br void %if.end356" [tools.cpp:549]   --->   Operation 703 'br' 'br_ln549' <Predicate = (!mode_read & and_ln539)> <Delay = 0.00>
ST_6 : Operation 704 [1/1] (0.00ns)   --->   "%store_ln509 = store i32 %select_ln509_15, i32 %p_0_0238336" [tools.cpp:509]   --->   Operation 704 'store' 'store_ln509' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_6 : Operation 705 [1/1] (0.00ns)   --->   "%store_ln509 = store i32 %select_ln509_11, i32 %p_0_0238_1317" [tools.cpp:509]   --->   Operation 705 'store' 'store_ln509' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_6 : Operation 706 [1/1] (0.00ns)   --->   "%store_ln509 = store i32 %select_ln509_7, i32 %p_0_0238_2299" [tools.cpp:509]   --->   Operation 706 'store' 'store_ln509' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_6 : Operation 707 [1/1] (0.00ns)   --->   "%store_ln509 = store i32 %select_ln509_3, i32 %p_0_0238_3274" [tools.cpp:509]   --->   Operation 707 'store' 'store_ln509' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.00>
ST_6 : Operation 708 [1/1] (0.39ns)   --->   "%store_ln497 = store i32 %add_ln497_3, i32 %conv_i_3_3339" [tools.cpp:497]   --->   Operation 708 'store' 'store_ln497' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_6 : Operation 709 [1/1] (0.39ns)   --->   "%store_ln497 = store i32 %add_ln497_15, i32 %conv_i_3_2338" [tools.cpp:497]   --->   Operation 709 'store' 'store_ln497' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_6 : Operation 710 [1/1] (0.39ns)   --->   "%store_ln497 = store i32 %add_ln497_14, i32 %conv_i_3_1337" [tools.cpp:497]   --->   Operation 710 'store' 'store_ln497' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_6 : Operation 711 [1/1] (0.39ns)   --->   "%store_ln497 = store i32 %add_ln497_13, i32 %empty_350" [tools.cpp:497]   --->   Operation 711 'store' 'store_ln497' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_6 : Operation 712 [1/1] (0.39ns)   --->   "%store_ln497 = store i32 %add_ln497_2, i32 %conv_i_2_3326" [tools.cpp:497]   --->   Operation 712 'store' 'store_ln497' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_6 : Operation 713 [1/1] (0.39ns)   --->   "%store_ln497 = store i32 %add_ln497_12, i32 %conv_i_2_2323" [tools.cpp:497]   --->   Operation 713 'store' 'store_ln497' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_6 : Operation 714 [1/1] (0.39ns)   --->   "%store_ln497 = store i32 %add_ln497_11, i32 %conv_i_2_1320" [tools.cpp:497]   --->   Operation 714 'store' 'store_ln497' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_6 : Operation 715 [1/1] (0.39ns)   --->   "%store_ln497 = store i32 %add_ln497_10, i32 %empty_349" [tools.cpp:497]   --->   Operation 715 'store' 'store_ln497' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_6 : Operation 716 [1/1] (0.39ns)   --->   "%store_ln497 = store i32 %add_ln497_1, i32 %conv_i_1_3305" [tools.cpp:497]   --->   Operation 716 'store' 'store_ln497' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_6 : Operation 717 [1/1] (0.39ns)   --->   "%store_ln497 = store i32 %add_ln497_9, i32 %conv_i_1_2303" [tools.cpp:497]   --->   Operation 717 'store' 'store_ln497' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_6 : Operation 718 [1/1] (0.39ns)   --->   "%store_ln497 = store i32 %add_ln497_8, i32 %conv_i_1_1301" [tools.cpp:497]   --->   Operation 718 'store' 'store_ln497' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_6 : Operation 719 [1/1] (0.39ns)   --->   "%store_ln497 = store i32 %add_ln497_7, i32 %empty_348" [tools.cpp:497]   --->   Operation 719 'store' 'store_ln497' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_6 : Operation 720 [1/1] (0.39ns)   --->   "%store_ln497 = store i32 %add_ln497, i32 %conv_i_3161288" [tools.cpp:497]   --->   Operation 720 'store' 'store_ln497' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_6 : Operation 721 [1/1] (0.39ns)   --->   "%store_ln497 = store i32 %add_ln497_6, i32 %conv_i_2111286" [tools.cpp:497]   --->   Operation 721 'store' 'store_ln497' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_6 : Operation 722 [1/1] (0.39ns)   --->   "%store_ln497 = store i32 %add_ln497_5, i32 %conv_i_161284" [tools.cpp:497]   --->   Operation 722 'store' 'store_ln497' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_6 : Operation 723 [1/1] (0.39ns)   --->   "%store_ln497 = store i32 %add_ln497_4, i32 %empty" [tools.cpp:497]   --->   Operation 723 'store' 'store_ln497' <Predicate = (!icmp_ln378 & !mode_read)> <Delay = 0.39>
ST_6 : Operation 724 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_16 = add i17 %sext_ln496_56, i17 %sext_ln496_53" [tools.cpp:497]   --->   Operation 724 'add' 'add_ln497_16' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln466 = sext i17 %add_ln497_16" [tools.cpp:466]   --->   Operation 725 'sext' 'sext_ln466' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_6 : Operation 726 [1/3] (0.00ns) (grouped into DSP with root node add_ln497_17)   --->   "%tmp_5 = mul i16 %sext_ln496_55, i16 %sext_ln496_54" [tools.cpp:496]   --->   Operation 726 'mul' 'tmp_5' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 727 [1/1] (0.00ns) (grouped into DSP with root node add_ln497_17)   --->   "%sext_ln496_59 = sext i16 %tmp_5" [tools.cpp:496]   --->   Operation 727 'sext' 'sext_ln496_59' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_6 : Operation 728 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_17 = add i17 %add_ln497_16, i17 %sext_ln496_59" [tools.cpp:497]   --->   Operation 728 'add' 'add_ln497_17' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 729 [2/3] (0.94ns) (grouped into DSP with root node out_tmp_3)   --->   "%tmp_6 = mul i16 %sext_ln496_58, i16 %sext_ln496_57" [tools.cpp:496]   --->   Operation 729 'mul' 'tmp_6' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 730 [1/3] (0.00ns) (grouped into DSP with root node add_ln497_20)   --->   "%tmp_9 = mul i16 %sext_ln496_67, i16 %sext_ln496_66" [tools.cpp:496]   --->   Operation 730 'mul' 'tmp_9' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 731 [1/1] (0.00ns) (grouped into DSP with root node add_ln497_20)   --->   "%sext_ln496_71 = sext i16 %tmp_9" [tools.cpp:496]   --->   Operation 731 'sext' 'sext_ln496_71' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_6 : Operation 732 [2/3] (0.94ns) (grouped into DSP with root node out_tmp_2)   --->   "%tmp_10 = mul i16 %sext_ln496_70, i16 %sext_ln496_69" [tools.cpp:496]   --->   Operation 732 'mul' 'tmp_10' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 733 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_19 = add i17 %sext_ln496_68, i17 %sext_ln496_65" [tools.cpp:497]   --->   Operation 733 'add' 'add_ln497_19' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln466_5 = sext i17 %add_ln497_19" [tools.cpp:466]   --->   Operation 734 'sext' 'sext_ln466_5' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_6 : Operation 735 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_20 = add i17 %add_ln497_19, i17 %sext_ln496_71" [tools.cpp:497]   --->   Operation 735 'add' 'add_ln497_20' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 736 [1/3] (0.00ns) (grouped into DSP with root node add_ln497_23)   --->   "%tmp_13 = mul i16 %sext_ln496_79, i16 %sext_ln496_78" [tools.cpp:496]   --->   Operation 736 'mul' 'tmp_13' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 737 [1/1] (0.00ns) (grouped into DSP with root node add_ln497_23)   --->   "%sext_ln496_80 = sext i16 %tmp_13" [tools.cpp:496]   --->   Operation 737 'sext' 'sext_ln496_80' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_6 : Operation 738 [2/3] (0.94ns) (grouped into DSP with root node out_tmp_1)   --->   "%tmp_14 = mul i16 %sext_ln496_82, i16 %sext_ln496_81" [tools.cpp:496]   --->   Operation 738 'mul' 'tmp_14' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 739 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_22 = add i17 %sext_ln496_77, i17 %sext_ln496_74" [tools.cpp:497]   --->   Operation 739 'add' 'add_ln497_22' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln466_10 = sext i17 %add_ln497_22" [tools.cpp:466]   --->   Operation 740 'sext' 'sext_ln466_10' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_6 : Operation 741 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_23 = add i17 %add_ln497_22, i17 %sext_ln496_80" [tools.cpp:497]   --->   Operation 741 'add' 'add_ln497_23' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 742 [1/3] (0.00ns) (grouped into DSP with root node add_ln497_26)   --->   "%tmp_17 = mul i16 %sext_ln496_90, i16 %sext_ln496_89" [tools.cpp:496]   --->   Operation 742 'mul' 'tmp_17' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 743 [1/1] (0.00ns) (grouped into DSP with root node add_ln497_26)   --->   "%sext_ln496_91 = sext i16 %tmp_17" [tools.cpp:496]   --->   Operation 743 'sext' 'sext_ln496_91' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_6 : Operation 744 [2/3] (0.94ns) (grouped into DSP with root node out_tmp)   --->   "%tmp_18 = mul i16 %sext_ln496_93, i16 %sext_ln496_92" [tools.cpp:496]   --->   Operation 744 'mul' 'tmp_18' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 745 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_25 = add i17 %sext_ln496_88, i17 %sext_ln496_85" [tools.cpp:497]   --->   Operation 745 'add' 'add_ln497_25' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 746 [1/1] (0.00ns)   --->   "%sext_ln466_15 = sext i17 %add_ln497_25" [tools.cpp:466]   --->   Operation 746 'sext' 'sext_ln466_15' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_6 : Operation 747 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_26 = add i17 %add_ln497_25, i17 %sext_ln496_91" [tools.cpp:497]   --->   Operation 747 'add' 'add_ln497_26' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 748 [1/1] (0.39ns)   --->   "%store_ln466 = store i32 %sext_ln466_15, i32 %conv_i_3_1337" [tools.cpp:466]   --->   Operation 748 'store' 'store_ln466' <Predicate = (mode_read)> <Delay = 0.39>
ST_6 : Operation 749 [1/1] (0.39ns)   --->   "%store_ln466 = store i32 %sext_ln466_10, i32 %conv_i_2_1320" [tools.cpp:466]   --->   Operation 749 'store' 'store_ln466' <Predicate = (mode_read)> <Delay = 0.39>
ST_6 : Operation 750 [1/1] (0.39ns)   --->   "%store_ln466 = store i32 %sext_ln466_5, i32 %conv_i_1_1301" [tools.cpp:466]   --->   Operation 750 'store' 'store_ln466' <Predicate = (mode_read)> <Delay = 0.39>
ST_6 : Operation 751 [1/1] (0.39ns)   --->   "%store_ln466 = store i32 %sext_ln466, i32 %conv_i_161284" [tools.cpp:466]   --->   Operation 751 'store' 'store_ln466' <Predicate = (mode_read)> <Delay = 0.39>
ST_6 : Operation 752 [1/1] (0.79ns)   --->   "%icmp_ln551 = icmp_ne  i32 %out_17, i32 7" [tools.cpp:551]   --->   Operation 752 'icmp' 'icmp_ln551' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 753 [1/1] (0.79ns)   --->   "%add_ln553 = add i32 %out_17, i32 1" [tools.cpp:553]   --->   Operation 753 'add' 'add_ln553' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 754 [1/1] (0.21ns)   --->   "%out_18 = select i1 %icmp_ln551, i32 %add_ln553, i32 7" [tools.cpp:551]   --->   Operation 754 'select' 'out_18' <Predicate = true> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 755 [1/1] (0.36ns)   --->   "%store_ln354 = store i32 %out_18, i32 %out" [tools.cpp:354]   --->   Operation 755 'store' 'store_ln354' <Predicate = true> <Delay = 0.36>
ST_6 : Operation 756 [1/1] (0.00ns)   --->   "%br_ln378 = br void %for.body46" [tools.cpp:378]   --->   Operation 756 'br' 'br_ln378' <Predicate = true> <Delay = 0.00>

State 7 <SV = 7> <Delay = 2.01>
ST_7 : Operation 757 [1/1] (1.47ns)   --->   "%write_ln546 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_0_0_0, i32 %select_ln509_15" [tools.cpp:546]   --->   Operation 757 'write' 'write_ln546' <Predicate = (!mode_read & and_ln539 & !or_ln544_1) | (!mode_read & and_ln539 & !or_ln544)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_7 : Operation 758 [1/1] (0.00ns)   --->   "%br_ln547 = br void %for.inc353" [tools.cpp:547]   --->   Operation 758 'br' 'br_ln547' <Predicate = (!mode_read & and_ln539 & !or_ln544_1) | (!mode_read & and_ln539 & !or_ln544)> <Delay = 0.00>
ST_7 : Operation 759 [1/1] (1.47ns)   --->   "%write_ln546 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_0_0_1, i32 %select_ln509_11" [tools.cpp:546]   --->   Operation 759 'write' 'write_ln546' <Predicate = (!mode_read & and_ln539 & !or_ln544_3) | (!mode_read & and_ln539 & !or_ln544_2)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_7 : Operation 760 [1/1] (0.00ns)   --->   "%br_ln547 = br void %for.inc353.1" [tools.cpp:547]   --->   Operation 760 'br' 'br_ln547' <Predicate = (!mode_read & and_ln539 & !or_ln544_3) | (!mode_read & and_ln539 & !or_ln544_2)> <Delay = 0.00>
ST_7 : Operation 761 [1/1] (1.47ns)   --->   "%write_ln546 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_0_0_2, i32 %select_ln509_7" [tools.cpp:546]   --->   Operation 761 'write' 'write_ln546' <Predicate = (!mode_read & and_ln539 & !or_ln544_5) | (!mode_read & and_ln539 & !or_ln544_4)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_7 : Operation 762 [1/1] (0.00ns)   --->   "%br_ln547 = br void %for.inc353.2" [tools.cpp:547]   --->   Operation 762 'br' 'br_ln547' <Predicate = (!mode_read & and_ln539 & !or_ln544_5) | (!mode_read & and_ln539 & !or_ln544_4)> <Delay = 0.00>
ST_7 : Operation 763 [1/1] (1.47ns)   --->   "%write_ln546 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_0_0_3, i32 %select_ln509_3" [tools.cpp:546]   --->   Operation 763 'write' 'write_ln546' <Predicate = (!mode_read & and_ln539 & !or_ln544_6) | (!mode_read & and_ln539 & icmp_ln544_5)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_7 : Operation 764 [1/1] (0.00ns)   --->   "%br_ln547 = br void %for.inc353.3" [tools.cpp:547]   --->   Operation 764 'br' 'br_ln547' <Predicate = (!mode_read & and_ln539 & !or_ln544_6) | (!mode_read & and_ln539 & icmp_ln544_5)> <Delay = 0.00>
ST_7 : Operation 765 [1/2] (0.54ns) (root node of the DSP)   --->   "%out_tmp_3 = add i18 %sext_ln466_2, i18 %sext_ln496_62" [tools.cpp:497]   --->   Operation 765 'add' 'out_tmp_3' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln466_3 = sext i18 %out_tmp_3" [tools.cpp:466]   --->   Operation 766 'sext' 'sext_ln466_3' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_7 : Operation 767 [1/2] (0.54ns) (root node of the DSP)   --->   "%out_tmp_2 = add i18 %sext_ln466_7, i18 %sext_ln466_4" [tools.cpp:497]   --->   Operation 767 'add' 'out_tmp_2' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 768 [1/1] (0.00ns)   --->   "%sext_ln466_8 = sext i18 %out_tmp_2" [tools.cpp:466]   --->   Operation 768 'sext' 'sext_ln466_8' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_7 : Operation 769 [1/2] (0.54ns) (root node of the DSP)   --->   "%out_tmp_1 = add i18 %sext_ln466_12, i18 %sext_ln466_9" [tools.cpp:497]   --->   Operation 769 'add' 'out_tmp_1' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln466_13 = sext i18 %out_tmp_1" [tools.cpp:466]   --->   Operation 770 'sext' 'sext_ln466_13' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_7 : Operation 771 [1/2] (0.54ns) (root node of the DSP)   --->   "%out_tmp = add i18 %sext_ln466_17, i18 %sext_ln466_14" [tools.cpp:497]   --->   Operation 771 'add' 'out_tmp' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 772 [1/1] (0.00ns)   --->   "%sext_ln353 = sext i18 %out_tmp" [tools.cpp:353]   --->   Operation 772 'sext' 'sext_ln353' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_7 : Operation 773 [1/1] (1.47ns)   --->   "%write_ln533 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_0_0_0, i32 %sext_ln353" [tools.cpp:533]   --->   Operation 773 'write' 'write_ln533' <Predicate = (!icmp_ln378 & icmp_ln384 & mode_read)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_7 : Operation 774 [1/1] (1.47ns)   --->   "%write_ln533 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_0_0_1, i32 %sext_ln466_13" [tools.cpp:533]   --->   Operation 774 'write' 'write_ln533' <Predicate = (!icmp_ln378 & mode_read & or_ln529)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_7 : Operation 775 [1/1] (1.47ns)   --->   "%write_ln533 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_0_0_2, i32 %sext_ln466_8" [tools.cpp:533]   --->   Operation 775 'write' 'write_ln533' <Predicate = (!icmp_ln378 & mode_read & or_ln529_1)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_7 : Operation 776 [1/1] (0.39ns)   --->   "%store_ln353 = store i32 %sext_ln353, i32 %conv_i_3_3339" [tools.cpp:353]   --->   Operation 776 'store' 'store_ln353' <Predicate = (mode_read)> <Delay = 0.39>
ST_7 : Operation 777 [1/1] (0.39ns)   --->   "%store_ln466 = store i32 %sext_ln466_13, i32 %conv_i_2_3326" [tools.cpp:466]   --->   Operation 777 'store' 'store_ln466' <Predicate = (mode_read)> <Delay = 0.39>
ST_7 : Operation 778 [1/1] (0.39ns)   --->   "%store_ln466 = store i32 %sext_ln466_8, i32 %conv_i_1_3305" [tools.cpp:466]   --->   Operation 778 'store' 'store_ln466' <Predicate = (mode_read)> <Delay = 0.39>
ST_7 : Operation 779 [1/1] (0.39ns)   --->   "%store_ln466 = store i32 %sext_ln466_3, i32 %conv_i_3161288" [tools.cpp:466]   --->   Operation 779 'store' 'store_ln466' <Predicate = (mode_read)> <Delay = 0.39>
ST_7 : Operation 780 [1/1] (1.47ns)   --->   "%write_ln533 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_0_0_3, i32 %sext_ln466_3" [tools.cpp:533]   --->   Operation 780 'write' 'write_ln533' <Predicate = (!icmp_ln378 & mode_read & or_ln529_2)> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>

State 8 <SV = 6> <Delay = 1.08>
ST_8 : Operation 781 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_17 = add i17 %add_ln497_16, i17 %sext_ln496_59" [tools.cpp:497]   --->   Operation 781 'add' 'add_ln497_17' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln466_1 = sext i17 %add_ln497_17" [tools.cpp:466]   --->   Operation 782 'sext' 'sext_ln466_1' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_8 : Operation 783 [1/1] (0.00ns)   --->   "%sext_ln466_2 = sext i17 %add_ln497_17" [tools.cpp:466]   --->   Operation 783 'sext' 'sext_ln466_2' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_8 : Operation 784 [1/3] (0.00ns) (grouped into DSP with root node out_tmp_3)   --->   "%tmp_6 = mul i16 %sext_ln496_58, i16 %sext_ln496_57" [tools.cpp:496]   --->   Operation 784 'mul' 'tmp_6' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 785 [1/1] (0.00ns) (grouped into DSP with root node out_tmp_3)   --->   "%sext_ln496_62 = sext i16 %tmp_6" [tools.cpp:496]   --->   Operation 785 'sext' 'sext_ln496_62' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_8 : Operation 786 [2/2] (0.54ns) (root node of the DSP)   --->   "%out_tmp_3 = add i18 %sext_ln466_2, i18 %sext_ln496_62" [tools.cpp:497]   --->   Operation 786 'add' 'out_tmp_3' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 787 [1/3] (0.00ns) (grouped into DSP with root node out_tmp_2)   --->   "%tmp_10 = mul i16 %sext_ln496_70, i16 %sext_ln496_69" [tools.cpp:496]   --->   Operation 787 'mul' 'tmp_10' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 788 [1/1] (0.00ns) (grouped into DSP with root node out_tmp_2)   --->   "%sext_ln466_4 = sext i16 %tmp_10" [tools.cpp:466]   --->   Operation 788 'sext' 'sext_ln466_4' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_8 : Operation 789 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_20 = add i17 %add_ln497_19, i17 %sext_ln496_71" [tools.cpp:497]   --->   Operation 789 'add' 'add_ln497_20' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 790 [1/1] (0.00ns)   --->   "%sext_ln466_6 = sext i17 %add_ln497_20" [tools.cpp:466]   --->   Operation 790 'sext' 'sext_ln466_6' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_8 : Operation 791 [1/1] (0.00ns)   --->   "%sext_ln466_7 = sext i17 %add_ln497_20" [tools.cpp:466]   --->   Operation 791 'sext' 'sext_ln466_7' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_8 : Operation 792 [2/2] (0.54ns) (root node of the DSP)   --->   "%out_tmp_2 = add i18 %sext_ln466_7, i18 %sext_ln466_4" [tools.cpp:497]   --->   Operation 792 'add' 'out_tmp_2' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 793 [1/3] (0.00ns) (grouped into DSP with root node out_tmp_1)   --->   "%tmp_14 = mul i16 %sext_ln496_82, i16 %sext_ln496_81" [tools.cpp:496]   --->   Operation 793 'mul' 'tmp_14' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 794 [1/1] (0.00ns) (grouped into DSP with root node out_tmp_1)   --->   "%sext_ln466_9 = sext i16 %tmp_14" [tools.cpp:466]   --->   Operation 794 'sext' 'sext_ln466_9' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_8 : Operation 795 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_23 = add i17 %add_ln497_22, i17 %sext_ln496_80" [tools.cpp:497]   --->   Operation 795 'add' 'add_ln497_23' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 796 [1/1] (0.00ns)   --->   "%sext_ln466_11 = sext i17 %add_ln497_23" [tools.cpp:466]   --->   Operation 796 'sext' 'sext_ln466_11' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_8 : Operation 797 [1/1] (0.00ns)   --->   "%sext_ln466_12 = sext i17 %add_ln497_23" [tools.cpp:466]   --->   Operation 797 'sext' 'sext_ln466_12' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_8 : Operation 798 [2/2] (0.54ns) (root node of the DSP)   --->   "%out_tmp_1 = add i18 %sext_ln466_12, i18 %sext_ln466_9" [tools.cpp:497]   --->   Operation 798 'add' 'out_tmp_1' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 799 [1/3] (0.00ns) (grouped into DSP with root node out_tmp)   --->   "%tmp_18 = mul i16 %sext_ln496_93, i16 %sext_ln496_92" [tools.cpp:496]   --->   Operation 799 'mul' 'tmp_18' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 800 [1/1] (0.00ns) (grouped into DSP with root node out_tmp)   --->   "%sext_ln466_14 = sext i16 %tmp_18" [tools.cpp:466]   --->   Operation 800 'sext' 'sext_ln466_14' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_8 : Operation 801 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln497_26 = add i17 %add_ln497_25, i17 %sext_ln496_91" [tools.cpp:497]   --->   Operation 801 'add' 'add_ln497_26' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 802 [1/1] (0.00ns)   --->   "%sext_ln466_16 = sext i17 %add_ln497_26" [tools.cpp:466]   --->   Operation 802 'sext' 'sext_ln466_16' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_8 : Operation 803 [1/1] (0.00ns)   --->   "%sext_ln466_17 = sext i17 %add_ln497_26" [tools.cpp:466]   --->   Operation 803 'sext' 'sext_ln466_17' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.00>
ST_8 : Operation 804 [2/2] (0.54ns) (root node of the DSP)   --->   "%out_tmp = add i18 %sext_ln466_17, i18 %sext_ln466_14" [tools.cpp:497]   --->   Operation 804 'add' 'out_tmp' <Predicate = (!icmp_ln378 & mode_read)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 805 [1/1] (0.39ns)   --->   "%store_ln466 = store i32 %sext_ln466_16, i32 %conv_i_3_2338" [tools.cpp:466]   --->   Operation 805 'store' 'store_ln466' <Predicate = (mode_read)> <Delay = 0.39>
ST_8 : Operation 806 [1/1] (0.39ns)   --->   "%store_ln466 = store i32 %sext_ln466_11, i32 %conv_i_2_2323" [tools.cpp:466]   --->   Operation 806 'store' 'store_ln466' <Predicate = (mode_read)> <Delay = 0.39>
ST_8 : Operation 807 [1/1] (0.39ns)   --->   "%store_ln466 = store i32 %sext_ln466_6, i32 %conv_i_1_2303" [tools.cpp:466]   --->   Operation 807 'store' 'store_ln466' <Predicate = (mode_read)> <Delay = 0.39>
ST_8 : Operation 808 [1/1] (0.39ns)   --->   "%store_ln466 = store i32 %sext_ln466_1, i32 %conv_i_2111286" [tools.cpp:466]   --->   Operation 808 'store' 'store_ln466' <Predicate = (mode_read)> <Delay = 0.39>
ST_8 : Operation 809 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 809 'ret' 'ret_ln0' <Predicate = (icmp_ln378)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.391ns
The critical path consists of the following:
	'alloca' operation 8 bit ('data_W_reg', tools.cpp:338) [72]  (0.000 ns)
	'store' operation 0 bit ('store_ln338', tools.cpp:338) of constant 0 on local variable 'data_W_reg', tools.cpp:338 [91]  (0.391 ns)

 <State 2>: 2.161ns
The critical path consists of the following:
	'load' operation 32 bit ('flag', tools.cpp:378) on local variable 'flag', tools.cpp:353 [148]  (0.000 ns)
	'add' operation 32 bit ('flag', tools.cpp:518) [217]  (0.793 ns)
	'icmp' operation 1 bit ('icmp_ln518', tools.cpp:518) [218]  (0.793 ns)
	'select' operation 32 bit ('flag', tools.cpp:518) [220]  (0.213 ns)
	'store' operation 0 bit ('store_ln353', tools.cpp:353) of variable 'flag', tools.cpp:518 on local variable 'flag', tools.cpp:353 [758]  (0.362 ns)

 <State 3>: 3.108ns
The critical path consists of the following:
	fifo read operation ('fifo_SA_A_0_0_read', tools.cpp:386) on port 'fifo_SA_A_0_0' (tools.cpp:386) [176]  (1.471 ns)
	multiplexor before 'phi' operation 32 bit ('p_0_0_0261_2246', tools.cpp:389) with incoming values : ('p_0_0_0261_2249_load') ('fifo_SA_W_0_0_read', tools.cpp:389) ('fifo_SA_W_0_0_read_1', tools.cpp:393) [189]  (0.420 ns)
	'phi' operation 32 bit ('p_0_0_0261_2246', tools.cpp:389) with incoming values : ('p_0_0_0261_2249_load') ('fifo_SA_W_0_0_read', tools.cpp:389) ('fifo_SA_W_0_0_read_1', tools.cpp:393) [189]  (0.000 ns)
	'select' operation 8 bit ('data_W_reg', tools.cpp:441) [545]  (0.277 ns)
	'mul' operation 16 bit of DSP[566] ('tmp', tools.cpp:496) [564]  (0.940 ns)

 <State 4>: 2.039ns
The critical path consists of the following:
	'load' operation 8 bit ('data_W_reg_14_load_1', tools.cpp:441) on local variable 'data_W_reg', tools.cpp:338 [523]  (0.000 ns)
	'select' operation 8 bit ('data_W_reg', tools.cpp:441) [540]  (0.277 ns)
	'mul' operation 16 bit ('tmp', tools.cpp:496) [583]  (1.400 ns)
	blocking operation 0.362 ns on control path)

 <State 5>: 2.220ns
The critical path consists of the following:
	'load' operation 8 bit ('data_W_reg_15_load_1', tools.cpp:441) on local variable 'data_W_reg', tools.cpp:338 [524]  (0.000 ns)
	'select' operation 8 bit ('data_W_reg', tools.cpp:441) [538]  (0.277 ns)
	'mul' operation 16 bit ('tmp', tools.cpp:496) [559]  (1.400 ns)
	'add' operation 17 bit of DSP[566] ('add_ln497_16', tools.cpp:497) [566]  (0.543 ns)

 <State 6>: 1.911ns
The critical path consists of the following:
	'load' operation 32 bit ('out_load', tools.cpp:518) on local variable 'out', tools.cpp:354 [191]  (0.000 ns)
	'select' operation 32 bit ('out', tools.cpp:518) [219]  (0.213 ns)
	'add' operation 32 bit ('add342', tools.cpp:518) [413]  (0.793 ns)
	'icmp' operation 1 bit ('icmp_ln544', tools.cpp:544) [420]  (0.793 ns)
	'or' operation 1 bit ('or_ln544_1', tools.cpp:544) [422]  (0.112 ns)

 <State 7>: 2.014ns
The critical path consists of the following:
	'add' operation 18 bit of DSP[625] ('out_tmp', tools.cpp:497) [625]  (0.543 ns)
	fifo write operation ('write_ln533', tools.cpp:533) on port 'fifo_SA_O_0_0_1' (tools.cpp:533) [666]  (1.471 ns)

 <State 8>: 1.086ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[572] ('add_ln497_17', tools.cpp:497) [572]  (0.543 ns)
	'add' operation 18 bit of DSP[579] ('out_tmp', tools.cpp:497) [579]  (0.543 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
