name: ADC_Common
description: ADC common registers
groupName: ADC
registers:
  - name: ADC12_CCR
    displayName: ADC12_CCR
    description: ADC_CCR system control register
    addressOffset: 8
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PRESC
        description: "ADC prescaler\nThese bits are set and cleared by software to\
          \ select the frequency of the ADC clock. The clock is common to all ADCs.\n\
          Others: Reserved, must not be used\nNote: The software is allowed to write\
          \ this bit only when the ADCs are disabled (ADCAL = 0, JADSTART = 0, ADSTART = 0,\
          \ ADSTP = 0, ADDIS = 0 and ADEN = 0)."
        bitOffset: 18
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: input ADC clock not divided
            value: 0
          - name: B_0x1
            description: input ADC clock divided by 2
            value: 1
          - name: B_0x2
            description: input ADC clock divided by 4
            value: 2
          - name: B_0x3
            description: input ADC clock divided by 6
            value: 3
          - name: B_0x4
            description: input ADC clock divided by 8
            value: 4
          - name: B_0x5
            description: input ADC clock divided by 10
            value: 5
          - name: B_0x6
            description: input ADC clock divided by 12
            value: 6
          - name: B_0x7
            description: input ADC clock divided by 16
            value: 7
          - name: B_0x8
            description: input ADC clock divided by 32
            value: 8
          - name: B_0x9
            description: input ADC clock divided by 64
            value: 9
          - name: B_0xA
            description: input ADC clock divided by 128
            value: 10
          - name: B_0xB
            description: input ADC clock divided by 256
            value: 11
      - name: VREFEN
        description: "VREFINT enable\nThis bit is set and cleared by software to enable/disable\
          \ the VREFINT buffer.\nNote: The software is allowed to write this bit only\
          \ when the ADCs are disabled (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0,\
          \ ADDIS = 0 and ADEN = 0)."
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VREFINT channel disabled
            value: 0
          - name: B_0x1
            description: VREFINT channel enabled
            value: 1
      - name: VSENSESEL
        description: "Temperature sensor voltage selection\nThis bit is set and cleared\
          \ by software to control the temperature sensor channel.\nNote: The software\
          \ is allowed to write this bit only when the ADCs are disabled (ADCAL = 0,\
          \ JADSTART = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0)."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Temperature sensor channel disabled
            value: 0
          - name: B_0x1
            description: Temperature sensor channel enabled
            value: 1
      - name: VBATEN
        description: "VBAT enable\nThis bit is set and cleared by software to control\
          \ the VBAT channel.\nNote: The software is allowed to write this bit only\
          \ when the ADCs are disabled (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0,\
          \ ADDIS = 0 and ADEN = 0)."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VBAT channel disabled
            value: 0
          - name: B_0x1
            description: VBAT channel enabled
            value: 1
addressBlocks:
  - offset: 0
    size: 12
    usage: registers
