/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  reg [16:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [11:0] celloutsig_1_13z;
  wire [14:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [6:0] celloutsig_1_1z;
  wire [19:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = { celloutsig_1_2z[18:17], celloutsig_1_3z } & { celloutsig_1_1z[4:1], celloutsig_1_4z };
  assign celloutsig_1_7z = { celloutsig_1_2z[16:12], celloutsig_1_3z } & { celloutsig_1_6z[4], celloutsig_1_1z };
  assign celloutsig_1_13z = { celloutsig_1_9z[12:2], celloutsig_1_11z } & { celloutsig_1_2z[18:12], celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_3z };
  assign celloutsig_0_2z = { in_data[26:24], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } & { in_data[92:86], celloutsig_0_1z };
  assign celloutsig_0_8z = celloutsig_0_4z[8:2] === { celloutsig_0_5z[13:9], celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[143:140] >= in_data[177:174];
  assign celloutsig_1_8z = 3'h0 >= celloutsig_1_6z[3:1];
  assign celloutsig_1_11z = { in_data[145:137], celloutsig_1_0z } >= in_data[160:151];
  assign celloutsig_0_7z = in_data[78:73] > celloutsig_0_6z;
  assign celloutsig_1_12z = { celloutsig_1_7z[7:3], celloutsig_1_8z, 1'h0 } > { 1'h0, celloutsig_1_11z, celloutsig_1_10z[3:1], celloutsig_1_6z[0], celloutsig_1_11z };
  assign celloutsig_1_4z = celloutsig_1_2z[16:10] < { celloutsig_1_2z[16:12], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[75:63] < in_data[25:13];
  assign celloutsig_1_18z = celloutsig_1_15z[7:3] < { celloutsig_1_4z, celloutsig_1_16z };
  assign celloutsig_1_3z = celloutsig_1_1z[2:0] % { 1'h1, in_data[119], celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_2z[16:11], celloutsig_1_3z, celloutsig_1_6z, 1'h0 } % { 1'h1, in_data[147:141], celloutsig_1_1z };
  assign celloutsig_1_15z = { celloutsig_1_13z[10:2], celloutsig_1_8z, celloutsig_1_10z[3:1], celloutsig_1_6z[0], celloutsig_1_11z } * { celloutsig_1_2z[17:16], celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_10z[3:1], celloutsig_1_6z[0] };
  assign celloutsig_0_9z = ~ celloutsig_0_5z[16:10];
  assign celloutsig_1_19z = celloutsig_1_18z & celloutsig_1_13z[7];
  assign celloutsig_0_6z = { in_data[56], celloutsig_0_3z } >> { celloutsig_0_2z[6:4], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_3z = { in_data[4], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >> celloutsig_0_2z[4:0];
  assign celloutsig_0_4z = { celloutsig_0_3z[0], celloutsig_0_2z } ^ { celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_16z = celloutsig_1_1z[4:1] ^ { celloutsig_1_1z[6:4], celloutsig_1_12z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_5z = 17'h00000;
    else if (celloutsig_1_19z) celloutsig_0_5z = in_data[65:49];
  always_latch
    if (clkin_data[64]) celloutsig_1_1z = 7'h00;
    else if (!clkin_data[0]) celloutsig_1_1z = { in_data[170:166], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_0z = ~((in_data[3] & in_data[60]) | (in_data[70] & in_data[74]));
  assign { celloutsig_1_2z[7], celloutsig_1_2z[19:8] } = { celloutsig_1_0z, in_data[107:96] } ^ { in_data[101], in_data[113:102] };
  assign celloutsig_1_10z[3:1] = celloutsig_1_6z[3:1] | { in_data[189:188], celloutsig_1_0z };
  assign celloutsig_1_10z[0] = celloutsig_1_6z[0];
  assign celloutsig_1_2z[6:0] = 7'h00;
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
