{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.95525",
   "Default View_TopLeft":"-126,-242",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_mgt -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD -left
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace port port-id_RSFEC_ENABLE -pg 1 -lvl 5 -x 1290 -y 100 -defaultsOSRD
preplace port port-id_resetn_out -pg 1 -lvl 5 -x 1290 -y 180 -defaultsOSRD
preplace port port-id_active0 -pg 1 -lvl 5 -x 1290 -y 60 -defaultsOSRD -right
preplace port port-id_active1 -pg 1 -lvl 5 -x 1290 -y 80 -defaultsOSRD -right
preplace portBus CMAC_TXPRE -pg 1 -lvl 5 -x 1290 -y 120 -defaultsOSRD
preplace portBus CMAC_TXPOST -pg 1 -lvl 5 -x 1290 -y 140 -defaultsOSRD
preplace portBus CMAC_TXDIFF -pg 1 -lvl 5 -x 1290 -y 160 -defaultsOSRD
preplace inst one -pg 1 -lvl 1 -x 170 -y 320 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst pcie_bridge -pg 1 -lvl 2 -x 500 -y 140 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 56 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 36 57 58 59 60 61 62 69 66 65 64 67 68 63 70 71 72 73} -defaultsOSRD -pinDir M_AXI_B right -pinY M_AXI_B 0R -pinDir S_AXI_LITE left -pinY S_AXI_LITE 20L -pinDir pcie_mgt left -pinY pcie_mgt 0L -pinDir sys_clk left -pinY sys_clk 60L -pinDir sys_clk_gt left -pinY sys_clk_gt 80L -pinDir sys_rst_n left -pinY sys_rst_n 180L -pinBusDir cfg_ltssm_state right -pinBusY cfg_ltssm_state 60R -pinDir user_lnk_up right -pinY user_lnk_up 40R -pinDir axi_aclk right -pinY axi_aclk 20R -pinDir axi_aresetn right -pinY axi_aresetn 140R -pinDir axi_ctl_aresetn right -pinY axi_ctl_aresetn 160R -pinBusDir usr_irq_req left -pinBusY usr_irq_req 100L -pinBusDir usr_irq_ack right -pinBusY usr_irq_ack 180R -pinDir msi_enable right -pinY msi_enable 200R -pinBusDir msi_vector_width right -pinBusY msi_vector_width 220R -pinDir interrupt_out right -pinY interrupt_out 240R
preplace inst bridge_input_clk -pg 1 -lvl 1 -x 170 -y 200 -swap {0 1 2 4 3} -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 0L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 20R -pinBusDir IBUF_DS_ODIV2 right -pinBusY IBUF_DS_ODIV2 0R
preplace inst system_interconnect -pg 1 -lvl 3 -x 810 -y 140 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 58 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 38 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 140R -pinDir M01_AXI right -pinY M01_AXI 0R -pinDir aclk left -pinY aclk 20L -pinDir aresetn left -pinY aresetn 140L
preplace inst axi_config -pg 1 -lvl 4 -x 1120 -y 60 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 80L -pinDir clk left -pinY clk 100L -pinDir resetn left -pinY resetn 120L -pinDir active0 right -pinY active0 0R -pinDir active1 right -pinY active1 20R -pinDir RSFEC_ENABLE right -pinY RSFEC_ENABLE 40R -pinBusDir CMAC_TXPRE right -pinBusY CMAC_TXPRE 60R -pinBusDir CMAC_TXPOST right -pinBusY CMAC_TXPOST 80R -pinBusDir CMAC_TXDIFF right -pinBusY CMAC_TXDIFF 100R -pinDir resetn_out right -pinY resetn_out 120R
preplace inst axi_revision -pg 1 -lvl 4 -x 1120 -y 280 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir AXI_ACLK left -pinY AXI_ACLK 20L -pinDir AXI_ARESETN left -pinY AXI_ARESETN 40L
preplace netloc active0_1 1 4 1 NJ 60
preplace netloc active1_1 1 4 1 NJ 80
preplace netloc axi_config_CMAC_TXPRE 1 4 1 NJ 120
preplace netloc axi_config_RSFEC_ENABLE 1 4 1 NJ 100
preplace netloc axi_config_resetn_out 1 4 1 NJ 180
preplace netloc one_dout 1 1 1 N 320
preplace netloc pcie_bridge_axi_aclk 1 2 2 670 80 950
preplace netloc pcie_bridge_axi_aresetn 1 2 2 670 340 970
preplace netloc util_ds_buf_0_IBUF_DS_ODIV2 1 1 1 N 200
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 1 N 220
preplace netloc axi_config_CMAC_TXPOST 1 4 1 NJ 140
preplace netloc axi_config_CMAC_TXDIFF 1 4 1 NJ 160
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 200
preplace netloc pcie_bridge_M_AXI_B 1 2 1 N 140
preplace netloc pcie_bridge_pcie_mgt 1 0 2 NJ 140 NJ
preplace netloc system_interconnect_M00_AXI 1 3 1 N 280
preplace netloc system_interconnect_M01_AXI 1 3 1 N 140
levelinfo -pg 1 0 170 500 810 1120 1290
pagesize -pg 1 -db -bbox -sgen -130 0 1480 440
",
   "No Loops_ScaleFactor":"0.74704",
   "No Loops_TopLeft":"-126,-240",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port M_AXI_B -pg 1 -lvl 4 -x 900 -y 80 -defaultsOSRD
preplace port S_AXI_LITE -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 4 -x 900 -y 100 -defaultsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port port-id_led_pcie_link_up -pg 1 -lvl 4 -x 900 -y 140 -defaultsOSRD
preplace port port-id_axi_aclk -pg 1 -lvl 4 -x 900 -y 160 -defaultsOSRD
preplace port port-id_axi_aresetn -pg 1 -lvl 4 -x 900 -y 180 -defaultsOSRD
preplace inst pcie_bridge -pg 1 -lvl 2 -x 510 -y 180 -defaultsOSRD
preplace inst one -pg 1 -lvl 3 -x 800 -y 250 -defaultsOSRD
preplace inst bridge_input_clock -pg 1 -lvl 1 -x 170 -y 70 -defaultsOSRD
preplace netloc xdma_0_user_lnk_up 1 2 2 NJ 140 N
preplace netloc xdma_0_axi_aclk 1 2 2 NJ 160 N
preplace netloc xdma_0_axi_aresetn 1 2 2 NJ 180 N
preplace netloc one_dout 1 1 3 320J 340 N 340 880
preplace netloc bridge_input_clock_IBUF_DS_ODIV2 1 1 1 320 80n
preplace netloc bridge_input_clock_IBUF_OUT 1 1 1 330 60n
preplace netloc xdma_0_M_AXI_B 1 2 2 NJ 80 N
preplace netloc smartconnect_0_M01_AXI 1 0 2 NJ 140 NJ
preplace netloc xdma_0_pcie_mgt 1 2 2 NJ 100 N
preplace netloc Conn1 1 0 1 NJ 70
levelinfo -pg 1 0 170 510 800 900
pagesize -pg 1 -db -bbox -sgen -130 0 1070 350
"
}
0
