<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Simple-RISC.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Ctrl_Unit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Main_Top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Main_Top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Main_Top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Main_Top.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Main_Top.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Main_Top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Main_Top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Main_Top.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Main_Top_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Main_Top_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Main_Top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_ALU_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_ALU_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_ALU_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_Ctrl_Unit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_Ctrl_Unit_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_Data_RAM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_Data_RAM_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_Func_Sel_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_Func_Sel_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_Instr_ROM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_Instr_ROM_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_Instr_Split_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_Instr_Split_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_MUX_2_1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_MUX_2_1_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_MUX_3_1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_MUX_3_1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_Main_Top_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_Main_Top_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_Main_Top_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_Main_Top_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_PC_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_PC_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_P_C_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_P_C_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_P_C_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_P_C_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_Reg_File_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_Reg_File_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_Reg_File_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_Reg_File_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_Sign_Extend_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_Sign_Extend_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1541873764" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1541873764">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541877488" xil_pn:in_ck="1590346425412233680" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1541877488">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AL_Unit.v"/>
      <outfile xil_pn:name="Ctrl_Unit.v"/>
      <outfile xil_pn:name="Data_RAM.v"/>
      <outfile xil_pn:name="Func_Sel.v"/>
      <outfile xil_pn:name="Instr_ROM.v"/>
      <outfile xil_pn:name="Instr_Split.v"/>
      <outfile xil_pn:name="MUX.v"/>
      <outfile xil_pn:name="Main_Top.v"/>
      <outfile xil_pn:name="Prog_Cnt.v"/>
      <outfile xil_pn:name="Reg_File.v"/>
      <outfile xil_pn:name="Sign_Ext.v"/>
      <outfile xil_pn:name="test_ALU.v"/>
      <outfile xil_pn:name="test_Ctrl_Unit.v"/>
      <outfile xil_pn:name="test_Data_RAM.v"/>
      <outfile xil_pn:name="test_Func_Sel.v"/>
      <outfile xil_pn:name="test_Instr_ROM.v"/>
      <outfile xil_pn:name="test_Instr_Split.v"/>
      <outfile xil_pn:name="test_MUX_2_1.v"/>
      <outfile xil_pn:name="test_MUX_3_1.v"/>
      <outfile xil_pn:name="test_Main_Top.v"/>
      <outfile xil_pn:name="test_PC.v"/>
      <outfile xil_pn:name="test_Reg_File.v"/>
      <outfile xil_pn:name="test_Sign_Ext.v"/>
    </transform>
    <transform xil_pn:end_ts="1541877339" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1609443345986785747" xil_pn:start_ts="1541877339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541877339" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2285368690003820523" xil_pn:start_ts="1541877339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541876551" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4076163062362176109" xil_pn:start_ts="1541876551">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541877488" xil_pn:in_ck="1590346425412233680" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1541877488">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AL_Unit.v"/>
      <outfile xil_pn:name="Ctrl_Unit.v"/>
      <outfile xil_pn:name="Data_RAM.v"/>
      <outfile xil_pn:name="Func_Sel.v"/>
      <outfile xil_pn:name="Instr_ROM.v"/>
      <outfile xil_pn:name="Instr_Split.v"/>
      <outfile xil_pn:name="MUX.v"/>
      <outfile xil_pn:name="Main_Top.v"/>
      <outfile xil_pn:name="Prog_Cnt.v"/>
      <outfile xil_pn:name="Reg_File.v"/>
      <outfile xil_pn:name="Sign_Ext.v"/>
      <outfile xil_pn:name="test_ALU.v"/>
      <outfile xil_pn:name="test_Ctrl_Unit.v"/>
      <outfile xil_pn:name="test_Data_RAM.v"/>
      <outfile xil_pn:name="test_Func_Sel.v"/>
      <outfile xil_pn:name="test_Instr_ROM.v"/>
      <outfile xil_pn:name="test_Instr_Split.v"/>
      <outfile xil_pn:name="test_MUX_2_1.v"/>
      <outfile xil_pn:name="test_MUX_3_1.v"/>
      <outfile xil_pn:name="test_Main_Top.v"/>
      <outfile xil_pn:name="test_PC.v"/>
      <outfile xil_pn:name="test_Reg_File.v"/>
      <outfile xil_pn:name="test_Sign_Ext.v"/>
    </transform>
    <transform xil_pn:end_ts="1541877491" xil_pn:in_ck="1590346425412233680" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4074862223478347353" xil_pn:start_ts="1541877488">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_Main_Top_beh.prj"/>
      <outfile xil_pn:name="test_Main_Top_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1541877491" xil_pn:in_ck="-7309926960422959244" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-862316975490534532" xil_pn:start_ts="1541877491">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_Main_Top_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1541867671" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1541867671">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541867671" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5210368657307487700" xil_pn:start_ts="1541867671">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1541867671" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1346916565105432677" xil_pn:start_ts="1541867671">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1541867671" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1541867671">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541867671" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4681673432654713902" xil_pn:start_ts="1541867671">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1541867671" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1541867671">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1541867671" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="596301549971391653" xil_pn:start_ts="1541867671">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1541867680" xil_pn:in_ck="-4429628013242761212" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-1953049009879557366" xil_pn:start_ts="1541867671">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
