{'Broadcast': {'CDeps': [[[], [], ['Reset']],
                         [[],
                          [],
                          ['Reset'],
                          [],
                          ['StateData', 'LatchedByte', 'ByteCntSmall7'],
                          ['StateData', 'LatchedByte', 'ByteCntEq1']],
                         [[],
                          [],
                          ['Reset'],
                          [],
                          ['StateData', 'LatchedByte', 'ByteCntSmall7'],
                          ['StateData', 'LatchedByte', 'ByteCntEq1'],
                          ['RxAbort', 'RxEndFrm']],
                         [[],
                          [],
                          ['Reset'],
                          [],
                          ['StateData', 'LatchedByte', 'ByteCntSmall7']]],
               'CLines': [[None, None, '1381:C'],
                          [None, None, '1381:C', None, '1385:C', '1388:C'],
                          [None,
                           None,
                           '1381:C',
                           None,
                           '1385:C',
                           '1388:C',
                           '1391:C'],
                          [None, None, '1381:C', None, '1385:C']],
               'Clocked': True,
               'DDeps': [[], [], [], []],
               'DLines': ['1382:D', '1389:D', '1392:D', '1386:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43060cf50>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430611a50>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430611d50>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430611550>]},
 'CrcHash': {'CDeps': [[[],
                        [],
                        ['Reset', 'StateIdle'],
                        ['StateData', 'ByteCntEq6']],
                       [[], [], ['Reset', 'StateIdle']]],
             'CLines': [[None, None, '1341:C', '1344:C'],
                        [None, None, '1341:C']],
             'Clocked': True,
             'DDeps': [['Crc'], []],
             'DLines': ['1345:D', '1342:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb4306070d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430601bd0>]},
 'CrcHashGood': {'CDeps': [[[]]],
                 'CLines': [[None]],
                 'Clocked': True,
                 'DDeps': [['StateData', 'ByteCntEq6']],
                 'DLines': ['1336:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430601690>]},
 'Data_Crc': {'CDeps': [[], [], []],
              'CLines': [[], [], []],
              'Clocked': False,
              'DDeps': [['MRxD'], ['MRxD'], ['MRxD'], ['MRxD']],
              'DLines': ['1306:D', '1307:D', '1308:D', '1309:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fb4305fc390>,
                              <pyverilog.vparser.ast.Assign object at 0x7fb4305fc5d0>,
                              <pyverilog.vparser.ast.Assign object at 0x7fb4305fc810>,
                              <pyverilog.vparser.ast.Assign object at 0x7fb4305fca50>]},
 'DelayData': {'CDeps': [[[], [], ['Reset']],
                         [[], [], ['Reset']],
                         [[], [], ['Reset']]],
               'CLines': [[None, None, '1351:C'],
                          [None, None, '1351:C'],
                          [None, None, '1351:C']],
               'Clocked': True,
               'DDeps': [[], ['StateData'], ['StateData']],
               'DLines': ['1354:D', '1362:D', '1362:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430607690>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43060c110>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43060c110>]},
 'DribbleRxEndFrm': {'CDeps': [],
                     'CLines': [],
                     'Clocked': False,
                     'DDeps': [['StateData', 'MRxDV', 'ByteCntGreat2']],
                     'DLines': ['1449:D'],
                     'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fb4306216d0>]},
 'Enable_Crc': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['MRxDV', 'StateData', 'ByteCntMaxFrame']],
                'DLines': ['1302:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fb40eba7c10>]},
 'GenerateRxEndFrm': {'CDeps': [],
                      'CLines': [],
                      'Clocked': False,
                      'DDeps': [['StateData',
                                 'MRxDV',
                                 'ByteCntGreat2',
                                 'ByteCntMaxFrame']],
                      'DLines': ['1447:D'],
                      'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fb430621450>]},
 'GenerateRxStartFrm': {'CDeps': [],
                        'CLines': [],
                        'Clocked': False,
                        'DDeps': [['StateData',
                                   'ByteCntEq1',
                                   'DlyCrcEn',
                                   'DlyCrcCnt',
                                   'DlyCrcEn']],
                        'DLines': ['1428:D'],
                        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fb43061c690>]},
 'GenerateRxValid': {'CDeps': [],
                     'CLines': [],
                     'Clocked': False,
                     'DDeps': [['StateData', 'ByteCntEq0', 'DlyCrcCnt']],
                     'DLines': ['1411:D'],
                     'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fb430617950>]},
 'Initialize_Crc': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['StateSFD',
                               'DlyCrcEn',
                               'DlyCrcCnt',
                               'DlyCrcCnt']],
                    'DLines': ['1303:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fb4305fc150>]},
 'LatchedByte': {'CDeps': [[[], [], ['Reset']],
                           [[], [], ['Reset']],
                           [[], [], ['Reset']]],
                 'CLines': [[None, None, '1351:C'],
                            [None, None, '1351:C'],
                            [None, None, '1351:C']],
                 'Clocked': True,
                 'DDeps': [[],
                           ['MRxD', 'LatchedByte'],
                           ['MRxD', 'LatchedByte']],
                 'DLines': ['1355:D', '1361:D', '1361:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430607890>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430607f90>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430607f90>]},
 'MRxDEq5': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['MRxD']],
             'DLines': ['1209:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fb40eb864d0>]},
 'MRxDEqD': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['MRxD']],
             'DLines': ['1208:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fb40eb86310>]},
 'Multicast': {'CDeps': [[[],
                          [],
                          ['Reset'],
                          [],
                          ['StateData', 'ByteCntEq1', 'LatchedByte']],
                         [[],
                          [],
                          ['Reset'],
                          [],
                          ['StateData', 'ByteCntEq1', 'LatchedByte'],
                          ['RxAbort', 'RxEndFrm']],
                         [[], [], ['Reset']]],
               'CLines': [[None, None, '1399:C', None, '1403:C'],
                          [None, None, '1399:C', None, '1403:C', '1405:C'],
                          [None, None, '1399:C']],
               'Clocked': True,
               'DDeps': [[], [], []],
               'DLines': ['1404:D', '1406:D', '1400:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430617410>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430617710>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430611f10>]},
 'RxData': {'CDeps': [[[], [], ['Reset']],
                      [[], [], ['Reset']],
                      [[], [], ['Reset']]],
            'CLines': [[None, None, '1351:C'],
                       [None, None, '1351:C'],
                       [None, None, '1351:C']],
            'Clocked': True,
            'DDeps': [[], ['RxData_d'], ['RxData_d']],
            'DLines': ['1356:D', '1373:D', '1373:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430607a90>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43060cb50>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43060cb50>]},
 'RxData_d': {'CDeps': [[[], [], ['Reset']],
                        [[], [], ['Reset'], [], ['GenerateRxValid']],
                        [[],
                         [],
                         ['Reset'],
                         [],
                         ['GenerateRxValid'],
                         ['DelayData']]],
              'CLines': [[None, None, '1351:C'],
                         [None, None, '1351:C', None, '1364:C'],
                         [None, None, '1351:C', None, '1364:C', '1368:C']],
              'Clocked': True,
              'DDeps': [[], ['LatchedByte', 'StateData'], []],
              'DLines': ['1353:D', '1366:D', '1371:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430607550>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43060c690>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43060ca10>]},
 'RxEndFrm': {'CDeps': [[[], [], ['Reset']], [[], [], ['Reset']]],
              'CLines': [[None, None, '1454:C'], [None, None, '1454:C']],
              'Clocked': True,
              'DDeps': [['RxEndFrm_d', 'DribbleRxEndFrm'], []],
              'DLines': ['1462:D', '1457:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430626150>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430621d10>]},
 'RxEndFrm_d': {'CDeps': [[[], [], ['Reset']], [[], [], ['Reset']]],
                'CLines': [[None, None, '1454:C'], [None, None, '1454:C']],
                'Clocked': True,
                'DDeps': [['GenerateRxEndFrm'], []],
                'DLines': ['1461:D', '1456:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430621f10>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430621bd0>]},
 'RxStartFrm': {'CDeps': [[[], [], ['Reset']], [[], [], ['Reset']]],
                'CLines': [[None, None, '1434:C'], [None, None, '1434:C']],
                'Clocked': True,
                'DDeps': [['RxStartFrm_d'], []],
                'DLines': ['1442:D', '1437:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430621050>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43061cc50>]},
 'RxStartFrm_d': {'CDeps': [[[], [], ['Reset']], [[], [], ['Reset']]],
                  'CLines': [[None, None, '1434:C'], [None, None, '1434:C']],
                  'Clocked': True,
                  'DDeps': [['GenerateRxStartFrm'], []],
                  'DLines': ['1441:D', '1436:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43061ce90>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43061cb10>]},
 'RxValid': {'CDeps': [[[], [], ['Reset']], [[], [], ['Reset']]],
             'CLines': [[None, None, '1415:C'], [None, None, '1415:C']],
             'Clocked': True,
             'DDeps': [[], ['RxValid_d']],
             'DLines': ['1418:D', '1423:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430617ed0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43061c250>]},
 'RxValid_d': {'CDeps': [[[], [], ['Reset']], [[], [], ['Reset']]],
               'CLines': [[None, None, '1415:C'], [None, None, '1415:C']],
               'Clocked': True,
               'DDeps': [[], ['GenerateRxValid']],
               'DLines': ['1417:D', '1422:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430617d90>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43061c110>]}}
