design_1_util_idelay_ctrl_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_util_idelay_ctrl_0_0/sim/design_1_util_idelay_ctrl_0_0.v,incdir="../../../../simon.gen/sources_1/bd/design_1/ipshared/c2c6"incdir="../../../../simon.gen/sources_1/bd/design_1/ipshared/c2c6"
design_1_clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v,incdir="../../../../simon.gen/sources_1/bd/design_1/ipshared/c2c6"incdir="../../../../simon.gen/sources_1/bd/design_1/ipshared/c2c6"
design_1_clk_wiz_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v,incdir="../../../../simon.gen/sources_1/bd/design_1/ipshared/c2c6"incdir="../../../../simon.gen/sources_1/bd/design_1/ipshared/c2c6"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../simon.gen/sources_1/bd/design_1/ipshared/c2c6"incdir="../../../../simon.gen/sources_1/bd/design_1/ipshared/c2c6"
glbl.v,Verilog,xil_defaultlib,glbl.v
