digraph "CFG for '_Z24ForwardWarpKernel_PSF1x1PKfS0_S0_iiiifPf' function" {
	label="CFG for '_Z24ForwardWarpKernel_PSF1x1PKfS0_S0_iiiifPf' function";

	Node0x5761d80 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%9:\l  %10 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %11 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %12 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %13 = getelementptr i8, i8 addrspace(4)* %11, i64 4\l  %14 = bitcast i8 addrspace(4)* %13 to i16 addrspace(4)*\l  %15 = load i16, i16 addrspace(4)* %14, align 4, !range !5, !invariant.load !6\l  %16 = zext i16 %15 to i32\l  %17 = mul i32 %12, %16\l  %18 = add i32 %17, %10\l  %19 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %20 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %21 = getelementptr i8, i8 addrspace(4)* %11, i64 6\l  %22 = bitcast i8 addrspace(4)* %21 to i16 addrspace(4)*\l  %23 = load i16, i16 addrspace(4)* %22, align 2, !range !5, !invariant.load !6\l  %24 = zext i16 %23 to i32\l  %25 = mul i32 %20, %24\l  %26 = add i32 %25, %19\l  %27 = icmp slt i32 %26, %4\l  %28 = icmp slt i32 %18, %3\l  %29 = select i1 %27, i1 %28, i1 false\l  br i1 %29, label %30, label %69\l|{<s0>T|<s1>F}}"];
	Node0x5761d80:s0 -> Node0x57665c0;
	Node0x5761d80:s1 -> Node0x5766650;
	Node0x57665c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%30:\l30:                                               \l  %31 = mul nsw i32 %26, %5\l  %32 = mul nsw i32 %26, %6\l  %33 = add nsw i32 %31, %18\l  %34 = sext i32 %33 to i64\l  %35 = getelementptr inbounds float, float addrspace(1)* %0, i64 %34\l  %36 = load float, float addrspace(1)* %35, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %37 = getelementptr inbounds float, float addrspace(1)* %1, i64 %34\l  %38 = load float, float addrspace(1)* %37, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %39 = fmul contract float %36, %7\l  %40 = sitofp i32 %18 to float\l  %41 = fadd contract float %39, %40\l  %42 = fadd contract float %41, 1.000000e+00\l  %43 = fmul contract float %38, %7\l  %44 = sitofp i32 %26 to float\l  %45 = fadd contract float %43, %44\l  %46 = fadd contract float %45, 1.000000e+00\l  %47 = tail call float @llvm.rint.f32(float %42)\l  %48 = fptosi float %47 to i32\l  %49 = tail call float @llvm.rint.f32(float %46)\l  %50 = fptosi float %49 to i32\l  %51 = add nsw i32 %32, %18\l  %52 = sext i32 %51 to i64\l  %53 = getelementptr inbounds float, float addrspace(1)* %2, i64 %52\l  %54 = load float, float addrspace(1)* %53, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %55 = icmp sge i32 %48, %3\l  %56 = icmp slt i32 %48, 0\l  %57 = or i1 %55, %56\l  br i1 %57, label %69, label %58\l|{<s0>T|<s1>F}}"];
	Node0x57665c0:s0 -> Node0x5766650;
	Node0x57665c0:s1 -> Node0x5768ba0;
	Node0x5768ba0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%58:\l58:                                               \l  %59 = icmp sge i32 %50, %4\l  %60 = icmp slt i32 %50, 0\l  %61 = or i1 %59, %60\l  br i1 %61, label %69, label %62\l|{<s0>T|<s1>F}}"];
	Node0x5768ba0:s0 -> Node0x5766650;
	Node0x5768ba0:s1 -> Node0x5768e90;
	Node0x5768e90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%62:\l62:                                               \l  %63 = mul nsw i32 %50, %6\l  %64 = sext i32 %63 to i64\l  %65 = getelementptr inbounds float, float addrspace(1)* %8, i64 %64\l  %66 = zext i32 %48 to i64\l  %67 = getelementptr inbounds float, float addrspace(1)* %65, i64 %66\l  %68 = atomicrmw fadd float addrspace(1)* %67, float %54\l... syncscope(\"agent-one-as\") monotonic, align 4\l  br label %69\l}"];
	Node0x5768e90 -> Node0x5766650;
	Node0x5766650 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%69:\l69:                                               \l  ret void\l}"];
}
