// Seed: 2225806907
module module_0;
  tri id_1, id_2, id_3, id_4;
  assign id_1 = -1;
  task id_5(output id_6);
    assume #1  (-1'h0) id_3 = 1;
  endtask
  assign id_4 = id_2 == |id_5;
  wire id_7;
  assign id_1 = 1;
  wire id_8;
endmodule
module module_1 (
    output tri1  id_0,
    output tri0  id_1,
    output uwire id_2
);
  wire id_5, id_6, id_7;
  wire id_8;
  tri1 id_9, id_10, id_11 = 1;
  wire id_12;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  assign id_2 = -1;
  wire id_13;
endmodule
