// SPDX-License-Identifier: (GPL-2.0+ or MIT)
/*
 * Copyright (C) 2022 liujuan1@allwinnertech.com
 */

#ifndef _DT_BINDINGS_CLK_SUN55IW2_H_
#define _DT_BINDINGS_CLK_SUN55IW2_H_

#define CLK_PLL_REF		0
#define CLK_PLL_DDR		1
#define CLK_PLL_PERI0		2
#define CLK_PLL_PERI0_2X	3
#define CLK_PLL_PERI0_800M	4
#define CLK_PLL_PERI0_480M	5
#define CLK_PLL_PERI0_600M	6
#define CLK_PLL_PERI0_400M	7
#define CLK_PLL_PERI0_300M	8
#define CLK_PLL_PERI0_200M	9
#define CLK_PLL_PERI0_160M	10
#define CLK_PLL_PERI0_150M	11
#define CLK_PLL_PERI1		12
#define CLK_PLL_PERI1_2X	13
#define CLK_PLL_PERI1_800M	14
#define CLK_PLL_PERI1_480M	15
#define CLK_PLL_PERI1_600M	16
#define CLK_PLL_PERI1_400M	17
#define CLK_PLL_PERI1_300M	18
#define CLK_PLL_PERI1_200M	19
#define CLK_PLL_PERI1_160M	20
#define CLK_PLL_PERI1_150M	21
#define CLK_PLL_GPU0		22
#define CLK_PLL_VIDEO0_4X	23
#define CLK_PLL_VIDEO0_3X	24
#define CLK_PLL_VIDEO1_4X	25
#define CLK_PLL_VIDEO1_3X	26
#define CLK_PLL_VIDEO2_4X	27
#define CLK_PLL_VIDEO2_3X	28
#define CLK_PLL_VIDEO3_4X	29
#define CLK_PLL_VIDEO3_3X	30
#define CLK_PLL_VE0		31
#define CLK_PLL_VE1		32
#define CLK_PLL_AUDIO0_4X	33
#define CLK_PLL_NPU		34
#define CLK_PLL_DE_4X		35
#define CLK_PLL_DE_3X		36
#define CLK_PLL_CCI		37
#define CLK_AHB			38
#define CLK_APB0		39
#define CLK_APB1		40
#define CLK_APB_UART		41
#define CLK_TRACE		42
#define CLK_CCI			43
#define CLK_GIC0		44
#define CLK_GIC1		45
#define CLK_NSI			46
#define CLK_MBUS		47
#define CLK_TIMER0_CLK0		48
#define CLK_TIMER0_CLK1		49
#define CLK_TIMER0_CLK2		50
#define CLK_TIMER0_CLK3		51
#define CLK_TIMER0_CLK4		52
#define CLK_TIMER0_CLK5		53
#define CLK_TIMER0_CLK6		54
#define CLK_TIMER0_CLK7		55
#define CLK_TIMER0_CLK8		56
#define CLK_TIMER0_CLK9		57
#define CLK_TIMER0		58
#define CLK_TIMER1_CLK0		59
#define CLK_TIMER1_CLK1		60
#define CLK_TIMER1_CLK2		61
#define CLK_TIMER1_CLK3		62
#define CLK_TIMER1_CLK4		63
#define CLK_TIMER1_CLK5		64
#define CLK_TIMER1		65
#define CLK_DE0			66
#define CLK_DE1			67
#define CLK_DE1_BUS		68
#define CLK_DI			69
#define CLK_DI_BUS		70
#define CLK_G2D			71
#define CLK_G2D_BUS		72
#define CLK_VE_ENC0		73
#define CLK_VE_ENC1		74
#define CLK_VE_DEC		75
#define CLK_VE_ENC1_BUS		76
#define CLK_VE_ENC0_BUS		77
#define CLK_CE			78
#define CLK_CE_SYS		79
#define CLK_CE_BUS		80
#define CLK_NPU			81
#define CLK_NPU_BUS		82
#define CLK_AIPU		83
#define CLK_AIPU_BUS		84
#define CLK_GPU0		85
#define CLK_GPU0_BUS		86
#define CLK_DSP			87
#define CLK_DRAM0		88
#define CLK_DRAM0_BUS		89
#define CLK_NAND0_CLK0		90
#define CLK_NAND0_CLK1		91
#define CLK_NAND0_BUS		92
#define CLK_SMHC0		93
#define CLK_SMHC0_24M		94
#define CLK_SMHC0_BUS		95
#define CLK_SMHC1		96
#define CLK_SMHC1_BUS		97
#define CLK_SMHC2		98
#define CLK_SMHC2_24M		99
#define CLK_SMHC2_BUS		100
#define CLK_SMHC3		101
#define CLK_SMHC3_24M		102
#define CLK_SMHC3_BUS		103
#define CLK_UFS_AXI		104
#define CLK_UFS			105
#define CLK_UART0		106
#define CLK_UART1		107
#define CLK_UART2		108
#define CLK_UART3		109
#define CLK_UART4		110
#define CLK_UART5		111
#define CLK_UART6		112
#define CLK_UART7		113
#define CLK_UART8		114
#define CLK_TWI0		115
#define CLK_TWI1		116
#define CLK_TWI2		117
#define CLK_TWI3		118
#define CLK_TWI4		119
#define CLK_TWI5		120
#define CLK_TWI6		121
#define CLK_TWI7		122
#define CLK_TWI8		123
#define CLK_SPI0		124
#define CLK_SPI0_BUS		125
#define CLK_SPI1		126
#define CLK_SPI1_BUS		127
#define CLK_SPI2		128
#define CLK_SPI2_BUS		129
#define CLK_SPIF		130
#define CLK_SPIF_BUS		131
#define CLK_SPIF3		132
#define CLK_SPIF3_BUS		133
#define CLK_SPIF4		134
#define CLK_SPIF4_BUS		135
#define CLK_SPIF5		136
#define CLK_SPIF5_BUS		137
#define CLK_SPIF6		138
#define CLK_SPIF6_BUS		139
#define CLK_GPADC0_24M		140
#define CLK_GPADC0		141
#define CLK_GPADC1_24M		142
#define CLK_GPADC1		143
#define CLK_THS0		144
#define CLK_IRRX		145
#define CLK_IRRX_BUS		146
#define CLK_IRTX		147
#define CLK_IRTX_BUS		148
#define CLK_LRADC		149
#define CLK_LBC			150
#define CLK_LBC_BUS		151
#define CLK_I2SPCM1		152
#define CLK_I2SPCM1_BUS		153
#define CLK_I2SPCM2		154
#define CLK_I2SPCM2_ASRC	155
#define CLK_I2SPCM2_BUS		156
#define CLK_I2SPCM3		157
#define CLK_I2SPCM4		158
#define CLK_I2SPCM4_BUS		159
#define CLK_I2SPCM5		160
#define CLK_I2SPCM5_BUS		161
#define CLK_SPDIF_TX		162
#define CLK_SPDIF_RX		163
#define CLK_SPDIF		164
#define CLK_USB2_HOST0		165
#define CLK_USB2_OTG0		166
#define CLK_USB2_EHCI0		167
#define CLK_USB2_OHCI0		168
#define CLK_USB2_HOS1T		169
#define CLK_USB2_OHCI1		170
#define CLK_USB2_HOST2		171
#define CLK_USB2_EHCI2		172
#define CLK_USB2_OHCI2		173
#define CLK_USB2_REF		174
#define CLK_USB3_USB2_REF	175
#define CLK_USB3_SUSPEND	176
#define CLK_USB3_MF		177
#define CLK_PCIE0_AUX		178
#define CLK_GMAC_PTP		179
#define CLK_GMAC0_PHY		180
#define CLK_GMAC0		181
#define CLK_GMAC1_PHY		182
#define CLK_GMAC1		183
#define CLK_VO0_TCONLCD0	184
#define CLK_VO0_TCONLCD0_BUS	185
#define CLK_VO0_TCONLCD1	186
#define CLK_VO0_TCONLCD1_BUS	187
#define CLK_VO0_TCONLCD2	188
#define CLK_VO0_TCONLCD2_BUS	189
#define CLK_VO0_TCONLCD3	190
#define CLK_VO0_TCONLCD3_BUS	191
#define CLK_DSI0		192
#define CLK_DSI0_BUS		193
#define CLK_DSI1		194
#define CLK_DSI1_BUS		195
#define CLK_COMBPHY0		196
#define CLK_COMBPHY1		197
#define CLK_TCONTV0		198
#define CLK_TCONTV0_BUS		199
#define CLK_TCONTV1		200
#define CLK_TCONTV2		201
#define CLK_EDP_CLK0		202
#define CLK_EDP_CLK1		203
#define CLK_EDP_BUS		204
#define CLK_HDMI_REF		205
#define CLK_HDMI_PRE		206
#define CLK_HDMI_HDCP		207
#define CLK_HDMI		208
#define CLK_DPSS_TOP0		209
#define CLK_DPSS_TOP1		210
#define CLK_LEDC		211
#define CLK_LEDC_BUS		212
#define CLK_CSI_MASTER0		213
#define CLK_CSI_MASTER1		214
#define CLK_CSI_MASTER2		215
#define CLK_CSI_MASTER3		216
#define CLK_CSI			217
#define CLK_BUS_CSI		218
#define CLK_ISP			219

#endif /* _DT_BINDINGS_CLK_SUN55IW2_H_ */
