vcs -debug -sverilog -full64 -v /opt/ECE_Lib/SAED32_EDK/lib/stdcell_lvt/verilog/saed32nm_lvt.v tb_Fifo.sv +sdfverbose 
simv -l ../log/report2.txt
