// Seed: 709393359
module module_0;
  assign id_1 = 1;
  logic [7:0] id_2;
  assign id_2[1] = (id_1) == 1;
  wire id_3;
  id_4(
      .id_0(1), .id_1(1 ^ id_1), .id_2()
  );
endmodule
module module_1;
  integer id_1;
  initial $display(id_1,, 1,, 1 == 1);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_1 = 1'b0;
  module_0 modCall_1 ();
endmodule
