`include "spi_defines.v"

module spi_top
(
  wb_clk_i, wb_rst_i, wb_adr_i, wb_dat_i, wb_dat_o, wb_sel_i,
  wb_we_i, wb_stb_i, wb_cyc_i, wb_ack_o, wb_err_o, wb_int_o,
  ss_pad_o, sclk_pad_o, mosi_pad_o, miso_pad_i
);

  parameter Tp = 1;

  input                            wb_clk_i;
  input                            wb_rst_i;
  input                      [4:0] wb_adr_i;
  input                   [32-1:0] wb_dat_i;
  output                  [32-1:0] wb_dat_o;
  input                      [3:0] wb_sel_i;
  input                            wb_we_i;
  input                            wb_stb_i;
  input                            wb_cyc_i;
  output                           wb_ack_o;
  output                           wb_err_o;
  output                           wb_int_o;
  output          [`SPI_SS_NB-1:0] ss_pad_o;
  output                           sclk_pad_o;
  output                           mosi_pad_o;
  input                            miso_pad_i;

  reg                     [32-1:0] wb_dat_o;
  reg                              wb_ack_o;
  reg                              wb_int_o;

  reg       [`SPI_DIVIDER_LEN-1:0] divider;
  reg       [`SPI_CTRL_BIT_NB-1:0] ctrl;
  reg             [`SPI_SS_NB-1:0] ss;
  reg                     [32-1:0] wb_dat;
  wire         [`SPI_MAX_CHAR-1:0] rx;
  wire                             rx_negedge;
  wire                             tx_negedge;
  wire    [`SPI_CHAR_LEN_BITS-1:0] char_len;
  wire                             go;
  wire                             lsb;
  wire                             ie;
  wire                             ass;
  wire                             spi_divider_sel;
  wire                             spi_ctrl_sel;
  wire                       [3:0] spi_tx_sel;
  wire                             spi_ss_sel;
  wire                             tip;
  wire                             pos_edge;
  wire                             neg_edge;
  wire                             last_bit;

  assign spi_divider_sel = wb_cyc_i & wb_stb_i & (wb_adr_i[`SPI_OFS_BITS] == `SPI_DEVIDE);
  assign spi_ctrl_sel    = wb_cyc_i & wb_stb_i & (wb_adr_i[`SPI_OFS_BITS] == `SPI_CTRL);
  assign spi_tx_sel[0]   = wb_cyc_i & wb_stb_i & (wb_adr_i[`SPI_OFS_BITS] == `SPI_TX_0);
  assign spi_tx_sel[1]   = wb_cyc_i & wb_stb_i & (wb_adr_i[`SPI_OFS_BITS] == `SPI_TX_1);
  assign spi_tx_sel[2]   = wb_cyc_i & wb_stb_i & (wb_adr_i[`SPI_OFS_BITS] == `SPI_TX_2);
  assign spi_tx_sel[3]   = wb_cyc_i & wb_stb_i & (wb_adr_i[`SPI_OFS_BITS] == `SPI_TX_3);
  assign spi_ss_sel      = wb_cyc_i & wb_stb_i & (wb_adr_i[`SPI_OFS_BITS] == `SPI_SS);

  always @(wb_adr_i or rx or ctrl or divider or ss)
  begin
    case (wb_adr_i[`SPI_OFS_BITS])
      `SPI_RX_0:    wb_dat = rx[31:0];
      `SPI_RX_1:    wb_dat = rx[63:32];
      `SPI_RX_2:    wb_dat = rx[95:64];
      `SPI_RX_3:    wb_dat = {{128-`SPI_MAX_CHAR{1'b0}}, rx[`SPI_MAX_CHAR-1:96]};
      `SPI_CTRL:    wb_dat = {{32-`SPI_CTRL_BIT_NB{1'b0}}, ctrl};
      `SPI_DEVIDE:  wb_dat = {{32-`SPI_DIVIDER_LEN{1'b0}}, divider};
      `SPI_SS:      wb_dat = {{32-`SPI_SS_NB{1'b0}}, ss};
      default:      wb_dat = 32'bx;
    endcase
  end

  always @(posedge wb_clk_i or posedge wb_rst_i)
  begin
    if (wb_rst_i) wb_dat_o <= #Tp 32'b0;
    else          wb_dat_o <= #Tp wb_dat;
  end

  always @(posedge wb_clk_i or posedge wb_rst_i)
  begin
    if (wb_rst_i) wb_ack_o <= #Tp 1'b0;
    else          wb_ack_o <= #Tp wb_cyc_i & wb_stb_i & ~wb_ack_o;
  end

  assign wb_err_o = 1'b0;

  always @(posedge wb_clk_i or posedge wb_rst_i)
  begin
    if (wb_rst_i)
      wb_int_o <= #Tp 1'b0;
    else if (ie && tip && last_bit && pos_edge)
      wb_int_o <= #Tp 1'b1;
    else if (wb_ack_o)
      wb_int_o <= #Tp 1'b0;
  end

  always @(posedge wb_clk_i or posedge wb_rst_i)
  begin
    if (wb_rst_i)
      divider <= #Tp {`SPI_DIVIDER_LEN{1'b0}};
    else if (spi_divider_sel && wb_we_i && !tip) begin
      if (wb_sel_i[0]) divider[7:0]                    <= #Tp wb_dat_i[7:0];
      if (wb_sel_i[1]) divider[`SPI_DIVIDER_LEN-1:8]   <= #Tp wb_dat_i[`SPI_DIVIDER_LEN-1:8];
    end
  end

  always @(posedge wb_clk_i or posedge wb_rst_i)
  begin
    if (wb_rst_i)
      ctrl <= #Tp {`SPI_CTRL_BIT_NB{1'b0}};
    else if (spi_ctrl_sel && wb_we_i && !tip) begin
      if (wb_sel_i[0]) ctrl[7:0]                     <= #Tp wb_dat_i[7:0];
      if (wb_sel_i[1]) ctrl[`SPI_CTRL_BIT_NB-1:8]    <= #Tp wb_dat_i[`SPI_CTRL_BIT_NB-1:8];
    end
    else if (tip && last_bit && pos_edge)
      ctrl[`SPI_CTRL_GO] <= #Tp 1'b0;
  end

  assign rx_negedge = ctrl[`SPI_CTRL_RX_NEGEDGE];
  assign tx_negedge = ctrl[`SPI_CTRL_TX_NEGEDGE];
  assign go         = ctrl[`SPI_CTRL_GO];
  assign char_len   = ctrl[`SPI_CTRL_CHAR_LEN];
  assign lsb        = ctrl[`SPI_CTRL_LSB];
  assign ie         = ctrl[`SPI_CTRL_IE];
  assign ass        = ctrl[`SPI_CTRL_ASS];

  always @(posedge wb_clk_i or posedge wb_rst_i)
  begin
    if (wb_rst_i)
      ss <= #Tp {`SPI_SS_NB{1'b0}};
    else if (spi_ss_sel && wb_we_i && !tip) begin
      if (wb_sel_i[0]) ss[7:0]                  <= #Tp wb_dat_i[7:0];
      if (wb_sel_i[1]) ss[15:8]                 <= #Tp wb_dat_i[15:8];
      if (wb_sel_i[2]) ss[23:16]                <= #Tp wb_dat_i[23:16];
      if (wb_sel_i[3]) ss[`SPI_SS_NB-1:24]      <= #Tp wb_dat_i[`SPI_SS_NB-1:24];
    end
  end

  assign ss_pad_o = ~((ss & {`SPI_SS_NB{tip & ass}}) | (ss & {`SPI_SS_NB{!ass}}));

  spi_clgen clgen (
    .clk_in(wb_clk_i), .rst(wb_rst_i), .go(go), .enable(tip),
    .last_clk(last_bit), .divider(divider), .clk_out(sclk_pad_o),
    .pos_edge(pos_edge), .neg_edge(neg_edge)
  );

  spi_shift shift (
    .clk(wb_clk_i), .rst(wb_rst_i), .len(char_len[`SPI_CHAR_LEN_BITS-1:0]),
    .latch(spi_tx_sel[3:0] & {4{wb_we_i}}), .byte_sel(wb_sel_i), .lsb(lsb),
    .go(go), .pos_edge(pos_edge), .neg_edge(neg_edge),
    .rx_negedge(rx_negedge), .tx_negedge(tx_negedge),
    .tip(tip), .last(last_bit),
    .p_in(wb_dat_i), .p_out(rx),
    .s_clk(sclk_pad_o), .s_in(miso_pad_i), .s_out(mosi_pad_o)
  );

endmodule
