
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32736 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 407.051 ; gain = 102.207
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Modules/top.v:3]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Lab5-Vivado/Lab5-Vivado.runs/synth_1/.Xil/Vivado-5372-Cory-Desktop/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (1#1) [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Lab5-Vivado/Lab5-Vivado.runs/synth_1/.Xil/Vivado-5372-Cory-Desktop/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-350] instance 'RAM1' of module 'blk_mem_gen_0' requires 10 connections, but only 9 given [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Modules/top.v:24]
WARNING: [Synth 8-350] instance 'RAM2' of module 'blk_mem_gen_0' requires 10 connections, but only 9 given [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Modules/top.v:37]
INFO: [Synth 8-638] synthesizing module 'PS2_receiver' [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Modules/PS2_receiver.v:2]
INFO: [Synth 8-256] done synthesizing module 'PS2_receiver' (2#1) [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Modules/PS2_receiver.v:2]
INFO: [Synth 8-638] synthesizing module 'VGA_display_driver' [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Modules/VGA_driver.v:1]
	Parameter HORIZONTAL_DISPLAY_PIXELS bound to: 640 - type: integer 
	Parameter HSYNC_PULSE_WIDTH bound to: 96 - type: integer 
	Parameter HSYNC_FRONT_PORCH bound to: 16 - type: integer 
	Parameter HSYNC_BACK_PORCH bound to: 48 - type: integer 
	Parameter HORIZONTAL_PIXELS bound to: 799 - type: integer 
	Parameter H_RETRACE_START bound to: 655 - type: integer 
	Parameter H_RETRACE_END bound to: 751 - type: integer 
	Parameter VERTICAL_DISPLAY_PIXELS bound to: 480 - type: integer 
	Parameter VSYNC_PULSE_WIDTH bound to: 2 - type: integer 
	Parameter VSYNC_FRONT_PORCH bound to: 10 - type: integer 
	Parameter VSYNC_BACK_PORCH bound to: 29 - type: integer 
	Parameter VERTICAL_PIXELS bound to: 520 - type: integer 
	Parameter V_RETRACE_START bound to: 489 - type: integer 
	Parameter V_RETRACE_END bound to: 491 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'VGA_display_driver' (3#1) [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Modules/VGA_driver.v:1]
WARNING: [Synth 8-689] width (11) of port connection 'x_pos' does not match port width (10) of module 'VGA_display_driver' [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Modules/top.v:63]
WARNING: [Synth 8-689] width (11) of port connection 'y_pos' does not match port width (10) of module 'VGA_display_driver' [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Modules/top.v:64]
WARNING: [Synth 8-350] instance 'display_driver' of module 'VGA_display_driver' requires 8 connections, but only 7 given [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Modules/top.v:58]
WARNING: [Synth 8-151] case item 32'b00000000000011110100001001000000 is unreachable [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Modules/top.v:80]
INFO: [Synth 8-226] default block is never used [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Modules/top.v:88]
INFO: [Synth 8-226] default block is never used [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Modules/top.v:105]
WARNING: [Synth 8-3848] Net dina1 in module/entity top does not have driver. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Modules/top.v:18]
WARNING: [Synth 8-3848] Net dina2 in module/entity top does not have driver. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Modules/top.v:18]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Modules/top.v:3]
WARNING: [Synth 8-3331] design top has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 459.246 ; gain = 154.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin display_driver:rst to constant 0 [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Modules/top.v:58]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 459.246 ; gain = 154.402
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Lab5-Vivado/Lab5-Vivado.runs/synth_1/.Xil/Vivado-5372-Cory-Desktop/dcp1/blk_mem_gen_0_in_context.xdc] for cell 'RAM1'
Finished Parsing XDC File [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Lab5-Vivado/Lab5-Vivado.runs/synth_1/.Xil/Vivado-5372-Cory-Desktop/dcp1/blk_mem_gen_0_in_context.xdc] for cell 'RAM1'
Parsing XDC File [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Lab5-Vivado/Lab5-Vivado.runs/synth_1/.Xil/Vivado-5372-Cory-Desktop/dcp1/blk_mem_gen_0_in_context.xdc] for cell 'RAM2'
Finished Parsing XDC File [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Lab5-Vivado/Lab5-Vivado.runs/synth_1/.Xil/Vivado-5372-Cory-Desktop/dcp1/blk_mem_gen_0_in_context.xdc] for cell 'RAM2'
Parsing XDC File [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'vgaRed[0]'. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'vgaRed[0]'. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'vgaRed[1]'. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'vgaRed[1]'. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'vgaRed[2]'. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'vgaRed[2]'. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'vgaRed[3]'. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'vgaRed[3]'. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[0]'. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[0]'. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[1]'. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[1]'. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[2]'. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[2]'. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[3]'. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[3]'. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[0]'. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[0]'. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[1]'. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[1]'. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[2]'. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[2]'. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[3]'. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[3]'. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'Hsync'. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'Hsync'. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'Vsync'. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'Vsync'. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'key_dataata'. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc:45]
Finished Parsing XDC File [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/lab5_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Lab5-Vivado/Lab5-Vivado.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Lab5-Vivado/Lab5-Vivado.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 796.199 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'RAM1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'RAM2' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 797.672 ; gain = 492.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 797.672 ; gain = 492.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for RAM1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for RAM2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 797.672 ; gain = 492.828
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Modules/PS2_receiver.v:16]
INFO: [Synth 8-4471] merging register 'VGAG_reg[3:0]' into 'VGAR_reg[3:0]' [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Modules/top.v:200]
INFO: [Synth 8-4471] merging register 'VGAB_reg[3:0]' into 'VGAR_reg[3:0]' [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Modules/top.v:201]
WARNING: [Synth 8-6014] Unused sequential element VGAG_reg was removed.  [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Modules/top.v:200]
WARNING: [Synth 8-6014] Unused sequential element VGAB_reg was removed.  [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Modules/top.v:201]
WARNING: [Synth 8-3936] Found unconnected internal register 'filtered_pixel_reg' and it is trimmed from '10' to '8' bits. [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Modules/top.v:162]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Modules/top.v:163]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Modules/top.v:162]
INFO: [Synth 8-5546] ROM "kb_pressed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scan_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "filter_end" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "scan_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "filter_start" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "display_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "web1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dinb1" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element scan_state_reg was removed.  [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Modules/top.v:88]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 797.672 ; gain = 492.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 6     
	   9 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   4 Input     19 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 6     
	   9 Input     12 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   4 Input     19 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 16    
Module PS2_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module VGA_display_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "scan_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "kb_pressed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scan_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "display_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "web1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dinb1" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element receiver/count_reg was removed.  [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Modules/PS2_receiver.v:16]
WARNING: [Synth 8-6014] Unused sequential element scan_state_reg was removed.  [G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Modules/top.v:88]
WARNING: [Synth 8-3331] design top has unconnected port rst
WARNING: [Synth 8-3332] Sequential element (receiver/store_reg[10]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 797.672 ; gain = 492.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 797.672 ; gain = 492.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 804.277 ; gain = 499.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 817.387 ; gain = 512.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module RAM1 has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module RAM1 has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module RAM1 has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module RAM1 has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module RAM1 has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module RAM1 has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module RAM1 has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module RAM1 has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module RAM1 has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module RAM2 has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module RAM2 has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module RAM2 has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module RAM2 has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module RAM2 has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module RAM2 has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module RAM2 has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module RAM2 has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module RAM2 has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 817.387 ; gain = 512.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 817.387 ; gain = 512.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 817.387 ; gain = 512.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 817.387 ; gain = 512.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 817.387 ; gain = 512.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 817.387 ; gain = 512.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |blk_mem_gen_0    |     1|
|2     |blk_mem_gen_0__1 |     1|
|3     |BUFG             |     2|
|4     |CARRY4           |    57|
|5     |LUT1             |    46|
|6     |LUT2             |    36|
|7     |LUT3             |    51|
|8     |LUT4             |    94|
|9     |LUT5             |    42|
|10    |LUT6             |    47|
|11    |FDRE             |   279|
|12    |IBUF             |     3|
|13    |OBUF             |    14|
+------+-----------------+------+

Report Instance Areas: 
+------+-----------------+-------------------+------+
|      |Instance         |Module             |Cells |
+------+-----------------+-------------------+------+
|1     |top              |                   |   703|
|2     |  display_driver |VGA_display_driver |    80|
|3     |  receiver       |PS2_receiver       |    57|
+------+-----------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 817.387 ; gain = 512.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 18 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 817.387 ; gain = 174.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 817.387 ; gain = 512.543
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 51 Warnings, 18 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 817.387 ; gain = 524.043
INFO: [Common 17-1381] The checkpoint 'G:/My Drive/Classes/Fall 2023/FPGA Design/EEL5722-Projects/Lab 5  Display an Image on a VGA Monitor/Lab5-Vivado/Lab5-Vivado.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 817.387 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 10:11:52 2023...
