#Scan configuration for trng module
#End of chain first!!! scan_out to scan_in
#Signal direction based on looking at the DUT
module trng

input bias_comp_en = 0
input [2:0] 	markov_memory = 3'b101
input multi_level_en  = 1'b0
input stagger_en = 1
input [6:0] 	updown_count_thresh = 7'b0101010
input [9:0] sample_window  = 10'b0101010101
input 	low_bw  = 1
input [5:0] low_bw_divider = 6'b101010
input comp_sel = 0
input compfastx = 1
input use_prng_bits=0
input [9:0] dac_code_external = 10'b0101010101
input [9:0] dac_code_start = 10'b0101010101
input override_dac_code = 1'b1
output [127:0]	random_key=0
output [9:0] dac_code=1
input random_key_en = 0
input attcapsel= 1
input prng_bit_pad_enx = 1'b0
input trng_out_pad_enx = 1'b1
input trng_valid_pad_enx = 1'b0
input div_clk_out_pad_enx =1'b1
input [5:0] f_id = 6'b101010
input pad_clk_en=1
input shaped_clk_en=0
