// Seed: 3880114220
module module_0 (
    input tri0 id_0
);
  wire id_2;
  wire id_3;
endmodule
module module_1 #(
    parameter id_8 = 32'd50
) (
    input tri1 id_0,
    output tri0 id_1,
    input supply0 id_2,
    input tri id_3,
    output uwire id_4,
    input tri id_5,
    input supply1 id_6,
    input wire id_7,
    input supply1 _id_8,
    input wire id_9
);
  logic [-1 : 1] id_11;
  logic id_12;
  reg id_13;
  initial @(-1 - 1 or posedge 1);
  assign id_1 = -1;
  module_0 modCall_1 (id_7);
  assign modCall_1.id_0 = 0;
  assign id_11 = id_11;
  wire [1 : id_8] id_14;
  always #1 id_13 <= -1;
  assign id_1 = 1'h0;
  wire id_15;
endmodule
