// Seed: 2162915329
`define pp_4 0
`define pp_5 0
`define pp_6 0
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    input logic id_2,
    input logic id_3
);
  type_8(
      1, 1
  );
  logic id_4;
endmodule
