{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540382231776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540382231780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 24 08:57:11 2018 " "Processing started: Wed Oct 24 08:57:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540382231780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540382231780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off print_escreve_campo -c print_escreve_campo " "Command: quartus_map --read_settings_files=on --write_settings_files=off print_escreve_campo -c print_escreve_campo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540382231780 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540382232398 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540382232398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "print_escreve_campo_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file print_escreve_campo_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 print_escreve_campo_uc-print_escreve_campo_uc " "Found design unit 1: print_escreve_campo_uc-print_escreve_campo_uc" {  } { { "print_escreve_campo_uc.vhd" "" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/print_escreve_campo/print_escreve_campo_uc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540382241202 ""} { "Info" "ISGN_ENTITY_NAME" "1 print_escreve_campo_uc " "Found entity 1: print_escreve_campo_uc" {  } { { "print_escreve_campo_uc.vhd" "" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/print_escreve_campo/print_escreve_campo_uc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540382241202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540382241202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "print_escreve_campo_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file print_escreve_campo_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 print_escreve_campo_fd-print_escreve_campo_fd " "Found design unit 1: print_escreve_campo_fd-print_escreve_campo_fd" {  } { { "print_escreve_campo_fd.vhd" "" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/print_escreve_campo/print_escreve_campo_fd.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540382241206 ""} { "Info" "ISGN_ENTITY_NAME" "1 print_escreve_campo_fd " "Found entity 1: print_escreve_campo_fd" {  } { { "print_escreve_campo_fd.vhd" "" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/print_escreve_campo/print_escreve_campo_fd.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540382241206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540382241206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "print_escreve_campo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file print_escreve_campo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 print_escreve_campo-print_escreve_campo " "Found design unit 1: print_escreve_campo-print_escreve_campo" {  } { { "print_escreve_campo.vhd" "" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/print_escreve_campo/print_escreve_campo.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540382241209 ""} { "Info" "ISGN_ENTITY_NAME" "1 print_escreve_campo " "Found entity 1: print_escreve_campo" {  } { { "print_escreve_campo.vhd" "" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/print_escreve_campo/print_escreve_campo.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540382241209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540382241209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabriel.amorim/documents/faculdade/labdig2/projeto/print_ecreve_campo/tx_serial_tick/tx_serial_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabriel.amorim/documents/faculdade/labdig2/projeto/print_ecreve_campo/tx_serial_tick/tx_serial_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_uc-tx_serial_uc " "Found design unit 1: tx_serial_uc-tx_serial_uc" {  } { { "../tx_serial_tick/tx_serial_uc.vhd" "" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/tx_serial_tick/tx_serial_uc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540382241213 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_uc " "Found entity 1: tx_serial_uc" {  } { { "../tx_serial_tick/tx_serial_uc.vhd" "" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/tx_serial_tick/tx_serial_uc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540382241213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540382241213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabriel.amorim/documents/faculdade/labdig2/projeto/print_ecreve_campo/tx_serial_tick/tx_serial_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabriel.amorim/documents/faculdade/labdig2/projeto/print_ecreve_campo/tx_serial_tick/tx_serial_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_fd-tx_serial_fd " "Found design unit 1: tx_serial_fd-tx_serial_fd" {  } { { "../tx_serial_tick/tx_serial_fd.vhd" "" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/tx_serial_tick/tx_serial_fd.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540382241217 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_fd " "Found entity 1: tx_serial_fd" {  } { { "../tx_serial_tick/tx_serial_fd.vhd" "" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/tx_serial_tick/tx_serial_fd.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540382241217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540382241217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabriel.amorim/documents/faculdade/labdig2/projeto/print_ecreve_campo/tx_serial_tick/tx_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabriel.amorim/documents/faculdade/labdig2/projeto/print_ecreve_campo/tx_serial_tick/tx_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial-tx_serial " "Found design unit 1: tx_serial-tx_serial" {  } { { "../tx_serial_tick/tx_serial.vhd" "" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/tx_serial_tick/tx_serial.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540382241220 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial " "Found entity 1: tx_serial" {  } { { "../tx_serial_tick/tx_serial.vhd" "" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/tx_serial_tick/tx_serial.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540382241220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540382241220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabriel.amorim/documents/faculdade/labdig2/projeto/print_ecreve_campo/componentes/mux3x1_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabriel.amorim/documents/faculdade/labdig2/projeto/print_ecreve_campo/componentes/mux3x1_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1_n-arch_mux3x1_n " "Found design unit 1: mux3x1_n-arch_mux3x1_n" {  } { { "../componentes/mux3x1_n.vhd" "" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/componentes/mux3x1_n.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540382241224 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1_n " "Found entity 1: mux3x1_n" {  } { { "../componentes/mux3x1_n.vhd" "" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/componentes/mux3x1_n.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540382241224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540382241224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabriel.amorim/documents/faculdade/labdig2/projeto/print_ecreve_campo/componentes/memoria_jogo_16x7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabriel.amorim/documents/faculdade/labdig2/projeto/print_ecreve_campo/componentes/memoria_jogo_16x7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_jogo_16x7-ram1 " "Found design unit 1: memoria_jogo_16x7-ram1" {  } { { "../componentes/memoria_jogo_16x7.vhd" "" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/componentes/memoria_jogo_16x7.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540382241227 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_jogo_16x7 " "Found entity 1: memoria_jogo_16x7" {  } { { "../componentes/memoria_jogo_16x7.vhd" "" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/componentes/memoria_jogo_16x7.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540382241227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540382241227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabriel.amorim/documents/faculdade/labdig2/projeto/print_ecreve_campo/componentes/edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabriel.amorim/documents/faculdade/labdig2/projeto/print_ecreve_campo/componentes/edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-rtl " "Found design unit 1: edge_detector-rtl" {  } { { "../componentes/edge_detector.vhd" "" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/componentes/edge_detector.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540382241231 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "../componentes/edge_detector.vhd" "" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/componentes/edge_detector.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540382241231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540382241231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabriel.amorim/documents/faculdade/labdig2/projeto/print_ecreve_campo/componentes/deslocador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabriel.amorim/documents/faculdade/labdig2/projeto/print_ecreve_campo/componentes/deslocador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocador_n-deslocador_n_arch " "Found design unit 1: deslocador_n-deslocador_n_arch" {  } { { "../componentes/deslocador_n.vhd" "" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/componentes/deslocador_n.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540382241235 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocador_n " "Found entity 1: deslocador_n" {  } { { "../componentes/deslocador_n.vhd" "" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/componentes/deslocador_n.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540382241235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540382241235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabriel.amorim/documents/faculdade/labdig2/projeto/print_ecreve_campo/componentes/contador_m_load.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabriel.amorim/documents/faculdade/labdig2/projeto/print_ecreve_campo/componentes/contador_m_load.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_m_load-contador_m_load_arch " "Found design unit 1: contador_m_load-contador_m_load_arch" {  } { { "../componentes/contador_m_load.vhd" "" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/componentes/contador_m_load.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540382241239 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_m_load " "Found entity 1: contador_m_load" {  } { { "../componentes/contador_m_load.vhd" "" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/componentes/contador_m_load.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540382241239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540382241239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabriel.amorim/documents/faculdade/labdig2/projeto/print_ecreve_campo/componentes/contador_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabriel.amorim/documents/faculdade/labdig2/projeto/print_ecreve_campo/componentes/contador_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_m-contador_m_arch " "Found design unit 1: contador_m-contador_m_arch" {  } { { "../componentes/contador_m.vhd" "" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/componentes/contador_m.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540382241243 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "../componentes/contador_m.vhd" "" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/componentes/contador_m.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540382241243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540382241243 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "print_escreve_campo " "Elaborating entity \"print_escreve_campo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540382241287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "print_escreve_campo_uc print_escreve_campo_uc:U1 " "Elaborating entity \"print_escreve_campo_uc\" for hierarchy \"print_escreve_campo_uc:U1\"" {  } { { "print_escreve_campo.vhd" "U1" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/print_escreve_campo/print_escreve_campo.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540382241301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "print_escreve_campo_fd print_escreve_campo_fd:U2 " "Elaborating entity \"print_escreve_campo_fd\" for hierarchy \"print_escreve_campo_fd:U2\"" {  } { { "print_escreve_campo.vhd" "U2" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/print_escreve_campo/print_escreve_campo.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540382241315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial print_escreve_campo_fd:U2\|tx_serial:U1 " "Elaborating entity \"tx_serial\" for hierarchy \"print_escreve_campo_fd:U2\|tx_serial:U1\"" {  } { { "print_escreve_campo_fd.vhd" "U1" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/print_escreve_campo/print_escreve_campo_fd.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540382241330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_uc print_escreve_campo_fd:U2\|tx_serial:U1\|tx_serial_uc:U1 " "Elaborating entity \"tx_serial_uc\" for hierarchy \"print_escreve_campo_fd:U2\|tx_serial:U1\|tx_serial_uc:U1\"" {  } { { "../tx_serial_tick/tx_serial.vhd" "U1" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/tx_serial_tick/tx_serial.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540382241342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_fd print_escreve_campo_fd:U2\|tx_serial:U1\|tx_serial_fd:U2 " "Elaborating entity \"tx_serial_fd\" for hierarchy \"print_escreve_campo_fd:U2\|tx_serial:U1\|tx_serial_fd:U2\"" {  } { { "../tx_serial_tick/tx_serial.vhd" "U2" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/tx_serial_tick/tx_serial.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540382241355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador_n print_escreve_campo_fd:U2\|tx_serial:U1\|tx_serial_fd:U2\|deslocador_n:U1 " "Elaborating entity \"deslocador_n\" for hierarchy \"print_escreve_campo_fd:U2\|tx_serial:U1\|tx_serial_fd:U2\|deslocador_n:U1\"" {  } { { "../tx_serial_tick/tx_serial_fd.vhd" "U1" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/tx_serial_tick/tx_serial_fd.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540382241369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m print_escreve_campo_fd:U2\|tx_serial:U1\|tx_serial_fd:U2\|contador_m:U2 " "Elaborating entity \"contador_m\" for hierarchy \"print_escreve_campo_fd:U2\|tx_serial:U1\|tx_serial_fd:U2\|contador_m:U2\"" {  } { { "../tx_serial_tick/tx_serial_fd.vhd" "U2" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/tx_serial_tick/tx_serial_fd.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540382241387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m print_escreve_campo_fd:U2\|tx_serial:U1\|contador_m:U3 " "Elaborating entity \"contador_m\" for hierarchy \"print_escreve_campo_fd:U2\|tx_serial:U1\|contador_m:U3\"" {  } { { "../tx_serial_tick/tx_serial.vhd" "U3" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/tx_serial_tick/tx_serial.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540382241400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector print_escreve_campo_fd:U2\|tx_serial:U1\|edge_detector:U4 " "Elaborating entity \"edge_detector\" for hierarchy \"print_escreve_campo_fd:U2\|tx_serial:U1\|edge_detector:U4\"" {  } { { "../tx_serial_tick/tx_serial.vhd" "U4" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/tx_serial_tick/tx_serial.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540382241414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_jogo_16x7 print_escreve_campo_fd:U2\|memoria_jogo_16x7:U2 " "Elaborating entity \"memoria_jogo_16x7\" for hierarchy \"print_escreve_campo_fd:U2\|memoria_jogo_16x7:U2\"" {  } { { "print_escreve_campo_fd.vhd" "U2" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/print_escreve_campo/print_escreve_campo_fd.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540382241427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m_load print_escreve_campo_fd:U2\|contador_m_load:U3 " "Elaborating entity \"contador_m_load\" for hierarchy \"print_escreve_campo_fd:U2\|contador_m_load:U3\"" {  } { { "print_escreve_campo_fd.vhd" "U3" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/print_escreve_campo/print_escreve_campo_fd.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540382241447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3x1_n print_escreve_campo_fd:U2\|mux3x1_n:U4 " "Elaborating entity \"mux3x1_n\" for hierarchy \"print_escreve_campo_fd:U2\|mux3x1_n:U4\"" {  } { { "print_escreve_campo_fd.vhd" "U4" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/print_escreve_campo/print_escreve_campo_fd.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540382241461 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "print_escreve_campo_fd:U2\|memoria_jogo_16x7:U2\|memoria_rtl_0 " "Inferred dual-clock RAM node \"print_escreve_campo_fd:U2\|memoria_jogo_16x7:U2\|memoria_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1540382241776 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "print_escreve_campo_fd:U2\|memoria_jogo_16x7:U2\|memoria_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"print_escreve_campo_fd:U2\|memoria_jogo_16x7:U2\|memoria_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540382241823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540382241823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540382241823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540382241823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 7 " "Parameter WIDTH_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540382241823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540382241823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540382241823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540382241823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540382241823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540382241823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540382241823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540382241823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540382241823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540382241823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE campo_inicial.mif " "Parameter INIT_FILE set to campo_inicial.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540382241823 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1540382241823 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1540382241823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "print_escreve_campo_fd:U2\|memoria_jogo_16x7:U2\|altsyncram:memoria_rtl_0 " "Elaborated megafunction instantiation \"print_escreve_campo_fd:U2\|memoria_jogo_16x7:U2\|altsyncram:memoria_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540382242050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "print_escreve_campo_fd:U2\|memoria_jogo_16x7:U2\|altsyncram:memoria_rtl_0 " "Instantiated megafunction \"print_escreve_campo_fd:U2\|memoria_jogo_16x7:U2\|altsyncram:memoria_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540382242050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540382242050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540382242050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540382242050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540382242050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540382242050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540382242050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540382242050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540382242050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540382242050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540382242050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540382242050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540382242050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540382242050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE campo_inicial.mif " "Parameter \"INIT_FILE\" = \"campo_inicial.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540382242050 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540382242050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_grl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_grl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_grl1 " "Found entity 1: altsyncram_grl1" {  } { { "db/altsyncram_grl1.tdf" "" { Text "C:/Users/Gabriel.Amorim/Documents/Faculdade/LabDig2/Projeto/print_ecreve_campo/print_escreve_campo/db/altsyncram_grl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540382242112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540382242112 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540382242393 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540382242814 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540382242814 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540382242971 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540382242971 ""} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Implemented 93 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540382242971 ""} { "Info" "ICUT_CUT_TM_RAMS" "7 " "Implemented 7 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1540382242971 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540382242971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540382243034 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 24 08:57:23 2018 " "Processing ended: Wed Oct 24 08:57:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540382243034 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540382243034 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540382243034 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540382243034 ""}
