// Seed: 2318673754
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    output id_3,
    output logic id_4
);
  assign id_4 = 1'b0;
  type_0 id_5 (
      .id_0(id_4 * 1 - id_1),
      .id_1(1)
  );
endmodule
