Info: Starting: Create simulation model
Info: qsys-generate C:\Users\yogeoffre\Documents\GEOFFRE_Project\maoin.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\Users\yogeoffre\Documents\GEOFFRE_Project\maoin\simulation --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading GEOFFRE_Project/maoin.qsys
Progress: Reading input file
Progress: Adding AV2SEGM3_0 [AV2SEGM3 1.0]
Progress: Parameterizing module AV2SEGM3_0
Progress: Adding AV2SEGM3_1 [AV2SEGM3 1.0]
Progress: Parameterizing module AV2SEGM3_1
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios_custom_instr_floating_point_0 [altera_nios_custom_instr_floating_point 18.1]
Progress: Parameterizing module nios_custom_instr_floating_point_0
Progress: Adding opencores_i2c_0 [opencores_i2c 9.1]
Progress: Parameterizing module opencores_i2c_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram
Progress: Adding video_rgb_resampler_0 [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module video_rgb_resampler_0
Progress: Adding video_test_pattern_0 [altera_up_avalon_video_test_pattern 18.0]
Progress: Parameterizing module video_test_pattern_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.1]
Warning: altera_up_avalon_video_vga_controller: Catalog mismatch; expected v18.0 but found v18.1
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: maoin.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: maoin.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: maoin.video_rgb_resampler_0: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: maoin.video_vga_controller_0: Video Output Stream: Format: 1280 x 720 with Color: 10 (bits) x 3 (planes) converted to 4 (bits) per color plane
Info: maoin.video_test_pattern_0.avalon_generator_source/video_rgb_resampler_0.avalon_rgb_sink: The source data signal is 24 bits, but the sink is 8 bits. Avalon-ST Adapter will be inserted.
Warning: maoin.: You have exported the interface video_vga_controller_0.reset but not its associated clock interface.  Export the driver of video_vga_controller_0.clk
Info: maoin: Generating maoin "maoin" for SIM_VHDL
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Warning: maoin: "No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: maoin: "No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: AV2SEGM3_0: "maoin" instantiated AV2SEGM3 "AV2SEGM3_0"
Info: altpll_0: Generating VHDL simulation model
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning: Verilog HDL or VHDL warning at maoin_altpll_0.vhd(317): object "wire_w_address_range2w" assigned a value but never read File: C:/Users/YOGEOF~1/AppData/Local/Temp/alt0109_7834511748933553543.dir/0088_sopcqmap/maoin_altpll_0.vhd Line: 317
Info: altpll_0: Generated simulation model maoin_altpll_0.vho
Info: altpll_0: "maoin" instantiated altpll "altpll_0"
Info: cpu: "maoin" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart_0: Starting RTL generation for module 'maoin_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=maoin_jtag_uart_0 --dir=C:/Users/YOGEOF~1/AppData/Local/Temp/alt0109_7834511748933553543.dir/0090_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --vhdl --config=C:/Users/YOGEOF~1/AppData/Local/Temp/alt0109_7834511748933553543.dir/0090_jtag_uart_0_gen//maoin_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/YOGEOF~1/AppData/Local/Temp/alt0109_7834511748933553543.dir/0090_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'maoin_jtag_uart_0'
Info: jtag_uart_0: "maoin" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios_custom_instr_floating_point_0: "maoin" instantiated altera_nios_custom_instr_floating_point "nios_custom_instr_floating_point_0"
Info: opencores_i2c_0: "maoin" instantiated opencores_i2c "opencores_i2c_0"
Info: pio_0: Starting RTL generation for module 'maoin_pio_0'
Info: pio_0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=maoin_pio_0 --dir=C:/Users/YOGEOF~1/AppData/Local/Temp/alt0109_7834511748933553543.dir/0092_pio_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --vhdl --config=C:/Users/YOGEOF~1/AppData/Local/Temp/alt0109_7834511748933553543.dir/0092_pio_0_gen//maoin_pio_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/YOGEOF~1/AppData/Local/Temp/alt0109_7834511748933553543.dir/0092_pio_0_gen/  ]
Info: pio_0: Done RTL generation for module 'maoin_pio_0'
Info: pio_0: "maoin" instantiated altera_avalon_pio "pio_0"
Info: ram: Starting RTL generation for module 'maoin_ram'
Info: ram:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=maoin_ram --dir=C:/Users/YOGEOF~1/AppData/Local/Temp/alt0109_7834511748933553543.dir/0093_ram_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --vhdl --config=C:/Users/YOGEOF~1/AppData/Local/Temp/alt0109_7834511748933553543.dir/0093_ram_gen//maoin_ram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/YOGEOF~1/AppData/Local/Temp/alt0109_7834511748933553543.dir/0093_ram_gen/  ]
Info: ram: Done RTL generation for module 'maoin_ram'
Info: ram: "maoin" instantiated altera_avalon_onchip_memory2 "ram"
Info: video_rgb_resampler_0: Starting Generation of Video RGB Resampler
Warning: video_rgb_resampler_0: No files generated for fileset SIM_VHDL
Info: video_rgb_resampler_0: "maoin" instantiated altera_up_avalon_video_rgb_resampler "video_rgb_resampler_0"
Info: video_test_pattern_0: Starting Generation of Test Pattern Generator
Warning: video_test_pattern_0: No files generated for fileset SIM_VHDL
Info: video_test_pattern_0: "maoin" instantiated altera_up_avalon_video_test_pattern "video_test_pattern_0"
Info: video_vga_controller_0: Starting Generation of VGA Controller
Warning: video_vga_controller_0: No files generated for fileset SIM_VHDL
Info: video_vga_controller_0: "maoin" instantiated altera_up_avalon_video_vga_controller "video_vga_controller_0"
Info: cpu_custom_instruction_master_translator: "maoin" instantiated altera_customins_master_translator "cpu_custom_instruction_master_translator"
Info: cpu_custom_instruction_master_multi_xconnect: "maoin" instantiated altera_customins_xconnect "cpu_custom_instruction_master_multi_xconnect"
Info: cpu_custom_instruction_master_multi_slave_translator0: "maoin" instantiated altera_customins_slave_translator "cpu_custom_instruction_master_multi_slave_translator0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "maoin" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "maoin" instantiated altera_irq_mapper "irq_mapper"
Info: avalon_st_adapter: "maoin" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "maoin" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'maoin_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=maoin_cpu_cpu --dir=C:/Users/YOGEOF~1/AppData/Local/Temp/alt0109_7834511748933553543.dir/0102_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/YOGEOF~1/AppData/Local/Temp/alt0109_7834511748933553543.dir/0102_cpu_gen//maoin_cpu_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/YOGEOF~1/AppData/Local/Temp/alt0109_7834511748933553543.dir/0102_cpu_gen/  ]
Info: cpu: # 2025.01.21 13:56:10 (*) Starting Nios II generation
Info: cpu: # 2025.01.21 13:56:10 (*)   Checking for plaintext license.
Info: cpu: # 2025.01.21 13:56:12 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/
Info: cpu: # 2025.01.21 13:56:12 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2025.01.21 13:56:12 (*)   Plaintext license not found.
Info: cpu: # 2025.01.21 13:56:12 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2025.01.21 13:56:12 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.01.21 13:56:12 (*)   Creating all objects for CPU
Info: cpu: # 2025.01.21 13:56:13 (*)   Creating 'C:/Users/YOGEOF~1/AppData/Local/Temp/alt0109_7834511748933553543.dir/0102_cpu_gen//maoin_cpu_cpu_nios2_waves.do'
Info: cpu: # 2025.01.21 13:56:13 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.01.21 13:56:13 (*)   Creating plain-text RTL
Info: cpu: # 2025.01.21 13:56:13 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'maoin_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: AV2SEGM3_0_avalon_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "AV2SEGM3_0_avalon_slave_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file C:/Users/yogeoffre/Documents/GEOFFRE_Project/maoin/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/yogeoffre/Documents/GEOFFRE_Project/maoin/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/yogeoffre/Documents/GEOFFRE_Project/maoin/simulation/submodules/altera_merlin_arbitrator.sv
Info: AV2SEGM3_0_avalon_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "AV2SEGM3_0_avalon_slave_rsp_width_adapter"
Info: Reusing file C:/Users/yogeoffre/Documents/GEOFFRE_Project/maoin/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/yogeoffre/Documents/GEOFFRE_Project/maoin/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/yogeoffre/Documents/GEOFFRE_Project/maoin/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: data_format_adapter_0: "avalon_st_adapter" instantiated data_format_adapter "data_format_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: maoin: Done "maoin" with 46 modules, 85 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\yogeoffre\Documents\GEOFFRE_Project\maoin\maoin.spd --output-directory=C:/Users/yogeoffre/Documents/GEOFFRE_Project/maoin/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\yogeoffre\Documents\GEOFFRE_Project\maoin\maoin.spd --output-directory=C:/Users/yogeoffre/Documents/GEOFFRE_Project/maoin/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/yogeoffre/Documents/GEOFFRE_Project/maoin/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/yogeoffre/Documents/GEOFFRE_Project/maoin/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/yogeoffre/Documents/GEOFFRE_Project/maoin/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	39 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/yogeoffre/Documents/GEOFFRE_Project/maoin/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/yogeoffre/Documents/GEOFFRE_Project/maoin/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\yogeoffre\Documents\GEOFFRE_Project\maoin.qsys --block-symbol-file --output-directory=C:\Users\yogeoffre\Documents\GEOFFRE_Project\maoin --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading GEOFFRE_Project/maoin.qsys
Progress: Reading input file
Progress: Adding AV2SEGM3_0 [AV2SEGM3 1.0]
Progress: Parameterizing module AV2SEGM3_0
Progress: Adding AV2SEGM3_1 [AV2SEGM3 1.0]
Progress: Parameterizing module AV2SEGM3_1
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios_custom_instr_floating_point_0 [altera_nios_custom_instr_floating_point 18.1]
Progress: Parameterizing module nios_custom_instr_floating_point_0
Progress: Adding opencores_i2c_0 [opencores_i2c 9.1]
Progress: Parameterizing module opencores_i2c_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram
Progress: Adding video_rgb_resampler_0 [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module video_rgb_resampler_0
Progress: Adding video_test_pattern_0 [altera_up_avalon_video_test_pattern 18.0]
Progress: Parameterizing module video_test_pattern_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.1]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: maoin.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: maoin.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: maoin.video_rgb_resampler_0: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: maoin.video_vga_controller_0: Video Output Stream: Format: 1280 x 720 with Color: 10 (bits) x 3 (planes) converted to 4 (bits) per color plane
Info: maoin.video_test_pattern_0.avalon_generator_source/video_rgb_resampler_0.avalon_rgb_sink: The source data signal is 24 bits, but the sink is 8 bits. Avalon-ST Adapter will be inserted.
Warning: maoin.: You have exported the interface video_vga_controller_0.reset but not its associated clock interface.  Export the driver of video_vga_controller_0.clk
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\yogeoffre\Documents\GEOFFRE_Project\maoin.qsys --synthesis=VHDL --output-directory=C:\Users\yogeoffre\Documents\GEOFFRE_Project\maoin\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading GEOFFRE_Project/maoin.qsys
Progress: Reading input file
Progress: Adding AV2SEGM3_0 [AV2SEGM3 1.0]
Progress: Parameterizing module AV2SEGM3_0
Progress: Adding AV2SEGM3_1 [AV2SEGM3 1.0]
Progress: Parameterizing module AV2SEGM3_1
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios_custom_instr_floating_point_0 [altera_nios_custom_instr_floating_point 18.1]
Progress: Parameterizing module nios_custom_instr_floating_point_0
Progress: Adding opencores_i2c_0 [opencores_i2c 9.1]
Progress: Parameterizing module opencores_i2c_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram
Progress: Adding video_rgb_resampler_0 [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module video_rgb_resampler_0
Progress: Adding video_test_pattern_0 [altera_up_avalon_video_test_pattern 18.0]
Progress: Parameterizing module video_test_pattern_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.1]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: maoin.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: maoin.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: maoin.video_rgb_resampler_0: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: maoin.video_vga_controller_0: Video Output Stream: Format: 1280 x 720 with Color: 10 (bits) x 3 (planes) converted to 4 (bits) per color plane
Info: maoin.video_test_pattern_0.avalon_generator_source/video_rgb_resampler_0.avalon_rgb_sink: The source data signal is 24 bits, but the sink is 8 bits. Avalon-ST Adapter will be inserted.
Warning: maoin.: You have exported the interface video_vga_controller_0.reset but not its associated clock interface.  Export the driver of video_vga_controller_0.clk
Info: maoin: Generating maoin "maoin" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Warning: maoin: "No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: maoin: "No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: AV2SEGM3_0: "maoin" instantiated AV2SEGM3 "AV2SEGM3_0"
Info: altpll_0: "maoin" instantiated altpll "altpll_0"
Info: cpu: "maoin" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart_0: Starting RTL generation for module 'maoin_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=maoin_jtag_uart_0 --dir=C:/Users/YOGEOF~1/AppData/Local/Temp/alt0109_7834511748933553543.dir/0131_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/YOGEOF~1/AppData/Local/Temp/alt0109_7834511748933553543.dir/0131_jtag_uart_0_gen//maoin_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'maoin_jtag_uart_0'
Info: jtag_uart_0: "maoin" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios_custom_instr_floating_point_0: "maoin" instantiated altera_nios_custom_instr_floating_point "nios_custom_instr_floating_point_0"
Info: opencores_i2c_0: "maoin" instantiated opencores_i2c "opencores_i2c_0"
Info: pio_0: Starting RTL generation for module 'maoin_pio_0'
Info: pio_0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=maoin_pio_0 --dir=C:/Users/YOGEOF~1/AppData/Local/Temp/alt0109_7834511748933553543.dir/0133_pio_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/YOGEOF~1/AppData/Local/Temp/alt0109_7834511748933553543.dir/0133_pio_0_gen//maoin_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'maoin_pio_0'
Info: pio_0: "maoin" instantiated altera_avalon_pio "pio_0"
Info: ram: Starting RTL generation for module 'maoin_ram'
Info: ram:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=maoin_ram --dir=C:/Users/YOGEOF~1/AppData/Local/Temp/alt0109_7834511748933553543.dir/0134_ram_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/YOGEOF~1/AppData/Local/Temp/alt0109_7834511748933553543.dir/0134_ram_gen//maoin_ram_component_configuration.pl  --do_build_sim=0  ]
Info: ram: Done RTL generation for module 'maoin_ram'
Info: ram: "maoin" instantiated altera_avalon_onchip_memory2 "ram"
Info: video_rgb_resampler_0: Starting Generation of Video RGB Resampler
Info: video_rgb_resampler_0: "maoin" instantiated altera_up_avalon_video_rgb_resampler "video_rgb_resampler_0"
Info: video_test_pattern_0: Starting Generation of Test Pattern Generator
Info: video_test_pattern_0: "maoin" instantiated altera_up_avalon_video_test_pattern "video_test_pattern_0"
Info: video_vga_controller_0: Starting Generation of VGA Controller
Info: video_vga_controller_0: "maoin" instantiated altera_up_avalon_video_vga_controller "video_vga_controller_0"
Info: cpu_custom_instruction_master_translator: "maoin" instantiated altera_customins_master_translator "cpu_custom_instruction_master_translator"
Info: cpu_custom_instruction_master_multi_xconnect: "maoin" instantiated altera_customins_xconnect "cpu_custom_instruction_master_multi_xconnect"
Info: cpu_custom_instruction_master_multi_slave_translator0: "maoin" instantiated altera_customins_slave_translator "cpu_custom_instruction_master_multi_slave_translator0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "maoin" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "maoin" instantiated altera_irq_mapper "irq_mapper"
Info: avalon_st_adapter: "maoin" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "maoin" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'maoin_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=maoin_cpu_cpu --dir=C:/Users/YOGEOF~1/AppData/Local/Temp/alt0109_7834511748933553543.dir/0143_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/YOGEOF~1/AppData/Local/Temp/alt0109_7834511748933553543.dir/0143_cpu_gen//maoin_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2025.01.21 13:56:34 (*) Starting Nios II generation
Info: cpu: # 2025.01.21 13:56:34 (*)   Checking for plaintext license.
Info: cpu: # 2025.01.21 13:56:36 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/
Info: cpu: # 2025.01.21 13:56:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2025.01.21 13:56:36 (*)   Plaintext license not found.
Info: cpu: # 2025.01.21 13:56:36 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2025.01.21 13:56:36 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.01.21 13:56:36 (*)   Creating all objects for CPU
Info: cpu: # 2025.01.21 13:56:37 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.01.21 13:56:37 (*)   Creating plain-text RTL
Info: cpu: # 2025.01.21 13:56:37 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'maoin_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: AV2SEGM3_0_avalon_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "AV2SEGM3_0_avalon_slave_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file C:/Users/yogeoffre/Documents/GEOFFRE_Project/maoin/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/yogeoffre/Documents/GEOFFRE_Project/maoin/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/yogeoffre/Documents/GEOFFRE_Project/maoin/synthesis/submodules/altera_merlin_arbitrator.sv
Info: AV2SEGM3_0_avalon_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "AV2SEGM3_0_avalon_slave_rsp_width_adapter"
Info: Reusing file C:/Users/yogeoffre/Documents/GEOFFRE_Project/maoin/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/yogeoffre/Documents/GEOFFRE_Project/maoin/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/yogeoffre/Documents/GEOFFRE_Project/maoin/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: data_format_adapter_0: "avalon_st_adapter" instantiated data_format_adapter "data_format_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: maoin: Done "maoin" with 46 modules, 82 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
