

================================================================
== Vivado HLS Report for 'AES_encryption_gmult'
================================================================
* Date:           Fri Feb 09 10:18:45 2024

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        AES_Encryption
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.05|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|    9|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    8|    8|         1|          -|          -|     8|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond)
* FSM state operations: 

 <State 1>: 3.05ns
ST_1: b_read [1/1] 1.48ns
:0  %b_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b)

ST_1: a_read [1/1] 1.48ns
:1  %a_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %a)

ST_1: a_cast [1/1] 0.00ns
:2  %a_cast = zext i4 %a_read to i8

ST_1: stg_6 [1/1] 1.57ns
:3  br label %1


 <State 2>: 1.88ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_4, %2 ]

ST_2: p [1/1] 0.00ns
:1  %p = phi i8 [ 0, %0 ], [ %p_0_s, %2 ]

ST_2: p_s [1/1] 0.00ns
:2  %p_s = phi i8 [ %b_read, %0 ], [ %tmp_1, %2 ]

ST_2: p_0 [1/1] 0.00ns
:3  %p_0 = phi i8 [ %a_cast, %0 ], [ %a_assign_2, %2 ]

ST_2: exitcond [1/1] 1.88ns
:4  %exitcond = icmp eq i4 %i, -8

ST_2: empty [1/1] 0.00ns
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_2: i_4 [1/1] 0.80ns
:6  %i_4 = add i4 %i, 1

ST_2: stg_14 [1/1] 0.00ns
:7  br i1 %exitcond, label %3, label %2

ST_2: tmp [1/1] 0.00ns (grouped into LUT with out node p_0_s)
:0  %tmp = trunc i8 %p_s to i1

ST_2: tmp_s [1/1] 0.00ns (grouped into LUT with out node p_0_s)
:1  %tmp_s = select i1 %tmp, i8 %p_0, i8 0

ST_2: p_0_s [1/1] 1.37ns (out node of the LUT)
:2  %p_0_s = xor i8 %tmp_s, %p

ST_2: tmp_14 [1/1] 0.00ns
:3  %tmp_14 = shl i8 %p_0, 1

ST_2: tmp_16 [1/1] 0.00ns (grouped into LUT with out node a_assign_2)
:4  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_0, i32 7)

ST_2: a_assign_1 [1/1] 0.00ns (grouped into LUT with out node a_assign_2)
:5  %a_assign_1 = xor i8 %tmp_14, 27

ST_2: a_assign_2 [1/1] 1.37ns (out node of the LUT)
:6  %a_assign_2 = select i1 %tmp_16, i8 %a_assign_1, i8 %tmp_14

ST_2: b_assign [1/1] 0.00ns
:7  %b_assign = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %p_s, i32 1, i32 7)

ST_2: tmp_1 [1/1] 0.00ns
:8  %tmp_1 = zext i7 %b_assign to i8

ST_2: stg_24 [1/1] 0.00ns
:9  br label %1

ST_2: stg_25 [1/1] 0.00ns
:0  ret i8 %p



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
