`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  9 2025 16:46:46 CST (Jun  9 2025 08:46:46 UTC)

module dut_LessThan_1U_60_1(in1, out1);
  input [7:0] in1;
  output out1;
  wire [7:0] in1;
  wire out1;
  wire lt_15_26_n_1, lt_15_26_n_4, lt_15_26_n_5, lt_15_26_n_7, n_17,
       n_18;
  NOR2X1 lt_15_26_g126(.A (lt_15_26_n_4), .B (lt_15_26_n_7), .Y (out1));
  NOR2X1 lt_15_26_g127(.A (lt_15_26_n_5), .B (n_18), .Y (lt_15_26_n_7));
  NAND2BX1 lt_15_26_g129(.AN (in1[7]), .B (lt_15_26_n_1), .Y
       (lt_15_26_n_5));
  NOR2X1 lt_15_26_g130(.A (in1[7]), .B (in1[6]), .Y (lt_15_26_n_4));
  NOR2X1 lt_15_26_g133(.A (in1[5]), .B (in1[4]), .Y (lt_15_26_n_1));
  NAND2BX2 g2(.AN (in1[3]), .B (n_17), .Y (n_18));
  NAND3X8 g3(.A (in1[1]), .B (in1[0]), .C (in1[2]), .Y (n_17));
endmodule


