;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* CAN_CanIP */
CAN_CanIP__CSR_BUF_SR EQU CYREG_CAN0_CSR_BUF_SR
CAN_CanIP__CSR_CFG EQU CYREG_CAN0_CSR_CFG
CAN_CanIP__CSR_CMD EQU CYREG_CAN0_CSR_CMD
CAN_CanIP__CSR_ERR_SR EQU CYREG_CAN0_CSR_ERR_SR
CAN_CanIP__CSR_INT_EN EQU CYREG_CAN0_CSR_INT_EN
CAN_CanIP__CSR_INT_SR EQU CYREG_CAN0_CSR_INT_SR
CAN_CanIP__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
CAN_CanIP__PM_ACT_MSK EQU 0x01
CAN_CanIP__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
CAN_CanIP__PM_STBY_MSK EQU 0x01
CAN_CanIP__RX0_ACR EQU CYREG_CAN0_RX0_ACR
CAN_CanIP__RX0_ACRD EQU CYREG_CAN0_RX0_ACRD
CAN_CanIP__RX0_AMR EQU CYREG_CAN0_RX0_AMR
CAN_CanIP__RX0_AMRD EQU CYREG_CAN0_RX0_AMRD
CAN_CanIP__RX0_CMD EQU CYREG_CAN0_RX0_CMD
CAN_CanIP__RX0_DH EQU CYREG_CAN0_RX0_DH
CAN_CanIP__RX0_DL EQU CYREG_CAN0_RX0_DL
CAN_CanIP__RX0_ID EQU CYREG_CAN0_RX0_ID
CAN_CanIP__RX1_ACR EQU CYREG_CAN0_RX1_ACR
CAN_CanIP__RX1_ACRD EQU CYREG_CAN0_RX1_ACRD
CAN_CanIP__RX1_AMR EQU CYREG_CAN0_RX1_AMR
CAN_CanIP__RX1_AMRD EQU CYREG_CAN0_RX1_AMRD
CAN_CanIP__RX1_CMD EQU CYREG_CAN0_RX1_CMD
CAN_CanIP__RX1_DH EQU CYREG_CAN0_RX1_DH
CAN_CanIP__RX1_DL EQU CYREG_CAN0_RX1_DL
CAN_CanIP__RX1_ID EQU CYREG_CAN0_RX1_ID
CAN_CanIP__RX10_ACR EQU CYREG_CAN0_RX10_ACR
CAN_CanIP__RX10_ACRD EQU CYREG_CAN0_RX10_ACRD
CAN_CanIP__RX10_AMR EQU CYREG_CAN0_RX10_AMR
CAN_CanIP__RX10_AMRD EQU CYREG_CAN0_RX10_AMRD
CAN_CanIP__RX10_CMD EQU CYREG_CAN0_RX10_CMD
CAN_CanIP__RX10_DH EQU CYREG_CAN0_RX10_DH
CAN_CanIP__RX10_DL EQU CYREG_CAN0_RX10_DL
CAN_CanIP__RX10_ID EQU CYREG_CAN0_RX10_ID
CAN_CanIP__RX11_ACR EQU CYREG_CAN0_RX11_ACR
CAN_CanIP__RX11_ACRD EQU CYREG_CAN0_RX11_ACRD
CAN_CanIP__RX11_AMR EQU CYREG_CAN0_RX11_AMR
CAN_CanIP__RX11_AMRD EQU CYREG_CAN0_RX11_AMRD
CAN_CanIP__RX11_CMD EQU CYREG_CAN0_RX11_CMD
CAN_CanIP__RX11_DH EQU CYREG_CAN0_RX11_DH
CAN_CanIP__RX11_DL EQU CYREG_CAN0_RX11_DL
CAN_CanIP__RX11_ID EQU CYREG_CAN0_RX11_ID
CAN_CanIP__RX12_ACR EQU CYREG_CAN0_RX12_ACR
CAN_CanIP__RX12_ACRD EQU CYREG_CAN0_RX12_ACRD
CAN_CanIP__RX12_AMR EQU CYREG_CAN0_RX12_AMR
CAN_CanIP__RX12_AMRD EQU CYREG_CAN0_RX12_AMRD
CAN_CanIP__RX12_CMD EQU CYREG_CAN0_RX12_CMD
CAN_CanIP__RX12_DH EQU CYREG_CAN0_RX12_DH
CAN_CanIP__RX12_DL EQU CYREG_CAN0_RX12_DL
CAN_CanIP__RX12_ID EQU CYREG_CAN0_RX12_ID
CAN_CanIP__RX13_ACR EQU CYREG_CAN0_RX13_ACR
CAN_CanIP__RX13_ACRD EQU CYREG_CAN0_RX13_ACRD
CAN_CanIP__RX13_AMR EQU CYREG_CAN0_RX13_AMR
CAN_CanIP__RX13_AMRD EQU CYREG_CAN0_RX13_AMRD
CAN_CanIP__RX13_CMD EQU CYREG_CAN0_RX13_CMD
CAN_CanIP__RX13_DH EQU CYREG_CAN0_RX13_DH
CAN_CanIP__RX13_DL EQU CYREG_CAN0_RX13_DL
CAN_CanIP__RX13_ID EQU CYREG_CAN0_RX13_ID
CAN_CanIP__RX14_ACR EQU CYREG_CAN0_RX14_ACR
CAN_CanIP__RX14_ACRD EQU CYREG_CAN0_RX14_ACRD
CAN_CanIP__RX14_AMR EQU CYREG_CAN0_RX14_AMR
CAN_CanIP__RX14_AMRD EQU CYREG_CAN0_RX14_AMRD
CAN_CanIP__RX14_CMD EQU CYREG_CAN0_RX14_CMD
CAN_CanIP__RX14_DH EQU CYREG_CAN0_RX14_DH
CAN_CanIP__RX14_DL EQU CYREG_CAN0_RX14_DL
CAN_CanIP__RX14_ID EQU CYREG_CAN0_RX14_ID
CAN_CanIP__RX15_ACR EQU CYREG_CAN0_RX15_ACR
CAN_CanIP__RX15_ACRD EQU CYREG_CAN0_RX15_ACRD
CAN_CanIP__RX15_AMR EQU CYREG_CAN0_RX15_AMR
CAN_CanIP__RX15_AMRD EQU CYREG_CAN0_RX15_AMRD
CAN_CanIP__RX15_CMD EQU CYREG_CAN0_RX15_CMD
CAN_CanIP__RX15_DH EQU CYREG_CAN0_RX15_DH
CAN_CanIP__RX15_DL EQU CYREG_CAN0_RX15_DL
CAN_CanIP__RX15_ID EQU CYREG_CAN0_RX15_ID
CAN_CanIP__RX2_ACR EQU CYREG_CAN0_RX2_ACR
CAN_CanIP__RX2_ACRD EQU CYREG_CAN0_RX2_ACRD
CAN_CanIP__RX2_AMR EQU CYREG_CAN0_RX2_AMR
CAN_CanIP__RX2_AMRD EQU CYREG_CAN0_RX2_AMRD
CAN_CanIP__RX2_CMD EQU CYREG_CAN0_RX2_CMD
CAN_CanIP__RX2_DH EQU CYREG_CAN0_RX2_DH
CAN_CanIP__RX2_DL EQU CYREG_CAN0_RX2_DL
CAN_CanIP__RX2_ID EQU CYREG_CAN0_RX2_ID
CAN_CanIP__RX3_ACR EQU CYREG_CAN0_RX3_ACR
CAN_CanIP__RX3_ACRD EQU CYREG_CAN0_RX3_ACRD
CAN_CanIP__RX3_AMR EQU CYREG_CAN0_RX3_AMR
CAN_CanIP__RX3_AMRD EQU CYREG_CAN0_RX3_AMRD
CAN_CanIP__RX3_CMD EQU CYREG_CAN0_RX3_CMD
CAN_CanIP__RX3_DH EQU CYREG_CAN0_RX3_DH
CAN_CanIP__RX3_DL EQU CYREG_CAN0_RX3_DL
CAN_CanIP__RX3_ID EQU CYREG_CAN0_RX3_ID
CAN_CanIP__RX4_ACR EQU CYREG_CAN0_RX4_ACR
CAN_CanIP__RX4_ACRD EQU CYREG_CAN0_RX4_ACRD
CAN_CanIP__RX4_AMR EQU CYREG_CAN0_RX4_AMR
CAN_CanIP__RX4_AMRD EQU CYREG_CAN0_RX4_AMRD
CAN_CanIP__RX4_CMD EQU CYREG_CAN0_RX4_CMD
CAN_CanIP__RX4_DH EQU CYREG_CAN0_RX4_DH
CAN_CanIP__RX4_DL EQU CYREG_CAN0_RX4_DL
CAN_CanIP__RX4_ID EQU CYREG_CAN0_RX4_ID
CAN_CanIP__RX5_ACR EQU CYREG_CAN0_RX5_ACR
CAN_CanIP__RX5_ACRD EQU CYREG_CAN0_RX5_ACRD
CAN_CanIP__RX5_AMR EQU CYREG_CAN0_RX5_AMR
CAN_CanIP__RX5_AMRD EQU CYREG_CAN0_RX5_AMRD
CAN_CanIP__RX5_CMD EQU CYREG_CAN0_RX5_CMD
CAN_CanIP__RX5_DH EQU CYREG_CAN0_RX5_DH
CAN_CanIP__RX5_DL EQU CYREG_CAN0_RX5_DL
CAN_CanIP__RX5_ID EQU CYREG_CAN0_RX5_ID
CAN_CanIP__RX6_ACR EQU CYREG_CAN0_RX6_ACR
CAN_CanIP__RX6_ACRD EQU CYREG_CAN0_RX6_ACRD
CAN_CanIP__RX6_AMR EQU CYREG_CAN0_RX6_AMR
CAN_CanIP__RX6_AMRD EQU CYREG_CAN0_RX6_AMRD
CAN_CanIP__RX6_CMD EQU CYREG_CAN0_RX6_CMD
CAN_CanIP__RX6_DH EQU CYREG_CAN0_RX6_DH
CAN_CanIP__RX6_DL EQU CYREG_CAN0_RX6_DL
CAN_CanIP__RX6_ID EQU CYREG_CAN0_RX6_ID
CAN_CanIP__RX7_ACR EQU CYREG_CAN0_RX7_ACR
CAN_CanIP__RX7_ACRD EQU CYREG_CAN0_RX7_ACRD
CAN_CanIP__RX7_AMR EQU CYREG_CAN0_RX7_AMR
CAN_CanIP__RX7_AMRD EQU CYREG_CAN0_RX7_AMRD
CAN_CanIP__RX7_CMD EQU CYREG_CAN0_RX7_CMD
CAN_CanIP__RX7_DH EQU CYREG_CAN0_RX7_DH
CAN_CanIP__RX7_DL EQU CYREG_CAN0_RX7_DL
CAN_CanIP__RX7_ID EQU CYREG_CAN0_RX7_ID
CAN_CanIP__RX8_ACR EQU CYREG_CAN0_RX8_ACR
CAN_CanIP__RX8_ACRD EQU CYREG_CAN0_RX8_ACRD
CAN_CanIP__RX8_AMR EQU CYREG_CAN0_RX8_AMR
CAN_CanIP__RX8_AMRD EQU CYREG_CAN0_RX8_AMRD
CAN_CanIP__RX8_CMD EQU CYREG_CAN0_RX8_CMD
CAN_CanIP__RX8_DH EQU CYREG_CAN0_RX8_DH
CAN_CanIP__RX8_DL EQU CYREG_CAN0_RX8_DL
CAN_CanIP__RX8_ID EQU CYREG_CAN0_RX8_ID
CAN_CanIP__RX9_ACR EQU CYREG_CAN0_RX9_ACR
CAN_CanIP__RX9_ACRD EQU CYREG_CAN0_RX9_ACRD
CAN_CanIP__RX9_AMR EQU CYREG_CAN0_RX9_AMR
CAN_CanIP__RX9_AMRD EQU CYREG_CAN0_RX9_AMRD
CAN_CanIP__RX9_CMD EQU CYREG_CAN0_RX9_CMD
CAN_CanIP__RX9_DH EQU CYREG_CAN0_RX9_DH
CAN_CanIP__RX9_DL EQU CYREG_CAN0_RX9_DL
CAN_CanIP__RX9_ID EQU CYREG_CAN0_RX9_ID
CAN_CanIP__TX0_CMD EQU CYREG_CAN0_TX0_CMD
CAN_CanIP__TX0_DH EQU CYREG_CAN0_TX0_DH
CAN_CanIP__TX0_DL EQU CYREG_CAN0_TX0_DL
CAN_CanIP__TX0_ID EQU CYREG_CAN0_TX0_ID
CAN_CanIP__TX1_CMD EQU CYREG_CAN0_TX1_CMD
CAN_CanIP__TX1_DH EQU CYREG_CAN0_TX1_DH
CAN_CanIP__TX1_DL EQU CYREG_CAN0_TX1_DL
CAN_CanIP__TX1_ID EQU CYREG_CAN0_TX1_ID
CAN_CanIP__TX2_CMD EQU CYREG_CAN0_TX2_CMD
CAN_CanIP__TX2_DH EQU CYREG_CAN0_TX2_DH
CAN_CanIP__TX2_DL EQU CYREG_CAN0_TX2_DL
CAN_CanIP__TX2_ID EQU CYREG_CAN0_TX2_ID
CAN_CanIP__TX3_CMD EQU CYREG_CAN0_TX3_CMD
CAN_CanIP__TX3_DH EQU CYREG_CAN0_TX3_DH
CAN_CanIP__TX3_DL EQU CYREG_CAN0_TX3_DL
CAN_CanIP__TX3_ID EQU CYREG_CAN0_TX3_ID
CAN_CanIP__TX4_CMD EQU CYREG_CAN0_TX4_CMD
CAN_CanIP__TX4_DH EQU CYREG_CAN0_TX4_DH
CAN_CanIP__TX4_DL EQU CYREG_CAN0_TX4_DL
CAN_CanIP__TX4_ID EQU CYREG_CAN0_TX4_ID
CAN_CanIP__TX5_CMD EQU CYREG_CAN0_TX5_CMD
CAN_CanIP__TX5_DH EQU CYREG_CAN0_TX5_DH
CAN_CanIP__TX5_DL EQU CYREG_CAN0_TX5_DL
CAN_CanIP__TX5_ID EQU CYREG_CAN0_TX5_ID
CAN_CanIP__TX6_CMD EQU CYREG_CAN0_TX6_CMD
CAN_CanIP__TX6_DH EQU CYREG_CAN0_TX6_DH
CAN_CanIP__TX6_DL EQU CYREG_CAN0_TX6_DL
CAN_CanIP__TX6_ID EQU CYREG_CAN0_TX6_ID
CAN_CanIP__TX7_CMD EQU CYREG_CAN0_TX7_CMD
CAN_CanIP__TX7_DH EQU CYREG_CAN0_TX7_DH
CAN_CanIP__TX7_DL EQU CYREG_CAN0_TX7_DL
CAN_CanIP__TX7_ID EQU CYREG_CAN0_TX7_ID

/* CAN_isr */
CAN_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CAN_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CAN_isr__INTC_MASK EQU 0x10000
CAN_isr__INTC_NUMBER EQU 16
CAN_isr__INTC_PRIOR_NUM EQU 7
CAN_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_16
CAN_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CAN_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
CAN_RX__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
CAN_RX__0__MASK EQU 0x01
CAN_RX__0__PC EQU CYREG_PRT0_PC0
CAN_RX__0__PORT EQU 0
CAN_RX__0__SHIFT EQU 0
CAN_RX__AG EQU CYREG_PRT0_AG
CAN_RX__AMUX EQU CYREG_PRT0_AMUX
CAN_RX__BIE EQU CYREG_PRT0_BIE
CAN_RX__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CAN_RX__BYP EQU CYREG_PRT0_BYP
CAN_RX__CTL EQU CYREG_PRT0_CTL
CAN_RX__DM0 EQU CYREG_PRT0_DM0
CAN_RX__DM1 EQU CYREG_PRT0_DM1
CAN_RX__DM2 EQU CYREG_PRT0_DM2
CAN_RX__DR EQU CYREG_PRT0_DR
CAN_RX__INP_DIS EQU CYREG_PRT0_INP_DIS
CAN_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
CAN_RX__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CAN_RX__LCD_EN EQU CYREG_PRT0_LCD_EN
CAN_RX__MASK EQU 0x01
CAN_RX__PORT EQU 0
CAN_RX__PRT EQU CYREG_PRT0_PRT
CAN_RX__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CAN_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CAN_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CAN_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CAN_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CAN_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CAN_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CAN_RX__PS EQU CYREG_PRT0_PS
CAN_RX__SHIFT EQU 0
CAN_RX__SLW EQU CYREG_PRT0_SLW
CAN_TX__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
CAN_TX__0__MASK EQU 0x02
CAN_TX__0__PC EQU CYREG_PRT0_PC1
CAN_TX__0__PORT EQU 0
CAN_TX__0__SHIFT EQU 1
CAN_TX__AG EQU CYREG_PRT0_AG
CAN_TX__AMUX EQU CYREG_PRT0_AMUX
CAN_TX__BIE EQU CYREG_PRT0_BIE
CAN_TX__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CAN_TX__BYP EQU CYREG_PRT0_BYP
CAN_TX__CTL EQU CYREG_PRT0_CTL
CAN_TX__DM0 EQU CYREG_PRT0_DM0
CAN_TX__DM1 EQU CYREG_PRT0_DM1
CAN_TX__DM2 EQU CYREG_PRT0_DM2
CAN_TX__DR EQU CYREG_PRT0_DR
CAN_TX__INP_DIS EQU CYREG_PRT0_INP_DIS
CAN_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
CAN_TX__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CAN_TX__LCD_EN EQU CYREG_PRT0_LCD_EN
CAN_TX__MASK EQU 0x02
CAN_TX__PORT EQU 0
CAN_TX__PRT EQU CYREG_PRT0_PRT
CAN_TX__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CAN_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CAN_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CAN_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CAN_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CAN_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CAN_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CAN_TX__PS EQU CYREG_PRT0_PS
CAN_TX__SHIFT EQU 1
CAN_TX__SLW EQU CYREG_PRT0_SLW
EZI2C_Slave_I2C_Prim__ADR EQU CYREG_I2C_ADR
EZI2C_Slave_I2C_Prim__CFG EQU CYREG_I2C_CFG
EZI2C_Slave_I2C_Prim__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
EZI2C_Slave_I2C_Prim__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
EZI2C_Slave_I2C_Prim__CSR EQU CYREG_I2C_CSR
EZI2C_Slave_I2C_Prim__D EQU CYREG_I2C_D
EZI2C_Slave_I2C_Prim__MCSR EQU CYREG_I2C_MCSR
EZI2C_Slave_I2C_Prim__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
EZI2C_Slave_I2C_Prim__PM_ACT_MSK EQU 0x04
EZI2C_Slave_I2C_Prim__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
EZI2C_Slave_I2C_Prim__PM_STBY_MSK EQU 0x04
EZI2C_Slave_I2C_Prim__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
EZI2C_Slave_I2C_Prim__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
EZI2C_Slave_I2C_Prim__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
EZI2C_Slave_I2C_Prim__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
EZI2C_Slave_I2C_Prim__XCFG EQU CYREG_I2C_XCFG
EZI2C_Slave_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
EZI2C_Slave_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
EZI2C_Slave_isr__INTC_MASK EQU 0x8000
EZI2C_Slave_isr__INTC_NUMBER EQU 15
EZI2C_Slave_isr__INTC_PRIOR_NUM EQU 7
EZI2C_Slave_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
EZI2C_Slave_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
EZI2C_Slave_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
Encoder_Clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Encoder_Clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Encoder_Clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Encoder_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Encoder_Clock__INDEX EQU 0x01
Encoder_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Encoder_Clock__PM_ACT_MSK EQU 0x02
Encoder_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Encoder_Clock__PM_STBY_MSK EQU 0x02
I2C_SCL__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
I2C_SCL__0__MASK EQU 0x02
I2C_SCL__0__PC EQU CYREG_PRT6_PC1
I2C_SCL__0__PORT EQU 6
I2C_SCL__0__SHIFT EQU 1
I2C_SCL__AG EQU CYREG_PRT6_AG
I2C_SCL__AMUX EQU CYREG_PRT6_AMUX
I2C_SCL__BIE EQU CYREG_PRT6_BIE
I2C_SCL__BIT_MASK EQU CYREG_PRT6_BIT_MASK
I2C_SCL__BYP EQU CYREG_PRT6_BYP
I2C_SCL__CTL EQU CYREG_PRT6_CTL
I2C_SCL__DM0 EQU CYREG_PRT6_DM0
I2C_SCL__DM1 EQU CYREG_PRT6_DM1
I2C_SCL__DM2 EQU CYREG_PRT6_DM2
I2C_SCL__DR EQU CYREG_PRT6_DR
I2C_SCL__INP_DIS EQU CYREG_PRT6_INP_DIS
I2C_SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
I2C_SCL__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
I2C_SCL__LCD_EN EQU CYREG_PRT6_LCD_EN
I2C_SCL__MASK EQU 0x02
I2C_SCL__PORT EQU 6
I2C_SCL__PRT EQU CYREG_PRT6_PRT
I2C_SCL__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
I2C_SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
I2C_SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
I2C_SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
I2C_SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
I2C_SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
I2C_SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
I2C_SCL__PS EQU CYREG_PRT6_PS
I2C_SCL__SHIFT EQU 1
I2C_SCL__SLW EQU CYREG_PRT6_SLW
I2C_SDA__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
I2C_SDA__0__MASK EQU 0x01
I2C_SDA__0__PC EQU CYREG_PRT6_PC0
I2C_SDA__0__PORT EQU 6
I2C_SDA__0__SHIFT EQU 0
I2C_SDA__AG EQU CYREG_PRT6_AG
I2C_SDA__AMUX EQU CYREG_PRT6_AMUX
I2C_SDA__BIE EQU CYREG_PRT6_BIE
I2C_SDA__BIT_MASK EQU CYREG_PRT6_BIT_MASK
I2C_SDA__BYP EQU CYREG_PRT6_BYP
I2C_SDA__CTL EQU CYREG_PRT6_CTL
I2C_SDA__DM0 EQU CYREG_PRT6_DM0
I2C_SDA__DM1 EQU CYREG_PRT6_DM1
I2C_SDA__DM2 EQU CYREG_PRT6_DM2
I2C_SDA__DR EQU CYREG_PRT6_DR
I2C_SDA__INP_DIS EQU CYREG_PRT6_INP_DIS
I2C_SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
I2C_SDA__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
I2C_SDA__LCD_EN EQU CYREG_PRT6_LCD_EN
I2C_SDA__MASK EQU 0x01
I2C_SDA__PORT EQU 6
I2C_SDA__PRT EQU CYREG_PRT6_PRT
I2C_SDA__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
I2C_SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
I2C_SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
I2C_SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
I2C_SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
I2C_SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
I2C_SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
I2C_SDA__PS EQU CYREG_PRT6_PS
I2C_SDA__SHIFT EQU 0
I2C_SDA__SLW EQU CYREG_PRT6_SLW
LED__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
LED__0__MASK EQU 0x80
LED__0__PC EQU CYREG_PRT6_PC7
LED__0__PORT EQU 6
LED__0__SHIFT EQU 7
LED__AG EQU CYREG_PRT6_AG
LED__AMUX EQU CYREG_PRT6_AMUX
LED__BIE EQU CYREG_PRT6_BIE
LED__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED__BYP EQU CYREG_PRT6_BYP
LED__CTL EQU CYREG_PRT6_CTL
LED__DM0 EQU CYREG_PRT6_DM0
LED__DM1 EQU CYREG_PRT6_DM1
LED__DM2 EQU CYREG_PRT6_DM2
LED__DR EQU CYREG_PRT6_DR
LED__INP_DIS EQU CYREG_PRT6_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
LED__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT6_LCD_EN
LED__MASK EQU 0x80
LED__PORT EQU 6
LED__PRT EQU CYREG_PRT6_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED__PS EQU CYREG_PRT6_PS
LED__SHIFT EQU 7
LED__SLW EQU CYREG_PRT6_SLW
Left_Encoder_A__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
Left_Encoder_A__0__MASK EQU 0x04
Left_Encoder_A__0__PC EQU CYREG_PRT4_PC2
Left_Encoder_A__0__PORT EQU 4
Left_Encoder_A__0__SHIFT EQU 2
Left_Encoder_A__AG EQU CYREG_PRT4_AG
Left_Encoder_A__AMUX EQU CYREG_PRT4_AMUX
Left_Encoder_A__BIE EQU CYREG_PRT4_BIE
Left_Encoder_A__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Left_Encoder_A__BYP EQU CYREG_PRT4_BYP
Left_Encoder_A__CTL EQU CYREG_PRT4_CTL
Left_Encoder_A__DM0 EQU CYREG_PRT4_DM0
Left_Encoder_A__DM1 EQU CYREG_PRT4_DM1
Left_Encoder_A__DM2 EQU CYREG_PRT4_DM2
Left_Encoder_A__DR EQU CYREG_PRT4_DR
Left_Encoder_A__INP_DIS EQU CYREG_PRT4_INP_DIS
Left_Encoder_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Left_Encoder_A__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Left_Encoder_A__LCD_EN EQU CYREG_PRT4_LCD_EN
Left_Encoder_A__MASK EQU 0x04
Left_Encoder_A__PORT EQU 4
Left_Encoder_A__PRT EQU CYREG_PRT4_PRT
Left_Encoder_A__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Left_Encoder_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Left_Encoder_A__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Left_Encoder_A__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Left_Encoder_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Left_Encoder_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Left_Encoder_A__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Left_Encoder_A__PS EQU CYREG_PRT4_PS
Left_Encoder_A__SHIFT EQU 2
Left_Encoder_A__SLW EQU CYREG_PRT4_SLW
Left_Encoder_B__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
Left_Encoder_B__0__MASK EQU 0x01
Left_Encoder_B__0__PC EQU CYREG_PRT4_PC0
Left_Encoder_B__0__PORT EQU 4
Left_Encoder_B__0__SHIFT EQU 0
Left_Encoder_B__AG EQU CYREG_PRT4_AG
Left_Encoder_B__AMUX EQU CYREG_PRT4_AMUX
Left_Encoder_B__BIE EQU CYREG_PRT4_BIE
Left_Encoder_B__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Left_Encoder_B__BYP EQU CYREG_PRT4_BYP
Left_Encoder_B__CTL EQU CYREG_PRT4_CTL
Left_Encoder_B__DM0 EQU CYREG_PRT4_DM0
Left_Encoder_B__DM1 EQU CYREG_PRT4_DM1
Left_Encoder_B__DM2 EQU CYREG_PRT4_DM2
Left_Encoder_B__DR EQU CYREG_PRT4_DR
Left_Encoder_B__INP_DIS EQU CYREG_PRT4_INP_DIS
Left_Encoder_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Left_Encoder_B__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Left_Encoder_B__LCD_EN EQU CYREG_PRT4_LCD_EN
Left_Encoder_B__MASK EQU 0x01
Left_Encoder_B__PORT EQU 4
Left_Encoder_B__PRT EQU CYREG_PRT4_PRT
Left_Encoder_B__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Left_Encoder_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Left_Encoder_B__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Left_Encoder_B__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Left_Encoder_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Left_Encoder_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Left_Encoder_B__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Left_Encoder_B__PS EQU CYREG_PRT4_PS
Left_Encoder_B__SHIFT EQU 0
Left_Encoder_B__SLW EQU CYREG_PRT4_SLW
Left_HB25_Enable_Pin__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
Left_HB25_Enable_Pin__0__MASK EQU 0x10
Left_HB25_Enable_Pin__0__PC EQU CYREG_PRT4_PC4
Left_HB25_Enable_Pin__0__PORT EQU 4
Left_HB25_Enable_Pin__0__SHIFT EQU 4
Left_HB25_Enable_Pin__AG EQU CYREG_PRT4_AG
Left_HB25_Enable_Pin__AMUX EQU CYREG_PRT4_AMUX
Left_HB25_Enable_Pin__BIE EQU CYREG_PRT4_BIE
Left_HB25_Enable_Pin__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Left_HB25_Enable_Pin__BYP EQU CYREG_PRT4_BYP
Left_HB25_Enable_Pin__CTL EQU CYREG_PRT4_CTL
Left_HB25_Enable_Pin__DM0 EQU CYREG_PRT4_DM0
Left_HB25_Enable_Pin__DM1 EQU CYREG_PRT4_DM1
Left_HB25_Enable_Pin__DM2 EQU CYREG_PRT4_DM2
Left_HB25_Enable_Pin__DR EQU CYREG_PRT4_DR
Left_HB25_Enable_Pin__INP_DIS EQU CYREG_PRT4_INP_DIS
Left_HB25_Enable_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Left_HB25_Enable_Pin__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Left_HB25_Enable_Pin__LCD_EN EQU CYREG_PRT4_LCD_EN
Left_HB25_Enable_Pin__MASK EQU 0x10
Left_HB25_Enable_Pin__PORT EQU 4
Left_HB25_Enable_Pin__PRT EQU CYREG_PRT4_PRT
Left_HB25_Enable_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Left_HB25_Enable_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Left_HB25_Enable_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Left_HB25_Enable_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Left_HB25_Enable_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Left_HB25_Enable_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Left_HB25_Enable_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Left_HB25_Enable_Pin__PS EQU CYREG_PRT4_PS
Left_HB25_Enable_Pin__SHIFT EQU 4
Left_HB25_Enable_Pin__SLW EQU CYREG_PRT4_SLW
Left_HB25_PWM_Pin__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
Left_HB25_PWM_Pin__0__MASK EQU 0x40
Left_HB25_PWM_Pin__0__PC EQU CYREG_PRT4_PC6
Left_HB25_PWM_Pin__0__PORT EQU 4
Left_HB25_PWM_Pin__0__SHIFT EQU 6
Left_HB25_PWM_Pin__AG EQU CYREG_PRT4_AG
Left_HB25_PWM_Pin__AMUX EQU CYREG_PRT4_AMUX
Left_HB25_PWM_Pin__BIE EQU CYREG_PRT4_BIE
Left_HB25_PWM_Pin__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Left_HB25_PWM_Pin__BYP EQU CYREG_PRT4_BYP
Left_HB25_PWM_Pin__CTL EQU CYREG_PRT4_CTL
Left_HB25_PWM_Pin__DM0 EQU CYREG_PRT4_DM0
Left_HB25_PWM_Pin__DM1 EQU CYREG_PRT4_DM1
Left_HB25_PWM_Pin__DM2 EQU CYREG_PRT4_DM2
Left_HB25_PWM_Pin__DR EQU CYREG_PRT4_DR
Left_HB25_PWM_Pin__INP_DIS EQU CYREG_PRT4_INP_DIS
Left_HB25_PWM_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Left_HB25_PWM_Pin__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Left_HB25_PWM_Pin__LCD_EN EQU CYREG_PRT4_LCD_EN
Left_HB25_PWM_Pin__MASK EQU 0x40
Left_HB25_PWM_Pin__PORT EQU 4
Left_HB25_PWM_Pin__PRT EQU CYREG_PRT4_PRT
Left_HB25_PWM_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Left_HB25_PWM_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Left_HB25_PWM_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Left_HB25_PWM_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Left_HB25_PWM_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Left_HB25_PWM_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Left_HB25_PWM_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Left_HB25_PWM_Pin__PS EQU CYREG_PRT4_PS
Left_HB25_PWM_Pin__SHIFT EQU 6
Left_HB25_PWM_Pin__SLW EQU CYREG_PRT4_SLW
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
Left_QuadDec_bQuadDec_Stsreg__0__MASK EQU 0x01
Left_QuadDec_bQuadDec_Stsreg__0__POS EQU 0
Left_QuadDec_bQuadDec_Stsreg__1__MASK EQU 0x02
Left_QuadDec_bQuadDec_Stsreg__1__POS EQU 1
Left_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Left_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
Left_QuadDec_bQuadDec_Stsreg__2__MASK EQU 0x04
Left_QuadDec_bQuadDec_Stsreg__2__POS EQU 2
Left_QuadDec_bQuadDec_Stsreg__3__MASK EQU 0x08
Left_QuadDec_bQuadDec_Stsreg__3__POS EQU 3
Left_QuadDec_bQuadDec_Stsreg__MASK EQU 0x0F
Left_QuadDec_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
Left_QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Left_QuadDec_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB11_A0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB11_A1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB11_D0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB11_D1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB11_F0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB11_F1
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST
Left_QuadDec_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Left_QuadDec_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Left_QuadDec_isr__INTC_MASK EQU 0x01
Left_QuadDec_isr__INTC_NUMBER EQU 0
Left_QuadDec_isr__INTC_PRIOR_NUM EQU 7
Left_QuadDec_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Left_QuadDec_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Left_QuadDec_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
Mainloop_Pin__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Mainloop_Pin__0__MASK EQU 0x04
Mainloop_Pin__0__PC EQU CYREG_PRT12_PC2
Mainloop_Pin__0__PORT EQU 12
Mainloop_Pin__0__SHIFT EQU 2
Mainloop_Pin__AG EQU CYREG_PRT12_AG
Mainloop_Pin__BIE EQU CYREG_PRT12_BIE
Mainloop_Pin__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Mainloop_Pin__BYP EQU CYREG_PRT12_BYP
Mainloop_Pin__DM0 EQU CYREG_PRT12_DM0
Mainloop_Pin__DM1 EQU CYREG_PRT12_DM1
Mainloop_Pin__DM2 EQU CYREG_PRT12_DM2
Mainloop_Pin__DR EQU CYREG_PRT12_DR
Mainloop_Pin__INP_DIS EQU CYREG_PRT12_INP_DIS
Mainloop_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Mainloop_Pin__MASK EQU 0x04
Mainloop_Pin__PORT EQU 12
Mainloop_Pin__PRT EQU CYREG_PRT12_PRT
Mainloop_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Mainloop_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Mainloop_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Mainloop_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Mainloop_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Mainloop_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Mainloop_Pin__PS EQU CYREG_PRT12_PS
Mainloop_Pin__SHIFT EQU 2
Mainloop_Pin__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Mainloop_Pin__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Mainloop_Pin__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Mainloop_Pin__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Mainloop_Pin__SLW EQU CYREG_PRT12_SLW
PWM_Clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
PWM_Clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
PWM_Clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
PWM_Clock__CFG2_SRC_SEL_MASK EQU 0x07
PWM_Clock__INDEX EQU 0x00
PWM_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PWM_Clock__PM_ACT_MSK EQU 0x01
PWM_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PWM_Clock__PM_STBY_MSK EQU 0x01
Right_Encoder_A__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
Right_Encoder_A__0__MASK EQU 0x02
Right_Encoder_A__0__PC EQU CYREG_PRT4_PC1
Right_Encoder_A__0__PORT EQU 4
Right_Encoder_A__0__SHIFT EQU 1
Right_Encoder_A__AG EQU CYREG_PRT4_AG
Right_Encoder_A__AMUX EQU CYREG_PRT4_AMUX
Right_Encoder_A__BIE EQU CYREG_PRT4_BIE
Right_Encoder_A__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Right_Encoder_A__BYP EQU CYREG_PRT4_BYP
Right_Encoder_A__CTL EQU CYREG_PRT4_CTL
Right_Encoder_A__DM0 EQU CYREG_PRT4_DM0
Right_Encoder_A__DM1 EQU CYREG_PRT4_DM1
Right_Encoder_A__DM2 EQU CYREG_PRT4_DM2
Right_Encoder_A__DR EQU CYREG_PRT4_DR
Right_Encoder_A__INP_DIS EQU CYREG_PRT4_INP_DIS
Right_Encoder_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Right_Encoder_A__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Right_Encoder_A__LCD_EN EQU CYREG_PRT4_LCD_EN
Right_Encoder_A__MASK EQU 0x02
Right_Encoder_A__PORT EQU 4
Right_Encoder_A__PRT EQU CYREG_PRT4_PRT
Right_Encoder_A__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Right_Encoder_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Right_Encoder_A__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Right_Encoder_A__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Right_Encoder_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Right_Encoder_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Right_Encoder_A__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Right_Encoder_A__PS EQU CYREG_PRT4_PS
Right_Encoder_A__SHIFT EQU 1
Right_Encoder_A__SLW EQU CYREG_PRT4_SLW
Right_Encoder_B__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
Right_Encoder_B__0__MASK EQU 0x08
Right_Encoder_B__0__PC EQU CYREG_PRT4_PC3
Right_Encoder_B__0__PORT EQU 4
Right_Encoder_B__0__SHIFT EQU 3
Right_Encoder_B__AG EQU CYREG_PRT4_AG
Right_Encoder_B__AMUX EQU CYREG_PRT4_AMUX
Right_Encoder_B__BIE EQU CYREG_PRT4_BIE
Right_Encoder_B__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Right_Encoder_B__BYP EQU CYREG_PRT4_BYP
Right_Encoder_B__CTL EQU CYREG_PRT4_CTL
Right_Encoder_B__DM0 EQU CYREG_PRT4_DM0
Right_Encoder_B__DM1 EQU CYREG_PRT4_DM1
Right_Encoder_B__DM2 EQU CYREG_PRT4_DM2
Right_Encoder_B__DR EQU CYREG_PRT4_DR
Right_Encoder_B__INP_DIS EQU CYREG_PRT4_INP_DIS
Right_Encoder_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Right_Encoder_B__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Right_Encoder_B__LCD_EN EQU CYREG_PRT4_LCD_EN
Right_Encoder_B__MASK EQU 0x08
Right_Encoder_B__PORT EQU 4
Right_Encoder_B__PRT EQU CYREG_PRT4_PRT
Right_Encoder_B__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Right_Encoder_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Right_Encoder_B__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Right_Encoder_B__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Right_Encoder_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Right_Encoder_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Right_Encoder_B__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Right_Encoder_B__PS EQU CYREG_PRT4_PS
Right_Encoder_B__SHIFT EQU 3
Right_Encoder_B__SLW EQU CYREG_PRT4_SLW
Right_HB25_Enable_Pin__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
Right_HB25_Enable_Pin__0__MASK EQU 0x20
Right_HB25_Enable_Pin__0__PC EQU CYREG_PRT4_PC5
Right_HB25_Enable_Pin__0__PORT EQU 4
Right_HB25_Enable_Pin__0__SHIFT EQU 5
Right_HB25_Enable_Pin__AG EQU CYREG_PRT4_AG
Right_HB25_Enable_Pin__AMUX EQU CYREG_PRT4_AMUX
Right_HB25_Enable_Pin__BIE EQU CYREG_PRT4_BIE
Right_HB25_Enable_Pin__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Right_HB25_Enable_Pin__BYP EQU CYREG_PRT4_BYP
Right_HB25_Enable_Pin__CTL EQU CYREG_PRT4_CTL
Right_HB25_Enable_Pin__DM0 EQU CYREG_PRT4_DM0
Right_HB25_Enable_Pin__DM1 EQU CYREG_PRT4_DM1
Right_HB25_Enable_Pin__DM2 EQU CYREG_PRT4_DM2
Right_HB25_Enable_Pin__DR EQU CYREG_PRT4_DR
Right_HB25_Enable_Pin__INP_DIS EQU CYREG_PRT4_INP_DIS
Right_HB25_Enable_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Right_HB25_Enable_Pin__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Right_HB25_Enable_Pin__LCD_EN EQU CYREG_PRT4_LCD_EN
Right_HB25_Enable_Pin__MASK EQU 0x20
Right_HB25_Enable_Pin__PORT EQU 4
Right_HB25_Enable_Pin__PRT EQU CYREG_PRT4_PRT
Right_HB25_Enable_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Right_HB25_Enable_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Right_HB25_Enable_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Right_HB25_Enable_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Right_HB25_Enable_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Right_HB25_Enable_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Right_HB25_Enable_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Right_HB25_Enable_Pin__PS EQU CYREG_PRT4_PS
Right_HB25_Enable_Pin__SHIFT EQU 5
Right_HB25_Enable_Pin__SLW EQU CYREG_PRT4_SLW
Right_HB25_PWM_Pin__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
Right_HB25_PWM_Pin__0__MASK EQU 0x80
Right_HB25_PWM_Pin__0__PC EQU CYREG_PRT4_PC7
Right_HB25_PWM_Pin__0__PORT EQU 4
Right_HB25_PWM_Pin__0__SHIFT EQU 7
Right_HB25_PWM_Pin__AG EQU CYREG_PRT4_AG
Right_HB25_PWM_Pin__AMUX EQU CYREG_PRT4_AMUX
Right_HB25_PWM_Pin__BIE EQU CYREG_PRT4_BIE
Right_HB25_PWM_Pin__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Right_HB25_PWM_Pin__BYP EQU CYREG_PRT4_BYP
Right_HB25_PWM_Pin__CTL EQU CYREG_PRT4_CTL
Right_HB25_PWM_Pin__DM0 EQU CYREG_PRT4_DM0
Right_HB25_PWM_Pin__DM1 EQU CYREG_PRT4_DM1
Right_HB25_PWM_Pin__DM2 EQU CYREG_PRT4_DM2
Right_HB25_PWM_Pin__DR EQU CYREG_PRT4_DR
Right_HB25_PWM_Pin__INP_DIS EQU CYREG_PRT4_INP_DIS
Right_HB25_PWM_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Right_HB25_PWM_Pin__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Right_HB25_PWM_Pin__LCD_EN EQU CYREG_PRT4_LCD_EN
Right_HB25_PWM_Pin__MASK EQU 0x80
Right_HB25_PWM_Pin__PORT EQU 4
Right_HB25_PWM_Pin__PRT EQU CYREG_PRT4_PRT
Right_HB25_PWM_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Right_HB25_PWM_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Right_HB25_PWM_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Right_HB25_PWM_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Right_HB25_PWM_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Right_HB25_PWM_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Right_HB25_PWM_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Right_HB25_PWM_Pin__PS EQU CYREG_PRT4_PS
Right_HB25_PWM_Pin__SHIFT EQU 7
Right_HB25_PWM_Pin__SLW EQU CYREG_PRT4_SLW
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
Right_QuadDec_bQuadDec_Stsreg__0__MASK EQU 0x01
Right_QuadDec_bQuadDec_Stsreg__0__POS EQU 0
Right_QuadDec_bQuadDec_Stsreg__1__MASK EQU 0x02
Right_QuadDec_bQuadDec_Stsreg__1__POS EQU 1
Right_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Right_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
Right_QuadDec_bQuadDec_Stsreg__2__MASK EQU 0x04
Right_QuadDec_bQuadDec_Stsreg__2__POS EQU 2
Right_QuadDec_bQuadDec_Stsreg__3__MASK EQU 0x08
Right_QuadDec_bQuadDec_Stsreg__3__POS EQU 3
Right_QuadDec_bQuadDec_Stsreg__MASK EQU 0x0F
Right_QuadDec_bQuadDec_Stsreg__MASK_REG EQU CYREG_B1_UDB10_MSK
Right_QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Right_QuadDec_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B1_UDB10_ST
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST
Right_QuadDec_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Right_QuadDec_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Right_QuadDec_isr__INTC_MASK EQU 0x02
Right_QuadDec_isr__INTC_NUMBER EQU 1
Right_QuadDec_isr__INTC_PRIOR_NUM EQU 7
Right_QuadDec_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
Right_QuadDec_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Right_QuadDec_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB00_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB00_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB00_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB00_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB00_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB14_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB14_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB14_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB14_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB14_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB14_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB13_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB13_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB15_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB15_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB15_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB15_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB15_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB15_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x02
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x04
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x04
UART_RX__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
UART_RX__0__MASK EQU 0x01
UART_RX__0__PC EQU CYREG_PRT2_PC0
UART_RX__0__PORT EQU 2
UART_RX__0__SHIFT EQU 0
UART_RX__AG EQU CYREG_PRT2_AG
UART_RX__AMUX EQU CYREG_PRT2_AMUX
UART_RX__BIE EQU CYREG_PRT2_BIE
UART_RX__BIT_MASK EQU CYREG_PRT2_BIT_MASK
UART_RX__BYP EQU CYREG_PRT2_BYP
UART_RX__CTL EQU CYREG_PRT2_CTL
UART_RX__DM0 EQU CYREG_PRT2_DM0
UART_RX__DM1 EQU CYREG_PRT2_DM1
UART_RX__DM2 EQU CYREG_PRT2_DM2
UART_RX__DR EQU CYREG_PRT2_DR
UART_RX__INP_DIS EQU CYREG_PRT2_INP_DIS
UART_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
UART_RX__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
UART_RX__LCD_EN EQU CYREG_PRT2_LCD_EN
UART_RX__MASK EQU 0x01
UART_RX__PORT EQU 2
UART_RX__PRT EQU CYREG_PRT2_PRT
UART_RX__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
UART_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
UART_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
UART_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
UART_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
UART_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
UART_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
UART_RX__PS EQU CYREG_PRT2_PS
UART_RX__SHIFT EQU 0
UART_RX__SLW EQU CYREG_PRT2_SLW
UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_RXInternalInterrupt__INTC_MASK EQU 0x04
UART_RXInternalInterrupt__INTC_NUMBER EQU 2
UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
UART_TX__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
UART_TX__0__MASK EQU 0x02
UART_TX__0__PC EQU CYREG_PRT2_PC1
UART_TX__0__PORT EQU 2
UART_TX__0__SHIFT EQU 1
UART_TX__AG EQU CYREG_PRT2_AG
UART_TX__AMUX EQU CYREG_PRT2_AMUX
UART_TX__BIE EQU CYREG_PRT2_BIE
UART_TX__BIT_MASK EQU CYREG_PRT2_BIT_MASK
UART_TX__BYP EQU CYREG_PRT2_BYP
UART_TX__CTL EQU CYREG_PRT2_CTL
UART_TX__DM0 EQU CYREG_PRT2_DM0
UART_TX__DM1 EQU CYREG_PRT2_DM1
UART_TX__DM2 EQU CYREG_PRT2_DM2
UART_TX__DR EQU CYREG_PRT2_DR
UART_TX__INP_DIS EQU CYREG_PRT2_INP_DIS
UART_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
UART_TX__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
UART_TX__LCD_EN EQU CYREG_PRT2_LCD_EN
UART_TX__MASK EQU 0x02
UART_TX__PORT EQU 2
UART_TX__PRT EQU CYREG_PRT2_PRT
UART_TX__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
UART_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
UART_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
UART_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
UART_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
UART_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
UART_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
UART_TX__PS EQU CYREG_PRT2_PS
UART_TX__SHIFT EQU 1
UART_TX__SLW EQU CYREG_PRT2_SLW
UART_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_TXInternalInterrupt__INTC_MASK EQU 0x08
UART_TXInternalInterrupt__INTC_NUMBER EQU 3
UART_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
UART_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x10
USBUART_ep_1__INTC_NUMBER EQU 4
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x20
USBUART_ep_2__INTC_NUMBER EQU 5
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x40
USBUART_ep_3__INTC_NUMBER EQU 6
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ord_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ord_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ord_int__INTC_MASK EQU 0x2000000
USBUART_ord_int__INTC_NUMBER EQU 25
USBUART_ord_int__INTC_PRIOR_NUM EQU 7
USBUART_ord_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_25
USBUART_ord_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ord_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E160069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000800F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
