#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 21:01:35 2020
# Process ID: 5396
# Current directory: C:/Users/Bei-zhi/Desktop/car
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11624 C:\Users\Bei-zhi\Desktop\car\car.xpr
# Log file: C:/Users/Bei-zhi/Desktop/car/vivado.log
# Journal file: C:/Users/Bei-zhi/Desktop/car\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Bei-zhi/Desktop/car/car.xpr
INFO: [Project 1-313] Project file moved from 'D:/cp/project/car' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/fpga/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 947.078 ; gain = 90.262
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Jul 31 21:03:07 2020] Launched synth_1...
Run output will be captured here: C:/Users/Bei-zhi/Desktop/car/car.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s15ftgb196-1
Top: car
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 947.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'car' [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/car.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Bei-zhi/Desktop/car/.Xil/Vivado-5396-DESKTOP-8BCPA7I/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/Bei-zhi/Desktop/car/.Xil/Vivado-5396-DESKTOP-8BCPA7I/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx_path' [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_rx_path.v:23]
	Parameter BAUD_DIV bound to: 13'b1010001011000 
	Parameter BAUD_DIV_CAP bound to: 13'b0101000101100 
INFO: [Synth 8-226] default block is never used [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_rx_path.v:77]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_path' (2#1) [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_rx_path.v:23]
WARNING: [Synth 8-350] instance 'uart_rx_path_u' of module 'uart_rx_path' requires 6 connections, but only 5 given [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_top.v:34]
INFO: [Synth 8-6157] synthesizing module 'uart_tx_path' [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_tx_path.v:23]
	Parameter BAUD_DIV bound to: 13'b1010001011000 
	Parameter BAUD_DIV_CAP bound to: 13'b0101000101100 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx_path' (3#1) [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_tx_path.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (4#1) [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/uart_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'drive' [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/drive.v:23]
INFO: [Synth 8-6155] done synthesizing module 'drive' (5#1) [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/drive.v:23]
INFO: [Synth 8-6157] synthesizing module 'coded' [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/coded.v:23]
	Parameter s0 bound to: 4'b0000 
	Parameter s1 bound to: 4'b0001 
	Parameter s2 bound to: 4'b0010 
	Parameter s3 bound to: 4'b0100 
	Parameter s4 bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'coded' (6#1) [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/coded.v:23]
INFO: [Synth 8-6155] done synthesizing module 'car' (7#1) [C:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/new/car.v:23]
WARNING: [Synth 8-3331] design uart_top has unconnected port rst_n_i
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 947.078 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 947.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 947.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'inst'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst/inst'
Finished Parsing XDC File [c:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst/inst'
Parsing XDC File [c:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst/inst'
Finished Parsing XDC File [c:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Bei-zhi/Desktop/car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/car_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/car_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1215.625 ; gain = 0.000
Parsing XDC File [C:/Users/Bei-zhi/Desktop/car/car.srcs/constrs_1/new/sys.xdc]
Finished Parsing XDC File [C:/Users/Bei-zhi/Desktop/car/car.srcs/constrs_1/new/sys.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1215.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1223.773 ; gain = 276.695
26 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1223.773 ; gain = 276.695
place_ports LED1 J1
place_ports LED2 A13
set_property IOSTANDARD LVCMOS33 [get_ports [list LED2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list LED1]]
set_property DRIVE 12 [get_ports [list LED1]]
set_property SLEW SLOW [get_ports [list LED1]]
set_property OFFCHIP_TERM FP_VTT_50 [get_ports [list LED1]]
set_property PULLTYPE PULLDOWN [get_ports [list LED1]]
set_property PULLTYPE PULLDOWN [get_ports [list LED2]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1233.219 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 21:09:02 2020...
