0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/nisha/project_4/project_4.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/nisha/project_4/project_4.srcs/sim_1/new/adder_1bit_tb.v,1705374780,verilog,,,,adder_1bit_tb,,,,,,,,
C:/Users/nisha/project_4/project_4.srcs/sim_1/new/adder_4bit_tb.v,1705378066,verilog,,,,adder_4bit_tb,,,,,,,,
C:/Users/nisha/project_4/project_4.srcs/sources_1/new/adder_1bit.v,1705375592,verilog,,C:/Users/nisha/project_4/project_4.srcs/sim_1/new/adder_1bit_tb.v,,adder_1bit,,,,,,,,
C:/Users/nisha/project_4/project_4.srcs/sources_1/new/adder_4bit.v,1705377963,verilog,,C:/Users/nisha/project_4/project_4.srcs/sim_1/new/adder_4bit_tb.v,,adder_4bit,,,,,,,,
