# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../4lab.srcs/sources_1/imports/sources_1/imports/lab2.srcs/sources_1/imports/lab1/reg_param.sv"
sv xil_defaultlib  "../../../4lab.srcs/sources_1/new/temp_data.sv"
sv xil_defaultlib  "../../../4lab.srcs/sim_1/new/temp_data_bench.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
