$date
	Tue Mar  6 12:25:33 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module FIFO_TB $end
$scope module uut $end
$var wire 3 ! datin [2:0] $end
$var wire 1 " rclk $end
$var wire 1 # rd $end
$var wire 1 $ rst $end
$var wire 1 % wclk $end
$var wire 1 & wr $end
$var reg 3 ' cont [2:0] $end
$var reg 3 ( contr [2:0] $end
$var reg 3 ) contw [2:0] $end
$var reg 1 * d $end
$var reg 1 + dato $end
$var reg 3 , datout [2:0] $end
$var reg 1 - empy $end
$var reg 1 . full $end
$var reg 1 / orwr $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1/
0.
0-
bx ,
1+
0*
b1 )
b0 (
b1 '
1&
1%
x$
x#
0"
b10 !
$end
#2
0/
0%
#4
b10 '
1/
b10 )
1%
b110 !
#6
0/
0%
#8
b11 '
1/
b11 )
1%
b100 !
#10
0/
0%
#12
b100 '
1/
b100 )
1%
b1 !
#14
0/
0%
#16
1.
0+
b101 '
1/
b0 )
1%
b111 !
#18
1.
0+
0/
0%
#20
1.
0+
1/
1%
b100 !
#22
b1 (
b10 ,
1.
0+
1"
1#
0&
0%
#24
1.
0+
0/
0"
#26
b100 '
0.
1+
1/
b10 (
b110 ,
1"
#28
0/
0"
#30
b11 '
1/
b11 (
b100 ,
1"
#32
0/
0"
#34
b100 '
1/
b1 )
1%
b1 !
1&
0#
#36
0/
0%
#38
1.
0+
b101 '
1/
b10 )
1%
b101 !
#40
1.
0+
0/
0%
#42
1.
0+
1/
1%
b110 !
#44
1.
0+
0/
0&
0%
#46
b100 '
0.
1+
1/
b100 (
b1 ,
1"
1#
#48
0/
0"
#50
b11 '
1/
b0 (
b111 ,
1"
#52
0/
0"
#54
b10 '
1/
b1 (
b1 ,
1"
#56
0/
0"
#58
b1 '
1/
b10 (
b101 ,
1"
#60
0/
0"
#62
0+
1-
b0 '
1/
b11 (
b0 ,
1"
#64
0/
0"
#66
0#
#20000
