
3rdproject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a070  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000450  0800a200  0800a200  0000b200  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a650  0800a650  0000c200  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a650  0800a650  0000b650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a658  0800a658  0000c200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a658  0800a658  0000b658  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a65c  0800a65c  0000b65c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000200  20000000  0800a660  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c200  2**0
                  CONTENTS
 10 .bss          000002b0  20000200  20000200  0000c200  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200004b0  200004b0  0000c200  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c200  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f65e  00000000  00000000  0000c230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000272c  00000000  00000000  0001b88e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fb8  00000000  00000000  0001dfc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c39  00000000  00000000  0001ef78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022c08  00000000  00000000  0001fbb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013a8a  00000000  00000000  000427b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cf9f9  00000000  00000000  00056243  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00125c3c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000054b4  00000000  00000000  00125c80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006e  00000000  00000000  0012b134  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000200 	.word	0x20000200
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a1e8 	.word	0x0800a1e8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000204 	.word	0x20000204
 80001cc:	0800a1e8 	.word	0x0800a1e8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b088      	sub	sp, #32
 8000f78:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f7a:	f107 030c 	add.w	r3, r7, #12
 8000f7e:	2200      	movs	r2, #0
 8000f80:	601a      	str	r2, [r3, #0]
 8000f82:	605a      	str	r2, [r3, #4]
 8000f84:	609a      	str	r2, [r3, #8]
 8000f86:	60da      	str	r2, [r3, #12]
 8000f88:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	60bb      	str	r3, [r7, #8]
 8000f8e:	4b20      	ldr	r3, [pc, #128]	@ (8001010 <MX_GPIO_Init+0x9c>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f92:	4a1f      	ldr	r2, [pc, #124]	@ (8001010 <MX_GPIO_Init+0x9c>)
 8000f94:	f043 0301 	orr.w	r3, r3, #1
 8000f98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f9a:	4b1d      	ldr	r3, [pc, #116]	@ (8001010 <MX_GPIO_Init+0x9c>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9e:	f003 0301 	and.w	r3, r3, #1
 8000fa2:	60bb      	str	r3, [r7, #8]
 8000fa4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	607b      	str	r3, [r7, #4]
 8000faa:	4b19      	ldr	r3, [pc, #100]	@ (8001010 <MX_GPIO_Init+0x9c>)
 8000fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fae:	4a18      	ldr	r2, [pc, #96]	@ (8001010 <MX_GPIO_Init+0x9c>)
 8000fb0:	f043 0302 	orr.w	r3, r3, #2
 8000fb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fb6:	4b16      	ldr	r3, [pc, #88]	@ (8001010 <MX_GPIO_Init+0x9c>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fba:	f003 0302 	and.w	r3, r3, #2
 8000fbe:	607b      	str	r3, [r7, #4]
 8000fc0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	603b      	str	r3, [r7, #0]
 8000fc6:	4b12      	ldr	r3, [pc, #72]	@ (8001010 <MX_GPIO_Init+0x9c>)
 8000fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fca:	4a11      	ldr	r2, [pc, #68]	@ (8001010 <MX_GPIO_Init+0x9c>)
 8000fcc:	f043 0308 	orr.w	r3, r3, #8
 8000fd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fd2:	4b0f      	ldr	r3, [pc, #60]	@ (8001010 <MX_GPIO_Init+0x9c>)
 8000fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd6:	f003 0308 	and.w	r3, r3, #8
 8000fda:	603b      	str	r3, [r7, #0]
 8000fdc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8000fde:	2200      	movs	r2, #0
 8000fe0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000fe4:	480b      	ldr	r0, [pc, #44]	@ (8001014 <MX_GPIO_Init+0xa0>)
 8000fe6:	f001 fee9 	bl	8002dbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000fea:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000fee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ffc:	f107 030c 	add.w	r3, r7, #12
 8001000:	4619      	mov	r1, r3
 8001002:	4804      	ldr	r0, [pc, #16]	@ (8001014 <MX_GPIO_Init+0xa0>)
 8001004:	f001 fd3e 	bl	8002a84 <HAL_GPIO_Init>

}
 8001008:	bf00      	nop
 800100a:	3720      	adds	r7, #32
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	40023800 	.word	0x40023800
 8001014:	40020c00 	.word	0x40020c00

08001018 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800101c:	4b12      	ldr	r3, [pc, #72]	@ (8001068 <MX_I2C1_Init+0x50>)
 800101e:	4a13      	ldr	r2, [pc, #76]	@ (800106c <MX_I2C1_Init+0x54>)
 8001020:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001022:	4b11      	ldr	r3, [pc, #68]	@ (8001068 <MX_I2C1_Init+0x50>)
 8001024:	4a12      	ldr	r2, [pc, #72]	@ (8001070 <MX_I2C1_Init+0x58>)
 8001026:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001028:	4b0f      	ldr	r3, [pc, #60]	@ (8001068 <MX_I2C1_Init+0x50>)
 800102a:	2200      	movs	r2, #0
 800102c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800102e:	4b0e      	ldr	r3, [pc, #56]	@ (8001068 <MX_I2C1_Init+0x50>)
 8001030:	2200      	movs	r2, #0
 8001032:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001034:	4b0c      	ldr	r3, [pc, #48]	@ (8001068 <MX_I2C1_Init+0x50>)
 8001036:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800103a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800103c:	4b0a      	ldr	r3, [pc, #40]	@ (8001068 <MX_I2C1_Init+0x50>)
 800103e:	2200      	movs	r2, #0
 8001040:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001042:	4b09      	ldr	r3, [pc, #36]	@ (8001068 <MX_I2C1_Init+0x50>)
 8001044:	2200      	movs	r2, #0
 8001046:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001048:	4b07      	ldr	r3, [pc, #28]	@ (8001068 <MX_I2C1_Init+0x50>)
 800104a:	2200      	movs	r2, #0
 800104c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800104e:	4b06      	ldr	r3, [pc, #24]	@ (8001068 <MX_I2C1_Init+0x50>)
 8001050:	2200      	movs	r2, #0
 8001052:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001054:	4804      	ldr	r0, [pc, #16]	@ (8001068 <MX_I2C1_Init+0x50>)
 8001056:	f001 fecb 	bl	8002df0 <HAL_I2C_Init>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001060:	f001 f844 	bl	80020ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001064:	bf00      	nop
 8001066:	bd80      	pop	{r7, pc}
 8001068:	2000021c 	.word	0x2000021c
 800106c:	40005400 	.word	0x40005400
 8001070:	00061a80 	.word	0x00061a80

08001074 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b08a      	sub	sp, #40	@ 0x28
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800107c:	f107 0314 	add.w	r3, r7, #20
 8001080:	2200      	movs	r2, #0
 8001082:	601a      	str	r2, [r3, #0]
 8001084:	605a      	str	r2, [r3, #4]
 8001086:	609a      	str	r2, [r3, #8]
 8001088:	60da      	str	r2, [r3, #12]
 800108a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a21      	ldr	r2, [pc, #132]	@ (8001118 <HAL_I2C_MspInit+0xa4>)
 8001092:	4293      	cmp	r3, r2
 8001094:	d13b      	bne.n	800110e <HAL_I2C_MspInit+0x9a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001096:	2300      	movs	r3, #0
 8001098:	613b      	str	r3, [r7, #16]
 800109a:	4b20      	ldr	r3, [pc, #128]	@ (800111c <HAL_I2C_MspInit+0xa8>)
 800109c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800109e:	4a1f      	ldr	r2, [pc, #124]	@ (800111c <HAL_I2C_MspInit+0xa8>)
 80010a0:	f043 0302 	orr.w	r3, r3, #2
 80010a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010a6:	4b1d      	ldr	r3, [pc, #116]	@ (800111c <HAL_I2C_MspInit+0xa8>)
 80010a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010aa:	f003 0302 	and.w	r3, r3, #2
 80010ae:	613b      	str	r3, [r7, #16]
 80010b0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80010b2:	23c0      	movs	r3, #192	@ 0xc0
 80010b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010b6:	2312      	movs	r3, #18
 80010b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ba:	2300      	movs	r3, #0
 80010bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010be:	2303      	movs	r3, #3
 80010c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80010c2:	2304      	movs	r3, #4
 80010c4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010c6:	f107 0314 	add.w	r3, r7, #20
 80010ca:	4619      	mov	r1, r3
 80010cc:	4814      	ldr	r0, [pc, #80]	@ (8001120 <HAL_I2C_MspInit+0xac>)
 80010ce:	f001 fcd9 	bl	8002a84 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80010d2:	2300      	movs	r3, #0
 80010d4:	60fb      	str	r3, [r7, #12]
 80010d6:	4b11      	ldr	r3, [pc, #68]	@ (800111c <HAL_I2C_MspInit+0xa8>)
 80010d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010da:	4a10      	ldr	r2, [pc, #64]	@ (800111c <HAL_I2C_MspInit+0xa8>)
 80010dc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80010e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80010e2:	4b0e      	ldr	r3, [pc, #56]	@ (800111c <HAL_I2C_MspInit+0xa8>)
 80010e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010e6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010ea:	60fb      	str	r3, [r7, #12]
 80010ec:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80010ee:	2200      	movs	r2, #0
 80010f0:	2100      	movs	r1, #0
 80010f2:	201f      	movs	r0, #31
 80010f4:	f001 fc5f 	bl	80029b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80010f8:	201f      	movs	r0, #31
 80010fa:	f001 fc78 	bl	80029ee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80010fe:	2200      	movs	r2, #0
 8001100:	2100      	movs	r1, #0
 8001102:	2020      	movs	r0, #32
 8001104:	f001 fc57 	bl	80029b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001108:	2020      	movs	r0, #32
 800110a:	f001 fc70 	bl	80029ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800110e:	bf00      	nop
 8001110:	3728      	adds	r7, #40	@ 0x28
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	40005400 	.word	0x40005400
 800111c:	40023800 	.word	0x40023800
 8001120:	40020400 	.word	0x40020400

08001124 <Servo_Write>:
void MPU9250_Read_Gyro(int16_t *gx, int16_t *gy, int16_t *gz); //  
// ----    (!!) ----
uint8_t MPU9250_Read_WHOAMI(void);      //  
void UART_Print(char *msg);
static void Servo_Write(uint32_t channel, float angle)
{
 8001124:	b480      	push	{r7}
 8001126:	b085      	sub	sp, #20
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
 800112c:	ed87 0a00 	vstr	s0, [r7]
    if (angle > 180.0f) angle = 180.0f;
 8001130:	edd7 7a00 	vldr	s15, [r7]
 8001134:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 80011c4 <Servo_Write+0xa0>
 8001138:	eef4 7ac7 	vcmpe.f32	s15, s14
 800113c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001140:	dd01      	ble.n	8001146 <Servo_Write+0x22>
 8001142:	4b21      	ldr	r3, [pc, #132]	@ (80011c8 <Servo_Write+0xa4>)
 8001144:	603b      	str	r3, [r7, #0]
    if (angle < 0.0f) angle = 0.0f;
 8001146:	edd7 7a00 	vldr	s15, [r7]
 800114a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800114e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001152:	d502      	bpl.n	800115a <Servo_Write+0x36>
 8001154:	f04f 0300 	mov.w	r3, #0
 8001158:	603b      	str	r3, [r7, #0]
    uint16_t pulse = 500 + (angle * 2000) / 180;
 800115a:	edd7 7a00 	vldr	s15, [r7]
 800115e:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 80011cc <Servo_Write+0xa8>
 8001162:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001166:	eddf 6a17 	vldr	s13, [pc, #92]	@ 80011c4 <Servo_Write+0xa0>
 800116a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800116e:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80011d0 <Servo_Write+0xac>
 8001172:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001176:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800117a:	ee17 3a90 	vmov	r3, s15
 800117e:	81fb      	strh	r3, [r7, #14]
    __HAL_TIM_SET_COMPARE(&htim3, channel, pulse);
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d104      	bne.n	8001190 <Servo_Write+0x6c>
 8001186:	4b13      	ldr	r3, [pc, #76]	@ (80011d4 <Servo_Write+0xb0>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	89fa      	ldrh	r2, [r7, #14]
 800118c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800118e:	e013      	b.n	80011b8 <Servo_Write+0x94>
    __HAL_TIM_SET_COMPARE(&htim3, channel, pulse);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	2b04      	cmp	r3, #4
 8001194:	d104      	bne.n	80011a0 <Servo_Write+0x7c>
 8001196:	4b0f      	ldr	r3, [pc, #60]	@ (80011d4 <Servo_Write+0xb0>)
 8001198:	681a      	ldr	r2, [r3, #0]
 800119a:	89fb      	ldrh	r3, [r7, #14]
 800119c:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800119e:	e00b      	b.n	80011b8 <Servo_Write+0x94>
    __HAL_TIM_SET_COMPARE(&htim3, channel, pulse);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2b08      	cmp	r3, #8
 80011a4:	d104      	bne.n	80011b0 <Servo_Write+0x8c>
 80011a6:	4b0b      	ldr	r3, [pc, #44]	@ (80011d4 <Servo_Write+0xb0>)
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	89fb      	ldrh	r3, [r7, #14]
 80011ac:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80011ae:	e003      	b.n	80011b8 <Servo_Write+0x94>
    __HAL_TIM_SET_COMPARE(&htim3, channel, pulse);
 80011b0:	4b08      	ldr	r3, [pc, #32]	@ (80011d4 <Servo_Write+0xb0>)
 80011b2:	681a      	ldr	r2, [r3, #0]
 80011b4:	89fb      	ldrh	r3, [r7, #14]
 80011b6:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80011b8:	bf00      	nop
 80011ba:	3714      	adds	r7, #20
 80011bc:	46bd      	mov	sp, r7
 80011be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c2:	4770      	bx	lr
 80011c4:	43340000 	.word	0x43340000
 80011c8:	43340000 	.word	0x43340000
 80011cc:	44fa0000 	.word	0x44fa0000
 80011d0:	43fa0000 	.word	0x43fa0000
 80011d4:	200002d4 	.word	0x200002d4

080011d8 <Gimbal_Init>:

// ======================== IMU & Servo   ========================
void Gimbal_Init()
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b084      	sub	sp, #16
 80011dc:	af00      	add	r7, sp, #0
    //  
    Servo_Write(TIM_CHANNEL_1, 90);
 80011de:	ed9f 0a4f 	vldr	s0, [pc, #316]	@ 800131c <Gimbal_Init+0x144>
 80011e2:	2000      	movs	r0, #0
 80011e4:	f7ff ff9e 	bl	8001124 <Servo_Write>
    Servo_Write(TIM_CHANNEL_2, 90);
 80011e8:	ed9f 0a4c 	vldr	s0, [pc, #304]	@ 800131c <Gimbal_Init+0x144>
 80011ec:	2004      	movs	r0, #4
 80011ee:	f7ff ff99 	bl	8001124 <Servo_Write>
    Servo_Write(TIM_CHANNEL_3, 90);
 80011f2:	ed9f 0a4a 	vldr	s0, [pc, #296]	@ 800131c <Gimbal_Init+0x144>
 80011f6:	2008      	movs	r0, #8
 80011f8:	f7ff ff94 	bl	8001124 <Servo_Write>
    HAL_Delay(700);
 80011fc:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8001200:	f001 fada 	bl	80027b8 <HAL_Delay>

    // IMU 10    Offset 
    roll_offset = 0;
 8001204:	4b46      	ldr	r3, [pc, #280]	@ (8001320 <Gimbal_Init+0x148>)
 8001206:	f04f 0200 	mov.w	r2, #0
 800120a:	601a      	str	r2, [r3, #0]
    pitch_offset = 0;
 800120c:	4b45      	ldr	r3, [pc, #276]	@ (8001324 <Gimbal_Init+0x14c>)
 800120e:	f04f 0200 	mov.w	r2, #0
 8001212:	601a      	str	r2, [r3, #0]

    for (int i = 0; i < 10; i++)
 8001214:	2300      	movs	r3, #0
 8001216:	60fb      	str	r3, [r7, #12]
 8001218:	e02c      	b.n	8001274 <Gimbal_Init+0x9c>
    {
        int16_t ax, ay, az;
        MPU9250_Read_Accel(&ax, &ay, &az);
 800121a:	1dba      	adds	r2, r7, #6
 800121c:	f107 0108 	add.w	r1, r7, #8
 8001220:	f107 030a 	add.w	r3, r7, #10
 8001224:	4618      	mov	r0, r3
 8001226:	f000 fe45 	bl	8001eb4 <MPU9250_Read_Accel>
        Calculate_RollPitch(ax, ay, az);
 800122a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800122e:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8001232:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001236:	4618      	mov	r0, r3
 8001238:	f000 feae 	bl	8001f98 <Calculate_RollPitch>

        roll_offset  += roll;
 800123c:	4b38      	ldr	r3, [pc, #224]	@ (8001320 <Gimbal_Init+0x148>)
 800123e:	ed93 7a00 	vldr	s14, [r3]
 8001242:	4b39      	ldr	r3, [pc, #228]	@ (8001328 <Gimbal_Init+0x150>)
 8001244:	edd3 7a00 	vldr	s15, [r3]
 8001248:	ee77 7a27 	vadd.f32	s15, s14, s15
 800124c:	4b34      	ldr	r3, [pc, #208]	@ (8001320 <Gimbal_Init+0x148>)
 800124e:	edc3 7a00 	vstr	s15, [r3]
        pitch_offset += pitch;
 8001252:	4b34      	ldr	r3, [pc, #208]	@ (8001324 <Gimbal_Init+0x14c>)
 8001254:	ed93 7a00 	vldr	s14, [r3]
 8001258:	4b34      	ldr	r3, [pc, #208]	@ (800132c <Gimbal_Init+0x154>)
 800125a:	edd3 7a00 	vldr	s15, [r3]
 800125e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001262:	4b30      	ldr	r3, [pc, #192]	@ (8001324 <Gimbal_Init+0x14c>)
 8001264:	edc3 7a00 	vstr	s15, [r3]

        HAL_Delay(20);
 8001268:	2014      	movs	r0, #20
 800126a:	f001 faa5 	bl	80027b8 <HAL_Delay>
    for (int i = 0; i < 10; i++)
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	3301      	adds	r3, #1
 8001272:	60fb      	str	r3, [r7, #12]
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	2b09      	cmp	r3, #9
 8001278:	ddcf      	ble.n	800121a <Gimbal_Init+0x42>
    }

    roll_offset  /= 10.0f;
 800127a:	4b29      	ldr	r3, [pc, #164]	@ (8001320 <Gimbal_Init+0x148>)
 800127c:	ed93 7a00 	vldr	s14, [r3]
 8001280:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001284:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001288:	4b25      	ldr	r3, [pc, #148]	@ (8001320 <Gimbal_Init+0x148>)
 800128a:	edc3 7a00 	vstr	s15, [r3]
    pitch_offset /= 10.0f;
 800128e:	4b25      	ldr	r3, [pc, #148]	@ (8001324 <Gimbal_Init+0x14c>)
 8001290:	ed93 7a00 	vldr	s14, [r3]
 8001294:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001298:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800129c:	4b21      	ldr	r3, [pc, #132]	@ (8001324 <Gimbal_Init+0x14c>)
 800129e:	edc3 7a00 	vstr	s15, [r3]

    // ----  ( ) ----
    //           
    servo_p_offset = 0.0f;   // : pitch   +3.0 
 80012a2:	4b23      	ldr	r3, [pc, #140]	@ (8001330 <Gimbal_Init+0x158>)
 80012a4:	f04f 0200 	mov.w	r2, #0
 80012a8:	601a      	str	r2, [r3, #0]
    servo_r_offset = 0.0f;   // : roll   -2.5 
 80012aa:	4b22      	ldr	r3, [pc, #136]	@ (8001334 <Gimbal_Init+0x15c>)
 80012ac:	f04f 0200 	mov.w	r2, #0
 80012b0:	601a      	str	r2, [r3, #0]
    servo_y_offset = 0.0f;   // yaw  0 
 80012b2:	4b21      	ldr	r3, [pc, #132]	@ (8001338 <Gimbal_Init+0x160>)
 80012b4:	f04f 0200 	mov.w	r2, #0
 80012b8:	601a      	str	r2, [r3, #0]

    // 
    roll = pitch = yaw = 0;
 80012ba:	4b20      	ldr	r3, [pc, #128]	@ (800133c <Gimbal_Init+0x164>)
 80012bc:	f04f 0200 	mov.w	r2, #0
 80012c0:	601a      	str	r2, [r3, #0]
 80012c2:	4b1e      	ldr	r3, [pc, #120]	@ (800133c <Gimbal_Init+0x164>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4a19      	ldr	r2, [pc, #100]	@ (800132c <Gimbal_Init+0x154>)
 80012c8:	6013      	str	r3, [r2, #0]
 80012ca:	4b18      	ldr	r3, [pc, #96]	@ (800132c <Gimbal_Init+0x154>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4a16      	ldr	r2, [pc, #88]	@ (8001328 <Gimbal_Init+0x150>)
 80012d0:	6013      	str	r3, [r2, #0]
    roll_f = pitch_f = yaw_f = 0;
 80012d2:	4b1b      	ldr	r3, [pc, #108]	@ (8001340 <Gimbal_Init+0x168>)
 80012d4:	f04f 0200 	mov.w	r2, #0
 80012d8:	601a      	str	r2, [r3, #0]
 80012da:	4b19      	ldr	r3, [pc, #100]	@ (8001340 <Gimbal_Init+0x168>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4a19      	ldr	r2, [pc, #100]	@ (8001344 <Gimbal_Init+0x16c>)
 80012e0:	6013      	str	r3, [r2, #0]
 80012e2:	4b18      	ldr	r3, [pc, #96]	@ (8001344 <Gimbal_Init+0x16c>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4a18      	ldr	r2, [pc, #96]	@ (8001348 <Gimbal_Init+0x170>)
 80012e8:	6013      	str	r3, [r2, #0]
    roll_prev = pitch_prev = yaw_prev = 0;
 80012ea:	4b18      	ldr	r3, [pc, #96]	@ (800134c <Gimbal_Init+0x174>)
 80012ec:	f04f 0200 	mov.w	r2, #0
 80012f0:	601a      	str	r2, [r3, #0]
 80012f2:	4b16      	ldr	r3, [pc, #88]	@ (800134c <Gimbal_Init+0x174>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4a16      	ldr	r2, [pc, #88]	@ (8001350 <Gimbal_Init+0x178>)
 80012f8:	6013      	str	r3, [r2, #0]
 80012fa:	4b15      	ldr	r3, [pc, #84]	@ (8001350 <Gimbal_Init+0x178>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	4a15      	ldr	r2, [pc, #84]	@ (8001354 <Gimbal_Init+0x17c>)
 8001300:	6013      	str	r3, [r2, #0]

    servo_p_f = 90;
 8001302:	4b15      	ldr	r3, [pc, #84]	@ (8001358 <Gimbal_Init+0x180>)
 8001304:	4a15      	ldr	r2, [pc, #84]	@ (800135c <Gimbal_Init+0x184>)
 8001306:	601a      	str	r2, [r3, #0]
    servo_r_f = 90;
 8001308:	4b15      	ldr	r3, [pc, #84]	@ (8001360 <Gimbal_Init+0x188>)
 800130a:	4a14      	ldr	r2, [pc, #80]	@ (800135c <Gimbal_Init+0x184>)
 800130c:	601a      	str	r2, [r3, #0]
    servo_y_f = 90;
 800130e:	4b15      	ldr	r3, [pc, #84]	@ (8001364 <Gimbal_Init+0x18c>)
 8001310:	4a12      	ldr	r2, [pc, #72]	@ (800135c <Gimbal_Init+0x184>)
 8001312:	601a      	str	r2, [r3, #0]
}
 8001314:	bf00      	nop
 8001316:	3710      	adds	r7, #16
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	42b40000 	.word	0x42b40000
 8001320:	2000027c 	.word	0x2000027c
 8001324:	20000280 	.word	0x20000280
 8001328:	20000270 	.word	0x20000270
 800132c:	20000274 	.word	0x20000274
 8001330:	200002b0 	.word	0x200002b0
 8001334:	200002b4 	.word	0x200002b4
 8001338:	200002b8 	.word	0x200002b8
 800133c:	20000278 	.word	0x20000278
 8001340:	200002a0 	.word	0x200002a0
 8001344:	2000029c 	.word	0x2000029c
 8001348:	20000298 	.word	0x20000298
 800134c:	20000294 	.word	0x20000294
 8001350:	20000290 	.word	0x20000290
 8001354:	2000028c 	.word	0x2000028c
 8001358:	20000020 	.word	0x20000020
 800135c:	42b40000 	.word	0x42b40000
 8001360:	20000024 	.word	0x20000024
 8001364:	20000028 	.word	0x20000028

08001368 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001368:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800136c:	b0d8      	sub	sp, #352	@ 0x160
 800136e:	af0a      	add	r7, sp, #40	@ 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001370:	f001 f9b0 	bl	80026d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001374:	f000 fcf2 	bl	8001d5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001378:	f7ff fdfc 	bl	8000f74 <MX_GPIO_Init>
  MX_TIM3_Init();
 800137c:	f001 f800 	bl	8002380 <MX_TIM3_Init>
  MX_I2C1_Init();
 8001380:	f7ff fe4a 	bl	8001018 <MX_I2C1_Init>
  MX_USART2_Init();
 8001384:	f001 f8e8 	bl	8002558 <MX_USART2_Init>
  /* USER CODE BEGIN 2 */
  uint8_t id = MPU9250_Read_WHOAMI();
 8001388:	f000 fd7c 	bl	8001e84 <MPU9250_Read_WHOAMI>
 800138c:	4603      	mov	r3, r0
 800138e:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
  if (id == 0x71)
 8001392:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8001396:	2b71      	cmp	r3, #113	@ 0x71
 8001398:	d108      	bne.n	80013ac <main+0x44>
      HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 800139a:	2201      	movs	r2, #1
 800139c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013a0:	4801      	ldr	r0, [pc, #4]	@ (80013a8 <main+0x40>)
 80013a2:	f001 fd0b 	bl	8002dbc <HAL_GPIO_WritePin>
 80013a6:	e007      	b.n	80013b8 <main+0x50>
 80013a8:	40020c00 	.word	0x40020c00
  else
      HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 80013ac:	2200      	movs	r2, #0
 80013ae:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013b2:	48e2      	ldr	r0, [pc, #904]	@ (800173c <main+0x3d4>)
 80013b4:	f001 fd02 	bl	8002dbc <HAL_GPIO_WritePin>

  // PWM 
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80013b8:	2100      	movs	r1, #0
 80013ba:	48e1      	ldr	r0, [pc, #900]	@ (8001740 <main+0x3d8>)
 80013bc:	f004 fd1a 	bl	8005df4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80013c0:	2104      	movs	r1, #4
 80013c2:	48df      	ldr	r0, [pc, #892]	@ (8001740 <main+0x3d8>)
 80013c4:	f004 fd16 	bl	8005df4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80013c8:	2108      	movs	r1, #8
 80013ca:	48dd      	ldr	r0, [pc, #884]	@ (8001740 <main+0x3d8>)
 80013cc:	f004 fd12 	bl	8005df4 <HAL_TIM_PWM_Start>

  //   
  Servo_Write(TIM_CHANNEL_1, 90);
 80013d0:	ed9f 0adc 	vldr	s0, [pc, #880]	@ 8001744 <main+0x3dc>
 80013d4:	2000      	movs	r0, #0
 80013d6:	f7ff fea5 	bl	8001124 <Servo_Write>
  Servo_Write(TIM_CHANNEL_2, 90);
 80013da:	ed9f 0ada 	vldr	s0, [pc, #872]	@ 8001744 <main+0x3dc>
 80013de:	2004      	movs	r0, #4
 80013e0:	f7ff fea0 	bl	8001124 <Servo_Write>
  Servo_Write(TIM_CHANNEL_3, 90);
 80013e4:	ed9f 0ad7 	vldr	s0, [pc, #860]	@ 8001744 <main+0x3dc>
 80013e8:	2008      	movs	r0, #8
 80013ea:	f7ff fe9b 	bl	8001124 <Servo_Write>
  HAL_Delay(500);
 80013ee:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80013f2:	f001 f9e1 	bl	80027b8 <HAL_Delay>
  //     
  Gimbal_Init();
 80013f6:	f7ff feef 	bl	80011d8 <Gimbal_Init>

  uint32_t prev_tick = HAL_GetTick();
 80013fa:	f001 f9d1 	bl	80027a0 <HAL_GetTick>
 80013fe:	f8c7 0134 	str.w	r0, [r7, #308]	@ 0x134
  {
	    /* -------------------- MPU9250  -------------------- */
	    int16_t ax, ay, az;
	    int16_t gx, gy, gz;

	    MPU9250_Read_Accel(&ax, &ay, &az);
 8001402:	f107 02ae 	add.w	r2, r7, #174	@ 0xae
 8001406:	f107 01b0 	add.w	r1, r7, #176	@ 0xb0
 800140a:	f107 03b2 	add.w	r3, r7, #178	@ 0xb2
 800140e:	4618      	mov	r0, r3
 8001410:	f000 fd50 	bl	8001eb4 <MPU9250_Read_Accel>
	    MPU9250_Read_Gyro(&gx, &gy, &gz);
 8001414:	f107 02a8 	add.w	r2, r7, #168	@ 0xa8
 8001418:	f107 01aa 	add.w	r1, r7, #170	@ 0xaa
 800141c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001420:	4618      	mov	r0, r3
 8001422:	f000 fd7f 	bl	8001f24 <MPU9250_Read_Gyro>

	    Calculate_RollPitch(ax, ay, az);
 8001426:	f9b7 30b2 	ldrsh.w	r3, [r7, #178]	@ 0xb2
 800142a:	f9b7 10b0 	ldrsh.w	r1, [r7, #176]	@ 0xb0
 800142e:	f9b7 20ae 	ldrsh.w	r2, [r7, #174]	@ 0xae
 8001432:	4618      	mov	r0, r3
 8001434:	f000 fdb0 	bl	8001f98 <Calculate_RollPitch>
	    /* Gyro to dps */
	    float gyro_x = gx / 131.0f;
 8001438:	f9b7 30ac 	ldrsh.w	r3, [r7, #172]	@ 0xac
 800143c:	ee07 3a90 	vmov	s15, r3
 8001440:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001444:	eddf 6ac0 	vldr	s13, [pc, #768]	@ 8001748 <main+0x3e0>
 8001448:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800144c:	edc7 7a45 	vstr	s15, [r7, #276]	@ 0x114
	    float gyro_y = gy / 131.0f;
 8001450:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	@ 0xaa
 8001454:	ee07 3a90 	vmov	s15, r3
 8001458:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800145c:	eddf 6aba 	vldr	s13, [pc, #744]	@ 8001748 <main+0x3e0>
 8001460:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001464:	edc7 7a44 	vstr	s15, [r7, #272]	@ 0x110
	    float gyro_z_dps = gz / 131.0f;
 8001468:	f9b7 30a8 	ldrsh.w	r3, [r7, #168]	@ 0xa8
 800146c:	ee07 3a90 	vmov	s15, r3
 8001470:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001474:	eddf 6ab4 	vldr	s13, [pc, #720]	@ 8001748 <main+0x3e0>
 8001478:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800147c:	edc7 7a43 	vstr	s15, [r7, #268]	@ 0x10c

	    /* -------------------- t  -------------------- */
	    uint32_t now = HAL_GetTick();
 8001480:	f001 f98e 	bl	80027a0 <HAL_GetTick>
 8001484:	f8c7 0108 	str.w	r0, [r7, #264]	@ 0x108
	    float dt = (now - prev_tick) / 1000.0f;
 8001488:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 800148c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001490:	1ad3      	subs	r3, r2, r3
 8001492:	ee07 3a90 	vmov	s15, r3
 8001496:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800149a:	eddf 6aac 	vldr	s13, [pc, #688]	@ 800174c <main+0x3e4>
 800149e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014a2:	edc7 7a4c 	vstr	s15, [r7, #304]	@ 0x130
	    if (dt <= 0) dt = 0.01f;
 80014a6:	edd7 7a4c 	vldr	s15, [r7, #304]	@ 0x130
 80014aa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b2:	d802      	bhi.n	80014ba <main+0x152>
 80014b4:	4ba6      	ldr	r3, [pc, #664]	@ (8001750 <main+0x3e8>)
 80014b6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
	    prev_tick = now;
 80014ba:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80014be:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
	    /* Offset  */
	    roll_corrected  = roll  - roll_offset;
 80014c2:	4ba4      	ldr	r3, [pc, #656]	@ (8001754 <main+0x3ec>)
 80014c4:	ed93 7a00 	vldr	s14, [r3]
 80014c8:	4ba3      	ldr	r3, [pc, #652]	@ (8001758 <main+0x3f0>)
 80014ca:	edd3 7a00 	vldr	s15, [r3]
 80014ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014d2:	4ba2      	ldr	r3, [pc, #648]	@ (800175c <main+0x3f4>)
 80014d4:	edc3 7a00 	vstr	s15, [r3]
	    pitch_corrected = pitch - pitch_offset;
 80014d8:	4ba1      	ldr	r3, [pc, #644]	@ (8001760 <main+0x3f8>)
 80014da:	ed93 7a00 	vldr	s14, [r3]
 80014de:	4ba1      	ldr	r3, [pc, #644]	@ (8001764 <main+0x3fc>)
 80014e0:	edd3 7a00 	vldr	s15, [r3]
 80014e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014e8:	4b9f      	ldr	r3, [pc, #636]	@ (8001768 <main+0x400>)
 80014ea:	edc3 7a00 	vstr	s15, [r3]

	    // ================== (Complementary Filter) ==================
	    roll_f  = comp_alpha * (roll_f  + gyro_x * dt) + (1 - comp_alpha) * roll_corrected;
 80014ee:	ed97 7a45 	vldr	s14, [r7, #276]	@ 0x114
 80014f2:	edd7 7a4c 	vldr	s15, [r7, #304]	@ 0x130
 80014f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014fa:	4b9c      	ldr	r3, [pc, #624]	@ (800176c <main+0x404>)
 80014fc:	edd3 7a00 	vldr	s15, [r3]
 8001500:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001504:	4b9a      	ldr	r3, [pc, #616]	@ (8001770 <main+0x408>)
 8001506:	edd3 7a00 	vldr	s15, [r3]
 800150a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800150e:	4b98      	ldr	r3, [pc, #608]	@ (8001770 <main+0x408>)
 8001510:	edd3 7a00 	vldr	s15, [r3]
 8001514:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001518:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800151c:	4b8f      	ldr	r3, [pc, #572]	@ (800175c <main+0x3f4>)
 800151e:	edd3 7a00 	vldr	s15, [r3]
 8001522:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001526:	ee77 7a27 	vadd.f32	s15, s14, s15
 800152a:	4b90      	ldr	r3, [pc, #576]	@ (800176c <main+0x404>)
 800152c:	edc3 7a00 	vstr	s15, [r3]
	    pitch_f = comp_alpha * (pitch_f + gyro_y * dt) + (1 - comp_alpha) * pitch_corrected;
 8001530:	ed97 7a44 	vldr	s14, [r7, #272]	@ 0x110
 8001534:	edd7 7a4c 	vldr	s15, [r7, #304]	@ 0x130
 8001538:	ee27 7a27 	vmul.f32	s14, s14, s15
 800153c:	4b8d      	ldr	r3, [pc, #564]	@ (8001774 <main+0x40c>)
 800153e:	edd3 7a00 	vldr	s15, [r3]
 8001542:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001546:	4b8a      	ldr	r3, [pc, #552]	@ (8001770 <main+0x408>)
 8001548:	edd3 7a00 	vldr	s15, [r3]
 800154c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001550:	4b87      	ldr	r3, [pc, #540]	@ (8001770 <main+0x408>)
 8001552:	edd3 7a00 	vldr	s15, [r3]
 8001556:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800155a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800155e:	4b82      	ldr	r3, [pc, #520]	@ (8001768 <main+0x400>)
 8001560:	edd3 7a00 	vldr	s15, [r3]
 8001564:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001568:	ee77 7a27 	vadd.f32	s15, s14, s15
 800156c:	4b81      	ldr	r3, [pc, #516]	@ (8001774 <main+0x40c>)
 800156e:	edc3 7a00 	vstr	s15, [r3]

	    // ==================  Yaw  (Gyro-LPF + Drift) ==================
	    float yaw_raw = yaw_f + gyro_z_dps * dt;
 8001572:	ed97 7a43 	vldr	s14, [r7, #268]	@ 0x10c
 8001576:	edd7 7a4c 	vldr	s15, [r7, #304]	@ 0x130
 800157a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800157e:	4b7e      	ldr	r3, [pc, #504]	@ (8001778 <main+0x410>)
 8001580:	edd3 7a00 	vldr	s15, [r3]
 8001584:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001588:	edc7 7a41 	vstr	s15, [r7, #260]	@ 0x104
	    yaw_f = yaw_lpf_alpha * yaw_f + (1 - yaw_lpf_alpha) * yaw_raw;
 800158c:	4b7b      	ldr	r3, [pc, #492]	@ (800177c <main+0x414>)
 800158e:	ed93 7a00 	vldr	s14, [r3]
 8001592:	4b79      	ldr	r3, [pc, #484]	@ (8001778 <main+0x410>)
 8001594:	edd3 7a00 	vldr	s15, [r3]
 8001598:	ee27 7a27 	vmul.f32	s14, s14, s15
 800159c:	4b77      	ldr	r3, [pc, #476]	@ (800177c <main+0x414>)
 800159e:	edd3 7a00 	vldr	s15, [r3]
 80015a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80015a6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80015aa:	edd7 7a41 	vldr	s15, [r7, #260]	@ 0x104
 80015ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015b6:	4b70      	ldr	r3, [pc, #448]	@ (8001778 <main+0x410>)
 80015b8:	edc3 7a00 	vstr	s15, [r3]
	    yaw_f = yaw_comp_alpha * yaw_f;
 80015bc:	4b70      	ldr	r3, [pc, #448]	@ (8001780 <main+0x418>)
 80015be:	ed93 7a00 	vldr	s14, [r3]
 80015c2:	4b6d      	ldr	r3, [pc, #436]	@ (8001778 <main+0x410>)
 80015c4:	edd3 7a00 	vldr	s15, [r3]
 80015c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015cc:	4b6a      	ldr	r3, [pc, #424]	@ (8001778 <main+0x410>)
 80015ce:	edc3 7a00 	vstr	s15, [r3]

	    //    : IMU 2   (   )
	    // ==========================================================
	    static float roll_f2 = 0.0f, pitch_f2 = 0.0f;
	    float imu_lpf_alpha = 0.99f;  // 0.90 ~ 0.97  
 80015d2:	4b6c      	ldr	r3, [pc, #432]	@ (8001784 <main+0x41c>)
 80015d4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100

	    roll_f2  = imu_lpf_alpha * roll_f2  + (1 - imu_lpf_alpha) * roll_f;
 80015d8:	4b6b      	ldr	r3, [pc, #428]	@ (8001788 <main+0x420>)
 80015da:	ed93 7a00 	vldr	s14, [r3]
 80015de:	edd7 7a40 	vldr	s15, [r7, #256]	@ 0x100
 80015e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80015ea:	edd7 7a40 	vldr	s15, [r7, #256]	@ 0x100
 80015ee:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80015f2:	4b5e      	ldr	r3, [pc, #376]	@ (800176c <main+0x404>)
 80015f4:	edd3 7a00 	vldr	s15, [r3]
 80015f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001600:	4b61      	ldr	r3, [pc, #388]	@ (8001788 <main+0x420>)
 8001602:	edc3 7a00 	vstr	s15, [r3]
	    pitch_f2 = imu_lpf_alpha * pitch_f2 + (1 - imu_lpf_alpha) * pitch_f;
 8001606:	4b61      	ldr	r3, [pc, #388]	@ (800178c <main+0x424>)
 8001608:	ed93 7a00 	vldr	s14, [r3]
 800160c:	edd7 7a40 	vldr	s15, [r7, #256]	@ 0x100
 8001610:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001614:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001618:	edd7 7a40 	vldr	s15, [r7, #256]	@ 0x100
 800161c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001620:	4b54      	ldr	r3, [pc, #336]	@ (8001774 <main+0x40c>)
 8001622:	edd3 7a00 	vldr	s15, [r3]
 8001626:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800162a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800162e:	4b57      	ldr	r3, [pc, #348]	@ (800178c <main+0x424>)
 8001630:	edc3 7a00 	vstr	s15, [r3]

	    // ------------------ PD   ------------------
	    float roll_err  = 0.0f - roll_f2;
 8001634:	4b54      	ldr	r3, [pc, #336]	@ (8001788 <main+0x420>)
 8001636:	edd3 7a00 	vldr	s15, [r3]
 800163a:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8001790 <main+0x428>
 800163e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001642:	edc7 7a4b 	vstr	s15, [r7, #300]	@ 0x12c
	    float pitch_err = 0.0f - pitch_f2;
 8001646:	4b51      	ldr	r3, [pc, #324]	@ (800178c <main+0x424>)
 8001648:	edd3 7a00 	vldr	s15, [r3]
 800164c:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8001790 <main+0x428>
 8001650:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001654:	edc7 7a4a 	vstr	s15, [r7, #296]	@ 0x128
	    float yaw_err   = 0.0f - yaw_f;
 8001658:	4b47      	ldr	r3, [pc, #284]	@ (8001778 <main+0x410>)
 800165a:	edd3 7a00 	vldr	s15, [r3]
 800165e:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8001790 <main+0x428>
 8001662:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001666:	edc7 7a3f 	vstr	s15, [r7, #252]	@ 0xfc

	    //  :     (deadband)
	    float err_dead = 4.5;   // 2.5  
 800166a:	4b4a      	ldr	r3, [pc, #296]	@ (8001794 <main+0x42c>)
 800166c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8

	    if (fabsf(roll_err)  < err_dead) roll_err  = 0.0f;
 8001670:	edd7 7a4b 	vldr	s15, [r7, #300]	@ 0x12c
 8001674:	eef0 7ae7 	vabs.f32	s15, s15
 8001678:	ed97 7a3e 	vldr	s14, [r7, #248]	@ 0xf8
 800167c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001680:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001684:	dd03      	ble.n	800168e <main+0x326>
 8001686:	f04f 0300 	mov.w	r3, #0
 800168a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
	    if (fabsf(pitch_err) < err_dead) pitch_err = 0.0f;
 800168e:	edd7 7a4a 	vldr	s15, [r7, #296]	@ 0x128
 8001692:	eef0 7ae7 	vabs.f32	s15, s15
 8001696:	ed97 7a3e 	vldr	s14, [r7, #248]	@ 0xf8
 800169a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800169e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016a2:	dd03      	ble.n	80016ac <main+0x344>
 80016a4:	f04f 0300 	mov.w	r3, #0
 80016a8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128

	    // ==================    D LPF  ==================
	    float roll_d_raw  = (roll_err  - roll_prev)  / dt;
 80016ac:	4b3a      	ldr	r3, [pc, #232]	@ (8001798 <main+0x430>)
 80016ae:	edd3 7a00 	vldr	s15, [r3]
 80016b2:	ed97 7a4b 	vldr	s14, [r7, #300]	@ 0x12c
 80016b6:	ee77 6a67 	vsub.f32	s13, s14, s15
 80016ba:	ed97 7a4c 	vldr	s14, [r7, #304]	@ 0x130
 80016be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016c2:	edc7 7a3d 	vstr	s15, [r7, #244]	@ 0xf4
	    float pitch_d_raw = (pitch_err - pitch_prev) / dt;
 80016c6:	4b35      	ldr	r3, [pc, #212]	@ (800179c <main+0x434>)
 80016c8:	edd3 7a00 	vldr	s15, [r3]
 80016cc:	ed97 7a4a 	vldr	s14, [r7, #296]	@ 0x128
 80016d0:	ee77 6a67 	vsub.f32	s13, s14, s15
 80016d4:	ed97 7a4c 	vldr	s14, [r7, #304]	@ 0x130
 80016d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016dc:	edc7 7a3c 	vstr	s15, [r7, #240]	@ 0xf0
	    float yaw_d_raw   = (yaw_err   - yaw_prev)   / dt;
 80016e0:	4b2f      	ldr	r3, [pc, #188]	@ (80017a0 <main+0x438>)
 80016e2:	edd3 7a00 	vldr	s15, [r3]
 80016e6:	ed97 7a3f 	vldr	s14, [r7, #252]	@ 0xfc
 80016ea:	ee77 6a67 	vsub.f32	s13, s14, s15
 80016ee:	ed97 7a4c 	vldr	s14, [r7, #304]	@ 0x130
 80016f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016f6:	edc7 7a3b 	vstr	s15, [r7, #236]	@ 0xec

	    roll_d  = d_lpf_alpha * roll_d  + (1 - d_lpf_alpha) * roll_d_raw;
 80016fa:	4b2a      	ldr	r3, [pc, #168]	@ (80017a4 <main+0x43c>)
 80016fc:	ed93 7a00 	vldr	s14, [r3]
 8001700:	4b29      	ldr	r3, [pc, #164]	@ (80017a8 <main+0x440>)
 8001702:	edd3 7a00 	vldr	s15, [r3]
 8001706:	ee27 7a27 	vmul.f32	s14, s14, s15
 800170a:	4b26      	ldr	r3, [pc, #152]	@ (80017a4 <main+0x43c>)
 800170c:	edd3 7a00 	vldr	s15, [r3]
 8001710:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001714:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001718:	edd7 7a3d 	vldr	s15, [r7, #244]	@ 0xf4
 800171c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001720:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001724:	4b20      	ldr	r3, [pc, #128]	@ (80017a8 <main+0x440>)
 8001726:	edc3 7a00 	vstr	s15, [r3]
	    pitch_d = d_lpf_alpha * pitch_d + (1 - d_lpf_alpha) * pitch_d_raw;
 800172a:	4b1e      	ldr	r3, [pc, #120]	@ (80017a4 <main+0x43c>)
 800172c:	ed93 7a00 	vldr	s14, [r3]
 8001730:	4b1e      	ldr	r3, [pc, #120]	@ (80017ac <main+0x444>)
 8001732:	edd3 7a00 	vldr	s15, [r3]
 8001736:	ee27 7a27 	vmul.f32	s14, s14, s15
 800173a:	e039      	b.n	80017b0 <main+0x448>
 800173c:	40020c00 	.word	0x40020c00
 8001740:	200002d4 	.word	0x200002d4
 8001744:	42b40000 	.word	0x42b40000
 8001748:	43030000 	.word	0x43030000
 800174c:	447a0000 	.word	0x447a0000
 8001750:	3c23d70a 	.word	0x3c23d70a
 8001754:	20000270 	.word	0x20000270
 8001758:	2000027c 	.word	0x2000027c
 800175c:	20000284 	.word	0x20000284
 8001760:	20000274 	.word	0x20000274
 8001764:	20000280 	.word	0x20000280
 8001768:	20000288 	.word	0x20000288
 800176c:	20000298 	.word	0x20000298
 8001770:	20000010 	.word	0x20000010
 8001774:	2000029c 	.word	0x2000029c
 8001778:	200002a0 	.word	0x200002a0
 800177c:	20000014 	.word	0x20000014
 8001780:	20000018 	.word	0x20000018
 8001784:	3f7d70a4 	.word	0x3f7d70a4
 8001788:	200002bc 	.word	0x200002bc
 800178c:	200002c0 	.word	0x200002c0
 8001790:	00000000 	.word	0x00000000
 8001794:	40900000 	.word	0x40900000
 8001798:	2000028c 	.word	0x2000028c
 800179c:	20000290 	.word	0x20000290
 80017a0:	20000294 	.word	0x20000294
 80017a4:	2000001c 	.word	0x2000001c
 80017a8:	200002a4 	.word	0x200002a4
 80017ac:	200002a8 	.word	0x200002a8
 80017b0:	4bdd      	ldr	r3, [pc, #884]	@ (8001b28 <main+0x7c0>)
 80017b2:	edd3 7a00 	vldr	s15, [r3]
 80017b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80017ba:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80017be:	edd7 7a3c 	vldr	s15, [r7, #240]	@ 0xf0
 80017c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017ca:	4bd8      	ldr	r3, [pc, #864]	@ (8001b2c <main+0x7c4>)
 80017cc:	edc3 7a00 	vstr	s15, [r3]
	    yaw_d   = d_lpf_alpha * yaw_d   + (1 - d_lpf_alpha) * yaw_d_raw;
 80017d0:	4bd5      	ldr	r3, [pc, #852]	@ (8001b28 <main+0x7c0>)
 80017d2:	ed93 7a00 	vldr	s14, [r3]
 80017d6:	4bd6      	ldr	r3, [pc, #856]	@ (8001b30 <main+0x7c8>)
 80017d8:	edd3 7a00 	vldr	s15, [r3]
 80017dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017e0:	4bd1      	ldr	r3, [pc, #836]	@ (8001b28 <main+0x7c0>)
 80017e2:	edd3 7a00 	vldr	s15, [r3]
 80017e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80017ea:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80017ee:	edd7 7a3b 	vldr	s15, [r7, #236]	@ 0xec
 80017f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017fa:	4bcd      	ldr	r3, [pc, #820]	@ (8001b30 <main+0x7c8>)
 80017fc:	edc3 7a00 	vstr	s15, [r3]

	    roll_prev  = roll_err;
 8001800:	4acc      	ldr	r2, [pc, #816]	@ (8001b34 <main+0x7cc>)
 8001802:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001806:	6013      	str	r3, [r2, #0]
	    pitch_prev = pitch_err;
 8001808:	4acb      	ldr	r2, [pc, #812]	@ (8001b38 <main+0x7d0>)
 800180a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800180e:	6013      	str	r3, [r2, #0]
	    yaw_prev   = yaw_err;
 8001810:	4aca      	ldr	r2, [pc, #808]	@ (8001b3c <main+0x7d4>)
 8001812:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001816:	6013      	str	r3, [r2, #0]

	    float roll_out  = Kp_roll  * roll_err  + Kd_roll  * roll_d;
 8001818:	4bc9      	ldr	r3, [pc, #804]	@ (8001b40 <main+0x7d8>)
 800181a:	ed93 7a00 	vldr	s14, [r3]
 800181e:	edd7 7a4b 	vldr	s15, [r7, #300]	@ 0x12c
 8001822:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001826:	4bc7      	ldr	r3, [pc, #796]	@ (8001b44 <main+0x7dc>)
 8001828:	edd3 6a00 	vldr	s13, [r3]
 800182c:	4bc6      	ldr	r3, [pc, #792]	@ (8001b48 <main+0x7e0>)
 800182e:	edd3 7a00 	vldr	s15, [r3]
 8001832:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001836:	ee77 7a27 	vadd.f32	s15, s14, s15
 800183a:	edc7 7a49 	vstr	s15, [r7, #292]	@ 0x124
	    float pitch_out = Kp_pitch * pitch_err + Kd_pitch * pitch_d;
 800183e:	4bc3      	ldr	r3, [pc, #780]	@ (8001b4c <main+0x7e4>)
 8001840:	ed93 7a00 	vldr	s14, [r3]
 8001844:	edd7 7a4a 	vldr	s15, [r7, #296]	@ 0x128
 8001848:	ee27 7a27 	vmul.f32	s14, s14, s15
 800184c:	4bc0      	ldr	r3, [pc, #768]	@ (8001b50 <main+0x7e8>)
 800184e:	edd3 6a00 	vldr	s13, [r3]
 8001852:	4bb6      	ldr	r3, [pc, #728]	@ (8001b2c <main+0x7c4>)
 8001854:	edd3 7a00 	vldr	s15, [r3]
 8001858:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800185c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001860:	edc7 7a48 	vstr	s15, [r7, #288]	@ 0x120
	    float yaw_out   = 0.0f; // Kp_yaw   * yaw_err   + Kd_yaw   * yaw_d;
 8001864:	f04f 0300 	mov.w	r3, #0
 8001868:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

	    /*     (60)  */

	    float max_pid_roll  = 170.0f;
 800186c:	4bb9      	ldr	r3, [pc, #740]	@ (8001b54 <main+0x7ec>)
 800186e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
	    float max_pid_pitch = 170.0f;   // Pitch 
 8001872:	4bb8      	ldr	r3, [pc, #736]	@ (8001b54 <main+0x7ec>)
 8001874:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
	    float max_pid_yaw   = 60.0f;  //  Yaw  !
 8001878:	4bb7      	ldr	r3, [pc, #732]	@ (8001b58 <main+0x7f0>)
 800187a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0

	    if (roll_out > max_pid_roll) roll_out = max_pid_roll;
 800187e:	ed97 7a49 	vldr	s14, [r7, #292]	@ 0x124
 8001882:	edd7 7a3a 	vldr	s15, [r7, #232]	@ 0xe8
 8001886:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800188a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800188e:	dd03      	ble.n	8001898 <main+0x530>
 8001890:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8001894:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
	    if (roll_out < -max_pid_roll) roll_out = -max_pid_roll;
 8001898:	edd7 7a3a 	vldr	s15, [r7, #232]	@ 0xe8
 800189c:	eef1 7a67 	vneg.f32	s15, s15
 80018a0:	ed97 7a49 	vldr	s14, [r7, #292]	@ 0x124
 80018a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ac:	d505      	bpl.n	80018ba <main+0x552>
 80018ae:	edd7 7a3a 	vldr	s15, [r7, #232]	@ 0xe8
 80018b2:	eef1 7a67 	vneg.f32	s15, s15
 80018b6:	edc7 7a49 	vstr	s15, [r7, #292]	@ 0x124

	    if (pitch_out > max_pid_pitch) pitch_out = max_pid_pitch;
 80018ba:	ed97 7a48 	vldr	s14, [r7, #288]	@ 0x120
 80018be:	edd7 7a39 	vldr	s15, [r7, #228]	@ 0xe4
 80018c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ca:	dd03      	ble.n	80018d4 <main+0x56c>
 80018cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80018d0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
	    if (pitch_out < -max_pid_pitch) pitch_out = -max_pid_pitch;
 80018d4:	edd7 7a39 	vldr	s15, [r7, #228]	@ 0xe4
 80018d8:	eef1 7a67 	vneg.f32	s15, s15
 80018dc:	ed97 7a48 	vldr	s14, [r7, #288]	@ 0x120
 80018e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018e8:	d505      	bpl.n	80018f6 <main+0x58e>
 80018ea:	edd7 7a39 	vldr	s15, [r7, #228]	@ 0xe4
 80018ee:	eef1 7a67 	vneg.f32	s15, s15
 80018f2:	edc7 7a48 	vstr	s15, [r7, #288]	@ 0x120

	    if (yaw_out > max_pid_yaw) yaw_out = max_pid_yaw;
 80018f6:	ed97 7a47 	vldr	s14, [r7, #284]	@ 0x11c
 80018fa:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 80018fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001902:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001906:	dd03      	ble.n	8001910 <main+0x5a8>
 8001908:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800190c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
	    if (yaw_out < -max_pid_yaw) yaw_out = -max_pid_yaw;
 8001910:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 8001914:	eef1 7a67 	vneg.f32	s15, s15
 8001918:	ed97 7a47 	vldr	s14, [r7, #284]	@ 0x11c
 800191c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001920:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001924:	d505      	bpl.n	8001932 <main+0x5ca>
 8001926:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800192a:	eef1 7a67 	vneg.f32	s15, s15
 800192e:	edc7 7a47 	vstr	s15, [r7, #284]	@ 0x11c

	            /* ----------   ---------- */
	    float servo_p_target = 90 + pitch_out + servo_p_offset;
 8001932:	edd7 7a48 	vldr	s15, [r7, #288]	@ 0x120
 8001936:	ed9f 7a89 	vldr	s14, [pc, #548]	@ 8001b5c <main+0x7f4>
 800193a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800193e:	4b88      	ldr	r3, [pc, #544]	@ (8001b60 <main+0x7f8>)
 8001940:	edd3 7a00 	vldr	s15, [r3]
 8001944:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001948:	edc7 7a37 	vstr	s15, [r7, #220]	@ 0xdc
	    float servo_r_target = 90 + roll_out  + servo_r_offset;
 800194c:	edd7 7a49 	vldr	s15, [r7, #292]	@ 0x124
 8001950:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 8001b5c <main+0x7f4>
 8001954:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001958:	4b82      	ldr	r3, [pc, #520]	@ (8001b64 <main+0x7fc>)
 800195a:	edd3 7a00 	vldr	s15, [r3]
 800195e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001962:	edc7 7a36 	vstr	s15, [r7, #216]	@ 0xd8
	    float servo_y_target = 90 + yaw_out   + servo_y_offset;
 8001966:	edd7 7a47 	vldr	s15, [r7, #284]	@ 0x11c
 800196a:	ed9f 7a7c 	vldr	s14, [pc, #496]	@ 8001b5c <main+0x7f4>
 800196e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001972:	4b7d      	ldr	r3, [pc, #500]	@ (8001b68 <main+0x800>)
 8001974:	edd3 7a00 	vldr	s15, [r3]
 8001978:	ee77 7a27 	vadd.f32	s15, s14, s15
 800197c:	edc7 7a35 	vstr	s15, [r7, #212]	@ 0xd4
	    /* ----------  Servo LPF   ---------- */
	    float servo_alpha = 0.92f;   // 0.7~0.9 
 8001980:	4b7a      	ldr	r3, [pc, #488]	@ (8001b6c <main+0x804>)
 8001982:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

	    servo_p_f = servo_alpha * servo_p_f + (1 - servo_alpha) * servo_p_target;
 8001986:	4b7a      	ldr	r3, [pc, #488]	@ (8001b70 <main+0x808>)
 8001988:	ed93 7a00 	vldr	s14, [r3]
 800198c:	edd7 7a34 	vldr	s15, [r7, #208]	@ 0xd0
 8001990:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001994:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001998:	edd7 7a34 	vldr	s15, [r7, #208]	@ 0xd0
 800199c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80019a0:	edd7 7a37 	vldr	s15, [r7, #220]	@ 0xdc
 80019a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019ac:	4b70      	ldr	r3, [pc, #448]	@ (8001b70 <main+0x808>)
 80019ae:	edc3 7a00 	vstr	s15, [r3]
	    servo_r_f = servo_alpha * servo_r_f + (1 - servo_alpha) * servo_r_target;
 80019b2:	4b70      	ldr	r3, [pc, #448]	@ (8001b74 <main+0x80c>)
 80019b4:	ed93 7a00 	vldr	s14, [r3]
 80019b8:	edd7 7a34 	vldr	s15, [r7, #208]	@ 0xd0
 80019bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019c0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80019c4:	edd7 7a34 	vldr	s15, [r7, #208]	@ 0xd0
 80019c8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80019cc:	edd7 7a36 	vldr	s15, [r7, #216]	@ 0xd8
 80019d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019d8:	4b66      	ldr	r3, [pc, #408]	@ (8001b74 <main+0x80c>)
 80019da:	edc3 7a00 	vstr	s15, [r3]
	    servo_y_f = servo_alpha * servo_y_f + (1 - servo_alpha) * servo_y_target;
 80019de:	4b66      	ldr	r3, [pc, #408]	@ (8001b78 <main+0x810>)
 80019e0:	ed93 7a00 	vldr	s14, [r3]
 80019e4:	edd7 7a34 	vldr	s15, [r7, #208]	@ 0xd0
 80019e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019ec:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80019f0:	edd7 7a34 	vldr	s15, [r7, #208]	@ 0xd0
 80019f4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80019f8:	edd7 7a35 	vldr	s15, [r7, #212]	@ 0xd4
 80019fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a04:	4b5c      	ldr	r3, [pc, #368]	@ (8001b78 <main+0x810>)
 8001a06:	edc3 7a00 	vstr	s15, [r3]

	    /* ----------     ( !)  */
	    float servo_speed_limit_p = 0.32f;   // Pitch
 8001a0a:	4b5c      	ldr	r3, [pc, #368]	@ (8001b7c <main+0x814>)
 8001a0c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
	    float servo_speed_limit_r = 0.32f;   // Roll
 8001a10:	4b5a      	ldr	r3, [pc, #360]	@ (8001b7c <main+0x814>)
 8001a12:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
	    float servo_speed_limit_y = 4.0f;   //  Yaw ! // 1 loop  3 
 8001a16:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 8001a1a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

	    // diff  - 
	    float diff_p = servo_p_target - servo_p_f;
 8001a1e:	4b54      	ldr	r3, [pc, #336]	@ (8001b70 <main+0x808>)
 8001a20:	edd3 7a00 	vldr	s15, [r3]
 8001a24:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 8001a28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a2c:	edc7 7a30 	vstr	s15, [r7, #192]	@ 0xc0
	    float diff_r = servo_r_target - servo_r_f;
 8001a30:	4b50      	ldr	r3, [pc, #320]	@ (8001b74 <main+0x80c>)
 8001a32:	edd3 7a00 	vldr	s15, [r3]
 8001a36:	ed97 7a36 	vldr	s14, [r7, #216]	@ 0xd8
 8001a3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a3e:	edc7 7a2f 	vstr	s15, [r7, #188]	@ 0xbc
	    float diff_y = servo_y_target - servo_y_f;
 8001a42:	4b4d      	ldr	r3, [pc, #308]	@ (8001b78 <main+0x810>)
 8001a44:	edd3 7a00 	vldr	s15, [r3]
 8001a48:	ed97 7a35 	vldr	s14, [r7, #212]	@ 0xd4
 8001a4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a50:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8

	    servo_p_f += constrain(diff_p, -servo_speed_limit_p, servo_speed_limit_p);
 8001a54:	edd7 7a33 	vldr	s15, [r7, #204]	@ 0xcc
 8001a58:	eef1 7a67 	vneg.f32	s15, s15
 8001a5c:	ed97 1a33 	vldr	s2, [r7, #204]	@ 0xcc
 8001a60:	eef0 0a67 	vmov.f32	s1, s15
 8001a64:	ed97 0a30 	vldr	s0, [r7, #192]	@ 0xc0
 8001a68:	f000 f9e2 	bl	8001e30 <constrain>
 8001a6c:	eeb0 7a40 	vmov.f32	s14, s0
 8001a70:	4b3f      	ldr	r3, [pc, #252]	@ (8001b70 <main+0x808>)
 8001a72:	edd3 7a00 	vldr	s15, [r3]
 8001a76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a7a:	4b3d      	ldr	r3, [pc, #244]	@ (8001b70 <main+0x808>)
 8001a7c:	edc3 7a00 	vstr	s15, [r3]
	    servo_r_f += constrain(diff_r, -servo_speed_limit_r, servo_speed_limit_r);
 8001a80:	edd7 7a32 	vldr	s15, [r7, #200]	@ 0xc8
 8001a84:	eef1 7a67 	vneg.f32	s15, s15
 8001a88:	ed97 1a32 	vldr	s2, [r7, #200]	@ 0xc8
 8001a8c:	eef0 0a67 	vmov.f32	s1, s15
 8001a90:	ed97 0a2f 	vldr	s0, [r7, #188]	@ 0xbc
 8001a94:	f000 f9cc 	bl	8001e30 <constrain>
 8001a98:	eeb0 7a40 	vmov.f32	s14, s0
 8001a9c:	4b35      	ldr	r3, [pc, #212]	@ (8001b74 <main+0x80c>)
 8001a9e:	edd3 7a00 	vldr	s15, [r3]
 8001aa2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001aa6:	4b33      	ldr	r3, [pc, #204]	@ (8001b74 <main+0x80c>)
 8001aa8:	edc3 7a00 	vstr	s15, [r3]
	    servo_y_f += constrain(diff_y, -servo_speed_limit_y, servo_speed_limit_y);
 8001aac:	edd7 7a31 	vldr	s15, [r7, #196]	@ 0xc4
 8001ab0:	eef1 7a67 	vneg.f32	s15, s15
 8001ab4:	ed97 1a31 	vldr	s2, [r7, #196]	@ 0xc4
 8001ab8:	eef0 0a67 	vmov.f32	s1, s15
 8001abc:	ed97 0a2e 	vldr	s0, [r7, #184]	@ 0xb8
 8001ac0:	f000 f9b6 	bl	8001e30 <constrain>
 8001ac4:	eeb0 7a40 	vmov.f32	s14, s0
 8001ac8:	4b2b      	ldr	r3, [pc, #172]	@ (8001b78 <main+0x810>)
 8001aca:	edd3 7a00 	vldr	s15, [r3]
 8001ace:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ad2:	4b29      	ldr	r3, [pc, #164]	@ (8001b78 <main+0x810>)
 8001ad4:	edc3 7a00 	vstr	s15, [r3]

	    /* ======================================================
	         :   (0.3       )
	        ====================================================== */
	     static float prev_sp = 0, prev_sr = 0, prev_sy = 0;
	     float min_move = 0.47f;
 8001ad8:	4b29      	ldr	r3, [pc, #164]	@ (8001b80 <main+0x818>)
 8001ada:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

	     if (fabsf(servo_p_f - prev_sp) < min_move) servo_p_f = prev_sp;
 8001ade:	4b24      	ldr	r3, [pc, #144]	@ (8001b70 <main+0x808>)
 8001ae0:	ed93 7a00 	vldr	s14, [r3]
 8001ae4:	4b27      	ldr	r3, [pc, #156]	@ (8001b84 <main+0x81c>)
 8001ae6:	edd3 7a00 	vldr	s15, [r3]
 8001aea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001aee:	eef0 7ae7 	vabs.f32	s15, s15
 8001af2:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8001af6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001afa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001afe:	dd03      	ble.n	8001b08 <main+0x7a0>
 8001b00:	4b20      	ldr	r3, [pc, #128]	@ (8001b84 <main+0x81c>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a1a      	ldr	r2, [pc, #104]	@ (8001b70 <main+0x808>)
 8001b06:	6013      	str	r3, [r2, #0]
	     if (fabsf(servo_r_f - prev_sr) < min_move) servo_r_f = prev_sr;
 8001b08:	4b1a      	ldr	r3, [pc, #104]	@ (8001b74 <main+0x80c>)
 8001b0a:	ed93 7a00 	vldr	s14, [r3]
 8001b0e:	4b1e      	ldr	r3, [pc, #120]	@ (8001b88 <main+0x820>)
 8001b10:	edd3 7a00 	vldr	s15, [r3]
 8001b14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b18:	eef0 7ae7 	vabs.f32	s15, s15
 8001b1c:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8001b20:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b24:	e032      	b.n	8001b8c <main+0x824>
 8001b26:	bf00      	nop
 8001b28:	2000001c 	.word	0x2000001c
 8001b2c:	200002a8 	.word	0x200002a8
 8001b30:	200002ac 	.word	0x200002ac
 8001b34:	2000028c 	.word	0x2000028c
 8001b38:	20000290 	.word	0x20000290
 8001b3c:	20000294 	.word	0x20000294
 8001b40:	20000000 	.word	0x20000000
 8001b44:	20000004 	.word	0x20000004
 8001b48:	200002a4 	.word	0x200002a4
 8001b4c:	20000008 	.word	0x20000008
 8001b50:	2000000c 	.word	0x2000000c
 8001b54:	432a0000 	.word	0x432a0000
 8001b58:	42700000 	.word	0x42700000
 8001b5c:	42b40000 	.word	0x42b40000
 8001b60:	200002b0 	.word	0x200002b0
 8001b64:	200002b4 	.word	0x200002b4
 8001b68:	200002b8 	.word	0x200002b8
 8001b6c:	3f6b851f 	.word	0x3f6b851f
 8001b70:	20000020 	.word	0x20000020
 8001b74:	20000024 	.word	0x20000024
 8001b78:	20000028 	.word	0x20000028
 8001b7c:	3ea3d70a 	.word	0x3ea3d70a
 8001b80:	3ef0a3d7 	.word	0x3ef0a3d7
 8001b84:	200002c4 	.word	0x200002c4
 8001b88:	200002c8 	.word	0x200002c8
 8001b8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b90:	dd03      	ble.n	8001b9a <main+0x832>
 8001b92:	4b66      	ldr	r3, [pc, #408]	@ (8001d2c <main+0x9c4>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a66      	ldr	r2, [pc, #408]	@ (8001d30 <main+0x9c8>)
 8001b98:	6013      	str	r3, [r2, #0]
	     if (fabsf(servo_y_f - prev_sy) < min_move) servo_y_f = prev_sy;
 8001b9a:	4b66      	ldr	r3, [pc, #408]	@ (8001d34 <main+0x9cc>)
 8001b9c:	ed93 7a00 	vldr	s14, [r3]
 8001ba0:	4b65      	ldr	r3, [pc, #404]	@ (8001d38 <main+0x9d0>)
 8001ba2:	edd3 7a00 	vldr	s15, [r3]
 8001ba6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001baa:	eef0 7ae7 	vabs.f32	s15, s15
 8001bae:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8001bb2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bba:	dd03      	ble.n	8001bc4 <main+0x85c>
 8001bbc:	4b5e      	ldr	r3, [pc, #376]	@ (8001d38 <main+0x9d0>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a5c      	ldr	r2, [pc, #368]	@ (8001d34 <main+0x9cc>)
 8001bc2:	6013      	str	r3, [r2, #0]

	     prev_sp = servo_p_f;
 8001bc4:	4b5d      	ldr	r3, [pc, #372]	@ (8001d3c <main+0x9d4>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a5d      	ldr	r2, [pc, #372]	@ (8001d40 <main+0x9d8>)
 8001bca:	6013      	str	r3, [r2, #0]
	     prev_sr = servo_r_f;
 8001bcc:	4b58      	ldr	r3, [pc, #352]	@ (8001d30 <main+0x9c8>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a56      	ldr	r2, [pc, #344]	@ (8001d2c <main+0x9c4>)
 8001bd2:	6013      	str	r3, [r2, #0]
	     prev_sy = servo_y_f;
 8001bd4:	4b57      	ldr	r3, [pc, #348]	@ (8001d34 <main+0x9cc>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a57      	ldr	r2, [pc, #348]	@ (8001d38 <main+0x9d0>)
 8001bda:	6013      	str	r3, [r2, #0]

        /* ----------   ---------- */
        if (servo_p_f > 180) servo_p_f = 180;
 8001bdc:	4b57      	ldr	r3, [pc, #348]	@ (8001d3c <main+0x9d4>)
 8001bde:	edd3 7a00 	vldr	s15, [r3]
 8001be2:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8001d44 <main+0x9dc>
 8001be6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bee:	dd02      	ble.n	8001bf6 <main+0x88e>
 8001bf0:	4b52      	ldr	r3, [pc, #328]	@ (8001d3c <main+0x9d4>)
 8001bf2:	4a55      	ldr	r2, [pc, #340]	@ (8001d48 <main+0x9e0>)
 8001bf4:	601a      	str	r2, [r3, #0]
        if (servo_p_f <   0) servo_p_f =   0;
 8001bf6:	4b51      	ldr	r3, [pc, #324]	@ (8001d3c <main+0x9d4>)
 8001bf8:	edd3 7a00 	vldr	s15, [r3]
 8001bfc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c04:	d503      	bpl.n	8001c0e <main+0x8a6>
 8001c06:	4b4d      	ldr	r3, [pc, #308]	@ (8001d3c <main+0x9d4>)
 8001c08:	f04f 0200 	mov.w	r2, #0
 8001c0c:	601a      	str	r2, [r3, #0]

        if (servo_r_f > 180) servo_r_f = 180;
 8001c0e:	4b48      	ldr	r3, [pc, #288]	@ (8001d30 <main+0x9c8>)
 8001c10:	edd3 7a00 	vldr	s15, [r3]
 8001c14:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8001d44 <main+0x9dc>
 8001c18:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c20:	dd02      	ble.n	8001c28 <main+0x8c0>
 8001c22:	4b43      	ldr	r3, [pc, #268]	@ (8001d30 <main+0x9c8>)
 8001c24:	4a48      	ldr	r2, [pc, #288]	@ (8001d48 <main+0x9e0>)
 8001c26:	601a      	str	r2, [r3, #0]
        if (servo_r_f <   0) servo_r_f =   0;
 8001c28:	4b41      	ldr	r3, [pc, #260]	@ (8001d30 <main+0x9c8>)
 8001c2a:	edd3 7a00 	vldr	s15, [r3]
 8001c2e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c36:	d503      	bpl.n	8001c40 <main+0x8d8>
 8001c38:	4b3d      	ldr	r3, [pc, #244]	@ (8001d30 <main+0x9c8>)
 8001c3a:	f04f 0200 	mov.w	r2, #0
 8001c3e:	601a      	str	r2, [r3, #0]

        if (servo_y_f > 180) servo_y_f = 180;
 8001c40:	4b3c      	ldr	r3, [pc, #240]	@ (8001d34 <main+0x9cc>)
 8001c42:	edd3 7a00 	vldr	s15, [r3]
 8001c46:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8001d44 <main+0x9dc>
 8001c4a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c52:	dd02      	ble.n	8001c5a <main+0x8f2>
 8001c54:	4b37      	ldr	r3, [pc, #220]	@ (8001d34 <main+0x9cc>)
 8001c56:	4a3c      	ldr	r2, [pc, #240]	@ (8001d48 <main+0x9e0>)
 8001c58:	601a      	str	r2, [r3, #0]
        if (servo_y_f <   0) servo_y_f =   0;
 8001c5a:	4b36      	ldr	r3, [pc, #216]	@ (8001d34 <main+0x9cc>)
 8001c5c:	edd3 7a00 	vldr	s15, [r3]
 8001c60:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c68:	d503      	bpl.n	8001c72 <main+0x90a>
 8001c6a:	4b32      	ldr	r3, [pc, #200]	@ (8001d34 <main+0x9cc>)
 8001c6c:	f04f 0200 	mov.w	r2, #0
 8001c70:	601a      	str	r2, [r3, #0]


        /* ----------    ---------- */
        Servo_Write(TIM_CHANNEL_2, servo_p_f);
 8001c72:	4b32      	ldr	r3, [pc, #200]	@ (8001d3c <main+0x9d4>)
 8001c74:	edd3 7a00 	vldr	s15, [r3]
 8001c78:	eeb0 0a67 	vmov.f32	s0, s15
 8001c7c:	2004      	movs	r0, #4
 8001c7e:	f7ff fa51 	bl	8001124 <Servo_Write>
        Servo_Write(TIM_CHANNEL_3, servo_r_f);
 8001c82:	4b2b      	ldr	r3, [pc, #172]	@ (8001d30 <main+0x9c8>)
 8001c84:	edd3 7a00 	vldr	s15, [r3]
 8001c88:	eeb0 0a67 	vmov.f32	s0, s15
 8001c8c:	2008      	movs	r0, #8
 8001c8e:	f7ff fa49 	bl	8001124 <Servo_Write>
        Servo_Write(TIM_CHANNEL_1, servo_y_f);
 8001c92:	4b28      	ldr	r3, [pc, #160]	@ (8001d34 <main+0x9cc>)
 8001c94:	edd3 7a00 	vldr	s15, [r3]
 8001c98:	eeb0 0a67 	vmov.f32	s0, s15
 8001c9c:	2000      	movs	r0, #0
 8001c9e:	f7ff fa41 	bl	8001124 <Servo_Write>


	    // ------------------  ------------------
        char buf[150];
        sprintf(buf,
 8001ca2:	4b2a      	ldr	r3, [pc, #168]	@ (8001d4c <main+0x9e4>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f7fe fc4e 	bl	8000548 <__aeabi_f2d>
 8001cac:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001cb0:	4b27      	ldr	r3, [pc, #156]	@ (8001d50 <main+0x9e8>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f7fe fc47 	bl	8000548 <__aeabi_f2d>
 8001cba:	4604      	mov	r4, r0
 8001cbc:	460d      	mov	r5, r1
 8001cbe:	4b25      	ldr	r3, [pc, #148]	@ (8001d54 <main+0x9ec>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f7fe fc40 	bl	8000548 <__aeabi_f2d>
 8001cc8:	4680      	mov	r8, r0
 8001cca:	4689      	mov	r9, r1
 8001ccc:	4b1b      	ldr	r3, [pc, #108]	@ (8001d3c <main+0x9d4>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f7fe fc39 	bl	8000548 <__aeabi_f2d>
 8001cd6:	4682      	mov	sl, r0
 8001cd8:	468b      	mov	fp, r1
 8001cda:	4b15      	ldr	r3, [pc, #84]	@ (8001d30 <main+0x9c8>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7fe fc32 	bl	8000548 <__aeabi_f2d>
 8001ce4:	e9c7 0100 	strd	r0, r1, [r7]
 8001ce8:	4b12      	ldr	r3, [pc, #72]	@ (8001d34 <main+0x9cc>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4618      	mov	r0, r3
 8001cee:	f7fe fc2b 	bl	8000548 <__aeabi_f2d>
 8001cf2:	4602      	mov	r2, r0
 8001cf4:	460b      	mov	r3, r1
 8001cf6:	f107 0010 	add.w	r0, r7, #16
 8001cfa:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001cfe:	ed97 7b00 	vldr	d7, [r7]
 8001d02:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001d06:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001d0a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001d0e:	e9cd 4500 	strd	r4, r5, [sp]
 8001d12:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001d16:	4910      	ldr	r1, [pc, #64]	@ (8001d58 <main+0x9f0>)
 8001d18:	f005 fdc6 	bl	80078a8 <siprintf>
            "RollF:%.2f PitchF:%.2f YawF:%.2f | SP:%.1f SR:%.1f SY:%.1f\r\n",
            roll_f, pitch_f, yaw_f,
            servo_p_f, servo_r_f, servo_y_f
        );
        UART_Print(buf);
 8001d1c:	f107 0310 	add.w	r3, r7, #16
 8001d20:	4618      	mov	r0, r3
 8001d22:	f000 f9cf 	bl	80020c4 <UART_Print>
  {
 8001d26:	f7ff bb6c 	b.w	8001402 <main+0x9a>
 8001d2a:	bf00      	nop
 8001d2c:	200002c8 	.word	0x200002c8
 8001d30:	20000024 	.word	0x20000024
 8001d34:	20000028 	.word	0x20000028
 8001d38:	200002cc 	.word	0x200002cc
 8001d3c:	20000020 	.word	0x20000020
 8001d40:	200002c4 	.word	0x200002c4
 8001d44:	43340000 	.word	0x43340000
 8001d48:	43340000 	.word	0x43340000
 8001d4c:	20000298 	.word	0x20000298
 8001d50:	2000029c 	.word	0x2000029c
 8001d54:	200002a0 	.word	0x200002a0
 8001d58:	0800a200 	.word	0x0800a200

08001d5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b094      	sub	sp, #80	@ 0x50
 8001d60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d62:	f107 0320 	add.w	r3, r7, #32
 8001d66:	2230      	movs	r2, #48	@ 0x30
 8001d68:	2100      	movs	r1, #0
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f005 fe01 	bl	8007972 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d70:	f107 030c 	add.w	r3, r7, #12
 8001d74:	2200      	movs	r2, #0
 8001d76:	601a      	str	r2, [r3, #0]
 8001d78:	605a      	str	r2, [r3, #4]
 8001d7a:	609a      	str	r2, [r3, #8]
 8001d7c:	60da      	str	r2, [r3, #12]
 8001d7e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d80:	2300      	movs	r3, #0
 8001d82:	60bb      	str	r3, [r7, #8]
 8001d84:	4b28      	ldr	r3, [pc, #160]	@ (8001e28 <SystemClock_Config+0xcc>)
 8001d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d88:	4a27      	ldr	r2, [pc, #156]	@ (8001e28 <SystemClock_Config+0xcc>)
 8001d8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d8e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d90:	4b25      	ldr	r3, [pc, #148]	@ (8001e28 <SystemClock_Config+0xcc>)
 8001d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d98:	60bb      	str	r3, [r7, #8]
 8001d9a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	607b      	str	r3, [r7, #4]
 8001da0:	4b22      	ldr	r3, [pc, #136]	@ (8001e2c <SystemClock_Config+0xd0>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a21      	ldr	r2, [pc, #132]	@ (8001e2c <SystemClock_Config+0xd0>)
 8001da6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001daa:	6013      	str	r3, [r2, #0]
 8001dac:	4b1f      	ldr	r3, [pc, #124]	@ (8001e2c <SystemClock_Config+0xd0>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001db4:	607b      	str	r3, [r7, #4]
 8001db6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001db8:	2302      	movs	r3, #2
 8001dba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001dc0:	2310      	movs	r3, #16
 8001dc2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001dc4:	2302      	movs	r3, #2
 8001dc6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001dcc:	2310      	movs	r3, #16
 8001dce:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001dd0:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001dd4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001dd6:	2302      	movs	r3, #2
 8001dd8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001dda:	2304      	movs	r3, #4
 8001ddc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001dde:	f107 0320 	add.w	r3, r7, #32
 8001de2:	4618      	mov	r0, r3
 8001de4:	f003 fb5e 	bl	80054a4 <HAL_RCC_OscConfig>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d001      	beq.n	8001df2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001dee:	f000 f97d 	bl	80020ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001df2:	230f      	movs	r3, #15
 8001df4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001df6:	2302      	movs	r3, #2
 8001df8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001dfe:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001e02:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001e04:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e08:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001e0a:	f107 030c 	add.w	r3, r7, #12
 8001e0e:	2105      	movs	r1, #5
 8001e10:	4618      	mov	r0, r3
 8001e12:	f003 fdbf 	bl	8005994 <HAL_RCC_ClockConfig>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d001      	beq.n	8001e20 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001e1c:	f000 f966 	bl	80020ec <Error_Handler>
  }
}
 8001e20:	bf00      	nop
 8001e22:	3750      	adds	r7, #80	@ 0x50
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	40023800 	.word	0x40023800
 8001e2c:	40007000 	.word	0x40007000

08001e30 <constrain>:

/* USER CODE BEGIN 4 */
//  constrian()    
// ---------------------------
static float constrain(float val, float min_val, float max_val)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b085      	sub	sp, #20
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	ed87 0a03 	vstr	s0, [r7, #12]
 8001e3a:	edc7 0a02 	vstr	s1, [r7, #8]
 8001e3e:	ed87 1a01 	vstr	s2, [r7, #4]
    if (val > max_val) return max_val;
 8001e42:	ed97 7a03 	vldr	s14, [r7, #12]
 8001e46:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e4a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e52:	dd01      	ble.n	8001e58 <constrain+0x28>
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	e00b      	b.n	8001e70 <constrain+0x40>
    if (val < min_val) return min_val;
 8001e58:	ed97 7a03 	vldr	s14, [r7, #12]
 8001e5c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e60:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e68:	d501      	bpl.n	8001e6e <constrain+0x3e>
 8001e6a:	68bb      	ldr	r3, [r7, #8]
 8001e6c:	e000      	b.n	8001e70 <constrain+0x40>
    return val;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
}
 8001e70:	ee07 3a90 	vmov	s15, r3
 8001e74:	eeb0 0a67 	vmov.f32	s0, s15
 8001e78:	3714      	adds	r7, #20
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr
	...

08001e84 <MPU9250_Read_WHOAMI>:

//  MPU9250 WHO_AM_I (0x75)   
uint8_t MPU9250_Read_WHOAMI(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b086      	sub	sp, #24
 8001e88:	af04      	add	r7, sp, #16
    uint8_t who = 0;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Read(&hi2c1,          // I2C 
 8001e8e:	2364      	movs	r3, #100	@ 0x64
 8001e90:	9302      	str	r3, [sp, #8]
 8001e92:	2301      	movs	r3, #1
 8001e94:	9301      	str	r3, [sp, #4]
 8001e96:	1dfb      	adds	r3, r7, #7
 8001e98:	9300      	str	r3, [sp, #0]
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	2275      	movs	r2, #117	@ 0x75
 8001e9e:	21d0      	movs	r1, #208	@ 0xd0
 8001ea0:	4803      	ldr	r0, [pc, #12]	@ (8001eb0 <MPU9250_Read_WHOAMI+0x2c>)
 8001ea2:	f001 f8ff 	bl	80030a4 <HAL_I2C_Mem_Read>
                     MPU9250_WHOAMI,  // WHO_AM_I 
                     I2C_MEMADD_SIZE_8BIT,
                     &who,
                     1,
                     100);
    return who;
 8001ea6:	79fb      	ldrb	r3, [r7, #7]
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3708      	adds	r7, #8
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	2000021c 	.word	0x2000021c

08001eb4 <MPU9250_Read_Accel>:
//  : ACCEL_X/Y/Z 
void MPU9250_Read_Accel(int16_t *ax, int16_t *ay, int16_t *az)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b08a      	sub	sp, #40	@ 0x28
 8001eb8:	af04      	add	r7, sp, #16
 8001eba:	60f8      	str	r0, [r7, #12]
 8001ebc:	60b9      	str	r1, [r7, #8]
 8001ebe:	607a      	str	r2, [r7, #4]
    uint8_t data[6];

    HAL_I2C_Mem_Read(&hi2c1,
 8001ec0:	2364      	movs	r3, #100	@ 0x64
 8001ec2:	9302      	str	r3, [sp, #8]
 8001ec4:	2306      	movs	r3, #6
 8001ec6:	9301      	str	r3, [sp, #4]
 8001ec8:	f107 0310 	add.w	r3, r7, #16
 8001ecc:	9300      	str	r3, [sp, #0]
 8001ece:	2301      	movs	r3, #1
 8001ed0:	223b      	movs	r2, #59	@ 0x3b
 8001ed2:	21d0      	movs	r1, #208	@ 0xd0
 8001ed4:	4812      	ldr	r0, [pc, #72]	@ (8001f20 <MPU9250_Read_Accel+0x6c>)
 8001ed6:	f001 f8e5 	bl	80030a4 <HAL_I2C_Mem_Read>
                     I2C_MEMADD_SIZE_8BIT,
                     data,
                     6,
                     100);

    *ax = (int16_t)(data[0] << 8 | data[1]); // X
 8001eda:	7c3b      	ldrb	r3, [r7, #16]
 8001edc:	b21b      	sxth	r3, r3
 8001ede:	021b      	lsls	r3, r3, #8
 8001ee0:	b21a      	sxth	r2, r3
 8001ee2:	7c7b      	ldrb	r3, [r7, #17]
 8001ee4:	b21b      	sxth	r3, r3
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	b21a      	sxth	r2, r3
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	801a      	strh	r2, [r3, #0]
    *ay = (int16_t)(data[2] << 8 | data[3]); // Y
 8001eee:	7cbb      	ldrb	r3, [r7, #18]
 8001ef0:	b21b      	sxth	r3, r3
 8001ef2:	021b      	lsls	r3, r3, #8
 8001ef4:	b21a      	sxth	r2, r3
 8001ef6:	7cfb      	ldrb	r3, [r7, #19]
 8001ef8:	b21b      	sxth	r3, r3
 8001efa:	4313      	orrs	r3, r2
 8001efc:	b21a      	sxth	r2, r3
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	801a      	strh	r2, [r3, #0]
    *az = (int16_t)(data[4] << 8 | data[5]); // Z
 8001f02:	7d3b      	ldrb	r3, [r7, #20]
 8001f04:	b21b      	sxth	r3, r3
 8001f06:	021b      	lsls	r3, r3, #8
 8001f08:	b21a      	sxth	r2, r3
 8001f0a:	7d7b      	ldrb	r3, [r7, #21]
 8001f0c:	b21b      	sxth	r3, r3
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	b21a      	sxth	r2, r3
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	801a      	strh	r2, [r3, #0]
}
 8001f16:	bf00      	nop
 8001f18:	3718      	adds	r7, #24
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	2000021c 	.word	0x2000021c

08001f24 <MPU9250_Read_Gyro>:

void MPU9250_Read_Gyro(int16_t *gx, int16_t *gy, int16_t *gz)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b08a      	sub	sp, #40	@ 0x28
 8001f28:	af04      	add	r7, sp, #16
 8001f2a:	60f8      	str	r0, [r7, #12]
 8001f2c:	60b9      	str	r1, [r7, #8]
 8001f2e:	607a      	str	r2, [r7, #4]
    uint8_t d[6];
    HAL_I2C_Mem_Read(&hi2c1, MPU9250_ADDR, 0x43,
 8001f30:	2364      	movs	r3, #100	@ 0x64
 8001f32:	9302      	str	r3, [sp, #8]
 8001f34:	2306      	movs	r3, #6
 8001f36:	9301      	str	r3, [sp, #4]
 8001f38:	f107 0310 	add.w	r3, r7, #16
 8001f3c:	9300      	str	r3, [sp, #0]
 8001f3e:	2301      	movs	r3, #1
 8001f40:	2243      	movs	r2, #67	@ 0x43
 8001f42:	21d0      	movs	r1, #208	@ 0xd0
 8001f44:	4812      	ldr	r0, [pc, #72]	@ (8001f90 <MPU9250_Read_Gyro+0x6c>)
 8001f46:	f001 f8ad 	bl	80030a4 <HAL_I2C_Mem_Read>
                     I2C_MEMADD_SIZE_8BIT, d, 6, 100);

    *gx = (int16_t)(d[0] << 8 | d[1]);
 8001f4a:	7c3b      	ldrb	r3, [r7, #16]
 8001f4c:	b21b      	sxth	r3, r3
 8001f4e:	021b      	lsls	r3, r3, #8
 8001f50:	b21a      	sxth	r2, r3
 8001f52:	7c7b      	ldrb	r3, [r7, #17]
 8001f54:	b21b      	sxth	r3, r3
 8001f56:	4313      	orrs	r3, r2
 8001f58:	b21a      	sxth	r2, r3
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	801a      	strh	r2, [r3, #0]
    *gy = (int16_t)(d[2] << 8 | d[3]);
 8001f5e:	7cbb      	ldrb	r3, [r7, #18]
 8001f60:	b21b      	sxth	r3, r3
 8001f62:	021b      	lsls	r3, r3, #8
 8001f64:	b21a      	sxth	r2, r3
 8001f66:	7cfb      	ldrb	r3, [r7, #19]
 8001f68:	b21b      	sxth	r3, r3
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	b21a      	sxth	r2, r3
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	801a      	strh	r2, [r3, #0]
    *gz = (int16_t)(d[4] << 8 | d[5]);
 8001f72:	7d3b      	ldrb	r3, [r7, #20]
 8001f74:	b21b      	sxth	r3, r3
 8001f76:	021b      	lsls	r3, r3, #8
 8001f78:	b21a      	sxth	r2, r3
 8001f7a:	7d7b      	ldrb	r3, [r7, #21]
 8001f7c:	b21b      	sxth	r3, r3
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	b21a      	sxth	r2, r3
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	801a      	strh	r2, [r3, #0]
}
 8001f86:	bf00      	nop
 8001f88:	3718      	adds	r7, #24
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	2000021c 	.word	0x2000021c
 8001f94:	00000000 	.word	0x00000000

08001f98 <Calculate_RollPitch>:

//  : Roll / Pitch 
void Calculate_RollPitch(int16_t ax, int16_t ay, int16_t az)
{
 8001f98:	b5b0      	push	{r4, r5, r7, lr}
 8001f9a:	b086      	sub	sp, #24
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	80fb      	strh	r3, [r7, #6]
 8001fa2:	460b      	mov	r3, r1
 8001fa4:	80bb      	strh	r3, [r7, #4]
 8001fa6:	4613      	mov	r3, r2
 8001fa8:	807b      	strh	r3, [r7, #2]
    float ax_f = ax / 16384.0f;
 8001faa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001fae:	ee07 3a90 	vmov	s15, r3
 8001fb2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fb6:	eddf 6a40 	vldr	s13, [pc, #256]	@ 80020b8 <Calculate_RollPitch+0x120>
 8001fba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fbe:	edc7 7a05 	vstr	s15, [r7, #20]
    float ay_f = ay / 16384.0f;
 8001fc2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001fc6:	ee07 3a90 	vmov	s15, r3
 8001fca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fce:	eddf 6a3a 	vldr	s13, [pc, #232]	@ 80020b8 <Calculate_RollPitch+0x120>
 8001fd2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fd6:	edc7 7a04 	vstr	s15, [r7, #16]
    float az_f = az / 16384.0f;
 8001fda:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001fde:	ee07 3a90 	vmov	s15, r3
 8001fe2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fe6:	eddf 6a34 	vldr	s13, [pc, #208]	@ 80020b8 <Calculate_RollPitch+0x120>
 8001fea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fee:	edc7 7a03 	vstr	s15, [r7, #12]

    roll  = atan2(ay_f, az_f) * 57.2958f;
 8001ff2:	6938      	ldr	r0, [r7, #16]
 8001ff4:	f7fe faa8 	bl	8000548 <__aeabi_f2d>
 8001ff8:	4604      	mov	r4, r0
 8001ffa:	460d      	mov	r5, r1
 8001ffc:	68f8      	ldr	r0, [r7, #12]
 8001ffe:	f7fe faa3 	bl	8000548 <__aeabi_f2d>
 8002002:	4602      	mov	r2, r0
 8002004:	460b      	mov	r3, r1
 8002006:	ec43 2b11 	vmov	d1, r2, r3
 800200a:	ec45 4b10 	vmov	d0, r4, r5
 800200e:	f007 fd7f 	bl	8009b10 <atan2>
 8002012:	ec51 0b10 	vmov	r0, r1, d0
 8002016:	a326      	add	r3, pc, #152	@ (adr r3, 80020b0 <Calculate_RollPitch+0x118>)
 8002018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800201c:	f7fe faec 	bl	80005f8 <__aeabi_dmul>
 8002020:	4602      	mov	r2, r0
 8002022:	460b      	mov	r3, r1
 8002024:	4610      	mov	r0, r2
 8002026:	4619      	mov	r1, r3
 8002028:	f7fe fdbe 	bl	8000ba8 <__aeabi_d2f>
 800202c:	4603      	mov	r3, r0
 800202e:	4a23      	ldr	r2, [pc, #140]	@ (80020bc <Calculate_RollPitch+0x124>)
 8002030:	6013      	str	r3, [r2, #0]
    pitch = atan2(-ax_f, sqrt(ay_f*ay_f + az_f*az_f)) * 57.2958f;
 8002032:	edd7 7a05 	vldr	s15, [r7, #20]
 8002036:	eef1 7a67 	vneg.f32	s15, s15
 800203a:	ee17 3a90 	vmov	r3, s15
 800203e:	4618      	mov	r0, r3
 8002040:	f7fe fa82 	bl	8000548 <__aeabi_f2d>
 8002044:	4604      	mov	r4, r0
 8002046:	460d      	mov	r5, r1
 8002048:	edd7 7a04 	vldr	s15, [r7, #16]
 800204c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002050:	edd7 7a03 	vldr	s15, [r7, #12]
 8002054:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002058:	ee77 7a27 	vadd.f32	s15, s14, s15
 800205c:	ee17 0a90 	vmov	r0, s15
 8002060:	f7fe fa72 	bl	8000548 <__aeabi_f2d>
 8002064:	4602      	mov	r2, r0
 8002066:	460b      	mov	r3, r1
 8002068:	ec43 2b10 	vmov	d0, r2, r3
 800206c:	f007 fd52 	bl	8009b14 <sqrt>
 8002070:	eeb0 7a40 	vmov.f32	s14, s0
 8002074:	eef0 7a60 	vmov.f32	s15, s1
 8002078:	eeb0 1a47 	vmov.f32	s2, s14
 800207c:	eef0 1a67 	vmov.f32	s3, s15
 8002080:	ec45 4b10 	vmov	d0, r4, r5
 8002084:	f007 fd44 	bl	8009b10 <atan2>
 8002088:	ec51 0b10 	vmov	r0, r1, d0
 800208c:	a308      	add	r3, pc, #32	@ (adr r3, 80020b0 <Calculate_RollPitch+0x118>)
 800208e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002092:	f7fe fab1 	bl	80005f8 <__aeabi_dmul>
 8002096:	4602      	mov	r2, r0
 8002098:	460b      	mov	r3, r1
 800209a:	4610      	mov	r0, r2
 800209c:	4619      	mov	r1, r3
 800209e:	f7fe fd83 	bl	8000ba8 <__aeabi_d2f>
 80020a2:	4603      	mov	r3, r0
 80020a4:	4a06      	ldr	r2, [pc, #24]	@ (80020c0 <Calculate_RollPitch+0x128>)
 80020a6:	6013      	str	r3, [r2, #0]
}
 80020a8:	bf00      	nop
 80020aa:	3718      	adds	r7, #24
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bdb0      	pop	{r4, r5, r7, pc}
 80020b0:	c0000000 	.word	0xc0000000
 80020b4:	404ca5dc 	.word	0x404ca5dc
 80020b8:	46800000 	.word	0x46800000
 80020bc:	20000270 	.word	0x20000270
 80020c0:	20000274 	.word	0x20000274

080020c4 <UART_Print>:



void UART_Print(char *msg)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
    HAL_USART_Transmit(&husart2, (uint8_t*)msg, strlen(msg), 10);
 80020cc:	6878      	ldr	r0, [r7, #4]
 80020ce:	f7fe f8cf 	bl	8000270 <strlen>
 80020d2:	4603      	mov	r3, r0
 80020d4:	b29a      	uxth	r2, r3
 80020d6:	230a      	movs	r3, #10
 80020d8:	6879      	ldr	r1, [r7, #4]
 80020da:	4803      	ldr	r0, [pc, #12]	@ (80020e8 <UART_Print+0x24>)
 80020dc:	f004 fb4d 	bl	800677a <HAL_USART_Transmit>
}
 80020e0:	bf00      	nop
 80020e2:	3708      	adds	r7, #8
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	2000031c 	.word	0x2000031c

080020ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020f0:	b672      	cpsid	i
}
 80020f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020f4:	bf00      	nop
 80020f6:	e7fd      	b.n	80020f4 <Error_Handler+0x8>

080020f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b083      	sub	sp, #12
 80020fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020fe:	2300      	movs	r3, #0
 8002100:	607b      	str	r3, [r7, #4]
 8002102:	4b10      	ldr	r3, [pc, #64]	@ (8002144 <HAL_MspInit+0x4c>)
 8002104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002106:	4a0f      	ldr	r2, [pc, #60]	@ (8002144 <HAL_MspInit+0x4c>)
 8002108:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800210c:	6453      	str	r3, [r2, #68]	@ 0x44
 800210e:	4b0d      	ldr	r3, [pc, #52]	@ (8002144 <HAL_MspInit+0x4c>)
 8002110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002112:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002116:	607b      	str	r3, [r7, #4]
 8002118:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800211a:	2300      	movs	r3, #0
 800211c:	603b      	str	r3, [r7, #0]
 800211e:	4b09      	ldr	r3, [pc, #36]	@ (8002144 <HAL_MspInit+0x4c>)
 8002120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002122:	4a08      	ldr	r2, [pc, #32]	@ (8002144 <HAL_MspInit+0x4c>)
 8002124:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002128:	6413      	str	r3, [r2, #64]	@ 0x40
 800212a:	4b06      	ldr	r3, [pc, #24]	@ (8002144 <HAL_MspInit+0x4c>)
 800212c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002132:	603b      	str	r3, [r7, #0]
 8002134:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002136:	bf00      	nop
 8002138:	370c      	adds	r7, #12
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr
 8002142:	bf00      	nop
 8002144:	40023800 	.word	0x40023800

08002148 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002148:	b480      	push	{r7}
 800214a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800214c:	bf00      	nop
 800214e:	e7fd      	b.n	800214c <NMI_Handler+0x4>

08002150 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002154:	bf00      	nop
 8002156:	e7fd      	b.n	8002154 <HardFault_Handler+0x4>

08002158 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800215c:	bf00      	nop
 800215e:	e7fd      	b.n	800215c <MemManage_Handler+0x4>

08002160 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002160:	b480      	push	{r7}
 8002162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002164:	bf00      	nop
 8002166:	e7fd      	b.n	8002164 <BusFault_Handler+0x4>

08002168 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002168:	b480      	push	{r7}
 800216a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800216c:	bf00      	nop
 800216e:	e7fd      	b.n	800216c <UsageFault_Handler+0x4>

08002170 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002170:	b480      	push	{r7}
 8002172:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002174:	bf00      	nop
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr

0800217e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800217e:	b480      	push	{r7}
 8002180:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002182:	bf00      	nop
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr

0800218c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002190:	bf00      	nop
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr

0800219a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800219a:	b580      	push	{r7, lr}
 800219c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800219e:	f000 faeb 	bl	8002778 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021a2:	bf00      	nop
 80021a4:	bd80      	pop	{r7, pc}
	...

080021a8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80021ac:	4802      	ldr	r0, [pc, #8]	@ (80021b8 <I2C1_EV_IRQHandler+0x10>)
 80021ae:	f001 f9ab 	bl	8003508 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80021b2:	bf00      	nop
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	2000021c 	.word	0x2000021c

080021bc <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80021c0:	4802      	ldr	r0, [pc, #8]	@ (80021cc <I2C1_ER_IRQHandler+0x10>)
 80021c2:	f001 fb12 	bl	80037ea <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80021c6:	bf00      	nop
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	2000021c 	.word	0x2000021c

080021d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
  return 1;
 80021d4:	2301      	movs	r3, #1
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	46bd      	mov	sp, r7
 80021da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021de:	4770      	bx	lr

080021e0 <_kill>:

int _kill(int pid, int sig)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80021ea:	f005 fc15 	bl	8007a18 <__errno>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2216      	movs	r2, #22
 80021f2:	601a      	str	r2, [r3, #0]
  return -1;
 80021f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	3708      	adds	r7, #8
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}

08002200 <_exit>:

void _exit (int status)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b082      	sub	sp, #8
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002208:	f04f 31ff 	mov.w	r1, #4294967295
 800220c:	6878      	ldr	r0, [r7, #4]
 800220e:	f7ff ffe7 	bl	80021e0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002212:	bf00      	nop
 8002214:	e7fd      	b.n	8002212 <_exit+0x12>

08002216 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002216:	b580      	push	{r7, lr}
 8002218:	b086      	sub	sp, #24
 800221a:	af00      	add	r7, sp, #0
 800221c:	60f8      	str	r0, [r7, #12]
 800221e:	60b9      	str	r1, [r7, #8]
 8002220:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002222:	2300      	movs	r3, #0
 8002224:	617b      	str	r3, [r7, #20]
 8002226:	e00a      	b.n	800223e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002228:	f3af 8000 	nop.w
 800222c:	4601      	mov	r1, r0
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	1c5a      	adds	r2, r3, #1
 8002232:	60ba      	str	r2, [r7, #8]
 8002234:	b2ca      	uxtb	r2, r1
 8002236:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	3301      	adds	r3, #1
 800223c:	617b      	str	r3, [r7, #20]
 800223e:	697a      	ldr	r2, [r7, #20]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	429a      	cmp	r2, r3
 8002244:	dbf0      	blt.n	8002228 <_read+0x12>
  }

  return len;
 8002246:	687b      	ldr	r3, [r7, #4]
}
 8002248:	4618      	mov	r0, r3
 800224a:	3718      	adds	r7, #24
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}

08002250 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b086      	sub	sp, #24
 8002254:	af00      	add	r7, sp, #0
 8002256:	60f8      	str	r0, [r7, #12]
 8002258:	60b9      	str	r1, [r7, #8]
 800225a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800225c:	2300      	movs	r3, #0
 800225e:	617b      	str	r3, [r7, #20]
 8002260:	e009      	b.n	8002276 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	1c5a      	adds	r2, r3, #1
 8002266:	60ba      	str	r2, [r7, #8]
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	4618      	mov	r0, r3
 800226c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	3301      	adds	r3, #1
 8002274:	617b      	str	r3, [r7, #20]
 8002276:	697a      	ldr	r2, [r7, #20]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	429a      	cmp	r2, r3
 800227c:	dbf1      	blt.n	8002262 <_write+0x12>
  }
  return len;
 800227e:	687b      	ldr	r3, [r7, #4]
}
 8002280:	4618      	mov	r0, r3
 8002282:	3718      	adds	r7, #24
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}

08002288 <_close>:

int _close(int file)
{
 8002288:	b480      	push	{r7}
 800228a:	b083      	sub	sp, #12
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002290:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002294:	4618      	mov	r0, r3
 8002296:	370c      	adds	r7, #12
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr

080022a0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80022b0:	605a      	str	r2, [r3, #4]
  return 0;
 80022b2:	2300      	movs	r3, #0
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	370c      	adds	r7, #12
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr

080022c0 <_isatty>:

int _isatty(int file)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80022c8:	2301      	movs	r3, #1
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	370c      	adds	r7, #12
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr

080022d6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022d6:	b480      	push	{r7}
 80022d8:	b085      	sub	sp, #20
 80022da:	af00      	add	r7, sp, #0
 80022dc:	60f8      	str	r0, [r7, #12]
 80022de:	60b9      	str	r1, [r7, #8]
 80022e0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80022e2:	2300      	movs	r3, #0
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3714      	adds	r7, #20
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr

080022f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b086      	sub	sp, #24
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022f8:	4a14      	ldr	r2, [pc, #80]	@ (800234c <_sbrk+0x5c>)
 80022fa:	4b15      	ldr	r3, [pc, #84]	@ (8002350 <_sbrk+0x60>)
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002304:	4b13      	ldr	r3, [pc, #76]	@ (8002354 <_sbrk+0x64>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d102      	bne.n	8002312 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800230c:	4b11      	ldr	r3, [pc, #68]	@ (8002354 <_sbrk+0x64>)
 800230e:	4a12      	ldr	r2, [pc, #72]	@ (8002358 <_sbrk+0x68>)
 8002310:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002312:	4b10      	ldr	r3, [pc, #64]	@ (8002354 <_sbrk+0x64>)
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4413      	add	r3, r2
 800231a:	693a      	ldr	r2, [r7, #16]
 800231c:	429a      	cmp	r2, r3
 800231e:	d207      	bcs.n	8002330 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002320:	f005 fb7a 	bl	8007a18 <__errno>
 8002324:	4603      	mov	r3, r0
 8002326:	220c      	movs	r2, #12
 8002328:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800232a:	f04f 33ff 	mov.w	r3, #4294967295
 800232e:	e009      	b.n	8002344 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002330:	4b08      	ldr	r3, [pc, #32]	@ (8002354 <_sbrk+0x64>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002336:	4b07      	ldr	r3, [pc, #28]	@ (8002354 <_sbrk+0x64>)
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4413      	add	r3, r2
 800233e:	4a05      	ldr	r2, [pc, #20]	@ (8002354 <_sbrk+0x64>)
 8002340:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002342:	68fb      	ldr	r3, [r7, #12]
}
 8002344:	4618      	mov	r0, r3
 8002346:	3718      	adds	r7, #24
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}
 800234c:	20020000 	.word	0x20020000
 8002350:	00000400 	.word	0x00000400
 8002354:	200002d0 	.word	0x200002d0
 8002358:	200004b0 	.word	0x200004b0

0800235c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800235c:	b480      	push	{r7}
 800235e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002360:	4b06      	ldr	r3, [pc, #24]	@ (800237c <SystemInit+0x20>)
 8002362:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002366:	4a05      	ldr	r2, [pc, #20]	@ (800237c <SystemInit+0x20>)
 8002368:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800236c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002370:	bf00      	nop
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr
 800237a:	bf00      	nop
 800237c:	e000ed00 	.word	0xe000ed00

08002380 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b08a      	sub	sp, #40	@ 0x28
 8002384:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002386:	f107 0320 	add.w	r3, r7, #32
 800238a:	2200      	movs	r2, #0
 800238c:	601a      	str	r2, [r3, #0]
 800238e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002390:	1d3b      	adds	r3, r7, #4
 8002392:	2200      	movs	r2, #0
 8002394:	601a      	str	r2, [r3, #0]
 8002396:	605a      	str	r2, [r3, #4]
 8002398:	609a      	str	r2, [r3, #8]
 800239a:	60da      	str	r2, [r3, #12]
 800239c:	611a      	str	r2, [r3, #16]
 800239e:	615a      	str	r2, [r3, #20]
 80023a0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80023a2:	4b2d      	ldr	r3, [pc, #180]	@ (8002458 <MX_TIM3_Init+0xd8>)
 80023a4:	4a2d      	ldr	r2, [pc, #180]	@ (800245c <MX_TIM3_Init+0xdc>)
 80023a6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 80023a8:	4b2b      	ldr	r3, [pc, #172]	@ (8002458 <MX_TIM3_Init+0xd8>)
 80023aa:	2253      	movs	r2, #83	@ 0x53
 80023ac:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023ae:	4b2a      	ldr	r3, [pc, #168]	@ (8002458 <MX_TIM3_Init+0xd8>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 80023b4:	4b28      	ldr	r3, [pc, #160]	@ (8002458 <MX_TIM3_Init+0xd8>)
 80023b6:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80023ba:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023bc:	4b26      	ldr	r3, [pc, #152]	@ (8002458 <MX_TIM3_Init+0xd8>)
 80023be:	2200      	movs	r2, #0
 80023c0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023c2:	4b25      	ldr	r3, [pc, #148]	@ (8002458 <MX_TIM3_Init+0xd8>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80023c8:	4823      	ldr	r0, [pc, #140]	@ (8002458 <MX_TIM3_Init+0xd8>)
 80023ca:	f003 fcc3 	bl	8005d54 <HAL_TIM_PWM_Init>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d001      	beq.n	80023d8 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80023d4:	f7ff fe8a 	bl	80020ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023d8:	2300      	movs	r3, #0
 80023da:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023dc:	2300      	movs	r3, #0
 80023de:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80023e0:	f107 0320 	add.w	r3, r7, #32
 80023e4:	4619      	mov	r1, r3
 80023e6:	481c      	ldr	r0, [pc, #112]	@ (8002458 <MX_TIM3_Init+0xd8>)
 80023e8:	f004 f90a 	bl	8006600 <HAL_TIMEx_MasterConfigSynchronization>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d001      	beq.n	80023f6 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80023f2:	f7ff fe7b 	bl	80020ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023f6:	2360      	movs	r3, #96	@ 0x60
 80023f8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 80023fa:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 80023fe:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002400:	2300      	movs	r3, #0
 8002402:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002404:	2300      	movs	r3, #0
 8002406:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002408:	1d3b      	adds	r3, r7, #4
 800240a:	2200      	movs	r2, #0
 800240c:	4619      	mov	r1, r3
 800240e:	4812      	ldr	r0, [pc, #72]	@ (8002458 <MX_TIM3_Init+0xd8>)
 8002410:	f003 fdb8 	bl	8005f84 <HAL_TIM_PWM_ConfigChannel>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d001      	beq.n	800241e <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800241a:	f7ff fe67 	bl	80020ec <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800241e:	1d3b      	adds	r3, r7, #4
 8002420:	2204      	movs	r2, #4
 8002422:	4619      	mov	r1, r3
 8002424:	480c      	ldr	r0, [pc, #48]	@ (8002458 <MX_TIM3_Init+0xd8>)
 8002426:	f003 fdad 	bl	8005f84 <HAL_TIM_PWM_ConfigChannel>
 800242a:	4603      	mov	r3, r0
 800242c:	2b00      	cmp	r3, #0
 800242e:	d001      	beq.n	8002434 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8002430:	f7ff fe5c 	bl	80020ec <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002434:	1d3b      	adds	r3, r7, #4
 8002436:	2208      	movs	r2, #8
 8002438:	4619      	mov	r1, r3
 800243a:	4807      	ldr	r0, [pc, #28]	@ (8002458 <MX_TIM3_Init+0xd8>)
 800243c:	f003 fda2 	bl	8005f84 <HAL_TIM_PWM_ConfigChannel>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d001      	beq.n	800244a <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 8002446:	f7ff fe51 	bl	80020ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800244a:	4803      	ldr	r0, [pc, #12]	@ (8002458 <MX_TIM3_Init+0xd8>)
 800244c:	f000 f82a 	bl	80024a4 <HAL_TIM_MspPostInit>

}
 8002450:	bf00      	nop
 8002452:	3728      	adds	r7, #40	@ 0x28
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}
 8002458:	200002d4 	.word	0x200002d4
 800245c:	40000400 	.word	0x40000400

08002460 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002460:	b480      	push	{r7}
 8002462:	b085      	sub	sp, #20
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a0b      	ldr	r2, [pc, #44]	@ (800249c <HAL_TIM_PWM_MspInit+0x3c>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d10d      	bne.n	800248e <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002472:	2300      	movs	r3, #0
 8002474:	60fb      	str	r3, [r7, #12]
 8002476:	4b0a      	ldr	r3, [pc, #40]	@ (80024a0 <HAL_TIM_PWM_MspInit+0x40>)
 8002478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800247a:	4a09      	ldr	r2, [pc, #36]	@ (80024a0 <HAL_TIM_PWM_MspInit+0x40>)
 800247c:	f043 0302 	orr.w	r3, r3, #2
 8002480:	6413      	str	r3, [r2, #64]	@ 0x40
 8002482:	4b07      	ldr	r3, [pc, #28]	@ (80024a0 <HAL_TIM_PWM_MspInit+0x40>)
 8002484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002486:	f003 0302 	and.w	r3, r3, #2
 800248a:	60fb      	str	r3, [r7, #12]
 800248c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800248e:	bf00      	nop
 8002490:	3714      	adds	r7, #20
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	40000400 	.word	0x40000400
 80024a0:	40023800 	.word	0x40023800

080024a4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b08a      	sub	sp, #40	@ 0x28
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024ac:	f107 0314 	add.w	r3, r7, #20
 80024b0:	2200      	movs	r2, #0
 80024b2:	601a      	str	r2, [r3, #0]
 80024b4:	605a      	str	r2, [r3, #4]
 80024b6:	609a      	str	r2, [r3, #8]
 80024b8:	60da      	str	r2, [r3, #12]
 80024ba:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a21      	ldr	r2, [pc, #132]	@ (8002548 <HAL_TIM_MspPostInit+0xa4>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d13b      	bne.n	800253e <HAL_TIM_MspPostInit+0x9a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024c6:	2300      	movs	r3, #0
 80024c8:	613b      	str	r3, [r7, #16]
 80024ca:	4b20      	ldr	r3, [pc, #128]	@ (800254c <HAL_TIM_MspPostInit+0xa8>)
 80024cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ce:	4a1f      	ldr	r2, [pc, #124]	@ (800254c <HAL_TIM_MspPostInit+0xa8>)
 80024d0:	f043 0301 	orr.w	r3, r3, #1
 80024d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80024d6:	4b1d      	ldr	r3, [pc, #116]	@ (800254c <HAL_TIM_MspPostInit+0xa8>)
 80024d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024da:	f003 0301 	and.w	r3, r3, #1
 80024de:	613b      	str	r3, [r7, #16]
 80024e0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024e2:	2300      	movs	r3, #0
 80024e4:	60fb      	str	r3, [r7, #12]
 80024e6:	4b19      	ldr	r3, [pc, #100]	@ (800254c <HAL_TIM_MspPostInit+0xa8>)
 80024e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ea:	4a18      	ldr	r2, [pc, #96]	@ (800254c <HAL_TIM_MspPostInit+0xa8>)
 80024ec:	f043 0302 	orr.w	r3, r3, #2
 80024f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80024f2:	4b16      	ldr	r3, [pc, #88]	@ (800254c <HAL_TIM_MspPostInit+0xa8>)
 80024f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f6:	f003 0302 	and.w	r3, r3, #2
 80024fa:	60fb      	str	r3, [r7, #12]
 80024fc:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80024fe:	23c0      	movs	r3, #192	@ 0xc0
 8002500:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002502:	2302      	movs	r3, #2
 8002504:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002506:	2300      	movs	r3, #0
 8002508:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800250a:	2300      	movs	r3, #0
 800250c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800250e:	2302      	movs	r3, #2
 8002510:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002512:	f107 0314 	add.w	r3, r7, #20
 8002516:	4619      	mov	r1, r3
 8002518:	480d      	ldr	r0, [pc, #52]	@ (8002550 <HAL_TIM_MspPostInit+0xac>)
 800251a:	f000 fab3 	bl	8002a84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800251e:	2301      	movs	r3, #1
 8002520:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002522:	2302      	movs	r3, #2
 8002524:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002526:	2300      	movs	r3, #0
 8002528:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800252a:	2300      	movs	r3, #0
 800252c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800252e:	2302      	movs	r3, #2
 8002530:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002532:	f107 0314 	add.w	r3, r7, #20
 8002536:	4619      	mov	r1, r3
 8002538:	4806      	ldr	r0, [pc, #24]	@ (8002554 <HAL_TIM_MspPostInit+0xb0>)
 800253a:	f000 faa3 	bl	8002a84 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800253e:	bf00      	nop
 8002540:	3728      	adds	r7, #40	@ 0x28
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	40000400 	.word	0x40000400
 800254c:	40023800 	.word	0x40023800
 8002550:	40020000 	.word	0x40020000
 8002554:	40020400 	.word	0x40020400

08002558 <MX_USART2_Init>:

USART_HandleTypeDef husart2;

/* USART2 init function */
void MX_USART2_Init(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  husart2.Instance = USART2;
 800255c:	4b12      	ldr	r3, [pc, #72]	@ (80025a8 <MX_USART2_Init+0x50>)
 800255e:	4a13      	ldr	r2, [pc, #76]	@ (80025ac <MX_USART2_Init+0x54>)
 8002560:	601a      	str	r2, [r3, #0]
  husart2.Init.BaudRate = 115200;
 8002562:	4b11      	ldr	r3, [pc, #68]	@ (80025a8 <MX_USART2_Init+0x50>)
 8002564:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002568:	605a      	str	r2, [r3, #4]
  husart2.Init.WordLength = USART_WORDLENGTH_8B;
 800256a:	4b0f      	ldr	r3, [pc, #60]	@ (80025a8 <MX_USART2_Init+0x50>)
 800256c:	2200      	movs	r2, #0
 800256e:	609a      	str	r2, [r3, #8]
  husart2.Init.StopBits = USART_STOPBITS_1;
 8002570:	4b0d      	ldr	r3, [pc, #52]	@ (80025a8 <MX_USART2_Init+0x50>)
 8002572:	2200      	movs	r2, #0
 8002574:	60da      	str	r2, [r3, #12]
  husart2.Init.Parity = USART_PARITY_NONE;
 8002576:	4b0c      	ldr	r3, [pc, #48]	@ (80025a8 <MX_USART2_Init+0x50>)
 8002578:	2200      	movs	r2, #0
 800257a:	611a      	str	r2, [r3, #16]
  husart2.Init.Mode = USART_MODE_TX_RX;
 800257c:	4b0a      	ldr	r3, [pc, #40]	@ (80025a8 <MX_USART2_Init+0x50>)
 800257e:	220c      	movs	r2, #12
 8002580:	615a      	str	r2, [r3, #20]
  husart2.Init.CLKPolarity = USART_POLARITY_LOW;
 8002582:	4b09      	ldr	r3, [pc, #36]	@ (80025a8 <MX_USART2_Init+0x50>)
 8002584:	2200      	movs	r2, #0
 8002586:	619a      	str	r2, [r3, #24]
  husart2.Init.CLKPhase = USART_PHASE_1EDGE;
 8002588:	4b07      	ldr	r3, [pc, #28]	@ (80025a8 <MX_USART2_Init+0x50>)
 800258a:	2200      	movs	r2, #0
 800258c:	61da      	str	r2, [r3, #28]
  husart2.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 800258e:	4b06      	ldr	r3, [pc, #24]	@ (80025a8 <MX_USART2_Init+0x50>)
 8002590:	2200      	movs	r2, #0
 8002592:	621a      	str	r2, [r3, #32]
  if (HAL_USART_Init(&husart2) != HAL_OK)
 8002594:	4804      	ldr	r0, [pc, #16]	@ (80025a8 <MX_USART2_Init+0x50>)
 8002596:	f004 f8af 	bl	80066f8 <HAL_USART_Init>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d001      	beq.n	80025a4 <MX_USART2_Init+0x4c>
  {
    Error_Handler();
 80025a0:	f7ff fda4 	bl	80020ec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80025a4:	bf00      	nop
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	2000031c 	.word	0x2000031c
 80025ac:	40004400 	.word	0x40004400

080025b0 <HAL_USART_MspInit>:

void HAL_USART_MspInit(USART_HandleTypeDef* usartHandle)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b08a      	sub	sp, #40	@ 0x28
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025b8:	f107 0314 	add.w	r3, r7, #20
 80025bc:	2200      	movs	r2, #0
 80025be:	601a      	str	r2, [r3, #0]
 80025c0:	605a      	str	r2, [r3, #4]
 80025c2:	609a      	str	r2, [r3, #8]
 80025c4:	60da      	str	r2, [r3, #12]
 80025c6:	611a      	str	r2, [r3, #16]
  if(usartHandle->Instance==USART2)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a28      	ldr	r2, [pc, #160]	@ (8002670 <HAL_USART_MspInit+0xc0>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d149      	bne.n	8002666 <HAL_USART_MspInit+0xb6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80025d2:	2300      	movs	r3, #0
 80025d4:	613b      	str	r3, [r7, #16]
 80025d6:	4b27      	ldr	r3, [pc, #156]	@ (8002674 <HAL_USART_MspInit+0xc4>)
 80025d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025da:	4a26      	ldr	r2, [pc, #152]	@ (8002674 <HAL_USART_MspInit+0xc4>)
 80025dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80025e2:	4b24      	ldr	r3, [pc, #144]	@ (8002674 <HAL_USART_MspInit+0xc4>)
 80025e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025ea:	613b      	str	r3, [r7, #16]
 80025ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025ee:	2300      	movs	r3, #0
 80025f0:	60fb      	str	r3, [r7, #12]
 80025f2:	4b20      	ldr	r3, [pc, #128]	@ (8002674 <HAL_USART_MspInit+0xc4>)
 80025f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f6:	4a1f      	ldr	r2, [pc, #124]	@ (8002674 <HAL_USART_MspInit+0xc4>)
 80025f8:	f043 0301 	orr.w	r3, r3, #1
 80025fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80025fe:	4b1d      	ldr	r3, [pc, #116]	@ (8002674 <HAL_USART_MspInit+0xc4>)
 8002600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002602:	f003 0301 	and.w	r3, r3, #1
 8002606:	60fb      	str	r3, [r7, #12]
 8002608:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800260a:	2300      	movs	r3, #0
 800260c:	60bb      	str	r3, [r7, #8]
 800260e:	4b19      	ldr	r3, [pc, #100]	@ (8002674 <HAL_USART_MspInit+0xc4>)
 8002610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002612:	4a18      	ldr	r2, [pc, #96]	@ (8002674 <HAL_USART_MspInit+0xc4>)
 8002614:	f043 0308 	orr.w	r3, r3, #8
 8002618:	6313      	str	r3, [r2, #48]	@ 0x30
 800261a:	4b16      	ldr	r3, [pc, #88]	@ (8002674 <HAL_USART_MspInit+0xc4>)
 800261c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800261e:	f003 0308 	and.w	r3, r3, #8
 8002622:	60bb      	str	r3, [r7, #8]
 8002624:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA4     ------> USART2_CK
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002626:	2310      	movs	r3, #16
 8002628:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800262a:	2302      	movs	r3, #2
 800262c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800262e:	2300      	movs	r3, #0
 8002630:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002632:	2303      	movs	r3, #3
 8002634:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002636:	2307      	movs	r3, #7
 8002638:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800263a:	f107 0314 	add.w	r3, r7, #20
 800263e:	4619      	mov	r1, r3
 8002640:	480d      	ldr	r0, [pc, #52]	@ (8002678 <HAL_USART_MspInit+0xc8>)
 8002642:	f000 fa1f 	bl	8002a84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002646:	2360      	movs	r3, #96	@ 0x60
 8002648:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800264a:	2302      	movs	r3, #2
 800264c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800264e:	2300      	movs	r3, #0
 8002650:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002652:	2303      	movs	r3, #3
 8002654:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002656:	2307      	movs	r3, #7
 8002658:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800265a:	f107 0314 	add.w	r3, r7, #20
 800265e:	4619      	mov	r1, r3
 8002660:	4806      	ldr	r0, [pc, #24]	@ (800267c <HAL_USART_MspInit+0xcc>)
 8002662:	f000 fa0f 	bl	8002a84 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002666:	bf00      	nop
 8002668:	3728      	adds	r7, #40	@ 0x28
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	40004400 	.word	0x40004400
 8002674:	40023800 	.word	0x40023800
 8002678:	40020000 	.word	0x40020000
 800267c:	40020c00 	.word	0x40020c00

08002680 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002680:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80026b8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002684:	f7ff fe6a 	bl	800235c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002688:	480c      	ldr	r0, [pc, #48]	@ (80026bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800268a:	490d      	ldr	r1, [pc, #52]	@ (80026c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800268c:	4a0d      	ldr	r2, [pc, #52]	@ (80026c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800268e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002690:	e002      	b.n	8002698 <LoopCopyDataInit>

08002692 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002692:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002694:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002696:	3304      	adds	r3, #4

08002698 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002698:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800269a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800269c:	d3f9      	bcc.n	8002692 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800269e:	4a0a      	ldr	r2, [pc, #40]	@ (80026c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80026a0:	4c0a      	ldr	r4, [pc, #40]	@ (80026cc <LoopFillZerobss+0x22>)
  movs r3, #0
 80026a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026a4:	e001      	b.n	80026aa <LoopFillZerobss>

080026a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026a8:	3204      	adds	r2, #4

080026aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026ac:	d3fb      	bcc.n	80026a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80026ae:	f005 f9b9 	bl	8007a24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026b2:	f7fe fe59 	bl	8001368 <main>
  bx  lr    
 80026b6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80026b8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80026bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026c0:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 80026c4:	0800a660 	.word	0x0800a660
  ldr r2, =_sbss
 80026c8:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 80026cc:	200004b0 	.word	0x200004b0

080026d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026d0:	e7fe      	b.n	80026d0 <ADC_IRQHandler>
	...

080026d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80026d8:	4b0e      	ldr	r3, [pc, #56]	@ (8002714 <HAL_Init+0x40>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a0d      	ldr	r2, [pc, #52]	@ (8002714 <HAL_Init+0x40>)
 80026de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80026e2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80026e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002714 <HAL_Init+0x40>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a0a      	ldr	r2, [pc, #40]	@ (8002714 <HAL_Init+0x40>)
 80026ea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80026ee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026f0:	4b08      	ldr	r3, [pc, #32]	@ (8002714 <HAL_Init+0x40>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a07      	ldr	r2, [pc, #28]	@ (8002714 <HAL_Init+0x40>)
 80026f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026fc:	2003      	movs	r0, #3
 80026fe:	f000 f94f 	bl	80029a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002702:	200f      	movs	r0, #15
 8002704:	f000 f808 	bl	8002718 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002708:	f7ff fcf6 	bl	80020f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800270c:	2300      	movs	r3, #0
}
 800270e:	4618      	mov	r0, r3
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	40023c00 	.word	0x40023c00

08002718 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b082      	sub	sp, #8
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002720:	4b12      	ldr	r3, [pc, #72]	@ (800276c <HAL_InitTick+0x54>)
 8002722:	681a      	ldr	r2, [r3, #0]
 8002724:	4b12      	ldr	r3, [pc, #72]	@ (8002770 <HAL_InitTick+0x58>)
 8002726:	781b      	ldrb	r3, [r3, #0]
 8002728:	4619      	mov	r1, r3
 800272a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800272e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002732:	fbb2 f3f3 	udiv	r3, r2, r3
 8002736:	4618      	mov	r0, r3
 8002738:	f000 f967 	bl	8002a0a <HAL_SYSTICK_Config>
 800273c:	4603      	mov	r3, r0
 800273e:	2b00      	cmp	r3, #0
 8002740:	d001      	beq.n	8002746 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	e00e      	b.n	8002764 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2b0f      	cmp	r3, #15
 800274a:	d80a      	bhi.n	8002762 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800274c:	2200      	movs	r2, #0
 800274e:	6879      	ldr	r1, [r7, #4]
 8002750:	f04f 30ff 	mov.w	r0, #4294967295
 8002754:	f000 f92f 	bl	80029b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002758:	4a06      	ldr	r2, [pc, #24]	@ (8002774 <HAL_InitTick+0x5c>)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800275e:	2300      	movs	r3, #0
 8002760:	e000      	b.n	8002764 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
}
 8002764:	4618      	mov	r0, r3
 8002766:	3708      	adds	r7, #8
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}
 800276c:	2000002c 	.word	0x2000002c
 8002770:	20000034 	.word	0x20000034
 8002774:	20000030 	.word	0x20000030

08002778 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002778:	b480      	push	{r7}
 800277a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800277c:	4b06      	ldr	r3, [pc, #24]	@ (8002798 <HAL_IncTick+0x20>)
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	461a      	mov	r2, r3
 8002782:	4b06      	ldr	r3, [pc, #24]	@ (800279c <HAL_IncTick+0x24>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4413      	add	r3, r2
 8002788:	4a04      	ldr	r2, [pc, #16]	@ (800279c <HAL_IncTick+0x24>)
 800278a:	6013      	str	r3, [r2, #0]
}
 800278c:	bf00      	nop
 800278e:	46bd      	mov	sp, r7
 8002790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002794:	4770      	bx	lr
 8002796:	bf00      	nop
 8002798:	20000034 	.word	0x20000034
 800279c:	20000360 	.word	0x20000360

080027a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027a0:	b480      	push	{r7}
 80027a2:	af00      	add	r7, sp, #0
  return uwTick;
 80027a4:	4b03      	ldr	r3, [pc, #12]	@ (80027b4 <HAL_GetTick+0x14>)
 80027a6:	681b      	ldr	r3, [r3, #0]
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop
 80027b4:	20000360 	.word	0x20000360

080027b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b084      	sub	sp, #16
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027c0:	f7ff ffee 	bl	80027a0 <HAL_GetTick>
 80027c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027d0:	d005      	beq.n	80027de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027d2:	4b0a      	ldr	r3, [pc, #40]	@ (80027fc <HAL_Delay+0x44>)
 80027d4:	781b      	ldrb	r3, [r3, #0]
 80027d6:	461a      	mov	r2, r3
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	4413      	add	r3, r2
 80027dc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80027de:	bf00      	nop
 80027e0:	f7ff ffde 	bl	80027a0 <HAL_GetTick>
 80027e4:	4602      	mov	r2, r0
 80027e6:	68bb      	ldr	r3, [r7, #8]
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	68fa      	ldr	r2, [r7, #12]
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d8f7      	bhi.n	80027e0 <HAL_Delay+0x28>
  {
  }
}
 80027f0:	bf00      	nop
 80027f2:	bf00      	nop
 80027f4:	3710      	adds	r7, #16
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	20000034 	.word	0x20000034

08002800 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002800:	b480      	push	{r7}
 8002802:	b085      	sub	sp, #20
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	f003 0307 	and.w	r3, r3, #7
 800280e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002810:	4b0c      	ldr	r3, [pc, #48]	@ (8002844 <__NVIC_SetPriorityGrouping+0x44>)
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002816:	68ba      	ldr	r2, [r7, #8]
 8002818:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800281c:	4013      	ands	r3, r2
 800281e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002828:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800282c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002830:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002832:	4a04      	ldr	r2, [pc, #16]	@ (8002844 <__NVIC_SetPriorityGrouping+0x44>)
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	60d3      	str	r3, [r2, #12]
}
 8002838:	bf00      	nop
 800283a:	3714      	adds	r7, #20
 800283c:	46bd      	mov	sp, r7
 800283e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002842:	4770      	bx	lr
 8002844:	e000ed00 	.word	0xe000ed00

08002848 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002848:	b480      	push	{r7}
 800284a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800284c:	4b04      	ldr	r3, [pc, #16]	@ (8002860 <__NVIC_GetPriorityGrouping+0x18>)
 800284e:	68db      	ldr	r3, [r3, #12]
 8002850:	0a1b      	lsrs	r3, r3, #8
 8002852:	f003 0307 	and.w	r3, r3, #7
}
 8002856:	4618      	mov	r0, r3
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr
 8002860:	e000ed00 	.word	0xe000ed00

08002864 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002864:	b480      	push	{r7}
 8002866:	b083      	sub	sp, #12
 8002868:	af00      	add	r7, sp, #0
 800286a:	4603      	mov	r3, r0
 800286c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800286e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002872:	2b00      	cmp	r3, #0
 8002874:	db0b      	blt.n	800288e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002876:	79fb      	ldrb	r3, [r7, #7]
 8002878:	f003 021f 	and.w	r2, r3, #31
 800287c:	4907      	ldr	r1, [pc, #28]	@ (800289c <__NVIC_EnableIRQ+0x38>)
 800287e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002882:	095b      	lsrs	r3, r3, #5
 8002884:	2001      	movs	r0, #1
 8002886:	fa00 f202 	lsl.w	r2, r0, r2
 800288a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800288e:	bf00      	nop
 8002890:	370c      	adds	r7, #12
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	e000e100 	.word	0xe000e100

080028a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	4603      	mov	r3, r0
 80028a8:	6039      	str	r1, [r7, #0]
 80028aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	db0a      	blt.n	80028ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	b2da      	uxtb	r2, r3
 80028b8:	490c      	ldr	r1, [pc, #48]	@ (80028ec <__NVIC_SetPriority+0x4c>)
 80028ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028be:	0112      	lsls	r2, r2, #4
 80028c0:	b2d2      	uxtb	r2, r2
 80028c2:	440b      	add	r3, r1
 80028c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028c8:	e00a      	b.n	80028e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	b2da      	uxtb	r2, r3
 80028ce:	4908      	ldr	r1, [pc, #32]	@ (80028f0 <__NVIC_SetPriority+0x50>)
 80028d0:	79fb      	ldrb	r3, [r7, #7]
 80028d2:	f003 030f 	and.w	r3, r3, #15
 80028d6:	3b04      	subs	r3, #4
 80028d8:	0112      	lsls	r2, r2, #4
 80028da:	b2d2      	uxtb	r2, r2
 80028dc:	440b      	add	r3, r1
 80028de:	761a      	strb	r2, [r3, #24]
}
 80028e0:	bf00      	nop
 80028e2:	370c      	adds	r7, #12
 80028e4:	46bd      	mov	sp, r7
 80028e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ea:	4770      	bx	lr
 80028ec:	e000e100 	.word	0xe000e100
 80028f0:	e000ed00 	.word	0xe000ed00

080028f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b089      	sub	sp, #36	@ 0x24
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	60f8      	str	r0, [r7, #12]
 80028fc:	60b9      	str	r1, [r7, #8]
 80028fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	f003 0307 	and.w	r3, r3, #7
 8002906:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002908:	69fb      	ldr	r3, [r7, #28]
 800290a:	f1c3 0307 	rsb	r3, r3, #7
 800290e:	2b04      	cmp	r3, #4
 8002910:	bf28      	it	cs
 8002912:	2304      	movcs	r3, #4
 8002914:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002916:	69fb      	ldr	r3, [r7, #28]
 8002918:	3304      	adds	r3, #4
 800291a:	2b06      	cmp	r3, #6
 800291c:	d902      	bls.n	8002924 <NVIC_EncodePriority+0x30>
 800291e:	69fb      	ldr	r3, [r7, #28]
 8002920:	3b03      	subs	r3, #3
 8002922:	e000      	b.n	8002926 <NVIC_EncodePriority+0x32>
 8002924:	2300      	movs	r3, #0
 8002926:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002928:	f04f 32ff 	mov.w	r2, #4294967295
 800292c:	69bb      	ldr	r3, [r7, #24]
 800292e:	fa02 f303 	lsl.w	r3, r2, r3
 8002932:	43da      	mvns	r2, r3
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	401a      	ands	r2, r3
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800293c:	f04f 31ff 	mov.w	r1, #4294967295
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	fa01 f303 	lsl.w	r3, r1, r3
 8002946:	43d9      	mvns	r1, r3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800294c:	4313      	orrs	r3, r2
         );
}
 800294e:	4618      	mov	r0, r3
 8002950:	3724      	adds	r7, #36	@ 0x24
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr
	...

0800295c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	3b01      	subs	r3, #1
 8002968:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800296c:	d301      	bcc.n	8002972 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800296e:	2301      	movs	r3, #1
 8002970:	e00f      	b.n	8002992 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002972:	4a0a      	ldr	r2, [pc, #40]	@ (800299c <SysTick_Config+0x40>)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	3b01      	subs	r3, #1
 8002978:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800297a:	210f      	movs	r1, #15
 800297c:	f04f 30ff 	mov.w	r0, #4294967295
 8002980:	f7ff ff8e 	bl	80028a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002984:	4b05      	ldr	r3, [pc, #20]	@ (800299c <SysTick_Config+0x40>)
 8002986:	2200      	movs	r2, #0
 8002988:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800298a:	4b04      	ldr	r3, [pc, #16]	@ (800299c <SysTick_Config+0x40>)
 800298c:	2207      	movs	r2, #7
 800298e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002990:	2300      	movs	r3, #0
}
 8002992:	4618      	mov	r0, r3
 8002994:	3708      	adds	r7, #8
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	e000e010 	.word	0xe000e010

080029a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b082      	sub	sp, #8
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	f7ff ff29 	bl	8002800 <__NVIC_SetPriorityGrouping>
}
 80029ae:	bf00      	nop
 80029b0:	3708      	adds	r7, #8
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}

080029b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029b6:	b580      	push	{r7, lr}
 80029b8:	b086      	sub	sp, #24
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	4603      	mov	r3, r0
 80029be:	60b9      	str	r1, [r7, #8]
 80029c0:	607a      	str	r2, [r7, #4]
 80029c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029c4:	2300      	movs	r3, #0
 80029c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029c8:	f7ff ff3e 	bl	8002848 <__NVIC_GetPriorityGrouping>
 80029cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029ce:	687a      	ldr	r2, [r7, #4]
 80029d0:	68b9      	ldr	r1, [r7, #8]
 80029d2:	6978      	ldr	r0, [r7, #20]
 80029d4:	f7ff ff8e 	bl	80028f4 <NVIC_EncodePriority>
 80029d8:	4602      	mov	r2, r0
 80029da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029de:	4611      	mov	r1, r2
 80029e0:	4618      	mov	r0, r3
 80029e2:	f7ff ff5d 	bl	80028a0 <__NVIC_SetPriority>
}
 80029e6:	bf00      	nop
 80029e8:	3718      	adds	r7, #24
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}

080029ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029ee:	b580      	push	{r7, lr}
 80029f0:	b082      	sub	sp, #8
 80029f2:	af00      	add	r7, sp, #0
 80029f4:	4603      	mov	r3, r0
 80029f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029fc:	4618      	mov	r0, r3
 80029fe:	f7ff ff31 	bl	8002864 <__NVIC_EnableIRQ>
}
 8002a02:	bf00      	nop
 8002a04:	3708      	adds	r7, #8
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}

08002a0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a0a:	b580      	push	{r7, lr}
 8002a0c:	b082      	sub	sp, #8
 8002a0e:	af00      	add	r7, sp, #0
 8002a10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	f7ff ffa2 	bl	800295c <SysTick_Config>
 8002a18:	4603      	mov	r3, r0
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	3708      	adds	r7, #8
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}

08002a22 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002a22:	b480      	push	{r7}
 8002a24:	b083      	sub	sp, #12
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a30:	b2db      	uxtb	r3, r3
 8002a32:	2b02      	cmp	r3, #2
 8002a34:	d004      	beq.n	8002a40 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2280      	movs	r2, #128	@ 0x80
 8002a3a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e00c      	b.n	8002a5a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2205      	movs	r2, #5
 8002a44:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f022 0201 	bic.w	r2, r2, #1
 8002a56:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002a58:	2300      	movs	r3, #0
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	370c      	adds	r7, #12
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr

08002a66 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002a66:	b480      	push	{r7}
 8002a68:	b083      	sub	sp, #12
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a74:	b2db      	uxtb	r3, r3
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	370c      	adds	r7, #12
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr
	...

08002a84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b089      	sub	sp, #36	@ 0x24
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
 8002a8c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a92:	2300      	movs	r3, #0
 8002a94:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a96:	2300      	movs	r3, #0
 8002a98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	61fb      	str	r3, [r7, #28]
 8002a9e:	e16b      	b.n	8002d78 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	69fb      	ldr	r3, [r7, #28]
 8002aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	697a      	ldr	r2, [r7, #20]
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ab4:	693a      	ldr	r2, [r7, #16]
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	f040 815a 	bne.w	8002d72 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	f003 0303 	and.w	r3, r3, #3
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d005      	beq.n	8002ad6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ad2:	2b02      	cmp	r3, #2
 8002ad4:	d130      	bne.n	8002b38 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002adc:	69fb      	ldr	r3, [r7, #28]
 8002ade:	005b      	lsls	r3, r3, #1
 8002ae0:	2203      	movs	r2, #3
 8002ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae6:	43db      	mvns	r3, r3
 8002ae8:	69ba      	ldr	r2, [r7, #24]
 8002aea:	4013      	ands	r3, r2
 8002aec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	68da      	ldr	r2, [r3, #12]
 8002af2:	69fb      	ldr	r3, [r7, #28]
 8002af4:	005b      	lsls	r3, r3, #1
 8002af6:	fa02 f303 	lsl.w	r3, r2, r3
 8002afa:	69ba      	ldr	r2, [r7, #24]
 8002afc:	4313      	orrs	r3, r2
 8002afe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	69ba      	ldr	r2, [r7, #24]
 8002b04:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	69fb      	ldr	r3, [r7, #28]
 8002b10:	fa02 f303 	lsl.w	r3, r2, r3
 8002b14:	43db      	mvns	r3, r3
 8002b16:	69ba      	ldr	r2, [r7, #24]
 8002b18:	4013      	ands	r3, r2
 8002b1a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	091b      	lsrs	r3, r3, #4
 8002b22:	f003 0201 	and.w	r2, r3, #1
 8002b26:	69fb      	ldr	r3, [r7, #28]
 8002b28:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2c:	69ba      	ldr	r2, [r7, #24]
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	69ba      	ldr	r2, [r7, #24]
 8002b36:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f003 0303 	and.w	r3, r3, #3
 8002b40:	2b03      	cmp	r3, #3
 8002b42:	d017      	beq.n	8002b74 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	68db      	ldr	r3, [r3, #12]
 8002b48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	005b      	lsls	r3, r3, #1
 8002b4e:	2203      	movs	r2, #3
 8002b50:	fa02 f303 	lsl.w	r3, r2, r3
 8002b54:	43db      	mvns	r3, r3
 8002b56:	69ba      	ldr	r2, [r7, #24]
 8002b58:	4013      	ands	r3, r2
 8002b5a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	689a      	ldr	r2, [r3, #8]
 8002b60:	69fb      	ldr	r3, [r7, #28]
 8002b62:	005b      	lsls	r3, r3, #1
 8002b64:	fa02 f303 	lsl.w	r3, r2, r3
 8002b68:	69ba      	ldr	r2, [r7, #24]
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	69ba      	ldr	r2, [r7, #24]
 8002b72:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	f003 0303 	and.w	r3, r3, #3
 8002b7c:	2b02      	cmp	r3, #2
 8002b7e:	d123      	bne.n	8002bc8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b80:	69fb      	ldr	r3, [r7, #28]
 8002b82:	08da      	lsrs	r2, r3, #3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	3208      	adds	r2, #8
 8002b88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	f003 0307 	and.w	r3, r3, #7
 8002b94:	009b      	lsls	r3, r3, #2
 8002b96:	220f      	movs	r2, #15
 8002b98:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9c:	43db      	mvns	r3, r3
 8002b9e:	69ba      	ldr	r2, [r7, #24]
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	691a      	ldr	r2, [r3, #16]
 8002ba8:	69fb      	ldr	r3, [r7, #28]
 8002baa:	f003 0307 	and.w	r3, r3, #7
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb4:	69ba      	ldr	r2, [r7, #24]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	08da      	lsrs	r2, r3, #3
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	3208      	adds	r2, #8
 8002bc2:	69b9      	ldr	r1, [r7, #24]
 8002bc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	005b      	lsls	r3, r3, #1
 8002bd2:	2203      	movs	r2, #3
 8002bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd8:	43db      	mvns	r3, r3
 8002bda:	69ba      	ldr	r2, [r7, #24]
 8002bdc:	4013      	ands	r3, r2
 8002bde:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	f003 0203 	and.w	r2, r3, #3
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	005b      	lsls	r3, r3, #1
 8002bec:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf0:	69ba      	ldr	r2, [r7, #24]
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	69ba      	ldr	r2, [r7, #24]
 8002bfa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	f000 80b4 	beq.w	8002d72 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	60fb      	str	r3, [r7, #12]
 8002c0e:	4b60      	ldr	r3, [pc, #384]	@ (8002d90 <HAL_GPIO_Init+0x30c>)
 8002c10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c12:	4a5f      	ldr	r2, [pc, #380]	@ (8002d90 <HAL_GPIO_Init+0x30c>)
 8002c14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c18:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c1a:	4b5d      	ldr	r3, [pc, #372]	@ (8002d90 <HAL_GPIO_Init+0x30c>)
 8002c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c22:	60fb      	str	r3, [r7, #12]
 8002c24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c26:	4a5b      	ldr	r2, [pc, #364]	@ (8002d94 <HAL_GPIO_Init+0x310>)
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	089b      	lsrs	r3, r3, #2
 8002c2c:	3302      	adds	r3, #2
 8002c2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c34:	69fb      	ldr	r3, [r7, #28]
 8002c36:	f003 0303 	and.w	r3, r3, #3
 8002c3a:	009b      	lsls	r3, r3, #2
 8002c3c:	220f      	movs	r2, #15
 8002c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c42:	43db      	mvns	r3, r3
 8002c44:	69ba      	ldr	r2, [r7, #24]
 8002c46:	4013      	ands	r3, r2
 8002c48:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	4a52      	ldr	r2, [pc, #328]	@ (8002d98 <HAL_GPIO_Init+0x314>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d02b      	beq.n	8002caa <HAL_GPIO_Init+0x226>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4a51      	ldr	r2, [pc, #324]	@ (8002d9c <HAL_GPIO_Init+0x318>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d025      	beq.n	8002ca6 <HAL_GPIO_Init+0x222>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4a50      	ldr	r2, [pc, #320]	@ (8002da0 <HAL_GPIO_Init+0x31c>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d01f      	beq.n	8002ca2 <HAL_GPIO_Init+0x21e>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a4f      	ldr	r2, [pc, #316]	@ (8002da4 <HAL_GPIO_Init+0x320>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d019      	beq.n	8002c9e <HAL_GPIO_Init+0x21a>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	4a4e      	ldr	r2, [pc, #312]	@ (8002da8 <HAL_GPIO_Init+0x324>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d013      	beq.n	8002c9a <HAL_GPIO_Init+0x216>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	4a4d      	ldr	r2, [pc, #308]	@ (8002dac <HAL_GPIO_Init+0x328>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d00d      	beq.n	8002c96 <HAL_GPIO_Init+0x212>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	4a4c      	ldr	r2, [pc, #304]	@ (8002db0 <HAL_GPIO_Init+0x32c>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d007      	beq.n	8002c92 <HAL_GPIO_Init+0x20e>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	4a4b      	ldr	r2, [pc, #300]	@ (8002db4 <HAL_GPIO_Init+0x330>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d101      	bne.n	8002c8e <HAL_GPIO_Init+0x20a>
 8002c8a:	2307      	movs	r3, #7
 8002c8c:	e00e      	b.n	8002cac <HAL_GPIO_Init+0x228>
 8002c8e:	2308      	movs	r3, #8
 8002c90:	e00c      	b.n	8002cac <HAL_GPIO_Init+0x228>
 8002c92:	2306      	movs	r3, #6
 8002c94:	e00a      	b.n	8002cac <HAL_GPIO_Init+0x228>
 8002c96:	2305      	movs	r3, #5
 8002c98:	e008      	b.n	8002cac <HAL_GPIO_Init+0x228>
 8002c9a:	2304      	movs	r3, #4
 8002c9c:	e006      	b.n	8002cac <HAL_GPIO_Init+0x228>
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	e004      	b.n	8002cac <HAL_GPIO_Init+0x228>
 8002ca2:	2302      	movs	r3, #2
 8002ca4:	e002      	b.n	8002cac <HAL_GPIO_Init+0x228>
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e000      	b.n	8002cac <HAL_GPIO_Init+0x228>
 8002caa:	2300      	movs	r3, #0
 8002cac:	69fa      	ldr	r2, [r7, #28]
 8002cae:	f002 0203 	and.w	r2, r2, #3
 8002cb2:	0092      	lsls	r2, r2, #2
 8002cb4:	4093      	lsls	r3, r2
 8002cb6:	69ba      	ldr	r2, [r7, #24]
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002cbc:	4935      	ldr	r1, [pc, #212]	@ (8002d94 <HAL_GPIO_Init+0x310>)
 8002cbe:	69fb      	ldr	r3, [r7, #28]
 8002cc0:	089b      	lsrs	r3, r3, #2
 8002cc2:	3302      	adds	r3, #2
 8002cc4:	69ba      	ldr	r2, [r7, #24]
 8002cc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002cca:	4b3b      	ldr	r3, [pc, #236]	@ (8002db8 <HAL_GPIO_Init+0x334>)
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cd0:	693b      	ldr	r3, [r7, #16]
 8002cd2:	43db      	mvns	r3, r3
 8002cd4:	69ba      	ldr	r2, [r7, #24]
 8002cd6:	4013      	ands	r3, r2
 8002cd8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d003      	beq.n	8002cee <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002ce6:	69ba      	ldr	r2, [r7, #24]
 8002ce8:	693b      	ldr	r3, [r7, #16]
 8002cea:	4313      	orrs	r3, r2
 8002cec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002cee:	4a32      	ldr	r2, [pc, #200]	@ (8002db8 <HAL_GPIO_Init+0x334>)
 8002cf0:	69bb      	ldr	r3, [r7, #24]
 8002cf2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002cf4:	4b30      	ldr	r3, [pc, #192]	@ (8002db8 <HAL_GPIO_Init+0x334>)
 8002cf6:	68db      	ldr	r3, [r3, #12]
 8002cf8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	43db      	mvns	r3, r3
 8002cfe:	69ba      	ldr	r2, [r7, #24]
 8002d00:	4013      	ands	r3, r2
 8002d02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d003      	beq.n	8002d18 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002d10:	69ba      	ldr	r2, [r7, #24]
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	4313      	orrs	r3, r2
 8002d16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d18:	4a27      	ldr	r2, [pc, #156]	@ (8002db8 <HAL_GPIO_Init+0x334>)
 8002d1a:	69bb      	ldr	r3, [r7, #24]
 8002d1c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d1e:	4b26      	ldr	r3, [pc, #152]	@ (8002db8 <HAL_GPIO_Init+0x334>)
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	43db      	mvns	r3, r3
 8002d28:	69ba      	ldr	r2, [r7, #24]
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d003      	beq.n	8002d42 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002d3a:	69ba      	ldr	r2, [r7, #24]
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d42:	4a1d      	ldr	r2, [pc, #116]	@ (8002db8 <HAL_GPIO_Init+0x334>)
 8002d44:	69bb      	ldr	r3, [r7, #24]
 8002d46:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d48:	4b1b      	ldr	r3, [pc, #108]	@ (8002db8 <HAL_GPIO_Init+0x334>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d4e:	693b      	ldr	r3, [r7, #16]
 8002d50:	43db      	mvns	r3, r3
 8002d52:	69ba      	ldr	r2, [r7, #24]
 8002d54:	4013      	ands	r3, r2
 8002d56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d003      	beq.n	8002d6c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002d64:	69ba      	ldr	r2, [r7, #24]
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d6c:	4a12      	ldr	r2, [pc, #72]	@ (8002db8 <HAL_GPIO_Init+0x334>)
 8002d6e:	69bb      	ldr	r3, [r7, #24]
 8002d70:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d72:	69fb      	ldr	r3, [r7, #28]
 8002d74:	3301      	adds	r3, #1
 8002d76:	61fb      	str	r3, [r7, #28]
 8002d78:	69fb      	ldr	r3, [r7, #28]
 8002d7a:	2b0f      	cmp	r3, #15
 8002d7c:	f67f ae90 	bls.w	8002aa0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d80:	bf00      	nop
 8002d82:	bf00      	nop
 8002d84:	3724      	adds	r7, #36	@ 0x24
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr
 8002d8e:	bf00      	nop
 8002d90:	40023800 	.word	0x40023800
 8002d94:	40013800 	.word	0x40013800
 8002d98:	40020000 	.word	0x40020000
 8002d9c:	40020400 	.word	0x40020400
 8002da0:	40020800 	.word	0x40020800
 8002da4:	40020c00 	.word	0x40020c00
 8002da8:	40021000 	.word	0x40021000
 8002dac:	40021400 	.word	0x40021400
 8002db0:	40021800 	.word	0x40021800
 8002db4:	40021c00 	.word	0x40021c00
 8002db8:	40013c00 	.word	0x40013c00

08002dbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
 8002dc4:	460b      	mov	r3, r1
 8002dc6:	807b      	strh	r3, [r7, #2]
 8002dc8:	4613      	mov	r3, r2
 8002dca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002dcc:	787b      	ldrb	r3, [r7, #1]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d003      	beq.n	8002dda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002dd2:	887a      	ldrh	r2, [r7, #2]
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002dd8:	e003      	b.n	8002de2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002dda:	887b      	ldrh	r3, [r7, #2]
 8002ddc:	041a      	lsls	r2, r3, #16
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	619a      	str	r2, [r3, #24]
}
 8002de2:	bf00      	nop
 8002de4:	370c      	adds	r7, #12
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr
	...

08002df0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b084      	sub	sp, #16
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d101      	bne.n	8002e02 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e12b      	b.n	800305a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d106      	bne.n	8002e1c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2200      	movs	r2, #0
 8002e12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002e16:	6878      	ldr	r0, [r7, #4]
 8002e18:	f7fe f92c 	bl	8001074 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2224      	movs	r2, #36	@ 0x24
 8002e20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f022 0201 	bic.w	r2, r2, #1
 8002e32:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002e42:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002e52:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e54:	f002 ff56 	bl	8005d04 <HAL_RCC_GetPCLK1Freq>
 8002e58:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	4a81      	ldr	r2, [pc, #516]	@ (8003064 <HAL_I2C_Init+0x274>)
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d807      	bhi.n	8002e74 <HAL_I2C_Init+0x84>
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	4a80      	ldr	r2, [pc, #512]	@ (8003068 <HAL_I2C_Init+0x278>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	bf94      	ite	ls
 8002e6c:	2301      	movls	r3, #1
 8002e6e:	2300      	movhi	r3, #0
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	e006      	b.n	8002e82 <HAL_I2C_Init+0x92>
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	4a7d      	ldr	r2, [pc, #500]	@ (800306c <HAL_I2C_Init+0x27c>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	bf94      	ite	ls
 8002e7c:	2301      	movls	r3, #1
 8002e7e:	2300      	movhi	r3, #0
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d001      	beq.n	8002e8a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e0e7      	b.n	800305a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	4a78      	ldr	r2, [pc, #480]	@ (8003070 <HAL_I2C_Init+0x280>)
 8002e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e92:	0c9b      	lsrs	r3, r3, #18
 8002e94:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	68ba      	ldr	r2, [r7, #8]
 8002ea6:	430a      	orrs	r2, r1
 8002ea8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	6a1b      	ldr	r3, [r3, #32]
 8002eb0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	4a6a      	ldr	r2, [pc, #424]	@ (8003064 <HAL_I2C_Init+0x274>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d802      	bhi.n	8002ec4 <HAL_I2C_Init+0xd4>
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	3301      	adds	r3, #1
 8002ec2:	e009      	b.n	8002ed8 <HAL_I2C_Init+0xe8>
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002eca:	fb02 f303 	mul.w	r3, r2, r3
 8002ece:	4a69      	ldr	r2, [pc, #420]	@ (8003074 <HAL_I2C_Init+0x284>)
 8002ed0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ed4:	099b      	lsrs	r3, r3, #6
 8002ed6:	3301      	adds	r3, #1
 8002ed8:	687a      	ldr	r2, [r7, #4]
 8002eda:	6812      	ldr	r2, [r2, #0]
 8002edc:	430b      	orrs	r3, r1
 8002ede:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	69db      	ldr	r3, [r3, #28]
 8002ee6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002eea:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	495c      	ldr	r1, [pc, #368]	@ (8003064 <HAL_I2C_Init+0x274>)
 8002ef4:	428b      	cmp	r3, r1
 8002ef6:	d819      	bhi.n	8002f2c <HAL_I2C_Init+0x13c>
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	1e59      	subs	r1, r3, #1
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	005b      	lsls	r3, r3, #1
 8002f02:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f06:	1c59      	adds	r1, r3, #1
 8002f08:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002f0c:	400b      	ands	r3, r1
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d00a      	beq.n	8002f28 <HAL_I2C_Init+0x138>
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	1e59      	subs	r1, r3, #1
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	005b      	lsls	r3, r3, #1
 8002f1c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f20:	3301      	adds	r3, #1
 8002f22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f26:	e051      	b.n	8002fcc <HAL_I2C_Init+0x1dc>
 8002f28:	2304      	movs	r3, #4
 8002f2a:	e04f      	b.n	8002fcc <HAL_I2C_Init+0x1dc>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	689b      	ldr	r3, [r3, #8]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d111      	bne.n	8002f58 <HAL_I2C_Init+0x168>
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	1e58      	subs	r0, r3, #1
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6859      	ldr	r1, [r3, #4]
 8002f3c:	460b      	mov	r3, r1
 8002f3e:	005b      	lsls	r3, r3, #1
 8002f40:	440b      	add	r3, r1
 8002f42:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f46:	3301      	adds	r3, #1
 8002f48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	bf0c      	ite	eq
 8002f50:	2301      	moveq	r3, #1
 8002f52:	2300      	movne	r3, #0
 8002f54:	b2db      	uxtb	r3, r3
 8002f56:	e012      	b.n	8002f7e <HAL_I2C_Init+0x18e>
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	1e58      	subs	r0, r3, #1
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6859      	ldr	r1, [r3, #4]
 8002f60:	460b      	mov	r3, r1
 8002f62:	009b      	lsls	r3, r3, #2
 8002f64:	440b      	add	r3, r1
 8002f66:	0099      	lsls	r1, r3, #2
 8002f68:	440b      	add	r3, r1
 8002f6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f6e:	3301      	adds	r3, #1
 8002f70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	bf0c      	ite	eq
 8002f78:	2301      	moveq	r3, #1
 8002f7a:	2300      	movne	r3, #0
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d001      	beq.n	8002f86 <HAL_I2C_Init+0x196>
 8002f82:	2301      	movs	r3, #1
 8002f84:	e022      	b.n	8002fcc <HAL_I2C_Init+0x1dc>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d10e      	bne.n	8002fac <HAL_I2C_Init+0x1bc>
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	1e58      	subs	r0, r3, #1
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6859      	ldr	r1, [r3, #4]
 8002f96:	460b      	mov	r3, r1
 8002f98:	005b      	lsls	r3, r3, #1
 8002f9a:	440b      	add	r3, r1
 8002f9c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fa0:	3301      	adds	r3, #1
 8002fa2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fa6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002faa:	e00f      	b.n	8002fcc <HAL_I2C_Init+0x1dc>
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	1e58      	subs	r0, r3, #1
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6859      	ldr	r1, [r3, #4]
 8002fb4:	460b      	mov	r3, r1
 8002fb6:	009b      	lsls	r3, r3, #2
 8002fb8:	440b      	add	r3, r1
 8002fba:	0099      	lsls	r1, r3, #2
 8002fbc:	440b      	add	r3, r1
 8002fbe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fc2:	3301      	adds	r3, #1
 8002fc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fc8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002fcc:	6879      	ldr	r1, [r7, #4]
 8002fce:	6809      	ldr	r1, [r1, #0]
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	69da      	ldr	r2, [r3, #28]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6a1b      	ldr	r3, [r3, #32]
 8002fe6:	431a      	orrs	r2, r3
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	430a      	orrs	r2, r1
 8002fee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002ffa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002ffe:	687a      	ldr	r2, [r7, #4]
 8003000:	6911      	ldr	r1, [r2, #16]
 8003002:	687a      	ldr	r2, [r7, #4]
 8003004:	68d2      	ldr	r2, [r2, #12]
 8003006:	4311      	orrs	r1, r2
 8003008:	687a      	ldr	r2, [r7, #4]
 800300a:	6812      	ldr	r2, [r2, #0]
 800300c:	430b      	orrs	r3, r1
 800300e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	68db      	ldr	r3, [r3, #12]
 8003016:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	695a      	ldr	r2, [r3, #20]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	699b      	ldr	r3, [r3, #24]
 8003022:	431a      	orrs	r2, r3
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	430a      	orrs	r2, r1
 800302a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681a      	ldr	r2, [r3, #0]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f042 0201 	orr.w	r2, r2, #1
 800303a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2200      	movs	r2, #0
 8003040:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2220      	movs	r2, #32
 8003046:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2200      	movs	r2, #0
 800304e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2200      	movs	r2, #0
 8003054:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003058:	2300      	movs	r3, #0
}
 800305a:	4618      	mov	r0, r3
 800305c:	3710      	adds	r7, #16
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	000186a0 	.word	0x000186a0
 8003068:	001e847f 	.word	0x001e847f
 800306c:	003d08ff 	.word	0x003d08ff
 8003070:	431bde83 	.word	0x431bde83
 8003074:	10624dd3 	.word	0x10624dd3

08003078 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8003078:	b480      	push	{r7}
 800307a:	b083      	sub	sp, #12
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	695b      	ldr	r3, [r3, #20]
 8003086:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800308a:	2b80      	cmp	r3, #128	@ 0x80
 800308c:	d103      	bne.n	8003096 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	2200      	movs	r2, #0
 8003094:	611a      	str	r2, [r3, #16]
  }
}
 8003096:	bf00      	nop
 8003098:	370c      	adds	r7, #12
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr
	...

080030a4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b08c      	sub	sp, #48	@ 0x30
 80030a8:	af02      	add	r7, sp, #8
 80030aa:	60f8      	str	r0, [r7, #12]
 80030ac:	4608      	mov	r0, r1
 80030ae:	4611      	mov	r1, r2
 80030b0:	461a      	mov	r2, r3
 80030b2:	4603      	mov	r3, r0
 80030b4:	817b      	strh	r3, [r7, #10]
 80030b6:	460b      	mov	r3, r1
 80030b8:	813b      	strh	r3, [r7, #8]
 80030ba:	4613      	mov	r3, r2
 80030bc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80030be:	f7ff fb6f 	bl	80027a0 <HAL_GetTick>
 80030c2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030ca:	b2db      	uxtb	r3, r3
 80030cc:	2b20      	cmp	r3, #32
 80030ce:	f040 8214 	bne.w	80034fa <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80030d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030d4:	9300      	str	r3, [sp, #0]
 80030d6:	2319      	movs	r3, #25
 80030d8:	2201      	movs	r2, #1
 80030da:	497b      	ldr	r1, [pc, #492]	@ (80032c8 <HAL_I2C_Mem_Read+0x224>)
 80030dc:	68f8      	ldr	r0, [r7, #12]
 80030de:	f001 ffa5 	bl	800502c <I2C_WaitOnFlagUntilTimeout>
 80030e2:	4603      	mov	r3, r0
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d001      	beq.n	80030ec <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80030e8:	2302      	movs	r3, #2
 80030ea:	e207      	b.n	80034fc <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d101      	bne.n	80030fa <HAL_I2C_Mem_Read+0x56>
 80030f6:	2302      	movs	r3, #2
 80030f8:	e200      	b.n	80034fc <HAL_I2C_Mem_Read+0x458>
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2201      	movs	r2, #1
 80030fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 0301 	and.w	r3, r3, #1
 800310c:	2b01      	cmp	r3, #1
 800310e:	d007      	beq.n	8003120 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f042 0201 	orr.w	r2, r2, #1
 800311e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800312e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	2222      	movs	r2, #34	@ 0x22
 8003134:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	2240      	movs	r2, #64	@ 0x40
 800313c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	2200      	movs	r2, #0
 8003144:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800314a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003150:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003156:	b29a      	uxth	r2, r3
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	4a5b      	ldr	r2, [pc, #364]	@ (80032cc <HAL_I2C_Mem_Read+0x228>)
 8003160:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003162:	88f8      	ldrh	r0, [r7, #6]
 8003164:	893a      	ldrh	r2, [r7, #8]
 8003166:	8979      	ldrh	r1, [r7, #10]
 8003168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800316a:	9301      	str	r3, [sp, #4]
 800316c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800316e:	9300      	str	r3, [sp, #0]
 8003170:	4603      	mov	r3, r0
 8003172:	68f8      	ldr	r0, [r7, #12]
 8003174:	f001 fdca 	bl	8004d0c <I2C_RequestMemoryRead>
 8003178:	4603      	mov	r3, r0
 800317a:	2b00      	cmp	r3, #0
 800317c:	d001      	beq.n	8003182 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800317e:	2301      	movs	r3, #1
 8003180:	e1bc      	b.n	80034fc <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003186:	2b00      	cmp	r3, #0
 8003188:	d113      	bne.n	80031b2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800318a:	2300      	movs	r3, #0
 800318c:	623b      	str	r3, [r7, #32]
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	695b      	ldr	r3, [r3, #20]
 8003194:	623b      	str	r3, [r7, #32]
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	699b      	ldr	r3, [r3, #24]
 800319c:	623b      	str	r3, [r7, #32]
 800319e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031ae:	601a      	str	r2, [r3, #0]
 80031b0:	e190      	b.n	80034d4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031b6:	2b01      	cmp	r3, #1
 80031b8:	d11b      	bne.n	80031f2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031c8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031ca:	2300      	movs	r3, #0
 80031cc:	61fb      	str	r3, [r7, #28]
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	695b      	ldr	r3, [r3, #20]
 80031d4:	61fb      	str	r3, [r7, #28]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	699b      	ldr	r3, [r3, #24]
 80031dc:	61fb      	str	r3, [r7, #28]
 80031de:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031ee:	601a      	str	r2, [r3, #0]
 80031f0:	e170      	b.n	80034d4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031f6:	2b02      	cmp	r3, #2
 80031f8:	d11b      	bne.n	8003232 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003208:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003218:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800321a:	2300      	movs	r3, #0
 800321c:	61bb      	str	r3, [r7, #24]
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	695b      	ldr	r3, [r3, #20]
 8003224:	61bb      	str	r3, [r7, #24]
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	699b      	ldr	r3, [r3, #24]
 800322c:	61bb      	str	r3, [r7, #24]
 800322e:	69bb      	ldr	r3, [r7, #24]
 8003230:	e150      	b.n	80034d4 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003232:	2300      	movs	r3, #0
 8003234:	617b      	str	r3, [r7, #20]
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	695b      	ldr	r3, [r3, #20]
 800323c:	617b      	str	r3, [r7, #20]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	699b      	ldr	r3, [r3, #24]
 8003244:	617b      	str	r3, [r7, #20]
 8003246:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003248:	e144      	b.n	80034d4 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800324e:	2b03      	cmp	r3, #3
 8003250:	f200 80f1 	bhi.w	8003436 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003258:	2b01      	cmp	r3, #1
 800325a:	d123      	bne.n	80032a4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800325c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800325e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003260:	68f8      	ldr	r0, [r7, #12]
 8003262:	f002 f877 	bl	8005354 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d001      	beq.n	8003270 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	e145      	b.n	80034fc <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	691a      	ldr	r2, [r3, #16]
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800327a:	b2d2      	uxtb	r2, r2
 800327c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003282:	1c5a      	adds	r2, r3, #1
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800328c:	3b01      	subs	r3, #1
 800328e:	b29a      	uxth	r2, r3
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003298:	b29b      	uxth	r3, r3
 800329a:	3b01      	subs	r3, #1
 800329c:	b29a      	uxth	r2, r3
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80032a2:	e117      	b.n	80034d4 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d14e      	bne.n	800334a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80032ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ae:	9300      	str	r3, [sp, #0]
 80032b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032b2:	2200      	movs	r2, #0
 80032b4:	4906      	ldr	r1, [pc, #24]	@ (80032d0 <HAL_I2C_Mem_Read+0x22c>)
 80032b6:	68f8      	ldr	r0, [r7, #12]
 80032b8:	f001 feb8 	bl	800502c <I2C_WaitOnFlagUntilTimeout>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d008      	beq.n	80032d4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	e11a      	b.n	80034fc <HAL_I2C_Mem_Read+0x458>
 80032c6:	bf00      	nop
 80032c8:	00100002 	.word	0x00100002
 80032cc:	ffff0000 	.word	0xffff0000
 80032d0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	691a      	ldr	r2, [r3, #16]
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ee:	b2d2      	uxtb	r2, r2
 80032f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f6:	1c5a      	adds	r2, r3, #1
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003300:	3b01      	subs	r3, #1
 8003302:	b29a      	uxth	r2, r3
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800330c:	b29b      	uxth	r3, r3
 800330e:	3b01      	subs	r3, #1
 8003310:	b29a      	uxth	r2, r3
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	691a      	ldr	r2, [r3, #16]
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003320:	b2d2      	uxtb	r2, r2
 8003322:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003328:	1c5a      	adds	r2, r3, #1
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003332:	3b01      	subs	r3, #1
 8003334:	b29a      	uxth	r2, r3
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800333e:	b29b      	uxth	r3, r3
 8003340:	3b01      	subs	r3, #1
 8003342:	b29a      	uxth	r2, r3
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003348:	e0c4      	b.n	80034d4 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800334a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800334c:	9300      	str	r3, [sp, #0]
 800334e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003350:	2200      	movs	r2, #0
 8003352:	496c      	ldr	r1, [pc, #432]	@ (8003504 <HAL_I2C_Mem_Read+0x460>)
 8003354:	68f8      	ldr	r0, [r7, #12]
 8003356:	f001 fe69 	bl	800502c <I2C_WaitOnFlagUntilTimeout>
 800335a:	4603      	mov	r3, r0
 800335c:	2b00      	cmp	r3, #0
 800335e:	d001      	beq.n	8003364 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003360:	2301      	movs	r3, #1
 8003362:	e0cb      	b.n	80034fc <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003372:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	691a      	ldr	r2, [r3, #16]
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800337e:	b2d2      	uxtb	r2, r2
 8003380:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003386:	1c5a      	adds	r2, r3, #1
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003390:	3b01      	subs	r3, #1
 8003392:	b29a      	uxth	r2, r3
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800339c:	b29b      	uxth	r3, r3
 800339e:	3b01      	subs	r3, #1
 80033a0:	b29a      	uxth	r2, r3
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80033a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033a8:	9300      	str	r3, [sp, #0]
 80033aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033ac:	2200      	movs	r2, #0
 80033ae:	4955      	ldr	r1, [pc, #340]	@ (8003504 <HAL_I2C_Mem_Read+0x460>)
 80033b0:	68f8      	ldr	r0, [r7, #12]
 80033b2:	f001 fe3b 	bl	800502c <I2C_WaitOnFlagUntilTimeout>
 80033b6:	4603      	mov	r3, r0
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d001      	beq.n	80033c0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80033bc:	2301      	movs	r3, #1
 80033be:	e09d      	b.n	80034fc <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033ce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	691a      	ldr	r2, [r3, #16]
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033da:	b2d2      	uxtb	r2, r2
 80033dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033e2:	1c5a      	adds	r2, r3, #1
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033ec:	3b01      	subs	r3, #1
 80033ee:	b29a      	uxth	r2, r3
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033f8:	b29b      	uxth	r3, r3
 80033fa:	3b01      	subs	r3, #1
 80033fc:	b29a      	uxth	r2, r3
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	691a      	ldr	r2, [r3, #16]
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800340c:	b2d2      	uxtb	r2, r2
 800340e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003414:	1c5a      	adds	r2, r3, #1
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800341e:	3b01      	subs	r3, #1
 8003420:	b29a      	uxth	r2, r3
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800342a:	b29b      	uxth	r3, r3
 800342c:	3b01      	subs	r3, #1
 800342e:	b29a      	uxth	r2, r3
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003434:	e04e      	b.n	80034d4 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003436:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003438:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800343a:	68f8      	ldr	r0, [r7, #12]
 800343c:	f001 ff8a 	bl	8005354 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003440:	4603      	mov	r3, r0
 8003442:	2b00      	cmp	r3, #0
 8003444:	d001      	beq.n	800344a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	e058      	b.n	80034fc <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	691a      	ldr	r2, [r3, #16]
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003454:	b2d2      	uxtb	r2, r2
 8003456:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800345c:	1c5a      	adds	r2, r3, #1
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003466:	3b01      	subs	r3, #1
 8003468:	b29a      	uxth	r2, r3
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003472:	b29b      	uxth	r3, r3
 8003474:	3b01      	subs	r3, #1
 8003476:	b29a      	uxth	r2, r3
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	695b      	ldr	r3, [r3, #20]
 8003482:	f003 0304 	and.w	r3, r3, #4
 8003486:	2b04      	cmp	r3, #4
 8003488:	d124      	bne.n	80034d4 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800348e:	2b03      	cmp	r3, #3
 8003490:	d107      	bne.n	80034a2 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034a0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	691a      	ldr	r2, [r3, #16]
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ac:	b2d2      	uxtb	r2, r2
 80034ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b4:	1c5a      	adds	r2, r3, #1
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034be:	3b01      	subs	r3, #1
 80034c0:	b29a      	uxth	r2, r3
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034ca:	b29b      	uxth	r3, r3
 80034cc:	3b01      	subs	r3, #1
 80034ce:	b29a      	uxth	r2, r3
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034d8:	2b00      	cmp	r3, #0
 80034da:	f47f aeb6 	bne.w	800324a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2220      	movs	r2, #32
 80034e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2200      	movs	r2, #0
 80034ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	2200      	movs	r2, #0
 80034f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80034f6:	2300      	movs	r3, #0
 80034f8:	e000      	b.n	80034fc <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80034fa:	2302      	movs	r3, #2
  }
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	3728      	adds	r7, #40	@ 0x28
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}
 8003504:	00010004 	.word	0x00010004

08003508 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b088      	sub	sp, #32
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003510:	2300      	movs	r3, #0
 8003512:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003520:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003528:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003530:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003532:	7bfb      	ldrb	r3, [r7, #15]
 8003534:	2b10      	cmp	r3, #16
 8003536:	d003      	beq.n	8003540 <HAL_I2C_EV_IRQHandler+0x38>
 8003538:	7bfb      	ldrb	r3, [r7, #15]
 800353a:	2b40      	cmp	r3, #64	@ 0x40
 800353c:	f040 80c1 	bne.w	80036c2 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	699b      	ldr	r3, [r3, #24]
 8003546:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	695b      	ldr	r3, [r3, #20]
 800354e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003550:	69fb      	ldr	r3, [r7, #28]
 8003552:	f003 0301 	and.w	r3, r3, #1
 8003556:	2b00      	cmp	r3, #0
 8003558:	d10d      	bne.n	8003576 <HAL_I2C_EV_IRQHandler+0x6e>
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8003560:	d003      	beq.n	800356a <HAL_I2C_EV_IRQHandler+0x62>
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003568:	d101      	bne.n	800356e <HAL_I2C_EV_IRQHandler+0x66>
 800356a:	2301      	movs	r3, #1
 800356c:	e000      	b.n	8003570 <HAL_I2C_EV_IRQHandler+0x68>
 800356e:	2300      	movs	r3, #0
 8003570:	2b01      	cmp	r3, #1
 8003572:	f000 8132 	beq.w	80037da <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003576:	69fb      	ldr	r3, [r7, #28]
 8003578:	f003 0301 	and.w	r3, r3, #1
 800357c:	2b00      	cmp	r3, #0
 800357e:	d00c      	beq.n	800359a <HAL_I2C_EV_IRQHandler+0x92>
 8003580:	697b      	ldr	r3, [r7, #20]
 8003582:	0a5b      	lsrs	r3, r3, #9
 8003584:	f003 0301 	and.w	r3, r3, #1
 8003588:	2b00      	cmp	r3, #0
 800358a:	d006      	beq.n	800359a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800358c:	6878      	ldr	r0, [r7, #4]
 800358e:	f001 ff6d 	bl	800546c <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f000 fd9b 	bl	80040ce <I2C_Master_SB>
 8003598:	e092      	b.n	80036c0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	08db      	lsrs	r3, r3, #3
 800359e:	f003 0301 	and.w	r3, r3, #1
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d009      	beq.n	80035ba <HAL_I2C_EV_IRQHandler+0xb2>
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	0a5b      	lsrs	r3, r3, #9
 80035aa:	f003 0301 	and.w	r3, r3, #1
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d003      	beq.n	80035ba <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f000 fe11 	bl	80041da <I2C_Master_ADD10>
 80035b8:	e082      	b.n	80036c0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80035ba:	69fb      	ldr	r3, [r7, #28]
 80035bc:	085b      	lsrs	r3, r3, #1
 80035be:	f003 0301 	and.w	r3, r3, #1
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d009      	beq.n	80035da <HAL_I2C_EV_IRQHandler+0xd2>
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	0a5b      	lsrs	r3, r3, #9
 80035ca:	f003 0301 	and.w	r3, r3, #1
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d003      	beq.n	80035da <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80035d2:	6878      	ldr	r0, [r7, #4]
 80035d4:	f000 fe2b 	bl	800422e <I2C_Master_ADDR>
 80035d8:	e072      	b.n	80036c0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80035da:	69bb      	ldr	r3, [r7, #24]
 80035dc:	089b      	lsrs	r3, r3, #2
 80035de:	f003 0301 	and.w	r3, r3, #1
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d03b      	beq.n	800365e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80035f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035f4:	f000 80f3 	beq.w	80037de <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80035f8:	69fb      	ldr	r3, [r7, #28]
 80035fa:	09db      	lsrs	r3, r3, #7
 80035fc:	f003 0301 	and.w	r3, r3, #1
 8003600:	2b00      	cmp	r3, #0
 8003602:	d00f      	beq.n	8003624 <HAL_I2C_EV_IRQHandler+0x11c>
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	0a9b      	lsrs	r3, r3, #10
 8003608:	f003 0301 	and.w	r3, r3, #1
 800360c:	2b00      	cmp	r3, #0
 800360e:	d009      	beq.n	8003624 <HAL_I2C_EV_IRQHandler+0x11c>
 8003610:	69fb      	ldr	r3, [r7, #28]
 8003612:	089b      	lsrs	r3, r3, #2
 8003614:	f003 0301 	and.w	r3, r3, #1
 8003618:	2b00      	cmp	r3, #0
 800361a:	d103      	bne.n	8003624 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800361c:	6878      	ldr	r0, [r7, #4]
 800361e:	f000 f9f3 	bl	8003a08 <I2C_MasterTransmit_TXE>
 8003622:	e04d      	b.n	80036c0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003624:	69fb      	ldr	r3, [r7, #28]
 8003626:	089b      	lsrs	r3, r3, #2
 8003628:	f003 0301 	and.w	r3, r3, #1
 800362c:	2b00      	cmp	r3, #0
 800362e:	f000 80d6 	beq.w	80037de <HAL_I2C_EV_IRQHandler+0x2d6>
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	0a5b      	lsrs	r3, r3, #9
 8003636:	f003 0301 	and.w	r3, r3, #1
 800363a:	2b00      	cmp	r3, #0
 800363c:	f000 80cf 	beq.w	80037de <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003640:	7bbb      	ldrb	r3, [r7, #14]
 8003642:	2b21      	cmp	r3, #33	@ 0x21
 8003644:	d103      	bne.n	800364e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f000 fa7a 	bl	8003b40 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800364c:	e0c7      	b.n	80037de <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800364e:	7bfb      	ldrb	r3, [r7, #15]
 8003650:	2b40      	cmp	r3, #64	@ 0x40
 8003652:	f040 80c4 	bne.w	80037de <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	f000 fae8 	bl	8003c2c <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800365c:	e0bf      	b.n	80037de <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003668:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800366c:	f000 80b7 	beq.w	80037de <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003670:	69fb      	ldr	r3, [r7, #28]
 8003672:	099b      	lsrs	r3, r3, #6
 8003674:	f003 0301 	and.w	r3, r3, #1
 8003678:	2b00      	cmp	r3, #0
 800367a:	d00f      	beq.n	800369c <HAL_I2C_EV_IRQHandler+0x194>
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	0a9b      	lsrs	r3, r3, #10
 8003680:	f003 0301 	and.w	r3, r3, #1
 8003684:	2b00      	cmp	r3, #0
 8003686:	d009      	beq.n	800369c <HAL_I2C_EV_IRQHandler+0x194>
 8003688:	69fb      	ldr	r3, [r7, #28]
 800368a:	089b      	lsrs	r3, r3, #2
 800368c:	f003 0301 	and.w	r3, r3, #1
 8003690:	2b00      	cmp	r3, #0
 8003692:	d103      	bne.n	800369c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003694:	6878      	ldr	r0, [r7, #4]
 8003696:	f000 fb61 	bl	8003d5c <I2C_MasterReceive_RXNE>
 800369a:	e011      	b.n	80036c0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800369c:	69fb      	ldr	r3, [r7, #28]
 800369e:	089b      	lsrs	r3, r3, #2
 80036a0:	f003 0301 	and.w	r3, r3, #1
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	f000 809a 	beq.w	80037de <HAL_I2C_EV_IRQHandler+0x2d6>
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	0a5b      	lsrs	r3, r3, #9
 80036ae:	f003 0301 	and.w	r3, r3, #1
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	f000 8093 	beq.w	80037de <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80036b8:	6878      	ldr	r0, [r7, #4]
 80036ba:	f000 fc17 	bl	8003eec <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80036be:	e08e      	b.n	80037de <HAL_I2C_EV_IRQHandler+0x2d6>
 80036c0:	e08d      	b.n	80037de <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d004      	beq.n	80036d4 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	695b      	ldr	r3, [r3, #20]
 80036d0:	61fb      	str	r3, [r7, #28]
 80036d2:	e007      	b.n	80036e4 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	699b      	ldr	r3, [r3, #24]
 80036da:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	695b      	ldr	r3, [r3, #20]
 80036e2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80036e4:	69fb      	ldr	r3, [r7, #28]
 80036e6:	085b      	lsrs	r3, r3, #1
 80036e8:	f003 0301 	and.w	r3, r3, #1
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d012      	beq.n	8003716 <HAL_I2C_EV_IRQHandler+0x20e>
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	0a5b      	lsrs	r3, r3, #9
 80036f4:	f003 0301 	and.w	r3, r3, #1
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d00c      	beq.n	8003716 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003700:	2b00      	cmp	r3, #0
 8003702:	d003      	beq.n	800370c <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	699b      	ldr	r3, [r3, #24]
 800370a:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800370c:	69b9      	ldr	r1, [r7, #24]
 800370e:	6878      	ldr	r0, [r7, #4]
 8003710:	f000 ffdc 	bl	80046cc <I2C_Slave_ADDR>
 8003714:	e066      	b.n	80037e4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003716:	69fb      	ldr	r3, [r7, #28]
 8003718:	091b      	lsrs	r3, r3, #4
 800371a:	f003 0301 	and.w	r3, r3, #1
 800371e:	2b00      	cmp	r3, #0
 8003720:	d009      	beq.n	8003736 <HAL_I2C_EV_IRQHandler+0x22e>
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	0a5b      	lsrs	r3, r3, #9
 8003726:	f003 0301 	and.w	r3, r3, #1
 800372a:	2b00      	cmp	r3, #0
 800372c:	d003      	beq.n	8003736 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f001 f816 	bl	8004760 <I2C_Slave_STOPF>
 8003734:	e056      	b.n	80037e4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003736:	7bbb      	ldrb	r3, [r7, #14]
 8003738:	2b21      	cmp	r3, #33	@ 0x21
 800373a:	d002      	beq.n	8003742 <HAL_I2C_EV_IRQHandler+0x23a>
 800373c:	7bbb      	ldrb	r3, [r7, #14]
 800373e:	2b29      	cmp	r3, #41	@ 0x29
 8003740:	d125      	bne.n	800378e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003742:	69fb      	ldr	r3, [r7, #28]
 8003744:	09db      	lsrs	r3, r3, #7
 8003746:	f003 0301 	and.w	r3, r3, #1
 800374a:	2b00      	cmp	r3, #0
 800374c:	d00f      	beq.n	800376e <HAL_I2C_EV_IRQHandler+0x266>
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	0a9b      	lsrs	r3, r3, #10
 8003752:	f003 0301 	and.w	r3, r3, #1
 8003756:	2b00      	cmp	r3, #0
 8003758:	d009      	beq.n	800376e <HAL_I2C_EV_IRQHandler+0x266>
 800375a:	69fb      	ldr	r3, [r7, #28]
 800375c:	089b      	lsrs	r3, r3, #2
 800375e:	f003 0301 	and.w	r3, r3, #1
 8003762:	2b00      	cmp	r3, #0
 8003764:	d103      	bne.n	800376e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003766:	6878      	ldr	r0, [r7, #4]
 8003768:	f000 fef2 	bl	8004550 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800376c:	e039      	b.n	80037e2 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800376e:	69fb      	ldr	r3, [r7, #28]
 8003770:	089b      	lsrs	r3, r3, #2
 8003772:	f003 0301 	and.w	r3, r3, #1
 8003776:	2b00      	cmp	r3, #0
 8003778:	d033      	beq.n	80037e2 <HAL_I2C_EV_IRQHandler+0x2da>
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	0a5b      	lsrs	r3, r3, #9
 800377e:	f003 0301 	and.w	r3, r3, #1
 8003782:	2b00      	cmp	r3, #0
 8003784:	d02d      	beq.n	80037e2 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003786:	6878      	ldr	r0, [r7, #4]
 8003788:	f000 ff1f 	bl	80045ca <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800378c:	e029      	b.n	80037e2 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800378e:	69fb      	ldr	r3, [r7, #28]
 8003790:	099b      	lsrs	r3, r3, #6
 8003792:	f003 0301 	and.w	r3, r3, #1
 8003796:	2b00      	cmp	r3, #0
 8003798:	d00f      	beq.n	80037ba <HAL_I2C_EV_IRQHandler+0x2b2>
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	0a9b      	lsrs	r3, r3, #10
 800379e:	f003 0301 	and.w	r3, r3, #1
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d009      	beq.n	80037ba <HAL_I2C_EV_IRQHandler+0x2b2>
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	089b      	lsrs	r3, r3, #2
 80037aa:	f003 0301 	and.w	r3, r3, #1
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d103      	bne.n	80037ba <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80037b2:	6878      	ldr	r0, [r7, #4]
 80037b4:	f000 ff2a 	bl	800460c <I2C_SlaveReceive_RXNE>
 80037b8:	e014      	b.n	80037e4 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80037ba:	69fb      	ldr	r3, [r7, #28]
 80037bc:	089b      	lsrs	r3, r3, #2
 80037be:	f003 0301 	and.w	r3, r3, #1
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d00e      	beq.n	80037e4 <HAL_I2C_EV_IRQHandler+0x2dc>
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	0a5b      	lsrs	r3, r3, #9
 80037ca:	f003 0301 	and.w	r3, r3, #1
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d008      	beq.n	80037e4 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f000 ff58 	bl	8004688 <I2C_SlaveReceive_BTF>
 80037d8:	e004      	b.n	80037e4 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80037da:	bf00      	nop
 80037dc:	e002      	b.n	80037e4 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80037de:	bf00      	nop
 80037e0:	e000      	b.n	80037e4 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80037e2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80037e4:	3720      	adds	r7, #32
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}

080037ea <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80037ea:	b580      	push	{r7, lr}
 80037ec:	b08a      	sub	sp, #40	@ 0x28
 80037ee:	af00      	add	r7, sp, #0
 80037f0:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	695b      	ldr	r3, [r3, #20]
 80037f8:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8003802:	2300      	movs	r3, #0
 8003804:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800380c:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800380e:	6a3b      	ldr	r3, [r7, #32]
 8003810:	0a1b      	lsrs	r3, r3, #8
 8003812:	f003 0301 	and.w	r3, r3, #1
 8003816:	2b00      	cmp	r3, #0
 8003818:	d00e      	beq.n	8003838 <HAL_I2C_ER_IRQHandler+0x4e>
 800381a:	69fb      	ldr	r3, [r7, #28]
 800381c:	0a1b      	lsrs	r3, r3, #8
 800381e:	f003 0301 	and.w	r3, r3, #1
 8003822:	2b00      	cmp	r3, #0
 8003824:	d008      	beq.n	8003838 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8003826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003828:	f043 0301 	orr.w	r3, r3, #1
 800382c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003836:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003838:	6a3b      	ldr	r3, [r7, #32]
 800383a:	0a5b      	lsrs	r3, r3, #9
 800383c:	f003 0301 	and.w	r3, r3, #1
 8003840:	2b00      	cmp	r3, #0
 8003842:	d00e      	beq.n	8003862 <HAL_I2C_ER_IRQHandler+0x78>
 8003844:	69fb      	ldr	r3, [r7, #28]
 8003846:	0a1b      	lsrs	r3, r3, #8
 8003848:	f003 0301 	and.w	r3, r3, #1
 800384c:	2b00      	cmp	r3, #0
 800384e:	d008      	beq.n	8003862 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003852:	f043 0302 	orr.w	r3, r3, #2
 8003856:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8003860:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003862:	6a3b      	ldr	r3, [r7, #32]
 8003864:	0a9b      	lsrs	r3, r3, #10
 8003866:	f003 0301 	and.w	r3, r3, #1
 800386a:	2b00      	cmp	r3, #0
 800386c:	d03f      	beq.n	80038ee <HAL_I2C_ER_IRQHandler+0x104>
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	0a1b      	lsrs	r3, r3, #8
 8003872:	f003 0301 	and.w	r3, r3, #1
 8003876:	2b00      	cmp	r3, #0
 8003878:	d039      	beq.n	80038ee <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 800387a:	7efb      	ldrb	r3, [r7, #27]
 800387c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003882:	b29b      	uxth	r3, r3
 8003884:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800388c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003892:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003894:	7ebb      	ldrb	r3, [r7, #26]
 8003896:	2b20      	cmp	r3, #32
 8003898:	d112      	bne.n	80038c0 <HAL_I2C_ER_IRQHandler+0xd6>
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d10f      	bne.n	80038c0 <HAL_I2C_ER_IRQHandler+0xd6>
 80038a0:	7cfb      	ldrb	r3, [r7, #19]
 80038a2:	2b21      	cmp	r3, #33	@ 0x21
 80038a4:	d008      	beq.n	80038b8 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80038a6:	7cfb      	ldrb	r3, [r7, #19]
 80038a8:	2b29      	cmp	r3, #41	@ 0x29
 80038aa:	d005      	beq.n	80038b8 <HAL_I2C_ER_IRQHandler+0xce>
 80038ac:	7cfb      	ldrb	r3, [r7, #19]
 80038ae:	2b28      	cmp	r3, #40	@ 0x28
 80038b0:	d106      	bne.n	80038c0 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2b21      	cmp	r3, #33	@ 0x21
 80038b6:	d103      	bne.n	80038c0 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 80038b8:	6878      	ldr	r0, [r7, #4]
 80038ba:	f001 f881 	bl	80049c0 <I2C_Slave_AF>
 80038be:	e016      	b.n	80038ee <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80038c8:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80038ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038cc:	f043 0304 	orr.w	r3, r3, #4
 80038d0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80038d2:	7efb      	ldrb	r3, [r7, #27]
 80038d4:	2b10      	cmp	r3, #16
 80038d6:	d002      	beq.n	80038de <HAL_I2C_ER_IRQHandler+0xf4>
 80038d8:	7efb      	ldrb	r3, [r7, #27]
 80038da:	2b40      	cmp	r3, #64	@ 0x40
 80038dc:	d107      	bne.n	80038ee <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038ec:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80038ee:	6a3b      	ldr	r3, [r7, #32]
 80038f0:	0adb      	lsrs	r3, r3, #11
 80038f2:	f003 0301 	and.w	r3, r3, #1
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d00e      	beq.n	8003918 <HAL_I2C_ER_IRQHandler+0x12e>
 80038fa:	69fb      	ldr	r3, [r7, #28]
 80038fc:	0a1b      	lsrs	r3, r3, #8
 80038fe:	f003 0301 	and.w	r3, r3, #1
 8003902:	2b00      	cmp	r3, #0
 8003904:	d008      	beq.n	8003918 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8003906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003908:	f043 0308 	orr.w	r3, r3, #8
 800390c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8003916:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800391a:	2b00      	cmp	r3, #0
 800391c:	d008      	beq.n	8003930 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003924:	431a      	orrs	r2, r3
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	f001 f8bc 	bl	8004aa8 <I2C_ITError>
  }
}
 8003930:	bf00      	nop
 8003932:	3728      	adds	r7, #40	@ 0x28
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}

08003938 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003938:	b480      	push	{r7}
 800393a:	b083      	sub	sp, #12
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003940:	bf00      	nop
 8003942:	370c      	adds	r7, #12
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr

0800394c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003954:	bf00      	nop
 8003956:	370c      	adds	r7, #12
 8003958:	46bd      	mov	sp, r7
 800395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395e:	4770      	bx	lr

08003960 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003960:	b480      	push	{r7}
 8003962:	b083      	sub	sp, #12
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003968:	bf00      	nop
 800396a:	370c      	adds	r7, #12
 800396c:	46bd      	mov	sp, r7
 800396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003972:	4770      	bx	lr

08003974 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003974:	b480      	push	{r7}
 8003976:	b083      	sub	sp, #12
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800397c:	bf00      	nop
 800397e:	370c      	adds	r7, #12
 8003980:	46bd      	mov	sp, r7
 8003982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003986:	4770      	bx	lr

08003988 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003988:	b480      	push	{r7}
 800398a:	b083      	sub	sp, #12
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
 8003990:	460b      	mov	r3, r1
 8003992:	70fb      	strb	r3, [r7, #3]
 8003994:	4613      	mov	r3, r2
 8003996:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003998:	bf00      	nop
 800399a:	370c      	adds	r7, #12
 800399c:	46bd      	mov	sp, r7
 800399e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a2:	4770      	bx	lr

080039a4 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b083      	sub	sp, #12
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80039ac:	bf00      	nop
 80039ae:	370c      	adds	r7, #12
 80039b0:	46bd      	mov	sp, r7
 80039b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b6:	4770      	bx	lr

080039b8 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b083      	sub	sp, #12
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80039c0:	bf00      	nop
 80039c2:	370c      	adds	r7, #12
 80039c4:	46bd      	mov	sp, r7
 80039c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ca:	4770      	bx	lr

080039cc <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b083      	sub	sp, #12
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80039d4:	bf00      	nop
 80039d6:	370c      	adds	r7, #12
 80039d8:	46bd      	mov	sp, r7
 80039da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039de:	4770      	bx	lr

080039e0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b083      	sub	sp, #12
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80039e8:	bf00      	nop
 80039ea:	370c      	adds	r7, #12
 80039ec:	46bd      	mov	sp, r7
 80039ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f2:	4770      	bx	lr

080039f4 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b083      	sub	sp, #12
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80039fc:	bf00      	nop
 80039fe:	370c      	adds	r7, #12
 8003a00:	46bd      	mov	sp, r7
 8003a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a06:	4770      	bx	lr

08003a08 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b084      	sub	sp, #16
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a16:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003a1e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a24:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d150      	bne.n	8003ad0 <I2C_MasterTransmit_TXE+0xc8>
 8003a2e:	7bfb      	ldrb	r3, [r7, #15]
 8003a30:	2b21      	cmp	r3, #33	@ 0x21
 8003a32:	d14d      	bne.n	8003ad0 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	2b08      	cmp	r3, #8
 8003a38:	d01d      	beq.n	8003a76 <I2C_MasterTransmit_TXE+0x6e>
 8003a3a:	68bb      	ldr	r3, [r7, #8]
 8003a3c:	2b20      	cmp	r3, #32
 8003a3e:	d01a      	beq.n	8003a76 <I2C_MasterTransmit_TXE+0x6e>
 8003a40:	68bb      	ldr	r3, [r7, #8]
 8003a42:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003a46:	d016      	beq.n	8003a76 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	685a      	ldr	r2, [r3, #4]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003a56:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2211      	movs	r2, #17
 8003a5c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2200      	movs	r2, #0
 8003a62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2220      	movs	r2, #32
 8003a6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	f7ff ff62 	bl	8003938 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003a74:	e060      	b.n	8003b38 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	685a      	ldr	r2, [r3, #4]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003a84:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	681a      	ldr	r2, [r3, #0]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a94:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2220      	movs	r2, #32
 8003aa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003aaa:	b2db      	uxtb	r3, r3
 8003aac:	2b40      	cmp	r3, #64	@ 0x40
 8003aae:	d107      	bne.n	8003ac0 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003ab8:	6878      	ldr	r0, [r7, #4]
 8003aba:	f7ff ff7d 	bl	80039b8 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003abe:	e03b      	b.n	8003b38 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003ac8:	6878      	ldr	r0, [r7, #4]
 8003aca:	f7ff ff35 	bl	8003938 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003ace:	e033      	b.n	8003b38 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003ad0:	7bfb      	ldrb	r3, [r7, #15]
 8003ad2:	2b21      	cmp	r3, #33	@ 0x21
 8003ad4:	d005      	beq.n	8003ae2 <I2C_MasterTransmit_TXE+0xda>
 8003ad6:	7bbb      	ldrb	r3, [r7, #14]
 8003ad8:	2b40      	cmp	r3, #64	@ 0x40
 8003ada:	d12d      	bne.n	8003b38 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003adc:	7bfb      	ldrb	r3, [r7, #15]
 8003ade:	2b22      	cmp	r3, #34	@ 0x22
 8003ae0:	d12a      	bne.n	8003b38 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ae6:	b29b      	uxth	r3, r3
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d108      	bne.n	8003afe <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	685a      	ldr	r2, [r3, #4]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003afa:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003afc:	e01c      	b.n	8003b38 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	2b40      	cmp	r3, #64	@ 0x40
 8003b08:	d103      	bne.n	8003b12 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003b0a:	6878      	ldr	r0, [r7, #4]
 8003b0c:	f000 f88e 	bl	8003c2c <I2C_MemoryTransmit_TXE_BTF>
}
 8003b10:	e012      	b.n	8003b38 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b16:	781a      	ldrb	r2, [r3, #0]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b22:	1c5a      	adds	r2, r3, #1
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b2c:	b29b      	uxth	r3, r3
 8003b2e:	3b01      	subs	r3, #1
 8003b30:	b29a      	uxth	r2, r3
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003b36:	e7ff      	b.n	8003b38 <I2C_MasterTransmit_TXE+0x130>
 8003b38:	bf00      	nop
 8003b3a:	3710      	adds	r7, #16
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}

08003b40 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b084      	sub	sp, #16
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b4c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b54:	b2db      	uxtb	r3, r3
 8003b56:	2b21      	cmp	r3, #33	@ 0x21
 8003b58:	d164      	bne.n	8003c24 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b5e:	b29b      	uxth	r3, r3
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d012      	beq.n	8003b8a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b68:	781a      	ldrb	r2, [r3, #0]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b74:	1c5a      	adds	r2, r3, #1
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b7e:	b29b      	uxth	r3, r3
 8003b80:	3b01      	subs	r3, #1
 8003b82:	b29a      	uxth	r2, r3
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003b88:	e04c      	b.n	8003c24 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2b08      	cmp	r3, #8
 8003b8e:	d01d      	beq.n	8003bcc <I2C_MasterTransmit_BTF+0x8c>
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2b20      	cmp	r3, #32
 8003b94:	d01a      	beq.n	8003bcc <I2C_MasterTransmit_BTF+0x8c>
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003b9c:	d016      	beq.n	8003bcc <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	685a      	ldr	r2, [r3, #4]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003bac:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2211      	movs	r2, #17
 8003bb2:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2220      	movs	r2, #32
 8003bc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	f7ff feb7 	bl	8003938 <HAL_I2C_MasterTxCpltCallback>
}
 8003bca:	e02b      	b.n	8003c24 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	685a      	ldr	r2, [r3, #4]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003bda:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bea:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2220      	movs	r2, #32
 8003bf6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	2b40      	cmp	r3, #64	@ 0x40
 8003c04:	d107      	bne.n	8003c16 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f7ff fed2 	bl	80039b8 <HAL_I2C_MemTxCpltCallback>
}
 8003c14:	e006      	b.n	8003c24 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f7ff fe8a 	bl	8003938 <HAL_I2C_MasterTxCpltCallback>
}
 8003c24:	bf00      	nop
 8003c26:	3710      	adds	r7, #16
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}

08003c2c <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b084      	sub	sp, #16
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c3a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d11d      	bne.n	8003c80 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	d10b      	bne.n	8003c64 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c50:	b2da      	uxtb	r2, r3
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c5c:	1c9a      	adds	r2, r3, #2
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8003c62:	e077      	b.n	8003d54 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c68:	b29b      	uxth	r3, r3
 8003c6a:	121b      	asrs	r3, r3, #8
 8003c6c:	b2da      	uxtb	r2, r3
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c78:	1c5a      	adds	r2, r3, #1
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003c7e:	e069      	b.n	8003d54 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	d10b      	bne.n	8003ca0 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c8c:	b2da      	uxtb	r2, r3
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c98:	1c5a      	adds	r2, r3, #1
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003c9e:	e059      	b.n	8003d54 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ca4:	2b02      	cmp	r3, #2
 8003ca6:	d152      	bne.n	8003d4e <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003ca8:	7bfb      	ldrb	r3, [r7, #15]
 8003caa:	2b22      	cmp	r3, #34	@ 0x22
 8003cac:	d10d      	bne.n	8003cca <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	681a      	ldr	r2, [r3, #0]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003cbc:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cc2:	1c5a      	adds	r2, r3, #1
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003cc8:	e044      	b.n	8003d54 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cce:	b29b      	uxth	r3, r3
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d015      	beq.n	8003d00 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003cd4:	7bfb      	ldrb	r3, [r7, #15]
 8003cd6:	2b21      	cmp	r3, #33	@ 0x21
 8003cd8:	d112      	bne.n	8003d00 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cde:	781a      	ldrb	r2, [r3, #0]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cea:	1c5a      	adds	r2, r3, #1
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	3b01      	subs	r3, #1
 8003cf8:	b29a      	uxth	r2, r3
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003cfe:	e029      	b.n	8003d54 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d04:	b29b      	uxth	r3, r3
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d124      	bne.n	8003d54 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8003d0a:	7bfb      	ldrb	r3, [r7, #15]
 8003d0c:	2b21      	cmp	r3, #33	@ 0x21
 8003d0e:	d121      	bne.n	8003d54 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	685a      	ldr	r2, [r3, #4]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003d1e:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	681a      	ldr	r2, [r3, #0]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d2e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2220      	movs	r2, #32
 8003d3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2200      	movs	r2, #0
 8003d42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003d46:	6878      	ldr	r0, [r7, #4]
 8003d48:	f7ff fe36 	bl	80039b8 <HAL_I2C_MemTxCpltCallback>
}
 8003d4c:	e002      	b.n	8003d54 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8003d4e:	6878      	ldr	r0, [r7, #4]
 8003d50:	f7ff f992 	bl	8003078 <I2C_Flush_DR>
}
 8003d54:	bf00      	nop
 8003d56:	3710      	adds	r7, #16
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bd80      	pop	{r7, pc}

08003d5c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b084      	sub	sp, #16
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	2b22      	cmp	r3, #34	@ 0x22
 8003d6e:	f040 80b9 	bne.w	8003ee4 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d76:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d7c:	b29b      	uxth	r3, r3
 8003d7e:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	2b03      	cmp	r3, #3
 8003d84:	d921      	bls.n	8003dca <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	691a      	ldr	r2, [r3, #16]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d90:	b2d2      	uxtb	r2, r2
 8003d92:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d98:	1c5a      	adds	r2, r3, #1
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003da2:	b29b      	uxth	r3, r3
 8003da4:	3b01      	subs	r3, #1
 8003da6:	b29a      	uxth	r2, r3
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003db0:	b29b      	uxth	r3, r3
 8003db2:	2b03      	cmp	r3, #3
 8003db4:	f040 8096 	bne.w	8003ee4 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	685a      	ldr	r2, [r3, #4]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003dc6:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003dc8:	e08c      	b.n	8003ee4 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dce:	2b02      	cmp	r3, #2
 8003dd0:	d07f      	beq.n	8003ed2 <I2C_MasterReceive_RXNE+0x176>
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	2b01      	cmp	r3, #1
 8003dd6:	d002      	beq.n	8003dde <I2C_MasterReceive_RXNE+0x82>
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d179      	bne.n	8003ed2 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003dde:	6878      	ldr	r0, [r7, #4]
 8003de0:	f001 fa86 	bl	80052f0 <I2C_WaitOnSTOPRequestThroughIT>
 8003de4:	4603      	mov	r3, r0
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d14c      	bne.n	8003e84 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003df8:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	685a      	ldr	r2, [r3, #4]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003e08:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	691a      	ldr	r2, [r3, #16]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e14:	b2d2      	uxtb	r2, r2
 8003e16:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e1c:	1c5a      	adds	r2, r3, #1
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e26:	b29b      	uxth	r3, r3
 8003e28:	3b01      	subs	r3, #1
 8003e2a:	b29a      	uxth	r2, r3
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2220      	movs	r2, #32
 8003e34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	2b40      	cmp	r3, #64	@ 0x40
 8003e42:	d10a      	bne.n	8003e5a <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2200      	movs	r2, #0
 8003e48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003e52:	6878      	ldr	r0, [r7, #4]
 8003e54:	f7ff fdba 	bl	80039cc <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003e58:	e044      	b.n	8003ee4 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2b08      	cmp	r3, #8
 8003e66:	d002      	beq.n	8003e6e <I2C_MasterReceive_RXNE+0x112>
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2b20      	cmp	r3, #32
 8003e6c:	d103      	bne.n	8003e76 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2200      	movs	r2, #0
 8003e72:	631a      	str	r2, [r3, #48]	@ 0x30
 8003e74:	e002      	b.n	8003e7c <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2212      	movs	r2, #18
 8003e7a:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003e7c:	6878      	ldr	r0, [r7, #4]
 8003e7e:	f7ff fd65 	bl	800394c <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003e82:	e02f      	b.n	8003ee4 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	685a      	ldr	r2, [r3, #4]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003e92:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	691a      	ldr	r2, [r3, #16]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e9e:	b2d2      	uxtb	r2, r2
 8003ea0:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea6:	1c5a      	adds	r2, r3, #1
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eb0:	b29b      	uxth	r3, r3
 8003eb2:	3b01      	subs	r3, #1
 8003eb4:	b29a      	uxth	r2, r3
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2220      	movs	r2, #32
 8003ebe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f7ff fd88 	bl	80039e0 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003ed0:	e008      	b.n	8003ee4 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	685a      	ldr	r2, [r3, #4]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ee0:	605a      	str	r2, [r3, #4]
}
 8003ee2:	e7ff      	b.n	8003ee4 <I2C_MasterReceive_RXNE+0x188>
 8003ee4:	bf00      	nop
 8003ee6:	3710      	adds	r7, #16
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}

08003eec <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b084      	sub	sp, #16
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ef8:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003efe:	b29b      	uxth	r3, r3
 8003f00:	2b04      	cmp	r3, #4
 8003f02:	d11b      	bne.n	8003f3c <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	685a      	ldr	r2, [r3, #4]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f12:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	691a      	ldr	r2, [r3, #16]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f1e:	b2d2      	uxtb	r2, r2
 8003f20:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f26:	1c5a      	adds	r2, r3, #1
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f30:	b29b      	uxth	r3, r3
 8003f32:	3b01      	subs	r3, #1
 8003f34:	b29a      	uxth	r2, r3
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003f3a:	e0c4      	b.n	80040c6 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f40:	b29b      	uxth	r3, r3
 8003f42:	2b03      	cmp	r3, #3
 8003f44:	d129      	bne.n	8003f9a <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	685a      	ldr	r2, [r3, #4]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f54:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2b04      	cmp	r3, #4
 8003f5a:	d00a      	beq.n	8003f72 <I2C_MasterReceive_BTF+0x86>
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2b02      	cmp	r3, #2
 8003f60:	d007      	beq.n	8003f72 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	681a      	ldr	r2, [r3, #0]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f70:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	691a      	ldr	r2, [r3, #16]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f7c:	b2d2      	uxtb	r2, r2
 8003f7e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f84:	1c5a      	adds	r2, r3, #1
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f8e:	b29b      	uxth	r3, r3
 8003f90:	3b01      	subs	r3, #1
 8003f92:	b29a      	uxth	r2, r3
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003f98:	e095      	b.n	80040c6 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f9e:	b29b      	uxth	r3, r3
 8003fa0:	2b02      	cmp	r3, #2
 8003fa2:	d17d      	bne.n	80040a0 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2b01      	cmp	r3, #1
 8003fa8:	d002      	beq.n	8003fb0 <I2C_MasterReceive_BTF+0xc4>
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2b10      	cmp	r3, #16
 8003fae:	d108      	bne.n	8003fc2 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fbe:	601a      	str	r2, [r3, #0]
 8003fc0:	e016      	b.n	8003ff0 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	2b04      	cmp	r3, #4
 8003fc6:	d002      	beq.n	8003fce <I2C_MasterReceive_BTF+0xe2>
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2b02      	cmp	r3, #2
 8003fcc:	d108      	bne.n	8003fe0 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	681a      	ldr	r2, [r3, #0]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003fdc:	601a      	str	r2, [r3, #0]
 8003fde:	e007      	b.n	8003ff0 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	681a      	ldr	r2, [r3, #0]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fee:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	691a      	ldr	r2, [r3, #16]
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ffa:	b2d2      	uxtb	r2, r2
 8003ffc:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004002:	1c5a      	adds	r2, r3, #1
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800400c:	b29b      	uxth	r3, r3
 800400e:	3b01      	subs	r3, #1
 8004010:	b29a      	uxth	r2, r3
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	691a      	ldr	r2, [r3, #16]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004020:	b2d2      	uxtb	r2, r2
 8004022:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004028:	1c5a      	adds	r2, r3, #1
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004032:	b29b      	uxth	r3, r3
 8004034:	3b01      	subs	r3, #1
 8004036:	b29a      	uxth	r2, r3
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	685a      	ldr	r2, [r3, #4]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800404a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2220      	movs	r2, #32
 8004050:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800405a:	b2db      	uxtb	r3, r3
 800405c:	2b40      	cmp	r3, #64	@ 0x40
 800405e:	d10a      	bne.n	8004076 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2200      	movs	r2, #0
 8004064:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2200      	movs	r2, #0
 800406c:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f7ff fcac 	bl	80039cc <HAL_I2C_MemRxCpltCallback>
}
 8004074:	e027      	b.n	80040c6 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2200      	movs	r2, #0
 800407a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2b08      	cmp	r3, #8
 8004082:	d002      	beq.n	800408a <I2C_MasterReceive_BTF+0x19e>
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2b20      	cmp	r3, #32
 8004088:	d103      	bne.n	8004092 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2200      	movs	r2, #0
 800408e:	631a      	str	r2, [r3, #48]	@ 0x30
 8004090:	e002      	b.n	8004098 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2212      	movs	r2, #18
 8004096:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004098:	6878      	ldr	r0, [r7, #4]
 800409a:	f7ff fc57 	bl	800394c <HAL_I2C_MasterRxCpltCallback>
}
 800409e:	e012      	b.n	80040c6 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	691a      	ldr	r2, [r3, #16]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040aa:	b2d2      	uxtb	r2, r2
 80040ac:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040b2:	1c5a      	adds	r2, r3, #1
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040bc:	b29b      	uxth	r3, r3
 80040be:	3b01      	subs	r3, #1
 80040c0:	b29a      	uxth	r2, r3
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80040c6:	bf00      	nop
 80040c8:	3710      	adds	r7, #16
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}

080040ce <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80040ce:	b480      	push	{r7}
 80040d0:	b083      	sub	sp, #12
 80040d2:	af00      	add	r7, sp, #0
 80040d4:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80040dc:	b2db      	uxtb	r3, r3
 80040de:	2b40      	cmp	r3, #64	@ 0x40
 80040e0:	d117      	bne.n	8004112 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d109      	bne.n	80040fe <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040ee:	b2db      	uxtb	r3, r3
 80040f0:	461a      	mov	r2, r3
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80040fa:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80040fc:	e067      	b.n	80041ce <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004102:	b2db      	uxtb	r3, r3
 8004104:	f043 0301 	orr.w	r3, r3, #1
 8004108:	b2da      	uxtb	r2, r3
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	611a      	str	r2, [r3, #16]
}
 8004110:	e05d      	b.n	80041ce <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	691b      	ldr	r3, [r3, #16]
 8004116:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800411a:	d133      	bne.n	8004184 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004122:	b2db      	uxtb	r3, r3
 8004124:	2b21      	cmp	r3, #33	@ 0x21
 8004126:	d109      	bne.n	800413c <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800412c:	b2db      	uxtb	r3, r3
 800412e:	461a      	mov	r2, r3
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004138:	611a      	str	r2, [r3, #16]
 800413a:	e008      	b.n	800414e <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004140:	b2db      	uxtb	r3, r3
 8004142:	f043 0301 	orr.w	r3, r3, #1
 8004146:	b2da      	uxtb	r2, r3
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004152:	2b00      	cmp	r3, #0
 8004154:	d004      	beq.n	8004160 <I2C_Master_SB+0x92>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800415a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800415c:	2b00      	cmp	r3, #0
 800415e:	d108      	bne.n	8004172 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004164:	2b00      	cmp	r3, #0
 8004166:	d032      	beq.n	80041ce <I2C_Master_SB+0x100>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800416c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800416e:	2b00      	cmp	r3, #0
 8004170:	d02d      	beq.n	80041ce <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	685a      	ldr	r2, [r3, #4]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004180:	605a      	str	r2, [r3, #4]
}
 8004182:	e024      	b.n	80041ce <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004188:	2b00      	cmp	r3, #0
 800418a:	d10e      	bne.n	80041aa <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004190:	b29b      	uxth	r3, r3
 8004192:	11db      	asrs	r3, r3, #7
 8004194:	b2db      	uxtb	r3, r3
 8004196:	f003 0306 	and.w	r3, r3, #6
 800419a:	b2db      	uxtb	r3, r3
 800419c:	f063 030f 	orn	r3, r3, #15
 80041a0:	b2da      	uxtb	r2, r3
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	611a      	str	r2, [r3, #16]
}
 80041a8:	e011      	b.n	80041ce <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041ae:	2b01      	cmp	r3, #1
 80041b0:	d10d      	bne.n	80041ce <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041b6:	b29b      	uxth	r3, r3
 80041b8:	11db      	asrs	r3, r3, #7
 80041ba:	b2db      	uxtb	r3, r3
 80041bc:	f003 0306 	and.w	r3, r3, #6
 80041c0:	b2db      	uxtb	r3, r3
 80041c2:	f063 030e 	orn	r3, r3, #14
 80041c6:	b2da      	uxtb	r2, r3
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	611a      	str	r2, [r3, #16]
}
 80041ce:	bf00      	nop
 80041d0:	370c      	adds	r7, #12
 80041d2:	46bd      	mov	sp, r7
 80041d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d8:	4770      	bx	lr

080041da <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80041da:	b480      	push	{r7}
 80041dc:	b083      	sub	sp, #12
 80041de:	af00      	add	r7, sp, #0
 80041e0:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041e6:	b2da      	uxtb	r2, r3
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d004      	beq.n	8004200 <I2C_Master_ADD10+0x26>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d108      	bne.n	8004212 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004204:	2b00      	cmp	r3, #0
 8004206:	d00c      	beq.n	8004222 <I2C_Master_ADD10+0x48>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800420c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800420e:	2b00      	cmp	r3, #0
 8004210:	d007      	beq.n	8004222 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	685a      	ldr	r2, [r3, #4]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004220:	605a      	str	r2, [r3, #4]
  }
}
 8004222:	bf00      	nop
 8004224:	370c      	adds	r7, #12
 8004226:	46bd      	mov	sp, r7
 8004228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422c:	4770      	bx	lr

0800422e <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800422e:	b480      	push	{r7}
 8004230:	b091      	sub	sp, #68	@ 0x44
 8004232:	af00      	add	r7, sp, #0
 8004234:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800423c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004244:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800424a:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004252:	b2db      	uxtb	r3, r3
 8004254:	2b22      	cmp	r3, #34	@ 0x22
 8004256:	f040 8169 	bne.w	800452c <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800425e:	2b00      	cmp	r3, #0
 8004260:	d10f      	bne.n	8004282 <I2C_Master_ADDR+0x54>
 8004262:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004266:	2b40      	cmp	r3, #64	@ 0x40
 8004268:	d10b      	bne.n	8004282 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800426a:	2300      	movs	r3, #0
 800426c:	633b      	str	r3, [r7, #48]	@ 0x30
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	695b      	ldr	r3, [r3, #20]
 8004274:	633b      	str	r3, [r7, #48]	@ 0x30
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	699b      	ldr	r3, [r3, #24]
 800427c:	633b      	str	r3, [r7, #48]	@ 0x30
 800427e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004280:	e160      	b.n	8004544 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004286:	2b00      	cmp	r3, #0
 8004288:	d11d      	bne.n	80042c6 <I2C_Master_ADDR+0x98>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	691b      	ldr	r3, [r3, #16]
 800428e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004292:	d118      	bne.n	80042c6 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004294:	2300      	movs	r3, #0
 8004296:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	695b      	ldr	r3, [r3, #20]
 800429e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	699b      	ldr	r3, [r3, #24]
 80042a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80042a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80042b8:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042be:	1c5a      	adds	r2, r3, #1
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	651a      	str	r2, [r3, #80]	@ 0x50
 80042c4:	e13e      	b.n	8004544 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042ca:	b29b      	uxth	r3, r3
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d113      	bne.n	80042f8 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042d0:	2300      	movs	r3, #0
 80042d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	695b      	ldr	r3, [r3, #20]
 80042da:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	699b      	ldr	r3, [r3, #24]
 80042e2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042f4:	601a      	str	r2, [r3, #0]
 80042f6:	e115      	b.n	8004524 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042fc:	b29b      	uxth	r3, r3
 80042fe:	2b01      	cmp	r3, #1
 8004300:	f040 808a 	bne.w	8004418 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004304:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004306:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800430a:	d137      	bne.n	800437c <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	681a      	ldr	r2, [r3, #0]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800431a:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004326:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800432a:	d113      	bne.n	8004354 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	681a      	ldr	r2, [r3, #0]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800433a:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800433c:	2300      	movs	r3, #0
 800433e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	695b      	ldr	r3, [r3, #20]
 8004346:	627b      	str	r3, [r7, #36]	@ 0x24
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	699b      	ldr	r3, [r3, #24]
 800434e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004352:	e0e7      	b.n	8004524 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004354:	2300      	movs	r3, #0
 8004356:	623b      	str	r3, [r7, #32]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	695b      	ldr	r3, [r3, #20]
 800435e:	623b      	str	r3, [r7, #32]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	699b      	ldr	r3, [r3, #24]
 8004366:	623b      	str	r3, [r7, #32]
 8004368:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004378:	601a      	str	r2, [r3, #0]
 800437a:	e0d3      	b.n	8004524 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800437c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800437e:	2b08      	cmp	r3, #8
 8004380:	d02e      	beq.n	80043e0 <I2C_Master_ADDR+0x1b2>
 8004382:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004384:	2b20      	cmp	r3, #32
 8004386:	d02b      	beq.n	80043e0 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004388:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800438a:	2b12      	cmp	r3, #18
 800438c:	d102      	bne.n	8004394 <I2C_Master_ADDR+0x166>
 800438e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004390:	2b01      	cmp	r3, #1
 8004392:	d125      	bne.n	80043e0 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004394:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004396:	2b04      	cmp	r3, #4
 8004398:	d00e      	beq.n	80043b8 <I2C_Master_ADDR+0x18a>
 800439a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800439c:	2b02      	cmp	r3, #2
 800439e:	d00b      	beq.n	80043b8 <I2C_Master_ADDR+0x18a>
 80043a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043a2:	2b10      	cmp	r3, #16
 80043a4:	d008      	beq.n	80043b8 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	681a      	ldr	r2, [r3, #0]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043b4:	601a      	str	r2, [r3, #0]
 80043b6:	e007      	b.n	80043c8 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80043c6:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043c8:	2300      	movs	r3, #0
 80043ca:	61fb      	str	r3, [r7, #28]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	695b      	ldr	r3, [r3, #20]
 80043d2:	61fb      	str	r3, [r7, #28]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	699b      	ldr	r3, [r3, #24]
 80043da:	61fb      	str	r3, [r7, #28]
 80043dc:	69fb      	ldr	r3, [r7, #28]
 80043de:	e0a1      	b.n	8004524 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043ee:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043f0:	2300      	movs	r3, #0
 80043f2:	61bb      	str	r3, [r7, #24]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	695b      	ldr	r3, [r3, #20]
 80043fa:	61bb      	str	r3, [r7, #24]
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	699b      	ldr	r3, [r3, #24]
 8004402:	61bb      	str	r3, [r7, #24]
 8004404:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004414:	601a      	str	r2, [r3, #0]
 8004416:	e085      	b.n	8004524 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800441c:	b29b      	uxth	r3, r3
 800441e:	2b02      	cmp	r3, #2
 8004420:	d14d      	bne.n	80044be <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004422:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004424:	2b04      	cmp	r3, #4
 8004426:	d016      	beq.n	8004456 <I2C_Master_ADDR+0x228>
 8004428:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800442a:	2b02      	cmp	r3, #2
 800442c:	d013      	beq.n	8004456 <I2C_Master_ADDR+0x228>
 800442e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004430:	2b10      	cmp	r3, #16
 8004432:	d010      	beq.n	8004456 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004442:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004452:	601a      	str	r2, [r3, #0]
 8004454:	e007      	b.n	8004466 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	681a      	ldr	r2, [r3, #0]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004464:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004470:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004474:	d117      	bne.n	80044a6 <I2C_Master_ADDR+0x278>
 8004476:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004478:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800447c:	d00b      	beq.n	8004496 <I2C_Master_ADDR+0x268>
 800447e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004480:	2b01      	cmp	r3, #1
 8004482:	d008      	beq.n	8004496 <I2C_Master_ADDR+0x268>
 8004484:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004486:	2b08      	cmp	r3, #8
 8004488:	d005      	beq.n	8004496 <I2C_Master_ADDR+0x268>
 800448a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800448c:	2b10      	cmp	r3, #16
 800448e:	d002      	beq.n	8004496 <I2C_Master_ADDR+0x268>
 8004490:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004492:	2b20      	cmp	r3, #32
 8004494:	d107      	bne.n	80044a6 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	685a      	ldr	r2, [r3, #4]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80044a4:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044a6:	2300      	movs	r3, #0
 80044a8:	617b      	str	r3, [r7, #20]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	695b      	ldr	r3, [r3, #20]
 80044b0:	617b      	str	r3, [r7, #20]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	699b      	ldr	r3, [r3, #24]
 80044b8:	617b      	str	r3, [r7, #20]
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	e032      	b.n	8004524 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	681a      	ldr	r2, [r3, #0]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80044cc:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80044d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044dc:	d117      	bne.n	800450e <I2C_Master_ADDR+0x2e0>
 80044de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044e0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80044e4:	d00b      	beq.n	80044fe <I2C_Master_ADDR+0x2d0>
 80044e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d008      	beq.n	80044fe <I2C_Master_ADDR+0x2d0>
 80044ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044ee:	2b08      	cmp	r3, #8
 80044f0:	d005      	beq.n	80044fe <I2C_Master_ADDR+0x2d0>
 80044f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044f4:	2b10      	cmp	r3, #16
 80044f6:	d002      	beq.n	80044fe <I2C_Master_ADDR+0x2d0>
 80044f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044fa:	2b20      	cmp	r3, #32
 80044fc:	d107      	bne.n	800450e <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	685a      	ldr	r2, [r3, #4]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800450c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800450e:	2300      	movs	r3, #0
 8004510:	613b      	str	r3, [r7, #16]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	695b      	ldr	r3, [r3, #20]
 8004518:	613b      	str	r3, [r7, #16]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	699b      	ldr	r3, [r3, #24]
 8004520:	613b      	str	r3, [r7, #16]
 8004522:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2200      	movs	r2, #0
 8004528:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800452a:	e00b      	b.n	8004544 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800452c:	2300      	movs	r3, #0
 800452e:	60fb      	str	r3, [r7, #12]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	695b      	ldr	r3, [r3, #20]
 8004536:	60fb      	str	r3, [r7, #12]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	699b      	ldr	r3, [r3, #24]
 800453e:	60fb      	str	r3, [r7, #12]
 8004540:	68fb      	ldr	r3, [r7, #12]
}
 8004542:	e7ff      	b.n	8004544 <I2C_Master_ADDR+0x316>
 8004544:	bf00      	nop
 8004546:	3744      	adds	r7, #68	@ 0x44
 8004548:	46bd      	mov	sp, r7
 800454a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454e:	4770      	bx	lr

08004550 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b084      	sub	sp, #16
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800455e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004564:	b29b      	uxth	r3, r3
 8004566:	2b00      	cmp	r3, #0
 8004568:	d02b      	beq.n	80045c2 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800456e:	781a      	ldrb	r2, [r3, #0]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800457a:	1c5a      	adds	r2, r3, #1
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004584:	b29b      	uxth	r3, r3
 8004586:	3b01      	subs	r3, #1
 8004588:	b29a      	uxth	r2, r3
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004592:	b29b      	uxth	r3, r3
 8004594:	2b00      	cmp	r3, #0
 8004596:	d114      	bne.n	80045c2 <I2C_SlaveTransmit_TXE+0x72>
 8004598:	7bfb      	ldrb	r3, [r7, #15]
 800459a:	2b29      	cmp	r3, #41	@ 0x29
 800459c:	d111      	bne.n	80045c2 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	685a      	ldr	r2, [r3, #4]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045ac:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2221      	movs	r2, #33	@ 0x21
 80045b2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2228      	movs	r2, #40	@ 0x28
 80045b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80045bc:	6878      	ldr	r0, [r7, #4]
 80045be:	f7ff f9cf 	bl	8003960 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80045c2:	bf00      	nop
 80045c4:	3710      	adds	r7, #16
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}

080045ca <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80045ca:	b480      	push	{r7}
 80045cc:	b083      	sub	sp, #12
 80045ce:	af00      	add	r7, sp, #0
 80045d0:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045d6:	b29b      	uxth	r3, r3
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d011      	beq.n	8004600 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045e0:	781a      	ldrb	r2, [r3, #0]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ec:	1c5a      	adds	r2, r3, #1
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045f6:	b29b      	uxth	r3, r3
 80045f8:	3b01      	subs	r3, #1
 80045fa:	b29a      	uxth	r2, r3
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004600:	bf00      	nop
 8004602:	370c      	adds	r7, #12
 8004604:	46bd      	mov	sp, r7
 8004606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460a:	4770      	bx	lr

0800460c <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b084      	sub	sp, #16
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800461a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004620:	b29b      	uxth	r3, r3
 8004622:	2b00      	cmp	r3, #0
 8004624:	d02c      	beq.n	8004680 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	691a      	ldr	r2, [r3, #16]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004630:	b2d2      	uxtb	r2, r2
 8004632:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004638:	1c5a      	adds	r2, r3, #1
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004642:	b29b      	uxth	r3, r3
 8004644:	3b01      	subs	r3, #1
 8004646:	b29a      	uxth	r2, r3
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004650:	b29b      	uxth	r3, r3
 8004652:	2b00      	cmp	r3, #0
 8004654:	d114      	bne.n	8004680 <I2C_SlaveReceive_RXNE+0x74>
 8004656:	7bfb      	ldrb	r3, [r7, #15]
 8004658:	2b2a      	cmp	r3, #42	@ 0x2a
 800465a:	d111      	bne.n	8004680 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	685a      	ldr	r2, [r3, #4]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800466a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2222      	movs	r2, #34	@ 0x22
 8004670:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2228      	movs	r2, #40	@ 0x28
 8004676:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f7ff f97a 	bl	8003974 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004680:	bf00      	nop
 8004682:	3710      	adds	r7, #16
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}

08004688 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004688:	b480      	push	{r7}
 800468a:	b083      	sub	sp, #12
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004694:	b29b      	uxth	r3, r3
 8004696:	2b00      	cmp	r3, #0
 8004698:	d012      	beq.n	80046c0 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	691a      	ldr	r2, [r3, #16]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046a4:	b2d2      	uxtb	r2, r2
 80046a6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ac:	1c5a      	adds	r2, r3, #1
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046b6:	b29b      	uxth	r3, r3
 80046b8:	3b01      	subs	r3, #1
 80046ba:	b29a      	uxth	r2, r3
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80046c0:	bf00      	nop
 80046c2:	370c      	adds	r7, #12
 80046c4:	46bd      	mov	sp, r7
 80046c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ca:	4770      	bx	lr

080046cc <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b084      	sub	sp, #16
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
 80046d4:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80046d6:	2300      	movs	r3, #0
 80046d8:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80046e6:	2b28      	cmp	r3, #40	@ 0x28
 80046e8:	d127      	bne.n	800473a <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	685a      	ldr	r2, [r3, #4]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046f8:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	089b      	lsrs	r3, r3, #2
 80046fe:	f003 0301 	and.w	r3, r3, #1
 8004702:	2b00      	cmp	r3, #0
 8004704:	d101      	bne.n	800470a <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004706:	2301      	movs	r3, #1
 8004708:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	09db      	lsrs	r3, r3, #7
 800470e:	f003 0301 	and.w	r3, r3, #1
 8004712:	2b00      	cmp	r3, #0
 8004714:	d103      	bne.n	800471e <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	68db      	ldr	r3, [r3, #12]
 800471a:	81bb      	strh	r3, [r7, #12]
 800471c:	e002      	b.n	8004724 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	699b      	ldr	r3, [r3, #24]
 8004722:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2200      	movs	r2, #0
 8004728:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800472c:	89ba      	ldrh	r2, [r7, #12]
 800472e:	7bfb      	ldrb	r3, [r7, #15]
 8004730:	4619      	mov	r1, r3
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f7ff f928 	bl	8003988 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004738:	e00e      	b.n	8004758 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800473a:	2300      	movs	r3, #0
 800473c:	60bb      	str	r3, [r7, #8]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	695b      	ldr	r3, [r3, #20]
 8004744:	60bb      	str	r3, [r7, #8]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	699b      	ldr	r3, [r3, #24]
 800474c:	60bb      	str	r3, [r7, #8]
 800474e:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2200      	movs	r2, #0
 8004754:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004758:	bf00      	nop
 800475a:	3710      	adds	r7, #16
 800475c:	46bd      	mov	sp, r7
 800475e:	bd80      	pop	{r7, pc}

08004760 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b084      	sub	sp, #16
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800476e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	685a      	ldr	r2, [r3, #4]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800477e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004780:	2300      	movs	r3, #0
 8004782:	60bb      	str	r3, [r7, #8]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	695b      	ldr	r3, [r3, #20]
 800478a:	60bb      	str	r3, [r7, #8]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	681a      	ldr	r2, [r3, #0]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f042 0201 	orr.w	r2, r2, #1
 800479a:	601a      	str	r2, [r3, #0]
 800479c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	681a      	ldr	r2, [r3, #0]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047ac:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80047bc:	d172      	bne.n	80048a4 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80047be:	7bfb      	ldrb	r3, [r7, #15]
 80047c0:	2b22      	cmp	r3, #34	@ 0x22
 80047c2:	d002      	beq.n	80047ca <I2C_Slave_STOPF+0x6a>
 80047c4:	7bfb      	ldrb	r3, [r7, #15]
 80047c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80047c8:	d135      	bne.n	8004836 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	b29a      	uxth	r2, r3
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047dc:	b29b      	uxth	r3, r3
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d005      	beq.n	80047ee <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047e6:	f043 0204 	orr.w	r2, r3, #4
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	685a      	ldr	r2, [r3, #4]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80047fc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004802:	4618      	mov	r0, r3
 8004804:	f7fe f92f 	bl	8002a66 <HAL_DMA_GetState>
 8004808:	4603      	mov	r3, r0
 800480a:	2b01      	cmp	r3, #1
 800480c:	d049      	beq.n	80048a2 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004812:	4a69      	ldr	r2, [pc, #420]	@ (80049b8 <I2C_Slave_STOPF+0x258>)
 8004814:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800481a:	4618      	mov	r0, r3
 800481c:	f7fe f901 	bl	8002a22 <HAL_DMA_Abort_IT>
 8004820:	4603      	mov	r3, r0
 8004822:	2b00      	cmp	r3, #0
 8004824:	d03d      	beq.n	80048a2 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800482a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800482c:	687a      	ldr	r2, [r7, #4]
 800482e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004830:	4610      	mov	r0, r2
 8004832:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004834:	e035      	b.n	80048a2 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	b29a      	uxth	r2, r3
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004848:	b29b      	uxth	r3, r3
 800484a:	2b00      	cmp	r3, #0
 800484c:	d005      	beq.n	800485a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004852:	f043 0204 	orr.w	r2, r3, #4
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	685a      	ldr	r2, [r3, #4]
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004868:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800486e:	4618      	mov	r0, r3
 8004870:	f7fe f8f9 	bl	8002a66 <HAL_DMA_GetState>
 8004874:	4603      	mov	r3, r0
 8004876:	2b01      	cmp	r3, #1
 8004878:	d014      	beq.n	80048a4 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800487e:	4a4e      	ldr	r2, [pc, #312]	@ (80049b8 <I2C_Slave_STOPF+0x258>)
 8004880:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004886:	4618      	mov	r0, r3
 8004888:	f7fe f8cb 	bl	8002a22 <HAL_DMA_Abort_IT>
 800488c:	4603      	mov	r3, r0
 800488e:	2b00      	cmp	r3, #0
 8004890:	d008      	beq.n	80048a4 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004896:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004898:	687a      	ldr	r2, [r7, #4]
 800489a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800489c:	4610      	mov	r0, r2
 800489e:	4798      	blx	r3
 80048a0:	e000      	b.n	80048a4 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80048a2:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048a8:	b29b      	uxth	r3, r3
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d03e      	beq.n	800492c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	695b      	ldr	r3, [r3, #20]
 80048b4:	f003 0304 	and.w	r3, r3, #4
 80048b8:	2b04      	cmp	r3, #4
 80048ba:	d112      	bne.n	80048e2 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	691a      	ldr	r2, [r3, #16]
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048c6:	b2d2      	uxtb	r2, r2
 80048c8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ce:	1c5a      	adds	r2, r3, #1
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048d8:	b29b      	uxth	r3, r3
 80048da:	3b01      	subs	r3, #1
 80048dc:	b29a      	uxth	r2, r3
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	695b      	ldr	r3, [r3, #20]
 80048e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048ec:	2b40      	cmp	r3, #64	@ 0x40
 80048ee:	d112      	bne.n	8004916 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	691a      	ldr	r2, [r3, #16]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048fa:	b2d2      	uxtb	r2, r2
 80048fc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004902:	1c5a      	adds	r2, r3, #1
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800490c:	b29b      	uxth	r3, r3
 800490e:	3b01      	subs	r3, #1
 8004910:	b29a      	uxth	r2, r3
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800491a:	b29b      	uxth	r3, r3
 800491c:	2b00      	cmp	r3, #0
 800491e:	d005      	beq.n	800492c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004924:	f043 0204 	orr.w	r2, r3, #4
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004930:	2b00      	cmp	r3, #0
 8004932:	d003      	beq.n	800493c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004934:	6878      	ldr	r0, [r7, #4]
 8004936:	f000 f8b7 	bl	8004aa8 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800493a:	e039      	b.n	80049b0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800493c:	7bfb      	ldrb	r3, [r7, #15]
 800493e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004940:	d109      	bne.n	8004956 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2200      	movs	r2, #0
 8004946:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2228      	movs	r2, #40	@ 0x28
 800494c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004950:	6878      	ldr	r0, [r7, #4]
 8004952:	f7ff f80f 	bl	8003974 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800495c:	b2db      	uxtb	r3, r3
 800495e:	2b28      	cmp	r3, #40	@ 0x28
 8004960:	d111      	bne.n	8004986 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	4a15      	ldr	r2, [pc, #84]	@ (80049bc <I2C_Slave_STOPF+0x25c>)
 8004966:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2200      	movs	r2, #0
 800496c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2220      	movs	r2, #32
 8004972:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2200      	movs	r2, #0
 800497a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800497e:	6878      	ldr	r0, [r7, #4]
 8004980:	f7ff f810 	bl	80039a4 <HAL_I2C_ListenCpltCallback>
}
 8004984:	e014      	b.n	80049b0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800498a:	2b22      	cmp	r3, #34	@ 0x22
 800498c:	d002      	beq.n	8004994 <I2C_Slave_STOPF+0x234>
 800498e:	7bfb      	ldrb	r3, [r7, #15]
 8004990:	2b22      	cmp	r3, #34	@ 0x22
 8004992:	d10d      	bne.n	80049b0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2200      	movs	r2, #0
 8004998:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2220      	movs	r2, #32
 800499e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2200      	movs	r2, #0
 80049a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	f7fe ffe2 	bl	8003974 <HAL_I2C_SlaveRxCpltCallback>
}
 80049b0:	bf00      	nop
 80049b2:	3710      	adds	r7, #16
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd80      	pop	{r7, pc}
 80049b8:	08004edd 	.word	0x08004edd
 80049bc:	ffff0000 	.word	0xffff0000

080049c0 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b084      	sub	sp, #16
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049ce:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049d4:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	2b08      	cmp	r3, #8
 80049da:	d002      	beq.n	80049e2 <I2C_Slave_AF+0x22>
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	2b20      	cmp	r3, #32
 80049e0:	d129      	bne.n	8004a36 <I2C_Slave_AF+0x76>
 80049e2:	7bfb      	ldrb	r3, [r7, #15]
 80049e4:	2b28      	cmp	r3, #40	@ 0x28
 80049e6:	d126      	bne.n	8004a36 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	4a2e      	ldr	r2, [pc, #184]	@ (8004aa4 <I2C_Slave_AF+0xe4>)
 80049ec:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	685a      	ldr	r2, [r3, #4]
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80049fc:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004a06:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	681a      	ldr	r2, [r3, #0]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a16:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2220      	movs	r2, #32
 8004a22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004a2e:	6878      	ldr	r0, [r7, #4]
 8004a30:	f7fe ffb8 	bl	80039a4 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8004a34:	e031      	b.n	8004a9a <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004a36:	7bfb      	ldrb	r3, [r7, #15]
 8004a38:	2b21      	cmp	r3, #33	@ 0x21
 8004a3a:	d129      	bne.n	8004a90 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	4a19      	ldr	r2, [pc, #100]	@ (8004aa4 <I2C_Slave_AF+0xe4>)
 8004a40:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2221      	movs	r2, #33	@ 0x21
 8004a46:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2220      	movs	r2, #32
 8004a4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2200      	movs	r2, #0
 8004a54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	685a      	ldr	r2, [r3, #4]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004a66:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004a70:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	681a      	ldr	r2, [r3, #0]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a80:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f7fe faf8 	bl	8003078 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004a88:	6878      	ldr	r0, [r7, #4]
 8004a8a:	f7fe ff69 	bl	8003960 <HAL_I2C_SlaveTxCpltCallback>
}
 8004a8e:	e004      	b.n	8004a9a <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004a98:	615a      	str	r2, [r3, #20]
}
 8004a9a:	bf00      	nop
 8004a9c:	3710      	adds	r7, #16
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}
 8004aa2:	bf00      	nop
 8004aa4:	ffff0000 	.word	0xffff0000

08004aa8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b084      	sub	sp, #16
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ab6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004abe:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004ac0:	7bbb      	ldrb	r3, [r7, #14]
 8004ac2:	2b10      	cmp	r3, #16
 8004ac4:	d002      	beq.n	8004acc <I2C_ITError+0x24>
 8004ac6:	7bbb      	ldrb	r3, [r7, #14]
 8004ac8:	2b40      	cmp	r3, #64	@ 0x40
 8004aca:	d10a      	bne.n	8004ae2 <I2C_ITError+0x3a>
 8004acc:	7bfb      	ldrb	r3, [r7, #15]
 8004ace:	2b22      	cmp	r3, #34	@ 0x22
 8004ad0:	d107      	bne.n	8004ae2 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	681a      	ldr	r2, [r3, #0]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ae0:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004ae2:	7bfb      	ldrb	r3, [r7, #15]
 8004ae4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004ae8:	2b28      	cmp	r3, #40	@ 0x28
 8004aea:	d107      	bne.n	8004afc <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2200      	movs	r2, #0
 8004af0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2228      	movs	r2, #40	@ 0x28
 8004af6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004afa:	e015      	b.n	8004b28 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b06:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b0a:	d00a      	beq.n	8004b22 <I2C_ITError+0x7a>
 8004b0c:	7bfb      	ldrb	r3, [r7, #15]
 8004b0e:	2b60      	cmp	r3, #96	@ 0x60
 8004b10:	d007      	beq.n	8004b22 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2220      	movs	r2, #32
 8004b16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b32:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b36:	d162      	bne.n	8004bfe <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	685a      	ldr	r2, [r3, #4]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004b46:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b4c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004b50:	b2db      	uxtb	r3, r3
 8004b52:	2b01      	cmp	r3, #1
 8004b54:	d020      	beq.n	8004b98 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b5a:	4a6a      	ldr	r2, [pc, #424]	@ (8004d04 <I2C_ITError+0x25c>)
 8004b5c:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b62:	4618      	mov	r0, r3
 8004b64:	f7fd ff5d 	bl	8002a22 <HAL_DMA_Abort_IT>
 8004b68:	4603      	mov	r3, r0
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	f000 8089 	beq.w	8004c82 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	681a      	ldr	r2, [r3, #0]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f022 0201 	bic.w	r2, r2, #1
 8004b7e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2220      	movs	r2, #32
 8004b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004b92:	4610      	mov	r0, r2
 8004b94:	4798      	blx	r3
 8004b96:	e074      	b.n	8004c82 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b9c:	4a59      	ldr	r2, [pc, #356]	@ (8004d04 <I2C_ITError+0x25c>)
 8004b9e:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	f7fd ff3c 	bl	8002a22 <HAL_DMA_Abort_IT>
 8004baa:	4603      	mov	r3, r0
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d068      	beq.n	8004c82 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	695b      	ldr	r3, [r3, #20]
 8004bb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bba:	2b40      	cmp	r3, #64	@ 0x40
 8004bbc:	d10b      	bne.n	8004bd6 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	691a      	ldr	r2, [r3, #16]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bc8:	b2d2      	uxtb	r2, r2
 8004bca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bd0:	1c5a      	adds	r2, r3, #1
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f022 0201 	bic.w	r2, r2, #1
 8004be4:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2220      	movs	r2, #32
 8004bea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bf2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bf4:	687a      	ldr	r2, [r7, #4]
 8004bf6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004bf8:	4610      	mov	r0, r2
 8004bfa:	4798      	blx	r3
 8004bfc:	e041      	b.n	8004c82 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	2b60      	cmp	r3, #96	@ 0x60
 8004c08:	d125      	bne.n	8004c56 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2220      	movs	r2, #32
 8004c0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2200      	movs	r2, #0
 8004c16:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	695b      	ldr	r3, [r3, #20]
 8004c1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c22:	2b40      	cmp	r3, #64	@ 0x40
 8004c24:	d10b      	bne.n	8004c3e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	691a      	ldr	r2, [r3, #16]
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c30:	b2d2      	uxtb	r2, r2
 8004c32:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c38:	1c5a      	adds	r2, r3, #1
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f022 0201 	bic.w	r2, r2, #1
 8004c4c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	f7fe fed0 	bl	80039f4 <HAL_I2C_AbortCpltCallback>
 8004c54:	e015      	b.n	8004c82 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	695b      	ldr	r3, [r3, #20]
 8004c5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c60:	2b40      	cmp	r3, #64	@ 0x40
 8004c62:	d10b      	bne.n	8004c7c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	691a      	ldr	r2, [r3, #16]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c6e:	b2d2      	uxtb	r2, r2
 8004c70:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c76:	1c5a      	adds	r2, r3, #1
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004c7c:	6878      	ldr	r0, [r7, #4]
 8004c7e:	f7fe feaf 	bl	80039e0 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c86:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	f003 0301 	and.w	r3, r3, #1
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d10e      	bne.n	8004cb0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d109      	bne.n	8004cb0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d104      	bne.n	8004cb0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d007      	beq.n	8004cc0 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	685a      	ldr	r2, [r3, #4]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004cbe:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cc6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ccc:	f003 0304 	and.w	r3, r3, #4
 8004cd0:	2b04      	cmp	r3, #4
 8004cd2:	d113      	bne.n	8004cfc <I2C_ITError+0x254>
 8004cd4:	7bfb      	ldrb	r3, [r7, #15]
 8004cd6:	2b28      	cmp	r3, #40	@ 0x28
 8004cd8:	d110      	bne.n	8004cfc <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	4a0a      	ldr	r2, [pc, #40]	@ (8004d08 <I2C_ITError+0x260>)
 8004cde:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2220      	movs	r2, #32
 8004cea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	f7fe fe54 	bl	80039a4 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004cfc:	bf00      	nop
 8004cfe:	3710      	adds	r7, #16
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bd80      	pop	{r7, pc}
 8004d04:	08004edd 	.word	0x08004edd
 8004d08:	ffff0000 	.word	0xffff0000

08004d0c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b088      	sub	sp, #32
 8004d10:	af02      	add	r7, sp, #8
 8004d12:	60f8      	str	r0, [r7, #12]
 8004d14:	4608      	mov	r0, r1
 8004d16:	4611      	mov	r1, r2
 8004d18:	461a      	mov	r2, r3
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	817b      	strh	r3, [r7, #10]
 8004d1e:	460b      	mov	r3, r1
 8004d20:	813b      	strh	r3, [r7, #8]
 8004d22:	4613      	mov	r3, r2
 8004d24:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004d34:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	681a      	ldr	r2, [r3, #0]
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004d44:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d48:	9300      	str	r3, [sp, #0]
 8004d4a:	6a3b      	ldr	r3, [r7, #32]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004d52:	68f8      	ldr	r0, [r7, #12]
 8004d54:	f000 f96a 	bl	800502c <I2C_WaitOnFlagUntilTimeout>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d00d      	beq.n	8004d7a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d6c:	d103      	bne.n	8004d76 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004d74:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004d76:	2303      	movs	r3, #3
 8004d78:	e0aa      	b.n	8004ed0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004d7a:	897b      	ldrh	r3, [r7, #10]
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	461a      	mov	r2, r3
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004d88:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d8c:	6a3a      	ldr	r2, [r7, #32]
 8004d8e:	4952      	ldr	r1, [pc, #328]	@ (8004ed8 <I2C_RequestMemoryRead+0x1cc>)
 8004d90:	68f8      	ldr	r0, [r7, #12]
 8004d92:	f000 f9c5 	bl	8005120 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d96:	4603      	mov	r3, r0
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d001      	beq.n	8004da0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	e097      	b.n	8004ed0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004da0:	2300      	movs	r3, #0
 8004da2:	617b      	str	r3, [r7, #20]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	695b      	ldr	r3, [r3, #20]
 8004daa:	617b      	str	r3, [r7, #20]
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	699b      	ldr	r3, [r3, #24]
 8004db2:	617b      	str	r3, [r7, #20]
 8004db4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004db6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004db8:	6a39      	ldr	r1, [r7, #32]
 8004dba:	68f8      	ldr	r0, [r7, #12]
 8004dbc:	f000 fa50 	bl	8005260 <I2C_WaitOnTXEFlagUntilTimeout>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d00d      	beq.n	8004de2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dca:	2b04      	cmp	r3, #4
 8004dcc:	d107      	bne.n	8004dde <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	681a      	ldr	r2, [r3, #0]
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ddc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	e076      	b.n	8004ed0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004de2:	88fb      	ldrh	r3, [r7, #6]
 8004de4:	2b01      	cmp	r3, #1
 8004de6:	d105      	bne.n	8004df4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004de8:	893b      	ldrh	r3, [r7, #8]
 8004dea:	b2da      	uxtb	r2, r3
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	611a      	str	r2, [r3, #16]
 8004df2:	e021      	b.n	8004e38 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004df4:	893b      	ldrh	r3, [r7, #8]
 8004df6:	0a1b      	lsrs	r3, r3, #8
 8004df8:	b29b      	uxth	r3, r3
 8004dfa:	b2da      	uxtb	r2, r3
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e04:	6a39      	ldr	r1, [r7, #32]
 8004e06:	68f8      	ldr	r0, [r7, #12]
 8004e08:	f000 fa2a 	bl	8005260 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d00d      	beq.n	8004e2e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e16:	2b04      	cmp	r3, #4
 8004e18:	d107      	bne.n	8004e2a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	681a      	ldr	r2, [r3, #0]
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e28:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	e050      	b.n	8004ed0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004e2e:	893b      	ldrh	r3, [r7, #8]
 8004e30:	b2da      	uxtb	r2, r3
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e3a:	6a39      	ldr	r1, [r7, #32]
 8004e3c:	68f8      	ldr	r0, [r7, #12]
 8004e3e:	f000 fa0f 	bl	8005260 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e42:	4603      	mov	r3, r0
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d00d      	beq.n	8004e64 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e4c:	2b04      	cmp	r3, #4
 8004e4e:	d107      	bne.n	8004e60 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	681a      	ldr	r2, [r3, #0]
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e5e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004e60:	2301      	movs	r3, #1
 8004e62:	e035      	b.n	8004ed0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	681a      	ldr	r2, [r3, #0]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e72:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e76:	9300      	str	r3, [sp, #0]
 8004e78:	6a3b      	ldr	r3, [r7, #32]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004e80:	68f8      	ldr	r0, [r7, #12]
 8004e82:	f000 f8d3 	bl	800502c <I2C_WaitOnFlagUntilTimeout>
 8004e86:	4603      	mov	r3, r0
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d00d      	beq.n	8004ea8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e9a:	d103      	bne.n	8004ea4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ea2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004ea4:	2303      	movs	r3, #3
 8004ea6:	e013      	b.n	8004ed0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004ea8:	897b      	ldrh	r3, [r7, #10]
 8004eaa:	b2db      	uxtb	r3, r3
 8004eac:	f043 0301 	orr.w	r3, r3, #1
 8004eb0:	b2da      	uxtb	r2, r3
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eba:	6a3a      	ldr	r2, [r7, #32]
 8004ebc:	4906      	ldr	r1, [pc, #24]	@ (8004ed8 <I2C_RequestMemoryRead+0x1cc>)
 8004ebe:	68f8      	ldr	r0, [r7, #12]
 8004ec0:	f000 f92e 	bl	8005120 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d001      	beq.n	8004ece <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e000      	b.n	8004ed0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004ece:	2300      	movs	r3, #0
}
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	3718      	adds	r7, #24
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bd80      	pop	{r7, pc}
 8004ed8:	00010002 	.word	0x00010002

08004edc <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b086      	sub	sp, #24
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eec:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ef4:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004ef6:	4b4b      	ldr	r3, [pc, #300]	@ (8005024 <I2C_DMAAbort+0x148>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	08db      	lsrs	r3, r3, #3
 8004efc:	4a4a      	ldr	r2, [pc, #296]	@ (8005028 <I2C_DMAAbort+0x14c>)
 8004efe:	fba2 2303 	umull	r2, r3, r2, r3
 8004f02:	0a1a      	lsrs	r2, r3, #8
 8004f04:	4613      	mov	r3, r2
 8004f06:	009b      	lsls	r3, r3, #2
 8004f08:	4413      	add	r3, r2
 8004f0a:	00da      	lsls	r2, r3, #3
 8004f0c:	1ad3      	subs	r3, r2, r3
 8004f0e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d106      	bne.n	8004f24 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f1a:	f043 0220 	orr.w	r2, r3, #32
 8004f1e:	697b      	ldr	r3, [r7, #20]
 8004f20:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8004f22:	e00a      	b.n	8004f3a <I2C_DMAAbort+0x5e>
    }
    count--;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	3b01      	subs	r3, #1
 8004f28:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f38:	d0ea      	beq.n	8004f10 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d003      	beq.n	8004f4a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f46:	2200      	movs	r2, #0
 8004f48:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004f4a:	697b      	ldr	r3, [r7, #20]
 8004f4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d003      	beq.n	8004f5a <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f56:	2200      	movs	r2, #0
 8004f58:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	681a      	ldr	r2, [r3, #0]
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f68:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d003      	beq.n	8004f80 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004f78:	697b      	ldr	r3, [r7, #20]
 8004f7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d003      	beq.n	8004f90 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004f88:	697b      	ldr	r3, [r7, #20]
 8004f8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	681a      	ldr	r2, [r3, #0]
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f022 0201 	bic.w	r2, r2, #1
 8004f9e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fa6:	b2db      	uxtb	r3, r3
 8004fa8:	2b60      	cmp	r3, #96	@ 0x60
 8004faa:	d10e      	bne.n	8004fca <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	2220      	movs	r2, #32
 8004fb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004fc2:	6978      	ldr	r0, [r7, #20]
 8004fc4:	f7fe fd16 	bl	80039f4 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004fc8:	e027      	b.n	800501a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004fca:	7cfb      	ldrb	r3, [r7, #19]
 8004fcc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004fd0:	2b28      	cmp	r3, #40	@ 0x28
 8004fd2:	d117      	bne.n	8005004 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	697b      	ldr	r3, [r7, #20]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f042 0201 	orr.w	r2, r2, #1
 8004fe2:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	681a      	ldr	r2, [r3, #0]
 8004fea:	697b      	ldr	r3, [r7, #20]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004ff2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	2228      	movs	r2, #40	@ 0x28
 8004ffe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005002:	e007      	b.n	8005014 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005004:	697b      	ldr	r3, [r7, #20]
 8005006:	2220      	movs	r2, #32
 8005008:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800500c:	697b      	ldr	r3, [r7, #20]
 800500e:	2200      	movs	r2, #0
 8005010:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005014:	6978      	ldr	r0, [r7, #20]
 8005016:	f7fe fce3 	bl	80039e0 <HAL_I2C_ErrorCallback>
}
 800501a:	bf00      	nop
 800501c:	3718      	adds	r7, #24
 800501e:	46bd      	mov	sp, r7
 8005020:	bd80      	pop	{r7, pc}
 8005022:	bf00      	nop
 8005024:	2000002c 	.word	0x2000002c
 8005028:	14f8b589 	.word	0x14f8b589

0800502c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b084      	sub	sp, #16
 8005030:	af00      	add	r7, sp, #0
 8005032:	60f8      	str	r0, [r7, #12]
 8005034:	60b9      	str	r1, [r7, #8]
 8005036:	603b      	str	r3, [r7, #0]
 8005038:	4613      	mov	r3, r2
 800503a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800503c:	e048      	b.n	80050d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005044:	d044      	beq.n	80050d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005046:	f7fd fbab 	bl	80027a0 <HAL_GetTick>
 800504a:	4602      	mov	r2, r0
 800504c:	69bb      	ldr	r3, [r7, #24]
 800504e:	1ad3      	subs	r3, r2, r3
 8005050:	683a      	ldr	r2, [r7, #0]
 8005052:	429a      	cmp	r2, r3
 8005054:	d302      	bcc.n	800505c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d139      	bne.n	80050d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	0c1b      	lsrs	r3, r3, #16
 8005060:	b2db      	uxtb	r3, r3
 8005062:	2b01      	cmp	r3, #1
 8005064:	d10d      	bne.n	8005082 <I2C_WaitOnFlagUntilTimeout+0x56>
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	695b      	ldr	r3, [r3, #20]
 800506c:	43da      	mvns	r2, r3
 800506e:	68bb      	ldr	r3, [r7, #8]
 8005070:	4013      	ands	r3, r2
 8005072:	b29b      	uxth	r3, r3
 8005074:	2b00      	cmp	r3, #0
 8005076:	bf0c      	ite	eq
 8005078:	2301      	moveq	r3, #1
 800507a:	2300      	movne	r3, #0
 800507c:	b2db      	uxtb	r3, r3
 800507e:	461a      	mov	r2, r3
 8005080:	e00c      	b.n	800509c <I2C_WaitOnFlagUntilTimeout+0x70>
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	699b      	ldr	r3, [r3, #24]
 8005088:	43da      	mvns	r2, r3
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	4013      	ands	r3, r2
 800508e:	b29b      	uxth	r3, r3
 8005090:	2b00      	cmp	r3, #0
 8005092:	bf0c      	ite	eq
 8005094:	2301      	moveq	r3, #1
 8005096:	2300      	movne	r3, #0
 8005098:	b2db      	uxtb	r3, r3
 800509a:	461a      	mov	r2, r3
 800509c:	79fb      	ldrb	r3, [r7, #7]
 800509e:	429a      	cmp	r2, r3
 80050a0:	d116      	bne.n	80050d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	2200      	movs	r2, #0
 80050a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	2220      	movs	r2, #32
 80050ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2200      	movs	r2, #0
 80050b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050bc:	f043 0220 	orr.w	r2, r3, #32
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2200      	movs	r2, #0
 80050c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80050cc:	2301      	movs	r3, #1
 80050ce:	e023      	b.n	8005118 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	0c1b      	lsrs	r3, r3, #16
 80050d4:	b2db      	uxtb	r3, r3
 80050d6:	2b01      	cmp	r3, #1
 80050d8:	d10d      	bne.n	80050f6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	695b      	ldr	r3, [r3, #20]
 80050e0:	43da      	mvns	r2, r3
 80050e2:	68bb      	ldr	r3, [r7, #8]
 80050e4:	4013      	ands	r3, r2
 80050e6:	b29b      	uxth	r3, r3
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	bf0c      	ite	eq
 80050ec:	2301      	moveq	r3, #1
 80050ee:	2300      	movne	r3, #0
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	461a      	mov	r2, r3
 80050f4:	e00c      	b.n	8005110 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	699b      	ldr	r3, [r3, #24]
 80050fc:	43da      	mvns	r2, r3
 80050fe:	68bb      	ldr	r3, [r7, #8]
 8005100:	4013      	ands	r3, r2
 8005102:	b29b      	uxth	r3, r3
 8005104:	2b00      	cmp	r3, #0
 8005106:	bf0c      	ite	eq
 8005108:	2301      	moveq	r3, #1
 800510a:	2300      	movne	r3, #0
 800510c:	b2db      	uxtb	r3, r3
 800510e:	461a      	mov	r2, r3
 8005110:	79fb      	ldrb	r3, [r7, #7]
 8005112:	429a      	cmp	r2, r3
 8005114:	d093      	beq.n	800503e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005116:	2300      	movs	r3, #0
}
 8005118:	4618      	mov	r0, r3
 800511a:	3710      	adds	r7, #16
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}

08005120 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b084      	sub	sp, #16
 8005124:	af00      	add	r7, sp, #0
 8005126:	60f8      	str	r0, [r7, #12]
 8005128:	60b9      	str	r1, [r7, #8]
 800512a:	607a      	str	r2, [r7, #4]
 800512c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800512e:	e071      	b.n	8005214 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	695b      	ldr	r3, [r3, #20]
 8005136:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800513a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800513e:	d123      	bne.n	8005188 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	681a      	ldr	r2, [r3, #0]
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800514e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005158:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2200      	movs	r2, #0
 800515e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2220      	movs	r2, #32
 8005164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	2200      	movs	r2, #0
 800516c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005174:	f043 0204 	orr.w	r2, r3, #4
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2200      	movs	r2, #0
 8005180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005184:	2301      	movs	r3, #1
 8005186:	e067      	b.n	8005258 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800518e:	d041      	beq.n	8005214 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005190:	f7fd fb06 	bl	80027a0 <HAL_GetTick>
 8005194:	4602      	mov	r2, r0
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	1ad3      	subs	r3, r2, r3
 800519a:	687a      	ldr	r2, [r7, #4]
 800519c:	429a      	cmp	r2, r3
 800519e:	d302      	bcc.n	80051a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d136      	bne.n	8005214 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80051a6:	68bb      	ldr	r3, [r7, #8]
 80051a8:	0c1b      	lsrs	r3, r3, #16
 80051aa:	b2db      	uxtb	r3, r3
 80051ac:	2b01      	cmp	r3, #1
 80051ae:	d10c      	bne.n	80051ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	695b      	ldr	r3, [r3, #20]
 80051b6:	43da      	mvns	r2, r3
 80051b8:	68bb      	ldr	r3, [r7, #8]
 80051ba:	4013      	ands	r3, r2
 80051bc:	b29b      	uxth	r3, r3
 80051be:	2b00      	cmp	r3, #0
 80051c0:	bf14      	ite	ne
 80051c2:	2301      	movne	r3, #1
 80051c4:	2300      	moveq	r3, #0
 80051c6:	b2db      	uxtb	r3, r3
 80051c8:	e00b      	b.n	80051e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	699b      	ldr	r3, [r3, #24]
 80051d0:	43da      	mvns	r2, r3
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	4013      	ands	r3, r2
 80051d6:	b29b      	uxth	r3, r3
 80051d8:	2b00      	cmp	r3, #0
 80051da:	bf14      	ite	ne
 80051dc:	2301      	movne	r3, #1
 80051de:	2300      	moveq	r3, #0
 80051e0:	b2db      	uxtb	r3, r3
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d016      	beq.n	8005214 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	2200      	movs	r2, #0
 80051ea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2220      	movs	r2, #32
 80051f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	2200      	movs	r2, #0
 80051f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005200:	f043 0220 	orr.w	r2, r3, #32
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	2200      	movs	r2, #0
 800520c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005210:	2301      	movs	r3, #1
 8005212:	e021      	b.n	8005258 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	0c1b      	lsrs	r3, r3, #16
 8005218:	b2db      	uxtb	r3, r3
 800521a:	2b01      	cmp	r3, #1
 800521c:	d10c      	bne.n	8005238 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	695b      	ldr	r3, [r3, #20]
 8005224:	43da      	mvns	r2, r3
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	4013      	ands	r3, r2
 800522a:	b29b      	uxth	r3, r3
 800522c:	2b00      	cmp	r3, #0
 800522e:	bf14      	ite	ne
 8005230:	2301      	movne	r3, #1
 8005232:	2300      	moveq	r3, #0
 8005234:	b2db      	uxtb	r3, r3
 8005236:	e00b      	b.n	8005250 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	699b      	ldr	r3, [r3, #24]
 800523e:	43da      	mvns	r2, r3
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	4013      	ands	r3, r2
 8005244:	b29b      	uxth	r3, r3
 8005246:	2b00      	cmp	r3, #0
 8005248:	bf14      	ite	ne
 800524a:	2301      	movne	r3, #1
 800524c:	2300      	moveq	r3, #0
 800524e:	b2db      	uxtb	r3, r3
 8005250:	2b00      	cmp	r3, #0
 8005252:	f47f af6d 	bne.w	8005130 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005256:	2300      	movs	r3, #0
}
 8005258:	4618      	mov	r0, r3
 800525a:	3710      	adds	r7, #16
 800525c:	46bd      	mov	sp, r7
 800525e:	bd80      	pop	{r7, pc}

08005260 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b084      	sub	sp, #16
 8005264:	af00      	add	r7, sp, #0
 8005266:	60f8      	str	r0, [r7, #12]
 8005268:	60b9      	str	r1, [r7, #8]
 800526a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800526c:	e034      	b.n	80052d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800526e:	68f8      	ldr	r0, [r7, #12]
 8005270:	f000 f8cd 	bl	800540e <I2C_IsAcknowledgeFailed>
 8005274:	4603      	mov	r3, r0
 8005276:	2b00      	cmp	r3, #0
 8005278:	d001      	beq.n	800527e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800527a:	2301      	movs	r3, #1
 800527c:	e034      	b.n	80052e8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005284:	d028      	beq.n	80052d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005286:	f7fd fa8b 	bl	80027a0 <HAL_GetTick>
 800528a:	4602      	mov	r2, r0
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	1ad3      	subs	r3, r2, r3
 8005290:	68ba      	ldr	r2, [r7, #8]
 8005292:	429a      	cmp	r2, r3
 8005294:	d302      	bcc.n	800529c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d11d      	bne.n	80052d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	695b      	ldr	r3, [r3, #20]
 80052a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052a6:	2b80      	cmp	r3, #128	@ 0x80
 80052a8:	d016      	beq.n	80052d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2200      	movs	r2, #0
 80052ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	2220      	movs	r2, #32
 80052b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	2200      	movs	r2, #0
 80052bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052c4:	f043 0220 	orr.w	r2, r3, #32
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	2200      	movs	r2, #0
 80052d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80052d4:	2301      	movs	r3, #1
 80052d6:	e007      	b.n	80052e8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	695b      	ldr	r3, [r3, #20]
 80052de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052e2:	2b80      	cmp	r3, #128	@ 0x80
 80052e4:	d1c3      	bne.n	800526e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80052e6:	2300      	movs	r3, #0
}
 80052e8:	4618      	mov	r0, r3
 80052ea:	3710      	adds	r7, #16
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bd80      	pop	{r7, pc}

080052f0 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80052f0:	b480      	push	{r7}
 80052f2:	b085      	sub	sp, #20
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80052f8:	2300      	movs	r3, #0
 80052fa:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80052fc:	4b13      	ldr	r3, [pc, #76]	@ (800534c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	08db      	lsrs	r3, r3, #3
 8005302:	4a13      	ldr	r2, [pc, #76]	@ (8005350 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005304:	fba2 2303 	umull	r2, r3, r2, r3
 8005308:	0a1a      	lsrs	r2, r3, #8
 800530a:	4613      	mov	r3, r2
 800530c:	009b      	lsls	r3, r3, #2
 800530e:	4413      	add	r3, r2
 8005310:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	3b01      	subs	r3, #1
 8005316:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d107      	bne.n	800532e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005322:	f043 0220 	orr.w	r2, r3, #32
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	e008      	b.n	8005340 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005338:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800533c:	d0e9      	beq.n	8005312 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800533e:	2300      	movs	r3, #0
}
 8005340:	4618      	mov	r0, r3
 8005342:	3714      	adds	r7, #20
 8005344:	46bd      	mov	sp, r7
 8005346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534a:	4770      	bx	lr
 800534c:	2000002c 	.word	0x2000002c
 8005350:	14f8b589 	.word	0x14f8b589

08005354 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b084      	sub	sp, #16
 8005358:	af00      	add	r7, sp, #0
 800535a:	60f8      	str	r0, [r7, #12]
 800535c:	60b9      	str	r1, [r7, #8]
 800535e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005360:	e049      	b.n	80053f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	695b      	ldr	r3, [r3, #20]
 8005368:	f003 0310 	and.w	r3, r3, #16
 800536c:	2b10      	cmp	r3, #16
 800536e:	d119      	bne.n	80053a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f06f 0210 	mvn.w	r2, #16
 8005378:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	2200      	movs	r2, #0
 800537e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2220      	movs	r2, #32
 8005384:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	2200      	movs	r2, #0
 800538c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	2200      	movs	r2, #0
 800539c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80053a0:	2301      	movs	r3, #1
 80053a2:	e030      	b.n	8005406 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053a4:	f7fd f9fc 	bl	80027a0 <HAL_GetTick>
 80053a8:	4602      	mov	r2, r0
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	1ad3      	subs	r3, r2, r3
 80053ae:	68ba      	ldr	r2, [r7, #8]
 80053b0:	429a      	cmp	r2, r3
 80053b2:	d302      	bcc.n	80053ba <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d11d      	bne.n	80053f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	695b      	ldr	r3, [r3, #20]
 80053c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053c4:	2b40      	cmp	r3, #64	@ 0x40
 80053c6:	d016      	beq.n	80053f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2200      	movs	r2, #0
 80053cc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	2220      	movs	r2, #32
 80053d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	2200      	movs	r2, #0
 80053da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053e2:	f043 0220 	orr.w	r2, r3, #32
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	2200      	movs	r2, #0
 80053ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80053f2:	2301      	movs	r3, #1
 80053f4:	e007      	b.n	8005406 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	695b      	ldr	r3, [r3, #20]
 80053fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005400:	2b40      	cmp	r3, #64	@ 0x40
 8005402:	d1ae      	bne.n	8005362 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005404:	2300      	movs	r3, #0
}
 8005406:	4618      	mov	r0, r3
 8005408:	3710      	adds	r7, #16
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}

0800540e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800540e:	b480      	push	{r7}
 8005410:	b083      	sub	sp, #12
 8005412:	af00      	add	r7, sp, #0
 8005414:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	695b      	ldr	r3, [r3, #20]
 800541c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005420:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005424:	d11b      	bne.n	800545e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800542e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2200      	movs	r2, #0
 8005434:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2220      	movs	r2, #32
 800543a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2200      	movs	r2, #0
 8005442:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800544a:	f043 0204 	orr.w	r2, r3, #4
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2200      	movs	r2, #0
 8005456:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	e000      	b.n	8005460 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800545e:	2300      	movs	r3, #0
}
 8005460:	4618      	mov	r0, r3
 8005462:	370c      	adds	r7, #12
 8005464:	46bd      	mov	sp, r7
 8005466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546a:	4770      	bx	lr

0800546c <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800546c:	b480      	push	{r7}
 800546e:	b083      	sub	sp, #12
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005478:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800547c:	d103      	bne.n	8005486 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2201      	movs	r2, #1
 8005482:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005484:	e007      	b.n	8005496 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800548a:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800548e:	d102      	bne.n	8005496 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2208      	movs	r2, #8
 8005494:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8005496:	bf00      	nop
 8005498:	370c      	adds	r7, #12
 800549a:	46bd      	mov	sp, r7
 800549c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a0:	4770      	bx	lr
	...

080054a4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b086      	sub	sp, #24
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d101      	bne.n	80054b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80054b2:	2301      	movs	r3, #1
 80054b4:	e267      	b.n	8005986 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f003 0301 	and.w	r3, r3, #1
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d075      	beq.n	80055ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80054c2:	4b88      	ldr	r3, [pc, #544]	@ (80056e4 <HAL_RCC_OscConfig+0x240>)
 80054c4:	689b      	ldr	r3, [r3, #8]
 80054c6:	f003 030c 	and.w	r3, r3, #12
 80054ca:	2b04      	cmp	r3, #4
 80054cc:	d00c      	beq.n	80054e8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80054ce:	4b85      	ldr	r3, [pc, #532]	@ (80056e4 <HAL_RCC_OscConfig+0x240>)
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80054d6:	2b08      	cmp	r3, #8
 80054d8:	d112      	bne.n	8005500 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80054da:	4b82      	ldr	r3, [pc, #520]	@ (80056e4 <HAL_RCC_OscConfig+0x240>)
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80054e2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80054e6:	d10b      	bne.n	8005500 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054e8:	4b7e      	ldr	r3, [pc, #504]	@ (80056e4 <HAL_RCC_OscConfig+0x240>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d05b      	beq.n	80055ac <HAL_RCC_OscConfig+0x108>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d157      	bne.n	80055ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	e242      	b.n	8005986 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005508:	d106      	bne.n	8005518 <HAL_RCC_OscConfig+0x74>
 800550a:	4b76      	ldr	r3, [pc, #472]	@ (80056e4 <HAL_RCC_OscConfig+0x240>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4a75      	ldr	r2, [pc, #468]	@ (80056e4 <HAL_RCC_OscConfig+0x240>)
 8005510:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005514:	6013      	str	r3, [r2, #0]
 8005516:	e01d      	b.n	8005554 <HAL_RCC_OscConfig+0xb0>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	685b      	ldr	r3, [r3, #4]
 800551c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005520:	d10c      	bne.n	800553c <HAL_RCC_OscConfig+0x98>
 8005522:	4b70      	ldr	r3, [pc, #448]	@ (80056e4 <HAL_RCC_OscConfig+0x240>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	4a6f      	ldr	r2, [pc, #444]	@ (80056e4 <HAL_RCC_OscConfig+0x240>)
 8005528:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800552c:	6013      	str	r3, [r2, #0]
 800552e:	4b6d      	ldr	r3, [pc, #436]	@ (80056e4 <HAL_RCC_OscConfig+0x240>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4a6c      	ldr	r2, [pc, #432]	@ (80056e4 <HAL_RCC_OscConfig+0x240>)
 8005534:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005538:	6013      	str	r3, [r2, #0]
 800553a:	e00b      	b.n	8005554 <HAL_RCC_OscConfig+0xb0>
 800553c:	4b69      	ldr	r3, [pc, #420]	@ (80056e4 <HAL_RCC_OscConfig+0x240>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4a68      	ldr	r2, [pc, #416]	@ (80056e4 <HAL_RCC_OscConfig+0x240>)
 8005542:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005546:	6013      	str	r3, [r2, #0]
 8005548:	4b66      	ldr	r3, [pc, #408]	@ (80056e4 <HAL_RCC_OscConfig+0x240>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a65      	ldr	r2, [pc, #404]	@ (80056e4 <HAL_RCC_OscConfig+0x240>)
 800554e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005552:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	685b      	ldr	r3, [r3, #4]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d013      	beq.n	8005584 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800555c:	f7fd f920 	bl	80027a0 <HAL_GetTick>
 8005560:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005562:	e008      	b.n	8005576 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005564:	f7fd f91c 	bl	80027a0 <HAL_GetTick>
 8005568:	4602      	mov	r2, r0
 800556a:	693b      	ldr	r3, [r7, #16]
 800556c:	1ad3      	subs	r3, r2, r3
 800556e:	2b64      	cmp	r3, #100	@ 0x64
 8005570:	d901      	bls.n	8005576 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005572:	2303      	movs	r3, #3
 8005574:	e207      	b.n	8005986 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005576:	4b5b      	ldr	r3, [pc, #364]	@ (80056e4 <HAL_RCC_OscConfig+0x240>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800557e:	2b00      	cmp	r3, #0
 8005580:	d0f0      	beq.n	8005564 <HAL_RCC_OscConfig+0xc0>
 8005582:	e014      	b.n	80055ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005584:	f7fd f90c 	bl	80027a0 <HAL_GetTick>
 8005588:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800558a:	e008      	b.n	800559e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800558c:	f7fd f908 	bl	80027a0 <HAL_GetTick>
 8005590:	4602      	mov	r2, r0
 8005592:	693b      	ldr	r3, [r7, #16]
 8005594:	1ad3      	subs	r3, r2, r3
 8005596:	2b64      	cmp	r3, #100	@ 0x64
 8005598:	d901      	bls.n	800559e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800559a:	2303      	movs	r3, #3
 800559c:	e1f3      	b.n	8005986 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800559e:	4b51      	ldr	r3, [pc, #324]	@ (80056e4 <HAL_RCC_OscConfig+0x240>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d1f0      	bne.n	800558c <HAL_RCC_OscConfig+0xe8>
 80055aa:	e000      	b.n	80055ae <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f003 0302 	and.w	r3, r3, #2
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d063      	beq.n	8005682 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80055ba:	4b4a      	ldr	r3, [pc, #296]	@ (80056e4 <HAL_RCC_OscConfig+0x240>)
 80055bc:	689b      	ldr	r3, [r3, #8]
 80055be:	f003 030c 	and.w	r3, r3, #12
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d00b      	beq.n	80055de <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80055c6:	4b47      	ldr	r3, [pc, #284]	@ (80056e4 <HAL_RCC_OscConfig+0x240>)
 80055c8:	689b      	ldr	r3, [r3, #8]
 80055ca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80055ce:	2b08      	cmp	r3, #8
 80055d0:	d11c      	bne.n	800560c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80055d2:	4b44      	ldr	r3, [pc, #272]	@ (80056e4 <HAL_RCC_OscConfig+0x240>)
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d116      	bne.n	800560c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80055de:	4b41      	ldr	r3, [pc, #260]	@ (80056e4 <HAL_RCC_OscConfig+0x240>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f003 0302 	and.w	r3, r3, #2
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d005      	beq.n	80055f6 <HAL_RCC_OscConfig+0x152>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	68db      	ldr	r3, [r3, #12]
 80055ee:	2b01      	cmp	r3, #1
 80055f0:	d001      	beq.n	80055f6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	e1c7      	b.n	8005986 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055f6:	4b3b      	ldr	r3, [pc, #236]	@ (80056e4 <HAL_RCC_OscConfig+0x240>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	691b      	ldr	r3, [r3, #16]
 8005602:	00db      	lsls	r3, r3, #3
 8005604:	4937      	ldr	r1, [pc, #220]	@ (80056e4 <HAL_RCC_OscConfig+0x240>)
 8005606:	4313      	orrs	r3, r2
 8005608:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800560a:	e03a      	b.n	8005682 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	68db      	ldr	r3, [r3, #12]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d020      	beq.n	8005656 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005614:	4b34      	ldr	r3, [pc, #208]	@ (80056e8 <HAL_RCC_OscConfig+0x244>)
 8005616:	2201      	movs	r2, #1
 8005618:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800561a:	f7fd f8c1 	bl	80027a0 <HAL_GetTick>
 800561e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005620:	e008      	b.n	8005634 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005622:	f7fd f8bd 	bl	80027a0 <HAL_GetTick>
 8005626:	4602      	mov	r2, r0
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	1ad3      	subs	r3, r2, r3
 800562c:	2b02      	cmp	r3, #2
 800562e:	d901      	bls.n	8005634 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005630:	2303      	movs	r3, #3
 8005632:	e1a8      	b.n	8005986 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005634:	4b2b      	ldr	r3, [pc, #172]	@ (80056e4 <HAL_RCC_OscConfig+0x240>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f003 0302 	and.w	r3, r3, #2
 800563c:	2b00      	cmp	r3, #0
 800563e:	d0f0      	beq.n	8005622 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005640:	4b28      	ldr	r3, [pc, #160]	@ (80056e4 <HAL_RCC_OscConfig+0x240>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	691b      	ldr	r3, [r3, #16]
 800564c:	00db      	lsls	r3, r3, #3
 800564e:	4925      	ldr	r1, [pc, #148]	@ (80056e4 <HAL_RCC_OscConfig+0x240>)
 8005650:	4313      	orrs	r3, r2
 8005652:	600b      	str	r3, [r1, #0]
 8005654:	e015      	b.n	8005682 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005656:	4b24      	ldr	r3, [pc, #144]	@ (80056e8 <HAL_RCC_OscConfig+0x244>)
 8005658:	2200      	movs	r2, #0
 800565a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800565c:	f7fd f8a0 	bl	80027a0 <HAL_GetTick>
 8005660:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005662:	e008      	b.n	8005676 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005664:	f7fd f89c 	bl	80027a0 <HAL_GetTick>
 8005668:	4602      	mov	r2, r0
 800566a:	693b      	ldr	r3, [r7, #16]
 800566c:	1ad3      	subs	r3, r2, r3
 800566e:	2b02      	cmp	r3, #2
 8005670:	d901      	bls.n	8005676 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005672:	2303      	movs	r3, #3
 8005674:	e187      	b.n	8005986 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005676:	4b1b      	ldr	r3, [pc, #108]	@ (80056e4 <HAL_RCC_OscConfig+0x240>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f003 0302 	and.w	r3, r3, #2
 800567e:	2b00      	cmp	r3, #0
 8005680:	d1f0      	bne.n	8005664 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f003 0308 	and.w	r3, r3, #8
 800568a:	2b00      	cmp	r3, #0
 800568c:	d036      	beq.n	80056fc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	695b      	ldr	r3, [r3, #20]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d016      	beq.n	80056c4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005696:	4b15      	ldr	r3, [pc, #84]	@ (80056ec <HAL_RCC_OscConfig+0x248>)
 8005698:	2201      	movs	r2, #1
 800569a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800569c:	f7fd f880 	bl	80027a0 <HAL_GetTick>
 80056a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80056a2:	e008      	b.n	80056b6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80056a4:	f7fd f87c 	bl	80027a0 <HAL_GetTick>
 80056a8:	4602      	mov	r2, r0
 80056aa:	693b      	ldr	r3, [r7, #16]
 80056ac:	1ad3      	subs	r3, r2, r3
 80056ae:	2b02      	cmp	r3, #2
 80056b0:	d901      	bls.n	80056b6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80056b2:	2303      	movs	r3, #3
 80056b4:	e167      	b.n	8005986 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80056b6:	4b0b      	ldr	r3, [pc, #44]	@ (80056e4 <HAL_RCC_OscConfig+0x240>)
 80056b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056ba:	f003 0302 	and.w	r3, r3, #2
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d0f0      	beq.n	80056a4 <HAL_RCC_OscConfig+0x200>
 80056c2:	e01b      	b.n	80056fc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80056c4:	4b09      	ldr	r3, [pc, #36]	@ (80056ec <HAL_RCC_OscConfig+0x248>)
 80056c6:	2200      	movs	r2, #0
 80056c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056ca:	f7fd f869 	bl	80027a0 <HAL_GetTick>
 80056ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80056d0:	e00e      	b.n	80056f0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80056d2:	f7fd f865 	bl	80027a0 <HAL_GetTick>
 80056d6:	4602      	mov	r2, r0
 80056d8:	693b      	ldr	r3, [r7, #16]
 80056da:	1ad3      	subs	r3, r2, r3
 80056dc:	2b02      	cmp	r3, #2
 80056de:	d907      	bls.n	80056f0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80056e0:	2303      	movs	r3, #3
 80056e2:	e150      	b.n	8005986 <HAL_RCC_OscConfig+0x4e2>
 80056e4:	40023800 	.word	0x40023800
 80056e8:	42470000 	.word	0x42470000
 80056ec:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80056f0:	4b88      	ldr	r3, [pc, #544]	@ (8005914 <HAL_RCC_OscConfig+0x470>)
 80056f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056f4:	f003 0302 	and.w	r3, r3, #2
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d1ea      	bne.n	80056d2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f003 0304 	and.w	r3, r3, #4
 8005704:	2b00      	cmp	r3, #0
 8005706:	f000 8097 	beq.w	8005838 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800570a:	2300      	movs	r3, #0
 800570c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800570e:	4b81      	ldr	r3, [pc, #516]	@ (8005914 <HAL_RCC_OscConfig+0x470>)
 8005710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005712:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005716:	2b00      	cmp	r3, #0
 8005718:	d10f      	bne.n	800573a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800571a:	2300      	movs	r3, #0
 800571c:	60bb      	str	r3, [r7, #8]
 800571e:	4b7d      	ldr	r3, [pc, #500]	@ (8005914 <HAL_RCC_OscConfig+0x470>)
 8005720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005722:	4a7c      	ldr	r2, [pc, #496]	@ (8005914 <HAL_RCC_OscConfig+0x470>)
 8005724:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005728:	6413      	str	r3, [r2, #64]	@ 0x40
 800572a:	4b7a      	ldr	r3, [pc, #488]	@ (8005914 <HAL_RCC_OscConfig+0x470>)
 800572c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800572e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005732:	60bb      	str	r3, [r7, #8]
 8005734:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005736:	2301      	movs	r3, #1
 8005738:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800573a:	4b77      	ldr	r3, [pc, #476]	@ (8005918 <HAL_RCC_OscConfig+0x474>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005742:	2b00      	cmp	r3, #0
 8005744:	d118      	bne.n	8005778 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005746:	4b74      	ldr	r3, [pc, #464]	@ (8005918 <HAL_RCC_OscConfig+0x474>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a73      	ldr	r2, [pc, #460]	@ (8005918 <HAL_RCC_OscConfig+0x474>)
 800574c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005750:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005752:	f7fd f825 	bl	80027a0 <HAL_GetTick>
 8005756:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005758:	e008      	b.n	800576c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800575a:	f7fd f821 	bl	80027a0 <HAL_GetTick>
 800575e:	4602      	mov	r2, r0
 8005760:	693b      	ldr	r3, [r7, #16]
 8005762:	1ad3      	subs	r3, r2, r3
 8005764:	2b02      	cmp	r3, #2
 8005766:	d901      	bls.n	800576c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005768:	2303      	movs	r3, #3
 800576a:	e10c      	b.n	8005986 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800576c:	4b6a      	ldr	r3, [pc, #424]	@ (8005918 <HAL_RCC_OscConfig+0x474>)
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005774:	2b00      	cmp	r3, #0
 8005776:	d0f0      	beq.n	800575a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	689b      	ldr	r3, [r3, #8]
 800577c:	2b01      	cmp	r3, #1
 800577e:	d106      	bne.n	800578e <HAL_RCC_OscConfig+0x2ea>
 8005780:	4b64      	ldr	r3, [pc, #400]	@ (8005914 <HAL_RCC_OscConfig+0x470>)
 8005782:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005784:	4a63      	ldr	r2, [pc, #396]	@ (8005914 <HAL_RCC_OscConfig+0x470>)
 8005786:	f043 0301 	orr.w	r3, r3, #1
 800578a:	6713      	str	r3, [r2, #112]	@ 0x70
 800578c:	e01c      	b.n	80057c8 <HAL_RCC_OscConfig+0x324>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	689b      	ldr	r3, [r3, #8]
 8005792:	2b05      	cmp	r3, #5
 8005794:	d10c      	bne.n	80057b0 <HAL_RCC_OscConfig+0x30c>
 8005796:	4b5f      	ldr	r3, [pc, #380]	@ (8005914 <HAL_RCC_OscConfig+0x470>)
 8005798:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800579a:	4a5e      	ldr	r2, [pc, #376]	@ (8005914 <HAL_RCC_OscConfig+0x470>)
 800579c:	f043 0304 	orr.w	r3, r3, #4
 80057a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80057a2:	4b5c      	ldr	r3, [pc, #368]	@ (8005914 <HAL_RCC_OscConfig+0x470>)
 80057a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057a6:	4a5b      	ldr	r2, [pc, #364]	@ (8005914 <HAL_RCC_OscConfig+0x470>)
 80057a8:	f043 0301 	orr.w	r3, r3, #1
 80057ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80057ae:	e00b      	b.n	80057c8 <HAL_RCC_OscConfig+0x324>
 80057b0:	4b58      	ldr	r3, [pc, #352]	@ (8005914 <HAL_RCC_OscConfig+0x470>)
 80057b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057b4:	4a57      	ldr	r2, [pc, #348]	@ (8005914 <HAL_RCC_OscConfig+0x470>)
 80057b6:	f023 0301 	bic.w	r3, r3, #1
 80057ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80057bc:	4b55      	ldr	r3, [pc, #340]	@ (8005914 <HAL_RCC_OscConfig+0x470>)
 80057be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057c0:	4a54      	ldr	r2, [pc, #336]	@ (8005914 <HAL_RCC_OscConfig+0x470>)
 80057c2:	f023 0304 	bic.w	r3, r3, #4
 80057c6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	689b      	ldr	r3, [r3, #8]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d015      	beq.n	80057fc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057d0:	f7fc ffe6 	bl	80027a0 <HAL_GetTick>
 80057d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057d6:	e00a      	b.n	80057ee <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057d8:	f7fc ffe2 	bl	80027a0 <HAL_GetTick>
 80057dc:	4602      	mov	r2, r0
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	1ad3      	subs	r3, r2, r3
 80057e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d901      	bls.n	80057ee <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80057ea:	2303      	movs	r3, #3
 80057ec:	e0cb      	b.n	8005986 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057ee:	4b49      	ldr	r3, [pc, #292]	@ (8005914 <HAL_RCC_OscConfig+0x470>)
 80057f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057f2:	f003 0302 	and.w	r3, r3, #2
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d0ee      	beq.n	80057d8 <HAL_RCC_OscConfig+0x334>
 80057fa:	e014      	b.n	8005826 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80057fc:	f7fc ffd0 	bl	80027a0 <HAL_GetTick>
 8005800:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005802:	e00a      	b.n	800581a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005804:	f7fc ffcc 	bl	80027a0 <HAL_GetTick>
 8005808:	4602      	mov	r2, r0
 800580a:	693b      	ldr	r3, [r7, #16]
 800580c:	1ad3      	subs	r3, r2, r3
 800580e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005812:	4293      	cmp	r3, r2
 8005814:	d901      	bls.n	800581a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005816:	2303      	movs	r3, #3
 8005818:	e0b5      	b.n	8005986 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800581a:	4b3e      	ldr	r3, [pc, #248]	@ (8005914 <HAL_RCC_OscConfig+0x470>)
 800581c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800581e:	f003 0302 	and.w	r3, r3, #2
 8005822:	2b00      	cmp	r3, #0
 8005824:	d1ee      	bne.n	8005804 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005826:	7dfb      	ldrb	r3, [r7, #23]
 8005828:	2b01      	cmp	r3, #1
 800582a:	d105      	bne.n	8005838 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800582c:	4b39      	ldr	r3, [pc, #228]	@ (8005914 <HAL_RCC_OscConfig+0x470>)
 800582e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005830:	4a38      	ldr	r2, [pc, #224]	@ (8005914 <HAL_RCC_OscConfig+0x470>)
 8005832:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005836:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	699b      	ldr	r3, [r3, #24]
 800583c:	2b00      	cmp	r3, #0
 800583e:	f000 80a1 	beq.w	8005984 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005842:	4b34      	ldr	r3, [pc, #208]	@ (8005914 <HAL_RCC_OscConfig+0x470>)
 8005844:	689b      	ldr	r3, [r3, #8]
 8005846:	f003 030c 	and.w	r3, r3, #12
 800584a:	2b08      	cmp	r3, #8
 800584c:	d05c      	beq.n	8005908 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	699b      	ldr	r3, [r3, #24]
 8005852:	2b02      	cmp	r3, #2
 8005854:	d141      	bne.n	80058da <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005856:	4b31      	ldr	r3, [pc, #196]	@ (800591c <HAL_RCC_OscConfig+0x478>)
 8005858:	2200      	movs	r2, #0
 800585a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800585c:	f7fc ffa0 	bl	80027a0 <HAL_GetTick>
 8005860:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005862:	e008      	b.n	8005876 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005864:	f7fc ff9c 	bl	80027a0 <HAL_GetTick>
 8005868:	4602      	mov	r2, r0
 800586a:	693b      	ldr	r3, [r7, #16]
 800586c:	1ad3      	subs	r3, r2, r3
 800586e:	2b02      	cmp	r3, #2
 8005870:	d901      	bls.n	8005876 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005872:	2303      	movs	r3, #3
 8005874:	e087      	b.n	8005986 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005876:	4b27      	ldr	r3, [pc, #156]	@ (8005914 <HAL_RCC_OscConfig+0x470>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800587e:	2b00      	cmp	r3, #0
 8005880:	d1f0      	bne.n	8005864 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	69da      	ldr	r2, [r3, #28]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6a1b      	ldr	r3, [r3, #32]
 800588a:	431a      	orrs	r2, r3
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005890:	019b      	lsls	r3, r3, #6
 8005892:	431a      	orrs	r2, r3
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005898:	085b      	lsrs	r3, r3, #1
 800589a:	3b01      	subs	r3, #1
 800589c:	041b      	lsls	r3, r3, #16
 800589e:	431a      	orrs	r2, r3
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058a4:	061b      	lsls	r3, r3, #24
 80058a6:	491b      	ldr	r1, [pc, #108]	@ (8005914 <HAL_RCC_OscConfig+0x470>)
 80058a8:	4313      	orrs	r3, r2
 80058aa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80058ac:	4b1b      	ldr	r3, [pc, #108]	@ (800591c <HAL_RCC_OscConfig+0x478>)
 80058ae:	2201      	movs	r2, #1
 80058b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058b2:	f7fc ff75 	bl	80027a0 <HAL_GetTick>
 80058b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058b8:	e008      	b.n	80058cc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058ba:	f7fc ff71 	bl	80027a0 <HAL_GetTick>
 80058be:	4602      	mov	r2, r0
 80058c0:	693b      	ldr	r3, [r7, #16]
 80058c2:	1ad3      	subs	r3, r2, r3
 80058c4:	2b02      	cmp	r3, #2
 80058c6:	d901      	bls.n	80058cc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80058c8:	2303      	movs	r3, #3
 80058ca:	e05c      	b.n	8005986 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058cc:	4b11      	ldr	r3, [pc, #68]	@ (8005914 <HAL_RCC_OscConfig+0x470>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d0f0      	beq.n	80058ba <HAL_RCC_OscConfig+0x416>
 80058d8:	e054      	b.n	8005984 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058da:	4b10      	ldr	r3, [pc, #64]	@ (800591c <HAL_RCC_OscConfig+0x478>)
 80058dc:	2200      	movs	r2, #0
 80058de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058e0:	f7fc ff5e 	bl	80027a0 <HAL_GetTick>
 80058e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058e6:	e008      	b.n	80058fa <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058e8:	f7fc ff5a 	bl	80027a0 <HAL_GetTick>
 80058ec:	4602      	mov	r2, r0
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	1ad3      	subs	r3, r2, r3
 80058f2:	2b02      	cmp	r3, #2
 80058f4:	d901      	bls.n	80058fa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80058f6:	2303      	movs	r3, #3
 80058f8:	e045      	b.n	8005986 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058fa:	4b06      	ldr	r3, [pc, #24]	@ (8005914 <HAL_RCC_OscConfig+0x470>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005902:	2b00      	cmp	r3, #0
 8005904:	d1f0      	bne.n	80058e8 <HAL_RCC_OscConfig+0x444>
 8005906:	e03d      	b.n	8005984 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	699b      	ldr	r3, [r3, #24]
 800590c:	2b01      	cmp	r3, #1
 800590e:	d107      	bne.n	8005920 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005910:	2301      	movs	r3, #1
 8005912:	e038      	b.n	8005986 <HAL_RCC_OscConfig+0x4e2>
 8005914:	40023800 	.word	0x40023800
 8005918:	40007000 	.word	0x40007000
 800591c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005920:	4b1b      	ldr	r3, [pc, #108]	@ (8005990 <HAL_RCC_OscConfig+0x4ec>)
 8005922:	685b      	ldr	r3, [r3, #4]
 8005924:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	699b      	ldr	r3, [r3, #24]
 800592a:	2b01      	cmp	r3, #1
 800592c:	d028      	beq.n	8005980 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005938:	429a      	cmp	r2, r3
 800593a:	d121      	bne.n	8005980 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005946:	429a      	cmp	r2, r3
 8005948:	d11a      	bne.n	8005980 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800594a:	68fa      	ldr	r2, [r7, #12]
 800594c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005950:	4013      	ands	r3, r2
 8005952:	687a      	ldr	r2, [r7, #4]
 8005954:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005956:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005958:	4293      	cmp	r3, r2
 800595a:	d111      	bne.n	8005980 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005966:	085b      	lsrs	r3, r3, #1
 8005968:	3b01      	subs	r3, #1
 800596a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800596c:	429a      	cmp	r2, r3
 800596e:	d107      	bne.n	8005980 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800597a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800597c:	429a      	cmp	r2, r3
 800597e:	d001      	beq.n	8005984 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005980:	2301      	movs	r3, #1
 8005982:	e000      	b.n	8005986 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005984:	2300      	movs	r3, #0
}
 8005986:	4618      	mov	r0, r3
 8005988:	3718      	adds	r7, #24
 800598a:	46bd      	mov	sp, r7
 800598c:	bd80      	pop	{r7, pc}
 800598e:	bf00      	nop
 8005990:	40023800 	.word	0x40023800

08005994 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b084      	sub	sp, #16
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
 800599c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d101      	bne.n	80059a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80059a4:	2301      	movs	r3, #1
 80059a6:	e0cc      	b.n	8005b42 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80059a8:	4b68      	ldr	r3, [pc, #416]	@ (8005b4c <HAL_RCC_ClockConfig+0x1b8>)
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f003 0307 	and.w	r3, r3, #7
 80059b0:	683a      	ldr	r2, [r7, #0]
 80059b2:	429a      	cmp	r2, r3
 80059b4:	d90c      	bls.n	80059d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059b6:	4b65      	ldr	r3, [pc, #404]	@ (8005b4c <HAL_RCC_ClockConfig+0x1b8>)
 80059b8:	683a      	ldr	r2, [r7, #0]
 80059ba:	b2d2      	uxtb	r2, r2
 80059bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80059be:	4b63      	ldr	r3, [pc, #396]	@ (8005b4c <HAL_RCC_ClockConfig+0x1b8>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f003 0307 	and.w	r3, r3, #7
 80059c6:	683a      	ldr	r2, [r7, #0]
 80059c8:	429a      	cmp	r2, r3
 80059ca:	d001      	beq.n	80059d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80059cc:	2301      	movs	r3, #1
 80059ce:	e0b8      	b.n	8005b42 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f003 0302 	and.w	r3, r3, #2
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d020      	beq.n	8005a1e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f003 0304 	and.w	r3, r3, #4
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d005      	beq.n	80059f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80059e8:	4b59      	ldr	r3, [pc, #356]	@ (8005b50 <HAL_RCC_ClockConfig+0x1bc>)
 80059ea:	689b      	ldr	r3, [r3, #8]
 80059ec:	4a58      	ldr	r2, [pc, #352]	@ (8005b50 <HAL_RCC_ClockConfig+0x1bc>)
 80059ee:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80059f2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f003 0308 	and.w	r3, r3, #8
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d005      	beq.n	8005a0c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005a00:	4b53      	ldr	r3, [pc, #332]	@ (8005b50 <HAL_RCC_ClockConfig+0x1bc>)
 8005a02:	689b      	ldr	r3, [r3, #8]
 8005a04:	4a52      	ldr	r2, [pc, #328]	@ (8005b50 <HAL_RCC_ClockConfig+0x1bc>)
 8005a06:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005a0a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a0c:	4b50      	ldr	r3, [pc, #320]	@ (8005b50 <HAL_RCC_ClockConfig+0x1bc>)
 8005a0e:	689b      	ldr	r3, [r3, #8]
 8005a10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	689b      	ldr	r3, [r3, #8]
 8005a18:	494d      	ldr	r1, [pc, #308]	@ (8005b50 <HAL_RCC_ClockConfig+0x1bc>)
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f003 0301 	and.w	r3, r3, #1
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d044      	beq.n	8005ab4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	685b      	ldr	r3, [r3, #4]
 8005a2e:	2b01      	cmp	r3, #1
 8005a30:	d107      	bne.n	8005a42 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a32:	4b47      	ldr	r3, [pc, #284]	@ (8005b50 <HAL_RCC_ClockConfig+0x1bc>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d119      	bne.n	8005a72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	e07f      	b.n	8005b42 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	685b      	ldr	r3, [r3, #4]
 8005a46:	2b02      	cmp	r3, #2
 8005a48:	d003      	beq.n	8005a52 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005a4e:	2b03      	cmp	r3, #3
 8005a50:	d107      	bne.n	8005a62 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a52:	4b3f      	ldr	r3, [pc, #252]	@ (8005b50 <HAL_RCC_ClockConfig+0x1bc>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d109      	bne.n	8005a72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a5e:	2301      	movs	r3, #1
 8005a60:	e06f      	b.n	8005b42 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a62:	4b3b      	ldr	r3, [pc, #236]	@ (8005b50 <HAL_RCC_ClockConfig+0x1bc>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f003 0302 	and.w	r3, r3, #2
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d101      	bne.n	8005a72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a6e:	2301      	movs	r3, #1
 8005a70:	e067      	b.n	8005b42 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005a72:	4b37      	ldr	r3, [pc, #220]	@ (8005b50 <HAL_RCC_ClockConfig+0x1bc>)
 8005a74:	689b      	ldr	r3, [r3, #8]
 8005a76:	f023 0203 	bic.w	r2, r3, #3
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	4934      	ldr	r1, [pc, #208]	@ (8005b50 <HAL_RCC_ClockConfig+0x1bc>)
 8005a80:	4313      	orrs	r3, r2
 8005a82:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005a84:	f7fc fe8c 	bl	80027a0 <HAL_GetTick>
 8005a88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a8a:	e00a      	b.n	8005aa2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a8c:	f7fc fe88 	bl	80027a0 <HAL_GetTick>
 8005a90:	4602      	mov	r2, r0
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	1ad3      	subs	r3, r2, r3
 8005a96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d901      	bls.n	8005aa2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005a9e:	2303      	movs	r3, #3
 8005aa0:	e04f      	b.n	8005b42 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005aa2:	4b2b      	ldr	r3, [pc, #172]	@ (8005b50 <HAL_RCC_ClockConfig+0x1bc>)
 8005aa4:	689b      	ldr	r3, [r3, #8]
 8005aa6:	f003 020c 	and.w	r2, r3, #12
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	009b      	lsls	r3, r3, #2
 8005ab0:	429a      	cmp	r2, r3
 8005ab2:	d1eb      	bne.n	8005a8c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005ab4:	4b25      	ldr	r3, [pc, #148]	@ (8005b4c <HAL_RCC_ClockConfig+0x1b8>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f003 0307 	and.w	r3, r3, #7
 8005abc:	683a      	ldr	r2, [r7, #0]
 8005abe:	429a      	cmp	r2, r3
 8005ac0:	d20c      	bcs.n	8005adc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ac2:	4b22      	ldr	r3, [pc, #136]	@ (8005b4c <HAL_RCC_ClockConfig+0x1b8>)
 8005ac4:	683a      	ldr	r2, [r7, #0]
 8005ac6:	b2d2      	uxtb	r2, r2
 8005ac8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005aca:	4b20      	ldr	r3, [pc, #128]	@ (8005b4c <HAL_RCC_ClockConfig+0x1b8>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f003 0307 	and.w	r3, r3, #7
 8005ad2:	683a      	ldr	r2, [r7, #0]
 8005ad4:	429a      	cmp	r2, r3
 8005ad6:	d001      	beq.n	8005adc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005ad8:	2301      	movs	r3, #1
 8005ada:	e032      	b.n	8005b42 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f003 0304 	and.w	r3, r3, #4
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d008      	beq.n	8005afa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ae8:	4b19      	ldr	r3, [pc, #100]	@ (8005b50 <HAL_RCC_ClockConfig+0x1bc>)
 8005aea:	689b      	ldr	r3, [r3, #8]
 8005aec:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	68db      	ldr	r3, [r3, #12]
 8005af4:	4916      	ldr	r1, [pc, #88]	@ (8005b50 <HAL_RCC_ClockConfig+0x1bc>)
 8005af6:	4313      	orrs	r3, r2
 8005af8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f003 0308 	and.w	r3, r3, #8
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d009      	beq.n	8005b1a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005b06:	4b12      	ldr	r3, [pc, #72]	@ (8005b50 <HAL_RCC_ClockConfig+0x1bc>)
 8005b08:	689b      	ldr	r3, [r3, #8]
 8005b0a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	691b      	ldr	r3, [r3, #16]
 8005b12:	00db      	lsls	r3, r3, #3
 8005b14:	490e      	ldr	r1, [pc, #56]	@ (8005b50 <HAL_RCC_ClockConfig+0x1bc>)
 8005b16:	4313      	orrs	r3, r2
 8005b18:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005b1a:	f000 f821 	bl	8005b60 <HAL_RCC_GetSysClockFreq>
 8005b1e:	4602      	mov	r2, r0
 8005b20:	4b0b      	ldr	r3, [pc, #44]	@ (8005b50 <HAL_RCC_ClockConfig+0x1bc>)
 8005b22:	689b      	ldr	r3, [r3, #8]
 8005b24:	091b      	lsrs	r3, r3, #4
 8005b26:	f003 030f 	and.w	r3, r3, #15
 8005b2a:	490a      	ldr	r1, [pc, #40]	@ (8005b54 <HAL_RCC_ClockConfig+0x1c0>)
 8005b2c:	5ccb      	ldrb	r3, [r1, r3]
 8005b2e:	fa22 f303 	lsr.w	r3, r2, r3
 8005b32:	4a09      	ldr	r2, [pc, #36]	@ (8005b58 <HAL_RCC_ClockConfig+0x1c4>)
 8005b34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005b36:	4b09      	ldr	r3, [pc, #36]	@ (8005b5c <HAL_RCC_ClockConfig+0x1c8>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	f7fc fdec 	bl	8002718 <HAL_InitTick>

  return HAL_OK;
 8005b40:	2300      	movs	r3, #0
}
 8005b42:	4618      	mov	r0, r3
 8005b44:	3710      	adds	r7, #16
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bd80      	pop	{r7, pc}
 8005b4a:	bf00      	nop
 8005b4c:	40023c00 	.word	0x40023c00
 8005b50:	40023800 	.word	0x40023800
 8005b54:	0800a240 	.word	0x0800a240
 8005b58:	2000002c 	.word	0x2000002c
 8005b5c:	20000030 	.word	0x20000030

08005b60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005b60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b64:	b090      	sub	sp, #64	@ 0x40
 8005b66:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005b68:	2300      	movs	r3, #0
 8005b6a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005b70:	2300      	movs	r3, #0
 8005b72:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005b74:	2300      	movs	r3, #0
 8005b76:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005b78:	4b59      	ldr	r3, [pc, #356]	@ (8005ce0 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b7a:	689b      	ldr	r3, [r3, #8]
 8005b7c:	f003 030c 	and.w	r3, r3, #12
 8005b80:	2b08      	cmp	r3, #8
 8005b82:	d00d      	beq.n	8005ba0 <HAL_RCC_GetSysClockFreq+0x40>
 8005b84:	2b08      	cmp	r3, #8
 8005b86:	f200 80a1 	bhi.w	8005ccc <HAL_RCC_GetSysClockFreq+0x16c>
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d002      	beq.n	8005b94 <HAL_RCC_GetSysClockFreq+0x34>
 8005b8e:	2b04      	cmp	r3, #4
 8005b90:	d003      	beq.n	8005b9a <HAL_RCC_GetSysClockFreq+0x3a>
 8005b92:	e09b      	b.n	8005ccc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005b94:	4b53      	ldr	r3, [pc, #332]	@ (8005ce4 <HAL_RCC_GetSysClockFreq+0x184>)
 8005b96:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005b98:	e09b      	b.n	8005cd2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005b9a:	4b53      	ldr	r3, [pc, #332]	@ (8005ce8 <HAL_RCC_GetSysClockFreq+0x188>)
 8005b9c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005b9e:	e098      	b.n	8005cd2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005ba0:	4b4f      	ldr	r3, [pc, #316]	@ (8005ce0 <HAL_RCC_GetSysClockFreq+0x180>)
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005ba8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005baa:	4b4d      	ldr	r3, [pc, #308]	@ (8005ce0 <HAL_RCC_GetSysClockFreq+0x180>)
 8005bac:	685b      	ldr	r3, [r3, #4]
 8005bae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d028      	beq.n	8005c08 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005bb6:	4b4a      	ldr	r3, [pc, #296]	@ (8005ce0 <HAL_RCC_GetSysClockFreq+0x180>)
 8005bb8:	685b      	ldr	r3, [r3, #4]
 8005bba:	099b      	lsrs	r3, r3, #6
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	623b      	str	r3, [r7, #32]
 8005bc0:	627a      	str	r2, [r7, #36]	@ 0x24
 8005bc2:	6a3b      	ldr	r3, [r7, #32]
 8005bc4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005bc8:	2100      	movs	r1, #0
 8005bca:	4b47      	ldr	r3, [pc, #284]	@ (8005ce8 <HAL_RCC_GetSysClockFreq+0x188>)
 8005bcc:	fb03 f201 	mul.w	r2, r3, r1
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	fb00 f303 	mul.w	r3, r0, r3
 8005bd6:	4413      	add	r3, r2
 8005bd8:	4a43      	ldr	r2, [pc, #268]	@ (8005ce8 <HAL_RCC_GetSysClockFreq+0x188>)
 8005bda:	fba0 1202 	umull	r1, r2, r0, r2
 8005bde:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005be0:	460a      	mov	r2, r1
 8005be2:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005be4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005be6:	4413      	add	r3, r2
 8005be8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005bea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bec:	2200      	movs	r2, #0
 8005bee:	61bb      	str	r3, [r7, #24]
 8005bf0:	61fa      	str	r2, [r7, #28]
 8005bf2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005bf6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005bfa:	f7fb f825 	bl	8000c48 <__aeabi_uldivmod>
 8005bfe:	4602      	mov	r2, r0
 8005c00:	460b      	mov	r3, r1
 8005c02:	4613      	mov	r3, r2
 8005c04:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c06:	e053      	b.n	8005cb0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c08:	4b35      	ldr	r3, [pc, #212]	@ (8005ce0 <HAL_RCC_GetSysClockFreq+0x180>)
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	099b      	lsrs	r3, r3, #6
 8005c0e:	2200      	movs	r2, #0
 8005c10:	613b      	str	r3, [r7, #16]
 8005c12:	617a      	str	r2, [r7, #20]
 8005c14:	693b      	ldr	r3, [r7, #16]
 8005c16:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005c1a:	f04f 0b00 	mov.w	fp, #0
 8005c1e:	4652      	mov	r2, sl
 8005c20:	465b      	mov	r3, fp
 8005c22:	f04f 0000 	mov.w	r0, #0
 8005c26:	f04f 0100 	mov.w	r1, #0
 8005c2a:	0159      	lsls	r1, r3, #5
 8005c2c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005c30:	0150      	lsls	r0, r2, #5
 8005c32:	4602      	mov	r2, r0
 8005c34:	460b      	mov	r3, r1
 8005c36:	ebb2 080a 	subs.w	r8, r2, sl
 8005c3a:	eb63 090b 	sbc.w	r9, r3, fp
 8005c3e:	f04f 0200 	mov.w	r2, #0
 8005c42:	f04f 0300 	mov.w	r3, #0
 8005c46:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005c4a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005c4e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005c52:	ebb2 0408 	subs.w	r4, r2, r8
 8005c56:	eb63 0509 	sbc.w	r5, r3, r9
 8005c5a:	f04f 0200 	mov.w	r2, #0
 8005c5e:	f04f 0300 	mov.w	r3, #0
 8005c62:	00eb      	lsls	r3, r5, #3
 8005c64:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005c68:	00e2      	lsls	r2, r4, #3
 8005c6a:	4614      	mov	r4, r2
 8005c6c:	461d      	mov	r5, r3
 8005c6e:	eb14 030a 	adds.w	r3, r4, sl
 8005c72:	603b      	str	r3, [r7, #0]
 8005c74:	eb45 030b 	adc.w	r3, r5, fp
 8005c78:	607b      	str	r3, [r7, #4]
 8005c7a:	f04f 0200 	mov.w	r2, #0
 8005c7e:	f04f 0300 	mov.w	r3, #0
 8005c82:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005c86:	4629      	mov	r1, r5
 8005c88:	028b      	lsls	r3, r1, #10
 8005c8a:	4621      	mov	r1, r4
 8005c8c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005c90:	4621      	mov	r1, r4
 8005c92:	028a      	lsls	r2, r1, #10
 8005c94:	4610      	mov	r0, r2
 8005c96:	4619      	mov	r1, r3
 8005c98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	60bb      	str	r3, [r7, #8]
 8005c9e:	60fa      	str	r2, [r7, #12]
 8005ca0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005ca4:	f7fa ffd0 	bl	8000c48 <__aeabi_uldivmod>
 8005ca8:	4602      	mov	r2, r0
 8005caa:	460b      	mov	r3, r1
 8005cac:	4613      	mov	r3, r2
 8005cae:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005cb0:	4b0b      	ldr	r3, [pc, #44]	@ (8005ce0 <HAL_RCC_GetSysClockFreq+0x180>)
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	0c1b      	lsrs	r3, r3, #16
 8005cb6:	f003 0303 	and.w	r3, r3, #3
 8005cba:	3301      	adds	r3, #1
 8005cbc:	005b      	lsls	r3, r3, #1
 8005cbe:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005cc0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cc8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005cca:	e002      	b.n	8005cd2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005ccc:	4b05      	ldr	r3, [pc, #20]	@ (8005ce4 <HAL_RCC_GetSysClockFreq+0x184>)
 8005cce:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005cd0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005cd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	3740      	adds	r7, #64	@ 0x40
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005cde:	bf00      	nop
 8005ce0:	40023800 	.word	0x40023800
 8005ce4:	00f42400 	.word	0x00f42400
 8005ce8:	017d7840 	.word	0x017d7840

08005cec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005cec:	b480      	push	{r7}
 8005cee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005cf0:	4b03      	ldr	r3, [pc, #12]	@ (8005d00 <HAL_RCC_GetHCLKFreq+0x14>)
 8005cf2:	681b      	ldr	r3, [r3, #0]
}
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfc:	4770      	bx	lr
 8005cfe:	bf00      	nop
 8005d00:	2000002c 	.word	0x2000002c

08005d04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005d08:	f7ff fff0 	bl	8005cec <HAL_RCC_GetHCLKFreq>
 8005d0c:	4602      	mov	r2, r0
 8005d0e:	4b05      	ldr	r3, [pc, #20]	@ (8005d24 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005d10:	689b      	ldr	r3, [r3, #8]
 8005d12:	0a9b      	lsrs	r3, r3, #10
 8005d14:	f003 0307 	and.w	r3, r3, #7
 8005d18:	4903      	ldr	r1, [pc, #12]	@ (8005d28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005d1a:	5ccb      	ldrb	r3, [r1, r3]
 8005d1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d20:	4618      	mov	r0, r3
 8005d22:	bd80      	pop	{r7, pc}
 8005d24:	40023800 	.word	0x40023800
 8005d28:	0800a250 	.word	0x0800a250

08005d2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005d30:	f7ff ffdc 	bl	8005cec <HAL_RCC_GetHCLKFreq>
 8005d34:	4602      	mov	r2, r0
 8005d36:	4b05      	ldr	r3, [pc, #20]	@ (8005d4c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005d38:	689b      	ldr	r3, [r3, #8]
 8005d3a:	0b5b      	lsrs	r3, r3, #13
 8005d3c:	f003 0307 	and.w	r3, r3, #7
 8005d40:	4903      	ldr	r1, [pc, #12]	@ (8005d50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005d42:	5ccb      	ldrb	r3, [r1, r3]
 8005d44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d48:	4618      	mov	r0, r3
 8005d4a:	bd80      	pop	{r7, pc}
 8005d4c:	40023800 	.word	0x40023800
 8005d50:	0800a250 	.word	0x0800a250

08005d54 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b082      	sub	sp, #8
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d101      	bne.n	8005d66 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005d62:	2301      	movs	r3, #1
 8005d64:	e041      	b.n	8005dea <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d6c:	b2db      	uxtb	r3, r3
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d106      	bne.n	8005d80 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2200      	movs	r2, #0
 8005d76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	f7fc fb70 	bl	8002460 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2202      	movs	r2, #2
 8005d84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681a      	ldr	r2, [r3, #0]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	3304      	adds	r3, #4
 8005d90:	4619      	mov	r1, r3
 8005d92:	4610      	mov	r0, r2
 8005d94:	f000 f9b8 	bl	8006108 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2201      	movs	r2, #1
 8005da4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2201      	movs	r2, #1
 8005dac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2201      	movs	r2, #1
 8005db4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2201      	movs	r2, #1
 8005dbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2201      	movs	r2, #1
 8005dcc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005de8:	2300      	movs	r3, #0
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	3708      	adds	r7, #8
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}
	...

08005df4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b084      	sub	sp, #16
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
 8005dfc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d109      	bne.n	8005e18 <HAL_TIM_PWM_Start+0x24>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005e0a:	b2db      	uxtb	r3, r3
 8005e0c:	2b01      	cmp	r3, #1
 8005e0e:	bf14      	ite	ne
 8005e10:	2301      	movne	r3, #1
 8005e12:	2300      	moveq	r3, #0
 8005e14:	b2db      	uxtb	r3, r3
 8005e16:	e022      	b.n	8005e5e <HAL_TIM_PWM_Start+0x6a>
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	2b04      	cmp	r3, #4
 8005e1c:	d109      	bne.n	8005e32 <HAL_TIM_PWM_Start+0x3e>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005e24:	b2db      	uxtb	r3, r3
 8005e26:	2b01      	cmp	r3, #1
 8005e28:	bf14      	ite	ne
 8005e2a:	2301      	movne	r3, #1
 8005e2c:	2300      	moveq	r3, #0
 8005e2e:	b2db      	uxtb	r3, r3
 8005e30:	e015      	b.n	8005e5e <HAL_TIM_PWM_Start+0x6a>
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	2b08      	cmp	r3, #8
 8005e36:	d109      	bne.n	8005e4c <HAL_TIM_PWM_Start+0x58>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005e3e:	b2db      	uxtb	r3, r3
 8005e40:	2b01      	cmp	r3, #1
 8005e42:	bf14      	ite	ne
 8005e44:	2301      	movne	r3, #1
 8005e46:	2300      	moveq	r3, #0
 8005e48:	b2db      	uxtb	r3, r3
 8005e4a:	e008      	b.n	8005e5e <HAL_TIM_PWM_Start+0x6a>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e52:	b2db      	uxtb	r3, r3
 8005e54:	2b01      	cmp	r3, #1
 8005e56:	bf14      	ite	ne
 8005e58:	2301      	movne	r3, #1
 8005e5a:	2300      	moveq	r3, #0
 8005e5c:	b2db      	uxtb	r3, r3
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d001      	beq.n	8005e66 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005e62:	2301      	movs	r3, #1
 8005e64:	e07c      	b.n	8005f60 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d104      	bne.n	8005e76 <HAL_TIM_PWM_Start+0x82>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2202      	movs	r2, #2
 8005e70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005e74:	e013      	b.n	8005e9e <HAL_TIM_PWM_Start+0xaa>
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	2b04      	cmp	r3, #4
 8005e7a:	d104      	bne.n	8005e86 <HAL_TIM_PWM_Start+0x92>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2202      	movs	r2, #2
 8005e80:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005e84:	e00b      	b.n	8005e9e <HAL_TIM_PWM_Start+0xaa>
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	2b08      	cmp	r3, #8
 8005e8a:	d104      	bne.n	8005e96 <HAL_TIM_PWM_Start+0xa2>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2202      	movs	r2, #2
 8005e90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005e94:	e003      	b.n	8005e9e <HAL_TIM_PWM_Start+0xaa>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2202      	movs	r2, #2
 8005e9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	6839      	ldr	r1, [r7, #0]
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f000 fb84 	bl	80065b4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a2d      	ldr	r2, [pc, #180]	@ (8005f68 <HAL_TIM_PWM_Start+0x174>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d004      	beq.n	8005ec0 <HAL_TIM_PWM_Start+0xcc>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4a2c      	ldr	r2, [pc, #176]	@ (8005f6c <HAL_TIM_PWM_Start+0x178>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d101      	bne.n	8005ec4 <HAL_TIM_PWM_Start+0xd0>
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	e000      	b.n	8005ec6 <HAL_TIM_PWM_Start+0xd2>
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d007      	beq.n	8005eda <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005ed8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	4a22      	ldr	r2, [pc, #136]	@ (8005f68 <HAL_TIM_PWM_Start+0x174>)
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	d022      	beq.n	8005f2a <HAL_TIM_PWM_Start+0x136>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005eec:	d01d      	beq.n	8005f2a <HAL_TIM_PWM_Start+0x136>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4a1f      	ldr	r2, [pc, #124]	@ (8005f70 <HAL_TIM_PWM_Start+0x17c>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d018      	beq.n	8005f2a <HAL_TIM_PWM_Start+0x136>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4a1d      	ldr	r2, [pc, #116]	@ (8005f74 <HAL_TIM_PWM_Start+0x180>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d013      	beq.n	8005f2a <HAL_TIM_PWM_Start+0x136>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4a1c      	ldr	r2, [pc, #112]	@ (8005f78 <HAL_TIM_PWM_Start+0x184>)
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d00e      	beq.n	8005f2a <HAL_TIM_PWM_Start+0x136>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	4a16      	ldr	r2, [pc, #88]	@ (8005f6c <HAL_TIM_PWM_Start+0x178>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d009      	beq.n	8005f2a <HAL_TIM_PWM_Start+0x136>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a18      	ldr	r2, [pc, #96]	@ (8005f7c <HAL_TIM_PWM_Start+0x188>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d004      	beq.n	8005f2a <HAL_TIM_PWM_Start+0x136>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4a16      	ldr	r2, [pc, #88]	@ (8005f80 <HAL_TIM_PWM_Start+0x18c>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d111      	bne.n	8005f4e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	689b      	ldr	r3, [r3, #8]
 8005f30:	f003 0307 	and.w	r3, r3, #7
 8005f34:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	2b06      	cmp	r3, #6
 8005f3a:	d010      	beq.n	8005f5e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	681a      	ldr	r2, [r3, #0]
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f042 0201 	orr.w	r2, r2, #1
 8005f4a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f4c:	e007      	b.n	8005f5e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	681a      	ldr	r2, [r3, #0]
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f042 0201 	orr.w	r2, r2, #1
 8005f5c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005f5e:	2300      	movs	r3, #0
}
 8005f60:	4618      	mov	r0, r3
 8005f62:	3710      	adds	r7, #16
 8005f64:	46bd      	mov	sp, r7
 8005f66:	bd80      	pop	{r7, pc}
 8005f68:	40010000 	.word	0x40010000
 8005f6c:	40010400 	.word	0x40010400
 8005f70:	40000400 	.word	0x40000400
 8005f74:	40000800 	.word	0x40000800
 8005f78:	40000c00 	.word	0x40000c00
 8005f7c:	40014000 	.word	0x40014000
 8005f80:	40001800 	.word	0x40001800

08005f84 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b086      	sub	sp, #24
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	60f8      	str	r0, [r7, #12]
 8005f8c:	60b9      	str	r1, [r7, #8]
 8005f8e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f90:	2300      	movs	r3, #0
 8005f92:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f9a:	2b01      	cmp	r3, #1
 8005f9c:	d101      	bne.n	8005fa2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005f9e:	2302      	movs	r3, #2
 8005fa0:	e0ae      	b.n	8006100 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	2201      	movs	r2, #1
 8005fa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2b0c      	cmp	r3, #12
 8005fae:	f200 809f 	bhi.w	80060f0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005fb2:	a201      	add	r2, pc, #4	@ (adr r2, 8005fb8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005fb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fb8:	08005fed 	.word	0x08005fed
 8005fbc:	080060f1 	.word	0x080060f1
 8005fc0:	080060f1 	.word	0x080060f1
 8005fc4:	080060f1 	.word	0x080060f1
 8005fc8:	0800602d 	.word	0x0800602d
 8005fcc:	080060f1 	.word	0x080060f1
 8005fd0:	080060f1 	.word	0x080060f1
 8005fd4:	080060f1 	.word	0x080060f1
 8005fd8:	0800606f 	.word	0x0800606f
 8005fdc:	080060f1 	.word	0x080060f1
 8005fe0:	080060f1 	.word	0x080060f1
 8005fe4:	080060f1 	.word	0x080060f1
 8005fe8:	080060af 	.word	0x080060af
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	68b9      	ldr	r1, [r7, #8]
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	f000 f92e 	bl	8006254 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	699a      	ldr	r2, [r3, #24]
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f042 0208 	orr.w	r2, r2, #8
 8006006:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	699a      	ldr	r2, [r3, #24]
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f022 0204 	bic.w	r2, r2, #4
 8006016:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	6999      	ldr	r1, [r3, #24]
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	691a      	ldr	r2, [r3, #16]
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	430a      	orrs	r2, r1
 8006028:	619a      	str	r2, [r3, #24]
      break;
 800602a:	e064      	b.n	80060f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	68b9      	ldr	r1, [r7, #8]
 8006032:	4618      	mov	r0, r3
 8006034:	f000 f97e 	bl	8006334 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	699a      	ldr	r2, [r3, #24]
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006046:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	699a      	ldr	r2, [r3, #24]
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006056:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	6999      	ldr	r1, [r3, #24]
 800605e:	68bb      	ldr	r3, [r7, #8]
 8006060:	691b      	ldr	r3, [r3, #16]
 8006062:	021a      	lsls	r2, r3, #8
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	430a      	orrs	r2, r1
 800606a:	619a      	str	r2, [r3, #24]
      break;
 800606c:	e043      	b.n	80060f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	68b9      	ldr	r1, [r7, #8]
 8006074:	4618      	mov	r0, r3
 8006076:	f000 f9d3 	bl	8006420 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	69da      	ldr	r2, [r3, #28]
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f042 0208 	orr.w	r2, r2, #8
 8006088:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	69da      	ldr	r2, [r3, #28]
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f022 0204 	bic.w	r2, r2, #4
 8006098:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	69d9      	ldr	r1, [r3, #28]
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	691a      	ldr	r2, [r3, #16]
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	430a      	orrs	r2, r1
 80060aa:	61da      	str	r2, [r3, #28]
      break;
 80060ac:	e023      	b.n	80060f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	68b9      	ldr	r1, [r7, #8]
 80060b4:	4618      	mov	r0, r3
 80060b6:	f000 fa27 	bl	8006508 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	69da      	ldr	r2, [r3, #28]
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80060c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	69da      	ldr	r2, [r3, #28]
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80060d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	69d9      	ldr	r1, [r3, #28]
 80060e0:	68bb      	ldr	r3, [r7, #8]
 80060e2:	691b      	ldr	r3, [r3, #16]
 80060e4:	021a      	lsls	r2, r3, #8
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	430a      	orrs	r2, r1
 80060ec:	61da      	str	r2, [r3, #28]
      break;
 80060ee:	e002      	b.n	80060f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80060f0:	2301      	movs	r3, #1
 80060f2:	75fb      	strb	r3, [r7, #23]
      break;
 80060f4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	2200      	movs	r2, #0
 80060fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80060fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8006100:	4618      	mov	r0, r3
 8006102:	3718      	adds	r7, #24
 8006104:	46bd      	mov	sp, r7
 8006106:	bd80      	pop	{r7, pc}

08006108 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006108:	b480      	push	{r7}
 800610a:	b085      	sub	sp, #20
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
 8006110:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	4a43      	ldr	r2, [pc, #268]	@ (8006228 <TIM_Base_SetConfig+0x120>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d013      	beq.n	8006148 <TIM_Base_SetConfig+0x40>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006126:	d00f      	beq.n	8006148 <TIM_Base_SetConfig+0x40>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	4a40      	ldr	r2, [pc, #256]	@ (800622c <TIM_Base_SetConfig+0x124>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d00b      	beq.n	8006148 <TIM_Base_SetConfig+0x40>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	4a3f      	ldr	r2, [pc, #252]	@ (8006230 <TIM_Base_SetConfig+0x128>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d007      	beq.n	8006148 <TIM_Base_SetConfig+0x40>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	4a3e      	ldr	r2, [pc, #248]	@ (8006234 <TIM_Base_SetConfig+0x12c>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d003      	beq.n	8006148 <TIM_Base_SetConfig+0x40>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	4a3d      	ldr	r2, [pc, #244]	@ (8006238 <TIM_Base_SetConfig+0x130>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d108      	bne.n	800615a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800614e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	68fa      	ldr	r2, [r7, #12]
 8006156:	4313      	orrs	r3, r2
 8006158:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	4a32      	ldr	r2, [pc, #200]	@ (8006228 <TIM_Base_SetConfig+0x120>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d02b      	beq.n	80061ba <TIM_Base_SetConfig+0xb2>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006168:	d027      	beq.n	80061ba <TIM_Base_SetConfig+0xb2>
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	4a2f      	ldr	r2, [pc, #188]	@ (800622c <TIM_Base_SetConfig+0x124>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d023      	beq.n	80061ba <TIM_Base_SetConfig+0xb2>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	4a2e      	ldr	r2, [pc, #184]	@ (8006230 <TIM_Base_SetConfig+0x128>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d01f      	beq.n	80061ba <TIM_Base_SetConfig+0xb2>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	4a2d      	ldr	r2, [pc, #180]	@ (8006234 <TIM_Base_SetConfig+0x12c>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d01b      	beq.n	80061ba <TIM_Base_SetConfig+0xb2>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	4a2c      	ldr	r2, [pc, #176]	@ (8006238 <TIM_Base_SetConfig+0x130>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d017      	beq.n	80061ba <TIM_Base_SetConfig+0xb2>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	4a2b      	ldr	r2, [pc, #172]	@ (800623c <TIM_Base_SetConfig+0x134>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d013      	beq.n	80061ba <TIM_Base_SetConfig+0xb2>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	4a2a      	ldr	r2, [pc, #168]	@ (8006240 <TIM_Base_SetConfig+0x138>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d00f      	beq.n	80061ba <TIM_Base_SetConfig+0xb2>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	4a29      	ldr	r2, [pc, #164]	@ (8006244 <TIM_Base_SetConfig+0x13c>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d00b      	beq.n	80061ba <TIM_Base_SetConfig+0xb2>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	4a28      	ldr	r2, [pc, #160]	@ (8006248 <TIM_Base_SetConfig+0x140>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d007      	beq.n	80061ba <TIM_Base_SetConfig+0xb2>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	4a27      	ldr	r2, [pc, #156]	@ (800624c <TIM_Base_SetConfig+0x144>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d003      	beq.n	80061ba <TIM_Base_SetConfig+0xb2>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	4a26      	ldr	r2, [pc, #152]	@ (8006250 <TIM_Base_SetConfig+0x148>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d108      	bne.n	80061cc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80061c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	68db      	ldr	r3, [r3, #12]
 80061c6:	68fa      	ldr	r2, [r7, #12]
 80061c8:	4313      	orrs	r3, r2
 80061ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	695b      	ldr	r3, [r3, #20]
 80061d6:	4313      	orrs	r3, r2
 80061d8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	689a      	ldr	r2, [r3, #8]
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	681a      	ldr	r2, [r3, #0]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	4a0e      	ldr	r2, [pc, #56]	@ (8006228 <TIM_Base_SetConfig+0x120>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d003      	beq.n	80061fa <TIM_Base_SetConfig+0xf2>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	4a10      	ldr	r2, [pc, #64]	@ (8006238 <TIM_Base_SetConfig+0x130>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d103      	bne.n	8006202 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	691a      	ldr	r2, [r3, #16]
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f043 0204 	orr.w	r2, r3, #4
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2201      	movs	r2, #1
 8006212:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	68fa      	ldr	r2, [r7, #12]
 8006218:	601a      	str	r2, [r3, #0]
}
 800621a:	bf00      	nop
 800621c:	3714      	adds	r7, #20
 800621e:	46bd      	mov	sp, r7
 8006220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006224:	4770      	bx	lr
 8006226:	bf00      	nop
 8006228:	40010000 	.word	0x40010000
 800622c:	40000400 	.word	0x40000400
 8006230:	40000800 	.word	0x40000800
 8006234:	40000c00 	.word	0x40000c00
 8006238:	40010400 	.word	0x40010400
 800623c:	40014000 	.word	0x40014000
 8006240:	40014400 	.word	0x40014400
 8006244:	40014800 	.word	0x40014800
 8006248:	40001800 	.word	0x40001800
 800624c:	40001c00 	.word	0x40001c00
 8006250:	40002000 	.word	0x40002000

08006254 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006254:	b480      	push	{r7}
 8006256:	b087      	sub	sp, #28
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
 800625c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6a1b      	ldr	r3, [r3, #32]
 8006262:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6a1b      	ldr	r3, [r3, #32]
 8006268:	f023 0201 	bic.w	r2, r3, #1
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	685b      	ldr	r3, [r3, #4]
 8006274:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	699b      	ldr	r3, [r3, #24]
 800627a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006282:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	f023 0303 	bic.w	r3, r3, #3
 800628a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	68fa      	ldr	r2, [r7, #12]
 8006292:	4313      	orrs	r3, r2
 8006294:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006296:	697b      	ldr	r3, [r7, #20]
 8006298:	f023 0302 	bic.w	r3, r3, #2
 800629c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	689b      	ldr	r3, [r3, #8]
 80062a2:	697a      	ldr	r2, [r7, #20]
 80062a4:	4313      	orrs	r3, r2
 80062a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	4a20      	ldr	r2, [pc, #128]	@ (800632c <TIM_OC1_SetConfig+0xd8>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d003      	beq.n	80062b8 <TIM_OC1_SetConfig+0x64>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	4a1f      	ldr	r2, [pc, #124]	@ (8006330 <TIM_OC1_SetConfig+0xdc>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d10c      	bne.n	80062d2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80062b8:	697b      	ldr	r3, [r7, #20]
 80062ba:	f023 0308 	bic.w	r3, r3, #8
 80062be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	68db      	ldr	r3, [r3, #12]
 80062c4:	697a      	ldr	r2, [r7, #20]
 80062c6:	4313      	orrs	r3, r2
 80062c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80062ca:	697b      	ldr	r3, [r7, #20]
 80062cc:	f023 0304 	bic.w	r3, r3, #4
 80062d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	4a15      	ldr	r2, [pc, #84]	@ (800632c <TIM_OC1_SetConfig+0xd8>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d003      	beq.n	80062e2 <TIM_OC1_SetConfig+0x8e>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	4a14      	ldr	r2, [pc, #80]	@ (8006330 <TIM_OC1_SetConfig+0xdc>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d111      	bne.n	8006306 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80062e2:	693b      	ldr	r3, [r7, #16]
 80062e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80062e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80062ea:	693b      	ldr	r3, [r7, #16]
 80062ec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80062f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	695b      	ldr	r3, [r3, #20]
 80062f6:	693a      	ldr	r2, [r7, #16]
 80062f8:	4313      	orrs	r3, r2
 80062fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	699b      	ldr	r3, [r3, #24]
 8006300:	693a      	ldr	r2, [r7, #16]
 8006302:	4313      	orrs	r3, r2
 8006304:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	693a      	ldr	r2, [r7, #16]
 800630a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	68fa      	ldr	r2, [r7, #12]
 8006310:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	685a      	ldr	r2, [r3, #4]
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	697a      	ldr	r2, [r7, #20]
 800631e:	621a      	str	r2, [r3, #32]
}
 8006320:	bf00      	nop
 8006322:	371c      	adds	r7, #28
 8006324:	46bd      	mov	sp, r7
 8006326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632a:	4770      	bx	lr
 800632c:	40010000 	.word	0x40010000
 8006330:	40010400 	.word	0x40010400

08006334 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006334:	b480      	push	{r7}
 8006336:	b087      	sub	sp, #28
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
 800633c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6a1b      	ldr	r3, [r3, #32]
 8006342:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6a1b      	ldr	r3, [r3, #32]
 8006348:	f023 0210 	bic.w	r2, r3, #16
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	685b      	ldr	r3, [r3, #4]
 8006354:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	699b      	ldr	r3, [r3, #24]
 800635a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006362:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800636a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	021b      	lsls	r3, r3, #8
 8006372:	68fa      	ldr	r2, [r7, #12]
 8006374:	4313      	orrs	r3, r2
 8006376:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006378:	697b      	ldr	r3, [r7, #20]
 800637a:	f023 0320 	bic.w	r3, r3, #32
 800637e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	689b      	ldr	r3, [r3, #8]
 8006384:	011b      	lsls	r3, r3, #4
 8006386:	697a      	ldr	r2, [r7, #20]
 8006388:	4313      	orrs	r3, r2
 800638a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	4a22      	ldr	r2, [pc, #136]	@ (8006418 <TIM_OC2_SetConfig+0xe4>)
 8006390:	4293      	cmp	r3, r2
 8006392:	d003      	beq.n	800639c <TIM_OC2_SetConfig+0x68>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	4a21      	ldr	r2, [pc, #132]	@ (800641c <TIM_OC2_SetConfig+0xe8>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d10d      	bne.n	80063b8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800639c:	697b      	ldr	r3, [r7, #20]
 800639e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80063a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	68db      	ldr	r3, [r3, #12]
 80063a8:	011b      	lsls	r3, r3, #4
 80063aa:	697a      	ldr	r2, [r7, #20]
 80063ac:	4313      	orrs	r3, r2
 80063ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80063b6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	4a17      	ldr	r2, [pc, #92]	@ (8006418 <TIM_OC2_SetConfig+0xe4>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d003      	beq.n	80063c8 <TIM_OC2_SetConfig+0x94>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	4a16      	ldr	r2, [pc, #88]	@ (800641c <TIM_OC2_SetConfig+0xe8>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d113      	bne.n	80063f0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80063ce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80063d0:	693b      	ldr	r3, [r7, #16]
 80063d2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80063d6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	695b      	ldr	r3, [r3, #20]
 80063dc:	009b      	lsls	r3, r3, #2
 80063de:	693a      	ldr	r2, [r7, #16]
 80063e0:	4313      	orrs	r3, r2
 80063e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	699b      	ldr	r3, [r3, #24]
 80063e8:	009b      	lsls	r3, r3, #2
 80063ea:	693a      	ldr	r2, [r7, #16]
 80063ec:	4313      	orrs	r3, r2
 80063ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	693a      	ldr	r2, [r7, #16]
 80063f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	68fa      	ldr	r2, [r7, #12]
 80063fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	685a      	ldr	r2, [r3, #4]
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	697a      	ldr	r2, [r7, #20]
 8006408:	621a      	str	r2, [r3, #32]
}
 800640a:	bf00      	nop
 800640c:	371c      	adds	r7, #28
 800640e:	46bd      	mov	sp, r7
 8006410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006414:	4770      	bx	lr
 8006416:	bf00      	nop
 8006418:	40010000 	.word	0x40010000
 800641c:	40010400 	.word	0x40010400

08006420 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006420:	b480      	push	{r7}
 8006422:	b087      	sub	sp, #28
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
 8006428:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6a1b      	ldr	r3, [r3, #32]
 800642e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6a1b      	ldr	r3, [r3, #32]
 8006434:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	685b      	ldr	r3, [r3, #4]
 8006440:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	69db      	ldr	r3, [r3, #28]
 8006446:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800644e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	f023 0303 	bic.w	r3, r3, #3
 8006456:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	68fa      	ldr	r2, [r7, #12]
 800645e:	4313      	orrs	r3, r2
 8006460:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006462:	697b      	ldr	r3, [r7, #20]
 8006464:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006468:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	021b      	lsls	r3, r3, #8
 8006470:	697a      	ldr	r2, [r7, #20]
 8006472:	4313      	orrs	r3, r2
 8006474:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	4a21      	ldr	r2, [pc, #132]	@ (8006500 <TIM_OC3_SetConfig+0xe0>)
 800647a:	4293      	cmp	r3, r2
 800647c:	d003      	beq.n	8006486 <TIM_OC3_SetConfig+0x66>
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	4a20      	ldr	r2, [pc, #128]	@ (8006504 <TIM_OC3_SetConfig+0xe4>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d10d      	bne.n	80064a2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006486:	697b      	ldr	r3, [r7, #20]
 8006488:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800648c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	68db      	ldr	r3, [r3, #12]
 8006492:	021b      	lsls	r3, r3, #8
 8006494:	697a      	ldr	r2, [r7, #20]
 8006496:	4313      	orrs	r3, r2
 8006498:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80064a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	4a16      	ldr	r2, [pc, #88]	@ (8006500 <TIM_OC3_SetConfig+0xe0>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d003      	beq.n	80064b2 <TIM_OC3_SetConfig+0x92>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	4a15      	ldr	r2, [pc, #84]	@ (8006504 <TIM_OC3_SetConfig+0xe4>)
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d113      	bne.n	80064da <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80064b2:	693b      	ldr	r3, [r7, #16]
 80064b4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80064b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80064ba:	693b      	ldr	r3, [r7, #16]
 80064bc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80064c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	695b      	ldr	r3, [r3, #20]
 80064c6:	011b      	lsls	r3, r3, #4
 80064c8:	693a      	ldr	r2, [r7, #16]
 80064ca:	4313      	orrs	r3, r2
 80064cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	699b      	ldr	r3, [r3, #24]
 80064d2:	011b      	lsls	r3, r3, #4
 80064d4:	693a      	ldr	r2, [r7, #16]
 80064d6:	4313      	orrs	r3, r2
 80064d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	693a      	ldr	r2, [r7, #16]
 80064de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	68fa      	ldr	r2, [r7, #12]
 80064e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	685a      	ldr	r2, [r3, #4]
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	697a      	ldr	r2, [r7, #20]
 80064f2:	621a      	str	r2, [r3, #32]
}
 80064f4:	bf00      	nop
 80064f6:	371c      	adds	r7, #28
 80064f8:	46bd      	mov	sp, r7
 80064fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fe:	4770      	bx	lr
 8006500:	40010000 	.word	0x40010000
 8006504:	40010400 	.word	0x40010400

08006508 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006508:	b480      	push	{r7}
 800650a:	b087      	sub	sp, #28
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
 8006510:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6a1b      	ldr	r3, [r3, #32]
 8006516:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6a1b      	ldr	r3, [r3, #32]
 800651c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	69db      	ldr	r3, [r3, #28]
 800652e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006536:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800653e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	021b      	lsls	r3, r3, #8
 8006546:	68fa      	ldr	r2, [r7, #12]
 8006548:	4313      	orrs	r3, r2
 800654a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800654c:	693b      	ldr	r3, [r7, #16]
 800654e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006552:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	689b      	ldr	r3, [r3, #8]
 8006558:	031b      	lsls	r3, r3, #12
 800655a:	693a      	ldr	r2, [r7, #16]
 800655c:	4313      	orrs	r3, r2
 800655e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	4a12      	ldr	r2, [pc, #72]	@ (80065ac <TIM_OC4_SetConfig+0xa4>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d003      	beq.n	8006570 <TIM_OC4_SetConfig+0x68>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	4a11      	ldr	r2, [pc, #68]	@ (80065b0 <TIM_OC4_SetConfig+0xa8>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d109      	bne.n	8006584 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006570:	697b      	ldr	r3, [r7, #20]
 8006572:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006576:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	695b      	ldr	r3, [r3, #20]
 800657c:	019b      	lsls	r3, r3, #6
 800657e:	697a      	ldr	r2, [r7, #20]
 8006580:	4313      	orrs	r3, r2
 8006582:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	697a      	ldr	r2, [r7, #20]
 8006588:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	68fa      	ldr	r2, [r7, #12]
 800658e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	685a      	ldr	r2, [r3, #4]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	693a      	ldr	r2, [r7, #16]
 800659c:	621a      	str	r2, [r3, #32]
}
 800659e:	bf00      	nop
 80065a0:	371c      	adds	r7, #28
 80065a2:	46bd      	mov	sp, r7
 80065a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a8:	4770      	bx	lr
 80065aa:	bf00      	nop
 80065ac:	40010000 	.word	0x40010000
 80065b0:	40010400 	.word	0x40010400

080065b4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80065b4:	b480      	push	{r7}
 80065b6:	b087      	sub	sp, #28
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	60f8      	str	r0, [r7, #12]
 80065bc:	60b9      	str	r1, [r7, #8]
 80065be:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	f003 031f 	and.w	r3, r3, #31
 80065c6:	2201      	movs	r2, #1
 80065c8:	fa02 f303 	lsl.w	r3, r2, r3
 80065cc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	6a1a      	ldr	r2, [r3, #32]
 80065d2:	697b      	ldr	r3, [r7, #20]
 80065d4:	43db      	mvns	r3, r3
 80065d6:	401a      	ands	r2, r3
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	6a1a      	ldr	r2, [r3, #32]
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	f003 031f 	and.w	r3, r3, #31
 80065e6:	6879      	ldr	r1, [r7, #4]
 80065e8:	fa01 f303 	lsl.w	r3, r1, r3
 80065ec:	431a      	orrs	r2, r3
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	621a      	str	r2, [r3, #32]
}
 80065f2:	bf00      	nop
 80065f4:	371c      	adds	r7, #28
 80065f6:	46bd      	mov	sp, r7
 80065f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fc:	4770      	bx	lr
	...

08006600 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006600:	b480      	push	{r7}
 8006602:	b085      	sub	sp, #20
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
 8006608:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006610:	2b01      	cmp	r3, #1
 8006612:	d101      	bne.n	8006618 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006614:	2302      	movs	r3, #2
 8006616:	e05a      	b.n	80066ce <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2201      	movs	r2, #1
 800661c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2202      	movs	r2, #2
 8006624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	685b      	ldr	r3, [r3, #4]
 800662e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	689b      	ldr	r3, [r3, #8]
 8006636:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800663e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	68fa      	ldr	r2, [r7, #12]
 8006646:	4313      	orrs	r3, r2
 8006648:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	68fa      	ldr	r2, [r7, #12]
 8006650:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	4a21      	ldr	r2, [pc, #132]	@ (80066dc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006658:	4293      	cmp	r3, r2
 800665a:	d022      	beq.n	80066a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006664:	d01d      	beq.n	80066a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	4a1d      	ldr	r2, [pc, #116]	@ (80066e0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d018      	beq.n	80066a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	4a1b      	ldr	r2, [pc, #108]	@ (80066e4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d013      	beq.n	80066a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	4a1a      	ldr	r2, [pc, #104]	@ (80066e8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006680:	4293      	cmp	r3, r2
 8006682:	d00e      	beq.n	80066a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	4a18      	ldr	r2, [pc, #96]	@ (80066ec <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d009      	beq.n	80066a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	4a17      	ldr	r2, [pc, #92]	@ (80066f0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006694:	4293      	cmp	r3, r2
 8006696:	d004      	beq.n	80066a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	4a15      	ldr	r2, [pc, #84]	@ (80066f4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d10c      	bne.n	80066bc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80066a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	685b      	ldr	r3, [r3, #4]
 80066ae:	68ba      	ldr	r2, [r7, #8]
 80066b0:	4313      	orrs	r3, r2
 80066b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	68ba      	ldr	r2, [r7, #8]
 80066ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2201      	movs	r2, #1
 80066c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2200      	movs	r2, #0
 80066c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80066cc:	2300      	movs	r3, #0
}
 80066ce:	4618      	mov	r0, r3
 80066d0:	3714      	adds	r7, #20
 80066d2:	46bd      	mov	sp, r7
 80066d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d8:	4770      	bx	lr
 80066da:	bf00      	nop
 80066dc:	40010000 	.word	0x40010000
 80066e0:	40000400 	.word	0x40000400
 80066e4:	40000800 	.word	0x40000800
 80066e8:	40000c00 	.word	0x40000c00
 80066ec:	40010400 	.word	0x40010400
 80066f0:	40014000 	.word	0x40014000
 80066f4:	40001800 	.word	0x40001800

080066f8 <HAL_USART_Init>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b082      	sub	sp, #8
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d101      	bne.n	800670a <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 8006706:	2301      	movs	r3, #1
 8006708:	e033      	b.n	8006772 <HAL_USART_Init+0x7a>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006710:	b2db      	uxtb	r3, r3
 8006712:	2b00      	cmp	r3, #0
 8006714:	d106      	bne.n	8006724 <HAL_USART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2200      	movs	r2, #0
 800671a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 800671e:	6878      	ldr	r0, [r7, #4]
 8006720:	f7fb ff46 	bl	80025b0 <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2202      	movs	r2, #2
 8006728:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the USART Communication parameters */
  USART_SetConfig(husart);
 800672c:	6878      	ldr	r0, [r7, #4]
 800672e:	f000 f90b 	bl	8006948 <USART_SetConfig>

  /* In USART mode, the following bits must be kept cleared:
     - LINEN bit in the USART_CR2 register
     - HDSEL, SCEN and IREN bits in the USART_CR3 register */
  CLEAR_BIT(husart->Instance->CR2, USART_CR2_LINEN);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	691a      	ldr	r2, [r3, #16]
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006740:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	695a      	ldr	r2, [r3, #20]
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006750:	615a      	str	r2, [r3, #20]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	68da      	ldr	r2, [r3, #12]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006760:	60da      	str	r2, [r3, #12]

  /* Initialize the USART state */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2200      	movs	r2, #0
 8006766:	641a      	str	r2, [r3, #64]	@ 0x40
  husart->State = HAL_USART_STATE_READY;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2201      	movs	r2, #1
 800676c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006770:	2300      	movs	r3, #0
}
 8006772:	4618      	mov	r0, r3
 8006774:	3708      	adds	r7, #8
 8006776:	46bd      	mov	sp, r7
 8006778:	bd80      	pop	{r7, pc}

0800677a <HAL_USART_Transmit>:
  * @param  Size    Amount of data elements (u8 or u16) to be sent.
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Transmit(USART_HandleTypeDef *husart, const uint8_t *pTxData, uint16_t Size, uint32_t Timeout)
{
 800677a:	b580      	push	{r7, lr}
 800677c:	b08a      	sub	sp, #40	@ 0x28
 800677e:	af02      	add	r7, sp, #8
 8006780:	60f8      	str	r0, [r7, #12]
 8006782:	60b9      	str	r1, [r7, #8]
 8006784:	603b      	str	r3, [r7, #0]
 8006786:	4613      	mov	r3, r2
 8006788:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *ptxdata8bits;
  const uint16_t *ptxdata16bits;
  uint32_t tickstart;

  if (husart->State == HAL_USART_STATE_READY)
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006790:	b2db      	uxtb	r3, r3
 8006792:	2b01      	cmp	r3, #1
 8006794:	d17c      	bne.n	8006890 <HAL_USART_Transmit+0x116>
  {
    if ((pTxData == NULL) || (Size == 0))
 8006796:	68bb      	ldr	r3, [r7, #8]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d002      	beq.n	80067a2 <HAL_USART_Transmit+0x28>
 800679c:	88fb      	ldrh	r3, [r7, #6]
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d101      	bne.n	80067a6 <HAL_USART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80067a2:	2301      	movs	r3, #1
 80067a4:	e075      	b.n	8006892 <HAL_USART_Transmit+0x118>
    }

    /* Process Locked */
    __HAL_LOCK(husart);
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80067ac:	2b01      	cmp	r3, #1
 80067ae:	d101      	bne.n	80067b4 <HAL_USART_Transmit+0x3a>
 80067b0:	2302      	movs	r3, #2
 80067b2:	e06e      	b.n	8006892 <HAL_USART_Transmit+0x118>
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	2201      	movs	r2, #1
 80067b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    husart->ErrorCode = HAL_USART_ERROR_NONE;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	2200      	movs	r2, #0
 80067c0:	641a      	str	r2, [r3, #64]	@ 0x40
    husart->State = HAL_USART_STATE_BUSY_TX;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	2212      	movs	r2, #18
 80067c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80067ca:	f7fb ffe9 	bl	80027a0 <HAL_GetTick>
 80067ce:	6178      	str	r0, [r7, #20]

    husart->TxXferSize = Size;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	88fa      	ldrh	r2, [r7, #6]
 80067d4:	851a      	strh	r2, [r3, #40]	@ 0x28
    husart->TxXferCount = Size;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	88fa      	ldrh	r2, [r7, #6]
 80067da:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* In case of 9bits/No Parity transfer, pTxData needs to be handled as a uint16_t pointer */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	689b      	ldr	r3, [r3, #8]
 80067e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067e4:	d108      	bne.n	80067f8 <HAL_USART_Transmit+0x7e>
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	691b      	ldr	r3, [r3, #16]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d104      	bne.n	80067f8 <HAL_USART_Transmit+0x7e>
    {
      ptxdata8bits  = NULL;
 80067ee:	2300      	movs	r3, #0
 80067f0:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = (const uint16_t *) pTxData;
 80067f2:	68bb      	ldr	r3, [r7, #8]
 80067f4:	61bb      	str	r3, [r7, #24]
 80067f6:	e003      	b.n	8006800 <HAL_USART_Transmit+0x86>
    }
    else
    {
      ptxdata8bits  = pTxData;
 80067f8:	68bb      	ldr	r3, [r7, #8]
 80067fa:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = NULL;
 80067fc:	2300      	movs	r3, #0
 80067fe:	61bb      	str	r3, [r7, #24]
    }

    while (husart->TxXferCount > 0U)
 8006800:	e02a      	b.n	8006858 <HAL_USART_Transmit+0xde>
    {
      /* Wait for TXE flag in order to write data in DR */
      if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	9300      	str	r3, [sp, #0]
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	2200      	movs	r2, #0
 800680a:	2180      	movs	r1, #128	@ 0x80
 800680c:	68f8      	ldr	r0, [r7, #12]
 800680e:	f000 f844 	bl	800689a <USART_WaitOnFlagUntilTimeout>
 8006812:	4603      	mov	r3, r0
 8006814:	2b00      	cmp	r3, #0
 8006816:	d001      	beq.n	800681c <HAL_USART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 8006818:	2303      	movs	r3, #3
 800681a:	e03a      	b.n	8006892 <HAL_USART_Transmit+0x118>
      }
      if (ptxdata8bits == NULL)
 800681c:	69fb      	ldr	r3, [r7, #28]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d10b      	bne.n	800683a <HAL_USART_Transmit+0xc0>
      {
        husart->Instance->DR = (uint16_t)(*ptxdata16bits & (uint16_t)0x01FF);
 8006822:	69bb      	ldr	r3, [r7, #24]
 8006824:	881b      	ldrh	r3, [r3, #0]
 8006826:	461a      	mov	r2, r3
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006830:	605a      	str	r2, [r3, #4]
        ptxdata16bits++;
 8006832:	69bb      	ldr	r3, [r7, #24]
 8006834:	3302      	adds	r3, #2
 8006836:	61bb      	str	r3, [r7, #24]
 8006838:	e007      	b.n	800684a <HAL_USART_Transmit+0xd0>
      }
      else
      {
        husart->Instance->DR = (uint8_t)(*ptxdata8bits & (uint8_t)0xFF);
 800683a:	69fb      	ldr	r3, [r7, #28]
 800683c:	781a      	ldrb	r2, [r3, #0]
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	605a      	str	r2, [r3, #4]
        ptxdata8bits++;
 8006844:	69fb      	ldr	r3, [r7, #28]
 8006846:	3301      	adds	r3, #1
 8006848:	61fb      	str	r3, [r7, #28]
      }

      husart->TxXferCount--;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800684e:	b29b      	uxth	r3, r3
 8006850:	3b01      	subs	r3, #1
 8006852:	b29a      	uxth	r2, r3
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (husart->TxXferCount > 0U)
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800685c:	b29b      	uxth	r3, r3
 800685e:	2b00      	cmp	r3, #0
 8006860:	d1cf      	bne.n	8006802 <HAL_USART_Transmit+0x88>
    }

    if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	9300      	str	r3, [sp, #0]
 8006866:	697b      	ldr	r3, [r7, #20]
 8006868:	2200      	movs	r2, #0
 800686a:	2140      	movs	r1, #64	@ 0x40
 800686c:	68f8      	ldr	r0, [r7, #12]
 800686e:	f000 f814 	bl	800689a <USART_WaitOnFlagUntilTimeout>
 8006872:	4603      	mov	r3, r0
 8006874:	2b00      	cmp	r3, #0
 8006876:	d001      	beq.n	800687c <HAL_USART_Transmit+0x102>
    {
      return HAL_TIMEOUT;
 8006878:	2303      	movs	r3, #3
 800687a:	e00a      	b.n	8006892 <HAL_USART_Transmit+0x118>
    }

    husart->State = HAL_USART_STATE_READY;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2201      	movs	r2, #1
 8006880:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(husart);
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	2200      	movs	r2, #0
 8006888:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800688c:	2300      	movs	r3, #0
 800688e:	e000      	b.n	8006892 <HAL_USART_Transmit+0x118>
  }
  else
  {
    return HAL_BUSY;
 8006890:	2302      	movs	r3, #2
  }
}
 8006892:	4618      	mov	r0, r3
 8006894:	3720      	adds	r7, #32
 8006896:	46bd      	mov	sp, r7
 8006898:	bd80      	pop	{r7, pc}

0800689a <USART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_WaitOnFlagUntilTimeout(USART_HandleTypeDef *husart, uint32_t Flag, FlagStatus Status,
                                                      uint32_t Tickstart, uint32_t Timeout)
{
 800689a:	b580      	push	{r7, lr}
 800689c:	b084      	sub	sp, #16
 800689e:	af00      	add	r7, sp, #0
 80068a0:	60f8      	str	r0, [r7, #12]
 80068a2:	60b9      	str	r1, [r7, #8]
 80068a4:	603b      	str	r3, [r7, #0]
 80068a6:	4613      	mov	r3, r2
 80068a8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 80068aa:	e038      	b.n	800691e <USART_WaitOnFlagUntilTimeout+0x84>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068ac:	69bb      	ldr	r3, [r7, #24]
 80068ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068b2:	d034      	beq.n	800691e <USART_WaitOnFlagUntilTimeout+0x84>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80068b4:	69bb      	ldr	r3, [r7, #24]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d007      	beq.n	80068ca <USART_WaitOnFlagUntilTimeout+0x30>
 80068ba:	f7fb ff71 	bl	80027a0 <HAL_GetTick>
 80068be:	4602      	mov	r2, r0
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	1ad3      	subs	r3, r2, r3
 80068c4:	69ba      	ldr	r2, [r7, #24]
 80068c6:	429a      	cmp	r2, r3
 80068c8:	d229      	bcs.n	800691e <USART_WaitOnFlagUntilTimeout+0x84>
      {
        /* Disable the USART Transmit Complete Interrupt */
        CLEAR_BIT(husart->Instance->CR1, USART_CR1_TXEIE);
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	68da      	ldr	r2, [r3, #12]
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80068d8:	60da      	str	r2, [r3, #12]

        /* Disable the USART RXNE Interrupt */
        CLEAR_BIT(husart->Instance->CR1, USART_CR1_RXNEIE);
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	68da      	ldr	r2, [r3, #12]
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f022 0220 	bic.w	r2, r2, #32
 80068e8:	60da      	str	r2, [r3, #12]

        /* Disable the USART Parity Error Interrupt */
        CLEAR_BIT(husart->Instance->CR1, USART_CR1_PEIE);
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	68da      	ldr	r2, [r3, #12]
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80068f8:	60da      	str	r2, [r3, #12]

        /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	695a      	ldr	r2, [r3, #20]
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f022 0201 	bic.w	r2, r2, #1
 8006908:	615a      	str	r2, [r3, #20]

        husart->State = HAL_USART_STATE_READY;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	2201      	movs	r2, #1
 800690e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(husart);
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	2200      	movs	r2, #0
 8006916:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 800691a:	2303      	movs	r3, #3
 800691c:	e00f      	b.n	800693e <USART_WaitOnFlagUntilTimeout+0xa4>
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	681a      	ldr	r2, [r3, #0]
 8006924:	68bb      	ldr	r3, [r7, #8]
 8006926:	4013      	ands	r3, r2
 8006928:	68ba      	ldr	r2, [r7, #8]
 800692a:	429a      	cmp	r2, r3
 800692c:	bf0c      	ite	eq
 800692e:	2301      	moveq	r3, #1
 8006930:	2300      	movne	r3, #0
 8006932:	b2db      	uxtb	r3, r3
 8006934:	461a      	mov	r2, r3
 8006936:	79fb      	ldrb	r3, [r7, #7]
 8006938:	429a      	cmp	r2, r3
 800693a:	d0b7      	beq.n	80068ac <USART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800693c:	2300      	movs	r3, #0
}
 800693e:	4618      	mov	r0, r3
 8006940:	3710      	adds	r7, #16
 8006942:	46bd      	mov	sp, r7
 8006944:	bd80      	pop	{r7, pc}
	...

08006948 <USART_SetConfig>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
static void USART_SetConfig(USART_HandleTypeDef *husart)
{
 8006948:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800694c:	b0c6      	sub	sp, #280	@ 0x118
 800694e:	af00      	add	r7, sp, #0
 8006950:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  uint32_t tmpreg = 0x00U;
 8006954:	2300      	movs	r3, #0
 8006956:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  assert_param(IS_USART_PARITY(husart->Init.Parity));
  assert_param(IS_USART_MODE(husart->Init.Mode));

  /* The LBCL, CPOL and CPHA bits have to be selected when both the transmitter and the
     receiver are disabled (TE=RE=0) to ensure that the clock pulses function correctly. */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 800695a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	68d9      	ldr	r1, [r3, #12]
 8006962:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006966:	681a      	ldr	r2, [r3, #0]
 8006968:	f021 030c 	bic.w	r3, r1, #12
 800696c:	60d3      	str	r3, [r2, #12]

  /*---------------------------- USART CR2 Configuration ---------------------*/
  tmpreg = husart->Instance->CR2;
 800696e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	691b      	ldr	r3, [r3, #16]
 8006976:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_CLKEN | USART_CR2_LBCL | USART_CR2_STOP));
 800697a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800697e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006982:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Configure the USART Clock, CPOL, CPHA and LastBit -----------------------*/
  /* Set CPOL bit according to husart->Init.CLKPolarity value */
  /* Set CPHA bit according to husart->Init.CLKPhase value */
  /* Set LBCL bit according to husart->Init.CLKLastBit value */
  /* Set Stop Bits: Set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8006986:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800698a:	699a      	ldr	r2, [r3, #24]
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 800698c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006990:	69db      	ldr	r3, [r3, #28]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8006992:	431a      	orrs	r2, r3
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 8006994:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006998:	6a1b      	ldr	r3, [r3, #32]
 800699a:	431a      	orrs	r2, r3
 800699c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80069a0:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 80069a2:	431a      	orrs	r2, r3
 80069a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069a8:	4313      	orrs	r3, r2
 80069aa:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80069ae:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Write to USART CR2 */
  WRITE_REG(husart->Instance->CR2, (uint32_t)tmpreg);
 80069b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80069b6:	681a      	ldr	r2, [r3, #0]
 80069b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069bc:	6113      	str	r3, [r2, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = husart->Instance->CR1;
 80069be:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	68db      	ldr	r3, [r3, #12]
 80069c6:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

  /* Clear M, PCE, PS, TE, RE and OVER8 bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80069ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069ce:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 80069d2:	f023 030c 	bic.w	r3, r3, #12
 80069d6:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Configure the USART Word Length, Parity and mode:
     Set the M bits according to husart->Init.WordLength value
     Set PCE and PS bits according to husart->Init.Parity value
     Set TE and RE bits according to husart->Init.Mode value
     Force OVER8 bit to 1 in order to reach the max USART frequencies */
  tmpreg |= (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 80069da:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80069de:	689a      	ldr	r2, [r3, #8]
 80069e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80069e4:	691b      	ldr	r3, [r3, #16]
 80069e6:	431a      	orrs	r2, r3
 80069e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80069ec:	695b      	ldr	r3, [r3, #20]
 80069ee:	431a      	orrs	r2, r3
 80069f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069f4:	4313      	orrs	r3, r2
 80069f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80069fa:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

  /* Write to USART CR1 */
  WRITE_REG(husart->Instance->CR1, (uint32_t)tmpreg);
 80069fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006a02:	681a      	ldr	r2, [r3, #0]
 8006a04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a08:	60d3      	str	r3, [r2, #12]

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Clear CTSE and RTSE bits */
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE));
 8006a0a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	6959      	ldr	r1, [r3, #20]
 8006a12:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006a16:	681a      	ldr	r2, [r3, #0]
 8006a18:	f421 7340 	bic.w	r3, r1, #768	@ 0x300
 8006a1c:	6153      	str	r3, [r2, #20]
   {
    pclk = HAL_RCC_GetPCLK2Freq();
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
   }
#elif defined(USART6)
  if((husart->Instance == USART1) || (husart->Instance == USART6))
 8006a1e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006a22:	681a      	ldr	r2, [r3, #0]
 8006a24:	4b8b      	ldr	r3, [pc, #556]	@ (8006c54 <USART_SetConfig+0x30c>)
 8006a26:	429a      	cmp	r2, r3
 8006a28:	d006      	beq.n	8006a38 <USART_SetConfig+0xf0>
 8006a2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006a2e:	681a      	ldr	r2, [r3, #0]
 8006a30:	4b89      	ldr	r3, [pc, #548]	@ (8006c58 <USART_SetConfig+0x310>)
 8006a32:	429a      	cmp	r2, r3
 8006a34:	f040 8114 	bne.w	8006c60 <USART_SetConfig+0x318>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006a38:	f7ff f978 	bl	8005d2c <HAL_RCC_GetPCLK2Freq>
 8006a3c:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 8006a40:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006a44:	2200      	movs	r2, #0
 8006a46:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006a4a:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8006a4e:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8006a52:	4622      	mov	r2, r4
 8006a54:	462b      	mov	r3, r5
 8006a56:	1891      	adds	r1, r2, r2
 8006a58:	6739      	str	r1, [r7, #112]	@ 0x70
 8006a5a:	415b      	adcs	r3, r3
 8006a5c:	677b      	str	r3, [r7, #116]	@ 0x74
 8006a5e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8006a62:	4621      	mov	r1, r4
 8006a64:	eb12 0801 	adds.w	r8, r2, r1
 8006a68:	4629      	mov	r1, r5
 8006a6a:	eb43 0901 	adc.w	r9, r3, r1
 8006a6e:	f04f 0200 	mov.w	r2, #0
 8006a72:	f04f 0300 	mov.w	r3, #0
 8006a76:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006a7a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006a7e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006a82:	4690      	mov	r8, r2
 8006a84:	4699      	mov	r9, r3
 8006a86:	4623      	mov	r3, r4
 8006a88:	eb18 0303 	adds.w	r3, r8, r3
 8006a8c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006a90:	462b      	mov	r3, r5
 8006a92:	eb49 0303 	adc.w	r3, r9, r3
 8006a96:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006a9a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006a9e:	685b      	ldr	r3, [r3, #4]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006aa6:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8006aaa:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006aae:	460b      	mov	r3, r1
 8006ab0:	18db      	adds	r3, r3, r3
 8006ab2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006ab4:	4613      	mov	r3, r2
 8006ab6:	eb42 0303 	adc.w	r3, r2, r3
 8006aba:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006abc:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8006ac0:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	@ 0xf8
 8006ac4:	f7fa f8c0 	bl	8000c48 <__aeabi_uldivmod>
 8006ac8:	4602      	mov	r2, r0
 8006aca:	460b      	mov	r3, r1
 8006acc:	4b63      	ldr	r3, [pc, #396]	@ (8006c5c <USART_SetConfig+0x314>)
 8006ace:	fba3 2302 	umull	r2, r3, r3, r2
 8006ad2:	095b      	lsrs	r3, r3, #5
 8006ad4:	011c      	lsls	r4, r3, #4
 8006ad6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006ada:	2200      	movs	r2, #0
 8006adc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006ae0:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006ae4:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8006ae8:	4642      	mov	r2, r8
 8006aea:	464b      	mov	r3, r9
 8006aec:	1891      	adds	r1, r2, r2
 8006aee:	6639      	str	r1, [r7, #96]	@ 0x60
 8006af0:	415b      	adcs	r3, r3
 8006af2:	667b      	str	r3, [r7, #100]	@ 0x64
 8006af4:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8006af8:	4641      	mov	r1, r8
 8006afa:	1851      	adds	r1, r2, r1
 8006afc:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006afe:	4649      	mov	r1, r9
 8006b00:	414b      	adcs	r3, r1
 8006b02:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006b04:	f04f 0200 	mov.w	r2, #0
 8006b08:	f04f 0300 	mov.w	r3, #0
 8006b0c:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	@ 0x58
 8006b10:	4659      	mov	r1, fp
 8006b12:	00cb      	lsls	r3, r1, #3
 8006b14:	4651      	mov	r1, sl
 8006b16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b1a:	4651      	mov	r1, sl
 8006b1c:	00ca      	lsls	r2, r1, #3
 8006b1e:	4610      	mov	r0, r2
 8006b20:	4619      	mov	r1, r3
 8006b22:	4603      	mov	r3, r0
 8006b24:	4642      	mov	r2, r8
 8006b26:	189b      	adds	r3, r3, r2
 8006b28:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006b2c:	464b      	mov	r3, r9
 8006b2e:	460a      	mov	r2, r1
 8006b30:	eb42 0303 	adc.w	r3, r2, r3
 8006b34:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006b38:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006b3c:	685b      	ldr	r3, [r3, #4]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006b44:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006b48:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006b4c:	460b      	mov	r3, r1
 8006b4e:	18db      	adds	r3, r3, r3
 8006b50:	653b      	str	r3, [r7, #80]	@ 0x50
 8006b52:	4613      	mov	r3, r2
 8006b54:	eb42 0303 	adc.w	r3, r2, r3
 8006b58:	657b      	str	r3, [r7, #84]	@ 0x54
 8006b5a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006b5e:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006b62:	f7fa f871 	bl	8000c48 <__aeabi_uldivmod>
 8006b66:	4602      	mov	r2, r0
 8006b68:	460b      	mov	r3, r1
 8006b6a:	4611      	mov	r1, r2
 8006b6c:	4b3b      	ldr	r3, [pc, #236]	@ (8006c5c <USART_SetConfig+0x314>)
 8006b6e:	fba3 2301 	umull	r2, r3, r3, r1
 8006b72:	095b      	lsrs	r3, r3, #5
 8006b74:	2264      	movs	r2, #100	@ 0x64
 8006b76:	fb02 f303 	mul.w	r3, r2, r3
 8006b7a:	1acb      	subs	r3, r1, r3
 8006b7c:	00db      	lsls	r3, r3, #3
 8006b7e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006b82:	4b36      	ldr	r3, [pc, #216]	@ (8006c5c <USART_SetConfig+0x314>)
 8006b84:	fba3 2302 	umull	r2, r3, r3, r2
 8006b88:	095b      	lsrs	r3, r3, #5
 8006b8a:	005b      	lsls	r3, r3, #1
 8006b8c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006b90:	441c      	add	r4, r3
 8006b92:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006b96:	2200      	movs	r2, #0
 8006b98:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006b9c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006ba0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006ba4:	4642      	mov	r2, r8
 8006ba6:	464b      	mov	r3, r9
 8006ba8:	1891      	adds	r1, r2, r2
 8006baa:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006bac:	415b      	adcs	r3, r3
 8006bae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006bb0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006bb4:	4641      	mov	r1, r8
 8006bb6:	1851      	adds	r1, r2, r1
 8006bb8:	6439      	str	r1, [r7, #64]	@ 0x40
 8006bba:	4649      	mov	r1, r9
 8006bbc:	414b      	adcs	r3, r1
 8006bbe:	647b      	str	r3, [r7, #68]	@ 0x44
 8006bc0:	f04f 0200 	mov.w	r2, #0
 8006bc4:	f04f 0300 	mov.w	r3, #0
 8006bc8:	e9d7 ab10 	ldrd	sl, fp, [r7, #64]	@ 0x40
 8006bcc:	4659      	mov	r1, fp
 8006bce:	00cb      	lsls	r3, r1, #3
 8006bd0:	4651      	mov	r1, sl
 8006bd2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006bd6:	4651      	mov	r1, sl
 8006bd8:	00ca      	lsls	r2, r1, #3
 8006bda:	4610      	mov	r0, r2
 8006bdc:	4619      	mov	r1, r3
 8006bde:	4603      	mov	r3, r0
 8006be0:	4642      	mov	r2, r8
 8006be2:	189b      	adds	r3, r3, r2
 8006be4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006be8:	464b      	mov	r3, r9
 8006bea:	460a      	mov	r2, r1
 8006bec:	eb42 0303 	adc.w	r3, r2, r3
 8006bf0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006bf4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006bf8:	685b      	ldr	r3, [r3, #4]
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006c00:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006c04:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006c08:	460b      	mov	r3, r1
 8006c0a:	18db      	adds	r3, r3, r3
 8006c0c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006c0e:	4613      	mov	r3, r2
 8006c10:	eb42 0303 	adc.w	r3, r2, r3
 8006c14:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006c16:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006c1a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006c1e:	f7fa f813 	bl	8000c48 <__aeabi_uldivmod>
 8006c22:	4602      	mov	r2, r0
 8006c24:	460b      	mov	r3, r1
 8006c26:	4b0d      	ldr	r3, [pc, #52]	@ (8006c5c <USART_SetConfig+0x314>)
 8006c28:	fba3 1302 	umull	r1, r3, r3, r2
 8006c2c:	095b      	lsrs	r3, r3, #5
 8006c2e:	2164      	movs	r1, #100	@ 0x64
 8006c30:	fb01 f303 	mul.w	r3, r1, r3
 8006c34:	1ad3      	subs	r3, r2, r3
 8006c36:	00db      	lsls	r3, r3, #3
 8006c38:	3332      	adds	r3, #50	@ 0x32
 8006c3a:	4a08      	ldr	r2, [pc, #32]	@ (8006c5c <USART_SetConfig+0x314>)
 8006c3c:	fba2 2303 	umull	r2, r3, r2, r3
 8006c40:	095b      	lsrs	r3, r3, #5
 8006c42:	f003 0207 	and.w	r2, r3, #7
 8006c46:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	4422      	add	r2, r4
 8006c4e:	609a      	str	r2, [r3, #8]
 8006c50:	e109      	b.n	8006e66 <USART_SetConfig+0x51e>
 8006c52:	bf00      	nop
 8006c54:	40011000 	.word	0x40011000
 8006c58:	40011400 	.word	0x40011400
 8006c5c:	51eb851f 	.word	0x51eb851f
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
  }
#endif /* USART6 || UART9 || UART10 */	
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006c60:	f7ff f850 	bl	8005d04 <HAL_RCC_GetPCLK1Freq>
 8006c64:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 8006c68:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006c72:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006c76:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006c7a:	4642      	mov	r2, r8
 8006c7c:	464b      	mov	r3, r9
 8006c7e:	1891      	adds	r1, r2, r2
 8006c80:	6339      	str	r1, [r7, #48]	@ 0x30
 8006c82:	415b      	adcs	r3, r3
 8006c84:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c86:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8006c8a:	4641      	mov	r1, r8
 8006c8c:	1854      	adds	r4, r2, r1
 8006c8e:	4649      	mov	r1, r9
 8006c90:	eb43 0501 	adc.w	r5, r3, r1
 8006c94:	f04f 0200 	mov.w	r2, #0
 8006c98:	f04f 0300 	mov.w	r3, #0
 8006c9c:	00eb      	lsls	r3, r5, #3
 8006c9e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006ca2:	00e2      	lsls	r2, r4, #3
 8006ca4:	4614      	mov	r4, r2
 8006ca6:	461d      	mov	r5, r3
 8006ca8:	4643      	mov	r3, r8
 8006caa:	18e3      	adds	r3, r4, r3
 8006cac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006cb0:	464b      	mov	r3, r9
 8006cb2:	eb45 0303 	adc.w	r3, r5, r3
 8006cb6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006cba:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006cbe:	685b      	ldr	r3, [r3, #4]
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006cc6:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006cca:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006cce:	460b      	mov	r3, r1
 8006cd0:	18db      	adds	r3, r3, r3
 8006cd2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006cd4:	4613      	mov	r3, r2
 8006cd6:	eb42 0303 	adc.w	r3, r2, r3
 8006cda:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006cdc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006ce0:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006ce4:	f7f9 ffb0 	bl	8000c48 <__aeabi_uldivmod>
 8006ce8:	4602      	mov	r2, r0
 8006cea:	460b      	mov	r3, r1
 8006cec:	4b61      	ldr	r3, [pc, #388]	@ (8006e74 <USART_SetConfig+0x52c>)
 8006cee:	fba3 2302 	umull	r2, r3, r3, r2
 8006cf2:	095b      	lsrs	r3, r3, #5
 8006cf4:	011c      	lsls	r4, r3, #4
 8006cf6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006d00:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006d04:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006d08:	4642      	mov	r2, r8
 8006d0a:	464b      	mov	r3, r9
 8006d0c:	1891      	adds	r1, r2, r2
 8006d0e:	6239      	str	r1, [r7, #32]
 8006d10:	415b      	adcs	r3, r3
 8006d12:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d14:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006d18:	4641      	mov	r1, r8
 8006d1a:	eb12 0a01 	adds.w	sl, r2, r1
 8006d1e:	4649      	mov	r1, r9
 8006d20:	eb43 0b01 	adc.w	fp, r3, r1
 8006d24:	f04f 0200 	mov.w	r2, #0
 8006d28:	f04f 0300 	mov.w	r3, #0
 8006d2c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006d30:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006d34:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006d38:	4692      	mov	sl, r2
 8006d3a:	469b      	mov	fp, r3
 8006d3c:	4643      	mov	r3, r8
 8006d3e:	eb1a 0303 	adds.w	r3, sl, r3
 8006d42:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006d46:	464b      	mov	r3, r9
 8006d48:	eb4b 0303 	adc.w	r3, fp, r3
 8006d4c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006d50:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006d54:	685b      	ldr	r3, [r3, #4]
 8006d56:	2200      	movs	r2, #0
 8006d58:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006d5c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006d60:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8006d64:	460b      	mov	r3, r1
 8006d66:	18db      	adds	r3, r3, r3
 8006d68:	61bb      	str	r3, [r7, #24]
 8006d6a:	4613      	mov	r3, r2
 8006d6c:	eb42 0303 	adc.w	r3, r2, r3
 8006d70:	61fb      	str	r3, [r7, #28]
 8006d72:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006d76:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006d7a:	f7f9 ff65 	bl	8000c48 <__aeabi_uldivmod>
 8006d7e:	4602      	mov	r2, r0
 8006d80:	460b      	mov	r3, r1
 8006d82:	4611      	mov	r1, r2
 8006d84:	4b3b      	ldr	r3, [pc, #236]	@ (8006e74 <USART_SetConfig+0x52c>)
 8006d86:	fba3 2301 	umull	r2, r3, r3, r1
 8006d8a:	095b      	lsrs	r3, r3, #5
 8006d8c:	2264      	movs	r2, #100	@ 0x64
 8006d8e:	fb02 f303 	mul.w	r3, r2, r3
 8006d92:	1acb      	subs	r3, r1, r3
 8006d94:	00db      	lsls	r3, r3, #3
 8006d96:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006d9a:	4b36      	ldr	r3, [pc, #216]	@ (8006e74 <USART_SetConfig+0x52c>)
 8006d9c:	fba3 2302 	umull	r2, r3, r3, r2
 8006da0:	095b      	lsrs	r3, r3, #5
 8006da2:	005b      	lsls	r3, r3, #1
 8006da4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006da8:	441c      	add	r4, r3
 8006daa:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006dae:	2200      	movs	r2, #0
 8006db0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006db4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006db8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006dbc:	4642      	mov	r2, r8
 8006dbe:	464b      	mov	r3, r9
 8006dc0:	1891      	adds	r1, r2, r2
 8006dc2:	6139      	str	r1, [r7, #16]
 8006dc4:	415b      	adcs	r3, r3
 8006dc6:	617b      	str	r3, [r7, #20]
 8006dc8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006dcc:	4641      	mov	r1, r8
 8006dce:	1851      	adds	r1, r2, r1
 8006dd0:	60b9      	str	r1, [r7, #8]
 8006dd2:	4649      	mov	r1, r9
 8006dd4:	414b      	adcs	r3, r1
 8006dd6:	60fb      	str	r3, [r7, #12]
 8006dd8:	f04f 0200 	mov.w	r2, #0
 8006ddc:	f04f 0300 	mov.w	r3, #0
 8006de0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8006de4:	4659      	mov	r1, fp
 8006de6:	00cb      	lsls	r3, r1, #3
 8006de8:	4651      	mov	r1, sl
 8006dea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006dee:	4651      	mov	r1, sl
 8006df0:	00ca      	lsls	r2, r1, #3
 8006df2:	4610      	mov	r0, r2
 8006df4:	4619      	mov	r1, r3
 8006df6:	4603      	mov	r3, r0
 8006df8:	4642      	mov	r2, r8
 8006dfa:	189b      	adds	r3, r3, r2
 8006dfc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006e00:	464b      	mov	r3, r9
 8006e02:	460a      	mov	r2, r1
 8006e04:	eb42 0303 	adc.w	r3, r2, r3
 8006e08:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006e0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006e10:	685b      	ldr	r3, [r3, #4]
 8006e12:	2200      	movs	r2, #0
 8006e14:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006e16:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006e18:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8006e1c:	460b      	mov	r3, r1
 8006e1e:	18db      	adds	r3, r3, r3
 8006e20:	603b      	str	r3, [r7, #0]
 8006e22:	4613      	mov	r3, r2
 8006e24:	eb42 0303 	adc.w	r3, r2, r3
 8006e28:	607b      	str	r3, [r7, #4]
 8006e2a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e2e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006e32:	f7f9 ff09 	bl	8000c48 <__aeabi_uldivmod>
 8006e36:	4602      	mov	r2, r0
 8006e38:	460b      	mov	r3, r1
 8006e3a:	4b0e      	ldr	r3, [pc, #56]	@ (8006e74 <USART_SetConfig+0x52c>)
 8006e3c:	fba3 1302 	umull	r1, r3, r3, r2
 8006e40:	095b      	lsrs	r3, r3, #5
 8006e42:	2164      	movs	r1, #100	@ 0x64
 8006e44:	fb01 f303 	mul.w	r3, r1, r3
 8006e48:	1ad3      	subs	r3, r2, r3
 8006e4a:	00db      	lsls	r3, r3, #3
 8006e4c:	3332      	adds	r3, #50	@ 0x32
 8006e4e:	4a09      	ldr	r2, [pc, #36]	@ (8006e74 <USART_SetConfig+0x52c>)
 8006e50:	fba2 2303 	umull	r2, r3, r2, r3
 8006e54:	095b      	lsrs	r3, r3, #5
 8006e56:	f003 0207 	and.w	r2, r3, #7
 8006e5a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4422      	add	r2, r4
 8006e62:	609a      	str	r2, [r3, #8]
  }
}
 8006e64:	bf00      	nop
 8006e66:	bf00      	nop
 8006e68:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006e72:	bf00      	nop
 8006e74:	51eb851f 	.word	0x51eb851f

08006e78 <__cvt>:
 8006e78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e7c:	ec57 6b10 	vmov	r6, r7, d0
 8006e80:	2f00      	cmp	r7, #0
 8006e82:	460c      	mov	r4, r1
 8006e84:	4619      	mov	r1, r3
 8006e86:	463b      	mov	r3, r7
 8006e88:	bfbb      	ittet	lt
 8006e8a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006e8e:	461f      	movlt	r7, r3
 8006e90:	2300      	movge	r3, #0
 8006e92:	232d      	movlt	r3, #45	@ 0x2d
 8006e94:	700b      	strb	r3, [r1, #0]
 8006e96:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006e98:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006e9c:	4691      	mov	r9, r2
 8006e9e:	f023 0820 	bic.w	r8, r3, #32
 8006ea2:	bfbc      	itt	lt
 8006ea4:	4632      	movlt	r2, r6
 8006ea6:	4616      	movlt	r6, r2
 8006ea8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006eac:	d005      	beq.n	8006eba <__cvt+0x42>
 8006eae:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006eb2:	d100      	bne.n	8006eb6 <__cvt+0x3e>
 8006eb4:	3401      	adds	r4, #1
 8006eb6:	2102      	movs	r1, #2
 8006eb8:	e000      	b.n	8006ebc <__cvt+0x44>
 8006eba:	2103      	movs	r1, #3
 8006ebc:	ab03      	add	r3, sp, #12
 8006ebe:	9301      	str	r3, [sp, #4]
 8006ec0:	ab02      	add	r3, sp, #8
 8006ec2:	9300      	str	r3, [sp, #0]
 8006ec4:	ec47 6b10 	vmov	d0, r6, r7
 8006ec8:	4653      	mov	r3, sl
 8006eca:	4622      	mov	r2, r4
 8006ecc:	f000 fe5c 	bl	8007b88 <_dtoa_r>
 8006ed0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006ed4:	4605      	mov	r5, r0
 8006ed6:	d119      	bne.n	8006f0c <__cvt+0x94>
 8006ed8:	f019 0f01 	tst.w	r9, #1
 8006edc:	d00e      	beq.n	8006efc <__cvt+0x84>
 8006ede:	eb00 0904 	add.w	r9, r0, r4
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	4630      	mov	r0, r6
 8006ee8:	4639      	mov	r1, r7
 8006eea:	f7f9 fded 	bl	8000ac8 <__aeabi_dcmpeq>
 8006eee:	b108      	cbz	r0, 8006ef4 <__cvt+0x7c>
 8006ef0:	f8cd 900c 	str.w	r9, [sp, #12]
 8006ef4:	2230      	movs	r2, #48	@ 0x30
 8006ef6:	9b03      	ldr	r3, [sp, #12]
 8006ef8:	454b      	cmp	r3, r9
 8006efa:	d31e      	bcc.n	8006f3a <__cvt+0xc2>
 8006efc:	9b03      	ldr	r3, [sp, #12]
 8006efe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006f00:	1b5b      	subs	r3, r3, r5
 8006f02:	4628      	mov	r0, r5
 8006f04:	6013      	str	r3, [r2, #0]
 8006f06:	b004      	add	sp, #16
 8006f08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f0c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006f10:	eb00 0904 	add.w	r9, r0, r4
 8006f14:	d1e5      	bne.n	8006ee2 <__cvt+0x6a>
 8006f16:	7803      	ldrb	r3, [r0, #0]
 8006f18:	2b30      	cmp	r3, #48	@ 0x30
 8006f1a:	d10a      	bne.n	8006f32 <__cvt+0xba>
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	2300      	movs	r3, #0
 8006f20:	4630      	mov	r0, r6
 8006f22:	4639      	mov	r1, r7
 8006f24:	f7f9 fdd0 	bl	8000ac8 <__aeabi_dcmpeq>
 8006f28:	b918      	cbnz	r0, 8006f32 <__cvt+0xba>
 8006f2a:	f1c4 0401 	rsb	r4, r4, #1
 8006f2e:	f8ca 4000 	str.w	r4, [sl]
 8006f32:	f8da 3000 	ldr.w	r3, [sl]
 8006f36:	4499      	add	r9, r3
 8006f38:	e7d3      	b.n	8006ee2 <__cvt+0x6a>
 8006f3a:	1c59      	adds	r1, r3, #1
 8006f3c:	9103      	str	r1, [sp, #12]
 8006f3e:	701a      	strb	r2, [r3, #0]
 8006f40:	e7d9      	b.n	8006ef6 <__cvt+0x7e>

08006f42 <__exponent>:
 8006f42:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006f44:	2900      	cmp	r1, #0
 8006f46:	bfba      	itte	lt
 8006f48:	4249      	neglt	r1, r1
 8006f4a:	232d      	movlt	r3, #45	@ 0x2d
 8006f4c:	232b      	movge	r3, #43	@ 0x2b
 8006f4e:	2909      	cmp	r1, #9
 8006f50:	7002      	strb	r2, [r0, #0]
 8006f52:	7043      	strb	r3, [r0, #1]
 8006f54:	dd29      	ble.n	8006faa <__exponent+0x68>
 8006f56:	f10d 0307 	add.w	r3, sp, #7
 8006f5a:	461d      	mov	r5, r3
 8006f5c:	270a      	movs	r7, #10
 8006f5e:	461a      	mov	r2, r3
 8006f60:	fbb1 f6f7 	udiv	r6, r1, r7
 8006f64:	fb07 1416 	mls	r4, r7, r6, r1
 8006f68:	3430      	adds	r4, #48	@ 0x30
 8006f6a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006f6e:	460c      	mov	r4, r1
 8006f70:	2c63      	cmp	r4, #99	@ 0x63
 8006f72:	f103 33ff 	add.w	r3, r3, #4294967295
 8006f76:	4631      	mov	r1, r6
 8006f78:	dcf1      	bgt.n	8006f5e <__exponent+0x1c>
 8006f7a:	3130      	adds	r1, #48	@ 0x30
 8006f7c:	1e94      	subs	r4, r2, #2
 8006f7e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006f82:	1c41      	adds	r1, r0, #1
 8006f84:	4623      	mov	r3, r4
 8006f86:	42ab      	cmp	r3, r5
 8006f88:	d30a      	bcc.n	8006fa0 <__exponent+0x5e>
 8006f8a:	f10d 0309 	add.w	r3, sp, #9
 8006f8e:	1a9b      	subs	r3, r3, r2
 8006f90:	42ac      	cmp	r4, r5
 8006f92:	bf88      	it	hi
 8006f94:	2300      	movhi	r3, #0
 8006f96:	3302      	adds	r3, #2
 8006f98:	4403      	add	r3, r0
 8006f9a:	1a18      	subs	r0, r3, r0
 8006f9c:	b003      	add	sp, #12
 8006f9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006fa0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006fa4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006fa8:	e7ed      	b.n	8006f86 <__exponent+0x44>
 8006faa:	2330      	movs	r3, #48	@ 0x30
 8006fac:	3130      	adds	r1, #48	@ 0x30
 8006fae:	7083      	strb	r3, [r0, #2]
 8006fb0:	70c1      	strb	r1, [r0, #3]
 8006fb2:	1d03      	adds	r3, r0, #4
 8006fb4:	e7f1      	b.n	8006f9a <__exponent+0x58>
	...

08006fb8 <_printf_float>:
 8006fb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fbc:	b08d      	sub	sp, #52	@ 0x34
 8006fbe:	460c      	mov	r4, r1
 8006fc0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006fc4:	4616      	mov	r6, r2
 8006fc6:	461f      	mov	r7, r3
 8006fc8:	4605      	mov	r5, r0
 8006fca:	f000 fcdb 	bl	8007984 <_localeconv_r>
 8006fce:	6803      	ldr	r3, [r0, #0]
 8006fd0:	9304      	str	r3, [sp, #16]
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	f7f9 f94c 	bl	8000270 <strlen>
 8006fd8:	2300      	movs	r3, #0
 8006fda:	930a      	str	r3, [sp, #40]	@ 0x28
 8006fdc:	f8d8 3000 	ldr.w	r3, [r8]
 8006fe0:	9005      	str	r0, [sp, #20]
 8006fe2:	3307      	adds	r3, #7
 8006fe4:	f023 0307 	bic.w	r3, r3, #7
 8006fe8:	f103 0208 	add.w	r2, r3, #8
 8006fec:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006ff0:	f8d4 b000 	ldr.w	fp, [r4]
 8006ff4:	f8c8 2000 	str.w	r2, [r8]
 8006ff8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006ffc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007000:	9307      	str	r3, [sp, #28]
 8007002:	f8cd 8018 	str.w	r8, [sp, #24]
 8007006:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800700a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800700e:	4b9c      	ldr	r3, [pc, #624]	@ (8007280 <_printf_float+0x2c8>)
 8007010:	f04f 32ff 	mov.w	r2, #4294967295
 8007014:	f7f9 fd8a 	bl	8000b2c <__aeabi_dcmpun>
 8007018:	bb70      	cbnz	r0, 8007078 <_printf_float+0xc0>
 800701a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800701e:	4b98      	ldr	r3, [pc, #608]	@ (8007280 <_printf_float+0x2c8>)
 8007020:	f04f 32ff 	mov.w	r2, #4294967295
 8007024:	f7f9 fd64 	bl	8000af0 <__aeabi_dcmple>
 8007028:	bb30      	cbnz	r0, 8007078 <_printf_float+0xc0>
 800702a:	2200      	movs	r2, #0
 800702c:	2300      	movs	r3, #0
 800702e:	4640      	mov	r0, r8
 8007030:	4649      	mov	r1, r9
 8007032:	f7f9 fd53 	bl	8000adc <__aeabi_dcmplt>
 8007036:	b110      	cbz	r0, 800703e <_printf_float+0x86>
 8007038:	232d      	movs	r3, #45	@ 0x2d
 800703a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800703e:	4a91      	ldr	r2, [pc, #580]	@ (8007284 <_printf_float+0x2cc>)
 8007040:	4b91      	ldr	r3, [pc, #580]	@ (8007288 <_printf_float+0x2d0>)
 8007042:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007046:	bf8c      	ite	hi
 8007048:	4690      	movhi	r8, r2
 800704a:	4698      	movls	r8, r3
 800704c:	2303      	movs	r3, #3
 800704e:	6123      	str	r3, [r4, #16]
 8007050:	f02b 0304 	bic.w	r3, fp, #4
 8007054:	6023      	str	r3, [r4, #0]
 8007056:	f04f 0900 	mov.w	r9, #0
 800705a:	9700      	str	r7, [sp, #0]
 800705c:	4633      	mov	r3, r6
 800705e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007060:	4621      	mov	r1, r4
 8007062:	4628      	mov	r0, r5
 8007064:	f000 f9d2 	bl	800740c <_printf_common>
 8007068:	3001      	adds	r0, #1
 800706a:	f040 808d 	bne.w	8007188 <_printf_float+0x1d0>
 800706e:	f04f 30ff 	mov.w	r0, #4294967295
 8007072:	b00d      	add	sp, #52	@ 0x34
 8007074:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007078:	4642      	mov	r2, r8
 800707a:	464b      	mov	r3, r9
 800707c:	4640      	mov	r0, r8
 800707e:	4649      	mov	r1, r9
 8007080:	f7f9 fd54 	bl	8000b2c <__aeabi_dcmpun>
 8007084:	b140      	cbz	r0, 8007098 <_printf_float+0xe0>
 8007086:	464b      	mov	r3, r9
 8007088:	2b00      	cmp	r3, #0
 800708a:	bfbc      	itt	lt
 800708c:	232d      	movlt	r3, #45	@ 0x2d
 800708e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007092:	4a7e      	ldr	r2, [pc, #504]	@ (800728c <_printf_float+0x2d4>)
 8007094:	4b7e      	ldr	r3, [pc, #504]	@ (8007290 <_printf_float+0x2d8>)
 8007096:	e7d4      	b.n	8007042 <_printf_float+0x8a>
 8007098:	6863      	ldr	r3, [r4, #4]
 800709a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800709e:	9206      	str	r2, [sp, #24]
 80070a0:	1c5a      	adds	r2, r3, #1
 80070a2:	d13b      	bne.n	800711c <_printf_float+0x164>
 80070a4:	2306      	movs	r3, #6
 80070a6:	6063      	str	r3, [r4, #4]
 80070a8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80070ac:	2300      	movs	r3, #0
 80070ae:	6022      	str	r2, [r4, #0]
 80070b0:	9303      	str	r3, [sp, #12]
 80070b2:	ab0a      	add	r3, sp, #40	@ 0x28
 80070b4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80070b8:	ab09      	add	r3, sp, #36	@ 0x24
 80070ba:	9300      	str	r3, [sp, #0]
 80070bc:	6861      	ldr	r1, [r4, #4]
 80070be:	ec49 8b10 	vmov	d0, r8, r9
 80070c2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80070c6:	4628      	mov	r0, r5
 80070c8:	f7ff fed6 	bl	8006e78 <__cvt>
 80070cc:	9b06      	ldr	r3, [sp, #24]
 80070ce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80070d0:	2b47      	cmp	r3, #71	@ 0x47
 80070d2:	4680      	mov	r8, r0
 80070d4:	d129      	bne.n	800712a <_printf_float+0x172>
 80070d6:	1cc8      	adds	r0, r1, #3
 80070d8:	db02      	blt.n	80070e0 <_printf_float+0x128>
 80070da:	6863      	ldr	r3, [r4, #4]
 80070dc:	4299      	cmp	r1, r3
 80070de:	dd41      	ble.n	8007164 <_printf_float+0x1ac>
 80070e0:	f1aa 0a02 	sub.w	sl, sl, #2
 80070e4:	fa5f fa8a 	uxtb.w	sl, sl
 80070e8:	3901      	subs	r1, #1
 80070ea:	4652      	mov	r2, sl
 80070ec:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80070f0:	9109      	str	r1, [sp, #36]	@ 0x24
 80070f2:	f7ff ff26 	bl	8006f42 <__exponent>
 80070f6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80070f8:	1813      	adds	r3, r2, r0
 80070fa:	2a01      	cmp	r2, #1
 80070fc:	4681      	mov	r9, r0
 80070fe:	6123      	str	r3, [r4, #16]
 8007100:	dc02      	bgt.n	8007108 <_printf_float+0x150>
 8007102:	6822      	ldr	r2, [r4, #0]
 8007104:	07d2      	lsls	r2, r2, #31
 8007106:	d501      	bpl.n	800710c <_printf_float+0x154>
 8007108:	3301      	adds	r3, #1
 800710a:	6123      	str	r3, [r4, #16]
 800710c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007110:	2b00      	cmp	r3, #0
 8007112:	d0a2      	beq.n	800705a <_printf_float+0xa2>
 8007114:	232d      	movs	r3, #45	@ 0x2d
 8007116:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800711a:	e79e      	b.n	800705a <_printf_float+0xa2>
 800711c:	9a06      	ldr	r2, [sp, #24]
 800711e:	2a47      	cmp	r2, #71	@ 0x47
 8007120:	d1c2      	bne.n	80070a8 <_printf_float+0xf0>
 8007122:	2b00      	cmp	r3, #0
 8007124:	d1c0      	bne.n	80070a8 <_printf_float+0xf0>
 8007126:	2301      	movs	r3, #1
 8007128:	e7bd      	b.n	80070a6 <_printf_float+0xee>
 800712a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800712e:	d9db      	bls.n	80070e8 <_printf_float+0x130>
 8007130:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007134:	d118      	bne.n	8007168 <_printf_float+0x1b0>
 8007136:	2900      	cmp	r1, #0
 8007138:	6863      	ldr	r3, [r4, #4]
 800713a:	dd0b      	ble.n	8007154 <_printf_float+0x19c>
 800713c:	6121      	str	r1, [r4, #16]
 800713e:	b913      	cbnz	r3, 8007146 <_printf_float+0x18e>
 8007140:	6822      	ldr	r2, [r4, #0]
 8007142:	07d0      	lsls	r0, r2, #31
 8007144:	d502      	bpl.n	800714c <_printf_float+0x194>
 8007146:	3301      	adds	r3, #1
 8007148:	440b      	add	r3, r1
 800714a:	6123      	str	r3, [r4, #16]
 800714c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800714e:	f04f 0900 	mov.w	r9, #0
 8007152:	e7db      	b.n	800710c <_printf_float+0x154>
 8007154:	b913      	cbnz	r3, 800715c <_printf_float+0x1a4>
 8007156:	6822      	ldr	r2, [r4, #0]
 8007158:	07d2      	lsls	r2, r2, #31
 800715a:	d501      	bpl.n	8007160 <_printf_float+0x1a8>
 800715c:	3302      	adds	r3, #2
 800715e:	e7f4      	b.n	800714a <_printf_float+0x192>
 8007160:	2301      	movs	r3, #1
 8007162:	e7f2      	b.n	800714a <_printf_float+0x192>
 8007164:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007168:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800716a:	4299      	cmp	r1, r3
 800716c:	db05      	blt.n	800717a <_printf_float+0x1c2>
 800716e:	6823      	ldr	r3, [r4, #0]
 8007170:	6121      	str	r1, [r4, #16]
 8007172:	07d8      	lsls	r0, r3, #31
 8007174:	d5ea      	bpl.n	800714c <_printf_float+0x194>
 8007176:	1c4b      	adds	r3, r1, #1
 8007178:	e7e7      	b.n	800714a <_printf_float+0x192>
 800717a:	2900      	cmp	r1, #0
 800717c:	bfd4      	ite	le
 800717e:	f1c1 0202 	rsble	r2, r1, #2
 8007182:	2201      	movgt	r2, #1
 8007184:	4413      	add	r3, r2
 8007186:	e7e0      	b.n	800714a <_printf_float+0x192>
 8007188:	6823      	ldr	r3, [r4, #0]
 800718a:	055a      	lsls	r2, r3, #21
 800718c:	d407      	bmi.n	800719e <_printf_float+0x1e6>
 800718e:	6923      	ldr	r3, [r4, #16]
 8007190:	4642      	mov	r2, r8
 8007192:	4631      	mov	r1, r6
 8007194:	4628      	mov	r0, r5
 8007196:	47b8      	blx	r7
 8007198:	3001      	adds	r0, #1
 800719a:	d12b      	bne.n	80071f4 <_printf_float+0x23c>
 800719c:	e767      	b.n	800706e <_printf_float+0xb6>
 800719e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80071a2:	f240 80dd 	bls.w	8007360 <_printf_float+0x3a8>
 80071a6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80071aa:	2200      	movs	r2, #0
 80071ac:	2300      	movs	r3, #0
 80071ae:	f7f9 fc8b 	bl	8000ac8 <__aeabi_dcmpeq>
 80071b2:	2800      	cmp	r0, #0
 80071b4:	d033      	beq.n	800721e <_printf_float+0x266>
 80071b6:	4a37      	ldr	r2, [pc, #220]	@ (8007294 <_printf_float+0x2dc>)
 80071b8:	2301      	movs	r3, #1
 80071ba:	4631      	mov	r1, r6
 80071bc:	4628      	mov	r0, r5
 80071be:	47b8      	blx	r7
 80071c0:	3001      	adds	r0, #1
 80071c2:	f43f af54 	beq.w	800706e <_printf_float+0xb6>
 80071c6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80071ca:	4543      	cmp	r3, r8
 80071cc:	db02      	blt.n	80071d4 <_printf_float+0x21c>
 80071ce:	6823      	ldr	r3, [r4, #0]
 80071d0:	07d8      	lsls	r0, r3, #31
 80071d2:	d50f      	bpl.n	80071f4 <_printf_float+0x23c>
 80071d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80071d8:	4631      	mov	r1, r6
 80071da:	4628      	mov	r0, r5
 80071dc:	47b8      	blx	r7
 80071de:	3001      	adds	r0, #1
 80071e0:	f43f af45 	beq.w	800706e <_printf_float+0xb6>
 80071e4:	f04f 0900 	mov.w	r9, #0
 80071e8:	f108 38ff 	add.w	r8, r8, #4294967295
 80071ec:	f104 0a1a 	add.w	sl, r4, #26
 80071f0:	45c8      	cmp	r8, r9
 80071f2:	dc09      	bgt.n	8007208 <_printf_float+0x250>
 80071f4:	6823      	ldr	r3, [r4, #0]
 80071f6:	079b      	lsls	r3, r3, #30
 80071f8:	f100 8103 	bmi.w	8007402 <_printf_float+0x44a>
 80071fc:	68e0      	ldr	r0, [r4, #12]
 80071fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007200:	4298      	cmp	r0, r3
 8007202:	bfb8      	it	lt
 8007204:	4618      	movlt	r0, r3
 8007206:	e734      	b.n	8007072 <_printf_float+0xba>
 8007208:	2301      	movs	r3, #1
 800720a:	4652      	mov	r2, sl
 800720c:	4631      	mov	r1, r6
 800720e:	4628      	mov	r0, r5
 8007210:	47b8      	blx	r7
 8007212:	3001      	adds	r0, #1
 8007214:	f43f af2b 	beq.w	800706e <_printf_float+0xb6>
 8007218:	f109 0901 	add.w	r9, r9, #1
 800721c:	e7e8      	b.n	80071f0 <_printf_float+0x238>
 800721e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007220:	2b00      	cmp	r3, #0
 8007222:	dc39      	bgt.n	8007298 <_printf_float+0x2e0>
 8007224:	4a1b      	ldr	r2, [pc, #108]	@ (8007294 <_printf_float+0x2dc>)
 8007226:	2301      	movs	r3, #1
 8007228:	4631      	mov	r1, r6
 800722a:	4628      	mov	r0, r5
 800722c:	47b8      	blx	r7
 800722e:	3001      	adds	r0, #1
 8007230:	f43f af1d 	beq.w	800706e <_printf_float+0xb6>
 8007234:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007238:	ea59 0303 	orrs.w	r3, r9, r3
 800723c:	d102      	bne.n	8007244 <_printf_float+0x28c>
 800723e:	6823      	ldr	r3, [r4, #0]
 8007240:	07d9      	lsls	r1, r3, #31
 8007242:	d5d7      	bpl.n	80071f4 <_printf_float+0x23c>
 8007244:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007248:	4631      	mov	r1, r6
 800724a:	4628      	mov	r0, r5
 800724c:	47b8      	blx	r7
 800724e:	3001      	adds	r0, #1
 8007250:	f43f af0d 	beq.w	800706e <_printf_float+0xb6>
 8007254:	f04f 0a00 	mov.w	sl, #0
 8007258:	f104 0b1a 	add.w	fp, r4, #26
 800725c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800725e:	425b      	negs	r3, r3
 8007260:	4553      	cmp	r3, sl
 8007262:	dc01      	bgt.n	8007268 <_printf_float+0x2b0>
 8007264:	464b      	mov	r3, r9
 8007266:	e793      	b.n	8007190 <_printf_float+0x1d8>
 8007268:	2301      	movs	r3, #1
 800726a:	465a      	mov	r2, fp
 800726c:	4631      	mov	r1, r6
 800726e:	4628      	mov	r0, r5
 8007270:	47b8      	blx	r7
 8007272:	3001      	adds	r0, #1
 8007274:	f43f aefb 	beq.w	800706e <_printf_float+0xb6>
 8007278:	f10a 0a01 	add.w	sl, sl, #1
 800727c:	e7ee      	b.n	800725c <_printf_float+0x2a4>
 800727e:	bf00      	nop
 8007280:	7fefffff 	.word	0x7fefffff
 8007284:	0800a25c 	.word	0x0800a25c
 8007288:	0800a258 	.word	0x0800a258
 800728c:	0800a264 	.word	0x0800a264
 8007290:	0800a260 	.word	0x0800a260
 8007294:	0800a268 	.word	0x0800a268
 8007298:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800729a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800729e:	4553      	cmp	r3, sl
 80072a0:	bfa8      	it	ge
 80072a2:	4653      	movge	r3, sl
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	4699      	mov	r9, r3
 80072a8:	dc36      	bgt.n	8007318 <_printf_float+0x360>
 80072aa:	f04f 0b00 	mov.w	fp, #0
 80072ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80072b2:	f104 021a 	add.w	r2, r4, #26
 80072b6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80072b8:	9306      	str	r3, [sp, #24]
 80072ba:	eba3 0309 	sub.w	r3, r3, r9
 80072be:	455b      	cmp	r3, fp
 80072c0:	dc31      	bgt.n	8007326 <_printf_float+0x36e>
 80072c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072c4:	459a      	cmp	sl, r3
 80072c6:	dc3a      	bgt.n	800733e <_printf_float+0x386>
 80072c8:	6823      	ldr	r3, [r4, #0]
 80072ca:	07da      	lsls	r2, r3, #31
 80072cc:	d437      	bmi.n	800733e <_printf_float+0x386>
 80072ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072d0:	ebaa 0903 	sub.w	r9, sl, r3
 80072d4:	9b06      	ldr	r3, [sp, #24]
 80072d6:	ebaa 0303 	sub.w	r3, sl, r3
 80072da:	4599      	cmp	r9, r3
 80072dc:	bfa8      	it	ge
 80072de:	4699      	movge	r9, r3
 80072e0:	f1b9 0f00 	cmp.w	r9, #0
 80072e4:	dc33      	bgt.n	800734e <_printf_float+0x396>
 80072e6:	f04f 0800 	mov.w	r8, #0
 80072ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80072ee:	f104 0b1a 	add.w	fp, r4, #26
 80072f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072f4:	ebaa 0303 	sub.w	r3, sl, r3
 80072f8:	eba3 0309 	sub.w	r3, r3, r9
 80072fc:	4543      	cmp	r3, r8
 80072fe:	f77f af79 	ble.w	80071f4 <_printf_float+0x23c>
 8007302:	2301      	movs	r3, #1
 8007304:	465a      	mov	r2, fp
 8007306:	4631      	mov	r1, r6
 8007308:	4628      	mov	r0, r5
 800730a:	47b8      	blx	r7
 800730c:	3001      	adds	r0, #1
 800730e:	f43f aeae 	beq.w	800706e <_printf_float+0xb6>
 8007312:	f108 0801 	add.w	r8, r8, #1
 8007316:	e7ec      	b.n	80072f2 <_printf_float+0x33a>
 8007318:	4642      	mov	r2, r8
 800731a:	4631      	mov	r1, r6
 800731c:	4628      	mov	r0, r5
 800731e:	47b8      	blx	r7
 8007320:	3001      	adds	r0, #1
 8007322:	d1c2      	bne.n	80072aa <_printf_float+0x2f2>
 8007324:	e6a3      	b.n	800706e <_printf_float+0xb6>
 8007326:	2301      	movs	r3, #1
 8007328:	4631      	mov	r1, r6
 800732a:	4628      	mov	r0, r5
 800732c:	9206      	str	r2, [sp, #24]
 800732e:	47b8      	blx	r7
 8007330:	3001      	adds	r0, #1
 8007332:	f43f ae9c 	beq.w	800706e <_printf_float+0xb6>
 8007336:	9a06      	ldr	r2, [sp, #24]
 8007338:	f10b 0b01 	add.w	fp, fp, #1
 800733c:	e7bb      	b.n	80072b6 <_printf_float+0x2fe>
 800733e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007342:	4631      	mov	r1, r6
 8007344:	4628      	mov	r0, r5
 8007346:	47b8      	blx	r7
 8007348:	3001      	adds	r0, #1
 800734a:	d1c0      	bne.n	80072ce <_printf_float+0x316>
 800734c:	e68f      	b.n	800706e <_printf_float+0xb6>
 800734e:	9a06      	ldr	r2, [sp, #24]
 8007350:	464b      	mov	r3, r9
 8007352:	4442      	add	r2, r8
 8007354:	4631      	mov	r1, r6
 8007356:	4628      	mov	r0, r5
 8007358:	47b8      	blx	r7
 800735a:	3001      	adds	r0, #1
 800735c:	d1c3      	bne.n	80072e6 <_printf_float+0x32e>
 800735e:	e686      	b.n	800706e <_printf_float+0xb6>
 8007360:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007364:	f1ba 0f01 	cmp.w	sl, #1
 8007368:	dc01      	bgt.n	800736e <_printf_float+0x3b6>
 800736a:	07db      	lsls	r3, r3, #31
 800736c:	d536      	bpl.n	80073dc <_printf_float+0x424>
 800736e:	2301      	movs	r3, #1
 8007370:	4642      	mov	r2, r8
 8007372:	4631      	mov	r1, r6
 8007374:	4628      	mov	r0, r5
 8007376:	47b8      	blx	r7
 8007378:	3001      	adds	r0, #1
 800737a:	f43f ae78 	beq.w	800706e <_printf_float+0xb6>
 800737e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007382:	4631      	mov	r1, r6
 8007384:	4628      	mov	r0, r5
 8007386:	47b8      	blx	r7
 8007388:	3001      	adds	r0, #1
 800738a:	f43f ae70 	beq.w	800706e <_printf_float+0xb6>
 800738e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007392:	2200      	movs	r2, #0
 8007394:	2300      	movs	r3, #0
 8007396:	f10a 3aff 	add.w	sl, sl, #4294967295
 800739a:	f7f9 fb95 	bl	8000ac8 <__aeabi_dcmpeq>
 800739e:	b9c0      	cbnz	r0, 80073d2 <_printf_float+0x41a>
 80073a0:	4653      	mov	r3, sl
 80073a2:	f108 0201 	add.w	r2, r8, #1
 80073a6:	4631      	mov	r1, r6
 80073a8:	4628      	mov	r0, r5
 80073aa:	47b8      	blx	r7
 80073ac:	3001      	adds	r0, #1
 80073ae:	d10c      	bne.n	80073ca <_printf_float+0x412>
 80073b0:	e65d      	b.n	800706e <_printf_float+0xb6>
 80073b2:	2301      	movs	r3, #1
 80073b4:	465a      	mov	r2, fp
 80073b6:	4631      	mov	r1, r6
 80073b8:	4628      	mov	r0, r5
 80073ba:	47b8      	blx	r7
 80073bc:	3001      	adds	r0, #1
 80073be:	f43f ae56 	beq.w	800706e <_printf_float+0xb6>
 80073c2:	f108 0801 	add.w	r8, r8, #1
 80073c6:	45d0      	cmp	r8, sl
 80073c8:	dbf3      	blt.n	80073b2 <_printf_float+0x3fa>
 80073ca:	464b      	mov	r3, r9
 80073cc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80073d0:	e6df      	b.n	8007192 <_printf_float+0x1da>
 80073d2:	f04f 0800 	mov.w	r8, #0
 80073d6:	f104 0b1a 	add.w	fp, r4, #26
 80073da:	e7f4      	b.n	80073c6 <_printf_float+0x40e>
 80073dc:	2301      	movs	r3, #1
 80073de:	4642      	mov	r2, r8
 80073e0:	e7e1      	b.n	80073a6 <_printf_float+0x3ee>
 80073e2:	2301      	movs	r3, #1
 80073e4:	464a      	mov	r2, r9
 80073e6:	4631      	mov	r1, r6
 80073e8:	4628      	mov	r0, r5
 80073ea:	47b8      	blx	r7
 80073ec:	3001      	adds	r0, #1
 80073ee:	f43f ae3e 	beq.w	800706e <_printf_float+0xb6>
 80073f2:	f108 0801 	add.w	r8, r8, #1
 80073f6:	68e3      	ldr	r3, [r4, #12]
 80073f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80073fa:	1a5b      	subs	r3, r3, r1
 80073fc:	4543      	cmp	r3, r8
 80073fe:	dcf0      	bgt.n	80073e2 <_printf_float+0x42a>
 8007400:	e6fc      	b.n	80071fc <_printf_float+0x244>
 8007402:	f04f 0800 	mov.w	r8, #0
 8007406:	f104 0919 	add.w	r9, r4, #25
 800740a:	e7f4      	b.n	80073f6 <_printf_float+0x43e>

0800740c <_printf_common>:
 800740c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007410:	4616      	mov	r6, r2
 8007412:	4698      	mov	r8, r3
 8007414:	688a      	ldr	r2, [r1, #8]
 8007416:	690b      	ldr	r3, [r1, #16]
 8007418:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800741c:	4293      	cmp	r3, r2
 800741e:	bfb8      	it	lt
 8007420:	4613      	movlt	r3, r2
 8007422:	6033      	str	r3, [r6, #0]
 8007424:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007428:	4607      	mov	r7, r0
 800742a:	460c      	mov	r4, r1
 800742c:	b10a      	cbz	r2, 8007432 <_printf_common+0x26>
 800742e:	3301      	adds	r3, #1
 8007430:	6033      	str	r3, [r6, #0]
 8007432:	6823      	ldr	r3, [r4, #0]
 8007434:	0699      	lsls	r1, r3, #26
 8007436:	bf42      	ittt	mi
 8007438:	6833      	ldrmi	r3, [r6, #0]
 800743a:	3302      	addmi	r3, #2
 800743c:	6033      	strmi	r3, [r6, #0]
 800743e:	6825      	ldr	r5, [r4, #0]
 8007440:	f015 0506 	ands.w	r5, r5, #6
 8007444:	d106      	bne.n	8007454 <_printf_common+0x48>
 8007446:	f104 0a19 	add.w	sl, r4, #25
 800744a:	68e3      	ldr	r3, [r4, #12]
 800744c:	6832      	ldr	r2, [r6, #0]
 800744e:	1a9b      	subs	r3, r3, r2
 8007450:	42ab      	cmp	r3, r5
 8007452:	dc26      	bgt.n	80074a2 <_printf_common+0x96>
 8007454:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007458:	6822      	ldr	r2, [r4, #0]
 800745a:	3b00      	subs	r3, #0
 800745c:	bf18      	it	ne
 800745e:	2301      	movne	r3, #1
 8007460:	0692      	lsls	r2, r2, #26
 8007462:	d42b      	bmi.n	80074bc <_printf_common+0xb0>
 8007464:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007468:	4641      	mov	r1, r8
 800746a:	4638      	mov	r0, r7
 800746c:	47c8      	blx	r9
 800746e:	3001      	adds	r0, #1
 8007470:	d01e      	beq.n	80074b0 <_printf_common+0xa4>
 8007472:	6823      	ldr	r3, [r4, #0]
 8007474:	6922      	ldr	r2, [r4, #16]
 8007476:	f003 0306 	and.w	r3, r3, #6
 800747a:	2b04      	cmp	r3, #4
 800747c:	bf02      	ittt	eq
 800747e:	68e5      	ldreq	r5, [r4, #12]
 8007480:	6833      	ldreq	r3, [r6, #0]
 8007482:	1aed      	subeq	r5, r5, r3
 8007484:	68a3      	ldr	r3, [r4, #8]
 8007486:	bf0c      	ite	eq
 8007488:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800748c:	2500      	movne	r5, #0
 800748e:	4293      	cmp	r3, r2
 8007490:	bfc4      	itt	gt
 8007492:	1a9b      	subgt	r3, r3, r2
 8007494:	18ed      	addgt	r5, r5, r3
 8007496:	2600      	movs	r6, #0
 8007498:	341a      	adds	r4, #26
 800749a:	42b5      	cmp	r5, r6
 800749c:	d11a      	bne.n	80074d4 <_printf_common+0xc8>
 800749e:	2000      	movs	r0, #0
 80074a0:	e008      	b.n	80074b4 <_printf_common+0xa8>
 80074a2:	2301      	movs	r3, #1
 80074a4:	4652      	mov	r2, sl
 80074a6:	4641      	mov	r1, r8
 80074a8:	4638      	mov	r0, r7
 80074aa:	47c8      	blx	r9
 80074ac:	3001      	adds	r0, #1
 80074ae:	d103      	bne.n	80074b8 <_printf_common+0xac>
 80074b0:	f04f 30ff 	mov.w	r0, #4294967295
 80074b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074b8:	3501      	adds	r5, #1
 80074ba:	e7c6      	b.n	800744a <_printf_common+0x3e>
 80074bc:	18e1      	adds	r1, r4, r3
 80074be:	1c5a      	adds	r2, r3, #1
 80074c0:	2030      	movs	r0, #48	@ 0x30
 80074c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80074c6:	4422      	add	r2, r4
 80074c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80074cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80074d0:	3302      	adds	r3, #2
 80074d2:	e7c7      	b.n	8007464 <_printf_common+0x58>
 80074d4:	2301      	movs	r3, #1
 80074d6:	4622      	mov	r2, r4
 80074d8:	4641      	mov	r1, r8
 80074da:	4638      	mov	r0, r7
 80074dc:	47c8      	blx	r9
 80074de:	3001      	adds	r0, #1
 80074e0:	d0e6      	beq.n	80074b0 <_printf_common+0xa4>
 80074e2:	3601      	adds	r6, #1
 80074e4:	e7d9      	b.n	800749a <_printf_common+0x8e>
	...

080074e8 <_printf_i>:
 80074e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80074ec:	7e0f      	ldrb	r7, [r1, #24]
 80074ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80074f0:	2f78      	cmp	r7, #120	@ 0x78
 80074f2:	4691      	mov	r9, r2
 80074f4:	4680      	mov	r8, r0
 80074f6:	460c      	mov	r4, r1
 80074f8:	469a      	mov	sl, r3
 80074fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80074fe:	d807      	bhi.n	8007510 <_printf_i+0x28>
 8007500:	2f62      	cmp	r7, #98	@ 0x62
 8007502:	d80a      	bhi.n	800751a <_printf_i+0x32>
 8007504:	2f00      	cmp	r7, #0
 8007506:	f000 80d1 	beq.w	80076ac <_printf_i+0x1c4>
 800750a:	2f58      	cmp	r7, #88	@ 0x58
 800750c:	f000 80b8 	beq.w	8007680 <_printf_i+0x198>
 8007510:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007514:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007518:	e03a      	b.n	8007590 <_printf_i+0xa8>
 800751a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800751e:	2b15      	cmp	r3, #21
 8007520:	d8f6      	bhi.n	8007510 <_printf_i+0x28>
 8007522:	a101      	add	r1, pc, #4	@ (adr r1, 8007528 <_printf_i+0x40>)
 8007524:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007528:	08007581 	.word	0x08007581
 800752c:	08007595 	.word	0x08007595
 8007530:	08007511 	.word	0x08007511
 8007534:	08007511 	.word	0x08007511
 8007538:	08007511 	.word	0x08007511
 800753c:	08007511 	.word	0x08007511
 8007540:	08007595 	.word	0x08007595
 8007544:	08007511 	.word	0x08007511
 8007548:	08007511 	.word	0x08007511
 800754c:	08007511 	.word	0x08007511
 8007550:	08007511 	.word	0x08007511
 8007554:	08007693 	.word	0x08007693
 8007558:	080075bf 	.word	0x080075bf
 800755c:	0800764d 	.word	0x0800764d
 8007560:	08007511 	.word	0x08007511
 8007564:	08007511 	.word	0x08007511
 8007568:	080076b5 	.word	0x080076b5
 800756c:	08007511 	.word	0x08007511
 8007570:	080075bf 	.word	0x080075bf
 8007574:	08007511 	.word	0x08007511
 8007578:	08007511 	.word	0x08007511
 800757c:	08007655 	.word	0x08007655
 8007580:	6833      	ldr	r3, [r6, #0]
 8007582:	1d1a      	adds	r2, r3, #4
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	6032      	str	r2, [r6, #0]
 8007588:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800758c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007590:	2301      	movs	r3, #1
 8007592:	e09c      	b.n	80076ce <_printf_i+0x1e6>
 8007594:	6833      	ldr	r3, [r6, #0]
 8007596:	6820      	ldr	r0, [r4, #0]
 8007598:	1d19      	adds	r1, r3, #4
 800759a:	6031      	str	r1, [r6, #0]
 800759c:	0606      	lsls	r6, r0, #24
 800759e:	d501      	bpl.n	80075a4 <_printf_i+0xbc>
 80075a0:	681d      	ldr	r5, [r3, #0]
 80075a2:	e003      	b.n	80075ac <_printf_i+0xc4>
 80075a4:	0645      	lsls	r5, r0, #25
 80075a6:	d5fb      	bpl.n	80075a0 <_printf_i+0xb8>
 80075a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80075ac:	2d00      	cmp	r5, #0
 80075ae:	da03      	bge.n	80075b8 <_printf_i+0xd0>
 80075b0:	232d      	movs	r3, #45	@ 0x2d
 80075b2:	426d      	negs	r5, r5
 80075b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80075b8:	4858      	ldr	r0, [pc, #352]	@ (800771c <_printf_i+0x234>)
 80075ba:	230a      	movs	r3, #10
 80075bc:	e011      	b.n	80075e2 <_printf_i+0xfa>
 80075be:	6821      	ldr	r1, [r4, #0]
 80075c0:	6833      	ldr	r3, [r6, #0]
 80075c2:	0608      	lsls	r0, r1, #24
 80075c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80075c8:	d402      	bmi.n	80075d0 <_printf_i+0xe8>
 80075ca:	0649      	lsls	r1, r1, #25
 80075cc:	bf48      	it	mi
 80075ce:	b2ad      	uxthmi	r5, r5
 80075d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80075d2:	4852      	ldr	r0, [pc, #328]	@ (800771c <_printf_i+0x234>)
 80075d4:	6033      	str	r3, [r6, #0]
 80075d6:	bf14      	ite	ne
 80075d8:	230a      	movne	r3, #10
 80075da:	2308      	moveq	r3, #8
 80075dc:	2100      	movs	r1, #0
 80075de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80075e2:	6866      	ldr	r6, [r4, #4]
 80075e4:	60a6      	str	r6, [r4, #8]
 80075e6:	2e00      	cmp	r6, #0
 80075e8:	db05      	blt.n	80075f6 <_printf_i+0x10e>
 80075ea:	6821      	ldr	r1, [r4, #0]
 80075ec:	432e      	orrs	r6, r5
 80075ee:	f021 0104 	bic.w	r1, r1, #4
 80075f2:	6021      	str	r1, [r4, #0]
 80075f4:	d04b      	beq.n	800768e <_printf_i+0x1a6>
 80075f6:	4616      	mov	r6, r2
 80075f8:	fbb5 f1f3 	udiv	r1, r5, r3
 80075fc:	fb03 5711 	mls	r7, r3, r1, r5
 8007600:	5dc7      	ldrb	r7, [r0, r7]
 8007602:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007606:	462f      	mov	r7, r5
 8007608:	42bb      	cmp	r3, r7
 800760a:	460d      	mov	r5, r1
 800760c:	d9f4      	bls.n	80075f8 <_printf_i+0x110>
 800760e:	2b08      	cmp	r3, #8
 8007610:	d10b      	bne.n	800762a <_printf_i+0x142>
 8007612:	6823      	ldr	r3, [r4, #0]
 8007614:	07df      	lsls	r7, r3, #31
 8007616:	d508      	bpl.n	800762a <_printf_i+0x142>
 8007618:	6923      	ldr	r3, [r4, #16]
 800761a:	6861      	ldr	r1, [r4, #4]
 800761c:	4299      	cmp	r1, r3
 800761e:	bfde      	ittt	le
 8007620:	2330      	movle	r3, #48	@ 0x30
 8007622:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007626:	f106 36ff 	addle.w	r6, r6, #4294967295
 800762a:	1b92      	subs	r2, r2, r6
 800762c:	6122      	str	r2, [r4, #16]
 800762e:	f8cd a000 	str.w	sl, [sp]
 8007632:	464b      	mov	r3, r9
 8007634:	aa03      	add	r2, sp, #12
 8007636:	4621      	mov	r1, r4
 8007638:	4640      	mov	r0, r8
 800763a:	f7ff fee7 	bl	800740c <_printf_common>
 800763e:	3001      	adds	r0, #1
 8007640:	d14a      	bne.n	80076d8 <_printf_i+0x1f0>
 8007642:	f04f 30ff 	mov.w	r0, #4294967295
 8007646:	b004      	add	sp, #16
 8007648:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800764c:	6823      	ldr	r3, [r4, #0]
 800764e:	f043 0320 	orr.w	r3, r3, #32
 8007652:	6023      	str	r3, [r4, #0]
 8007654:	4832      	ldr	r0, [pc, #200]	@ (8007720 <_printf_i+0x238>)
 8007656:	2778      	movs	r7, #120	@ 0x78
 8007658:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800765c:	6823      	ldr	r3, [r4, #0]
 800765e:	6831      	ldr	r1, [r6, #0]
 8007660:	061f      	lsls	r7, r3, #24
 8007662:	f851 5b04 	ldr.w	r5, [r1], #4
 8007666:	d402      	bmi.n	800766e <_printf_i+0x186>
 8007668:	065f      	lsls	r7, r3, #25
 800766a:	bf48      	it	mi
 800766c:	b2ad      	uxthmi	r5, r5
 800766e:	6031      	str	r1, [r6, #0]
 8007670:	07d9      	lsls	r1, r3, #31
 8007672:	bf44      	itt	mi
 8007674:	f043 0320 	orrmi.w	r3, r3, #32
 8007678:	6023      	strmi	r3, [r4, #0]
 800767a:	b11d      	cbz	r5, 8007684 <_printf_i+0x19c>
 800767c:	2310      	movs	r3, #16
 800767e:	e7ad      	b.n	80075dc <_printf_i+0xf4>
 8007680:	4826      	ldr	r0, [pc, #152]	@ (800771c <_printf_i+0x234>)
 8007682:	e7e9      	b.n	8007658 <_printf_i+0x170>
 8007684:	6823      	ldr	r3, [r4, #0]
 8007686:	f023 0320 	bic.w	r3, r3, #32
 800768a:	6023      	str	r3, [r4, #0]
 800768c:	e7f6      	b.n	800767c <_printf_i+0x194>
 800768e:	4616      	mov	r6, r2
 8007690:	e7bd      	b.n	800760e <_printf_i+0x126>
 8007692:	6833      	ldr	r3, [r6, #0]
 8007694:	6825      	ldr	r5, [r4, #0]
 8007696:	6961      	ldr	r1, [r4, #20]
 8007698:	1d18      	adds	r0, r3, #4
 800769a:	6030      	str	r0, [r6, #0]
 800769c:	062e      	lsls	r6, r5, #24
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	d501      	bpl.n	80076a6 <_printf_i+0x1be>
 80076a2:	6019      	str	r1, [r3, #0]
 80076a4:	e002      	b.n	80076ac <_printf_i+0x1c4>
 80076a6:	0668      	lsls	r0, r5, #25
 80076a8:	d5fb      	bpl.n	80076a2 <_printf_i+0x1ba>
 80076aa:	8019      	strh	r1, [r3, #0]
 80076ac:	2300      	movs	r3, #0
 80076ae:	6123      	str	r3, [r4, #16]
 80076b0:	4616      	mov	r6, r2
 80076b2:	e7bc      	b.n	800762e <_printf_i+0x146>
 80076b4:	6833      	ldr	r3, [r6, #0]
 80076b6:	1d1a      	adds	r2, r3, #4
 80076b8:	6032      	str	r2, [r6, #0]
 80076ba:	681e      	ldr	r6, [r3, #0]
 80076bc:	6862      	ldr	r2, [r4, #4]
 80076be:	2100      	movs	r1, #0
 80076c0:	4630      	mov	r0, r6
 80076c2:	f7f8 fd85 	bl	80001d0 <memchr>
 80076c6:	b108      	cbz	r0, 80076cc <_printf_i+0x1e4>
 80076c8:	1b80      	subs	r0, r0, r6
 80076ca:	6060      	str	r0, [r4, #4]
 80076cc:	6863      	ldr	r3, [r4, #4]
 80076ce:	6123      	str	r3, [r4, #16]
 80076d0:	2300      	movs	r3, #0
 80076d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80076d6:	e7aa      	b.n	800762e <_printf_i+0x146>
 80076d8:	6923      	ldr	r3, [r4, #16]
 80076da:	4632      	mov	r2, r6
 80076dc:	4649      	mov	r1, r9
 80076de:	4640      	mov	r0, r8
 80076e0:	47d0      	blx	sl
 80076e2:	3001      	adds	r0, #1
 80076e4:	d0ad      	beq.n	8007642 <_printf_i+0x15a>
 80076e6:	6823      	ldr	r3, [r4, #0]
 80076e8:	079b      	lsls	r3, r3, #30
 80076ea:	d413      	bmi.n	8007714 <_printf_i+0x22c>
 80076ec:	68e0      	ldr	r0, [r4, #12]
 80076ee:	9b03      	ldr	r3, [sp, #12]
 80076f0:	4298      	cmp	r0, r3
 80076f2:	bfb8      	it	lt
 80076f4:	4618      	movlt	r0, r3
 80076f6:	e7a6      	b.n	8007646 <_printf_i+0x15e>
 80076f8:	2301      	movs	r3, #1
 80076fa:	4632      	mov	r2, r6
 80076fc:	4649      	mov	r1, r9
 80076fe:	4640      	mov	r0, r8
 8007700:	47d0      	blx	sl
 8007702:	3001      	adds	r0, #1
 8007704:	d09d      	beq.n	8007642 <_printf_i+0x15a>
 8007706:	3501      	adds	r5, #1
 8007708:	68e3      	ldr	r3, [r4, #12]
 800770a:	9903      	ldr	r1, [sp, #12]
 800770c:	1a5b      	subs	r3, r3, r1
 800770e:	42ab      	cmp	r3, r5
 8007710:	dcf2      	bgt.n	80076f8 <_printf_i+0x210>
 8007712:	e7eb      	b.n	80076ec <_printf_i+0x204>
 8007714:	2500      	movs	r5, #0
 8007716:	f104 0619 	add.w	r6, r4, #25
 800771a:	e7f5      	b.n	8007708 <_printf_i+0x220>
 800771c:	0800a26a 	.word	0x0800a26a
 8007720:	0800a27b 	.word	0x0800a27b

08007724 <std>:
 8007724:	2300      	movs	r3, #0
 8007726:	b510      	push	{r4, lr}
 8007728:	4604      	mov	r4, r0
 800772a:	e9c0 3300 	strd	r3, r3, [r0]
 800772e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007732:	6083      	str	r3, [r0, #8]
 8007734:	8181      	strh	r1, [r0, #12]
 8007736:	6643      	str	r3, [r0, #100]	@ 0x64
 8007738:	81c2      	strh	r2, [r0, #14]
 800773a:	6183      	str	r3, [r0, #24]
 800773c:	4619      	mov	r1, r3
 800773e:	2208      	movs	r2, #8
 8007740:	305c      	adds	r0, #92	@ 0x5c
 8007742:	f000 f916 	bl	8007972 <memset>
 8007746:	4b0d      	ldr	r3, [pc, #52]	@ (800777c <std+0x58>)
 8007748:	6263      	str	r3, [r4, #36]	@ 0x24
 800774a:	4b0d      	ldr	r3, [pc, #52]	@ (8007780 <std+0x5c>)
 800774c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800774e:	4b0d      	ldr	r3, [pc, #52]	@ (8007784 <std+0x60>)
 8007750:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007752:	4b0d      	ldr	r3, [pc, #52]	@ (8007788 <std+0x64>)
 8007754:	6323      	str	r3, [r4, #48]	@ 0x30
 8007756:	4b0d      	ldr	r3, [pc, #52]	@ (800778c <std+0x68>)
 8007758:	6224      	str	r4, [r4, #32]
 800775a:	429c      	cmp	r4, r3
 800775c:	d006      	beq.n	800776c <std+0x48>
 800775e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007762:	4294      	cmp	r4, r2
 8007764:	d002      	beq.n	800776c <std+0x48>
 8007766:	33d0      	adds	r3, #208	@ 0xd0
 8007768:	429c      	cmp	r4, r3
 800776a:	d105      	bne.n	8007778 <std+0x54>
 800776c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007770:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007774:	f000 b97a 	b.w	8007a6c <__retarget_lock_init_recursive>
 8007778:	bd10      	pop	{r4, pc}
 800777a:	bf00      	nop
 800777c:	080078ed 	.word	0x080078ed
 8007780:	0800790f 	.word	0x0800790f
 8007784:	08007947 	.word	0x08007947
 8007788:	0800796b 	.word	0x0800796b
 800778c:	20000364 	.word	0x20000364

08007790 <stdio_exit_handler>:
 8007790:	4a02      	ldr	r2, [pc, #8]	@ (800779c <stdio_exit_handler+0xc>)
 8007792:	4903      	ldr	r1, [pc, #12]	@ (80077a0 <stdio_exit_handler+0x10>)
 8007794:	4803      	ldr	r0, [pc, #12]	@ (80077a4 <stdio_exit_handler+0x14>)
 8007796:	f000 b869 	b.w	800786c <_fwalk_sglue>
 800779a:	bf00      	nop
 800779c:	20000038 	.word	0x20000038
 80077a0:	080093d5 	.word	0x080093d5
 80077a4:	20000048 	.word	0x20000048

080077a8 <cleanup_stdio>:
 80077a8:	6841      	ldr	r1, [r0, #4]
 80077aa:	4b0c      	ldr	r3, [pc, #48]	@ (80077dc <cleanup_stdio+0x34>)
 80077ac:	4299      	cmp	r1, r3
 80077ae:	b510      	push	{r4, lr}
 80077b0:	4604      	mov	r4, r0
 80077b2:	d001      	beq.n	80077b8 <cleanup_stdio+0x10>
 80077b4:	f001 fe0e 	bl	80093d4 <_fflush_r>
 80077b8:	68a1      	ldr	r1, [r4, #8]
 80077ba:	4b09      	ldr	r3, [pc, #36]	@ (80077e0 <cleanup_stdio+0x38>)
 80077bc:	4299      	cmp	r1, r3
 80077be:	d002      	beq.n	80077c6 <cleanup_stdio+0x1e>
 80077c0:	4620      	mov	r0, r4
 80077c2:	f001 fe07 	bl	80093d4 <_fflush_r>
 80077c6:	68e1      	ldr	r1, [r4, #12]
 80077c8:	4b06      	ldr	r3, [pc, #24]	@ (80077e4 <cleanup_stdio+0x3c>)
 80077ca:	4299      	cmp	r1, r3
 80077cc:	d004      	beq.n	80077d8 <cleanup_stdio+0x30>
 80077ce:	4620      	mov	r0, r4
 80077d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077d4:	f001 bdfe 	b.w	80093d4 <_fflush_r>
 80077d8:	bd10      	pop	{r4, pc}
 80077da:	bf00      	nop
 80077dc:	20000364 	.word	0x20000364
 80077e0:	200003cc 	.word	0x200003cc
 80077e4:	20000434 	.word	0x20000434

080077e8 <global_stdio_init.part.0>:
 80077e8:	b510      	push	{r4, lr}
 80077ea:	4b0b      	ldr	r3, [pc, #44]	@ (8007818 <global_stdio_init.part.0+0x30>)
 80077ec:	4c0b      	ldr	r4, [pc, #44]	@ (800781c <global_stdio_init.part.0+0x34>)
 80077ee:	4a0c      	ldr	r2, [pc, #48]	@ (8007820 <global_stdio_init.part.0+0x38>)
 80077f0:	601a      	str	r2, [r3, #0]
 80077f2:	4620      	mov	r0, r4
 80077f4:	2200      	movs	r2, #0
 80077f6:	2104      	movs	r1, #4
 80077f8:	f7ff ff94 	bl	8007724 <std>
 80077fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007800:	2201      	movs	r2, #1
 8007802:	2109      	movs	r1, #9
 8007804:	f7ff ff8e 	bl	8007724 <std>
 8007808:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800780c:	2202      	movs	r2, #2
 800780e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007812:	2112      	movs	r1, #18
 8007814:	f7ff bf86 	b.w	8007724 <std>
 8007818:	2000049c 	.word	0x2000049c
 800781c:	20000364 	.word	0x20000364
 8007820:	08007791 	.word	0x08007791

08007824 <__sfp_lock_acquire>:
 8007824:	4801      	ldr	r0, [pc, #4]	@ (800782c <__sfp_lock_acquire+0x8>)
 8007826:	f000 b922 	b.w	8007a6e <__retarget_lock_acquire_recursive>
 800782a:	bf00      	nop
 800782c:	200004a5 	.word	0x200004a5

08007830 <__sfp_lock_release>:
 8007830:	4801      	ldr	r0, [pc, #4]	@ (8007838 <__sfp_lock_release+0x8>)
 8007832:	f000 b91d 	b.w	8007a70 <__retarget_lock_release_recursive>
 8007836:	bf00      	nop
 8007838:	200004a5 	.word	0x200004a5

0800783c <__sinit>:
 800783c:	b510      	push	{r4, lr}
 800783e:	4604      	mov	r4, r0
 8007840:	f7ff fff0 	bl	8007824 <__sfp_lock_acquire>
 8007844:	6a23      	ldr	r3, [r4, #32]
 8007846:	b11b      	cbz	r3, 8007850 <__sinit+0x14>
 8007848:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800784c:	f7ff bff0 	b.w	8007830 <__sfp_lock_release>
 8007850:	4b04      	ldr	r3, [pc, #16]	@ (8007864 <__sinit+0x28>)
 8007852:	6223      	str	r3, [r4, #32]
 8007854:	4b04      	ldr	r3, [pc, #16]	@ (8007868 <__sinit+0x2c>)
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d1f5      	bne.n	8007848 <__sinit+0xc>
 800785c:	f7ff ffc4 	bl	80077e8 <global_stdio_init.part.0>
 8007860:	e7f2      	b.n	8007848 <__sinit+0xc>
 8007862:	bf00      	nop
 8007864:	080077a9 	.word	0x080077a9
 8007868:	2000049c 	.word	0x2000049c

0800786c <_fwalk_sglue>:
 800786c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007870:	4607      	mov	r7, r0
 8007872:	4688      	mov	r8, r1
 8007874:	4614      	mov	r4, r2
 8007876:	2600      	movs	r6, #0
 8007878:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800787c:	f1b9 0901 	subs.w	r9, r9, #1
 8007880:	d505      	bpl.n	800788e <_fwalk_sglue+0x22>
 8007882:	6824      	ldr	r4, [r4, #0]
 8007884:	2c00      	cmp	r4, #0
 8007886:	d1f7      	bne.n	8007878 <_fwalk_sglue+0xc>
 8007888:	4630      	mov	r0, r6
 800788a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800788e:	89ab      	ldrh	r3, [r5, #12]
 8007890:	2b01      	cmp	r3, #1
 8007892:	d907      	bls.n	80078a4 <_fwalk_sglue+0x38>
 8007894:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007898:	3301      	adds	r3, #1
 800789a:	d003      	beq.n	80078a4 <_fwalk_sglue+0x38>
 800789c:	4629      	mov	r1, r5
 800789e:	4638      	mov	r0, r7
 80078a0:	47c0      	blx	r8
 80078a2:	4306      	orrs	r6, r0
 80078a4:	3568      	adds	r5, #104	@ 0x68
 80078a6:	e7e9      	b.n	800787c <_fwalk_sglue+0x10>

080078a8 <siprintf>:
 80078a8:	b40e      	push	{r1, r2, r3}
 80078aa:	b510      	push	{r4, lr}
 80078ac:	b09d      	sub	sp, #116	@ 0x74
 80078ae:	ab1f      	add	r3, sp, #124	@ 0x7c
 80078b0:	9002      	str	r0, [sp, #8]
 80078b2:	9006      	str	r0, [sp, #24]
 80078b4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80078b8:	480a      	ldr	r0, [pc, #40]	@ (80078e4 <siprintf+0x3c>)
 80078ba:	9107      	str	r1, [sp, #28]
 80078bc:	9104      	str	r1, [sp, #16]
 80078be:	490a      	ldr	r1, [pc, #40]	@ (80078e8 <siprintf+0x40>)
 80078c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80078c4:	9105      	str	r1, [sp, #20]
 80078c6:	2400      	movs	r4, #0
 80078c8:	a902      	add	r1, sp, #8
 80078ca:	6800      	ldr	r0, [r0, #0]
 80078cc:	9301      	str	r3, [sp, #4]
 80078ce:	941b      	str	r4, [sp, #108]	@ 0x6c
 80078d0:	f001 fc00 	bl	80090d4 <_svfiprintf_r>
 80078d4:	9b02      	ldr	r3, [sp, #8]
 80078d6:	701c      	strb	r4, [r3, #0]
 80078d8:	b01d      	add	sp, #116	@ 0x74
 80078da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078de:	b003      	add	sp, #12
 80078e0:	4770      	bx	lr
 80078e2:	bf00      	nop
 80078e4:	20000044 	.word	0x20000044
 80078e8:	ffff0208 	.word	0xffff0208

080078ec <__sread>:
 80078ec:	b510      	push	{r4, lr}
 80078ee:	460c      	mov	r4, r1
 80078f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078f4:	f000 f86c 	bl	80079d0 <_read_r>
 80078f8:	2800      	cmp	r0, #0
 80078fa:	bfab      	itete	ge
 80078fc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80078fe:	89a3      	ldrhlt	r3, [r4, #12]
 8007900:	181b      	addge	r3, r3, r0
 8007902:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007906:	bfac      	ite	ge
 8007908:	6563      	strge	r3, [r4, #84]	@ 0x54
 800790a:	81a3      	strhlt	r3, [r4, #12]
 800790c:	bd10      	pop	{r4, pc}

0800790e <__swrite>:
 800790e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007912:	461f      	mov	r7, r3
 8007914:	898b      	ldrh	r3, [r1, #12]
 8007916:	05db      	lsls	r3, r3, #23
 8007918:	4605      	mov	r5, r0
 800791a:	460c      	mov	r4, r1
 800791c:	4616      	mov	r6, r2
 800791e:	d505      	bpl.n	800792c <__swrite+0x1e>
 8007920:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007924:	2302      	movs	r3, #2
 8007926:	2200      	movs	r2, #0
 8007928:	f000 f840 	bl	80079ac <_lseek_r>
 800792c:	89a3      	ldrh	r3, [r4, #12]
 800792e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007932:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007936:	81a3      	strh	r3, [r4, #12]
 8007938:	4632      	mov	r2, r6
 800793a:	463b      	mov	r3, r7
 800793c:	4628      	mov	r0, r5
 800793e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007942:	f000 b857 	b.w	80079f4 <_write_r>

08007946 <__sseek>:
 8007946:	b510      	push	{r4, lr}
 8007948:	460c      	mov	r4, r1
 800794a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800794e:	f000 f82d 	bl	80079ac <_lseek_r>
 8007952:	1c43      	adds	r3, r0, #1
 8007954:	89a3      	ldrh	r3, [r4, #12]
 8007956:	bf15      	itete	ne
 8007958:	6560      	strne	r0, [r4, #84]	@ 0x54
 800795a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800795e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007962:	81a3      	strheq	r3, [r4, #12]
 8007964:	bf18      	it	ne
 8007966:	81a3      	strhne	r3, [r4, #12]
 8007968:	bd10      	pop	{r4, pc}

0800796a <__sclose>:
 800796a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800796e:	f000 b80d 	b.w	800798c <_close_r>

08007972 <memset>:
 8007972:	4402      	add	r2, r0
 8007974:	4603      	mov	r3, r0
 8007976:	4293      	cmp	r3, r2
 8007978:	d100      	bne.n	800797c <memset+0xa>
 800797a:	4770      	bx	lr
 800797c:	f803 1b01 	strb.w	r1, [r3], #1
 8007980:	e7f9      	b.n	8007976 <memset+0x4>
	...

08007984 <_localeconv_r>:
 8007984:	4800      	ldr	r0, [pc, #0]	@ (8007988 <_localeconv_r+0x4>)
 8007986:	4770      	bx	lr
 8007988:	20000184 	.word	0x20000184

0800798c <_close_r>:
 800798c:	b538      	push	{r3, r4, r5, lr}
 800798e:	4d06      	ldr	r5, [pc, #24]	@ (80079a8 <_close_r+0x1c>)
 8007990:	2300      	movs	r3, #0
 8007992:	4604      	mov	r4, r0
 8007994:	4608      	mov	r0, r1
 8007996:	602b      	str	r3, [r5, #0]
 8007998:	f7fa fc76 	bl	8002288 <_close>
 800799c:	1c43      	adds	r3, r0, #1
 800799e:	d102      	bne.n	80079a6 <_close_r+0x1a>
 80079a0:	682b      	ldr	r3, [r5, #0]
 80079a2:	b103      	cbz	r3, 80079a6 <_close_r+0x1a>
 80079a4:	6023      	str	r3, [r4, #0]
 80079a6:	bd38      	pop	{r3, r4, r5, pc}
 80079a8:	200004a0 	.word	0x200004a0

080079ac <_lseek_r>:
 80079ac:	b538      	push	{r3, r4, r5, lr}
 80079ae:	4d07      	ldr	r5, [pc, #28]	@ (80079cc <_lseek_r+0x20>)
 80079b0:	4604      	mov	r4, r0
 80079b2:	4608      	mov	r0, r1
 80079b4:	4611      	mov	r1, r2
 80079b6:	2200      	movs	r2, #0
 80079b8:	602a      	str	r2, [r5, #0]
 80079ba:	461a      	mov	r2, r3
 80079bc:	f7fa fc8b 	bl	80022d6 <_lseek>
 80079c0:	1c43      	adds	r3, r0, #1
 80079c2:	d102      	bne.n	80079ca <_lseek_r+0x1e>
 80079c4:	682b      	ldr	r3, [r5, #0]
 80079c6:	b103      	cbz	r3, 80079ca <_lseek_r+0x1e>
 80079c8:	6023      	str	r3, [r4, #0]
 80079ca:	bd38      	pop	{r3, r4, r5, pc}
 80079cc:	200004a0 	.word	0x200004a0

080079d0 <_read_r>:
 80079d0:	b538      	push	{r3, r4, r5, lr}
 80079d2:	4d07      	ldr	r5, [pc, #28]	@ (80079f0 <_read_r+0x20>)
 80079d4:	4604      	mov	r4, r0
 80079d6:	4608      	mov	r0, r1
 80079d8:	4611      	mov	r1, r2
 80079da:	2200      	movs	r2, #0
 80079dc:	602a      	str	r2, [r5, #0]
 80079de:	461a      	mov	r2, r3
 80079e0:	f7fa fc19 	bl	8002216 <_read>
 80079e4:	1c43      	adds	r3, r0, #1
 80079e6:	d102      	bne.n	80079ee <_read_r+0x1e>
 80079e8:	682b      	ldr	r3, [r5, #0]
 80079ea:	b103      	cbz	r3, 80079ee <_read_r+0x1e>
 80079ec:	6023      	str	r3, [r4, #0]
 80079ee:	bd38      	pop	{r3, r4, r5, pc}
 80079f0:	200004a0 	.word	0x200004a0

080079f4 <_write_r>:
 80079f4:	b538      	push	{r3, r4, r5, lr}
 80079f6:	4d07      	ldr	r5, [pc, #28]	@ (8007a14 <_write_r+0x20>)
 80079f8:	4604      	mov	r4, r0
 80079fa:	4608      	mov	r0, r1
 80079fc:	4611      	mov	r1, r2
 80079fe:	2200      	movs	r2, #0
 8007a00:	602a      	str	r2, [r5, #0]
 8007a02:	461a      	mov	r2, r3
 8007a04:	f7fa fc24 	bl	8002250 <_write>
 8007a08:	1c43      	adds	r3, r0, #1
 8007a0a:	d102      	bne.n	8007a12 <_write_r+0x1e>
 8007a0c:	682b      	ldr	r3, [r5, #0]
 8007a0e:	b103      	cbz	r3, 8007a12 <_write_r+0x1e>
 8007a10:	6023      	str	r3, [r4, #0]
 8007a12:	bd38      	pop	{r3, r4, r5, pc}
 8007a14:	200004a0 	.word	0x200004a0

08007a18 <__errno>:
 8007a18:	4b01      	ldr	r3, [pc, #4]	@ (8007a20 <__errno+0x8>)
 8007a1a:	6818      	ldr	r0, [r3, #0]
 8007a1c:	4770      	bx	lr
 8007a1e:	bf00      	nop
 8007a20:	20000044 	.word	0x20000044

08007a24 <__libc_init_array>:
 8007a24:	b570      	push	{r4, r5, r6, lr}
 8007a26:	4d0d      	ldr	r5, [pc, #52]	@ (8007a5c <__libc_init_array+0x38>)
 8007a28:	4c0d      	ldr	r4, [pc, #52]	@ (8007a60 <__libc_init_array+0x3c>)
 8007a2a:	1b64      	subs	r4, r4, r5
 8007a2c:	10a4      	asrs	r4, r4, #2
 8007a2e:	2600      	movs	r6, #0
 8007a30:	42a6      	cmp	r6, r4
 8007a32:	d109      	bne.n	8007a48 <__libc_init_array+0x24>
 8007a34:	4d0b      	ldr	r5, [pc, #44]	@ (8007a64 <__libc_init_array+0x40>)
 8007a36:	4c0c      	ldr	r4, [pc, #48]	@ (8007a68 <__libc_init_array+0x44>)
 8007a38:	f002 fbd6 	bl	800a1e8 <_init>
 8007a3c:	1b64      	subs	r4, r4, r5
 8007a3e:	10a4      	asrs	r4, r4, #2
 8007a40:	2600      	movs	r6, #0
 8007a42:	42a6      	cmp	r6, r4
 8007a44:	d105      	bne.n	8007a52 <__libc_init_array+0x2e>
 8007a46:	bd70      	pop	{r4, r5, r6, pc}
 8007a48:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a4c:	4798      	blx	r3
 8007a4e:	3601      	adds	r6, #1
 8007a50:	e7ee      	b.n	8007a30 <__libc_init_array+0xc>
 8007a52:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a56:	4798      	blx	r3
 8007a58:	3601      	adds	r6, #1
 8007a5a:	e7f2      	b.n	8007a42 <__libc_init_array+0x1e>
 8007a5c:	0800a658 	.word	0x0800a658
 8007a60:	0800a658 	.word	0x0800a658
 8007a64:	0800a658 	.word	0x0800a658
 8007a68:	0800a65c 	.word	0x0800a65c

08007a6c <__retarget_lock_init_recursive>:
 8007a6c:	4770      	bx	lr

08007a6e <__retarget_lock_acquire_recursive>:
 8007a6e:	4770      	bx	lr

08007a70 <__retarget_lock_release_recursive>:
 8007a70:	4770      	bx	lr

08007a72 <quorem>:
 8007a72:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a76:	6903      	ldr	r3, [r0, #16]
 8007a78:	690c      	ldr	r4, [r1, #16]
 8007a7a:	42a3      	cmp	r3, r4
 8007a7c:	4607      	mov	r7, r0
 8007a7e:	db7e      	blt.n	8007b7e <quorem+0x10c>
 8007a80:	3c01      	subs	r4, #1
 8007a82:	f101 0814 	add.w	r8, r1, #20
 8007a86:	00a3      	lsls	r3, r4, #2
 8007a88:	f100 0514 	add.w	r5, r0, #20
 8007a8c:	9300      	str	r3, [sp, #0]
 8007a8e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007a92:	9301      	str	r3, [sp, #4]
 8007a94:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007a98:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007a9c:	3301      	adds	r3, #1
 8007a9e:	429a      	cmp	r2, r3
 8007aa0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007aa4:	fbb2 f6f3 	udiv	r6, r2, r3
 8007aa8:	d32e      	bcc.n	8007b08 <quorem+0x96>
 8007aaa:	f04f 0a00 	mov.w	sl, #0
 8007aae:	46c4      	mov	ip, r8
 8007ab0:	46ae      	mov	lr, r5
 8007ab2:	46d3      	mov	fp, sl
 8007ab4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007ab8:	b298      	uxth	r0, r3
 8007aba:	fb06 a000 	mla	r0, r6, r0, sl
 8007abe:	0c02      	lsrs	r2, r0, #16
 8007ac0:	0c1b      	lsrs	r3, r3, #16
 8007ac2:	fb06 2303 	mla	r3, r6, r3, r2
 8007ac6:	f8de 2000 	ldr.w	r2, [lr]
 8007aca:	b280      	uxth	r0, r0
 8007acc:	b292      	uxth	r2, r2
 8007ace:	1a12      	subs	r2, r2, r0
 8007ad0:	445a      	add	r2, fp
 8007ad2:	f8de 0000 	ldr.w	r0, [lr]
 8007ad6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007ada:	b29b      	uxth	r3, r3
 8007adc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007ae0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007ae4:	b292      	uxth	r2, r2
 8007ae6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007aea:	45e1      	cmp	r9, ip
 8007aec:	f84e 2b04 	str.w	r2, [lr], #4
 8007af0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007af4:	d2de      	bcs.n	8007ab4 <quorem+0x42>
 8007af6:	9b00      	ldr	r3, [sp, #0]
 8007af8:	58eb      	ldr	r3, [r5, r3]
 8007afa:	b92b      	cbnz	r3, 8007b08 <quorem+0x96>
 8007afc:	9b01      	ldr	r3, [sp, #4]
 8007afe:	3b04      	subs	r3, #4
 8007b00:	429d      	cmp	r5, r3
 8007b02:	461a      	mov	r2, r3
 8007b04:	d32f      	bcc.n	8007b66 <quorem+0xf4>
 8007b06:	613c      	str	r4, [r7, #16]
 8007b08:	4638      	mov	r0, r7
 8007b0a:	f001 f97f 	bl	8008e0c <__mcmp>
 8007b0e:	2800      	cmp	r0, #0
 8007b10:	db25      	blt.n	8007b5e <quorem+0xec>
 8007b12:	4629      	mov	r1, r5
 8007b14:	2000      	movs	r0, #0
 8007b16:	f858 2b04 	ldr.w	r2, [r8], #4
 8007b1a:	f8d1 c000 	ldr.w	ip, [r1]
 8007b1e:	fa1f fe82 	uxth.w	lr, r2
 8007b22:	fa1f f38c 	uxth.w	r3, ip
 8007b26:	eba3 030e 	sub.w	r3, r3, lr
 8007b2a:	4403      	add	r3, r0
 8007b2c:	0c12      	lsrs	r2, r2, #16
 8007b2e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007b32:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007b36:	b29b      	uxth	r3, r3
 8007b38:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b3c:	45c1      	cmp	r9, r8
 8007b3e:	f841 3b04 	str.w	r3, [r1], #4
 8007b42:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007b46:	d2e6      	bcs.n	8007b16 <quorem+0xa4>
 8007b48:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007b4c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007b50:	b922      	cbnz	r2, 8007b5c <quorem+0xea>
 8007b52:	3b04      	subs	r3, #4
 8007b54:	429d      	cmp	r5, r3
 8007b56:	461a      	mov	r2, r3
 8007b58:	d30b      	bcc.n	8007b72 <quorem+0x100>
 8007b5a:	613c      	str	r4, [r7, #16]
 8007b5c:	3601      	adds	r6, #1
 8007b5e:	4630      	mov	r0, r6
 8007b60:	b003      	add	sp, #12
 8007b62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b66:	6812      	ldr	r2, [r2, #0]
 8007b68:	3b04      	subs	r3, #4
 8007b6a:	2a00      	cmp	r2, #0
 8007b6c:	d1cb      	bne.n	8007b06 <quorem+0x94>
 8007b6e:	3c01      	subs	r4, #1
 8007b70:	e7c6      	b.n	8007b00 <quorem+0x8e>
 8007b72:	6812      	ldr	r2, [r2, #0]
 8007b74:	3b04      	subs	r3, #4
 8007b76:	2a00      	cmp	r2, #0
 8007b78:	d1ef      	bne.n	8007b5a <quorem+0xe8>
 8007b7a:	3c01      	subs	r4, #1
 8007b7c:	e7ea      	b.n	8007b54 <quorem+0xe2>
 8007b7e:	2000      	movs	r0, #0
 8007b80:	e7ee      	b.n	8007b60 <quorem+0xee>
 8007b82:	0000      	movs	r0, r0
 8007b84:	0000      	movs	r0, r0
	...

08007b88 <_dtoa_r>:
 8007b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b8c:	69c7      	ldr	r7, [r0, #28]
 8007b8e:	b097      	sub	sp, #92	@ 0x5c
 8007b90:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007b94:	ec55 4b10 	vmov	r4, r5, d0
 8007b98:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007b9a:	9107      	str	r1, [sp, #28]
 8007b9c:	4681      	mov	r9, r0
 8007b9e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007ba0:	9311      	str	r3, [sp, #68]	@ 0x44
 8007ba2:	b97f      	cbnz	r7, 8007bc4 <_dtoa_r+0x3c>
 8007ba4:	2010      	movs	r0, #16
 8007ba6:	f000 fe09 	bl	80087bc <malloc>
 8007baa:	4602      	mov	r2, r0
 8007bac:	f8c9 001c 	str.w	r0, [r9, #28]
 8007bb0:	b920      	cbnz	r0, 8007bbc <_dtoa_r+0x34>
 8007bb2:	4ba9      	ldr	r3, [pc, #676]	@ (8007e58 <_dtoa_r+0x2d0>)
 8007bb4:	21ef      	movs	r1, #239	@ 0xef
 8007bb6:	48a9      	ldr	r0, [pc, #676]	@ (8007e5c <_dtoa_r+0x2d4>)
 8007bb8:	f001 fc6c 	bl	8009494 <__assert_func>
 8007bbc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007bc0:	6007      	str	r7, [r0, #0]
 8007bc2:	60c7      	str	r7, [r0, #12]
 8007bc4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007bc8:	6819      	ldr	r1, [r3, #0]
 8007bca:	b159      	cbz	r1, 8007be4 <_dtoa_r+0x5c>
 8007bcc:	685a      	ldr	r2, [r3, #4]
 8007bce:	604a      	str	r2, [r1, #4]
 8007bd0:	2301      	movs	r3, #1
 8007bd2:	4093      	lsls	r3, r2
 8007bd4:	608b      	str	r3, [r1, #8]
 8007bd6:	4648      	mov	r0, r9
 8007bd8:	f000 fee6 	bl	80089a8 <_Bfree>
 8007bdc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007be0:	2200      	movs	r2, #0
 8007be2:	601a      	str	r2, [r3, #0]
 8007be4:	1e2b      	subs	r3, r5, #0
 8007be6:	bfb9      	ittee	lt
 8007be8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007bec:	9305      	strlt	r3, [sp, #20]
 8007bee:	2300      	movge	r3, #0
 8007bf0:	6033      	strge	r3, [r6, #0]
 8007bf2:	9f05      	ldr	r7, [sp, #20]
 8007bf4:	4b9a      	ldr	r3, [pc, #616]	@ (8007e60 <_dtoa_r+0x2d8>)
 8007bf6:	bfbc      	itt	lt
 8007bf8:	2201      	movlt	r2, #1
 8007bfa:	6032      	strlt	r2, [r6, #0]
 8007bfc:	43bb      	bics	r3, r7
 8007bfe:	d112      	bne.n	8007c26 <_dtoa_r+0x9e>
 8007c00:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007c02:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007c06:	6013      	str	r3, [r2, #0]
 8007c08:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007c0c:	4323      	orrs	r3, r4
 8007c0e:	f000 855a 	beq.w	80086c6 <_dtoa_r+0xb3e>
 8007c12:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007c14:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007e74 <_dtoa_r+0x2ec>
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	f000 855c 	beq.w	80086d6 <_dtoa_r+0xb4e>
 8007c1e:	f10a 0303 	add.w	r3, sl, #3
 8007c22:	f000 bd56 	b.w	80086d2 <_dtoa_r+0xb4a>
 8007c26:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	ec51 0b17 	vmov	r0, r1, d7
 8007c30:	2300      	movs	r3, #0
 8007c32:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007c36:	f7f8 ff47 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c3a:	4680      	mov	r8, r0
 8007c3c:	b158      	cbz	r0, 8007c56 <_dtoa_r+0xce>
 8007c3e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007c40:	2301      	movs	r3, #1
 8007c42:	6013      	str	r3, [r2, #0]
 8007c44:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007c46:	b113      	cbz	r3, 8007c4e <_dtoa_r+0xc6>
 8007c48:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007c4a:	4b86      	ldr	r3, [pc, #536]	@ (8007e64 <_dtoa_r+0x2dc>)
 8007c4c:	6013      	str	r3, [r2, #0]
 8007c4e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007e78 <_dtoa_r+0x2f0>
 8007c52:	f000 bd40 	b.w	80086d6 <_dtoa_r+0xb4e>
 8007c56:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007c5a:	aa14      	add	r2, sp, #80	@ 0x50
 8007c5c:	a915      	add	r1, sp, #84	@ 0x54
 8007c5e:	4648      	mov	r0, r9
 8007c60:	f001 f984 	bl	8008f6c <__d2b>
 8007c64:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007c68:	9002      	str	r0, [sp, #8]
 8007c6a:	2e00      	cmp	r6, #0
 8007c6c:	d078      	beq.n	8007d60 <_dtoa_r+0x1d8>
 8007c6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c70:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007c74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c78:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007c7c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007c80:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007c84:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007c88:	4619      	mov	r1, r3
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	4b76      	ldr	r3, [pc, #472]	@ (8007e68 <_dtoa_r+0x2e0>)
 8007c8e:	f7f8 fafb 	bl	8000288 <__aeabi_dsub>
 8007c92:	a36b      	add	r3, pc, #428	@ (adr r3, 8007e40 <_dtoa_r+0x2b8>)
 8007c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c98:	f7f8 fcae 	bl	80005f8 <__aeabi_dmul>
 8007c9c:	a36a      	add	r3, pc, #424	@ (adr r3, 8007e48 <_dtoa_r+0x2c0>)
 8007c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ca2:	f7f8 faf3 	bl	800028c <__adddf3>
 8007ca6:	4604      	mov	r4, r0
 8007ca8:	4630      	mov	r0, r6
 8007caa:	460d      	mov	r5, r1
 8007cac:	f7f8 fc3a 	bl	8000524 <__aeabi_i2d>
 8007cb0:	a367      	add	r3, pc, #412	@ (adr r3, 8007e50 <_dtoa_r+0x2c8>)
 8007cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cb6:	f7f8 fc9f 	bl	80005f8 <__aeabi_dmul>
 8007cba:	4602      	mov	r2, r0
 8007cbc:	460b      	mov	r3, r1
 8007cbe:	4620      	mov	r0, r4
 8007cc0:	4629      	mov	r1, r5
 8007cc2:	f7f8 fae3 	bl	800028c <__adddf3>
 8007cc6:	4604      	mov	r4, r0
 8007cc8:	460d      	mov	r5, r1
 8007cca:	f7f8 ff45 	bl	8000b58 <__aeabi_d2iz>
 8007cce:	2200      	movs	r2, #0
 8007cd0:	4607      	mov	r7, r0
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	4620      	mov	r0, r4
 8007cd6:	4629      	mov	r1, r5
 8007cd8:	f7f8 ff00 	bl	8000adc <__aeabi_dcmplt>
 8007cdc:	b140      	cbz	r0, 8007cf0 <_dtoa_r+0x168>
 8007cde:	4638      	mov	r0, r7
 8007ce0:	f7f8 fc20 	bl	8000524 <__aeabi_i2d>
 8007ce4:	4622      	mov	r2, r4
 8007ce6:	462b      	mov	r3, r5
 8007ce8:	f7f8 feee 	bl	8000ac8 <__aeabi_dcmpeq>
 8007cec:	b900      	cbnz	r0, 8007cf0 <_dtoa_r+0x168>
 8007cee:	3f01      	subs	r7, #1
 8007cf0:	2f16      	cmp	r7, #22
 8007cf2:	d852      	bhi.n	8007d9a <_dtoa_r+0x212>
 8007cf4:	4b5d      	ldr	r3, [pc, #372]	@ (8007e6c <_dtoa_r+0x2e4>)
 8007cf6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cfe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007d02:	f7f8 feeb 	bl	8000adc <__aeabi_dcmplt>
 8007d06:	2800      	cmp	r0, #0
 8007d08:	d049      	beq.n	8007d9e <_dtoa_r+0x216>
 8007d0a:	3f01      	subs	r7, #1
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007d10:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007d12:	1b9b      	subs	r3, r3, r6
 8007d14:	1e5a      	subs	r2, r3, #1
 8007d16:	bf45      	ittet	mi
 8007d18:	f1c3 0301 	rsbmi	r3, r3, #1
 8007d1c:	9300      	strmi	r3, [sp, #0]
 8007d1e:	2300      	movpl	r3, #0
 8007d20:	2300      	movmi	r3, #0
 8007d22:	9206      	str	r2, [sp, #24]
 8007d24:	bf54      	ite	pl
 8007d26:	9300      	strpl	r3, [sp, #0]
 8007d28:	9306      	strmi	r3, [sp, #24]
 8007d2a:	2f00      	cmp	r7, #0
 8007d2c:	db39      	blt.n	8007da2 <_dtoa_r+0x21a>
 8007d2e:	9b06      	ldr	r3, [sp, #24]
 8007d30:	970d      	str	r7, [sp, #52]	@ 0x34
 8007d32:	443b      	add	r3, r7
 8007d34:	9306      	str	r3, [sp, #24]
 8007d36:	2300      	movs	r3, #0
 8007d38:	9308      	str	r3, [sp, #32]
 8007d3a:	9b07      	ldr	r3, [sp, #28]
 8007d3c:	2b09      	cmp	r3, #9
 8007d3e:	d863      	bhi.n	8007e08 <_dtoa_r+0x280>
 8007d40:	2b05      	cmp	r3, #5
 8007d42:	bfc4      	itt	gt
 8007d44:	3b04      	subgt	r3, #4
 8007d46:	9307      	strgt	r3, [sp, #28]
 8007d48:	9b07      	ldr	r3, [sp, #28]
 8007d4a:	f1a3 0302 	sub.w	r3, r3, #2
 8007d4e:	bfcc      	ite	gt
 8007d50:	2400      	movgt	r4, #0
 8007d52:	2401      	movle	r4, #1
 8007d54:	2b03      	cmp	r3, #3
 8007d56:	d863      	bhi.n	8007e20 <_dtoa_r+0x298>
 8007d58:	e8df f003 	tbb	[pc, r3]
 8007d5c:	2b375452 	.word	0x2b375452
 8007d60:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007d64:	441e      	add	r6, r3
 8007d66:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007d6a:	2b20      	cmp	r3, #32
 8007d6c:	bfc1      	itttt	gt
 8007d6e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007d72:	409f      	lslgt	r7, r3
 8007d74:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007d78:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007d7c:	bfd6      	itet	le
 8007d7e:	f1c3 0320 	rsble	r3, r3, #32
 8007d82:	ea47 0003 	orrgt.w	r0, r7, r3
 8007d86:	fa04 f003 	lslle.w	r0, r4, r3
 8007d8a:	f7f8 fbbb 	bl	8000504 <__aeabi_ui2d>
 8007d8e:	2201      	movs	r2, #1
 8007d90:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007d94:	3e01      	subs	r6, #1
 8007d96:	9212      	str	r2, [sp, #72]	@ 0x48
 8007d98:	e776      	b.n	8007c88 <_dtoa_r+0x100>
 8007d9a:	2301      	movs	r3, #1
 8007d9c:	e7b7      	b.n	8007d0e <_dtoa_r+0x186>
 8007d9e:	9010      	str	r0, [sp, #64]	@ 0x40
 8007da0:	e7b6      	b.n	8007d10 <_dtoa_r+0x188>
 8007da2:	9b00      	ldr	r3, [sp, #0]
 8007da4:	1bdb      	subs	r3, r3, r7
 8007da6:	9300      	str	r3, [sp, #0]
 8007da8:	427b      	negs	r3, r7
 8007daa:	9308      	str	r3, [sp, #32]
 8007dac:	2300      	movs	r3, #0
 8007dae:	930d      	str	r3, [sp, #52]	@ 0x34
 8007db0:	e7c3      	b.n	8007d3a <_dtoa_r+0x1b2>
 8007db2:	2301      	movs	r3, #1
 8007db4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007db6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007db8:	eb07 0b03 	add.w	fp, r7, r3
 8007dbc:	f10b 0301 	add.w	r3, fp, #1
 8007dc0:	2b01      	cmp	r3, #1
 8007dc2:	9303      	str	r3, [sp, #12]
 8007dc4:	bfb8      	it	lt
 8007dc6:	2301      	movlt	r3, #1
 8007dc8:	e006      	b.n	8007dd8 <_dtoa_r+0x250>
 8007dca:	2301      	movs	r3, #1
 8007dcc:	9309      	str	r3, [sp, #36]	@ 0x24
 8007dce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	dd28      	ble.n	8007e26 <_dtoa_r+0x29e>
 8007dd4:	469b      	mov	fp, r3
 8007dd6:	9303      	str	r3, [sp, #12]
 8007dd8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007ddc:	2100      	movs	r1, #0
 8007dde:	2204      	movs	r2, #4
 8007de0:	f102 0514 	add.w	r5, r2, #20
 8007de4:	429d      	cmp	r5, r3
 8007de6:	d926      	bls.n	8007e36 <_dtoa_r+0x2ae>
 8007de8:	6041      	str	r1, [r0, #4]
 8007dea:	4648      	mov	r0, r9
 8007dec:	f000 fd9c 	bl	8008928 <_Balloc>
 8007df0:	4682      	mov	sl, r0
 8007df2:	2800      	cmp	r0, #0
 8007df4:	d142      	bne.n	8007e7c <_dtoa_r+0x2f4>
 8007df6:	4b1e      	ldr	r3, [pc, #120]	@ (8007e70 <_dtoa_r+0x2e8>)
 8007df8:	4602      	mov	r2, r0
 8007dfa:	f240 11af 	movw	r1, #431	@ 0x1af
 8007dfe:	e6da      	b.n	8007bb6 <_dtoa_r+0x2e>
 8007e00:	2300      	movs	r3, #0
 8007e02:	e7e3      	b.n	8007dcc <_dtoa_r+0x244>
 8007e04:	2300      	movs	r3, #0
 8007e06:	e7d5      	b.n	8007db4 <_dtoa_r+0x22c>
 8007e08:	2401      	movs	r4, #1
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	9307      	str	r3, [sp, #28]
 8007e0e:	9409      	str	r4, [sp, #36]	@ 0x24
 8007e10:	f04f 3bff 	mov.w	fp, #4294967295
 8007e14:	2200      	movs	r2, #0
 8007e16:	f8cd b00c 	str.w	fp, [sp, #12]
 8007e1a:	2312      	movs	r3, #18
 8007e1c:	920c      	str	r2, [sp, #48]	@ 0x30
 8007e1e:	e7db      	b.n	8007dd8 <_dtoa_r+0x250>
 8007e20:	2301      	movs	r3, #1
 8007e22:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e24:	e7f4      	b.n	8007e10 <_dtoa_r+0x288>
 8007e26:	f04f 0b01 	mov.w	fp, #1
 8007e2a:	f8cd b00c 	str.w	fp, [sp, #12]
 8007e2e:	465b      	mov	r3, fp
 8007e30:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007e34:	e7d0      	b.n	8007dd8 <_dtoa_r+0x250>
 8007e36:	3101      	adds	r1, #1
 8007e38:	0052      	lsls	r2, r2, #1
 8007e3a:	e7d1      	b.n	8007de0 <_dtoa_r+0x258>
 8007e3c:	f3af 8000 	nop.w
 8007e40:	636f4361 	.word	0x636f4361
 8007e44:	3fd287a7 	.word	0x3fd287a7
 8007e48:	8b60c8b3 	.word	0x8b60c8b3
 8007e4c:	3fc68a28 	.word	0x3fc68a28
 8007e50:	509f79fb 	.word	0x509f79fb
 8007e54:	3fd34413 	.word	0x3fd34413
 8007e58:	0800a299 	.word	0x0800a299
 8007e5c:	0800a2b0 	.word	0x0800a2b0
 8007e60:	7ff00000 	.word	0x7ff00000
 8007e64:	0800a269 	.word	0x0800a269
 8007e68:	3ff80000 	.word	0x3ff80000
 8007e6c:	0800a400 	.word	0x0800a400
 8007e70:	0800a308 	.word	0x0800a308
 8007e74:	0800a295 	.word	0x0800a295
 8007e78:	0800a268 	.word	0x0800a268
 8007e7c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007e80:	6018      	str	r0, [r3, #0]
 8007e82:	9b03      	ldr	r3, [sp, #12]
 8007e84:	2b0e      	cmp	r3, #14
 8007e86:	f200 80a1 	bhi.w	8007fcc <_dtoa_r+0x444>
 8007e8a:	2c00      	cmp	r4, #0
 8007e8c:	f000 809e 	beq.w	8007fcc <_dtoa_r+0x444>
 8007e90:	2f00      	cmp	r7, #0
 8007e92:	dd33      	ble.n	8007efc <_dtoa_r+0x374>
 8007e94:	4b9c      	ldr	r3, [pc, #624]	@ (8008108 <_dtoa_r+0x580>)
 8007e96:	f007 020f 	and.w	r2, r7, #15
 8007e9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007e9e:	ed93 7b00 	vldr	d7, [r3]
 8007ea2:	05f8      	lsls	r0, r7, #23
 8007ea4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007ea8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007eac:	d516      	bpl.n	8007edc <_dtoa_r+0x354>
 8007eae:	4b97      	ldr	r3, [pc, #604]	@ (800810c <_dtoa_r+0x584>)
 8007eb0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007eb4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007eb8:	f7f8 fcc8 	bl	800084c <__aeabi_ddiv>
 8007ebc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007ec0:	f004 040f 	and.w	r4, r4, #15
 8007ec4:	2603      	movs	r6, #3
 8007ec6:	4d91      	ldr	r5, [pc, #580]	@ (800810c <_dtoa_r+0x584>)
 8007ec8:	b954      	cbnz	r4, 8007ee0 <_dtoa_r+0x358>
 8007eca:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007ece:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ed2:	f7f8 fcbb 	bl	800084c <__aeabi_ddiv>
 8007ed6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007eda:	e028      	b.n	8007f2e <_dtoa_r+0x3a6>
 8007edc:	2602      	movs	r6, #2
 8007ede:	e7f2      	b.n	8007ec6 <_dtoa_r+0x33e>
 8007ee0:	07e1      	lsls	r1, r4, #31
 8007ee2:	d508      	bpl.n	8007ef6 <_dtoa_r+0x36e>
 8007ee4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007ee8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007eec:	f7f8 fb84 	bl	80005f8 <__aeabi_dmul>
 8007ef0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007ef4:	3601      	adds	r6, #1
 8007ef6:	1064      	asrs	r4, r4, #1
 8007ef8:	3508      	adds	r5, #8
 8007efa:	e7e5      	b.n	8007ec8 <_dtoa_r+0x340>
 8007efc:	f000 80af 	beq.w	800805e <_dtoa_r+0x4d6>
 8007f00:	427c      	negs	r4, r7
 8007f02:	4b81      	ldr	r3, [pc, #516]	@ (8008108 <_dtoa_r+0x580>)
 8007f04:	4d81      	ldr	r5, [pc, #516]	@ (800810c <_dtoa_r+0x584>)
 8007f06:	f004 020f 	and.w	r2, r4, #15
 8007f0a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f12:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007f16:	f7f8 fb6f 	bl	80005f8 <__aeabi_dmul>
 8007f1a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007f1e:	1124      	asrs	r4, r4, #4
 8007f20:	2300      	movs	r3, #0
 8007f22:	2602      	movs	r6, #2
 8007f24:	2c00      	cmp	r4, #0
 8007f26:	f040 808f 	bne.w	8008048 <_dtoa_r+0x4c0>
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d1d3      	bne.n	8007ed6 <_dtoa_r+0x34e>
 8007f2e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007f30:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	f000 8094 	beq.w	8008062 <_dtoa_r+0x4da>
 8007f3a:	4b75      	ldr	r3, [pc, #468]	@ (8008110 <_dtoa_r+0x588>)
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	4620      	mov	r0, r4
 8007f40:	4629      	mov	r1, r5
 8007f42:	f7f8 fdcb 	bl	8000adc <__aeabi_dcmplt>
 8007f46:	2800      	cmp	r0, #0
 8007f48:	f000 808b 	beq.w	8008062 <_dtoa_r+0x4da>
 8007f4c:	9b03      	ldr	r3, [sp, #12]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	f000 8087 	beq.w	8008062 <_dtoa_r+0x4da>
 8007f54:	f1bb 0f00 	cmp.w	fp, #0
 8007f58:	dd34      	ble.n	8007fc4 <_dtoa_r+0x43c>
 8007f5a:	4620      	mov	r0, r4
 8007f5c:	4b6d      	ldr	r3, [pc, #436]	@ (8008114 <_dtoa_r+0x58c>)
 8007f5e:	2200      	movs	r2, #0
 8007f60:	4629      	mov	r1, r5
 8007f62:	f7f8 fb49 	bl	80005f8 <__aeabi_dmul>
 8007f66:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007f6a:	f107 38ff 	add.w	r8, r7, #4294967295
 8007f6e:	3601      	adds	r6, #1
 8007f70:	465c      	mov	r4, fp
 8007f72:	4630      	mov	r0, r6
 8007f74:	f7f8 fad6 	bl	8000524 <__aeabi_i2d>
 8007f78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f7c:	f7f8 fb3c 	bl	80005f8 <__aeabi_dmul>
 8007f80:	4b65      	ldr	r3, [pc, #404]	@ (8008118 <_dtoa_r+0x590>)
 8007f82:	2200      	movs	r2, #0
 8007f84:	f7f8 f982 	bl	800028c <__adddf3>
 8007f88:	4605      	mov	r5, r0
 8007f8a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007f8e:	2c00      	cmp	r4, #0
 8007f90:	d16a      	bne.n	8008068 <_dtoa_r+0x4e0>
 8007f92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f96:	4b61      	ldr	r3, [pc, #388]	@ (800811c <_dtoa_r+0x594>)
 8007f98:	2200      	movs	r2, #0
 8007f9a:	f7f8 f975 	bl	8000288 <__aeabi_dsub>
 8007f9e:	4602      	mov	r2, r0
 8007fa0:	460b      	mov	r3, r1
 8007fa2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007fa6:	462a      	mov	r2, r5
 8007fa8:	4633      	mov	r3, r6
 8007faa:	f7f8 fdb5 	bl	8000b18 <__aeabi_dcmpgt>
 8007fae:	2800      	cmp	r0, #0
 8007fb0:	f040 8298 	bne.w	80084e4 <_dtoa_r+0x95c>
 8007fb4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007fb8:	462a      	mov	r2, r5
 8007fba:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007fbe:	f7f8 fd8d 	bl	8000adc <__aeabi_dcmplt>
 8007fc2:	bb38      	cbnz	r0, 8008014 <_dtoa_r+0x48c>
 8007fc4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007fc8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007fcc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	f2c0 8157 	blt.w	8008282 <_dtoa_r+0x6fa>
 8007fd4:	2f0e      	cmp	r7, #14
 8007fd6:	f300 8154 	bgt.w	8008282 <_dtoa_r+0x6fa>
 8007fda:	4b4b      	ldr	r3, [pc, #300]	@ (8008108 <_dtoa_r+0x580>)
 8007fdc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007fe0:	ed93 7b00 	vldr	d7, [r3]
 8007fe4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	ed8d 7b00 	vstr	d7, [sp]
 8007fec:	f280 80e5 	bge.w	80081ba <_dtoa_r+0x632>
 8007ff0:	9b03      	ldr	r3, [sp, #12]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	f300 80e1 	bgt.w	80081ba <_dtoa_r+0x632>
 8007ff8:	d10c      	bne.n	8008014 <_dtoa_r+0x48c>
 8007ffa:	4b48      	ldr	r3, [pc, #288]	@ (800811c <_dtoa_r+0x594>)
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	ec51 0b17 	vmov	r0, r1, d7
 8008002:	f7f8 faf9 	bl	80005f8 <__aeabi_dmul>
 8008006:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800800a:	f7f8 fd7b 	bl	8000b04 <__aeabi_dcmpge>
 800800e:	2800      	cmp	r0, #0
 8008010:	f000 8266 	beq.w	80084e0 <_dtoa_r+0x958>
 8008014:	2400      	movs	r4, #0
 8008016:	4625      	mov	r5, r4
 8008018:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800801a:	4656      	mov	r6, sl
 800801c:	ea6f 0803 	mvn.w	r8, r3
 8008020:	2700      	movs	r7, #0
 8008022:	4621      	mov	r1, r4
 8008024:	4648      	mov	r0, r9
 8008026:	f000 fcbf 	bl	80089a8 <_Bfree>
 800802a:	2d00      	cmp	r5, #0
 800802c:	f000 80bd 	beq.w	80081aa <_dtoa_r+0x622>
 8008030:	b12f      	cbz	r7, 800803e <_dtoa_r+0x4b6>
 8008032:	42af      	cmp	r7, r5
 8008034:	d003      	beq.n	800803e <_dtoa_r+0x4b6>
 8008036:	4639      	mov	r1, r7
 8008038:	4648      	mov	r0, r9
 800803a:	f000 fcb5 	bl	80089a8 <_Bfree>
 800803e:	4629      	mov	r1, r5
 8008040:	4648      	mov	r0, r9
 8008042:	f000 fcb1 	bl	80089a8 <_Bfree>
 8008046:	e0b0      	b.n	80081aa <_dtoa_r+0x622>
 8008048:	07e2      	lsls	r2, r4, #31
 800804a:	d505      	bpl.n	8008058 <_dtoa_r+0x4d0>
 800804c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008050:	f7f8 fad2 	bl	80005f8 <__aeabi_dmul>
 8008054:	3601      	adds	r6, #1
 8008056:	2301      	movs	r3, #1
 8008058:	1064      	asrs	r4, r4, #1
 800805a:	3508      	adds	r5, #8
 800805c:	e762      	b.n	8007f24 <_dtoa_r+0x39c>
 800805e:	2602      	movs	r6, #2
 8008060:	e765      	b.n	8007f2e <_dtoa_r+0x3a6>
 8008062:	9c03      	ldr	r4, [sp, #12]
 8008064:	46b8      	mov	r8, r7
 8008066:	e784      	b.n	8007f72 <_dtoa_r+0x3ea>
 8008068:	4b27      	ldr	r3, [pc, #156]	@ (8008108 <_dtoa_r+0x580>)
 800806a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800806c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008070:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008074:	4454      	add	r4, sl
 8008076:	2900      	cmp	r1, #0
 8008078:	d054      	beq.n	8008124 <_dtoa_r+0x59c>
 800807a:	4929      	ldr	r1, [pc, #164]	@ (8008120 <_dtoa_r+0x598>)
 800807c:	2000      	movs	r0, #0
 800807e:	f7f8 fbe5 	bl	800084c <__aeabi_ddiv>
 8008082:	4633      	mov	r3, r6
 8008084:	462a      	mov	r2, r5
 8008086:	f7f8 f8ff 	bl	8000288 <__aeabi_dsub>
 800808a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800808e:	4656      	mov	r6, sl
 8008090:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008094:	f7f8 fd60 	bl	8000b58 <__aeabi_d2iz>
 8008098:	4605      	mov	r5, r0
 800809a:	f7f8 fa43 	bl	8000524 <__aeabi_i2d>
 800809e:	4602      	mov	r2, r0
 80080a0:	460b      	mov	r3, r1
 80080a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80080a6:	f7f8 f8ef 	bl	8000288 <__aeabi_dsub>
 80080aa:	3530      	adds	r5, #48	@ 0x30
 80080ac:	4602      	mov	r2, r0
 80080ae:	460b      	mov	r3, r1
 80080b0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80080b4:	f806 5b01 	strb.w	r5, [r6], #1
 80080b8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80080bc:	f7f8 fd0e 	bl	8000adc <__aeabi_dcmplt>
 80080c0:	2800      	cmp	r0, #0
 80080c2:	d172      	bne.n	80081aa <_dtoa_r+0x622>
 80080c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80080c8:	4911      	ldr	r1, [pc, #68]	@ (8008110 <_dtoa_r+0x588>)
 80080ca:	2000      	movs	r0, #0
 80080cc:	f7f8 f8dc 	bl	8000288 <__aeabi_dsub>
 80080d0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80080d4:	f7f8 fd02 	bl	8000adc <__aeabi_dcmplt>
 80080d8:	2800      	cmp	r0, #0
 80080da:	f040 80b4 	bne.w	8008246 <_dtoa_r+0x6be>
 80080de:	42a6      	cmp	r6, r4
 80080e0:	f43f af70 	beq.w	8007fc4 <_dtoa_r+0x43c>
 80080e4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80080e8:	4b0a      	ldr	r3, [pc, #40]	@ (8008114 <_dtoa_r+0x58c>)
 80080ea:	2200      	movs	r2, #0
 80080ec:	f7f8 fa84 	bl	80005f8 <__aeabi_dmul>
 80080f0:	4b08      	ldr	r3, [pc, #32]	@ (8008114 <_dtoa_r+0x58c>)
 80080f2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80080f6:	2200      	movs	r2, #0
 80080f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80080fc:	f7f8 fa7c 	bl	80005f8 <__aeabi_dmul>
 8008100:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008104:	e7c4      	b.n	8008090 <_dtoa_r+0x508>
 8008106:	bf00      	nop
 8008108:	0800a400 	.word	0x0800a400
 800810c:	0800a3d8 	.word	0x0800a3d8
 8008110:	3ff00000 	.word	0x3ff00000
 8008114:	40240000 	.word	0x40240000
 8008118:	401c0000 	.word	0x401c0000
 800811c:	40140000 	.word	0x40140000
 8008120:	3fe00000 	.word	0x3fe00000
 8008124:	4631      	mov	r1, r6
 8008126:	4628      	mov	r0, r5
 8008128:	f7f8 fa66 	bl	80005f8 <__aeabi_dmul>
 800812c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008130:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008132:	4656      	mov	r6, sl
 8008134:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008138:	f7f8 fd0e 	bl	8000b58 <__aeabi_d2iz>
 800813c:	4605      	mov	r5, r0
 800813e:	f7f8 f9f1 	bl	8000524 <__aeabi_i2d>
 8008142:	4602      	mov	r2, r0
 8008144:	460b      	mov	r3, r1
 8008146:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800814a:	f7f8 f89d 	bl	8000288 <__aeabi_dsub>
 800814e:	3530      	adds	r5, #48	@ 0x30
 8008150:	f806 5b01 	strb.w	r5, [r6], #1
 8008154:	4602      	mov	r2, r0
 8008156:	460b      	mov	r3, r1
 8008158:	42a6      	cmp	r6, r4
 800815a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800815e:	f04f 0200 	mov.w	r2, #0
 8008162:	d124      	bne.n	80081ae <_dtoa_r+0x626>
 8008164:	4baf      	ldr	r3, [pc, #700]	@ (8008424 <_dtoa_r+0x89c>)
 8008166:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800816a:	f7f8 f88f 	bl	800028c <__adddf3>
 800816e:	4602      	mov	r2, r0
 8008170:	460b      	mov	r3, r1
 8008172:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008176:	f7f8 fccf 	bl	8000b18 <__aeabi_dcmpgt>
 800817a:	2800      	cmp	r0, #0
 800817c:	d163      	bne.n	8008246 <_dtoa_r+0x6be>
 800817e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008182:	49a8      	ldr	r1, [pc, #672]	@ (8008424 <_dtoa_r+0x89c>)
 8008184:	2000      	movs	r0, #0
 8008186:	f7f8 f87f 	bl	8000288 <__aeabi_dsub>
 800818a:	4602      	mov	r2, r0
 800818c:	460b      	mov	r3, r1
 800818e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008192:	f7f8 fca3 	bl	8000adc <__aeabi_dcmplt>
 8008196:	2800      	cmp	r0, #0
 8008198:	f43f af14 	beq.w	8007fc4 <_dtoa_r+0x43c>
 800819c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800819e:	1e73      	subs	r3, r6, #1
 80081a0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80081a2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80081a6:	2b30      	cmp	r3, #48	@ 0x30
 80081a8:	d0f8      	beq.n	800819c <_dtoa_r+0x614>
 80081aa:	4647      	mov	r7, r8
 80081ac:	e03b      	b.n	8008226 <_dtoa_r+0x69e>
 80081ae:	4b9e      	ldr	r3, [pc, #632]	@ (8008428 <_dtoa_r+0x8a0>)
 80081b0:	f7f8 fa22 	bl	80005f8 <__aeabi_dmul>
 80081b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80081b8:	e7bc      	b.n	8008134 <_dtoa_r+0x5ac>
 80081ba:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80081be:	4656      	mov	r6, sl
 80081c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80081c4:	4620      	mov	r0, r4
 80081c6:	4629      	mov	r1, r5
 80081c8:	f7f8 fb40 	bl	800084c <__aeabi_ddiv>
 80081cc:	f7f8 fcc4 	bl	8000b58 <__aeabi_d2iz>
 80081d0:	4680      	mov	r8, r0
 80081d2:	f7f8 f9a7 	bl	8000524 <__aeabi_i2d>
 80081d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80081da:	f7f8 fa0d 	bl	80005f8 <__aeabi_dmul>
 80081de:	4602      	mov	r2, r0
 80081e0:	460b      	mov	r3, r1
 80081e2:	4620      	mov	r0, r4
 80081e4:	4629      	mov	r1, r5
 80081e6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80081ea:	f7f8 f84d 	bl	8000288 <__aeabi_dsub>
 80081ee:	f806 4b01 	strb.w	r4, [r6], #1
 80081f2:	9d03      	ldr	r5, [sp, #12]
 80081f4:	eba6 040a 	sub.w	r4, r6, sl
 80081f8:	42a5      	cmp	r5, r4
 80081fa:	4602      	mov	r2, r0
 80081fc:	460b      	mov	r3, r1
 80081fe:	d133      	bne.n	8008268 <_dtoa_r+0x6e0>
 8008200:	f7f8 f844 	bl	800028c <__adddf3>
 8008204:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008208:	4604      	mov	r4, r0
 800820a:	460d      	mov	r5, r1
 800820c:	f7f8 fc84 	bl	8000b18 <__aeabi_dcmpgt>
 8008210:	b9c0      	cbnz	r0, 8008244 <_dtoa_r+0x6bc>
 8008212:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008216:	4620      	mov	r0, r4
 8008218:	4629      	mov	r1, r5
 800821a:	f7f8 fc55 	bl	8000ac8 <__aeabi_dcmpeq>
 800821e:	b110      	cbz	r0, 8008226 <_dtoa_r+0x69e>
 8008220:	f018 0f01 	tst.w	r8, #1
 8008224:	d10e      	bne.n	8008244 <_dtoa_r+0x6bc>
 8008226:	9902      	ldr	r1, [sp, #8]
 8008228:	4648      	mov	r0, r9
 800822a:	f000 fbbd 	bl	80089a8 <_Bfree>
 800822e:	2300      	movs	r3, #0
 8008230:	7033      	strb	r3, [r6, #0]
 8008232:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008234:	3701      	adds	r7, #1
 8008236:	601f      	str	r7, [r3, #0]
 8008238:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800823a:	2b00      	cmp	r3, #0
 800823c:	f000 824b 	beq.w	80086d6 <_dtoa_r+0xb4e>
 8008240:	601e      	str	r6, [r3, #0]
 8008242:	e248      	b.n	80086d6 <_dtoa_r+0xb4e>
 8008244:	46b8      	mov	r8, r7
 8008246:	4633      	mov	r3, r6
 8008248:	461e      	mov	r6, r3
 800824a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800824e:	2a39      	cmp	r2, #57	@ 0x39
 8008250:	d106      	bne.n	8008260 <_dtoa_r+0x6d8>
 8008252:	459a      	cmp	sl, r3
 8008254:	d1f8      	bne.n	8008248 <_dtoa_r+0x6c0>
 8008256:	2230      	movs	r2, #48	@ 0x30
 8008258:	f108 0801 	add.w	r8, r8, #1
 800825c:	f88a 2000 	strb.w	r2, [sl]
 8008260:	781a      	ldrb	r2, [r3, #0]
 8008262:	3201      	adds	r2, #1
 8008264:	701a      	strb	r2, [r3, #0]
 8008266:	e7a0      	b.n	80081aa <_dtoa_r+0x622>
 8008268:	4b6f      	ldr	r3, [pc, #444]	@ (8008428 <_dtoa_r+0x8a0>)
 800826a:	2200      	movs	r2, #0
 800826c:	f7f8 f9c4 	bl	80005f8 <__aeabi_dmul>
 8008270:	2200      	movs	r2, #0
 8008272:	2300      	movs	r3, #0
 8008274:	4604      	mov	r4, r0
 8008276:	460d      	mov	r5, r1
 8008278:	f7f8 fc26 	bl	8000ac8 <__aeabi_dcmpeq>
 800827c:	2800      	cmp	r0, #0
 800827e:	d09f      	beq.n	80081c0 <_dtoa_r+0x638>
 8008280:	e7d1      	b.n	8008226 <_dtoa_r+0x69e>
 8008282:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008284:	2a00      	cmp	r2, #0
 8008286:	f000 80ea 	beq.w	800845e <_dtoa_r+0x8d6>
 800828a:	9a07      	ldr	r2, [sp, #28]
 800828c:	2a01      	cmp	r2, #1
 800828e:	f300 80cd 	bgt.w	800842c <_dtoa_r+0x8a4>
 8008292:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008294:	2a00      	cmp	r2, #0
 8008296:	f000 80c1 	beq.w	800841c <_dtoa_r+0x894>
 800829a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800829e:	9c08      	ldr	r4, [sp, #32]
 80082a0:	9e00      	ldr	r6, [sp, #0]
 80082a2:	9a00      	ldr	r2, [sp, #0]
 80082a4:	441a      	add	r2, r3
 80082a6:	9200      	str	r2, [sp, #0]
 80082a8:	9a06      	ldr	r2, [sp, #24]
 80082aa:	2101      	movs	r1, #1
 80082ac:	441a      	add	r2, r3
 80082ae:	4648      	mov	r0, r9
 80082b0:	9206      	str	r2, [sp, #24]
 80082b2:	f000 fc2d 	bl	8008b10 <__i2b>
 80082b6:	4605      	mov	r5, r0
 80082b8:	b166      	cbz	r6, 80082d4 <_dtoa_r+0x74c>
 80082ba:	9b06      	ldr	r3, [sp, #24]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	dd09      	ble.n	80082d4 <_dtoa_r+0x74c>
 80082c0:	42b3      	cmp	r3, r6
 80082c2:	9a00      	ldr	r2, [sp, #0]
 80082c4:	bfa8      	it	ge
 80082c6:	4633      	movge	r3, r6
 80082c8:	1ad2      	subs	r2, r2, r3
 80082ca:	9200      	str	r2, [sp, #0]
 80082cc:	9a06      	ldr	r2, [sp, #24]
 80082ce:	1af6      	subs	r6, r6, r3
 80082d0:	1ad3      	subs	r3, r2, r3
 80082d2:	9306      	str	r3, [sp, #24]
 80082d4:	9b08      	ldr	r3, [sp, #32]
 80082d6:	b30b      	cbz	r3, 800831c <_dtoa_r+0x794>
 80082d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082da:	2b00      	cmp	r3, #0
 80082dc:	f000 80c6 	beq.w	800846c <_dtoa_r+0x8e4>
 80082e0:	2c00      	cmp	r4, #0
 80082e2:	f000 80c0 	beq.w	8008466 <_dtoa_r+0x8de>
 80082e6:	4629      	mov	r1, r5
 80082e8:	4622      	mov	r2, r4
 80082ea:	4648      	mov	r0, r9
 80082ec:	f000 fcc8 	bl	8008c80 <__pow5mult>
 80082f0:	9a02      	ldr	r2, [sp, #8]
 80082f2:	4601      	mov	r1, r0
 80082f4:	4605      	mov	r5, r0
 80082f6:	4648      	mov	r0, r9
 80082f8:	f000 fc20 	bl	8008b3c <__multiply>
 80082fc:	9902      	ldr	r1, [sp, #8]
 80082fe:	4680      	mov	r8, r0
 8008300:	4648      	mov	r0, r9
 8008302:	f000 fb51 	bl	80089a8 <_Bfree>
 8008306:	9b08      	ldr	r3, [sp, #32]
 8008308:	1b1b      	subs	r3, r3, r4
 800830a:	9308      	str	r3, [sp, #32]
 800830c:	f000 80b1 	beq.w	8008472 <_dtoa_r+0x8ea>
 8008310:	9a08      	ldr	r2, [sp, #32]
 8008312:	4641      	mov	r1, r8
 8008314:	4648      	mov	r0, r9
 8008316:	f000 fcb3 	bl	8008c80 <__pow5mult>
 800831a:	9002      	str	r0, [sp, #8]
 800831c:	2101      	movs	r1, #1
 800831e:	4648      	mov	r0, r9
 8008320:	f000 fbf6 	bl	8008b10 <__i2b>
 8008324:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008326:	4604      	mov	r4, r0
 8008328:	2b00      	cmp	r3, #0
 800832a:	f000 81d8 	beq.w	80086de <_dtoa_r+0xb56>
 800832e:	461a      	mov	r2, r3
 8008330:	4601      	mov	r1, r0
 8008332:	4648      	mov	r0, r9
 8008334:	f000 fca4 	bl	8008c80 <__pow5mult>
 8008338:	9b07      	ldr	r3, [sp, #28]
 800833a:	2b01      	cmp	r3, #1
 800833c:	4604      	mov	r4, r0
 800833e:	f300 809f 	bgt.w	8008480 <_dtoa_r+0x8f8>
 8008342:	9b04      	ldr	r3, [sp, #16]
 8008344:	2b00      	cmp	r3, #0
 8008346:	f040 8097 	bne.w	8008478 <_dtoa_r+0x8f0>
 800834a:	9b05      	ldr	r3, [sp, #20]
 800834c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008350:	2b00      	cmp	r3, #0
 8008352:	f040 8093 	bne.w	800847c <_dtoa_r+0x8f4>
 8008356:	9b05      	ldr	r3, [sp, #20]
 8008358:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800835c:	0d1b      	lsrs	r3, r3, #20
 800835e:	051b      	lsls	r3, r3, #20
 8008360:	b133      	cbz	r3, 8008370 <_dtoa_r+0x7e8>
 8008362:	9b00      	ldr	r3, [sp, #0]
 8008364:	3301      	adds	r3, #1
 8008366:	9300      	str	r3, [sp, #0]
 8008368:	9b06      	ldr	r3, [sp, #24]
 800836a:	3301      	adds	r3, #1
 800836c:	9306      	str	r3, [sp, #24]
 800836e:	2301      	movs	r3, #1
 8008370:	9308      	str	r3, [sp, #32]
 8008372:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008374:	2b00      	cmp	r3, #0
 8008376:	f000 81b8 	beq.w	80086ea <_dtoa_r+0xb62>
 800837a:	6923      	ldr	r3, [r4, #16]
 800837c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008380:	6918      	ldr	r0, [r3, #16]
 8008382:	f000 fb79 	bl	8008a78 <__hi0bits>
 8008386:	f1c0 0020 	rsb	r0, r0, #32
 800838a:	9b06      	ldr	r3, [sp, #24]
 800838c:	4418      	add	r0, r3
 800838e:	f010 001f 	ands.w	r0, r0, #31
 8008392:	f000 8082 	beq.w	800849a <_dtoa_r+0x912>
 8008396:	f1c0 0320 	rsb	r3, r0, #32
 800839a:	2b04      	cmp	r3, #4
 800839c:	dd73      	ble.n	8008486 <_dtoa_r+0x8fe>
 800839e:	9b00      	ldr	r3, [sp, #0]
 80083a0:	f1c0 001c 	rsb	r0, r0, #28
 80083a4:	4403      	add	r3, r0
 80083a6:	9300      	str	r3, [sp, #0]
 80083a8:	9b06      	ldr	r3, [sp, #24]
 80083aa:	4403      	add	r3, r0
 80083ac:	4406      	add	r6, r0
 80083ae:	9306      	str	r3, [sp, #24]
 80083b0:	9b00      	ldr	r3, [sp, #0]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	dd05      	ble.n	80083c2 <_dtoa_r+0x83a>
 80083b6:	9902      	ldr	r1, [sp, #8]
 80083b8:	461a      	mov	r2, r3
 80083ba:	4648      	mov	r0, r9
 80083bc:	f000 fcba 	bl	8008d34 <__lshift>
 80083c0:	9002      	str	r0, [sp, #8]
 80083c2:	9b06      	ldr	r3, [sp, #24]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	dd05      	ble.n	80083d4 <_dtoa_r+0x84c>
 80083c8:	4621      	mov	r1, r4
 80083ca:	461a      	mov	r2, r3
 80083cc:	4648      	mov	r0, r9
 80083ce:	f000 fcb1 	bl	8008d34 <__lshift>
 80083d2:	4604      	mov	r4, r0
 80083d4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d061      	beq.n	800849e <_dtoa_r+0x916>
 80083da:	9802      	ldr	r0, [sp, #8]
 80083dc:	4621      	mov	r1, r4
 80083de:	f000 fd15 	bl	8008e0c <__mcmp>
 80083e2:	2800      	cmp	r0, #0
 80083e4:	da5b      	bge.n	800849e <_dtoa_r+0x916>
 80083e6:	2300      	movs	r3, #0
 80083e8:	9902      	ldr	r1, [sp, #8]
 80083ea:	220a      	movs	r2, #10
 80083ec:	4648      	mov	r0, r9
 80083ee:	f000 fafd 	bl	80089ec <__multadd>
 80083f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083f4:	9002      	str	r0, [sp, #8]
 80083f6:	f107 38ff 	add.w	r8, r7, #4294967295
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	f000 8177 	beq.w	80086ee <_dtoa_r+0xb66>
 8008400:	4629      	mov	r1, r5
 8008402:	2300      	movs	r3, #0
 8008404:	220a      	movs	r2, #10
 8008406:	4648      	mov	r0, r9
 8008408:	f000 faf0 	bl	80089ec <__multadd>
 800840c:	f1bb 0f00 	cmp.w	fp, #0
 8008410:	4605      	mov	r5, r0
 8008412:	dc6f      	bgt.n	80084f4 <_dtoa_r+0x96c>
 8008414:	9b07      	ldr	r3, [sp, #28]
 8008416:	2b02      	cmp	r3, #2
 8008418:	dc49      	bgt.n	80084ae <_dtoa_r+0x926>
 800841a:	e06b      	b.n	80084f4 <_dtoa_r+0x96c>
 800841c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800841e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008422:	e73c      	b.n	800829e <_dtoa_r+0x716>
 8008424:	3fe00000 	.word	0x3fe00000
 8008428:	40240000 	.word	0x40240000
 800842c:	9b03      	ldr	r3, [sp, #12]
 800842e:	1e5c      	subs	r4, r3, #1
 8008430:	9b08      	ldr	r3, [sp, #32]
 8008432:	42a3      	cmp	r3, r4
 8008434:	db09      	blt.n	800844a <_dtoa_r+0x8c2>
 8008436:	1b1c      	subs	r4, r3, r4
 8008438:	9b03      	ldr	r3, [sp, #12]
 800843a:	2b00      	cmp	r3, #0
 800843c:	f6bf af30 	bge.w	80082a0 <_dtoa_r+0x718>
 8008440:	9b00      	ldr	r3, [sp, #0]
 8008442:	9a03      	ldr	r2, [sp, #12]
 8008444:	1a9e      	subs	r6, r3, r2
 8008446:	2300      	movs	r3, #0
 8008448:	e72b      	b.n	80082a2 <_dtoa_r+0x71a>
 800844a:	9b08      	ldr	r3, [sp, #32]
 800844c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800844e:	9408      	str	r4, [sp, #32]
 8008450:	1ae3      	subs	r3, r4, r3
 8008452:	441a      	add	r2, r3
 8008454:	9e00      	ldr	r6, [sp, #0]
 8008456:	9b03      	ldr	r3, [sp, #12]
 8008458:	920d      	str	r2, [sp, #52]	@ 0x34
 800845a:	2400      	movs	r4, #0
 800845c:	e721      	b.n	80082a2 <_dtoa_r+0x71a>
 800845e:	9c08      	ldr	r4, [sp, #32]
 8008460:	9e00      	ldr	r6, [sp, #0]
 8008462:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008464:	e728      	b.n	80082b8 <_dtoa_r+0x730>
 8008466:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800846a:	e751      	b.n	8008310 <_dtoa_r+0x788>
 800846c:	9a08      	ldr	r2, [sp, #32]
 800846e:	9902      	ldr	r1, [sp, #8]
 8008470:	e750      	b.n	8008314 <_dtoa_r+0x78c>
 8008472:	f8cd 8008 	str.w	r8, [sp, #8]
 8008476:	e751      	b.n	800831c <_dtoa_r+0x794>
 8008478:	2300      	movs	r3, #0
 800847a:	e779      	b.n	8008370 <_dtoa_r+0x7e8>
 800847c:	9b04      	ldr	r3, [sp, #16]
 800847e:	e777      	b.n	8008370 <_dtoa_r+0x7e8>
 8008480:	2300      	movs	r3, #0
 8008482:	9308      	str	r3, [sp, #32]
 8008484:	e779      	b.n	800837a <_dtoa_r+0x7f2>
 8008486:	d093      	beq.n	80083b0 <_dtoa_r+0x828>
 8008488:	9a00      	ldr	r2, [sp, #0]
 800848a:	331c      	adds	r3, #28
 800848c:	441a      	add	r2, r3
 800848e:	9200      	str	r2, [sp, #0]
 8008490:	9a06      	ldr	r2, [sp, #24]
 8008492:	441a      	add	r2, r3
 8008494:	441e      	add	r6, r3
 8008496:	9206      	str	r2, [sp, #24]
 8008498:	e78a      	b.n	80083b0 <_dtoa_r+0x828>
 800849a:	4603      	mov	r3, r0
 800849c:	e7f4      	b.n	8008488 <_dtoa_r+0x900>
 800849e:	9b03      	ldr	r3, [sp, #12]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	46b8      	mov	r8, r7
 80084a4:	dc20      	bgt.n	80084e8 <_dtoa_r+0x960>
 80084a6:	469b      	mov	fp, r3
 80084a8:	9b07      	ldr	r3, [sp, #28]
 80084aa:	2b02      	cmp	r3, #2
 80084ac:	dd1e      	ble.n	80084ec <_dtoa_r+0x964>
 80084ae:	f1bb 0f00 	cmp.w	fp, #0
 80084b2:	f47f adb1 	bne.w	8008018 <_dtoa_r+0x490>
 80084b6:	4621      	mov	r1, r4
 80084b8:	465b      	mov	r3, fp
 80084ba:	2205      	movs	r2, #5
 80084bc:	4648      	mov	r0, r9
 80084be:	f000 fa95 	bl	80089ec <__multadd>
 80084c2:	4601      	mov	r1, r0
 80084c4:	4604      	mov	r4, r0
 80084c6:	9802      	ldr	r0, [sp, #8]
 80084c8:	f000 fca0 	bl	8008e0c <__mcmp>
 80084cc:	2800      	cmp	r0, #0
 80084ce:	f77f ada3 	ble.w	8008018 <_dtoa_r+0x490>
 80084d2:	4656      	mov	r6, sl
 80084d4:	2331      	movs	r3, #49	@ 0x31
 80084d6:	f806 3b01 	strb.w	r3, [r6], #1
 80084da:	f108 0801 	add.w	r8, r8, #1
 80084de:	e59f      	b.n	8008020 <_dtoa_r+0x498>
 80084e0:	9c03      	ldr	r4, [sp, #12]
 80084e2:	46b8      	mov	r8, r7
 80084e4:	4625      	mov	r5, r4
 80084e6:	e7f4      	b.n	80084d2 <_dtoa_r+0x94a>
 80084e8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80084ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	f000 8101 	beq.w	80086f6 <_dtoa_r+0xb6e>
 80084f4:	2e00      	cmp	r6, #0
 80084f6:	dd05      	ble.n	8008504 <_dtoa_r+0x97c>
 80084f8:	4629      	mov	r1, r5
 80084fa:	4632      	mov	r2, r6
 80084fc:	4648      	mov	r0, r9
 80084fe:	f000 fc19 	bl	8008d34 <__lshift>
 8008502:	4605      	mov	r5, r0
 8008504:	9b08      	ldr	r3, [sp, #32]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d05c      	beq.n	80085c4 <_dtoa_r+0xa3c>
 800850a:	6869      	ldr	r1, [r5, #4]
 800850c:	4648      	mov	r0, r9
 800850e:	f000 fa0b 	bl	8008928 <_Balloc>
 8008512:	4606      	mov	r6, r0
 8008514:	b928      	cbnz	r0, 8008522 <_dtoa_r+0x99a>
 8008516:	4b82      	ldr	r3, [pc, #520]	@ (8008720 <_dtoa_r+0xb98>)
 8008518:	4602      	mov	r2, r0
 800851a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800851e:	f7ff bb4a 	b.w	8007bb6 <_dtoa_r+0x2e>
 8008522:	692a      	ldr	r2, [r5, #16]
 8008524:	3202      	adds	r2, #2
 8008526:	0092      	lsls	r2, r2, #2
 8008528:	f105 010c 	add.w	r1, r5, #12
 800852c:	300c      	adds	r0, #12
 800852e:	f000 ffa3 	bl	8009478 <memcpy>
 8008532:	2201      	movs	r2, #1
 8008534:	4631      	mov	r1, r6
 8008536:	4648      	mov	r0, r9
 8008538:	f000 fbfc 	bl	8008d34 <__lshift>
 800853c:	f10a 0301 	add.w	r3, sl, #1
 8008540:	9300      	str	r3, [sp, #0]
 8008542:	eb0a 030b 	add.w	r3, sl, fp
 8008546:	9308      	str	r3, [sp, #32]
 8008548:	9b04      	ldr	r3, [sp, #16]
 800854a:	f003 0301 	and.w	r3, r3, #1
 800854e:	462f      	mov	r7, r5
 8008550:	9306      	str	r3, [sp, #24]
 8008552:	4605      	mov	r5, r0
 8008554:	9b00      	ldr	r3, [sp, #0]
 8008556:	9802      	ldr	r0, [sp, #8]
 8008558:	4621      	mov	r1, r4
 800855a:	f103 3bff 	add.w	fp, r3, #4294967295
 800855e:	f7ff fa88 	bl	8007a72 <quorem>
 8008562:	4603      	mov	r3, r0
 8008564:	3330      	adds	r3, #48	@ 0x30
 8008566:	9003      	str	r0, [sp, #12]
 8008568:	4639      	mov	r1, r7
 800856a:	9802      	ldr	r0, [sp, #8]
 800856c:	9309      	str	r3, [sp, #36]	@ 0x24
 800856e:	f000 fc4d 	bl	8008e0c <__mcmp>
 8008572:	462a      	mov	r2, r5
 8008574:	9004      	str	r0, [sp, #16]
 8008576:	4621      	mov	r1, r4
 8008578:	4648      	mov	r0, r9
 800857a:	f000 fc63 	bl	8008e44 <__mdiff>
 800857e:	68c2      	ldr	r2, [r0, #12]
 8008580:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008582:	4606      	mov	r6, r0
 8008584:	bb02      	cbnz	r2, 80085c8 <_dtoa_r+0xa40>
 8008586:	4601      	mov	r1, r0
 8008588:	9802      	ldr	r0, [sp, #8]
 800858a:	f000 fc3f 	bl	8008e0c <__mcmp>
 800858e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008590:	4602      	mov	r2, r0
 8008592:	4631      	mov	r1, r6
 8008594:	4648      	mov	r0, r9
 8008596:	920c      	str	r2, [sp, #48]	@ 0x30
 8008598:	9309      	str	r3, [sp, #36]	@ 0x24
 800859a:	f000 fa05 	bl	80089a8 <_Bfree>
 800859e:	9b07      	ldr	r3, [sp, #28]
 80085a0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80085a2:	9e00      	ldr	r6, [sp, #0]
 80085a4:	ea42 0103 	orr.w	r1, r2, r3
 80085a8:	9b06      	ldr	r3, [sp, #24]
 80085aa:	4319      	orrs	r1, r3
 80085ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085ae:	d10d      	bne.n	80085cc <_dtoa_r+0xa44>
 80085b0:	2b39      	cmp	r3, #57	@ 0x39
 80085b2:	d027      	beq.n	8008604 <_dtoa_r+0xa7c>
 80085b4:	9a04      	ldr	r2, [sp, #16]
 80085b6:	2a00      	cmp	r2, #0
 80085b8:	dd01      	ble.n	80085be <_dtoa_r+0xa36>
 80085ba:	9b03      	ldr	r3, [sp, #12]
 80085bc:	3331      	adds	r3, #49	@ 0x31
 80085be:	f88b 3000 	strb.w	r3, [fp]
 80085c2:	e52e      	b.n	8008022 <_dtoa_r+0x49a>
 80085c4:	4628      	mov	r0, r5
 80085c6:	e7b9      	b.n	800853c <_dtoa_r+0x9b4>
 80085c8:	2201      	movs	r2, #1
 80085ca:	e7e2      	b.n	8008592 <_dtoa_r+0xa0a>
 80085cc:	9904      	ldr	r1, [sp, #16]
 80085ce:	2900      	cmp	r1, #0
 80085d0:	db04      	blt.n	80085dc <_dtoa_r+0xa54>
 80085d2:	9807      	ldr	r0, [sp, #28]
 80085d4:	4301      	orrs	r1, r0
 80085d6:	9806      	ldr	r0, [sp, #24]
 80085d8:	4301      	orrs	r1, r0
 80085da:	d120      	bne.n	800861e <_dtoa_r+0xa96>
 80085dc:	2a00      	cmp	r2, #0
 80085de:	ddee      	ble.n	80085be <_dtoa_r+0xa36>
 80085e0:	9902      	ldr	r1, [sp, #8]
 80085e2:	9300      	str	r3, [sp, #0]
 80085e4:	2201      	movs	r2, #1
 80085e6:	4648      	mov	r0, r9
 80085e8:	f000 fba4 	bl	8008d34 <__lshift>
 80085ec:	4621      	mov	r1, r4
 80085ee:	9002      	str	r0, [sp, #8]
 80085f0:	f000 fc0c 	bl	8008e0c <__mcmp>
 80085f4:	2800      	cmp	r0, #0
 80085f6:	9b00      	ldr	r3, [sp, #0]
 80085f8:	dc02      	bgt.n	8008600 <_dtoa_r+0xa78>
 80085fa:	d1e0      	bne.n	80085be <_dtoa_r+0xa36>
 80085fc:	07da      	lsls	r2, r3, #31
 80085fe:	d5de      	bpl.n	80085be <_dtoa_r+0xa36>
 8008600:	2b39      	cmp	r3, #57	@ 0x39
 8008602:	d1da      	bne.n	80085ba <_dtoa_r+0xa32>
 8008604:	2339      	movs	r3, #57	@ 0x39
 8008606:	f88b 3000 	strb.w	r3, [fp]
 800860a:	4633      	mov	r3, r6
 800860c:	461e      	mov	r6, r3
 800860e:	3b01      	subs	r3, #1
 8008610:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008614:	2a39      	cmp	r2, #57	@ 0x39
 8008616:	d04e      	beq.n	80086b6 <_dtoa_r+0xb2e>
 8008618:	3201      	adds	r2, #1
 800861a:	701a      	strb	r2, [r3, #0]
 800861c:	e501      	b.n	8008022 <_dtoa_r+0x49a>
 800861e:	2a00      	cmp	r2, #0
 8008620:	dd03      	ble.n	800862a <_dtoa_r+0xaa2>
 8008622:	2b39      	cmp	r3, #57	@ 0x39
 8008624:	d0ee      	beq.n	8008604 <_dtoa_r+0xa7c>
 8008626:	3301      	adds	r3, #1
 8008628:	e7c9      	b.n	80085be <_dtoa_r+0xa36>
 800862a:	9a00      	ldr	r2, [sp, #0]
 800862c:	9908      	ldr	r1, [sp, #32]
 800862e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008632:	428a      	cmp	r2, r1
 8008634:	d028      	beq.n	8008688 <_dtoa_r+0xb00>
 8008636:	9902      	ldr	r1, [sp, #8]
 8008638:	2300      	movs	r3, #0
 800863a:	220a      	movs	r2, #10
 800863c:	4648      	mov	r0, r9
 800863e:	f000 f9d5 	bl	80089ec <__multadd>
 8008642:	42af      	cmp	r7, r5
 8008644:	9002      	str	r0, [sp, #8]
 8008646:	f04f 0300 	mov.w	r3, #0
 800864a:	f04f 020a 	mov.w	r2, #10
 800864e:	4639      	mov	r1, r7
 8008650:	4648      	mov	r0, r9
 8008652:	d107      	bne.n	8008664 <_dtoa_r+0xadc>
 8008654:	f000 f9ca 	bl	80089ec <__multadd>
 8008658:	4607      	mov	r7, r0
 800865a:	4605      	mov	r5, r0
 800865c:	9b00      	ldr	r3, [sp, #0]
 800865e:	3301      	adds	r3, #1
 8008660:	9300      	str	r3, [sp, #0]
 8008662:	e777      	b.n	8008554 <_dtoa_r+0x9cc>
 8008664:	f000 f9c2 	bl	80089ec <__multadd>
 8008668:	4629      	mov	r1, r5
 800866a:	4607      	mov	r7, r0
 800866c:	2300      	movs	r3, #0
 800866e:	220a      	movs	r2, #10
 8008670:	4648      	mov	r0, r9
 8008672:	f000 f9bb 	bl	80089ec <__multadd>
 8008676:	4605      	mov	r5, r0
 8008678:	e7f0      	b.n	800865c <_dtoa_r+0xad4>
 800867a:	f1bb 0f00 	cmp.w	fp, #0
 800867e:	bfcc      	ite	gt
 8008680:	465e      	movgt	r6, fp
 8008682:	2601      	movle	r6, #1
 8008684:	4456      	add	r6, sl
 8008686:	2700      	movs	r7, #0
 8008688:	9902      	ldr	r1, [sp, #8]
 800868a:	9300      	str	r3, [sp, #0]
 800868c:	2201      	movs	r2, #1
 800868e:	4648      	mov	r0, r9
 8008690:	f000 fb50 	bl	8008d34 <__lshift>
 8008694:	4621      	mov	r1, r4
 8008696:	9002      	str	r0, [sp, #8]
 8008698:	f000 fbb8 	bl	8008e0c <__mcmp>
 800869c:	2800      	cmp	r0, #0
 800869e:	dcb4      	bgt.n	800860a <_dtoa_r+0xa82>
 80086a0:	d102      	bne.n	80086a8 <_dtoa_r+0xb20>
 80086a2:	9b00      	ldr	r3, [sp, #0]
 80086a4:	07db      	lsls	r3, r3, #31
 80086a6:	d4b0      	bmi.n	800860a <_dtoa_r+0xa82>
 80086a8:	4633      	mov	r3, r6
 80086aa:	461e      	mov	r6, r3
 80086ac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80086b0:	2a30      	cmp	r2, #48	@ 0x30
 80086b2:	d0fa      	beq.n	80086aa <_dtoa_r+0xb22>
 80086b4:	e4b5      	b.n	8008022 <_dtoa_r+0x49a>
 80086b6:	459a      	cmp	sl, r3
 80086b8:	d1a8      	bne.n	800860c <_dtoa_r+0xa84>
 80086ba:	2331      	movs	r3, #49	@ 0x31
 80086bc:	f108 0801 	add.w	r8, r8, #1
 80086c0:	f88a 3000 	strb.w	r3, [sl]
 80086c4:	e4ad      	b.n	8008022 <_dtoa_r+0x49a>
 80086c6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80086c8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008724 <_dtoa_r+0xb9c>
 80086cc:	b11b      	cbz	r3, 80086d6 <_dtoa_r+0xb4e>
 80086ce:	f10a 0308 	add.w	r3, sl, #8
 80086d2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80086d4:	6013      	str	r3, [r2, #0]
 80086d6:	4650      	mov	r0, sl
 80086d8:	b017      	add	sp, #92	@ 0x5c
 80086da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086de:	9b07      	ldr	r3, [sp, #28]
 80086e0:	2b01      	cmp	r3, #1
 80086e2:	f77f ae2e 	ble.w	8008342 <_dtoa_r+0x7ba>
 80086e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80086e8:	9308      	str	r3, [sp, #32]
 80086ea:	2001      	movs	r0, #1
 80086ec:	e64d      	b.n	800838a <_dtoa_r+0x802>
 80086ee:	f1bb 0f00 	cmp.w	fp, #0
 80086f2:	f77f aed9 	ble.w	80084a8 <_dtoa_r+0x920>
 80086f6:	4656      	mov	r6, sl
 80086f8:	9802      	ldr	r0, [sp, #8]
 80086fa:	4621      	mov	r1, r4
 80086fc:	f7ff f9b9 	bl	8007a72 <quorem>
 8008700:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008704:	f806 3b01 	strb.w	r3, [r6], #1
 8008708:	eba6 020a 	sub.w	r2, r6, sl
 800870c:	4593      	cmp	fp, r2
 800870e:	ddb4      	ble.n	800867a <_dtoa_r+0xaf2>
 8008710:	9902      	ldr	r1, [sp, #8]
 8008712:	2300      	movs	r3, #0
 8008714:	220a      	movs	r2, #10
 8008716:	4648      	mov	r0, r9
 8008718:	f000 f968 	bl	80089ec <__multadd>
 800871c:	9002      	str	r0, [sp, #8]
 800871e:	e7eb      	b.n	80086f8 <_dtoa_r+0xb70>
 8008720:	0800a308 	.word	0x0800a308
 8008724:	0800a28c 	.word	0x0800a28c

08008728 <_free_r>:
 8008728:	b538      	push	{r3, r4, r5, lr}
 800872a:	4605      	mov	r5, r0
 800872c:	2900      	cmp	r1, #0
 800872e:	d041      	beq.n	80087b4 <_free_r+0x8c>
 8008730:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008734:	1f0c      	subs	r4, r1, #4
 8008736:	2b00      	cmp	r3, #0
 8008738:	bfb8      	it	lt
 800873a:	18e4      	addlt	r4, r4, r3
 800873c:	f000 f8e8 	bl	8008910 <__malloc_lock>
 8008740:	4a1d      	ldr	r2, [pc, #116]	@ (80087b8 <_free_r+0x90>)
 8008742:	6813      	ldr	r3, [r2, #0]
 8008744:	b933      	cbnz	r3, 8008754 <_free_r+0x2c>
 8008746:	6063      	str	r3, [r4, #4]
 8008748:	6014      	str	r4, [r2, #0]
 800874a:	4628      	mov	r0, r5
 800874c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008750:	f000 b8e4 	b.w	800891c <__malloc_unlock>
 8008754:	42a3      	cmp	r3, r4
 8008756:	d908      	bls.n	800876a <_free_r+0x42>
 8008758:	6820      	ldr	r0, [r4, #0]
 800875a:	1821      	adds	r1, r4, r0
 800875c:	428b      	cmp	r3, r1
 800875e:	bf01      	itttt	eq
 8008760:	6819      	ldreq	r1, [r3, #0]
 8008762:	685b      	ldreq	r3, [r3, #4]
 8008764:	1809      	addeq	r1, r1, r0
 8008766:	6021      	streq	r1, [r4, #0]
 8008768:	e7ed      	b.n	8008746 <_free_r+0x1e>
 800876a:	461a      	mov	r2, r3
 800876c:	685b      	ldr	r3, [r3, #4]
 800876e:	b10b      	cbz	r3, 8008774 <_free_r+0x4c>
 8008770:	42a3      	cmp	r3, r4
 8008772:	d9fa      	bls.n	800876a <_free_r+0x42>
 8008774:	6811      	ldr	r1, [r2, #0]
 8008776:	1850      	adds	r0, r2, r1
 8008778:	42a0      	cmp	r0, r4
 800877a:	d10b      	bne.n	8008794 <_free_r+0x6c>
 800877c:	6820      	ldr	r0, [r4, #0]
 800877e:	4401      	add	r1, r0
 8008780:	1850      	adds	r0, r2, r1
 8008782:	4283      	cmp	r3, r0
 8008784:	6011      	str	r1, [r2, #0]
 8008786:	d1e0      	bne.n	800874a <_free_r+0x22>
 8008788:	6818      	ldr	r0, [r3, #0]
 800878a:	685b      	ldr	r3, [r3, #4]
 800878c:	6053      	str	r3, [r2, #4]
 800878e:	4408      	add	r0, r1
 8008790:	6010      	str	r0, [r2, #0]
 8008792:	e7da      	b.n	800874a <_free_r+0x22>
 8008794:	d902      	bls.n	800879c <_free_r+0x74>
 8008796:	230c      	movs	r3, #12
 8008798:	602b      	str	r3, [r5, #0]
 800879a:	e7d6      	b.n	800874a <_free_r+0x22>
 800879c:	6820      	ldr	r0, [r4, #0]
 800879e:	1821      	adds	r1, r4, r0
 80087a0:	428b      	cmp	r3, r1
 80087a2:	bf04      	itt	eq
 80087a4:	6819      	ldreq	r1, [r3, #0]
 80087a6:	685b      	ldreq	r3, [r3, #4]
 80087a8:	6063      	str	r3, [r4, #4]
 80087aa:	bf04      	itt	eq
 80087ac:	1809      	addeq	r1, r1, r0
 80087ae:	6021      	streq	r1, [r4, #0]
 80087b0:	6054      	str	r4, [r2, #4]
 80087b2:	e7ca      	b.n	800874a <_free_r+0x22>
 80087b4:	bd38      	pop	{r3, r4, r5, pc}
 80087b6:	bf00      	nop
 80087b8:	200004ac 	.word	0x200004ac

080087bc <malloc>:
 80087bc:	4b02      	ldr	r3, [pc, #8]	@ (80087c8 <malloc+0xc>)
 80087be:	4601      	mov	r1, r0
 80087c0:	6818      	ldr	r0, [r3, #0]
 80087c2:	f000 b825 	b.w	8008810 <_malloc_r>
 80087c6:	bf00      	nop
 80087c8:	20000044 	.word	0x20000044

080087cc <sbrk_aligned>:
 80087cc:	b570      	push	{r4, r5, r6, lr}
 80087ce:	4e0f      	ldr	r6, [pc, #60]	@ (800880c <sbrk_aligned+0x40>)
 80087d0:	460c      	mov	r4, r1
 80087d2:	6831      	ldr	r1, [r6, #0]
 80087d4:	4605      	mov	r5, r0
 80087d6:	b911      	cbnz	r1, 80087de <sbrk_aligned+0x12>
 80087d8:	f000 fe3e 	bl	8009458 <_sbrk_r>
 80087dc:	6030      	str	r0, [r6, #0]
 80087de:	4621      	mov	r1, r4
 80087e0:	4628      	mov	r0, r5
 80087e2:	f000 fe39 	bl	8009458 <_sbrk_r>
 80087e6:	1c43      	adds	r3, r0, #1
 80087e8:	d103      	bne.n	80087f2 <sbrk_aligned+0x26>
 80087ea:	f04f 34ff 	mov.w	r4, #4294967295
 80087ee:	4620      	mov	r0, r4
 80087f0:	bd70      	pop	{r4, r5, r6, pc}
 80087f2:	1cc4      	adds	r4, r0, #3
 80087f4:	f024 0403 	bic.w	r4, r4, #3
 80087f8:	42a0      	cmp	r0, r4
 80087fa:	d0f8      	beq.n	80087ee <sbrk_aligned+0x22>
 80087fc:	1a21      	subs	r1, r4, r0
 80087fe:	4628      	mov	r0, r5
 8008800:	f000 fe2a 	bl	8009458 <_sbrk_r>
 8008804:	3001      	adds	r0, #1
 8008806:	d1f2      	bne.n	80087ee <sbrk_aligned+0x22>
 8008808:	e7ef      	b.n	80087ea <sbrk_aligned+0x1e>
 800880a:	bf00      	nop
 800880c:	200004a8 	.word	0x200004a8

08008810 <_malloc_r>:
 8008810:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008814:	1ccd      	adds	r5, r1, #3
 8008816:	f025 0503 	bic.w	r5, r5, #3
 800881a:	3508      	adds	r5, #8
 800881c:	2d0c      	cmp	r5, #12
 800881e:	bf38      	it	cc
 8008820:	250c      	movcc	r5, #12
 8008822:	2d00      	cmp	r5, #0
 8008824:	4606      	mov	r6, r0
 8008826:	db01      	blt.n	800882c <_malloc_r+0x1c>
 8008828:	42a9      	cmp	r1, r5
 800882a:	d904      	bls.n	8008836 <_malloc_r+0x26>
 800882c:	230c      	movs	r3, #12
 800882e:	6033      	str	r3, [r6, #0]
 8008830:	2000      	movs	r0, #0
 8008832:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008836:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800890c <_malloc_r+0xfc>
 800883a:	f000 f869 	bl	8008910 <__malloc_lock>
 800883e:	f8d8 3000 	ldr.w	r3, [r8]
 8008842:	461c      	mov	r4, r3
 8008844:	bb44      	cbnz	r4, 8008898 <_malloc_r+0x88>
 8008846:	4629      	mov	r1, r5
 8008848:	4630      	mov	r0, r6
 800884a:	f7ff ffbf 	bl	80087cc <sbrk_aligned>
 800884e:	1c43      	adds	r3, r0, #1
 8008850:	4604      	mov	r4, r0
 8008852:	d158      	bne.n	8008906 <_malloc_r+0xf6>
 8008854:	f8d8 4000 	ldr.w	r4, [r8]
 8008858:	4627      	mov	r7, r4
 800885a:	2f00      	cmp	r7, #0
 800885c:	d143      	bne.n	80088e6 <_malloc_r+0xd6>
 800885e:	2c00      	cmp	r4, #0
 8008860:	d04b      	beq.n	80088fa <_malloc_r+0xea>
 8008862:	6823      	ldr	r3, [r4, #0]
 8008864:	4639      	mov	r1, r7
 8008866:	4630      	mov	r0, r6
 8008868:	eb04 0903 	add.w	r9, r4, r3
 800886c:	f000 fdf4 	bl	8009458 <_sbrk_r>
 8008870:	4581      	cmp	r9, r0
 8008872:	d142      	bne.n	80088fa <_malloc_r+0xea>
 8008874:	6821      	ldr	r1, [r4, #0]
 8008876:	1a6d      	subs	r5, r5, r1
 8008878:	4629      	mov	r1, r5
 800887a:	4630      	mov	r0, r6
 800887c:	f7ff ffa6 	bl	80087cc <sbrk_aligned>
 8008880:	3001      	adds	r0, #1
 8008882:	d03a      	beq.n	80088fa <_malloc_r+0xea>
 8008884:	6823      	ldr	r3, [r4, #0]
 8008886:	442b      	add	r3, r5
 8008888:	6023      	str	r3, [r4, #0]
 800888a:	f8d8 3000 	ldr.w	r3, [r8]
 800888e:	685a      	ldr	r2, [r3, #4]
 8008890:	bb62      	cbnz	r2, 80088ec <_malloc_r+0xdc>
 8008892:	f8c8 7000 	str.w	r7, [r8]
 8008896:	e00f      	b.n	80088b8 <_malloc_r+0xa8>
 8008898:	6822      	ldr	r2, [r4, #0]
 800889a:	1b52      	subs	r2, r2, r5
 800889c:	d420      	bmi.n	80088e0 <_malloc_r+0xd0>
 800889e:	2a0b      	cmp	r2, #11
 80088a0:	d917      	bls.n	80088d2 <_malloc_r+0xc2>
 80088a2:	1961      	adds	r1, r4, r5
 80088a4:	42a3      	cmp	r3, r4
 80088a6:	6025      	str	r5, [r4, #0]
 80088a8:	bf18      	it	ne
 80088aa:	6059      	strne	r1, [r3, #4]
 80088ac:	6863      	ldr	r3, [r4, #4]
 80088ae:	bf08      	it	eq
 80088b0:	f8c8 1000 	streq.w	r1, [r8]
 80088b4:	5162      	str	r2, [r4, r5]
 80088b6:	604b      	str	r3, [r1, #4]
 80088b8:	4630      	mov	r0, r6
 80088ba:	f000 f82f 	bl	800891c <__malloc_unlock>
 80088be:	f104 000b 	add.w	r0, r4, #11
 80088c2:	1d23      	adds	r3, r4, #4
 80088c4:	f020 0007 	bic.w	r0, r0, #7
 80088c8:	1ac2      	subs	r2, r0, r3
 80088ca:	bf1c      	itt	ne
 80088cc:	1a1b      	subne	r3, r3, r0
 80088ce:	50a3      	strne	r3, [r4, r2]
 80088d0:	e7af      	b.n	8008832 <_malloc_r+0x22>
 80088d2:	6862      	ldr	r2, [r4, #4]
 80088d4:	42a3      	cmp	r3, r4
 80088d6:	bf0c      	ite	eq
 80088d8:	f8c8 2000 	streq.w	r2, [r8]
 80088dc:	605a      	strne	r2, [r3, #4]
 80088de:	e7eb      	b.n	80088b8 <_malloc_r+0xa8>
 80088e0:	4623      	mov	r3, r4
 80088e2:	6864      	ldr	r4, [r4, #4]
 80088e4:	e7ae      	b.n	8008844 <_malloc_r+0x34>
 80088e6:	463c      	mov	r4, r7
 80088e8:	687f      	ldr	r7, [r7, #4]
 80088ea:	e7b6      	b.n	800885a <_malloc_r+0x4a>
 80088ec:	461a      	mov	r2, r3
 80088ee:	685b      	ldr	r3, [r3, #4]
 80088f0:	42a3      	cmp	r3, r4
 80088f2:	d1fb      	bne.n	80088ec <_malloc_r+0xdc>
 80088f4:	2300      	movs	r3, #0
 80088f6:	6053      	str	r3, [r2, #4]
 80088f8:	e7de      	b.n	80088b8 <_malloc_r+0xa8>
 80088fa:	230c      	movs	r3, #12
 80088fc:	6033      	str	r3, [r6, #0]
 80088fe:	4630      	mov	r0, r6
 8008900:	f000 f80c 	bl	800891c <__malloc_unlock>
 8008904:	e794      	b.n	8008830 <_malloc_r+0x20>
 8008906:	6005      	str	r5, [r0, #0]
 8008908:	e7d6      	b.n	80088b8 <_malloc_r+0xa8>
 800890a:	bf00      	nop
 800890c:	200004ac 	.word	0x200004ac

08008910 <__malloc_lock>:
 8008910:	4801      	ldr	r0, [pc, #4]	@ (8008918 <__malloc_lock+0x8>)
 8008912:	f7ff b8ac 	b.w	8007a6e <__retarget_lock_acquire_recursive>
 8008916:	bf00      	nop
 8008918:	200004a4 	.word	0x200004a4

0800891c <__malloc_unlock>:
 800891c:	4801      	ldr	r0, [pc, #4]	@ (8008924 <__malloc_unlock+0x8>)
 800891e:	f7ff b8a7 	b.w	8007a70 <__retarget_lock_release_recursive>
 8008922:	bf00      	nop
 8008924:	200004a4 	.word	0x200004a4

08008928 <_Balloc>:
 8008928:	b570      	push	{r4, r5, r6, lr}
 800892a:	69c6      	ldr	r6, [r0, #28]
 800892c:	4604      	mov	r4, r0
 800892e:	460d      	mov	r5, r1
 8008930:	b976      	cbnz	r6, 8008950 <_Balloc+0x28>
 8008932:	2010      	movs	r0, #16
 8008934:	f7ff ff42 	bl	80087bc <malloc>
 8008938:	4602      	mov	r2, r0
 800893a:	61e0      	str	r0, [r4, #28]
 800893c:	b920      	cbnz	r0, 8008948 <_Balloc+0x20>
 800893e:	4b18      	ldr	r3, [pc, #96]	@ (80089a0 <_Balloc+0x78>)
 8008940:	4818      	ldr	r0, [pc, #96]	@ (80089a4 <_Balloc+0x7c>)
 8008942:	216b      	movs	r1, #107	@ 0x6b
 8008944:	f000 fda6 	bl	8009494 <__assert_func>
 8008948:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800894c:	6006      	str	r6, [r0, #0]
 800894e:	60c6      	str	r6, [r0, #12]
 8008950:	69e6      	ldr	r6, [r4, #28]
 8008952:	68f3      	ldr	r3, [r6, #12]
 8008954:	b183      	cbz	r3, 8008978 <_Balloc+0x50>
 8008956:	69e3      	ldr	r3, [r4, #28]
 8008958:	68db      	ldr	r3, [r3, #12]
 800895a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800895e:	b9b8      	cbnz	r0, 8008990 <_Balloc+0x68>
 8008960:	2101      	movs	r1, #1
 8008962:	fa01 f605 	lsl.w	r6, r1, r5
 8008966:	1d72      	adds	r2, r6, #5
 8008968:	0092      	lsls	r2, r2, #2
 800896a:	4620      	mov	r0, r4
 800896c:	f000 fdb0 	bl	80094d0 <_calloc_r>
 8008970:	b160      	cbz	r0, 800898c <_Balloc+0x64>
 8008972:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008976:	e00e      	b.n	8008996 <_Balloc+0x6e>
 8008978:	2221      	movs	r2, #33	@ 0x21
 800897a:	2104      	movs	r1, #4
 800897c:	4620      	mov	r0, r4
 800897e:	f000 fda7 	bl	80094d0 <_calloc_r>
 8008982:	69e3      	ldr	r3, [r4, #28]
 8008984:	60f0      	str	r0, [r6, #12]
 8008986:	68db      	ldr	r3, [r3, #12]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d1e4      	bne.n	8008956 <_Balloc+0x2e>
 800898c:	2000      	movs	r0, #0
 800898e:	bd70      	pop	{r4, r5, r6, pc}
 8008990:	6802      	ldr	r2, [r0, #0]
 8008992:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008996:	2300      	movs	r3, #0
 8008998:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800899c:	e7f7      	b.n	800898e <_Balloc+0x66>
 800899e:	bf00      	nop
 80089a0:	0800a299 	.word	0x0800a299
 80089a4:	0800a319 	.word	0x0800a319

080089a8 <_Bfree>:
 80089a8:	b570      	push	{r4, r5, r6, lr}
 80089aa:	69c6      	ldr	r6, [r0, #28]
 80089ac:	4605      	mov	r5, r0
 80089ae:	460c      	mov	r4, r1
 80089b0:	b976      	cbnz	r6, 80089d0 <_Bfree+0x28>
 80089b2:	2010      	movs	r0, #16
 80089b4:	f7ff ff02 	bl	80087bc <malloc>
 80089b8:	4602      	mov	r2, r0
 80089ba:	61e8      	str	r0, [r5, #28]
 80089bc:	b920      	cbnz	r0, 80089c8 <_Bfree+0x20>
 80089be:	4b09      	ldr	r3, [pc, #36]	@ (80089e4 <_Bfree+0x3c>)
 80089c0:	4809      	ldr	r0, [pc, #36]	@ (80089e8 <_Bfree+0x40>)
 80089c2:	218f      	movs	r1, #143	@ 0x8f
 80089c4:	f000 fd66 	bl	8009494 <__assert_func>
 80089c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80089cc:	6006      	str	r6, [r0, #0]
 80089ce:	60c6      	str	r6, [r0, #12]
 80089d0:	b13c      	cbz	r4, 80089e2 <_Bfree+0x3a>
 80089d2:	69eb      	ldr	r3, [r5, #28]
 80089d4:	6862      	ldr	r2, [r4, #4]
 80089d6:	68db      	ldr	r3, [r3, #12]
 80089d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80089dc:	6021      	str	r1, [r4, #0]
 80089de:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80089e2:	bd70      	pop	{r4, r5, r6, pc}
 80089e4:	0800a299 	.word	0x0800a299
 80089e8:	0800a319 	.word	0x0800a319

080089ec <__multadd>:
 80089ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089f0:	690d      	ldr	r5, [r1, #16]
 80089f2:	4607      	mov	r7, r0
 80089f4:	460c      	mov	r4, r1
 80089f6:	461e      	mov	r6, r3
 80089f8:	f101 0c14 	add.w	ip, r1, #20
 80089fc:	2000      	movs	r0, #0
 80089fe:	f8dc 3000 	ldr.w	r3, [ip]
 8008a02:	b299      	uxth	r1, r3
 8008a04:	fb02 6101 	mla	r1, r2, r1, r6
 8008a08:	0c1e      	lsrs	r6, r3, #16
 8008a0a:	0c0b      	lsrs	r3, r1, #16
 8008a0c:	fb02 3306 	mla	r3, r2, r6, r3
 8008a10:	b289      	uxth	r1, r1
 8008a12:	3001      	adds	r0, #1
 8008a14:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008a18:	4285      	cmp	r5, r0
 8008a1a:	f84c 1b04 	str.w	r1, [ip], #4
 8008a1e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008a22:	dcec      	bgt.n	80089fe <__multadd+0x12>
 8008a24:	b30e      	cbz	r6, 8008a6a <__multadd+0x7e>
 8008a26:	68a3      	ldr	r3, [r4, #8]
 8008a28:	42ab      	cmp	r3, r5
 8008a2a:	dc19      	bgt.n	8008a60 <__multadd+0x74>
 8008a2c:	6861      	ldr	r1, [r4, #4]
 8008a2e:	4638      	mov	r0, r7
 8008a30:	3101      	adds	r1, #1
 8008a32:	f7ff ff79 	bl	8008928 <_Balloc>
 8008a36:	4680      	mov	r8, r0
 8008a38:	b928      	cbnz	r0, 8008a46 <__multadd+0x5a>
 8008a3a:	4602      	mov	r2, r0
 8008a3c:	4b0c      	ldr	r3, [pc, #48]	@ (8008a70 <__multadd+0x84>)
 8008a3e:	480d      	ldr	r0, [pc, #52]	@ (8008a74 <__multadd+0x88>)
 8008a40:	21ba      	movs	r1, #186	@ 0xba
 8008a42:	f000 fd27 	bl	8009494 <__assert_func>
 8008a46:	6922      	ldr	r2, [r4, #16]
 8008a48:	3202      	adds	r2, #2
 8008a4a:	f104 010c 	add.w	r1, r4, #12
 8008a4e:	0092      	lsls	r2, r2, #2
 8008a50:	300c      	adds	r0, #12
 8008a52:	f000 fd11 	bl	8009478 <memcpy>
 8008a56:	4621      	mov	r1, r4
 8008a58:	4638      	mov	r0, r7
 8008a5a:	f7ff ffa5 	bl	80089a8 <_Bfree>
 8008a5e:	4644      	mov	r4, r8
 8008a60:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008a64:	3501      	adds	r5, #1
 8008a66:	615e      	str	r6, [r3, #20]
 8008a68:	6125      	str	r5, [r4, #16]
 8008a6a:	4620      	mov	r0, r4
 8008a6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a70:	0800a308 	.word	0x0800a308
 8008a74:	0800a319 	.word	0x0800a319

08008a78 <__hi0bits>:
 8008a78:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008a7c:	4603      	mov	r3, r0
 8008a7e:	bf36      	itet	cc
 8008a80:	0403      	lslcc	r3, r0, #16
 8008a82:	2000      	movcs	r0, #0
 8008a84:	2010      	movcc	r0, #16
 8008a86:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008a8a:	bf3c      	itt	cc
 8008a8c:	021b      	lslcc	r3, r3, #8
 8008a8e:	3008      	addcc	r0, #8
 8008a90:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008a94:	bf3c      	itt	cc
 8008a96:	011b      	lslcc	r3, r3, #4
 8008a98:	3004      	addcc	r0, #4
 8008a9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a9e:	bf3c      	itt	cc
 8008aa0:	009b      	lslcc	r3, r3, #2
 8008aa2:	3002      	addcc	r0, #2
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	db05      	blt.n	8008ab4 <__hi0bits+0x3c>
 8008aa8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008aac:	f100 0001 	add.w	r0, r0, #1
 8008ab0:	bf08      	it	eq
 8008ab2:	2020      	moveq	r0, #32
 8008ab4:	4770      	bx	lr

08008ab6 <__lo0bits>:
 8008ab6:	6803      	ldr	r3, [r0, #0]
 8008ab8:	4602      	mov	r2, r0
 8008aba:	f013 0007 	ands.w	r0, r3, #7
 8008abe:	d00b      	beq.n	8008ad8 <__lo0bits+0x22>
 8008ac0:	07d9      	lsls	r1, r3, #31
 8008ac2:	d421      	bmi.n	8008b08 <__lo0bits+0x52>
 8008ac4:	0798      	lsls	r0, r3, #30
 8008ac6:	bf49      	itett	mi
 8008ac8:	085b      	lsrmi	r3, r3, #1
 8008aca:	089b      	lsrpl	r3, r3, #2
 8008acc:	2001      	movmi	r0, #1
 8008ace:	6013      	strmi	r3, [r2, #0]
 8008ad0:	bf5c      	itt	pl
 8008ad2:	6013      	strpl	r3, [r2, #0]
 8008ad4:	2002      	movpl	r0, #2
 8008ad6:	4770      	bx	lr
 8008ad8:	b299      	uxth	r1, r3
 8008ada:	b909      	cbnz	r1, 8008ae0 <__lo0bits+0x2a>
 8008adc:	0c1b      	lsrs	r3, r3, #16
 8008ade:	2010      	movs	r0, #16
 8008ae0:	b2d9      	uxtb	r1, r3
 8008ae2:	b909      	cbnz	r1, 8008ae8 <__lo0bits+0x32>
 8008ae4:	3008      	adds	r0, #8
 8008ae6:	0a1b      	lsrs	r3, r3, #8
 8008ae8:	0719      	lsls	r1, r3, #28
 8008aea:	bf04      	itt	eq
 8008aec:	091b      	lsreq	r3, r3, #4
 8008aee:	3004      	addeq	r0, #4
 8008af0:	0799      	lsls	r1, r3, #30
 8008af2:	bf04      	itt	eq
 8008af4:	089b      	lsreq	r3, r3, #2
 8008af6:	3002      	addeq	r0, #2
 8008af8:	07d9      	lsls	r1, r3, #31
 8008afa:	d403      	bmi.n	8008b04 <__lo0bits+0x4e>
 8008afc:	085b      	lsrs	r3, r3, #1
 8008afe:	f100 0001 	add.w	r0, r0, #1
 8008b02:	d003      	beq.n	8008b0c <__lo0bits+0x56>
 8008b04:	6013      	str	r3, [r2, #0]
 8008b06:	4770      	bx	lr
 8008b08:	2000      	movs	r0, #0
 8008b0a:	4770      	bx	lr
 8008b0c:	2020      	movs	r0, #32
 8008b0e:	4770      	bx	lr

08008b10 <__i2b>:
 8008b10:	b510      	push	{r4, lr}
 8008b12:	460c      	mov	r4, r1
 8008b14:	2101      	movs	r1, #1
 8008b16:	f7ff ff07 	bl	8008928 <_Balloc>
 8008b1a:	4602      	mov	r2, r0
 8008b1c:	b928      	cbnz	r0, 8008b2a <__i2b+0x1a>
 8008b1e:	4b05      	ldr	r3, [pc, #20]	@ (8008b34 <__i2b+0x24>)
 8008b20:	4805      	ldr	r0, [pc, #20]	@ (8008b38 <__i2b+0x28>)
 8008b22:	f240 1145 	movw	r1, #325	@ 0x145
 8008b26:	f000 fcb5 	bl	8009494 <__assert_func>
 8008b2a:	2301      	movs	r3, #1
 8008b2c:	6144      	str	r4, [r0, #20]
 8008b2e:	6103      	str	r3, [r0, #16]
 8008b30:	bd10      	pop	{r4, pc}
 8008b32:	bf00      	nop
 8008b34:	0800a308 	.word	0x0800a308
 8008b38:	0800a319 	.word	0x0800a319

08008b3c <__multiply>:
 8008b3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b40:	4617      	mov	r7, r2
 8008b42:	690a      	ldr	r2, [r1, #16]
 8008b44:	693b      	ldr	r3, [r7, #16]
 8008b46:	429a      	cmp	r2, r3
 8008b48:	bfa8      	it	ge
 8008b4a:	463b      	movge	r3, r7
 8008b4c:	4689      	mov	r9, r1
 8008b4e:	bfa4      	itt	ge
 8008b50:	460f      	movge	r7, r1
 8008b52:	4699      	movge	r9, r3
 8008b54:	693d      	ldr	r5, [r7, #16]
 8008b56:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008b5a:	68bb      	ldr	r3, [r7, #8]
 8008b5c:	6879      	ldr	r1, [r7, #4]
 8008b5e:	eb05 060a 	add.w	r6, r5, sl
 8008b62:	42b3      	cmp	r3, r6
 8008b64:	b085      	sub	sp, #20
 8008b66:	bfb8      	it	lt
 8008b68:	3101      	addlt	r1, #1
 8008b6a:	f7ff fedd 	bl	8008928 <_Balloc>
 8008b6e:	b930      	cbnz	r0, 8008b7e <__multiply+0x42>
 8008b70:	4602      	mov	r2, r0
 8008b72:	4b41      	ldr	r3, [pc, #260]	@ (8008c78 <__multiply+0x13c>)
 8008b74:	4841      	ldr	r0, [pc, #260]	@ (8008c7c <__multiply+0x140>)
 8008b76:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008b7a:	f000 fc8b 	bl	8009494 <__assert_func>
 8008b7e:	f100 0414 	add.w	r4, r0, #20
 8008b82:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008b86:	4623      	mov	r3, r4
 8008b88:	2200      	movs	r2, #0
 8008b8a:	4573      	cmp	r3, lr
 8008b8c:	d320      	bcc.n	8008bd0 <__multiply+0x94>
 8008b8e:	f107 0814 	add.w	r8, r7, #20
 8008b92:	f109 0114 	add.w	r1, r9, #20
 8008b96:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008b9a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008b9e:	9302      	str	r3, [sp, #8]
 8008ba0:	1beb      	subs	r3, r5, r7
 8008ba2:	3b15      	subs	r3, #21
 8008ba4:	f023 0303 	bic.w	r3, r3, #3
 8008ba8:	3304      	adds	r3, #4
 8008baa:	3715      	adds	r7, #21
 8008bac:	42bd      	cmp	r5, r7
 8008bae:	bf38      	it	cc
 8008bb0:	2304      	movcc	r3, #4
 8008bb2:	9301      	str	r3, [sp, #4]
 8008bb4:	9b02      	ldr	r3, [sp, #8]
 8008bb6:	9103      	str	r1, [sp, #12]
 8008bb8:	428b      	cmp	r3, r1
 8008bba:	d80c      	bhi.n	8008bd6 <__multiply+0x9a>
 8008bbc:	2e00      	cmp	r6, #0
 8008bbe:	dd03      	ble.n	8008bc8 <__multiply+0x8c>
 8008bc0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d055      	beq.n	8008c74 <__multiply+0x138>
 8008bc8:	6106      	str	r6, [r0, #16]
 8008bca:	b005      	add	sp, #20
 8008bcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bd0:	f843 2b04 	str.w	r2, [r3], #4
 8008bd4:	e7d9      	b.n	8008b8a <__multiply+0x4e>
 8008bd6:	f8b1 a000 	ldrh.w	sl, [r1]
 8008bda:	f1ba 0f00 	cmp.w	sl, #0
 8008bde:	d01f      	beq.n	8008c20 <__multiply+0xe4>
 8008be0:	46c4      	mov	ip, r8
 8008be2:	46a1      	mov	r9, r4
 8008be4:	2700      	movs	r7, #0
 8008be6:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008bea:	f8d9 3000 	ldr.w	r3, [r9]
 8008bee:	fa1f fb82 	uxth.w	fp, r2
 8008bf2:	b29b      	uxth	r3, r3
 8008bf4:	fb0a 330b 	mla	r3, sl, fp, r3
 8008bf8:	443b      	add	r3, r7
 8008bfa:	f8d9 7000 	ldr.w	r7, [r9]
 8008bfe:	0c12      	lsrs	r2, r2, #16
 8008c00:	0c3f      	lsrs	r7, r7, #16
 8008c02:	fb0a 7202 	mla	r2, sl, r2, r7
 8008c06:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008c0a:	b29b      	uxth	r3, r3
 8008c0c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008c10:	4565      	cmp	r5, ip
 8008c12:	f849 3b04 	str.w	r3, [r9], #4
 8008c16:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008c1a:	d8e4      	bhi.n	8008be6 <__multiply+0xaa>
 8008c1c:	9b01      	ldr	r3, [sp, #4]
 8008c1e:	50e7      	str	r7, [r4, r3]
 8008c20:	9b03      	ldr	r3, [sp, #12]
 8008c22:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008c26:	3104      	adds	r1, #4
 8008c28:	f1b9 0f00 	cmp.w	r9, #0
 8008c2c:	d020      	beq.n	8008c70 <__multiply+0x134>
 8008c2e:	6823      	ldr	r3, [r4, #0]
 8008c30:	4647      	mov	r7, r8
 8008c32:	46a4      	mov	ip, r4
 8008c34:	f04f 0a00 	mov.w	sl, #0
 8008c38:	f8b7 b000 	ldrh.w	fp, [r7]
 8008c3c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008c40:	fb09 220b 	mla	r2, r9, fp, r2
 8008c44:	4452      	add	r2, sl
 8008c46:	b29b      	uxth	r3, r3
 8008c48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008c4c:	f84c 3b04 	str.w	r3, [ip], #4
 8008c50:	f857 3b04 	ldr.w	r3, [r7], #4
 8008c54:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008c58:	f8bc 3000 	ldrh.w	r3, [ip]
 8008c5c:	fb09 330a 	mla	r3, r9, sl, r3
 8008c60:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008c64:	42bd      	cmp	r5, r7
 8008c66:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008c6a:	d8e5      	bhi.n	8008c38 <__multiply+0xfc>
 8008c6c:	9a01      	ldr	r2, [sp, #4]
 8008c6e:	50a3      	str	r3, [r4, r2]
 8008c70:	3404      	adds	r4, #4
 8008c72:	e79f      	b.n	8008bb4 <__multiply+0x78>
 8008c74:	3e01      	subs	r6, #1
 8008c76:	e7a1      	b.n	8008bbc <__multiply+0x80>
 8008c78:	0800a308 	.word	0x0800a308
 8008c7c:	0800a319 	.word	0x0800a319

08008c80 <__pow5mult>:
 8008c80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c84:	4615      	mov	r5, r2
 8008c86:	f012 0203 	ands.w	r2, r2, #3
 8008c8a:	4607      	mov	r7, r0
 8008c8c:	460e      	mov	r6, r1
 8008c8e:	d007      	beq.n	8008ca0 <__pow5mult+0x20>
 8008c90:	4c25      	ldr	r4, [pc, #148]	@ (8008d28 <__pow5mult+0xa8>)
 8008c92:	3a01      	subs	r2, #1
 8008c94:	2300      	movs	r3, #0
 8008c96:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008c9a:	f7ff fea7 	bl	80089ec <__multadd>
 8008c9e:	4606      	mov	r6, r0
 8008ca0:	10ad      	asrs	r5, r5, #2
 8008ca2:	d03d      	beq.n	8008d20 <__pow5mult+0xa0>
 8008ca4:	69fc      	ldr	r4, [r7, #28]
 8008ca6:	b97c      	cbnz	r4, 8008cc8 <__pow5mult+0x48>
 8008ca8:	2010      	movs	r0, #16
 8008caa:	f7ff fd87 	bl	80087bc <malloc>
 8008cae:	4602      	mov	r2, r0
 8008cb0:	61f8      	str	r0, [r7, #28]
 8008cb2:	b928      	cbnz	r0, 8008cc0 <__pow5mult+0x40>
 8008cb4:	4b1d      	ldr	r3, [pc, #116]	@ (8008d2c <__pow5mult+0xac>)
 8008cb6:	481e      	ldr	r0, [pc, #120]	@ (8008d30 <__pow5mult+0xb0>)
 8008cb8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008cbc:	f000 fbea 	bl	8009494 <__assert_func>
 8008cc0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008cc4:	6004      	str	r4, [r0, #0]
 8008cc6:	60c4      	str	r4, [r0, #12]
 8008cc8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008ccc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008cd0:	b94c      	cbnz	r4, 8008ce6 <__pow5mult+0x66>
 8008cd2:	f240 2171 	movw	r1, #625	@ 0x271
 8008cd6:	4638      	mov	r0, r7
 8008cd8:	f7ff ff1a 	bl	8008b10 <__i2b>
 8008cdc:	2300      	movs	r3, #0
 8008cde:	f8c8 0008 	str.w	r0, [r8, #8]
 8008ce2:	4604      	mov	r4, r0
 8008ce4:	6003      	str	r3, [r0, #0]
 8008ce6:	f04f 0900 	mov.w	r9, #0
 8008cea:	07eb      	lsls	r3, r5, #31
 8008cec:	d50a      	bpl.n	8008d04 <__pow5mult+0x84>
 8008cee:	4631      	mov	r1, r6
 8008cf0:	4622      	mov	r2, r4
 8008cf2:	4638      	mov	r0, r7
 8008cf4:	f7ff ff22 	bl	8008b3c <__multiply>
 8008cf8:	4631      	mov	r1, r6
 8008cfa:	4680      	mov	r8, r0
 8008cfc:	4638      	mov	r0, r7
 8008cfe:	f7ff fe53 	bl	80089a8 <_Bfree>
 8008d02:	4646      	mov	r6, r8
 8008d04:	106d      	asrs	r5, r5, #1
 8008d06:	d00b      	beq.n	8008d20 <__pow5mult+0xa0>
 8008d08:	6820      	ldr	r0, [r4, #0]
 8008d0a:	b938      	cbnz	r0, 8008d1c <__pow5mult+0x9c>
 8008d0c:	4622      	mov	r2, r4
 8008d0e:	4621      	mov	r1, r4
 8008d10:	4638      	mov	r0, r7
 8008d12:	f7ff ff13 	bl	8008b3c <__multiply>
 8008d16:	6020      	str	r0, [r4, #0]
 8008d18:	f8c0 9000 	str.w	r9, [r0]
 8008d1c:	4604      	mov	r4, r0
 8008d1e:	e7e4      	b.n	8008cea <__pow5mult+0x6a>
 8008d20:	4630      	mov	r0, r6
 8008d22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d26:	bf00      	nop
 8008d28:	0800a3cc 	.word	0x0800a3cc
 8008d2c:	0800a299 	.word	0x0800a299
 8008d30:	0800a319 	.word	0x0800a319

08008d34 <__lshift>:
 8008d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d38:	460c      	mov	r4, r1
 8008d3a:	6849      	ldr	r1, [r1, #4]
 8008d3c:	6923      	ldr	r3, [r4, #16]
 8008d3e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008d42:	68a3      	ldr	r3, [r4, #8]
 8008d44:	4607      	mov	r7, r0
 8008d46:	4691      	mov	r9, r2
 8008d48:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008d4c:	f108 0601 	add.w	r6, r8, #1
 8008d50:	42b3      	cmp	r3, r6
 8008d52:	db0b      	blt.n	8008d6c <__lshift+0x38>
 8008d54:	4638      	mov	r0, r7
 8008d56:	f7ff fde7 	bl	8008928 <_Balloc>
 8008d5a:	4605      	mov	r5, r0
 8008d5c:	b948      	cbnz	r0, 8008d72 <__lshift+0x3e>
 8008d5e:	4602      	mov	r2, r0
 8008d60:	4b28      	ldr	r3, [pc, #160]	@ (8008e04 <__lshift+0xd0>)
 8008d62:	4829      	ldr	r0, [pc, #164]	@ (8008e08 <__lshift+0xd4>)
 8008d64:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008d68:	f000 fb94 	bl	8009494 <__assert_func>
 8008d6c:	3101      	adds	r1, #1
 8008d6e:	005b      	lsls	r3, r3, #1
 8008d70:	e7ee      	b.n	8008d50 <__lshift+0x1c>
 8008d72:	2300      	movs	r3, #0
 8008d74:	f100 0114 	add.w	r1, r0, #20
 8008d78:	f100 0210 	add.w	r2, r0, #16
 8008d7c:	4618      	mov	r0, r3
 8008d7e:	4553      	cmp	r3, sl
 8008d80:	db33      	blt.n	8008dea <__lshift+0xb6>
 8008d82:	6920      	ldr	r0, [r4, #16]
 8008d84:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008d88:	f104 0314 	add.w	r3, r4, #20
 8008d8c:	f019 091f 	ands.w	r9, r9, #31
 8008d90:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008d94:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008d98:	d02b      	beq.n	8008df2 <__lshift+0xbe>
 8008d9a:	f1c9 0e20 	rsb	lr, r9, #32
 8008d9e:	468a      	mov	sl, r1
 8008da0:	2200      	movs	r2, #0
 8008da2:	6818      	ldr	r0, [r3, #0]
 8008da4:	fa00 f009 	lsl.w	r0, r0, r9
 8008da8:	4310      	orrs	r0, r2
 8008daa:	f84a 0b04 	str.w	r0, [sl], #4
 8008dae:	f853 2b04 	ldr.w	r2, [r3], #4
 8008db2:	459c      	cmp	ip, r3
 8008db4:	fa22 f20e 	lsr.w	r2, r2, lr
 8008db8:	d8f3      	bhi.n	8008da2 <__lshift+0x6e>
 8008dba:	ebac 0304 	sub.w	r3, ip, r4
 8008dbe:	3b15      	subs	r3, #21
 8008dc0:	f023 0303 	bic.w	r3, r3, #3
 8008dc4:	3304      	adds	r3, #4
 8008dc6:	f104 0015 	add.w	r0, r4, #21
 8008dca:	4560      	cmp	r0, ip
 8008dcc:	bf88      	it	hi
 8008dce:	2304      	movhi	r3, #4
 8008dd0:	50ca      	str	r2, [r1, r3]
 8008dd2:	b10a      	cbz	r2, 8008dd8 <__lshift+0xa4>
 8008dd4:	f108 0602 	add.w	r6, r8, #2
 8008dd8:	3e01      	subs	r6, #1
 8008dda:	4638      	mov	r0, r7
 8008ddc:	612e      	str	r6, [r5, #16]
 8008dde:	4621      	mov	r1, r4
 8008de0:	f7ff fde2 	bl	80089a8 <_Bfree>
 8008de4:	4628      	mov	r0, r5
 8008de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dea:	f842 0f04 	str.w	r0, [r2, #4]!
 8008dee:	3301      	adds	r3, #1
 8008df0:	e7c5      	b.n	8008d7e <__lshift+0x4a>
 8008df2:	3904      	subs	r1, #4
 8008df4:	f853 2b04 	ldr.w	r2, [r3], #4
 8008df8:	f841 2f04 	str.w	r2, [r1, #4]!
 8008dfc:	459c      	cmp	ip, r3
 8008dfe:	d8f9      	bhi.n	8008df4 <__lshift+0xc0>
 8008e00:	e7ea      	b.n	8008dd8 <__lshift+0xa4>
 8008e02:	bf00      	nop
 8008e04:	0800a308 	.word	0x0800a308
 8008e08:	0800a319 	.word	0x0800a319

08008e0c <__mcmp>:
 8008e0c:	690a      	ldr	r2, [r1, #16]
 8008e0e:	4603      	mov	r3, r0
 8008e10:	6900      	ldr	r0, [r0, #16]
 8008e12:	1a80      	subs	r0, r0, r2
 8008e14:	b530      	push	{r4, r5, lr}
 8008e16:	d10e      	bne.n	8008e36 <__mcmp+0x2a>
 8008e18:	3314      	adds	r3, #20
 8008e1a:	3114      	adds	r1, #20
 8008e1c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008e20:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008e24:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008e28:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008e2c:	4295      	cmp	r5, r2
 8008e2e:	d003      	beq.n	8008e38 <__mcmp+0x2c>
 8008e30:	d205      	bcs.n	8008e3e <__mcmp+0x32>
 8008e32:	f04f 30ff 	mov.w	r0, #4294967295
 8008e36:	bd30      	pop	{r4, r5, pc}
 8008e38:	42a3      	cmp	r3, r4
 8008e3a:	d3f3      	bcc.n	8008e24 <__mcmp+0x18>
 8008e3c:	e7fb      	b.n	8008e36 <__mcmp+0x2a>
 8008e3e:	2001      	movs	r0, #1
 8008e40:	e7f9      	b.n	8008e36 <__mcmp+0x2a>
	...

08008e44 <__mdiff>:
 8008e44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e48:	4689      	mov	r9, r1
 8008e4a:	4606      	mov	r6, r0
 8008e4c:	4611      	mov	r1, r2
 8008e4e:	4648      	mov	r0, r9
 8008e50:	4614      	mov	r4, r2
 8008e52:	f7ff ffdb 	bl	8008e0c <__mcmp>
 8008e56:	1e05      	subs	r5, r0, #0
 8008e58:	d112      	bne.n	8008e80 <__mdiff+0x3c>
 8008e5a:	4629      	mov	r1, r5
 8008e5c:	4630      	mov	r0, r6
 8008e5e:	f7ff fd63 	bl	8008928 <_Balloc>
 8008e62:	4602      	mov	r2, r0
 8008e64:	b928      	cbnz	r0, 8008e72 <__mdiff+0x2e>
 8008e66:	4b3f      	ldr	r3, [pc, #252]	@ (8008f64 <__mdiff+0x120>)
 8008e68:	f240 2137 	movw	r1, #567	@ 0x237
 8008e6c:	483e      	ldr	r0, [pc, #248]	@ (8008f68 <__mdiff+0x124>)
 8008e6e:	f000 fb11 	bl	8009494 <__assert_func>
 8008e72:	2301      	movs	r3, #1
 8008e74:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008e78:	4610      	mov	r0, r2
 8008e7a:	b003      	add	sp, #12
 8008e7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e80:	bfbc      	itt	lt
 8008e82:	464b      	movlt	r3, r9
 8008e84:	46a1      	movlt	r9, r4
 8008e86:	4630      	mov	r0, r6
 8008e88:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008e8c:	bfba      	itte	lt
 8008e8e:	461c      	movlt	r4, r3
 8008e90:	2501      	movlt	r5, #1
 8008e92:	2500      	movge	r5, #0
 8008e94:	f7ff fd48 	bl	8008928 <_Balloc>
 8008e98:	4602      	mov	r2, r0
 8008e9a:	b918      	cbnz	r0, 8008ea4 <__mdiff+0x60>
 8008e9c:	4b31      	ldr	r3, [pc, #196]	@ (8008f64 <__mdiff+0x120>)
 8008e9e:	f240 2145 	movw	r1, #581	@ 0x245
 8008ea2:	e7e3      	b.n	8008e6c <__mdiff+0x28>
 8008ea4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008ea8:	6926      	ldr	r6, [r4, #16]
 8008eaa:	60c5      	str	r5, [r0, #12]
 8008eac:	f109 0310 	add.w	r3, r9, #16
 8008eb0:	f109 0514 	add.w	r5, r9, #20
 8008eb4:	f104 0e14 	add.w	lr, r4, #20
 8008eb8:	f100 0b14 	add.w	fp, r0, #20
 8008ebc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008ec0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008ec4:	9301      	str	r3, [sp, #4]
 8008ec6:	46d9      	mov	r9, fp
 8008ec8:	f04f 0c00 	mov.w	ip, #0
 8008ecc:	9b01      	ldr	r3, [sp, #4]
 8008ece:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008ed2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008ed6:	9301      	str	r3, [sp, #4]
 8008ed8:	fa1f f38a 	uxth.w	r3, sl
 8008edc:	4619      	mov	r1, r3
 8008ede:	b283      	uxth	r3, r0
 8008ee0:	1acb      	subs	r3, r1, r3
 8008ee2:	0c00      	lsrs	r0, r0, #16
 8008ee4:	4463      	add	r3, ip
 8008ee6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008eea:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008eee:	b29b      	uxth	r3, r3
 8008ef0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008ef4:	4576      	cmp	r6, lr
 8008ef6:	f849 3b04 	str.w	r3, [r9], #4
 8008efa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008efe:	d8e5      	bhi.n	8008ecc <__mdiff+0x88>
 8008f00:	1b33      	subs	r3, r6, r4
 8008f02:	3b15      	subs	r3, #21
 8008f04:	f023 0303 	bic.w	r3, r3, #3
 8008f08:	3415      	adds	r4, #21
 8008f0a:	3304      	adds	r3, #4
 8008f0c:	42a6      	cmp	r6, r4
 8008f0e:	bf38      	it	cc
 8008f10:	2304      	movcc	r3, #4
 8008f12:	441d      	add	r5, r3
 8008f14:	445b      	add	r3, fp
 8008f16:	461e      	mov	r6, r3
 8008f18:	462c      	mov	r4, r5
 8008f1a:	4544      	cmp	r4, r8
 8008f1c:	d30e      	bcc.n	8008f3c <__mdiff+0xf8>
 8008f1e:	f108 0103 	add.w	r1, r8, #3
 8008f22:	1b49      	subs	r1, r1, r5
 8008f24:	f021 0103 	bic.w	r1, r1, #3
 8008f28:	3d03      	subs	r5, #3
 8008f2a:	45a8      	cmp	r8, r5
 8008f2c:	bf38      	it	cc
 8008f2e:	2100      	movcc	r1, #0
 8008f30:	440b      	add	r3, r1
 8008f32:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008f36:	b191      	cbz	r1, 8008f5e <__mdiff+0x11a>
 8008f38:	6117      	str	r7, [r2, #16]
 8008f3a:	e79d      	b.n	8008e78 <__mdiff+0x34>
 8008f3c:	f854 1b04 	ldr.w	r1, [r4], #4
 8008f40:	46e6      	mov	lr, ip
 8008f42:	0c08      	lsrs	r0, r1, #16
 8008f44:	fa1c fc81 	uxtah	ip, ip, r1
 8008f48:	4471      	add	r1, lr
 8008f4a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008f4e:	b289      	uxth	r1, r1
 8008f50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008f54:	f846 1b04 	str.w	r1, [r6], #4
 8008f58:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008f5c:	e7dd      	b.n	8008f1a <__mdiff+0xd6>
 8008f5e:	3f01      	subs	r7, #1
 8008f60:	e7e7      	b.n	8008f32 <__mdiff+0xee>
 8008f62:	bf00      	nop
 8008f64:	0800a308 	.word	0x0800a308
 8008f68:	0800a319 	.word	0x0800a319

08008f6c <__d2b>:
 8008f6c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008f70:	460f      	mov	r7, r1
 8008f72:	2101      	movs	r1, #1
 8008f74:	ec59 8b10 	vmov	r8, r9, d0
 8008f78:	4616      	mov	r6, r2
 8008f7a:	f7ff fcd5 	bl	8008928 <_Balloc>
 8008f7e:	4604      	mov	r4, r0
 8008f80:	b930      	cbnz	r0, 8008f90 <__d2b+0x24>
 8008f82:	4602      	mov	r2, r0
 8008f84:	4b23      	ldr	r3, [pc, #140]	@ (8009014 <__d2b+0xa8>)
 8008f86:	4824      	ldr	r0, [pc, #144]	@ (8009018 <__d2b+0xac>)
 8008f88:	f240 310f 	movw	r1, #783	@ 0x30f
 8008f8c:	f000 fa82 	bl	8009494 <__assert_func>
 8008f90:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008f94:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008f98:	b10d      	cbz	r5, 8008f9e <__d2b+0x32>
 8008f9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008f9e:	9301      	str	r3, [sp, #4]
 8008fa0:	f1b8 0300 	subs.w	r3, r8, #0
 8008fa4:	d023      	beq.n	8008fee <__d2b+0x82>
 8008fa6:	4668      	mov	r0, sp
 8008fa8:	9300      	str	r3, [sp, #0]
 8008faa:	f7ff fd84 	bl	8008ab6 <__lo0bits>
 8008fae:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008fb2:	b1d0      	cbz	r0, 8008fea <__d2b+0x7e>
 8008fb4:	f1c0 0320 	rsb	r3, r0, #32
 8008fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8008fbc:	430b      	orrs	r3, r1
 8008fbe:	40c2      	lsrs	r2, r0
 8008fc0:	6163      	str	r3, [r4, #20]
 8008fc2:	9201      	str	r2, [sp, #4]
 8008fc4:	9b01      	ldr	r3, [sp, #4]
 8008fc6:	61a3      	str	r3, [r4, #24]
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	bf0c      	ite	eq
 8008fcc:	2201      	moveq	r2, #1
 8008fce:	2202      	movne	r2, #2
 8008fd0:	6122      	str	r2, [r4, #16]
 8008fd2:	b1a5      	cbz	r5, 8008ffe <__d2b+0x92>
 8008fd4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008fd8:	4405      	add	r5, r0
 8008fda:	603d      	str	r5, [r7, #0]
 8008fdc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008fe0:	6030      	str	r0, [r6, #0]
 8008fe2:	4620      	mov	r0, r4
 8008fe4:	b003      	add	sp, #12
 8008fe6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008fea:	6161      	str	r1, [r4, #20]
 8008fec:	e7ea      	b.n	8008fc4 <__d2b+0x58>
 8008fee:	a801      	add	r0, sp, #4
 8008ff0:	f7ff fd61 	bl	8008ab6 <__lo0bits>
 8008ff4:	9b01      	ldr	r3, [sp, #4]
 8008ff6:	6163      	str	r3, [r4, #20]
 8008ff8:	3020      	adds	r0, #32
 8008ffa:	2201      	movs	r2, #1
 8008ffc:	e7e8      	b.n	8008fd0 <__d2b+0x64>
 8008ffe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009002:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009006:	6038      	str	r0, [r7, #0]
 8009008:	6918      	ldr	r0, [r3, #16]
 800900a:	f7ff fd35 	bl	8008a78 <__hi0bits>
 800900e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009012:	e7e5      	b.n	8008fe0 <__d2b+0x74>
 8009014:	0800a308 	.word	0x0800a308
 8009018:	0800a319 	.word	0x0800a319

0800901c <__ssputs_r>:
 800901c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009020:	688e      	ldr	r6, [r1, #8]
 8009022:	461f      	mov	r7, r3
 8009024:	42be      	cmp	r6, r7
 8009026:	680b      	ldr	r3, [r1, #0]
 8009028:	4682      	mov	sl, r0
 800902a:	460c      	mov	r4, r1
 800902c:	4690      	mov	r8, r2
 800902e:	d82d      	bhi.n	800908c <__ssputs_r+0x70>
 8009030:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009034:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009038:	d026      	beq.n	8009088 <__ssputs_r+0x6c>
 800903a:	6965      	ldr	r5, [r4, #20]
 800903c:	6909      	ldr	r1, [r1, #16]
 800903e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009042:	eba3 0901 	sub.w	r9, r3, r1
 8009046:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800904a:	1c7b      	adds	r3, r7, #1
 800904c:	444b      	add	r3, r9
 800904e:	106d      	asrs	r5, r5, #1
 8009050:	429d      	cmp	r5, r3
 8009052:	bf38      	it	cc
 8009054:	461d      	movcc	r5, r3
 8009056:	0553      	lsls	r3, r2, #21
 8009058:	d527      	bpl.n	80090aa <__ssputs_r+0x8e>
 800905a:	4629      	mov	r1, r5
 800905c:	f7ff fbd8 	bl	8008810 <_malloc_r>
 8009060:	4606      	mov	r6, r0
 8009062:	b360      	cbz	r0, 80090be <__ssputs_r+0xa2>
 8009064:	6921      	ldr	r1, [r4, #16]
 8009066:	464a      	mov	r2, r9
 8009068:	f000 fa06 	bl	8009478 <memcpy>
 800906c:	89a3      	ldrh	r3, [r4, #12]
 800906e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009072:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009076:	81a3      	strh	r3, [r4, #12]
 8009078:	6126      	str	r6, [r4, #16]
 800907a:	6165      	str	r5, [r4, #20]
 800907c:	444e      	add	r6, r9
 800907e:	eba5 0509 	sub.w	r5, r5, r9
 8009082:	6026      	str	r6, [r4, #0]
 8009084:	60a5      	str	r5, [r4, #8]
 8009086:	463e      	mov	r6, r7
 8009088:	42be      	cmp	r6, r7
 800908a:	d900      	bls.n	800908e <__ssputs_r+0x72>
 800908c:	463e      	mov	r6, r7
 800908e:	6820      	ldr	r0, [r4, #0]
 8009090:	4632      	mov	r2, r6
 8009092:	4641      	mov	r1, r8
 8009094:	f000 f9c6 	bl	8009424 <memmove>
 8009098:	68a3      	ldr	r3, [r4, #8]
 800909a:	1b9b      	subs	r3, r3, r6
 800909c:	60a3      	str	r3, [r4, #8]
 800909e:	6823      	ldr	r3, [r4, #0]
 80090a0:	4433      	add	r3, r6
 80090a2:	6023      	str	r3, [r4, #0]
 80090a4:	2000      	movs	r0, #0
 80090a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090aa:	462a      	mov	r2, r5
 80090ac:	f000 fa36 	bl	800951c <_realloc_r>
 80090b0:	4606      	mov	r6, r0
 80090b2:	2800      	cmp	r0, #0
 80090b4:	d1e0      	bne.n	8009078 <__ssputs_r+0x5c>
 80090b6:	6921      	ldr	r1, [r4, #16]
 80090b8:	4650      	mov	r0, sl
 80090ba:	f7ff fb35 	bl	8008728 <_free_r>
 80090be:	230c      	movs	r3, #12
 80090c0:	f8ca 3000 	str.w	r3, [sl]
 80090c4:	89a3      	ldrh	r3, [r4, #12]
 80090c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80090ca:	81a3      	strh	r3, [r4, #12]
 80090cc:	f04f 30ff 	mov.w	r0, #4294967295
 80090d0:	e7e9      	b.n	80090a6 <__ssputs_r+0x8a>
	...

080090d4 <_svfiprintf_r>:
 80090d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090d8:	4698      	mov	r8, r3
 80090da:	898b      	ldrh	r3, [r1, #12]
 80090dc:	061b      	lsls	r3, r3, #24
 80090de:	b09d      	sub	sp, #116	@ 0x74
 80090e0:	4607      	mov	r7, r0
 80090e2:	460d      	mov	r5, r1
 80090e4:	4614      	mov	r4, r2
 80090e6:	d510      	bpl.n	800910a <_svfiprintf_r+0x36>
 80090e8:	690b      	ldr	r3, [r1, #16]
 80090ea:	b973      	cbnz	r3, 800910a <_svfiprintf_r+0x36>
 80090ec:	2140      	movs	r1, #64	@ 0x40
 80090ee:	f7ff fb8f 	bl	8008810 <_malloc_r>
 80090f2:	6028      	str	r0, [r5, #0]
 80090f4:	6128      	str	r0, [r5, #16]
 80090f6:	b930      	cbnz	r0, 8009106 <_svfiprintf_r+0x32>
 80090f8:	230c      	movs	r3, #12
 80090fa:	603b      	str	r3, [r7, #0]
 80090fc:	f04f 30ff 	mov.w	r0, #4294967295
 8009100:	b01d      	add	sp, #116	@ 0x74
 8009102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009106:	2340      	movs	r3, #64	@ 0x40
 8009108:	616b      	str	r3, [r5, #20]
 800910a:	2300      	movs	r3, #0
 800910c:	9309      	str	r3, [sp, #36]	@ 0x24
 800910e:	2320      	movs	r3, #32
 8009110:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009114:	f8cd 800c 	str.w	r8, [sp, #12]
 8009118:	2330      	movs	r3, #48	@ 0x30
 800911a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80092b8 <_svfiprintf_r+0x1e4>
 800911e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009122:	f04f 0901 	mov.w	r9, #1
 8009126:	4623      	mov	r3, r4
 8009128:	469a      	mov	sl, r3
 800912a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800912e:	b10a      	cbz	r2, 8009134 <_svfiprintf_r+0x60>
 8009130:	2a25      	cmp	r2, #37	@ 0x25
 8009132:	d1f9      	bne.n	8009128 <_svfiprintf_r+0x54>
 8009134:	ebba 0b04 	subs.w	fp, sl, r4
 8009138:	d00b      	beq.n	8009152 <_svfiprintf_r+0x7e>
 800913a:	465b      	mov	r3, fp
 800913c:	4622      	mov	r2, r4
 800913e:	4629      	mov	r1, r5
 8009140:	4638      	mov	r0, r7
 8009142:	f7ff ff6b 	bl	800901c <__ssputs_r>
 8009146:	3001      	adds	r0, #1
 8009148:	f000 80a7 	beq.w	800929a <_svfiprintf_r+0x1c6>
 800914c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800914e:	445a      	add	r2, fp
 8009150:	9209      	str	r2, [sp, #36]	@ 0x24
 8009152:	f89a 3000 	ldrb.w	r3, [sl]
 8009156:	2b00      	cmp	r3, #0
 8009158:	f000 809f 	beq.w	800929a <_svfiprintf_r+0x1c6>
 800915c:	2300      	movs	r3, #0
 800915e:	f04f 32ff 	mov.w	r2, #4294967295
 8009162:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009166:	f10a 0a01 	add.w	sl, sl, #1
 800916a:	9304      	str	r3, [sp, #16]
 800916c:	9307      	str	r3, [sp, #28]
 800916e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009172:	931a      	str	r3, [sp, #104]	@ 0x68
 8009174:	4654      	mov	r4, sl
 8009176:	2205      	movs	r2, #5
 8009178:	f814 1b01 	ldrb.w	r1, [r4], #1
 800917c:	484e      	ldr	r0, [pc, #312]	@ (80092b8 <_svfiprintf_r+0x1e4>)
 800917e:	f7f7 f827 	bl	80001d0 <memchr>
 8009182:	9a04      	ldr	r2, [sp, #16]
 8009184:	b9d8      	cbnz	r0, 80091be <_svfiprintf_r+0xea>
 8009186:	06d0      	lsls	r0, r2, #27
 8009188:	bf44      	itt	mi
 800918a:	2320      	movmi	r3, #32
 800918c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009190:	0711      	lsls	r1, r2, #28
 8009192:	bf44      	itt	mi
 8009194:	232b      	movmi	r3, #43	@ 0x2b
 8009196:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800919a:	f89a 3000 	ldrb.w	r3, [sl]
 800919e:	2b2a      	cmp	r3, #42	@ 0x2a
 80091a0:	d015      	beq.n	80091ce <_svfiprintf_r+0xfa>
 80091a2:	9a07      	ldr	r2, [sp, #28]
 80091a4:	4654      	mov	r4, sl
 80091a6:	2000      	movs	r0, #0
 80091a8:	f04f 0c0a 	mov.w	ip, #10
 80091ac:	4621      	mov	r1, r4
 80091ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 80091b2:	3b30      	subs	r3, #48	@ 0x30
 80091b4:	2b09      	cmp	r3, #9
 80091b6:	d94b      	bls.n	8009250 <_svfiprintf_r+0x17c>
 80091b8:	b1b0      	cbz	r0, 80091e8 <_svfiprintf_r+0x114>
 80091ba:	9207      	str	r2, [sp, #28]
 80091bc:	e014      	b.n	80091e8 <_svfiprintf_r+0x114>
 80091be:	eba0 0308 	sub.w	r3, r0, r8
 80091c2:	fa09 f303 	lsl.w	r3, r9, r3
 80091c6:	4313      	orrs	r3, r2
 80091c8:	9304      	str	r3, [sp, #16]
 80091ca:	46a2      	mov	sl, r4
 80091cc:	e7d2      	b.n	8009174 <_svfiprintf_r+0xa0>
 80091ce:	9b03      	ldr	r3, [sp, #12]
 80091d0:	1d19      	adds	r1, r3, #4
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	9103      	str	r1, [sp, #12]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	bfbb      	ittet	lt
 80091da:	425b      	neglt	r3, r3
 80091dc:	f042 0202 	orrlt.w	r2, r2, #2
 80091e0:	9307      	strge	r3, [sp, #28]
 80091e2:	9307      	strlt	r3, [sp, #28]
 80091e4:	bfb8      	it	lt
 80091e6:	9204      	strlt	r2, [sp, #16]
 80091e8:	7823      	ldrb	r3, [r4, #0]
 80091ea:	2b2e      	cmp	r3, #46	@ 0x2e
 80091ec:	d10a      	bne.n	8009204 <_svfiprintf_r+0x130>
 80091ee:	7863      	ldrb	r3, [r4, #1]
 80091f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80091f2:	d132      	bne.n	800925a <_svfiprintf_r+0x186>
 80091f4:	9b03      	ldr	r3, [sp, #12]
 80091f6:	1d1a      	adds	r2, r3, #4
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	9203      	str	r2, [sp, #12]
 80091fc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009200:	3402      	adds	r4, #2
 8009202:	9305      	str	r3, [sp, #20]
 8009204:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80092c8 <_svfiprintf_r+0x1f4>
 8009208:	7821      	ldrb	r1, [r4, #0]
 800920a:	2203      	movs	r2, #3
 800920c:	4650      	mov	r0, sl
 800920e:	f7f6 ffdf 	bl	80001d0 <memchr>
 8009212:	b138      	cbz	r0, 8009224 <_svfiprintf_r+0x150>
 8009214:	9b04      	ldr	r3, [sp, #16]
 8009216:	eba0 000a 	sub.w	r0, r0, sl
 800921a:	2240      	movs	r2, #64	@ 0x40
 800921c:	4082      	lsls	r2, r0
 800921e:	4313      	orrs	r3, r2
 8009220:	3401      	adds	r4, #1
 8009222:	9304      	str	r3, [sp, #16]
 8009224:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009228:	4824      	ldr	r0, [pc, #144]	@ (80092bc <_svfiprintf_r+0x1e8>)
 800922a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800922e:	2206      	movs	r2, #6
 8009230:	f7f6 ffce 	bl	80001d0 <memchr>
 8009234:	2800      	cmp	r0, #0
 8009236:	d036      	beq.n	80092a6 <_svfiprintf_r+0x1d2>
 8009238:	4b21      	ldr	r3, [pc, #132]	@ (80092c0 <_svfiprintf_r+0x1ec>)
 800923a:	bb1b      	cbnz	r3, 8009284 <_svfiprintf_r+0x1b0>
 800923c:	9b03      	ldr	r3, [sp, #12]
 800923e:	3307      	adds	r3, #7
 8009240:	f023 0307 	bic.w	r3, r3, #7
 8009244:	3308      	adds	r3, #8
 8009246:	9303      	str	r3, [sp, #12]
 8009248:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800924a:	4433      	add	r3, r6
 800924c:	9309      	str	r3, [sp, #36]	@ 0x24
 800924e:	e76a      	b.n	8009126 <_svfiprintf_r+0x52>
 8009250:	fb0c 3202 	mla	r2, ip, r2, r3
 8009254:	460c      	mov	r4, r1
 8009256:	2001      	movs	r0, #1
 8009258:	e7a8      	b.n	80091ac <_svfiprintf_r+0xd8>
 800925a:	2300      	movs	r3, #0
 800925c:	3401      	adds	r4, #1
 800925e:	9305      	str	r3, [sp, #20]
 8009260:	4619      	mov	r1, r3
 8009262:	f04f 0c0a 	mov.w	ip, #10
 8009266:	4620      	mov	r0, r4
 8009268:	f810 2b01 	ldrb.w	r2, [r0], #1
 800926c:	3a30      	subs	r2, #48	@ 0x30
 800926e:	2a09      	cmp	r2, #9
 8009270:	d903      	bls.n	800927a <_svfiprintf_r+0x1a6>
 8009272:	2b00      	cmp	r3, #0
 8009274:	d0c6      	beq.n	8009204 <_svfiprintf_r+0x130>
 8009276:	9105      	str	r1, [sp, #20]
 8009278:	e7c4      	b.n	8009204 <_svfiprintf_r+0x130>
 800927a:	fb0c 2101 	mla	r1, ip, r1, r2
 800927e:	4604      	mov	r4, r0
 8009280:	2301      	movs	r3, #1
 8009282:	e7f0      	b.n	8009266 <_svfiprintf_r+0x192>
 8009284:	ab03      	add	r3, sp, #12
 8009286:	9300      	str	r3, [sp, #0]
 8009288:	462a      	mov	r2, r5
 800928a:	4b0e      	ldr	r3, [pc, #56]	@ (80092c4 <_svfiprintf_r+0x1f0>)
 800928c:	a904      	add	r1, sp, #16
 800928e:	4638      	mov	r0, r7
 8009290:	f7fd fe92 	bl	8006fb8 <_printf_float>
 8009294:	1c42      	adds	r2, r0, #1
 8009296:	4606      	mov	r6, r0
 8009298:	d1d6      	bne.n	8009248 <_svfiprintf_r+0x174>
 800929a:	89ab      	ldrh	r3, [r5, #12]
 800929c:	065b      	lsls	r3, r3, #25
 800929e:	f53f af2d 	bmi.w	80090fc <_svfiprintf_r+0x28>
 80092a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80092a4:	e72c      	b.n	8009100 <_svfiprintf_r+0x2c>
 80092a6:	ab03      	add	r3, sp, #12
 80092a8:	9300      	str	r3, [sp, #0]
 80092aa:	462a      	mov	r2, r5
 80092ac:	4b05      	ldr	r3, [pc, #20]	@ (80092c4 <_svfiprintf_r+0x1f0>)
 80092ae:	a904      	add	r1, sp, #16
 80092b0:	4638      	mov	r0, r7
 80092b2:	f7fe f919 	bl	80074e8 <_printf_i>
 80092b6:	e7ed      	b.n	8009294 <_svfiprintf_r+0x1c0>
 80092b8:	0800a372 	.word	0x0800a372
 80092bc:	0800a37c 	.word	0x0800a37c
 80092c0:	08006fb9 	.word	0x08006fb9
 80092c4:	0800901d 	.word	0x0800901d
 80092c8:	0800a378 	.word	0x0800a378

080092cc <__sflush_r>:
 80092cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80092d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092d4:	0716      	lsls	r6, r2, #28
 80092d6:	4605      	mov	r5, r0
 80092d8:	460c      	mov	r4, r1
 80092da:	d454      	bmi.n	8009386 <__sflush_r+0xba>
 80092dc:	684b      	ldr	r3, [r1, #4]
 80092de:	2b00      	cmp	r3, #0
 80092e0:	dc02      	bgt.n	80092e8 <__sflush_r+0x1c>
 80092e2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	dd48      	ble.n	800937a <__sflush_r+0xae>
 80092e8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80092ea:	2e00      	cmp	r6, #0
 80092ec:	d045      	beq.n	800937a <__sflush_r+0xae>
 80092ee:	2300      	movs	r3, #0
 80092f0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80092f4:	682f      	ldr	r7, [r5, #0]
 80092f6:	6a21      	ldr	r1, [r4, #32]
 80092f8:	602b      	str	r3, [r5, #0]
 80092fa:	d030      	beq.n	800935e <__sflush_r+0x92>
 80092fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80092fe:	89a3      	ldrh	r3, [r4, #12]
 8009300:	0759      	lsls	r1, r3, #29
 8009302:	d505      	bpl.n	8009310 <__sflush_r+0x44>
 8009304:	6863      	ldr	r3, [r4, #4]
 8009306:	1ad2      	subs	r2, r2, r3
 8009308:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800930a:	b10b      	cbz	r3, 8009310 <__sflush_r+0x44>
 800930c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800930e:	1ad2      	subs	r2, r2, r3
 8009310:	2300      	movs	r3, #0
 8009312:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009314:	6a21      	ldr	r1, [r4, #32]
 8009316:	4628      	mov	r0, r5
 8009318:	47b0      	blx	r6
 800931a:	1c43      	adds	r3, r0, #1
 800931c:	89a3      	ldrh	r3, [r4, #12]
 800931e:	d106      	bne.n	800932e <__sflush_r+0x62>
 8009320:	6829      	ldr	r1, [r5, #0]
 8009322:	291d      	cmp	r1, #29
 8009324:	d82b      	bhi.n	800937e <__sflush_r+0xb2>
 8009326:	4a2a      	ldr	r2, [pc, #168]	@ (80093d0 <__sflush_r+0x104>)
 8009328:	40ca      	lsrs	r2, r1
 800932a:	07d6      	lsls	r6, r2, #31
 800932c:	d527      	bpl.n	800937e <__sflush_r+0xb2>
 800932e:	2200      	movs	r2, #0
 8009330:	6062      	str	r2, [r4, #4]
 8009332:	04d9      	lsls	r1, r3, #19
 8009334:	6922      	ldr	r2, [r4, #16]
 8009336:	6022      	str	r2, [r4, #0]
 8009338:	d504      	bpl.n	8009344 <__sflush_r+0x78>
 800933a:	1c42      	adds	r2, r0, #1
 800933c:	d101      	bne.n	8009342 <__sflush_r+0x76>
 800933e:	682b      	ldr	r3, [r5, #0]
 8009340:	b903      	cbnz	r3, 8009344 <__sflush_r+0x78>
 8009342:	6560      	str	r0, [r4, #84]	@ 0x54
 8009344:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009346:	602f      	str	r7, [r5, #0]
 8009348:	b1b9      	cbz	r1, 800937a <__sflush_r+0xae>
 800934a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800934e:	4299      	cmp	r1, r3
 8009350:	d002      	beq.n	8009358 <__sflush_r+0x8c>
 8009352:	4628      	mov	r0, r5
 8009354:	f7ff f9e8 	bl	8008728 <_free_r>
 8009358:	2300      	movs	r3, #0
 800935a:	6363      	str	r3, [r4, #52]	@ 0x34
 800935c:	e00d      	b.n	800937a <__sflush_r+0xae>
 800935e:	2301      	movs	r3, #1
 8009360:	4628      	mov	r0, r5
 8009362:	47b0      	blx	r6
 8009364:	4602      	mov	r2, r0
 8009366:	1c50      	adds	r0, r2, #1
 8009368:	d1c9      	bne.n	80092fe <__sflush_r+0x32>
 800936a:	682b      	ldr	r3, [r5, #0]
 800936c:	2b00      	cmp	r3, #0
 800936e:	d0c6      	beq.n	80092fe <__sflush_r+0x32>
 8009370:	2b1d      	cmp	r3, #29
 8009372:	d001      	beq.n	8009378 <__sflush_r+0xac>
 8009374:	2b16      	cmp	r3, #22
 8009376:	d11e      	bne.n	80093b6 <__sflush_r+0xea>
 8009378:	602f      	str	r7, [r5, #0]
 800937a:	2000      	movs	r0, #0
 800937c:	e022      	b.n	80093c4 <__sflush_r+0xf8>
 800937e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009382:	b21b      	sxth	r3, r3
 8009384:	e01b      	b.n	80093be <__sflush_r+0xf2>
 8009386:	690f      	ldr	r7, [r1, #16]
 8009388:	2f00      	cmp	r7, #0
 800938a:	d0f6      	beq.n	800937a <__sflush_r+0xae>
 800938c:	0793      	lsls	r3, r2, #30
 800938e:	680e      	ldr	r6, [r1, #0]
 8009390:	bf08      	it	eq
 8009392:	694b      	ldreq	r3, [r1, #20]
 8009394:	600f      	str	r7, [r1, #0]
 8009396:	bf18      	it	ne
 8009398:	2300      	movne	r3, #0
 800939a:	eba6 0807 	sub.w	r8, r6, r7
 800939e:	608b      	str	r3, [r1, #8]
 80093a0:	f1b8 0f00 	cmp.w	r8, #0
 80093a4:	dde9      	ble.n	800937a <__sflush_r+0xae>
 80093a6:	6a21      	ldr	r1, [r4, #32]
 80093a8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80093aa:	4643      	mov	r3, r8
 80093ac:	463a      	mov	r2, r7
 80093ae:	4628      	mov	r0, r5
 80093b0:	47b0      	blx	r6
 80093b2:	2800      	cmp	r0, #0
 80093b4:	dc08      	bgt.n	80093c8 <__sflush_r+0xfc>
 80093b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80093be:	81a3      	strh	r3, [r4, #12]
 80093c0:	f04f 30ff 	mov.w	r0, #4294967295
 80093c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093c8:	4407      	add	r7, r0
 80093ca:	eba8 0800 	sub.w	r8, r8, r0
 80093ce:	e7e7      	b.n	80093a0 <__sflush_r+0xd4>
 80093d0:	20400001 	.word	0x20400001

080093d4 <_fflush_r>:
 80093d4:	b538      	push	{r3, r4, r5, lr}
 80093d6:	690b      	ldr	r3, [r1, #16]
 80093d8:	4605      	mov	r5, r0
 80093da:	460c      	mov	r4, r1
 80093dc:	b913      	cbnz	r3, 80093e4 <_fflush_r+0x10>
 80093de:	2500      	movs	r5, #0
 80093e0:	4628      	mov	r0, r5
 80093e2:	bd38      	pop	{r3, r4, r5, pc}
 80093e4:	b118      	cbz	r0, 80093ee <_fflush_r+0x1a>
 80093e6:	6a03      	ldr	r3, [r0, #32]
 80093e8:	b90b      	cbnz	r3, 80093ee <_fflush_r+0x1a>
 80093ea:	f7fe fa27 	bl	800783c <__sinit>
 80093ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d0f3      	beq.n	80093de <_fflush_r+0xa>
 80093f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80093f8:	07d0      	lsls	r0, r2, #31
 80093fa:	d404      	bmi.n	8009406 <_fflush_r+0x32>
 80093fc:	0599      	lsls	r1, r3, #22
 80093fe:	d402      	bmi.n	8009406 <_fflush_r+0x32>
 8009400:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009402:	f7fe fb34 	bl	8007a6e <__retarget_lock_acquire_recursive>
 8009406:	4628      	mov	r0, r5
 8009408:	4621      	mov	r1, r4
 800940a:	f7ff ff5f 	bl	80092cc <__sflush_r>
 800940e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009410:	07da      	lsls	r2, r3, #31
 8009412:	4605      	mov	r5, r0
 8009414:	d4e4      	bmi.n	80093e0 <_fflush_r+0xc>
 8009416:	89a3      	ldrh	r3, [r4, #12]
 8009418:	059b      	lsls	r3, r3, #22
 800941a:	d4e1      	bmi.n	80093e0 <_fflush_r+0xc>
 800941c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800941e:	f7fe fb27 	bl	8007a70 <__retarget_lock_release_recursive>
 8009422:	e7dd      	b.n	80093e0 <_fflush_r+0xc>

08009424 <memmove>:
 8009424:	4288      	cmp	r0, r1
 8009426:	b510      	push	{r4, lr}
 8009428:	eb01 0402 	add.w	r4, r1, r2
 800942c:	d902      	bls.n	8009434 <memmove+0x10>
 800942e:	4284      	cmp	r4, r0
 8009430:	4623      	mov	r3, r4
 8009432:	d807      	bhi.n	8009444 <memmove+0x20>
 8009434:	1e43      	subs	r3, r0, #1
 8009436:	42a1      	cmp	r1, r4
 8009438:	d008      	beq.n	800944c <memmove+0x28>
 800943a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800943e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009442:	e7f8      	b.n	8009436 <memmove+0x12>
 8009444:	4402      	add	r2, r0
 8009446:	4601      	mov	r1, r0
 8009448:	428a      	cmp	r2, r1
 800944a:	d100      	bne.n	800944e <memmove+0x2a>
 800944c:	bd10      	pop	{r4, pc}
 800944e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009452:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009456:	e7f7      	b.n	8009448 <memmove+0x24>

08009458 <_sbrk_r>:
 8009458:	b538      	push	{r3, r4, r5, lr}
 800945a:	4d06      	ldr	r5, [pc, #24]	@ (8009474 <_sbrk_r+0x1c>)
 800945c:	2300      	movs	r3, #0
 800945e:	4604      	mov	r4, r0
 8009460:	4608      	mov	r0, r1
 8009462:	602b      	str	r3, [r5, #0]
 8009464:	f7f8 ff44 	bl	80022f0 <_sbrk>
 8009468:	1c43      	adds	r3, r0, #1
 800946a:	d102      	bne.n	8009472 <_sbrk_r+0x1a>
 800946c:	682b      	ldr	r3, [r5, #0]
 800946e:	b103      	cbz	r3, 8009472 <_sbrk_r+0x1a>
 8009470:	6023      	str	r3, [r4, #0]
 8009472:	bd38      	pop	{r3, r4, r5, pc}
 8009474:	200004a0 	.word	0x200004a0

08009478 <memcpy>:
 8009478:	440a      	add	r2, r1
 800947a:	4291      	cmp	r1, r2
 800947c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009480:	d100      	bne.n	8009484 <memcpy+0xc>
 8009482:	4770      	bx	lr
 8009484:	b510      	push	{r4, lr}
 8009486:	f811 4b01 	ldrb.w	r4, [r1], #1
 800948a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800948e:	4291      	cmp	r1, r2
 8009490:	d1f9      	bne.n	8009486 <memcpy+0xe>
 8009492:	bd10      	pop	{r4, pc}

08009494 <__assert_func>:
 8009494:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009496:	4614      	mov	r4, r2
 8009498:	461a      	mov	r2, r3
 800949a:	4b09      	ldr	r3, [pc, #36]	@ (80094c0 <__assert_func+0x2c>)
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	4605      	mov	r5, r0
 80094a0:	68d8      	ldr	r0, [r3, #12]
 80094a2:	b14c      	cbz	r4, 80094b8 <__assert_func+0x24>
 80094a4:	4b07      	ldr	r3, [pc, #28]	@ (80094c4 <__assert_func+0x30>)
 80094a6:	9100      	str	r1, [sp, #0]
 80094a8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80094ac:	4906      	ldr	r1, [pc, #24]	@ (80094c8 <__assert_func+0x34>)
 80094ae:	462b      	mov	r3, r5
 80094b0:	f000 f870 	bl	8009594 <fiprintf>
 80094b4:	f000 f880 	bl	80095b8 <abort>
 80094b8:	4b04      	ldr	r3, [pc, #16]	@ (80094cc <__assert_func+0x38>)
 80094ba:	461c      	mov	r4, r3
 80094bc:	e7f3      	b.n	80094a6 <__assert_func+0x12>
 80094be:	bf00      	nop
 80094c0:	20000044 	.word	0x20000044
 80094c4:	0800a38d 	.word	0x0800a38d
 80094c8:	0800a39a 	.word	0x0800a39a
 80094cc:	0800a3c8 	.word	0x0800a3c8

080094d0 <_calloc_r>:
 80094d0:	b570      	push	{r4, r5, r6, lr}
 80094d2:	fba1 5402 	umull	r5, r4, r1, r2
 80094d6:	b934      	cbnz	r4, 80094e6 <_calloc_r+0x16>
 80094d8:	4629      	mov	r1, r5
 80094da:	f7ff f999 	bl	8008810 <_malloc_r>
 80094de:	4606      	mov	r6, r0
 80094e0:	b928      	cbnz	r0, 80094ee <_calloc_r+0x1e>
 80094e2:	4630      	mov	r0, r6
 80094e4:	bd70      	pop	{r4, r5, r6, pc}
 80094e6:	220c      	movs	r2, #12
 80094e8:	6002      	str	r2, [r0, #0]
 80094ea:	2600      	movs	r6, #0
 80094ec:	e7f9      	b.n	80094e2 <_calloc_r+0x12>
 80094ee:	462a      	mov	r2, r5
 80094f0:	4621      	mov	r1, r4
 80094f2:	f7fe fa3e 	bl	8007972 <memset>
 80094f6:	e7f4      	b.n	80094e2 <_calloc_r+0x12>

080094f8 <__ascii_mbtowc>:
 80094f8:	b082      	sub	sp, #8
 80094fa:	b901      	cbnz	r1, 80094fe <__ascii_mbtowc+0x6>
 80094fc:	a901      	add	r1, sp, #4
 80094fe:	b142      	cbz	r2, 8009512 <__ascii_mbtowc+0x1a>
 8009500:	b14b      	cbz	r3, 8009516 <__ascii_mbtowc+0x1e>
 8009502:	7813      	ldrb	r3, [r2, #0]
 8009504:	600b      	str	r3, [r1, #0]
 8009506:	7812      	ldrb	r2, [r2, #0]
 8009508:	1e10      	subs	r0, r2, #0
 800950a:	bf18      	it	ne
 800950c:	2001      	movne	r0, #1
 800950e:	b002      	add	sp, #8
 8009510:	4770      	bx	lr
 8009512:	4610      	mov	r0, r2
 8009514:	e7fb      	b.n	800950e <__ascii_mbtowc+0x16>
 8009516:	f06f 0001 	mvn.w	r0, #1
 800951a:	e7f8      	b.n	800950e <__ascii_mbtowc+0x16>

0800951c <_realloc_r>:
 800951c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009520:	4607      	mov	r7, r0
 8009522:	4614      	mov	r4, r2
 8009524:	460d      	mov	r5, r1
 8009526:	b921      	cbnz	r1, 8009532 <_realloc_r+0x16>
 8009528:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800952c:	4611      	mov	r1, r2
 800952e:	f7ff b96f 	b.w	8008810 <_malloc_r>
 8009532:	b92a      	cbnz	r2, 8009540 <_realloc_r+0x24>
 8009534:	f7ff f8f8 	bl	8008728 <_free_r>
 8009538:	4625      	mov	r5, r4
 800953a:	4628      	mov	r0, r5
 800953c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009540:	f000 f841 	bl	80095c6 <_malloc_usable_size_r>
 8009544:	4284      	cmp	r4, r0
 8009546:	4606      	mov	r6, r0
 8009548:	d802      	bhi.n	8009550 <_realloc_r+0x34>
 800954a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800954e:	d8f4      	bhi.n	800953a <_realloc_r+0x1e>
 8009550:	4621      	mov	r1, r4
 8009552:	4638      	mov	r0, r7
 8009554:	f7ff f95c 	bl	8008810 <_malloc_r>
 8009558:	4680      	mov	r8, r0
 800955a:	b908      	cbnz	r0, 8009560 <_realloc_r+0x44>
 800955c:	4645      	mov	r5, r8
 800955e:	e7ec      	b.n	800953a <_realloc_r+0x1e>
 8009560:	42b4      	cmp	r4, r6
 8009562:	4622      	mov	r2, r4
 8009564:	4629      	mov	r1, r5
 8009566:	bf28      	it	cs
 8009568:	4632      	movcs	r2, r6
 800956a:	f7ff ff85 	bl	8009478 <memcpy>
 800956e:	4629      	mov	r1, r5
 8009570:	4638      	mov	r0, r7
 8009572:	f7ff f8d9 	bl	8008728 <_free_r>
 8009576:	e7f1      	b.n	800955c <_realloc_r+0x40>

08009578 <__ascii_wctomb>:
 8009578:	4603      	mov	r3, r0
 800957a:	4608      	mov	r0, r1
 800957c:	b141      	cbz	r1, 8009590 <__ascii_wctomb+0x18>
 800957e:	2aff      	cmp	r2, #255	@ 0xff
 8009580:	d904      	bls.n	800958c <__ascii_wctomb+0x14>
 8009582:	228a      	movs	r2, #138	@ 0x8a
 8009584:	601a      	str	r2, [r3, #0]
 8009586:	f04f 30ff 	mov.w	r0, #4294967295
 800958a:	4770      	bx	lr
 800958c:	700a      	strb	r2, [r1, #0]
 800958e:	2001      	movs	r0, #1
 8009590:	4770      	bx	lr
	...

08009594 <fiprintf>:
 8009594:	b40e      	push	{r1, r2, r3}
 8009596:	b503      	push	{r0, r1, lr}
 8009598:	4601      	mov	r1, r0
 800959a:	ab03      	add	r3, sp, #12
 800959c:	4805      	ldr	r0, [pc, #20]	@ (80095b4 <fiprintf+0x20>)
 800959e:	f853 2b04 	ldr.w	r2, [r3], #4
 80095a2:	6800      	ldr	r0, [r0, #0]
 80095a4:	9301      	str	r3, [sp, #4]
 80095a6:	f000 f83f 	bl	8009628 <_vfiprintf_r>
 80095aa:	b002      	add	sp, #8
 80095ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80095b0:	b003      	add	sp, #12
 80095b2:	4770      	bx	lr
 80095b4:	20000044 	.word	0x20000044

080095b8 <abort>:
 80095b8:	b508      	push	{r3, lr}
 80095ba:	2006      	movs	r0, #6
 80095bc:	f000 fa08 	bl	80099d0 <raise>
 80095c0:	2001      	movs	r0, #1
 80095c2:	f7f8 fe1d 	bl	8002200 <_exit>

080095c6 <_malloc_usable_size_r>:
 80095c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80095ca:	1f18      	subs	r0, r3, #4
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	bfbc      	itt	lt
 80095d0:	580b      	ldrlt	r3, [r1, r0]
 80095d2:	18c0      	addlt	r0, r0, r3
 80095d4:	4770      	bx	lr

080095d6 <__sfputc_r>:
 80095d6:	6893      	ldr	r3, [r2, #8]
 80095d8:	3b01      	subs	r3, #1
 80095da:	2b00      	cmp	r3, #0
 80095dc:	b410      	push	{r4}
 80095de:	6093      	str	r3, [r2, #8]
 80095e0:	da08      	bge.n	80095f4 <__sfputc_r+0x1e>
 80095e2:	6994      	ldr	r4, [r2, #24]
 80095e4:	42a3      	cmp	r3, r4
 80095e6:	db01      	blt.n	80095ec <__sfputc_r+0x16>
 80095e8:	290a      	cmp	r1, #10
 80095ea:	d103      	bne.n	80095f4 <__sfputc_r+0x1e>
 80095ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80095f0:	f000 b932 	b.w	8009858 <__swbuf_r>
 80095f4:	6813      	ldr	r3, [r2, #0]
 80095f6:	1c58      	adds	r0, r3, #1
 80095f8:	6010      	str	r0, [r2, #0]
 80095fa:	7019      	strb	r1, [r3, #0]
 80095fc:	4608      	mov	r0, r1
 80095fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009602:	4770      	bx	lr

08009604 <__sfputs_r>:
 8009604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009606:	4606      	mov	r6, r0
 8009608:	460f      	mov	r7, r1
 800960a:	4614      	mov	r4, r2
 800960c:	18d5      	adds	r5, r2, r3
 800960e:	42ac      	cmp	r4, r5
 8009610:	d101      	bne.n	8009616 <__sfputs_r+0x12>
 8009612:	2000      	movs	r0, #0
 8009614:	e007      	b.n	8009626 <__sfputs_r+0x22>
 8009616:	f814 1b01 	ldrb.w	r1, [r4], #1
 800961a:	463a      	mov	r2, r7
 800961c:	4630      	mov	r0, r6
 800961e:	f7ff ffda 	bl	80095d6 <__sfputc_r>
 8009622:	1c43      	adds	r3, r0, #1
 8009624:	d1f3      	bne.n	800960e <__sfputs_r+0xa>
 8009626:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009628 <_vfiprintf_r>:
 8009628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800962c:	460d      	mov	r5, r1
 800962e:	b09d      	sub	sp, #116	@ 0x74
 8009630:	4614      	mov	r4, r2
 8009632:	4698      	mov	r8, r3
 8009634:	4606      	mov	r6, r0
 8009636:	b118      	cbz	r0, 8009640 <_vfiprintf_r+0x18>
 8009638:	6a03      	ldr	r3, [r0, #32]
 800963a:	b90b      	cbnz	r3, 8009640 <_vfiprintf_r+0x18>
 800963c:	f7fe f8fe 	bl	800783c <__sinit>
 8009640:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009642:	07d9      	lsls	r1, r3, #31
 8009644:	d405      	bmi.n	8009652 <_vfiprintf_r+0x2a>
 8009646:	89ab      	ldrh	r3, [r5, #12]
 8009648:	059a      	lsls	r2, r3, #22
 800964a:	d402      	bmi.n	8009652 <_vfiprintf_r+0x2a>
 800964c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800964e:	f7fe fa0e 	bl	8007a6e <__retarget_lock_acquire_recursive>
 8009652:	89ab      	ldrh	r3, [r5, #12]
 8009654:	071b      	lsls	r3, r3, #28
 8009656:	d501      	bpl.n	800965c <_vfiprintf_r+0x34>
 8009658:	692b      	ldr	r3, [r5, #16]
 800965a:	b99b      	cbnz	r3, 8009684 <_vfiprintf_r+0x5c>
 800965c:	4629      	mov	r1, r5
 800965e:	4630      	mov	r0, r6
 8009660:	f000 f938 	bl	80098d4 <__swsetup_r>
 8009664:	b170      	cbz	r0, 8009684 <_vfiprintf_r+0x5c>
 8009666:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009668:	07dc      	lsls	r4, r3, #31
 800966a:	d504      	bpl.n	8009676 <_vfiprintf_r+0x4e>
 800966c:	f04f 30ff 	mov.w	r0, #4294967295
 8009670:	b01d      	add	sp, #116	@ 0x74
 8009672:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009676:	89ab      	ldrh	r3, [r5, #12]
 8009678:	0598      	lsls	r0, r3, #22
 800967a:	d4f7      	bmi.n	800966c <_vfiprintf_r+0x44>
 800967c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800967e:	f7fe f9f7 	bl	8007a70 <__retarget_lock_release_recursive>
 8009682:	e7f3      	b.n	800966c <_vfiprintf_r+0x44>
 8009684:	2300      	movs	r3, #0
 8009686:	9309      	str	r3, [sp, #36]	@ 0x24
 8009688:	2320      	movs	r3, #32
 800968a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800968e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009692:	2330      	movs	r3, #48	@ 0x30
 8009694:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009844 <_vfiprintf_r+0x21c>
 8009698:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800969c:	f04f 0901 	mov.w	r9, #1
 80096a0:	4623      	mov	r3, r4
 80096a2:	469a      	mov	sl, r3
 80096a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80096a8:	b10a      	cbz	r2, 80096ae <_vfiprintf_r+0x86>
 80096aa:	2a25      	cmp	r2, #37	@ 0x25
 80096ac:	d1f9      	bne.n	80096a2 <_vfiprintf_r+0x7a>
 80096ae:	ebba 0b04 	subs.w	fp, sl, r4
 80096b2:	d00b      	beq.n	80096cc <_vfiprintf_r+0xa4>
 80096b4:	465b      	mov	r3, fp
 80096b6:	4622      	mov	r2, r4
 80096b8:	4629      	mov	r1, r5
 80096ba:	4630      	mov	r0, r6
 80096bc:	f7ff ffa2 	bl	8009604 <__sfputs_r>
 80096c0:	3001      	adds	r0, #1
 80096c2:	f000 80a7 	beq.w	8009814 <_vfiprintf_r+0x1ec>
 80096c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80096c8:	445a      	add	r2, fp
 80096ca:	9209      	str	r2, [sp, #36]	@ 0x24
 80096cc:	f89a 3000 	ldrb.w	r3, [sl]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	f000 809f 	beq.w	8009814 <_vfiprintf_r+0x1ec>
 80096d6:	2300      	movs	r3, #0
 80096d8:	f04f 32ff 	mov.w	r2, #4294967295
 80096dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80096e0:	f10a 0a01 	add.w	sl, sl, #1
 80096e4:	9304      	str	r3, [sp, #16]
 80096e6:	9307      	str	r3, [sp, #28]
 80096e8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80096ec:	931a      	str	r3, [sp, #104]	@ 0x68
 80096ee:	4654      	mov	r4, sl
 80096f0:	2205      	movs	r2, #5
 80096f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096f6:	4853      	ldr	r0, [pc, #332]	@ (8009844 <_vfiprintf_r+0x21c>)
 80096f8:	f7f6 fd6a 	bl	80001d0 <memchr>
 80096fc:	9a04      	ldr	r2, [sp, #16]
 80096fe:	b9d8      	cbnz	r0, 8009738 <_vfiprintf_r+0x110>
 8009700:	06d1      	lsls	r1, r2, #27
 8009702:	bf44      	itt	mi
 8009704:	2320      	movmi	r3, #32
 8009706:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800970a:	0713      	lsls	r3, r2, #28
 800970c:	bf44      	itt	mi
 800970e:	232b      	movmi	r3, #43	@ 0x2b
 8009710:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009714:	f89a 3000 	ldrb.w	r3, [sl]
 8009718:	2b2a      	cmp	r3, #42	@ 0x2a
 800971a:	d015      	beq.n	8009748 <_vfiprintf_r+0x120>
 800971c:	9a07      	ldr	r2, [sp, #28]
 800971e:	4654      	mov	r4, sl
 8009720:	2000      	movs	r0, #0
 8009722:	f04f 0c0a 	mov.w	ip, #10
 8009726:	4621      	mov	r1, r4
 8009728:	f811 3b01 	ldrb.w	r3, [r1], #1
 800972c:	3b30      	subs	r3, #48	@ 0x30
 800972e:	2b09      	cmp	r3, #9
 8009730:	d94b      	bls.n	80097ca <_vfiprintf_r+0x1a2>
 8009732:	b1b0      	cbz	r0, 8009762 <_vfiprintf_r+0x13a>
 8009734:	9207      	str	r2, [sp, #28]
 8009736:	e014      	b.n	8009762 <_vfiprintf_r+0x13a>
 8009738:	eba0 0308 	sub.w	r3, r0, r8
 800973c:	fa09 f303 	lsl.w	r3, r9, r3
 8009740:	4313      	orrs	r3, r2
 8009742:	9304      	str	r3, [sp, #16]
 8009744:	46a2      	mov	sl, r4
 8009746:	e7d2      	b.n	80096ee <_vfiprintf_r+0xc6>
 8009748:	9b03      	ldr	r3, [sp, #12]
 800974a:	1d19      	adds	r1, r3, #4
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	9103      	str	r1, [sp, #12]
 8009750:	2b00      	cmp	r3, #0
 8009752:	bfbb      	ittet	lt
 8009754:	425b      	neglt	r3, r3
 8009756:	f042 0202 	orrlt.w	r2, r2, #2
 800975a:	9307      	strge	r3, [sp, #28]
 800975c:	9307      	strlt	r3, [sp, #28]
 800975e:	bfb8      	it	lt
 8009760:	9204      	strlt	r2, [sp, #16]
 8009762:	7823      	ldrb	r3, [r4, #0]
 8009764:	2b2e      	cmp	r3, #46	@ 0x2e
 8009766:	d10a      	bne.n	800977e <_vfiprintf_r+0x156>
 8009768:	7863      	ldrb	r3, [r4, #1]
 800976a:	2b2a      	cmp	r3, #42	@ 0x2a
 800976c:	d132      	bne.n	80097d4 <_vfiprintf_r+0x1ac>
 800976e:	9b03      	ldr	r3, [sp, #12]
 8009770:	1d1a      	adds	r2, r3, #4
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	9203      	str	r2, [sp, #12]
 8009776:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800977a:	3402      	adds	r4, #2
 800977c:	9305      	str	r3, [sp, #20]
 800977e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009854 <_vfiprintf_r+0x22c>
 8009782:	7821      	ldrb	r1, [r4, #0]
 8009784:	2203      	movs	r2, #3
 8009786:	4650      	mov	r0, sl
 8009788:	f7f6 fd22 	bl	80001d0 <memchr>
 800978c:	b138      	cbz	r0, 800979e <_vfiprintf_r+0x176>
 800978e:	9b04      	ldr	r3, [sp, #16]
 8009790:	eba0 000a 	sub.w	r0, r0, sl
 8009794:	2240      	movs	r2, #64	@ 0x40
 8009796:	4082      	lsls	r2, r0
 8009798:	4313      	orrs	r3, r2
 800979a:	3401      	adds	r4, #1
 800979c:	9304      	str	r3, [sp, #16]
 800979e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097a2:	4829      	ldr	r0, [pc, #164]	@ (8009848 <_vfiprintf_r+0x220>)
 80097a4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80097a8:	2206      	movs	r2, #6
 80097aa:	f7f6 fd11 	bl	80001d0 <memchr>
 80097ae:	2800      	cmp	r0, #0
 80097b0:	d03f      	beq.n	8009832 <_vfiprintf_r+0x20a>
 80097b2:	4b26      	ldr	r3, [pc, #152]	@ (800984c <_vfiprintf_r+0x224>)
 80097b4:	bb1b      	cbnz	r3, 80097fe <_vfiprintf_r+0x1d6>
 80097b6:	9b03      	ldr	r3, [sp, #12]
 80097b8:	3307      	adds	r3, #7
 80097ba:	f023 0307 	bic.w	r3, r3, #7
 80097be:	3308      	adds	r3, #8
 80097c0:	9303      	str	r3, [sp, #12]
 80097c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097c4:	443b      	add	r3, r7
 80097c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80097c8:	e76a      	b.n	80096a0 <_vfiprintf_r+0x78>
 80097ca:	fb0c 3202 	mla	r2, ip, r2, r3
 80097ce:	460c      	mov	r4, r1
 80097d0:	2001      	movs	r0, #1
 80097d2:	e7a8      	b.n	8009726 <_vfiprintf_r+0xfe>
 80097d4:	2300      	movs	r3, #0
 80097d6:	3401      	adds	r4, #1
 80097d8:	9305      	str	r3, [sp, #20]
 80097da:	4619      	mov	r1, r3
 80097dc:	f04f 0c0a 	mov.w	ip, #10
 80097e0:	4620      	mov	r0, r4
 80097e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80097e6:	3a30      	subs	r2, #48	@ 0x30
 80097e8:	2a09      	cmp	r2, #9
 80097ea:	d903      	bls.n	80097f4 <_vfiprintf_r+0x1cc>
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d0c6      	beq.n	800977e <_vfiprintf_r+0x156>
 80097f0:	9105      	str	r1, [sp, #20]
 80097f2:	e7c4      	b.n	800977e <_vfiprintf_r+0x156>
 80097f4:	fb0c 2101 	mla	r1, ip, r1, r2
 80097f8:	4604      	mov	r4, r0
 80097fa:	2301      	movs	r3, #1
 80097fc:	e7f0      	b.n	80097e0 <_vfiprintf_r+0x1b8>
 80097fe:	ab03      	add	r3, sp, #12
 8009800:	9300      	str	r3, [sp, #0]
 8009802:	462a      	mov	r2, r5
 8009804:	4b12      	ldr	r3, [pc, #72]	@ (8009850 <_vfiprintf_r+0x228>)
 8009806:	a904      	add	r1, sp, #16
 8009808:	4630      	mov	r0, r6
 800980a:	f7fd fbd5 	bl	8006fb8 <_printf_float>
 800980e:	4607      	mov	r7, r0
 8009810:	1c78      	adds	r0, r7, #1
 8009812:	d1d6      	bne.n	80097c2 <_vfiprintf_r+0x19a>
 8009814:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009816:	07d9      	lsls	r1, r3, #31
 8009818:	d405      	bmi.n	8009826 <_vfiprintf_r+0x1fe>
 800981a:	89ab      	ldrh	r3, [r5, #12]
 800981c:	059a      	lsls	r2, r3, #22
 800981e:	d402      	bmi.n	8009826 <_vfiprintf_r+0x1fe>
 8009820:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009822:	f7fe f925 	bl	8007a70 <__retarget_lock_release_recursive>
 8009826:	89ab      	ldrh	r3, [r5, #12]
 8009828:	065b      	lsls	r3, r3, #25
 800982a:	f53f af1f 	bmi.w	800966c <_vfiprintf_r+0x44>
 800982e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009830:	e71e      	b.n	8009670 <_vfiprintf_r+0x48>
 8009832:	ab03      	add	r3, sp, #12
 8009834:	9300      	str	r3, [sp, #0]
 8009836:	462a      	mov	r2, r5
 8009838:	4b05      	ldr	r3, [pc, #20]	@ (8009850 <_vfiprintf_r+0x228>)
 800983a:	a904      	add	r1, sp, #16
 800983c:	4630      	mov	r0, r6
 800983e:	f7fd fe53 	bl	80074e8 <_printf_i>
 8009842:	e7e4      	b.n	800980e <_vfiprintf_r+0x1e6>
 8009844:	0800a372 	.word	0x0800a372
 8009848:	0800a37c 	.word	0x0800a37c
 800984c:	08006fb9 	.word	0x08006fb9
 8009850:	08009605 	.word	0x08009605
 8009854:	0800a378 	.word	0x0800a378

08009858 <__swbuf_r>:
 8009858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800985a:	460e      	mov	r6, r1
 800985c:	4614      	mov	r4, r2
 800985e:	4605      	mov	r5, r0
 8009860:	b118      	cbz	r0, 800986a <__swbuf_r+0x12>
 8009862:	6a03      	ldr	r3, [r0, #32]
 8009864:	b90b      	cbnz	r3, 800986a <__swbuf_r+0x12>
 8009866:	f7fd ffe9 	bl	800783c <__sinit>
 800986a:	69a3      	ldr	r3, [r4, #24]
 800986c:	60a3      	str	r3, [r4, #8]
 800986e:	89a3      	ldrh	r3, [r4, #12]
 8009870:	071a      	lsls	r2, r3, #28
 8009872:	d501      	bpl.n	8009878 <__swbuf_r+0x20>
 8009874:	6923      	ldr	r3, [r4, #16]
 8009876:	b943      	cbnz	r3, 800988a <__swbuf_r+0x32>
 8009878:	4621      	mov	r1, r4
 800987a:	4628      	mov	r0, r5
 800987c:	f000 f82a 	bl	80098d4 <__swsetup_r>
 8009880:	b118      	cbz	r0, 800988a <__swbuf_r+0x32>
 8009882:	f04f 37ff 	mov.w	r7, #4294967295
 8009886:	4638      	mov	r0, r7
 8009888:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800988a:	6823      	ldr	r3, [r4, #0]
 800988c:	6922      	ldr	r2, [r4, #16]
 800988e:	1a98      	subs	r0, r3, r2
 8009890:	6963      	ldr	r3, [r4, #20]
 8009892:	b2f6      	uxtb	r6, r6
 8009894:	4283      	cmp	r3, r0
 8009896:	4637      	mov	r7, r6
 8009898:	dc05      	bgt.n	80098a6 <__swbuf_r+0x4e>
 800989a:	4621      	mov	r1, r4
 800989c:	4628      	mov	r0, r5
 800989e:	f7ff fd99 	bl	80093d4 <_fflush_r>
 80098a2:	2800      	cmp	r0, #0
 80098a4:	d1ed      	bne.n	8009882 <__swbuf_r+0x2a>
 80098a6:	68a3      	ldr	r3, [r4, #8]
 80098a8:	3b01      	subs	r3, #1
 80098aa:	60a3      	str	r3, [r4, #8]
 80098ac:	6823      	ldr	r3, [r4, #0]
 80098ae:	1c5a      	adds	r2, r3, #1
 80098b0:	6022      	str	r2, [r4, #0]
 80098b2:	701e      	strb	r6, [r3, #0]
 80098b4:	6962      	ldr	r2, [r4, #20]
 80098b6:	1c43      	adds	r3, r0, #1
 80098b8:	429a      	cmp	r2, r3
 80098ba:	d004      	beq.n	80098c6 <__swbuf_r+0x6e>
 80098bc:	89a3      	ldrh	r3, [r4, #12]
 80098be:	07db      	lsls	r3, r3, #31
 80098c0:	d5e1      	bpl.n	8009886 <__swbuf_r+0x2e>
 80098c2:	2e0a      	cmp	r6, #10
 80098c4:	d1df      	bne.n	8009886 <__swbuf_r+0x2e>
 80098c6:	4621      	mov	r1, r4
 80098c8:	4628      	mov	r0, r5
 80098ca:	f7ff fd83 	bl	80093d4 <_fflush_r>
 80098ce:	2800      	cmp	r0, #0
 80098d0:	d0d9      	beq.n	8009886 <__swbuf_r+0x2e>
 80098d2:	e7d6      	b.n	8009882 <__swbuf_r+0x2a>

080098d4 <__swsetup_r>:
 80098d4:	b538      	push	{r3, r4, r5, lr}
 80098d6:	4b29      	ldr	r3, [pc, #164]	@ (800997c <__swsetup_r+0xa8>)
 80098d8:	4605      	mov	r5, r0
 80098da:	6818      	ldr	r0, [r3, #0]
 80098dc:	460c      	mov	r4, r1
 80098de:	b118      	cbz	r0, 80098e8 <__swsetup_r+0x14>
 80098e0:	6a03      	ldr	r3, [r0, #32]
 80098e2:	b90b      	cbnz	r3, 80098e8 <__swsetup_r+0x14>
 80098e4:	f7fd ffaa 	bl	800783c <__sinit>
 80098e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098ec:	0719      	lsls	r1, r3, #28
 80098ee:	d422      	bmi.n	8009936 <__swsetup_r+0x62>
 80098f0:	06da      	lsls	r2, r3, #27
 80098f2:	d407      	bmi.n	8009904 <__swsetup_r+0x30>
 80098f4:	2209      	movs	r2, #9
 80098f6:	602a      	str	r2, [r5, #0]
 80098f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80098fc:	81a3      	strh	r3, [r4, #12]
 80098fe:	f04f 30ff 	mov.w	r0, #4294967295
 8009902:	e033      	b.n	800996c <__swsetup_r+0x98>
 8009904:	0758      	lsls	r0, r3, #29
 8009906:	d512      	bpl.n	800992e <__swsetup_r+0x5a>
 8009908:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800990a:	b141      	cbz	r1, 800991e <__swsetup_r+0x4a>
 800990c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009910:	4299      	cmp	r1, r3
 8009912:	d002      	beq.n	800991a <__swsetup_r+0x46>
 8009914:	4628      	mov	r0, r5
 8009916:	f7fe ff07 	bl	8008728 <_free_r>
 800991a:	2300      	movs	r3, #0
 800991c:	6363      	str	r3, [r4, #52]	@ 0x34
 800991e:	89a3      	ldrh	r3, [r4, #12]
 8009920:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009924:	81a3      	strh	r3, [r4, #12]
 8009926:	2300      	movs	r3, #0
 8009928:	6063      	str	r3, [r4, #4]
 800992a:	6923      	ldr	r3, [r4, #16]
 800992c:	6023      	str	r3, [r4, #0]
 800992e:	89a3      	ldrh	r3, [r4, #12]
 8009930:	f043 0308 	orr.w	r3, r3, #8
 8009934:	81a3      	strh	r3, [r4, #12]
 8009936:	6923      	ldr	r3, [r4, #16]
 8009938:	b94b      	cbnz	r3, 800994e <__swsetup_r+0x7a>
 800993a:	89a3      	ldrh	r3, [r4, #12]
 800993c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009940:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009944:	d003      	beq.n	800994e <__swsetup_r+0x7a>
 8009946:	4621      	mov	r1, r4
 8009948:	4628      	mov	r0, r5
 800994a:	f000 f883 	bl	8009a54 <__smakebuf_r>
 800994e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009952:	f013 0201 	ands.w	r2, r3, #1
 8009956:	d00a      	beq.n	800996e <__swsetup_r+0x9a>
 8009958:	2200      	movs	r2, #0
 800995a:	60a2      	str	r2, [r4, #8]
 800995c:	6962      	ldr	r2, [r4, #20]
 800995e:	4252      	negs	r2, r2
 8009960:	61a2      	str	r2, [r4, #24]
 8009962:	6922      	ldr	r2, [r4, #16]
 8009964:	b942      	cbnz	r2, 8009978 <__swsetup_r+0xa4>
 8009966:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800996a:	d1c5      	bne.n	80098f8 <__swsetup_r+0x24>
 800996c:	bd38      	pop	{r3, r4, r5, pc}
 800996e:	0799      	lsls	r1, r3, #30
 8009970:	bf58      	it	pl
 8009972:	6962      	ldrpl	r2, [r4, #20]
 8009974:	60a2      	str	r2, [r4, #8]
 8009976:	e7f4      	b.n	8009962 <__swsetup_r+0x8e>
 8009978:	2000      	movs	r0, #0
 800997a:	e7f7      	b.n	800996c <__swsetup_r+0x98>
 800997c:	20000044 	.word	0x20000044

08009980 <_raise_r>:
 8009980:	291f      	cmp	r1, #31
 8009982:	b538      	push	{r3, r4, r5, lr}
 8009984:	4605      	mov	r5, r0
 8009986:	460c      	mov	r4, r1
 8009988:	d904      	bls.n	8009994 <_raise_r+0x14>
 800998a:	2316      	movs	r3, #22
 800998c:	6003      	str	r3, [r0, #0]
 800998e:	f04f 30ff 	mov.w	r0, #4294967295
 8009992:	bd38      	pop	{r3, r4, r5, pc}
 8009994:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009996:	b112      	cbz	r2, 800999e <_raise_r+0x1e>
 8009998:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800999c:	b94b      	cbnz	r3, 80099b2 <_raise_r+0x32>
 800999e:	4628      	mov	r0, r5
 80099a0:	f000 f830 	bl	8009a04 <_getpid_r>
 80099a4:	4622      	mov	r2, r4
 80099a6:	4601      	mov	r1, r0
 80099a8:	4628      	mov	r0, r5
 80099aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80099ae:	f000 b817 	b.w	80099e0 <_kill_r>
 80099b2:	2b01      	cmp	r3, #1
 80099b4:	d00a      	beq.n	80099cc <_raise_r+0x4c>
 80099b6:	1c59      	adds	r1, r3, #1
 80099b8:	d103      	bne.n	80099c2 <_raise_r+0x42>
 80099ba:	2316      	movs	r3, #22
 80099bc:	6003      	str	r3, [r0, #0]
 80099be:	2001      	movs	r0, #1
 80099c0:	e7e7      	b.n	8009992 <_raise_r+0x12>
 80099c2:	2100      	movs	r1, #0
 80099c4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80099c8:	4620      	mov	r0, r4
 80099ca:	4798      	blx	r3
 80099cc:	2000      	movs	r0, #0
 80099ce:	e7e0      	b.n	8009992 <_raise_r+0x12>

080099d0 <raise>:
 80099d0:	4b02      	ldr	r3, [pc, #8]	@ (80099dc <raise+0xc>)
 80099d2:	4601      	mov	r1, r0
 80099d4:	6818      	ldr	r0, [r3, #0]
 80099d6:	f7ff bfd3 	b.w	8009980 <_raise_r>
 80099da:	bf00      	nop
 80099dc:	20000044 	.word	0x20000044

080099e0 <_kill_r>:
 80099e0:	b538      	push	{r3, r4, r5, lr}
 80099e2:	4d07      	ldr	r5, [pc, #28]	@ (8009a00 <_kill_r+0x20>)
 80099e4:	2300      	movs	r3, #0
 80099e6:	4604      	mov	r4, r0
 80099e8:	4608      	mov	r0, r1
 80099ea:	4611      	mov	r1, r2
 80099ec:	602b      	str	r3, [r5, #0]
 80099ee:	f7f8 fbf7 	bl	80021e0 <_kill>
 80099f2:	1c43      	adds	r3, r0, #1
 80099f4:	d102      	bne.n	80099fc <_kill_r+0x1c>
 80099f6:	682b      	ldr	r3, [r5, #0]
 80099f8:	b103      	cbz	r3, 80099fc <_kill_r+0x1c>
 80099fa:	6023      	str	r3, [r4, #0]
 80099fc:	bd38      	pop	{r3, r4, r5, pc}
 80099fe:	bf00      	nop
 8009a00:	200004a0 	.word	0x200004a0

08009a04 <_getpid_r>:
 8009a04:	f7f8 bbe4 	b.w	80021d0 <_getpid>

08009a08 <__swhatbuf_r>:
 8009a08:	b570      	push	{r4, r5, r6, lr}
 8009a0a:	460c      	mov	r4, r1
 8009a0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a10:	2900      	cmp	r1, #0
 8009a12:	b096      	sub	sp, #88	@ 0x58
 8009a14:	4615      	mov	r5, r2
 8009a16:	461e      	mov	r6, r3
 8009a18:	da0d      	bge.n	8009a36 <__swhatbuf_r+0x2e>
 8009a1a:	89a3      	ldrh	r3, [r4, #12]
 8009a1c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009a20:	f04f 0100 	mov.w	r1, #0
 8009a24:	bf14      	ite	ne
 8009a26:	2340      	movne	r3, #64	@ 0x40
 8009a28:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009a2c:	2000      	movs	r0, #0
 8009a2e:	6031      	str	r1, [r6, #0]
 8009a30:	602b      	str	r3, [r5, #0]
 8009a32:	b016      	add	sp, #88	@ 0x58
 8009a34:	bd70      	pop	{r4, r5, r6, pc}
 8009a36:	466a      	mov	r2, sp
 8009a38:	f000 f848 	bl	8009acc <_fstat_r>
 8009a3c:	2800      	cmp	r0, #0
 8009a3e:	dbec      	blt.n	8009a1a <__swhatbuf_r+0x12>
 8009a40:	9901      	ldr	r1, [sp, #4]
 8009a42:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009a46:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009a4a:	4259      	negs	r1, r3
 8009a4c:	4159      	adcs	r1, r3
 8009a4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009a52:	e7eb      	b.n	8009a2c <__swhatbuf_r+0x24>

08009a54 <__smakebuf_r>:
 8009a54:	898b      	ldrh	r3, [r1, #12]
 8009a56:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009a58:	079d      	lsls	r5, r3, #30
 8009a5a:	4606      	mov	r6, r0
 8009a5c:	460c      	mov	r4, r1
 8009a5e:	d507      	bpl.n	8009a70 <__smakebuf_r+0x1c>
 8009a60:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009a64:	6023      	str	r3, [r4, #0]
 8009a66:	6123      	str	r3, [r4, #16]
 8009a68:	2301      	movs	r3, #1
 8009a6a:	6163      	str	r3, [r4, #20]
 8009a6c:	b003      	add	sp, #12
 8009a6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a70:	ab01      	add	r3, sp, #4
 8009a72:	466a      	mov	r2, sp
 8009a74:	f7ff ffc8 	bl	8009a08 <__swhatbuf_r>
 8009a78:	9f00      	ldr	r7, [sp, #0]
 8009a7a:	4605      	mov	r5, r0
 8009a7c:	4639      	mov	r1, r7
 8009a7e:	4630      	mov	r0, r6
 8009a80:	f7fe fec6 	bl	8008810 <_malloc_r>
 8009a84:	b948      	cbnz	r0, 8009a9a <__smakebuf_r+0x46>
 8009a86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a8a:	059a      	lsls	r2, r3, #22
 8009a8c:	d4ee      	bmi.n	8009a6c <__smakebuf_r+0x18>
 8009a8e:	f023 0303 	bic.w	r3, r3, #3
 8009a92:	f043 0302 	orr.w	r3, r3, #2
 8009a96:	81a3      	strh	r3, [r4, #12]
 8009a98:	e7e2      	b.n	8009a60 <__smakebuf_r+0xc>
 8009a9a:	89a3      	ldrh	r3, [r4, #12]
 8009a9c:	6020      	str	r0, [r4, #0]
 8009a9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009aa2:	81a3      	strh	r3, [r4, #12]
 8009aa4:	9b01      	ldr	r3, [sp, #4]
 8009aa6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009aaa:	b15b      	cbz	r3, 8009ac4 <__smakebuf_r+0x70>
 8009aac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ab0:	4630      	mov	r0, r6
 8009ab2:	f000 f81d 	bl	8009af0 <_isatty_r>
 8009ab6:	b128      	cbz	r0, 8009ac4 <__smakebuf_r+0x70>
 8009ab8:	89a3      	ldrh	r3, [r4, #12]
 8009aba:	f023 0303 	bic.w	r3, r3, #3
 8009abe:	f043 0301 	orr.w	r3, r3, #1
 8009ac2:	81a3      	strh	r3, [r4, #12]
 8009ac4:	89a3      	ldrh	r3, [r4, #12]
 8009ac6:	431d      	orrs	r5, r3
 8009ac8:	81a5      	strh	r5, [r4, #12]
 8009aca:	e7cf      	b.n	8009a6c <__smakebuf_r+0x18>

08009acc <_fstat_r>:
 8009acc:	b538      	push	{r3, r4, r5, lr}
 8009ace:	4d07      	ldr	r5, [pc, #28]	@ (8009aec <_fstat_r+0x20>)
 8009ad0:	2300      	movs	r3, #0
 8009ad2:	4604      	mov	r4, r0
 8009ad4:	4608      	mov	r0, r1
 8009ad6:	4611      	mov	r1, r2
 8009ad8:	602b      	str	r3, [r5, #0]
 8009ada:	f7f8 fbe1 	bl	80022a0 <_fstat>
 8009ade:	1c43      	adds	r3, r0, #1
 8009ae0:	d102      	bne.n	8009ae8 <_fstat_r+0x1c>
 8009ae2:	682b      	ldr	r3, [r5, #0]
 8009ae4:	b103      	cbz	r3, 8009ae8 <_fstat_r+0x1c>
 8009ae6:	6023      	str	r3, [r4, #0]
 8009ae8:	bd38      	pop	{r3, r4, r5, pc}
 8009aea:	bf00      	nop
 8009aec:	200004a0 	.word	0x200004a0

08009af0 <_isatty_r>:
 8009af0:	b538      	push	{r3, r4, r5, lr}
 8009af2:	4d06      	ldr	r5, [pc, #24]	@ (8009b0c <_isatty_r+0x1c>)
 8009af4:	2300      	movs	r3, #0
 8009af6:	4604      	mov	r4, r0
 8009af8:	4608      	mov	r0, r1
 8009afa:	602b      	str	r3, [r5, #0]
 8009afc:	f7f8 fbe0 	bl	80022c0 <_isatty>
 8009b00:	1c43      	adds	r3, r0, #1
 8009b02:	d102      	bne.n	8009b0a <_isatty_r+0x1a>
 8009b04:	682b      	ldr	r3, [r5, #0]
 8009b06:	b103      	cbz	r3, 8009b0a <_isatty_r+0x1a>
 8009b08:	6023      	str	r3, [r4, #0]
 8009b0a:	bd38      	pop	{r3, r4, r5, pc}
 8009b0c:	200004a0 	.word	0x200004a0

08009b10 <atan2>:
 8009b10:	f000 b902 	b.w	8009d18 <__ieee754_atan2>

08009b14 <sqrt>:
 8009b14:	b538      	push	{r3, r4, r5, lr}
 8009b16:	ed2d 8b02 	vpush	{d8}
 8009b1a:	ec55 4b10 	vmov	r4, r5, d0
 8009b1e:	f000 f825 	bl	8009b6c <__ieee754_sqrt>
 8009b22:	4622      	mov	r2, r4
 8009b24:	462b      	mov	r3, r5
 8009b26:	4620      	mov	r0, r4
 8009b28:	4629      	mov	r1, r5
 8009b2a:	eeb0 8a40 	vmov.f32	s16, s0
 8009b2e:	eef0 8a60 	vmov.f32	s17, s1
 8009b32:	f7f6 fffb 	bl	8000b2c <__aeabi_dcmpun>
 8009b36:	b990      	cbnz	r0, 8009b5e <sqrt+0x4a>
 8009b38:	2200      	movs	r2, #0
 8009b3a:	2300      	movs	r3, #0
 8009b3c:	4620      	mov	r0, r4
 8009b3e:	4629      	mov	r1, r5
 8009b40:	f7f6 ffcc 	bl	8000adc <__aeabi_dcmplt>
 8009b44:	b158      	cbz	r0, 8009b5e <sqrt+0x4a>
 8009b46:	f7fd ff67 	bl	8007a18 <__errno>
 8009b4a:	2321      	movs	r3, #33	@ 0x21
 8009b4c:	6003      	str	r3, [r0, #0]
 8009b4e:	2200      	movs	r2, #0
 8009b50:	2300      	movs	r3, #0
 8009b52:	4610      	mov	r0, r2
 8009b54:	4619      	mov	r1, r3
 8009b56:	f7f6 fe79 	bl	800084c <__aeabi_ddiv>
 8009b5a:	ec41 0b18 	vmov	d8, r0, r1
 8009b5e:	eeb0 0a48 	vmov.f32	s0, s16
 8009b62:	eef0 0a68 	vmov.f32	s1, s17
 8009b66:	ecbd 8b02 	vpop	{d8}
 8009b6a:	bd38      	pop	{r3, r4, r5, pc}

08009b6c <__ieee754_sqrt>:
 8009b6c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b70:	4a66      	ldr	r2, [pc, #408]	@ (8009d0c <__ieee754_sqrt+0x1a0>)
 8009b72:	ec55 4b10 	vmov	r4, r5, d0
 8009b76:	43aa      	bics	r2, r5
 8009b78:	462b      	mov	r3, r5
 8009b7a:	4621      	mov	r1, r4
 8009b7c:	d110      	bne.n	8009ba0 <__ieee754_sqrt+0x34>
 8009b7e:	4622      	mov	r2, r4
 8009b80:	4620      	mov	r0, r4
 8009b82:	4629      	mov	r1, r5
 8009b84:	f7f6 fd38 	bl	80005f8 <__aeabi_dmul>
 8009b88:	4602      	mov	r2, r0
 8009b8a:	460b      	mov	r3, r1
 8009b8c:	4620      	mov	r0, r4
 8009b8e:	4629      	mov	r1, r5
 8009b90:	f7f6 fb7c 	bl	800028c <__adddf3>
 8009b94:	4604      	mov	r4, r0
 8009b96:	460d      	mov	r5, r1
 8009b98:	ec45 4b10 	vmov	d0, r4, r5
 8009b9c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ba0:	2d00      	cmp	r5, #0
 8009ba2:	dc0e      	bgt.n	8009bc2 <__ieee754_sqrt+0x56>
 8009ba4:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8009ba8:	4322      	orrs	r2, r4
 8009baa:	d0f5      	beq.n	8009b98 <__ieee754_sqrt+0x2c>
 8009bac:	b19d      	cbz	r5, 8009bd6 <__ieee754_sqrt+0x6a>
 8009bae:	4622      	mov	r2, r4
 8009bb0:	4620      	mov	r0, r4
 8009bb2:	4629      	mov	r1, r5
 8009bb4:	f7f6 fb68 	bl	8000288 <__aeabi_dsub>
 8009bb8:	4602      	mov	r2, r0
 8009bba:	460b      	mov	r3, r1
 8009bbc:	f7f6 fe46 	bl	800084c <__aeabi_ddiv>
 8009bc0:	e7e8      	b.n	8009b94 <__ieee754_sqrt+0x28>
 8009bc2:	152a      	asrs	r2, r5, #20
 8009bc4:	d115      	bne.n	8009bf2 <__ieee754_sqrt+0x86>
 8009bc6:	2000      	movs	r0, #0
 8009bc8:	e009      	b.n	8009bde <__ieee754_sqrt+0x72>
 8009bca:	0acb      	lsrs	r3, r1, #11
 8009bcc:	3a15      	subs	r2, #21
 8009bce:	0549      	lsls	r1, r1, #21
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d0fa      	beq.n	8009bca <__ieee754_sqrt+0x5e>
 8009bd4:	e7f7      	b.n	8009bc6 <__ieee754_sqrt+0x5a>
 8009bd6:	462a      	mov	r2, r5
 8009bd8:	e7fa      	b.n	8009bd0 <__ieee754_sqrt+0x64>
 8009bda:	005b      	lsls	r3, r3, #1
 8009bdc:	3001      	adds	r0, #1
 8009bde:	02dc      	lsls	r4, r3, #11
 8009be0:	d5fb      	bpl.n	8009bda <__ieee754_sqrt+0x6e>
 8009be2:	1e44      	subs	r4, r0, #1
 8009be4:	1b12      	subs	r2, r2, r4
 8009be6:	f1c0 0420 	rsb	r4, r0, #32
 8009bea:	fa21 f404 	lsr.w	r4, r1, r4
 8009bee:	4323      	orrs	r3, r4
 8009bf0:	4081      	lsls	r1, r0
 8009bf2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009bf6:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8009bfa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009bfe:	07d2      	lsls	r2, r2, #31
 8009c00:	bf5c      	itt	pl
 8009c02:	005b      	lslpl	r3, r3, #1
 8009c04:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8009c08:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009c0c:	bf58      	it	pl
 8009c0e:	0049      	lslpl	r1, r1, #1
 8009c10:	2600      	movs	r6, #0
 8009c12:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8009c16:	107f      	asrs	r7, r7, #1
 8009c18:	0049      	lsls	r1, r1, #1
 8009c1a:	2016      	movs	r0, #22
 8009c1c:	4632      	mov	r2, r6
 8009c1e:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8009c22:	1915      	adds	r5, r2, r4
 8009c24:	429d      	cmp	r5, r3
 8009c26:	bfde      	ittt	le
 8009c28:	192a      	addle	r2, r5, r4
 8009c2a:	1b5b      	suble	r3, r3, r5
 8009c2c:	1936      	addle	r6, r6, r4
 8009c2e:	0fcd      	lsrs	r5, r1, #31
 8009c30:	3801      	subs	r0, #1
 8009c32:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8009c36:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009c3a:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8009c3e:	d1f0      	bne.n	8009c22 <__ieee754_sqrt+0xb6>
 8009c40:	4605      	mov	r5, r0
 8009c42:	2420      	movs	r4, #32
 8009c44:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8009c48:	4293      	cmp	r3, r2
 8009c4a:	eb0c 0e00 	add.w	lr, ip, r0
 8009c4e:	dc02      	bgt.n	8009c56 <__ieee754_sqrt+0xea>
 8009c50:	d113      	bne.n	8009c7a <__ieee754_sqrt+0x10e>
 8009c52:	458e      	cmp	lr, r1
 8009c54:	d811      	bhi.n	8009c7a <__ieee754_sqrt+0x10e>
 8009c56:	f1be 0f00 	cmp.w	lr, #0
 8009c5a:	eb0e 000c 	add.w	r0, lr, ip
 8009c5e:	da3f      	bge.n	8009ce0 <__ieee754_sqrt+0x174>
 8009c60:	2800      	cmp	r0, #0
 8009c62:	db3d      	blt.n	8009ce0 <__ieee754_sqrt+0x174>
 8009c64:	f102 0801 	add.w	r8, r2, #1
 8009c68:	1a9b      	subs	r3, r3, r2
 8009c6a:	458e      	cmp	lr, r1
 8009c6c:	bf88      	it	hi
 8009c6e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8009c72:	eba1 010e 	sub.w	r1, r1, lr
 8009c76:	4465      	add	r5, ip
 8009c78:	4642      	mov	r2, r8
 8009c7a:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8009c7e:	3c01      	subs	r4, #1
 8009c80:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8009c84:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009c88:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8009c8c:	d1dc      	bne.n	8009c48 <__ieee754_sqrt+0xdc>
 8009c8e:	4319      	orrs	r1, r3
 8009c90:	d01b      	beq.n	8009cca <__ieee754_sqrt+0x15e>
 8009c92:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8009d10 <__ieee754_sqrt+0x1a4>
 8009c96:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8009d14 <__ieee754_sqrt+0x1a8>
 8009c9a:	e9da 0100 	ldrd	r0, r1, [sl]
 8009c9e:	e9db 2300 	ldrd	r2, r3, [fp]
 8009ca2:	f7f6 faf1 	bl	8000288 <__aeabi_dsub>
 8009ca6:	e9da 8900 	ldrd	r8, r9, [sl]
 8009caa:	4602      	mov	r2, r0
 8009cac:	460b      	mov	r3, r1
 8009cae:	4640      	mov	r0, r8
 8009cb0:	4649      	mov	r1, r9
 8009cb2:	f7f6 ff1d 	bl	8000af0 <__aeabi_dcmple>
 8009cb6:	b140      	cbz	r0, 8009cca <__ieee754_sqrt+0x15e>
 8009cb8:	f1b5 3fff 	cmp.w	r5, #4294967295
 8009cbc:	e9da 0100 	ldrd	r0, r1, [sl]
 8009cc0:	e9db 2300 	ldrd	r2, r3, [fp]
 8009cc4:	d10e      	bne.n	8009ce4 <__ieee754_sqrt+0x178>
 8009cc6:	3601      	adds	r6, #1
 8009cc8:	4625      	mov	r5, r4
 8009cca:	1073      	asrs	r3, r6, #1
 8009ccc:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8009cd0:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8009cd4:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8009cd8:	086b      	lsrs	r3, r5, #1
 8009cda:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8009cde:	e759      	b.n	8009b94 <__ieee754_sqrt+0x28>
 8009ce0:	4690      	mov	r8, r2
 8009ce2:	e7c1      	b.n	8009c68 <__ieee754_sqrt+0xfc>
 8009ce4:	f7f6 fad2 	bl	800028c <__adddf3>
 8009ce8:	e9da 8900 	ldrd	r8, r9, [sl]
 8009cec:	4602      	mov	r2, r0
 8009cee:	460b      	mov	r3, r1
 8009cf0:	4640      	mov	r0, r8
 8009cf2:	4649      	mov	r1, r9
 8009cf4:	f7f6 fef2 	bl	8000adc <__aeabi_dcmplt>
 8009cf8:	b120      	cbz	r0, 8009d04 <__ieee754_sqrt+0x198>
 8009cfa:	1cab      	adds	r3, r5, #2
 8009cfc:	bf08      	it	eq
 8009cfe:	3601      	addeq	r6, #1
 8009d00:	3502      	adds	r5, #2
 8009d02:	e7e2      	b.n	8009cca <__ieee754_sqrt+0x15e>
 8009d04:	1c6b      	adds	r3, r5, #1
 8009d06:	f023 0501 	bic.w	r5, r3, #1
 8009d0a:	e7de      	b.n	8009cca <__ieee754_sqrt+0x15e>
 8009d0c:	7ff00000 	.word	0x7ff00000
 8009d10:	0800a5d8 	.word	0x0800a5d8
 8009d14:	0800a5d0 	.word	0x0800a5d0

08009d18 <__ieee754_atan2>:
 8009d18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d1c:	ec57 6b11 	vmov	r6, r7, d1
 8009d20:	4273      	negs	r3, r6
 8009d22:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8009ea0 <__ieee754_atan2+0x188>
 8009d26:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 8009d2a:	4333      	orrs	r3, r6
 8009d2c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8009d30:	4543      	cmp	r3, r8
 8009d32:	ec51 0b10 	vmov	r0, r1, d0
 8009d36:	4635      	mov	r5, r6
 8009d38:	d809      	bhi.n	8009d4e <__ieee754_atan2+0x36>
 8009d3a:	4244      	negs	r4, r0
 8009d3c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009d40:	4304      	orrs	r4, r0
 8009d42:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8009d46:	4544      	cmp	r4, r8
 8009d48:	468e      	mov	lr, r1
 8009d4a:	4681      	mov	r9, r0
 8009d4c:	d907      	bls.n	8009d5e <__ieee754_atan2+0x46>
 8009d4e:	4632      	mov	r2, r6
 8009d50:	463b      	mov	r3, r7
 8009d52:	f7f6 fa9b 	bl	800028c <__adddf3>
 8009d56:	ec41 0b10 	vmov	d0, r0, r1
 8009d5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d5e:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 8009d62:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 8009d66:	4334      	orrs	r4, r6
 8009d68:	d103      	bne.n	8009d72 <__ieee754_atan2+0x5a>
 8009d6a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d6e:	f000 b89b 	b.w	8009ea8 <atan>
 8009d72:	17bc      	asrs	r4, r7, #30
 8009d74:	f004 0402 	and.w	r4, r4, #2
 8009d78:	ea53 0909 	orrs.w	r9, r3, r9
 8009d7c:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8009d80:	d107      	bne.n	8009d92 <__ieee754_atan2+0x7a>
 8009d82:	2c02      	cmp	r4, #2
 8009d84:	d05f      	beq.n	8009e46 <__ieee754_atan2+0x12e>
 8009d86:	2c03      	cmp	r4, #3
 8009d88:	d1e5      	bne.n	8009d56 <__ieee754_atan2+0x3e>
 8009d8a:	a143      	add	r1, pc, #268	@ (adr r1, 8009e98 <__ieee754_atan2+0x180>)
 8009d8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009d90:	e7e1      	b.n	8009d56 <__ieee754_atan2+0x3e>
 8009d92:	4315      	orrs	r5, r2
 8009d94:	d106      	bne.n	8009da4 <__ieee754_atan2+0x8c>
 8009d96:	f1be 0f00 	cmp.w	lr, #0
 8009d9a:	db5f      	blt.n	8009e5c <__ieee754_atan2+0x144>
 8009d9c:	a136      	add	r1, pc, #216	@ (adr r1, 8009e78 <__ieee754_atan2+0x160>)
 8009d9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009da2:	e7d8      	b.n	8009d56 <__ieee754_atan2+0x3e>
 8009da4:	4542      	cmp	r2, r8
 8009da6:	d10f      	bne.n	8009dc8 <__ieee754_atan2+0xb0>
 8009da8:	4293      	cmp	r3, r2
 8009daa:	f104 34ff 	add.w	r4, r4, #4294967295
 8009dae:	d107      	bne.n	8009dc0 <__ieee754_atan2+0xa8>
 8009db0:	2c02      	cmp	r4, #2
 8009db2:	d84c      	bhi.n	8009e4e <__ieee754_atan2+0x136>
 8009db4:	4b36      	ldr	r3, [pc, #216]	@ (8009e90 <__ieee754_atan2+0x178>)
 8009db6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009dba:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009dbe:	e7ca      	b.n	8009d56 <__ieee754_atan2+0x3e>
 8009dc0:	2c02      	cmp	r4, #2
 8009dc2:	d848      	bhi.n	8009e56 <__ieee754_atan2+0x13e>
 8009dc4:	4b33      	ldr	r3, [pc, #204]	@ (8009e94 <__ieee754_atan2+0x17c>)
 8009dc6:	e7f6      	b.n	8009db6 <__ieee754_atan2+0x9e>
 8009dc8:	4543      	cmp	r3, r8
 8009dca:	d0e4      	beq.n	8009d96 <__ieee754_atan2+0x7e>
 8009dcc:	1a9b      	subs	r3, r3, r2
 8009dce:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 8009dd2:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009dd6:	da1e      	bge.n	8009e16 <__ieee754_atan2+0xfe>
 8009dd8:	2f00      	cmp	r7, #0
 8009dda:	da01      	bge.n	8009de0 <__ieee754_atan2+0xc8>
 8009ddc:	323c      	adds	r2, #60	@ 0x3c
 8009dde:	db1e      	blt.n	8009e1e <__ieee754_atan2+0x106>
 8009de0:	4632      	mov	r2, r6
 8009de2:	463b      	mov	r3, r7
 8009de4:	f7f6 fd32 	bl	800084c <__aeabi_ddiv>
 8009de8:	ec41 0b10 	vmov	d0, r0, r1
 8009dec:	f000 f9f4 	bl	800a1d8 <fabs>
 8009df0:	f000 f85a 	bl	8009ea8 <atan>
 8009df4:	ec51 0b10 	vmov	r0, r1, d0
 8009df8:	2c01      	cmp	r4, #1
 8009dfa:	d013      	beq.n	8009e24 <__ieee754_atan2+0x10c>
 8009dfc:	2c02      	cmp	r4, #2
 8009dfe:	d015      	beq.n	8009e2c <__ieee754_atan2+0x114>
 8009e00:	2c00      	cmp	r4, #0
 8009e02:	d0a8      	beq.n	8009d56 <__ieee754_atan2+0x3e>
 8009e04:	a318      	add	r3, pc, #96	@ (adr r3, 8009e68 <__ieee754_atan2+0x150>)
 8009e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e0a:	f7f6 fa3d 	bl	8000288 <__aeabi_dsub>
 8009e0e:	a318      	add	r3, pc, #96	@ (adr r3, 8009e70 <__ieee754_atan2+0x158>)
 8009e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e14:	e014      	b.n	8009e40 <__ieee754_atan2+0x128>
 8009e16:	a118      	add	r1, pc, #96	@ (adr r1, 8009e78 <__ieee754_atan2+0x160>)
 8009e18:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009e1c:	e7ec      	b.n	8009df8 <__ieee754_atan2+0xe0>
 8009e1e:	2000      	movs	r0, #0
 8009e20:	2100      	movs	r1, #0
 8009e22:	e7e9      	b.n	8009df8 <__ieee754_atan2+0xe0>
 8009e24:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009e28:	4619      	mov	r1, r3
 8009e2a:	e794      	b.n	8009d56 <__ieee754_atan2+0x3e>
 8009e2c:	a30e      	add	r3, pc, #56	@ (adr r3, 8009e68 <__ieee754_atan2+0x150>)
 8009e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e32:	f7f6 fa29 	bl	8000288 <__aeabi_dsub>
 8009e36:	4602      	mov	r2, r0
 8009e38:	460b      	mov	r3, r1
 8009e3a:	a10d      	add	r1, pc, #52	@ (adr r1, 8009e70 <__ieee754_atan2+0x158>)
 8009e3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009e40:	f7f6 fa22 	bl	8000288 <__aeabi_dsub>
 8009e44:	e787      	b.n	8009d56 <__ieee754_atan2+0x3e>
 8009e46:	a10a      	add	r1, pc, #40	@ (adr r1, 8009e70 <__ieee754_atan2+0x158>)
 8009e48:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009e4c:	e783      	b.n	8009d56 <__ieee754_atan2+0x3e>
 8009e4e:	a10c      	add	r1, pc, #48	@ (adr r1, 8009e80 <__ieee754_atan2+0x168>)
 8009e50:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009e54:	e77f      	b.n	8009d56 <__ieee754_atan2+0x3e>
 8009e56:	2000      	movs	r0, #0
 8009e58:	2100      	movs	r1, #0
 8009e5a:	e77c      	b.n	8009d56 <__ieee754_atan2+0x3e>
 8009e5c:	a10a      	add	r1, pc, #40	@ (adr r1, 8009e88 <__ieee754_atan2+0x170>)
 8009e5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009e62:	e778      	b.n	8009d56 <__ieee754_atan2+0x3e>
 8009e64:	f3af 8000 	nop.w
 8009e68:	33145c07 	.word	0x33145c07
 8009e6c:	3ca1a626 	.word	0x3ca1a626
 8009e70:	54442d18 	.word	0x54442d18
 8009e74:	400921fb 	.word	0x400921fb
 8009e78:	54442d18 	.word	0x54442d18
 8009e7c:	3ff921fb 	.word	0x3ff921fb
 8009e80:	54442d18 	.word	0x54442d18
 8009e84:	3fe921fb 	.word	0x3fe921fb
 8009e88:	54442d18 	.word	0x54442d18
 8009e8c:	bff921fb 	.word	0xbff921fb
 8009e90:	0800a5f8 	.word	0x0800a5f8
 8009e94:	0800a5e0 	.word	0x0800a5e0
 8009e98:	54442d18 	.word	0x54442d18
 8009e9c:	c00921fb 	.word	0xc00921fb
 8009ea0:	7ff00000 	.word	0x7ff00000
 8009ea4:	00000000 	.word	0x00000000

08009ea8 <atan>:
 8009ea8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009eac:	ec55 4b10 	vmov	r4, r5, d0
 8009eb0:	4bbf      	ldr	r3, [pc, #764]	@ (800a1b0 <atan+0x308>)
 8009eb2:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8009eb6:	429e      	cmp	r6, r3
 8009eb8:	46ab      	mov	fp, r5
 8009eba:	d918      	bls.n	8009eee <atan+0x46>
 8009ebc:	4bbd      	ldr	r3, [pc, #756]	@ (800a1b4 <atan+0x30c>)
 8009ebe:	429e      	cmp	r6, r3
 8009ec0:	d801      	bhi.n	8009ec6 <atan+0x1e>
 8009ec2:	d109      	bne.n	8009ed8 <atan+0x30>
 8009ec4:	b144      	cbz	r4, 8009ed8 <atan+0x30>
 8009ec6:	4622      	mov	r2, r4
 8009ec8:	462b      	mov	r3, r5
 8009eca:	4620      	mov	r0, r4
 8009ecc:	4629      	mov	r1, r5
 8009ece:	f7f6 f9dd 	bl	800028c <__adddf3>
 8009ed2:	4604      	mov	r4, r0
 8009ed4:	460d      	mov	r5, r1
 8009ed6:	e006      	b.n	8009ee6 <atan+0x3e>
 8009ed8:	f1bb 0f00 	cmp.w	fp, #0
 8009edc:	f340 812b 	ble.w	800a136 <atan+0x28e>
 8009ee0:	a597      	add	r5, pc, #604	@ (adr r5, 800a140 <atan+0x298>)
 8009ee2:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009ee6:	ec45 4b10 	vmov	d0, r4, r5
 8009eea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009eee:	4bb2      	ldr	r3, [pc, #712]	@ (800a1b8 <atan+0x310>)
 8009ef0:	429e      	cmp	r6, r3
 8009ef2:	d813      	bhi.n	8009f1c <atan+0x74>
 8009ef4:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8009ef8:	429e      	cmp	r6, r3
 8009efa:	d80c      	bhi.n	8009f16 <atan+0x6e>
 8009efc:	a392      	add	r3, pc, #584	@ (adr r3, 800a148 <atan+0x2a0>)
 8009efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f02:	4620      	mov	r0, r4
 8009f04:	4629      	mov	r1, r5
 8009f06:	f7f6 f9c1 	bl	800028c <__adddf3>
 8009f0a:	4bac      	ldr	r3, [pc, #688]	@ (800a1bc <atan+0x314>)
 8009f0c:	2200      	movs	r2, #0
 8009f0e:	f7f6 fe03 	bl	8000b18 <__aeabi_dcmpgt>
 8009f12:	2800      	cmp	r0, #0
 8009f14:	d1e7      	bne.n	8009ee6 <atan+0x3e>
 8009f16:	f04f 3aff 	mov.w	sl, #4294967295
 8009f1a:	e029      	b.n	8009f70 <atan+0xc8>
 8009f1c:	f000 f95c 	bl	800a1d8 <fabs>
 8009f20:	4ba7      	ldr	r3, [pc, #668]	@ (800a1c0 <atan+0x318>)
 8009f22:	429e      	cmp	r6, r3
 8009f24:	ec55 4b10 	vmov	r4, r5, d0
 8009f28:	f200 80bc 	bhi.w	800a0a4 <atan+0x1fc>
 8009f2c:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8009f30:	429e      	cmp	r6, r3
 8009f32:	f200 809e 	bhi.w	800a072 <atan+0x1ca>
 8009f36:	4622      	mov	r2, r4
 8009f38:	462b      	mov	r3, r5
 8009f3a:	4620      	mov	r0, r4
 8009f3c:	4629      	mov	r1, r5
 8009f3e:	f7f6 f9a5 	bl	800028c <__adddf3>
 8009f42:	4b9e      	ldr	r3, [pc, #632]	@ (800a1bc <atan+0x314>)
 8009f44:	2200      	movs	r2, #0
 8009f46:	f7f6 f99f 	bl	8000288 <__aeabi_dsub>
 8009f4a:	2200      	movs	r2, #0
 8009f4c:	4606      	mov	r6, r0
 8009f4e:	460f      	mov	r7, r1
 8009f50:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009f54:	4620      	mov	r0, r4
 8009f56:	4629      	mov	r1, r5
 8009f58:	f7f6 f998 	bl	800028c <__adddf3>
 8009f5c:	4602      	mov	r2, r0
 8009f5e:	460b      	mov	r3, r1
 8009f60:	4630      	mov	r0, r6
 8009f62:	4639      	mov	r1, r7
 8009f64:	f7f6 fc72 	bl	800084c <__aeabi_ddiv>
 8009f68:	f04f 0a00 	mov.w	sl, #0
 8009f6c:	4604      	mov	r4, r0
 8009f6e:	460d      	mov	r5, r1
 8009f70:	4622      	mov	r2, r4
 8009f72:	462b      	mov	r3, r5
 8009f74:	4620      	mov	r0, r4
 8009f76:	4629      	mov	r1, r5
 8009f78:	f7f6 fb3e 	bl	80005f8 <__aeabi_dmul>
 8009f7c:	4602      	mov	r2, r0
 8009f7e:	460b      	mov	r3, r1
 8009f80:	4680      	mov	r8, r0
 8009f82:	4689      	mov	r9, r1
 8009f84:	f7f6 fb38 	bl	80005f8 <__aeabi_dmul>
 8009f88:	a371      	add	r3, pc, #452	@ (adr r3, 800a150 <atan+0x2a8>)
 8009f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f8e:	4606      	mov	r6, r0
 8009f90:	460f      	mov	r7, r1
 8009f92:	f7f6 fb31 	bl	80005f8 <__aeabi_dmul>
 8009f96:	a370      	add	r3, pc, #448	@ (adr r3, 800a158 <atan+0x2b0>)
 8009f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f9c:	f7f6 f976 	bl	800028c <__adddf3>
 8009fa0:	4632      	mov	r2, r6
 8009fa2:	463b      	mov	r3, r7
 8009fa4:	f7f6 fb28 	bl	80005f8 <__aeabi_dmul>
 8009fa8:	a36d      	add	r3, pc, #436	@ (adr r3, 800a160 <atan+0x2b8>)
 8009faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fae:	f7f6 f96d 	bl	800028c <__adddf3>
 8009fb2:	4632      	mov	r2, r6
 8009fb4:	463b      	mov	r3, r7
 8009fb6:	f7f6 fb1f 	bl	80005f8 <__aeabi_dmul>
 8009fba:	a36b      	add	r3, pc, #428	@ (adr r3, 800a168 <atan+0x2c0>)
 8009fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fc0:	f7f6 f964 	bl	800028c <__adddf3>
 8009fc4:	4632      	mov	r2, r6
 8009fc6:	463b      	mov	r3, r7
 8009fc8:	f7f6 fb16 	bl	80005f8 <__aeabi_dmul>
 8009fcc:	a368      	add	r3, pc, #416	@ (adr r3, 800a170 <atan+0x2c8>)
 8009fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fd2:	f7f6 f95b 	bl	800028c <__adddf3>
 8009fd6:	4632      	mov	r2, r6
 8009fd8:	463b      	mov	r3, r7
 8009fda:	f7f6 fb0d 	bl	80005f8 <__aeabi_dmul>
 8009fde:	a366      	add	r3, pc, #408	@ (adr r3, 800a178 <atan+0x2d0>)
 8009fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fe4:	f7f6 f952 	bl	800028c <__adddf3>
 8009fe8:	4642      	mov	r2, r8
 8009fea:	464b      	mov	r3, r9
 8009fec:	f7f6 fb04 	bl	80005f8 <__aeabi_dmul>
 8009ff0:	a363      	add	r3, pc, #396	@ (adr r3, 800a180 <atan+0x2d8>)
 8009ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ff6:	4680      	mov	r8, r0
 8009ff8:	4689      	mov	r9, r1
 8009ffa:	4630      	mov	r0, r6
 8009ffc:	4639      	mov	r1, r7
 8009ffe:	f7f6 fafb 	bl	80005f8 <__aeabi_dmul>
 800a002:	a361      	add	r3, pc, #388	@ (adr r3, 800a188 <atan+0x2e0>)
 800a004:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a008:	f7f6 f93e 	bl	8000288 <__aeabi_dsub>
 800a00c:	4632      	mov	r2, r6
 800a00e:	463b      	mov	r3, r7
 800a010:	f7f6 faf2 	bl	80005f8 <__aeabi_dmul>
 800a014:	a35e      	add	r3, pc, #376	@ (adr r3, 800a190 <atan+0x2e8>)
 800a016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a01a:	f7f6 f935 	bl	8000288 <__aeabi_dsub>
 800a01e:	4632      	mov	r2, r6
 800a020:	463b      	mov	r3, r7
 800a022:	f7f6 fae9 	bl	80005f8 <__aeabi_dmul>
 800a026:	a35c      	add	r3, pc, #368	@ (adr r3, 800a198 <atan+0x2f0>)
 800a028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a02c:	f7f6 f92c 	bl	8000288 <__aeabi_dsub>
 800a030:	4632      	mov	r2, r6
 800a032:	463b      	mov	r3, r7
 800a034:	f7f6 fae0 	bl	80005f8 <__aeabi_dmul>
 800a038:	a359      	add	r3, pc, #356	@ (adr r3, 800a1a0 <atan+0x2f8>)
 800a03a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a03e:	f7f6 f923 	bl	8000288 <__aeabi_dsub>
 800a042:	4632      	mov	r2, r6
 800a044:	463b      	mov	r3, r7
 800a046:	f7f6 fad7 	bl	80005f8 <__aeabi_dmul>
 800a04a:	4602      	mov	r2, r0
 800a04c:	460b      	mov	r3, r1
 800a04e:	4640      	mov	r0, r8
 800a050:	4649      	mov	r1, r9
 800a052:	f7f6 f91b 	bl	800028c <__adddf3>
 800a056:	4622      	mov	r2, r4
 800a058:	462b      	mov	r3, r5
 800a05a:	f7f6 facd 	bl	80005f8 <__aeabi_dmul>
 800a05e:	f1ba 3fff 	cmp.w	sl, #4294967295
 800a062:	4602      	mov	r2, r0
 800a064:	460b      	mov	r3, r1
 800a066:	d148      	bne.n	800a0fa <atan+0x252>
 800a068:	4620      	mov	r0, r4
 800a06a:	4629      	mov	r1, r5
 800a06c:	f7f6 f90c 	bl	8000288 <__aeabi_dsub>
 800a070:	e72f      	b.n	8009ed2 <atan+0x2a>
 800a072:	4b52      	ldr	r3, [pc, #328]	@ (800a1bc <atan+0x314>)
 800a074:	2200      	movs	r2, #0
 800a076:	4620      	mov	r0, r4
 800a078:	4629      	mov	r1, r5
 800a07a:	f7f6 f905 	bl	8000288 <__aeabi_dsub>
 800a07e:	4b4f      	ldr	r3, [pc, #316]	@ (800a1bc <atan+0x314>)
 800a080:	4606      	mov	r6, r0
 800a082:	460f      	mov	r7, r1
 800a084:	2200      	movs	r2, #0
 800a086:	4620      	mov	r0, r4
 800a088:	4629      	mov	r1, r5
 800a08a:	f7f6 f8ff 	bl	800028c <__adddf3>
 800a08e:	4602      	mov	r2, r0
 800a090:	460b      	mov	r3, r1
 800a092:	4630      	mov	r0, r6
 800a094:	4639      	mov	r1, r7
 800a096:	f7f6 fbd9 	bl	800084c <__aeabi_ddiv>
 800a09a:	f04f 0a01 	mov.w	sl, #1
 800a09e:	4604      	mov	r4, r0
 800a0a0:	460d      	mov	r5, r1
 800a0a2:	e765      	b.n	8009f70 <atan+0xc8>
 800a0a4:	4b47      	ldr	r3, [pc, #284]	@ (800a1c4 <atan+0x31c>)
 800a0a6:	429e      	cmp	r6, r3
 800a0a8:	d21c      	bcs.n	800a0e4 <atan+0x23c>
 800a0aa:	4b47      	ldr	r3, [pc, #284]	@ (800a1c8 <atan+0x320>)
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	4620      	mov	r0, r4
 800a0b0:	4629      	mov	r1, r5
 800a0b2:	f7f6 f8e9 	bl	8000288 <__aeabi_dsub>
 800a0b6:	4b44      	ldr	r3, [pc, #272]	@ (800a1c8 <atan+0x320>)
 800a0b8:	4606      	mov	r6, r0
 800a0ba:	460f      	mov	r7, r1
 800a0bc:	2200      	movs	r2, #0
 800a0be:	4620      	mov	r0, r4
 800a0c0:	4629      	mov	r1, r5
 800a0c2:	f7f6 fa99 	bl	80005f8 <__aeabi_dmul>
 800a0c6:	4b3d      	ldr	r3, [pc, #244]	@ (800a1bc <atan+0x314>)
 800a0c8:	2200      	movs	r2, #0
 800a0ca:	f7f6 f8df 	bl	800028c <__adddf3>
 800a0ce:	4602      	mov	r2, r0
 800a0d0:	460b      	mov	r3, r1
 800a0d2:	4630      	mov	r0, r6
 800a0d4:	4639      	mov	r1, r7
 800a0d6:	f7f6 fbb9 	bl	800084c <__aeabi_ddiv>
 800a0da:	f04f 0a02 	mov.w	sl, #2
 800a0de:	4604      	mov	r4, r0
 800a0e0:	460d      	mov	r5, r1
 800a0e2:	e745      	b.n	8009f70 <atan+0xc8>
 800a0e4:	4622      	mov	r2, r4
 800a0e6:	462b      	mov	r3, r5
 800a0e8:	4938      	ldr	r1, [pc, #224]	@ (800a1cc <atan+0x324>)
 800a0ea:	2000      	movs	r0, #0
 800a0ec:	f7f6 fbae 	bl	800084c <__aeabi_ddiv>
 800a0f0:	f04f 0a03 	mov.w	sl, #3
 800a0f4:	4604      	mov	r4, r0
 800a0f6:	460d      	mov	r5, r1
 800a0f8:	e73a      	b.n	8009f70 <atan+0xc8>
 800a0fa:	4b35      	ldr	r3, [pc, #212]	@ (800a1d0 <atan+0x328>)
 800a0fc:	4e35      	ldr	r6, [pc, #212]	@ (800a1d4 <atan+0x32c>)
 800a0fe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a102:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a106:	f7f6 f8bf 	bl	8000288 <__aeabi_dsub>
 800a10a:	4622      	mov	r2, r4
 800a10c:	462b      	mov	r3, r5
 800a10e:	f7f6 f8bb 	bl	8000288 <__aeabi_dsub>
 800a112:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800a116:	4602      	mov	r2, r0
 800a118:	460b      	mov	r3, r1
 800a11a:	e9d6 0100 	ldrd	r0, r1, [r6]
 800a11e:	f7f6 f8b3 	bl	8000288 <__aeabi_dsub>
 800a122:	f1bb 0f00 	cmp.w	fp, #0
 800a126:	4604      	mov	r4, r0
 800a128:	460d      	mov	r5, r1
 800a12a:	f6bf aedc 	bge.w	8009ee6 <atan+0x3e>
 800a12e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a132:	461d      	mov	r5, r3
 800a134:	e6d7      	b.n	8009ee6 <atan+0x3e>
 800a136:	a51c      	add	r5, pc, #112	@ (adr r5, 800a1a8 <atan+0x300>)
 800a138:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a13c:	e6d3      	b.n	8009ee6 <atan+0x3e>
 800a13e:	bf00      	nop
 800a140:	54442d18 	.word	0x54442d18
 800a144:	3ff921fb 	.word	0x3ff921fb
 800a148:	8800759c 	.word	0x8800759c
 800a14c:	7e37e43c 	.word	0x7e37e43c
 800a150:	e322da11 	.word	0xe322da11
 800a154:	3f90ad3a 	.word	0x3f90ad3a
 800a158:	24760deb 	.word	0x24760deb
 800a15c:	3fa97b4b 	.word	0x3fa97b4b
 800a160:	a0d03d51 	.word	0xa0d03d51
 800a164:	3fb10d66 	.word	0x3fb10d66
 800a168:	c54c206e 	.word	0xc54c206e
 800a16c:	3fb745cd 	.word	0x3fb745cd
 800a170:	920083ff 	.word	0x920083ff
 800a174:	3fc24924 	.word	0x3fc24924
 800a178:	5555550d 	.word	0x5555550d
 800a17c:	3fd55555 	.word	0x3fd55555
 800a180:	2c6a6c2f 	.word	0x2c6a6c2f
 800a184:	bfa2b444 	.word	0xbfa2b444
 800a188:	52defd9a 	.word	0x52defd9a
 800a18c:	3fadde2d 	.word	0x3fadde2d
 800a190:	af749a6d 	.word	0xaf749a6d
 800a194:	3fb3b0f2 	.word	0x3fb3b0f2
 800a198:	fe231671 	.word	0xfe231671
 800a19c:	3fbc71c6 	.word	0x3fbc71c6
 800a1a0:	9998ebc4 	.word	0x9998ebc4
 800a1a4:	3fc99999 	.word	0x3fc99999
 800a1a8:	54442d18 	.word	0x54442d18
 800a1ac:	bff921fb 	.word	0xbff921fb
 800a1b0:	440fffff 	.word	0x440fffff
 800a1b4:	7ff00000 	.word	0x7ff00000
 800a1b8:	3fdbffff 	.word	0x3fdbffff
 800a1bc:	3ff00000 	.word	0x3ff00000
 800a1c0:	3ff2ffff 	.word	0x3ff2ffff
 800a1c4:	40038000 	.word	0x40038000
 800a1c8:	3ff80000 	.word	0x3ff80000
 800a1cc:	bff00000 	.word	0xbff00000
 800a1d0:	0800a610 	.word	0x0800a610
 800a1d4:	0800a630 	.word	0x0800a630

0800a1d8 <fabs>:
 800a1d8:	ec51 0b10 	vmov	r0, r1, d0
 800a1dc:	4602      	mov	r2, r0
 800a1de:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a1e2:	ec43 2b10 	vmov	d0, r2, r3
 800a1e6:	4770      	bx	lr

0800a1e8 <_init>:
 800a1e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1ea:	bf00      	nop
 800a1ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1ee:	bc08      	pop	{r3}
 800a1f0:	469e      	mov	lr, r3
 800a1f2:	4770      	bx	lr

0800a1f4 <_fini>:
 800a1f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1f6:	bf00      	nop
 800a1f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1fa:	bc08      	pop	{r3}
 800a1fc:	469e      	mov	lr, r3
 800a1fe:	4770      	bx	lr
