{"vcs1":{"timestamp_begin":1739441932.371451688, "rt":0.28, "ut":0.13, "st":0.10}}
{"vcselab":{"timestamp_begin":1739441932.721039177, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739441933.032647050, "rt":0.15, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739441932.156484174}
{"VCS_COMP_START_TIME": 1739441932.156484174}
{"VCS_COMP_END_TIME": 1739441933.243798202}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265544}}
{"vcselab": {"peak_mem": 150360}}
