Loading plugins phase: Elapsed time ==> 0s.417ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p H:\Documents\301\Post-Benchmark\team14\301_lab_tasks\psoc student pack\psoc_code_base\CS301_Class.cydsn\CS301_Class.cyprj -d CY8C5888LTI-LP097 -s H:\Documents\301\Post-Benchmark\team14\301_lab_tasks\psoc student pack\psoc_code_base\CS301_Class.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "vdac_ref" on ADC_SAR_SEQ_v2_10 is unconnected.
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_10\PSoC5\ADC_SAR_SEQ_v2_10.cysch (Signal: vdac_ref)
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_10\PSoC5\ADC_SAR_SEQ_v2_10.cysch (Shape_798)
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_10\PSoC5\ADC_SAR_SEQ_v2_10.cysch (Shape_885)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.427ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.121ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  CS301_Class.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=H:\Documents\301\Post-Benchmark\team14\301_lab_tasks\psoc student pack\psoc_code_base\CS301_Class.cydsn\CS301_Class.cyprj -dcpsoc3 CS301_Class.v -verilog
======================================================================

======================================================================
Compiling:  CS301_Class.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=H:\Documents\301\Post-Benchmark\team14\301_lab_tasks\psoc student pack\psoc_code_base\CS301_Class.cydsn\CS301_Class.cyprj -dcpsoc3 CS301_Class.v -verilog
======================================================================

======================================================================
Compiling:  CS301_Class.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=H:\Documents\301\Post-Benchmark\team14\301_lab_tasks\psoc student pack\psoc_code_base\CS301_Class.cydsn\CS301_Class.cyprj -dcpsoc3 -verilog CS301_Class.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Oct 13 10:02:31 2023


======================================================================
Compiling:  CS301_Class.v
Program  :   vpp
Options  :    -yv2 -q10 CS301_Class.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Oct 13 10:02:31 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'CS301_Class.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
CS301_Class.v (line 1933, col 82):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  CS301_Class.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=H:\Documents\301\Post-Benchmark\team14\301_lab_tasks\psoc student pack\psoc_code_base\CS301_Class.cydsn\CS301_Class.cyprj -dcpsoc3 -verilog CS301_Class.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Oct 13 10:02:31 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'H:\Documents\301\Post-Benchmark\team14\301_lab_tasks\psoc student pack\psoc_code_base\CS301_Class.cydsn\codegentemp\CS301_Class.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'H:\Documents\301\Post-Benchmark\team14\301_lab_tasks\psoc student pack\psoc_code_base\CS301_Class.cydsn\codegentemp\CS301_Class.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  CS301_Class.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=H:\Documents\301\Post-Benchmark\team14\301_lab_tasks\psoc student pack\psoc_code_base\CS301_Class.cydsn\CS301_Class.cyprj -dcpsoc3 -verilog CS301_Class.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Oct 13 10:02:32 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'H:\Documents\301\Post-Benchmark\team14\301_lab_tasks\psoc student pack\psoc_code_base\CS301_Class.cydsn\codegentemp\CS301_Class.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'H:\Documents\301\Post-Benchmark\team14\301_lab_tasks\psoc student pack\psoc_code_base\CS301_Class.cydsn\codegentemp\CS301_Class.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\QuadDec_M1:Net_1129\
	\QuadDec_M1:Cnt16:Net_82\
	\QuadDec_M1:Cnt16:Net_95\
	\QuadDec_M1:Cnt16:Net_91\
	\QuadDec_M1:Cnt16:Net_102\
	\QuadDec_M1:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_M1:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_M1:Cnt16:CounterUDB:ctrl_cmod_0\
	\QuadDec_M2:Net_1129\
	\QuadDec_M2:Cnt16:Net_82\
	\QuadDec_M2:Cnt16:Net_95\
	\QuadDec_M2:Cnt16:Net_91\
	\QuadDec_M2:Cnt16:Net_102\
	\QuadDec_M2:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_M2:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_M2:Cnt16:CounterUDB:ctrl_cmod_0\
	\Timer_TS:Net_260\
	Net_1614
	Net_1619
	\Timer_TS:Net_53\
	\Timer_TS:TimerUDB:ctrl_ten\
	\Timer_TS:TimerUDB:ctrl_cmode_0\
	\Timer_TS:TimerUDB:ctrl_tmode_1\
	\Timer_TS:TimerUDB:ctrl_tmode_0\
	\Timer_TS:TimerUDB:ctrl_ic_1\
	\Timer_TS:TimerUDB:ctrl_ic_0\
	Net_1618
	\Timer_TS:TimerUDB:zeros_3\
	\Timer_TS:Net_102\
	\Timer_TS:Net_266\
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	\UART:BUART:reset_sr\
	Net_3406
	Net_1898
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_3393
	\UART:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_6:lt\
	\UART:BUART:sRX:MODULE_6:eq\
	\UART:BUART:sRX:MODULE_6:gt\
	\UART:BUART:sRX:MODULE_6:gte\
	\UART:BUART:sRX:MODULE_6:lte\
	Net_4327
	Net_4324
	\PWM_1:Net_114\
	Net_3221
	Net_3218
	\PWM_2:Net_114\
	Net_3485
	Net_3486
	Net_3487
	Net_3488
	Net_3489
	Net_3490
	Net_3491
	\ADC1:SAR:Net_221\
	\ADC1:SAR:Net_383\
	\ADC1:bSAR_SEQ:sw_soc\
	\ADC1:soc_out\
	\ADC1:Net_3905\
	\ADC1:Net_3867\
	\ADC1:MODULE_1:g1:a0:gx:u0:albi_2\
	\ADC1:MODULE_1:g1:a0:gx:u0:agbi_2\
	\ADC1:MODULE_1:g1:a0:gx:u0:albi_1\
	\ADC1:MODULE_1:g1:a0:gx:u0:agbi_1\
	\ADC1:MODULE_1:g1:a0:gx:u0:albi_0\
	\ADC1:MODULE_1:g1:a0:gx:u0:agbi_0\
	\ADC1:MODULE_1:g1:a0:xneq\
	\ADC1:MODULE_1:g1:a0:xlt\
	\ADC1:MODULE_1:g1:a0:xlte\
	\ADC1:MODULE_1:g1:a0:xgt\
	\ADC1:MODULE_1:g1:a0:xgte\
	\ADC1:MODULE_1:lt\
	\ADC1:MODULE_1:gt\
	\ADC1:MODULE_1:gte\
	\ADC1:MODULE_1:lte\
	\ADC1:MODULE_1:neq\


Deleted 108 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to Net_2183
Aliasing one to tmpOE__M1_IN1_net_0
Aliasing tmpOE__M1_IN2_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__M2_IN1_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__M2_IN2_net_0 to tmpOE__M1_IN1_net_0
Aliasing \QuadDec_M1:Cnt16:CounterUDB:ctrl_capmode_1\ to Net_2183
Aliasing \QuadDec_M1:Cnt16:CounterUDB:ctrl_capmode_0\ to Net_2183
Aliasing \QuadDec_M1:Cnt16:CounterUDB:capt_rising\ to Net_2183
Aliasing \QuadDec_M1:Cnt16:CounterUDB:underflow\ to \QuadDec_M1:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_M1:Cnt16:CounterUDB:tc_i\ to \QuadDec_M1:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_M1:bQuadDec:status_4\ to Net_2183
Aliasing \QuadDec_M1:bQuadDec:status_5\ to Net_2183
Aliasing \QuadDec_M1:bQuadDec:status_6\ to Net_2183
Aliasing \QuadDec_M1:Net_1229\ to tmpOE__M1_IN1_net_0
Aliasing \QuadDec_M2:Cnt16:CounterUDB:ctrl_capmode_1\ to Net_2183
Aliasing \QuadDec_M2:Cnt16:CounterUDB:ctrl_capmode_0\ to Net_2183
Aliasing \QuadDec_M2:Cnt16:CounterUDB:capt_rising\ to Net_2183
Aliasing \QuadDec_M2:Cnt16:CounterUDB:underflow\ to \QuadDec_M2:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_M2:Cnt16:CounterUDB:tc_i\ to \QuadDec_M2:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_M2:bQuadDec:status_4\ to Net_2183
Aliasing \QuadDec_M2:bQuadDec:status_5\ to Net_2183
Aliasing \QuadDec_M2:bQuadDec:status_6\ to Net_2183
Aliasing \QuadDec_M2:Net_1229\ to tmpOE__M1_IN1_net_0
Aliasing tmpOE__M1_QA_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__M1_QB_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__M2_QA_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__M2_QB_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__leftIntersectionSensor_net_0 to tmpOE__M1_IN1_net_0
Aliasing Net_12 to Net_2183
Aliasing \Timer_TS:TimerUDB:ctrl_cmode_1\ to Net_2183
Aliasing \Timer_TS:TimerUDB:trigger_enable\ to tmpOE__M1_IN1_net_0
Aliasing \Timer_TS:TimerUDB:status_6\ to Net_2183
Aliasing \Timer_TS:TimerUDB:status_5\ to Net_2183
Aliasing \Timer_TS:TimerUDB:status_4\ to Net_2183
Aliasing \Timer_TS:TimerUDB:status_0\ to \Timer_TS:TimerUDB:tc_i\
Aliasing \USBUART:tmpOE__Dm_net_0\ to tmpOE__M1_IN1_net_0
Aliasing \USBUART:tmpOE__Dp_net_0\ to tmpOE__M1_IN1_net_0
Aliasing \UART:BUART:tx_hd_send_break\ to Net_2183
Aliasing \UART:BUART:HalfDuplexSend\ to Net_2183
Aliasing \UART:BUART:FinalParityType_1\ to Net_2183
Aliasing \UART:BUART:FinalParityType_0\ to Net_2183
Aliasing \UART:BUART:FinalAddrMode_2\ to Net_2183
Aliasing \UART:BUART:FinalAddrMode_1\ to Net_2183
Aliasing \UART:BUART:FinalAddrMode_0\ to Net_2183
Aliasing \UART:BUART:tx_ctrl_mark\ to Net_2183
Aliasing \UART:BUART:tx_status_6\ to Net_2183
Aliasing \UART:BUART:tx_status_5\ to Net_2183
Aliasing \UART:BUART:tx_status_4\ to Net_2183
Aliasing \UART:BUART:rx_count7_bit8_wire\ to Net_2183
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__M1_IN1_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_1\ to \UART:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_0\ to \UART:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to Net_2183
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to tmpOE__M1_IN1_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN5_1\ to \UART:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN5_0\ to \UART:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to tmpOE__M1_IN1_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to Net_2183
Aliasing \UART:BUART:rx_status_1\ to Net_2183
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\ to Net_2183
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\ to Net_2183
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\ to Net_2183
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\ to Net_2183
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\ to Net_2183
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\ to Net_2183
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\ to Net_2183
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\ to tmpOE__M1_IN1_net_0
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\ to tmpOE__M1_IN1_net_0
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\ to Net_2183
Aliasing \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to tmpOE__M1_IN1_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__M1_IN1_net_0
Aliasing \PWM_1:Net_113\ to tmpOE__M1_IN1_net_0
Aliasing \PWM_2:Net_107\ to \PWM_1:Net_107\
Aliasing \PWM_2:Net_113\ to tmpOE__M1_IN1_net_0
Aliasing tmpOE__LED_PIN_5_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__DB0_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__DB1_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__DB2_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__Rx_2_net_0 to tmpOE__M1_IN1_net_0
Aliasing \RF_BT_SELECT:clk\ to Net_2183
Aliasing \RF_BT_SELECT:rst\ to Net_2183
Aliasing tmpOE__LED_PIN_1_net_0 to tmpOE__M1_IN1_net_0
Aliasing \ADC1:AMuxHw_2_Decoder_enable\ to tmpOE__M1_IN1_net_0
Aliasing \ADC1:SAR:vp_ctl_0\ to Net_2183
Aliasing \ADC1:SAR:vp_ctl_2\ to Net_2183
Aliasing \ADC1:SAR:vn_ctl_1\ to Net_2183
Aliasing \ADC1:SAR:vn_ctl_3\ to Net_2183
Aliasing \ADC1:SAR:vp_ctl_1\ to Net_2183
Aliasing \ADC1:SAR:vp_ctl_3\ to Net_2183
Aliasing \ADC1:SAR:vn_ctl_0\ to Net_2183
Aliasing \ADC1:SAR:vn_ctl_2\ to Net_2183
Aliasing \ADC1:SAR:soc\ to Net_2183
Aliasing \ADC1:bSAR_SEQ:status_7\ to Net_2183
Aliasing \ADC1:bSAR_SEQ:status_6\ to Net_2183
Aliasing \ADC1:bSAR_SEQ:status_5\ to Net_2183
Aliasing \ADC1:bSAR_SEQ:status_4\ to Net_2183
Aliasing \ADC1:bSAR_SEQ:status_3\ to Net_2183
Aliasing \ADC1:bSAR_SEQ:status_2\ to Net_2183
Aliasing \ADC1:bSAR_SEQ:status_1\ to Net_2183
Aliasing Net_4670 to \ADC1:bSAR_SEQ:status_0\
Aliasing \ADC1:MODULE_1:g1:a0:gx:u0:aeqb_0\ to tmpOE__M1_IN1_net_0
Aliasing tmpOE__leftLineSensor_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__LED_PIN_2_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__LED_PIN_3_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__middleLineSensor_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__turnCompleteSensor_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__rightLineSensor_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__rightIntersectionSensor_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__LED_PIN_4_net_0 to tmpOE__M1_IN1_net_0
Aliasing tmpOE__LED_PIN_6_net_0 to tmpOE__M1_IN1_net_0
Aliasing \QuadDec_M1:Cnt16:CounterUDB:prevCapture\\D\ to Net_2183
Aliasing \QuadDec_M1:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_M1:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \QuadDec_M2:Cnt16:CounterUDB:prevCapture\\D\ to Net_2183
Aliasing \QuadDec_M2:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_M2:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \Timer_TS:TimerUDB:capture_last\\D\ to Net_2183
Aliasing \Timer_TS:TimerUDB:hwEnable_reg\\D\ to \Timer_TS:TimerUDB:run_mode\
Aliasing \Timer_TS:TimerUDB:capture_out_reg_i\\D\ to \Timer_TS:TimerUDB:capt_fifo_load_int\
Aliasing \UART:BUART:reset_reg\\D\ to Net_2183
Aliasing \UART:BUART:rx_break_status\\D\ to Net_2183
Aliasing \ADC1:AMuxHw_2_Decoder_old_id_5\\D\ to \ADC1:MODIN1_5\
Aliasing \ADC1:AMuxHw_2_Decoder_old_id_4\\D\ to \ADC1:MODIN1_4\
Aliasing \ADC1:AMuxHw_2_Decoder_old_id_3\\D\ to \ADC1:MODIN1_3\
Aliasing \ADC1:AMuxHw_2_Decoder_old_id_2\\D\ to \ADC1:MODIN1_2\
Aliasing \ADC1:AMuxHw_2_Decoder_old_id_1\\D\ to \ADC1:MODIN1_1\
Aliasing \ADC1:AMuxHw_2_Decoder_old_id_0\\D\ to \ADC1:MODIN1_0\
Removing Rhs of wire Net_2404[5] = \PWM_1:Net_57\[1003]
Removing Lhs of wire zero[9] = Net_2183[0]
Removing Lhs of wire one[10] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__M1_IN2_net_0[13] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__M2_IN1_net_0[20] = tmpOE__M1_IN1_net_0[4]
Removing Rhs of wire Net_2460[21] = \PWM_2:Net_57\[1012]
Removing Lhs of wire tmpOE__M2_IN2_net_0[27] = tmpOE__M1_IN1_net_0[4]
Removing Rhs of wire \QuadDec_M1:Net_1275\[37] = \QuadDec_M1:Cnt16:Net_49\[38]
Removing Rhs of wire \QuadDec_M1:Net_1275\[37] = \QuadDec_M1:Cnt16:CounterUDB:tc_reg_i\[95]
Removing Lhs of wire \QuadDec_M1:Cnt16:Net_89\[40] = \QuadDec_M1:Net_1251\[41]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:ctrl_capmode_1\[51] = Net_2183[0]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:ctrl_capmode_0\[52] = Net_2183[0]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:ctrl_enable\[64] = \QuadDec_M1:Cnt16:CounterUDB:control_7\[56]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:capt_rising\[66] = Net_2183[0]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:capt_falling\[67] = \QuadDec_M1:Cnt16:CounterUDB:prevCapture\[65]
Removing Rhs of wire \QuadDec_M1:Net_1260\[71] = \QuadDec_M1:bQuadDec:state_2\[209]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:final_enable\[73] = \QuadDec_M1:Cnt16:CounterUDB:control_7\[56]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:counter_enable\[74] = \QuadDec_M1:Cnt16:CounterUDB:control_7\[56]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:status_0\[75] = \QuadDec_M1:Cnt16:CounterUDB:cmp_out_status\[76]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:status_1\[77] = \QuadDec_M1:Cnt16:CounterUDB:per_zero\[78]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:status_2\[79] = \QuadDec_M1:Cnt16:CounterUDB:overflow_status\[80]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:status_3\[81] = \QuadDec_M1:Cnt16:CounterUDB:underflow_status\[82]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:status_4\[83] = \QuadDec_M1:Cnt16:CounterUDB:hwCapture\[69]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:status_5\[84] = \QuadDec_M1:Cnt16:CounterUDB:fifo_full\[85]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:status_6\[86] = \QuadDec_M1:Cnt16:CounterUDB:fifo_nempty\[87]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:overflow\[89] = \QuadDec_M1:Cnt16:CounterUDB:per_FF\[90]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:underflow\[91] = \QuadDec_M1:Cnt16:CounterUDB:status_1\[77]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:tc_i\[94] = \QuadDec_M1:Cnt16:CounterUDB:reload_tc\[72]
Removing Rhs of wire \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\[96] = \QuadDec_M1:Cnt16:CounterUDB:cmp_equal\[97]
Removing Rhs of wire \QuadDec_M1:Net_1264\[100] = \QuadDec_M1:Cnt16:CounterUDB:cmp_out_reg_i\[99]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:dp_dir\[104] = \QuadDec_M1:Net_1251\[41]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:cs_addr_2\[105] = \QuadDec_M1:Net_1251\[41]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:cs_addr_1\[106] = \QuadDec_M1:Cnt16:CounterUDB:count_enable\[103]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:cs_addr_0\[107] = \QuadDec_M1:Cnt16:CounterUDB:reload\[70]
Removing Lhs of wire \QuadDec_M1:Net_1290\[184] = \QuadDec_M1:Net_1275\[37]
Removing Lhs of wire \QuadDec_M1:bQuadDec:index_filt\[207] = \QuadDec_M1:Net_1232\[208]
Removing Lhs of wire \QuadDec_M1:Net_1232\[208] = tmpOE__M1_IN1_net_0[4]
Removing Rhs of wire \QuadDec_M1:bQuadDec:error\[210] = \QuadDec_M1:bQuadDec:state_3\[211]
Removing Lhs of wire \QuadDec_M1:bQuadDec:status_0\[214] = \QuadDec_M1:Net_530\[215]
Removing Lhs of wire \QuadDec_M1:bQuadDec:status_1\[216] = \QuadDec_M1:Net_611\[217]
Removing Lhs of wire \QuadDec_M1:bQuadDec:status_2\[218] = \QuadDec_M1:Net_1260\[71]
Removing Lhs of wire \QuadDec_M1:bQuadDec:status_3\[219] = \QuadDec_M1:bQuadDec:error\[210]
Removing Lhs of wire \QuadDec_M1:bQuadDec:status_4\[220] = Net_2183[0]
Removing Lhs of wire \QuadDec_M1:bQuadDec:status_5\[221] = Net_2183[0]
Removing Lhs of wire \QuadDec_M1:bQuadDec:status_6\[222] = Net_2183[0]
Removing Lhs of wire \QuadDec_M1:Net_1229\[226] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \QuadDec_M1:Net_1272\[227] = \QuadDec_M1:Net_1264\[100]
Removing Rhs of wire \QuadDec_M2:Net_1275\[233] = \QuadDec_M2:Cnt16:Net_49\[234]
Removing Rhs of wire \QuadDec_M2:Net_1275\[233] = \QuadDec_M2:Cnt16:CounterUDB:tc_reg_i\[290]
Removing Lhs of wire \QuadDec_M2:Cnt16:Net_89\[236] = \QuadDec_M2:Net_1251\[237]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:ctrl_capmode_1\[246] = Net_2183[0]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:ctrl_capmode_0\[247] = Net_2183[0]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:ctrl_enable\[259] = \QuadDec_M2:Cnt16:CounterUDB:control_7\[251]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:capt_rising\[261] = Net_2183[0]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:capt_falling\[262] = \QuadDec_M2:Cnt16:CounterUDB:prevCapture\[260]
Removing Rhs of wire \QuadDec_M2:Net_1260\[266] = \QuadDec_M2:bQuadDec:state_2\[404]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:final_enable\[268] = \QuadDec_M2:Cnt16:CounterUDB:control_7\[251]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:counter_enable\[269] = \QuadDec_M2:Cnt16:CounterUDB:control_7\[251]
Removing Rhs of wire \QuadDec_M2:Cnt16:CounterUDB:status_0\[270] = \QuadDec_M2:Cnt16:CounterUDB:cmp_out_status\[271]
Removing Rhs of wire \QuadDec_M2:Cnt16:CounterUDB:status_1\[272] = \QuadDec_M2:Cnt16:CounterUDB:per_zero\[273]
Removing Rhs of wire \QuadDec_M2:Cnt16:CounterUDB:status_2\[274] = \QuadDec_M2:Cnt16:CounterUDB:overflow_status\[275]
Removing Rhs of wire \QuadDec_M2:Cnt16:CounterUDB:status_3\[276] = \QuadDec_M2:Cnt16:CounterUDB:underflow_status\[277]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:status_4\[278] = \QuadDec_M2:Cnt16:CounterUDB:hwCapture\[264]
Removing Rhs of wire \QuadDec_M2:Cnt16:CounterUDB:status_5\[279] = \QuadDec_M2:Cnt16:CounterUDB:fifo_full\[280]
Removing Rhs of wire \QuadDec_M2:Cnt16:CounterUDB:status_6\[281] = \QuadDec_M2:Cnt16:CounterUDB:fifo_nempty\[282]
Removing Rhs of wire \QuadDec_M2:Cnt16:CounterUDB:overflow\[284] = \QuadDec_M2:Cnt16:CounterUDB:per_FF\[285]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:underflow\[286] = \QuadDec_M2:Cnt16:CounterUDB:status_1\[272]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:tc_i\[289] = \QuadDec_M2:Cnt16:CounterUDB:reload_tc\[267]
Removing Rhs of wire \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\[291] = \QuadDec_M2:Cnt16:CounterUDB:cmp_equal\[292]
Removing Rhs of wire \QuadDec_M2:Net_1264\[295] = \QuadDec_M2:Cnt16:CounterUDB:cmp_out_reg_i\[294]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:dp_dir\[299] = \QuadDec_M2:Net_1251\[237]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:cs_addr_2\[300] = \QuadDec_M2:Net_1251\[237]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:cs_addr_1\[301] = \QuadDec_M2:Cnt16:CounterUDB:count_enable\[298]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:cs_addr_0\[302] = \QuadDec_M2:Cnt16:CounterUDB:reload\[265]
Removing Lhs of wire \QuadDec_M2:Net_1290\[379] = \QuadDec_M2:Net_1275\[233]
Removing Lhs of wire \QuadDec_M2:bQuadDec:index_filt\[402] = \QuadDec_M2:Net_1232\[403]
Removing Lhs of wire \QuadDec_M2:Net_1232\[403] = tmpOE__M1_IN1_net_0[4]
Removing Rhs of wire \QuadDec_M2:bQuadDec:error\[405] = \QuadDec_M2:bQuadDec:state_3\[406]
Removing Lhs of wire \QuadDec_M2:bQuadDec:status_0\[409] = \QuadDec_M2:Net_530\[410]
Removing Lhs of wire \QuadDec_M2:bQuadDec:status_1\[411] = \QuadDec_M2:Net_611\[412]
Removing Lhs of wire \QuadDec_M2:bQuadDec:status_2\[413] = \QuadDec_M2:Net_1260\[266]
Removing Lhs of wire \QuadDec_M2:bQuadDec:status_3\[414] = \QuadDec_M2:bQuadDec:error\[405]
Removing Lhs of wire \QuadDec_M2:bQuadDec:status_4\[415] = Net_2183[0]
Removing Lhs of wire \QuadDec_M2:bQuadDec:status_5\[416] = Net_2183[0]
Removing Lhs of wire \QuadDec_M2:bQuadDec:status_6\[417] = Net_2183[0]
Removing Lhs of wire \QuadDec_M2:Net_1229\[421] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \QuadDec_M2:Net_1272\[422] = \QuadDec_M2:Net_1264\[295]
Removing Lhs of wire tmpOE__M1_QA_net_0[425] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__M1_QB_net_0[430] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__M2_QA_net_0[435] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__M2_QB_net_0[440] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__leftIntersectionSensor_net_0[445] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire Net_12[451] = Net_2183[0]
Removing Lhs of wire \Timer_TS:TimerUDB:ctrl_enable\[471] = \Timer_TS:TimerUDB:control_7\[463]
Removing Lhs of wire \Timer_TS:TimerUDB:ctrl_cmode_1\[473] = Net_2183[0]
Removing Rhs of wire \Timer_TS:TimerUDB:timer_enable\[482] = \Timer_TS:TimerUDB:runmode_enable\[494]
Removing Rhs of wire \Timer_TS:TimerUDB:run_mode\[483] = \Timer_TS:TimerUDB:hwEnable\[484]
Removing Lhs of wire \Timer_TS:TimerUDB:run_mode\[483] = \Timer_TS:TimerUDB:control_7\[463]
Removing Lhs of wire \Timer_TS:TimerUDB:trigger_enable\[486] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \Timer_TS:TimerUDB:tc_i\[488] = \Timer_TS:TimerUDB:status_tc\[485]
Removing Lhs of wire \Timer_TS:TimerUDB:capt_fifo_load_int\[493] = \Timer_TS:TimerUDB:capt_fifo_load\[481]
Removing Lhs of wire \Timer_TS:TimerUDB:status_6\[496] = Net_2183[0]
Removing Lhs of wire \Timer_TS:TimerUDB:status_5\[497] = Net_2183[0]
Removing Lhs of wire \Timer_TS:TimerUDB:status_4\[498] = Net_2183[0]
Removing Lhs of wire \Timer_TS:TimerUDB:status_0\[499] = \Timer_TS:TimerUDB:status_tc\[485]
Removing Lhs of wire \Timer_TS:TimerUDB:status_1\[500] = \Timer_TS:TimerUDB:capt_fifo_load\[481]
Removing Rhs of wire \Timer_TS:TimerUDB:status_2\[501] = \Timer_TS:TimerUDB:fifo_full\[502]
Removing Rhs of wire \Timer_TS:TimerUDB:status_3\[503] = \Timer_TS:TimerUDB:fifo_nempty\[504]
Removing Lhs of wire \Timer_TS:TimerUDB:cs_addr_2\[506] = Net_2183[0]
Removing Lhs of wire \Timer_TS:TimerUDB:cs_addr_1\[507] = \Timer_TS:TimerUDB:trig_reg\[495]
Removing Lhs of wire \Timer_TS:TimerUDB:cs_addr_0\[508] = \Timer_TS:TimerUDB:per_zero\[487]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[641] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[648] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \UART:Net_61\[702] = \UART:Net_9\[701]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[706] = Net_2183[0]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[707] = Net_2183[0]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[708] = Net_2183[0]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[709] = Net_2183[0]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[710] = Net_2183[0]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[711] = Net_2183[0]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[712] = Net_2183[0]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[713] = Net_2183[0]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[725] = \UART:BUART:tx_bitclk_dp\[761]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[771] = \UART:BUART:tx_counter_dp\[762]
Removing Lhs of wire \UART:BUART:tx_status_6\[772] = Net_2183[0]
Removing Lhs of wire \UART:BUART:tx_status_5\[773] = Net_2183[0]
Removing Lhs of wire \UART:BUART:tx_status_4\[774] = Net_2183[0]
Removing Lhs of wire \UART:BUART:tx_status_1\[776] = \UART:BUART:tx_fifo_empty\[739]
Removing Lhs of wire \UART:BUART:tx_status_3\[778] = \UART:BUART:tx_fifo_notfull\[738]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[838] = Net_2183[0]
Removing Rhs of wire Net_3349[845] = \RX_Mux:tmp__RX_Mux_reg\[1048]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[846] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[857]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[848] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[858]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[849] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[874]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[850] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[888]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[851] = \UART:BUART:sRX:s23Poll:MODIN3_1\[852]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[852] = \UART:BUART:pollcount_1\[844]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[853] = \UART:BUART:sRX:s23Poll:MODIN3_0\[854]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[854] = \UART:BUART:pollcount_0\[847]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[860] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[861] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[862] = \UART:BUART:pollcount_1\[844]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_1\[863] = \UART:BUART:pollcount_1\[844]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[864] = \UART:BUART:pollcount_0\[847]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_0\[865] = \UART:BUART:pollcount_0\[847]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[866] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[867] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[868] = \UART:BUART:pollcount_1\[844]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[869] = \UART:BUART:pollcount_0\[847]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[870] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[871] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[876] = \UART:BUART:pollcount_1\[844]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN5_1\[877] = \UART:BUART:pollcount_1\[844]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[878] = \UART:BUART:pollcount_0\[847]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN5_0\[879] = \UART:BUART:pollcount_0\[847]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[880] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[881] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[882] = \UART:BUART:pollcount_1\[844]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[883] = \UART:BUART:pollcount_0\[847]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[884] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[885] = Net_2183[0]
Removing Lhs of wire \UART:BUART:rx_status_1\[892] = Net_2183[0]
Removing Rhs of wire \UART:BUART:rx_status_2\[893] = \UART:BUART:rx_parity_error_status\[894]
Removing Rhs of wire \UART:BUART:rx_status_3\[895] = \UART:BUART:rx_stop_bit_error\[896]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[906] = \UART:BUART:sRX:MODULE_5:g2:a0:lta_0\[955]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\[910] = \UART:BUART:sRX:MODULE_6:g1:a0:xneq\[977]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\[911] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\[912] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\[913] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_3\[914] = \UART:BUART:sRX:MODIN6_6\[915]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_6\[915] = \UART:BUART:rx_count_6\[833]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_2\[916] = \UART:BUART:sRX:MODIN6_5\[917]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_5\[917] = \UART:BUART:rx_count_5\[834]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_1\[918] = \UART:BUART:sRX:MODIN6_4\[919]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_4\[919] = \UART:BUART:rx_count_4\[835]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_0\[920] = \UART:BUART:sRX:MODIN6_3\[921]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_3\[921] = \UART:BUART:rx_count_3\[836]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\[922] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\[923] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\[924] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\[925] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\[926] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\[927] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\[928] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_6\[929] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_5\[930] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_4\[931] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_3\[932] = \UART:BUART:rx_count_6\[833]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_2\[933] = \UART:BUART:rx_count_5\[834]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_1\[934] = \UART:BUART:rx_count_4\[835]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_0\[935] = \UART:BUART:rx_count_3\[836]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_6\[936] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_5\[937] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_4\[938] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_3\[939] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_2\[940] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_1\[941] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_0\[942] = Net_2183[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newa_0\[957] = \UART:BUART:rx_postpoll\[792]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newb_0\[958] = \UART:BUART:rx_parity_bit\[909]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:dataa_0\[959] = \UART:BUART:rx_postpoll\[792]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:datab_0\[960] = \UART:BUART:rx_parity_bit\[909]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[961] = \UART:BUART:rx_postpoll\[792]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[962] = \UART:BUART:rx_parity_bit\[909]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[964] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[965] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[963]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[966] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[963]
Removing Lhs of wire tmpOE__Rx_1_net_0[988] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__Tx_1_net_0[994] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \PWM_1:Net_107\[1000] = Net_2183[0]
Removing Lhs of wire \PWM_1:Net_113\[1001] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \PWM_2:Net_107\[1009] = Net_2183[0]
Removing Lhs of wire \PWM_2:Net_113\[1010] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__LED_PIN_5_net_0[1019] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__DB0_net_0[1025] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__DB1_net_0[1031] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__DB2_net_0[1037] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__Rx_2_net_0[1043] = tmpOE__M1_IN1_net_0[4]
Removing Rhs of wire Net_3437[1049] = \RF_BT_SELECT:control_out_0\[1052]
Removing Rhs of wire Net_3437[1049] = \RF_BT_SELECT:control_0\[1075]
Removing Lhs of wire \RF_BT_SELECT:clk\[1050] = Net_2183[0]
Removing Lhs of wire \RF_BT_SELECT:rst\[1051] = Net_2183[0]
Removing Lhs of wire tmpOE__LED_PIN_1_net_0[1077] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \ADC1:AMuxHw_2_Decoder_enable\[1082] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \ADC1:cmp_vv_vv_MODGEN_1\[1084] = \ADC1:MODULE_1:g1:a0:xeq\[1418]
Removing Rhs of wire \ADC1:clock\[1085] = \ADC1:Net_3874\[1318]
Removing Rhs of wire \ADC1:ch_addr_5\[1087] = \ADC1:bSAR_SEQ:count_5\[1285]
Removing Rhs of wire \ADC1:ch_addr_4\[1089] = \ADC1:bSAR_SEQ:count_4\[1286]
Removing Rhs of wire \ADC1:ch_addr_3\[1091] = \ADC1:bSAR_SEQ:count_3\[1287]
Removing Rhs of wire \ADC1:ch_addr_2\[1093] = \ADC1:bSAR_SEQ:count_2\[1288]
Removing Rhs of wire \ADC1:ch_addr_1\[1095] = \ADC1:bSAR_SEQ:count_1\[1289]
Removing Rhs of wire \ADC1:ch_addr_0\[1097] = \ADC1:bSAR_SEQ:count_0\[1290]
Removing Lhs of wire \ADC1:SAR:vp_ctl_0\[1230] = Net_2183[0]
Removing Lhs of wire \ADC1:SAR:vp_ctl_2\[1231] = Net_2183[0]
Removing Lhs of wire \ADC1:SAR:vn_ctl_1\[1232] = Net_2183[0]
Removing Lhs of wire \ADC1:SAR:vn_ctl_3\[1233] = Net_2183[0]
Removing Lhs of wire \ADC1:SAR:vp_ctl_1\[1234] = Net_2183[0]
Removing Lhs of wire \ADC1:SAR:vp_ctl_3\[1235] = Net_2183[0]
Removing Lhs of wire \ADC1:SAR:vn_ctl_0\[1236] = Net_2183[0]
Removing Lhs of wire \ADC1:SAR:vn_ctl_2\[1237] = Net_2183[0]
Removing Lhs of wire \ADC1:SAR:Net_188\[1238] = \ADC1:clock\[1085]
Removing Lhs of wire \ADC1:SAR:soc\[1244] = Net_2183[0]
Removing Rhs of wire \ADC1:bSAR_SEQ:enable\[1275] = \ADC1:bSAR_SEQ:control_0\[1276]
Removing Rhs of wire \ADC1:bSAR_SEQ:load_period\[1277] = \ADC1:bSAR_SEQ:control_1\[1278]
Removing Lhs of wire \ADC1:bSAR_SEQ:status_7\[1291] = Net_2183[0]
Removing Lhs of wire \ADC1:bSAR_SEQ:status_6\[1292] = Net_2183[0]
Removing Lhs of wire \ADC1:bSAR_SEQ:status_5\[1293] = Net_2183[0]
Removing Lhs of wire \ADC1:bSAR_SEQ:status_4\[1294] = Net_2183[0]
Removing Lhs of wire \ADC1:bSAR_SEQ:status_3\[1295] = Net_2183[0]
Removing Lhs of wire \ADC1:bSAR_SEQ:status_2\[1296] = Net_2183[0]
Removing Lhs of wire \ADC1:bSAR_SEQ:status_1\[1297] = Net_2183[0]
Removing Rhs of wire \ADC1:bSAR_SEQ:status_0\[1298] = \ADC1:bSAR_SEQ:nrq_edge_detect_reg\[1299]
Removing Rhs of wire Net_4670[1306] = \ADC1:bSAR_SEQ:status_0\[1298]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:newa_5\[1329] = \ADC1:MODIN1_5\[1330]
Removing Lhs of wire \ADC1:MODIN1_5\[1330] = \ADC1:ch_addr_5\[1087]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:newa_4\[1331] = \ADC1:MODIN1_4\[1332]
Removing Lhs of wire \ADC1:MODIN1_4\[1332] = \ADC1:ch_addr_4\[1089]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:newa_3\[1333] = \ADC1:MODIN1_3\[1334]
Removing Lhs of wire \ADC1:MODIN1_3\[1334] = \ADC1:ch_addr_3\[1091]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:newa_2\[1335] = \ADC1:MODIN1_2\[1336]
Removing Lhs of wire \ADC1:MODIN1_2\[1336] = \ADC1:ch_addr_2\[1093]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:newa_1\[1337] = \ADC1:MODIN1_1\[1338]
Removing Lhs of wire \ADC1:MODIN1_1\[1338] = \ADC1:ch_addr_1\[1095]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:newa_0\[1339] = \ADC1:MODIN1_0\[1340]
Removing Lhs of wire \ADC1:MODIN1_0\[1340] = \ADC1:ch_addr_0\[1097]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:newb_5\[1341] = \ADC1:MODIN2_5\[1342]
Removing Lhs of wire \ADC1:MODIN2_5\[1342] = \ADC1:AMuxHw_2_Decoder_old_id_5\[1086]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:newb_4\[1343] = \ADC1:MODIN2_4\[1344]
Removing Lhs of wire \ADC1:MODIN2_4\[1344] = \ADC1:AMuxHw_2_Decoder_old_id_4\[1088]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:newb_3\[1345] = \ADC1:MODIN2_3\[1346]
Removing Lhs of wire \ADC1:MODIN2_3\[1346] = \ADC1:AMuxHw_2_Decoder_old_id_3\[1090]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:newb_2\[1347] = \ADC1:MODIN2_2\[1348]
Removing Lhs of wire \ADC1:MODIN2_2\[1348] = \ADC1:AMuxHw_2_Decoder_old_id_2\[1092]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:newb_1\[1349] = \ADC1:MODIN2_1\[1350]
Removing Lhs of wire \ADC1:MODIN2_1\[1350] = \ADC1:AMuxHw_2_Decoder_old_id_1\[1094]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:newb_0\[1351] = \ADC1:MODIN2_0\[1352]
Removing Lhs of wire \ADC1:MODIN2_0\[1352] = \ADC1:AMuxHw_2_Decoder_old_id_0\[1096]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:dataa_5\[1353] = \ADC1:ch_addr_5\[1087]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:dataa_4\[1354] = \ADC1:ch_addr_4\[1089]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:dataa_3\[1355] = \ADC1:ch_addr_3\[1091]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:dataa_2\[1356] = \ADC1:ch_addr_2\[1093]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:dataa_1\[1357] = \ADC1:ch_addr_1\[1095]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:dataa_0\[1358] = \ADC1:ch_addr_0\[1097]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:datab_5\[1359] = \ADC1:AMuxHw_2_Decoder_old_id_5\[1086]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:datab_4\[1360] = \ADC1:AMuxHw_2_Decoder_old_id_4\[1088]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:datab_3\[1361] = \ADC1:AMuxHw_2_Decoder_old_id_3\[1090]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:datab_2\[1362] = \ADC1:AMuxHw_2_Decoder_old_id_2\[1092]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:datab_1\[1363] = \ADC1:AMuxHw_2_Decoder_old_id_1\[1094]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:datab_0\[1364] = \ADC1:AMuxHw_2_Decoder_old_id_0\[1096]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:gx:u0:a_5\[1365] = \ADC1:ch_addr_5\[1087]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:gx:u0:a_4\[1366] = \ADC1:ch_addr_4\[1089]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:gx:u0:a_3\[1367] = \ADC1:ch_addr_3\[1091]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:gx:u0:a_2\[1368] = \ADC1:ch_addr_2\[1093]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:gx:u0:a_1\[1369] = \ADC1:ch_addr_1\[1095]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:gx:u0:a_0\[1370] = \ADC1:ch_addr_0\[1097]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:gx:u0:b_5\[1371] = \ADC1:AMuxHw_2_Decoder_old_id_5\[1086]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:gx:u0:b_4\[1372] = \ADC1:AMuxHw_2_Decoder_old_id_4\[1088]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:gx:u0:b_3\[1373] = \ADC1:AMuxHw_2_Decoder_old_id_3\[1090]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:gx:u0:b_2\[1374] = \ADC1:AMuxHw_2_Decoder_old_id_2\[1092]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:gx:u0:b_1\[1375] = \ADC1:AMuxHw_2_Decoder_old_id_1\[1094]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:gx:u0:b_0\[1376] = \ADC1:AMuxHw_2_Decoder_old_id_0\[1096]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:gx:u0:aeqb_0\[1383] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:gx:u0:eq_0\[1384] = \ADC1:MODULE_1:g1:a0:gx:u0:xnor_array_0\[1382]
Removing Lhs of wire \ADC1:MODULE_1:g1:a0:gx:u0:eqi_0\[1390] = \ADC1:MODULE_1:g1:a0:gx:u0:eq_5\[1389]
Removing Rhs of wire \ADC1:MODULE_1:g1:a0:xeq\[1418] = \ADC1:MODULE_1:g1:a0:gx:u0:aeqb_1\[1391]
Removing Lhs of wire tmpOE__leftLineSensor_net_0[1430] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__LED_PIN_2_net_0[1436] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__LED_PIN_3_net_0[1442] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__middleLineSensor_net_0[1448] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__turnCompleteSensor_net_0[1454] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__rightLineSensor_net_0[1460] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__rightIntersectionSensor_net_0[1466] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__LED_PIN_4_net_0[1472] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire tmpOE__LED_PIN_6_net_0[1478] = tmpOE__M1_IN1_net_0[4]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:prevCapture\\D\[1485] = Net_2183[0]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\\D\[1486] = \QuadDec_M1:Cnt16:CounterUDB:overflow\[89]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\\D\[1487] = \QuadDec_M1:Cnt16:CounterUDB:status_1\[77]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:tc_reg_i\\D\[1488] = \QuadDec_M1:Cnt16:CounterUDB:reload_tc\[72]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:prevCompare\\D\[1489] = \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\[96]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1490] = \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\[96]
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\\D\[1491] = \QuadDec_M1:Net_1203\[102]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:prevCapture\\D\[1500] = Net_2183[0]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\\D\[1501] = \QuadDec_M2:Cnt16:CounterUDB:overflow\[284]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\\D\[1502] = \QuadDec_M2:Cnt16:CounterUDB:status_1\[272]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:tc_reg_i\\D\[1503] = \QuadDec_M2:Cnt16:CounterUDB:reload_tc\[267]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:prevCompare\\D\[1504] = \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\[291]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1505] = \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\[291]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\\D\[1506] = \QuadDec_M2:Net_1203\[297]
Removing Lhs of wire \Timer_TS:TimerUDB:capture_last\\D\[1514] = Net_2183[0]
Removing Lhs of wire \Timer_TS:TimerUDB:tc_reg_i\\D\[1515] = \Timer_TS:TimerUDB:status_tc\[485]
Removing Lhs of wire \Timer_TS:TimerUDB:hwEnable_reg\\D\[1516] = \Timer_TS:TimerUDB:control_7\[463]
Removing Lhs of wire \Timer_TS:TimerUDB:capture_out_reg_i\\D\[1517] = \Timer_TS:TimerUDB:capt_fifo_load\[481]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1518] = Net_2183[0]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1533] = \UART:BUART:rx_bitclk_pre\[827]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1542] = \UART:BUART:rx_parity_error_pre\[904]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1543] = Net_2183[0]
Removing Lhs of wire \ADC1:AMuxHw_2_Decoder_old_id_5\\D\[1547] = \ADC1:ch_addr_5\[1087]
Removing Lhs of wire \ADC1:AMuxHw_2_Decoder_old_id_4\\D\[1548] = \ADC1:ch_addr_4\[1089]
Removing Lhs of wire \ADC1:AMuxHw_2_Decoder_old_id_3\\D\[1549] = \ADC1:ch_addr_3\[1091]
Removing Lhs of wire \ADC1:AMuxHw_2_Decoder_old_id_2\\D\[1550] = \ADC1:ch_addr_2\[1093]
Removing Lhs of wire \ADC1:AMuxHw_2_Decoder_old_id_1\\D\[1551] = \ADC1:ch_addr_1\[1095]
Removing Lhs of wire \ADC1:AMuxHw_2_Decoder_old_id_0\\D\[1552] = \ADC1:ch_addr_0\[1097]
Removing Lhs of wire \ADC1:bSAR_SEQ:nrq_edge_detect_reg\\D\[1617] = \ADC1:bSAR_SEQ:nrq_edge_detect\[1305]
Removing Lhs of wire \ADC1:bSAR_SEQ:nrq_reg\\D\[1619] = \ADC1:bSAR_SEQ:bus_clk_nrq_reg\[1302]

------------------------------------------------------
Aliased 0 equations, 344 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_2183' (cost = 0):
Net_2183 <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__M1_IN1_net_0' (cost = 0):
tmpOE__M1_IN1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\QuadDec_M1:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_M1:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_M1:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_M1:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_M1:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_M1:Cnt16:CounterUDB:status_1\
	OR \QuadDec_M1:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_M1:bQuadDec:A_j\' (cost = 1):
\QuadDec_M1:bQuadDec:A_j\ <= ((\QuadDec_M1:bQuadDec:quad_A_delayed_0\ and \QuadDec_M1:bQuadDec:quad_A_delayed_1\ and \QuadDec_M1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_M1:bQuadDec:A_k\' (cost = 3):
\QuadDec_M1:bQuadDec:A_k\ <= ((not \QuadDec_M1:bQuadDec:quad_A_delayed_0\ and not \QuadDec_M1:bQuadDec:quad_A_delayed_1\ and not \QuadDec_M1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_M1:bQuadDec:B_j\' (cost = 1):
\QuadDec_M1:bQuadDec:B_j\ <= ((\QuadDec_M1:bQuadDec:quad_B_delayed_0\ and \QuadDec_M1:bQuadDec:quad_B_delayed_1\ and \QuadDec_M1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_M1:bQuadDec:B_k\' (cost = 3):
\QuadDec_M1:bQuadDec:B_k\ <= ((not \QuadDec_M1:bQuadDec:quad_B_delayed_0\ and not \QuadDec_M1:bQuadDec:quad_B_delayed_1\ and not \QuadDec_M1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_M1:Net_1151\' (cost = 0):
\QuadDec_M1:Net_1151\ <= (not \QuadDec_M1:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_M1:Net_1287\' (cost = 0):
\QuadDec_M1:Net_1287\ <= (not \QuadDec_M1:Net_1264\);

Note:  Expanding virtual equation for '\QuadDec_M2:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_M2:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_M2:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_M2:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_M2:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_M2:Cnt16:CounterUDB:status_1\
	OR \QuadDec_M2:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_M2:bQuadDec:A_j\' (cost = 1):
\QuadDec_M2:bQuadDec:A_j\ <= ((\QuadDec_M2:bQuadDec:quad_A_delayed_0\ and \QuadDec_M2:bQuadDec:quad_A_delayed_1\ and \QuadDec_M2:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_M2:bQuadDec:A_k\' (cost = 3):
\QuadDec_M2:bQuadDec:A_k\ <= ((not \QuadDec_M2:bQuadDec:quad_A_delayed_0\ and not \QuadDec_M2:bQuadDec:quad_A_delayed_1\ and not \QuadDec_M2:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_M2:bQuadDec:B_j\' (cost = 1):
\QuadDec_M2:bQuadDec:B_j\ <= ((\QuadDec_M2:bQuadDec:quad_B_delayed_0\ and \QuadDec_M2:bQuadDec:quad_B_delayed_1\ and \QuadDec_M2:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_M2:bQuadDec:B_k\' (cost = 3):
\QuadDec_M2:bQuadDec:B_k\ <= ((not \QuadDec_M2:bQuadDec:quad_B_delayed_0\ and not \QuadDec_M2:bQuadDec:quad_B_delayed_1\ and not \QuadDec_M2:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_M2:Net_1151\' (cost = 0):
\QuadDec_M2:Net_1151\ <= (not \QuadDec_M2:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_M2:Net_1287\' (cost = 0):
\QuadDec_M2:Net_1287\ <= (not \QuadDec_M2:Net_1264\);

Note:  Expanding virtual equation for '\Timer_TS:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_TS:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_TS:TimerUDB:timer_enable\' (cost = 0):
\Timer_TS:TimerUDB:timer_enable\ <= (\Timer_TS:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for 'Net_3349' (cost = 70):
Net_3349 <= ((not Net_3437 and Net_3438)
	OR (Net_3405 and Net_3437));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 8):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\ADC1:MODULE_1:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\ADC1:MODULE_1:g1:a0:gx:u0:xnor_array_5\ <= ((not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\)
	OR (\ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\));

Note:  Expanding virtual equation for '\ADC1:MODULE_1:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\ADC1:MODULE_1:g1:a0:gx:u0:xnor_array_4\ <= ((not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\)
	OR (\ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\));

Note:  Expanding virtual equation for '\ADC1:MODULE_1:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\ADC1:MODULE_1:g1:a0:gx:u0:xnor_array_3\ <= ((not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\)
	OR (\ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\));

Note:  Expanding virtual equation for '\ADC1:MODULE_1:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\ADC1:MODULE_1:g1:a0:gx:u0:xnor_array_2\ <= ((not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\)
	OR (\ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\));

Note:  Expanding virtual equation for '\ADC1:MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\ADC1:MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= ((not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\)
	OR (\ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\));

Note:  Expanding virtual equation for '\ADC1:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\ADC1:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\)
	OR (\ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC1:MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 8):
\ADC1:MODULE_1:g1:a0:gx:u0:eq_1\ <= ((not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (\ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC1:MODULE_1:g1:a0:gx:u0:eq_2\' (cost = 16):
\ADC1:MODULE_1:g1:a0:gx:u0:eq_2\ <= ((not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (\ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC1:MODULE_1:g1:a0:gx:u0:eq_3\' (cost = 32):
\ADC1:MODULE_1:g1:a0:gx:u0:eq_3\ <= ((not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (\ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC1:MODULE_1:g1:a0:gx:u0:eq_4\' (cost = 64):
\ADC1:MODULE_1:g1:a0:gx:u0:eq_4\ <= ((not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (\ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC1:MODULE_1:g1:a0:gx:u0:eq_5\' (cost = 64):
\ADC1:MODULE_1:g1:a0:gx:u0:eq_5\ <= ((not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (\ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC1:MODULE_1:g1:a0:gx:u0:lt_3\' (cost = 2):
\ADC1:MODULE_1:g1:a0:gx:u0:lt_3\ <= ((not \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_3\));

Note:  Expanding virtual equation for '\ADC1:MODULE_1:g1:a0:gx:u0:gt_3\' (cost = 2):
\ADC1:MODULE_1:g1:a0:gx:u0:gt_3\ <= ((not \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\));

Note:  Expanding virtual equation for '\ADC1:MODULE_1:g1:a0:gx:u0:lt_4\' (cost = 6):
\ADC1:MODULE_1:g1:a0:gx:u0:lt_4\ <= ((not \ADC1:ch_addr_4\ and not \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_4\));

Note:  Expanding virtual equation for '\ADC1:MODULE_1:g1:a0:gx:u0:gt_4\' (cost = 6):
\ADC1:MODULE_1:g1:a0:gx:u0:gt_4\ <= ((not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_4\ and \ADC1:ch_addr_3\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\));

Note:  Expanding virtual equation for '\ADC1:MODULE_1:g1:a0:gx:u0:lt_0\' (cost = 2):
\ADC1:MODULE_1:g1:a0:gx:u0:lt_0\ <= ((not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_0\));

Note:  Expanding virtual equation for '\ADC1:MODULE_1:g1:a0:gx:u0:gt_0\' (cost = 2):
\ADC1:MODULE_1:g1:a0:gx:u0:gt_0\ <= ((not \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC1:MODULE_1:g1:a0:gx:u0:lt_1\' (cost = 6):
\ADC1:MODULE_1:g1:a0:gx:u0:lt_1\ <= ((not \ADC1:ch_addr_1\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_1\));

Note:  Expanding virtual equation for '\ADC1:MODULE_1:g1:a0:gx:u0:gt_1\' (cost = 6):
\ADC1:MODULE_1:g1:a0:gx:u0:gt_1\ <= ((not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_1\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\QuadDec_M1:Net_1248\' (cost = 2):
\QuadDec_M1:Net_1248\ <= ((not \QuadDec_M1:Net_1264\ and \QuadDec_M1:Net_1275\));

Note:  Expanding virtual equation for '\QuadDec_M2:Net_1248\' (cost = 2):
\QuadDec_M2:Net_1248\ <= ((not \QuadDec_M2:Net_1264\ and \QuadDec_M2:Net_1275\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 6):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\ADC1:MODULE_1:g1:a0:xeq\' (cost = 64):
\ADC1:MODULE_1:g1:a0:xeq\ <= ((not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (\ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\));


Substituting virtuals - pass 3:

Note:  Virtual signal \UART:BUART:rx_postpoll\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 3 > 102 has been made a (soft) node.
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (not Net_3437 and \UART:BUART:pollcount_0\ and Net_3438)
	OR (\UART:BUART:pollcount_0\ and Net_3405 and Net_3437));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:rx_postpoll\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:rx_postpoll\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:rx_postpoll\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:rx_postpoll\ and \UART:BUART:rx_parity_bit\));

Note:  Virtual signal \ADC1:AMuxHw_2_Decoder_is_active\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\ADC1:AMuxHw_2_Decoder_is_active\ <= ((not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_0\ and not \ADC1:ch_addr_0\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_1\ and not \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_2\ and not \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_3\ and not \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_4\ and not \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (not \ADC1:AMuxHw_2_Decoder_old_id_5\ and not \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\)
	OR (\ADC1:AMuxHw_2_Decoder_old_id_5\ and \ADC1:ch_addr_5\ and \ADC1:AMuxHw_2_Decoder_old_id_4\ and \ADC1:ch_addr_4\ and \ADC1:AMuxHw_2_Decoder_old_id_3\ and \ADC1:ch_addr_3\ and \ADC1:AMuxHw_2_Decoder_old_id_2\ and \ADC1:ch_addr_2\ and \ADC1:AMuxHw_2_Decoder_old_id_1\ and \ADC1:ch_addr_1\ and \ADC1:AMuxHw_2_Decoder_old_id_0\ and \ADC1:ch_addr_0\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 73 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \QuadDec_M1:Cnt16:CounterUDB:hwCapture\ to Net_2183
Aliasing \QuadDec_M2:Cnt16:CounterUDB:hwCapture\ to Net_2183
Aliasing \Timer_TS:TimerUDB:capt_fifo_load\ to Net_2183
Aliasing \UART:BUART:rx_status_0\ to Net_2183
Aliasing \UART:BUART:rx_status_6\ to Net_2183
Aliasing \UART:BUART:rx_markspace_status\\D\ to Net_2183
Aliasing \UART:BUART:rx_parity_error_status\\D\ to Net_2183
Aliasing \UART:BUART:rx_addr_match_status\\D\ to Net_2183
Removing Lhs of wire \QuadDec_M1:Cnt16:CounterUDB:hwCapture\[69] = Net_2183[0]
Removing Lhs of wire \QuadDec_M2:Cnt16:CounterUDB:hwCapture\[264] = Net_2183[0]
Removing Lhs of wire \Timer_TS:TimerUDB:capt_fifo_load\[481] = Net_2183[0]
Removing Lhs of wire \Timer_TS:TimerUDB:trig_reg\[495] = \Timer_TS:TimerUDB:control_7\[463]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[791] = \UART:BUART:rx_bitclk\[839]
Removing Lhs of wire \UART:BUART:rx_status_0\[890] = Net_2183[0]
Removing Lhs of wire \UART:BUART:rx_status_6\[899] = Net_2183[0]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1525] = \UART:BUART:tx_ctrl_mark_last\[782]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1537] = Net_2183[0]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1538] = Net_2183[0]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1540] = Net_2183[0]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1541] = \UART:BUART:rx_markspace_pre\[903]

------------------------------------------------------
Aliased 0 equations, 12 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and \UART:BUART:rx_postpoll\)
	OR (not \UART:BUART:rx_postpoll\ and \UART:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=H:\Documents\301\Post-Benchmark\team14\301_lab_tasks\psoc student pack\psoc_code_base\CS301_Class.cydsn\CS301_Class.cyprj" -dcpsoc3 CS301_Class.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.390ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Friday, 13 October 2023 10:02:34
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=H:\Documents\301\Post-Benchmark\team14\301_lab_tasks\psoc student pack\psoc_code_base\CS301_Class.cydsn\CS301_Class.cyprj -d CY8C5888LTI-LP097 CS301_Class.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.069ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \ADC1:MODULE_1:g1:a0:gx:u0:lti_1\ kept \ADC1:MODULE_1:g1:a0:gx:u0:lt_5\
    Removed wire end \ADC1:MODULE_1:g1:a0:gx:u0:gti_1\ kept \ADC1:MODULE_1:g1:a0:gx:u0:gt_5\
    Removed wire end \ADC1:MODULE_1:g1:a0:gx:u0:lti_0\ kept \ADC1:MODULE_1:g1:a0:gx:u0:lt_2\
    Removed wire end \ADC1:MODULE_1:g1:a0:gx:u0:gti_0\ kept \ADC1:MODULE_1:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \QuadDec_M1:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_M2:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Timer_TS:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_TS:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
Assigning clock ADC1_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_QENC'. Fanout=6, Signal=Net_1850
    Digital Clock 1: Automatic-assigning  clock 'Clock2'. Fanout=2, Signal=Net_10
    Digital Clock 2: Automatic-assigning  clock 'Clock_PWM'. Fanout=2, Signal=CLK24M
    Digital Clock 3: Automatic-assigning  clock 'ADC1_IntClock'. Fanout=73, Signal=\ADC1:clock\
    Digital Clock 4: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \QuadDec_M1:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_QENC was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_QENC, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_M1:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_QENC was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_QENC, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_M1:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_QENC was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_QENC, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_M2:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_QENC was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_QENC, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_M2:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_QENC was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_QENC, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_M2:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_QENC was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_QENC, EnableOut: Constant 1
    UDB Clk/Enable \Timer_TS:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock2, EnableOut: Constant 1
    UDB Clk/Enable \Timer_TS:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock2, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \ADC1:bSAR_SEQ:ClkEn\: with output requested to be synchronous
        ClockIn: ADC1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \ADC1:bSAR_SEQ:CtrlReg\:controlcell.control_0 was determined to be synchronous to ClockIn
        ClockOut: ADC1_IntClock, EnableOut: \ADC1:bSAR_SEQ:CtrlReg\:controlcell.control_0
    UDB Clk/Enable \ADC1:bSAR_SEQ:ClkCtrl\: with output requested to be synchronous
        ClockIn: ADC1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ADC1_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec_M2:Net_1264\, Duplicate of \QuadDec_M2:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_M2:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_M2:Net_1264\ (fanout=2)

    Removing \QuadDec_M1:Net_1264\, Duplicate of \QuadDec_M1:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_M1:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_M1:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = M1_IN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1_IN1(0)__PA ,
            pin_input => Net_2404 ,
            pad => M1_IN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M1_IN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1_IN2(0)__PA ,
            pin_input => Net_4790 ,
            pad => M1_IN2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M2_IN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M2_IN1(0)__PA ,
            pin_input => Net_2460 ,
            pad => M2_IN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M2_IN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M2_IN2(0)__PA ,
            pin_input => Net_368 ,
            pad => M2_IN2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M1_QA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1_QA(0)__PA ,
            fb => Net_724 ,
            pad => M1_QA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M1_QB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1_QB(0)__PA ,
            fb => Net_725 ,
            pad => M1_QB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M2_QA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M2_QA(0)__PA ,
            fb => Net_729 ,
            pad => M2_QA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M2_QB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M2_QB(0)__PA ,
            fb => Net_730 ,
            pad => M2_QB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = leftIntersectionSensor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => leftIntersectionSensor(0)__PA ,
            analog_term => Net_1167 ,
            pad => leftIntersectionSensor(0)_PAD ,
            pin_input => \ADC1:AMuxHw_2_Decoder_one_hot_0\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_3438 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_1880 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_PIN_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_PIN_5(0)__PA ,
            pad => LED_PIN_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DB0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DB0(0)__PA ,
            pad => DB0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DB1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DB1(0)__PA ,
            pad => DB1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DB2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DB2(0)__PA ,
            pad => DB2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_2(0)__PA ,
            fb => Net_3405 ,
            pad => Rx_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_PIN_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_PIN_1(0)__PA ,
            pad => LED_PIN_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = leftLineSensor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => leftLineSensor(0)__PA ,
            analog_term => Net_4775 ,
            pad => leftLineSensor(0)_PAD ,
            pin_input => \ADC1:AMuxHw_2_Decoder_one_hot_1\ );
        Properties:
        {
        }

    Pin : Name = LED_PIN_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_PIN_2(0)__PA ,
            pad => LED_PIN_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_PIN_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_PIN_3(0)__PA ,
            pad => LED_PIN_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = middleLineSensor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => middleLineSensor(0)__PA ,
            analog_term => Net_4776 ,
            pad => middleLineSensor(0)_PAD ,
            pin_input => \ADC1:AMuxHw_2_Decoder_one_hot_2\ );
        Properties:
        {
        }

    Pin : Name = turnCompleteSensor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => turnCompleteSensor(0)__PA ,
            analog_term => Net_4777 ,
            pad => turnCompleteSensor(0)_PAD ,
            pin_input => \ADC1:AMuxHw_2_Decoder_one_hot_3\ );
        Properties:
        {
        }

    Pin : Name = rightLineSensor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => rightLineSensor(0)__PA ,
            analog_term => Net_4778 ,
            pad => rightLineSensor(0)_PAD ,
            pin_input => \ADC1:AMuxHw_2_Decoder_one_hot_4\ );
        Properties:
        {
        }

    Pin : Name = rightIntersectionSensor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => rightIntersectionSensor(0)__PA ,
            analog_term => Net_4779 ,
            pad => rightIntersectionSensor(0)_PAD ,
            pin_input => \ADC1:AMuxHw_2_Decoder_one_hot_5\ );
        Properties:
        {
        }

    Pin : Name = LED_PIN_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_PIN_4(0)__PA ,
            pad => LED_PIN_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_PIN_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_PIN_6(0)__PA ,
            pad => LED_PIN_6(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\QuadDec_M1:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_M1:Net_1260\ * \QuadDec_M1:Net_1203\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:Net_1203_split\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_M1:Net_1260\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_M1:Net_1203\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_M1:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Net_1275\ * \QuadDec_M1:Net_1251\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M1:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Net_1275\ * !\QuadDec_M1:Net_1251\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M1:Net_611\ (fanout=1)

    MacroCell: Name=Net_368, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2460
        );
        Output = Net_368 (fanout=1)

    MacroCell: Name=Net_4790, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2404
        );
        Output = Net_4790 (fanout=1)

    MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_M2:Net_1260\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_M2:Net_1203\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_M2:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Net_1275\ * \QuadDec_M2:Net_1251\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M2:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_M2:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Net_1275\ * !\QuadDec_M2:Net_1251\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M2:Net_611\ (fanout=1)

    MacroCell: Name=\Timer_TS:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_TS:TimerUDB:control_7\ * \Timer_TS:TimerUDB:per_zero\
        );
        Output = \Timer_TS:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_1880, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_1880 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:pollcount_1\
            + \UART:BUART:pollcount_0\ * !Net_3437 * Net_3438_SYNCOUT
            + \UART:BUART:pollcount_0\ * Net_3437 * Net_3405_SYNCOUT
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=3)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * \ADC1:ch_addr_5\
            + !\ADC1:AMuxHw_2_Decoder_old_id_4\ * \ADC1:ch_addr_4\
            + !\ADC1:AMuxHw_2_Decoder_old_id_3\ * \ADC1:ch_addr_3\
            + !\ADC1:AMuxHw_2_Decoder_old_id_2\ * \ADC1:ch_addr_2\
            + \ADC1:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \ADC1:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\ADC1:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_4669 * !\ADC1:bSAR_SEQ:load_period\
        );
        Output = \ADC1:bSAR_SEQ:cnt_enable\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_724_SYNCOUT
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_725_SYNCOUT
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_M2:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_729_SYNCOUT
        );
        Output = \QuadDec_M2:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_M2:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_M2:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_M2:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_M2:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_M2:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_730_SYNCOUT
        );
        Output = \QuadDec_M2:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_M2:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_M2:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_M2:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_M2:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\
            + \QuadDec_M1:Net_1251_split\
        );
        Output = \QuadDec_M1:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_M1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M1:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * !\ADC1:ch_addr_5\
            + \ADC1:AMuxHw_2_Decoder_old_id_4\ * !\ADC1:ch_addr_4\
            + \ADC1:AMuxHw_2_Decoder_old_id_3\ * !\ADC1:ch_addr_3\
            + \ADC1:AMuxHw_2_Decoder_old_id_2\ * !\ADC1:ch_addr_2\
            + !\ADC1:AMuxHw_2_Decoder_old_id_1\ * \ADC1:ch_addr_1\
            + \ADC1:AMuxHw_2_Decoder_old_id_1\ * !\ADC1:ch_addr_1\
            + !\ADC1:AMuxHw_2_Decoder_old_id_0\ * \ADC1:ch_addr_0\
            + \ADC1:AMuxHw_2_Decoder_old_id_0\ * !\ADC1:ch_addr_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_is_active_split\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Net_1203\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_M1:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1203_split\
        );
        Output = \QuadDec_M1:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_M1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_M1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_M1:bQuadDec:quad_A_filt\
            + \QuadDec_M1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_M1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_M1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_M1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_M1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_M1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\
            + \QuadDec_M1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_M1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_M1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_M1:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:error\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_M1:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_M1:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_M1:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\QuadDec_M2:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_M2:Net_1251\ * !\QuadDec_M2:Net_1260\ * 
              !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:Net_1251\ * !\QuadDec_M2:Net_1260\ * 
              \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:Net_1251\ * !\QuadDec_M2:Net_1260\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\
            + \QuadDec_M2:Net_1251_split\
        );
        Output = \QuadDec_M2:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_M2:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_M2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M2:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_M1:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Net_1203\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_M2:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:Net_1203_split\
        );
        Output = \QuadDec_M2:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_M2:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M2:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_M2:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_M2:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_M2:bQuadDec:quad_A_filt\
            + \QuadDec_M2:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_M2:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_M2:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_M2:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_M2:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_M2:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M2:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_M2:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_M2:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\
            + \QuadDec_M2:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_M2:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_M2:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_M2:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_M2:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:error\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_M2:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_M2:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_M2:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              \QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\QuadDec_M2:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_M2:Net_1260\ * \QuadDec_M2:Net_1203\ * 
              \QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:Net_1203_split\ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_last\ * !Net_3437 * !Net_3438_SYNCOUT
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_last\ * Net_3437 * !Net_3405_SYNCOUT
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * !Net_3437 * Net_3438_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * Net_3437 * Net_3405_SYNCOUT
            + \UART:BUART:rx_count_2\ * \UART:BUART:pollcount_1\
            + \UART:BUART:rx_count_1\ * \UART:BUART:pollcount_1\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=2)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\ * !Net_3437 * Net_3438_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\ * Net_3437 * Net_3405_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * !Net_3437 * !Net_3438_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * Net_3437 * !Net_3405_SYNCOUT
        );
        Output = \UART:BUART:pollcount_0\ (fanout=3)

    MacroCell: Name=\QuadDec_M2:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_M2:Net_1251\ * !\QuadDec_M2:Net_1260\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\
            + \QuadDec_M2:Net_1251\ * !\QuadDec_M2:Net_1260\ * 
              \QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:Net_1251\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:Net_1251\ * \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:Net_1251_split\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3437 * Net_3438_SYNCOUT
            + Net_3437 * Net_3405_SYNCOUT
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:ch_addr_5\
        );
        Output = \ADC1:AMuxHw_2_Decoder_old_id_5\ (fanout=66)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:ch_addr_4\
        );
        Output = \ADC1:AMuxHw_2_Decoder_old_id_4\ (fanout=66)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:ch_addr_3\
        );
        Output = \ADC1:AMuxHw_2_Decoder_old_id_3\ (fanout=66)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:ch_addr_2\
        );
        Output = \ADC1:AMuxHw_2_Decoder_old_id_2\ (fanout=66)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:ch_addr_1\
        );
        Output = \ADC1:AMuxHw_2_Decoder_old_id_1\ (fanout=65)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:ch_addr_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_old_id_0\ (fanout=65)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)

    MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)

    MacroCell: Name=Net_4670, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: PosEdge(\ADC1:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC1:bSAR_SEQ:bus_clk_nrq_reg\ * !\ADC1:bSAR_SEQ:nrq_reg\
        );
        Output = Net_4670 (fanout=4)

    MacroCell: Name=\ADC1:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ADC1:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_4670
            + \ADC1:Net_3935\
        );
        Output = \ADC1:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)

    MacroCell: Name=\ADC1:bSAR_SEQ:nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: PosEdge(\ADC1:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC1:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \ADC1:bSAR_SEQ:nrq_reg\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1850 ,
            cs_addr_2 => \QuadDec_M1:Net_1251\ ,
            cs_addr_1 => \QuadDec_M1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_M1:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1850 ,
            cs_addr_2 => \QuadDec_M1:Net_1251\ ,
            cs_addr_1 => \QuadDec_M1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_M1:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_M1:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_M1:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_M1:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_M1:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1850 ,
            cs_addr_2 => \QuadDec_M2:Net_1251\ ,
            cs_addr_1 => \QuadDec_M2:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_M2:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1850 ,
            cs_addr_2 => \QuadDec_M2:Net_1251\ ,
            cs_addr_1 => \QuadDec_M2:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_M2:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_M2:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_M2:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_M2:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_M2:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\Timer_TS:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \Timer_TS:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_TS:TimerUDB:per_zero\ ,
            chain_out => \Timer_TS:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_TS:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer_TS:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \Timer_TS:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_TS:TimerUDB:per_zero\ ,
            chain_in => \Timer_TS:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Timer_TS:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_TS:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Timer_TS:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Timer_TS:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \Timer_TS:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_TS:TimerUDB:per_zero\ ,
            z0_comb => \Timer_TS:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_TS:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_TS:TimerUDB:status_2\ ,
            chain_in => \Timer_TS:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_TS:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\ADC1:bSAR_SEQ:EOCSts\
        PORT MAP (
            clock => \ADC1:clock\ ,
            status_0 => Net_4670 ,
            clk_en => \ADC1:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ADC1:bSAR_SEQ:enable\)
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_M1:Net_1260\ ,
            clock => Net_1850 ,
            status_6 => \QuadDec_M1:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_M1:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_M1:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_M1:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_M1:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_M1:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_M1:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_1850 ,
            status_3 => \QuadDec_M1:bQuadDec:error\ ,
            status_2 => \QuadDec_M1:Net_1260\ ,
            status_1 => \QuadDec_M1:Net_611\ ,
            status_0 => \QuadDec_M1:Net_530\ ,
            interrupt => Net_4806 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_M2:Net_1260\ ,
            clock => Net_1850 ,
            status_6 => \QuadDec_M2:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_M2:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_M2:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_M2:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_M2:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_M2:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_M2:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_1850 ,
            status_3 => \QuadDec_M2:bQuadDec:error\ ,
            status_2 => \QuadDec_M2:Net_1260\ ,
            status_1 => \QuadDec_M2:Net_611\ ,
            status_0 => \QuadDec_M2:Net_530\ ,
            interrupt => Net_3249 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_TS:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_10 ,
            status_3 => \Timer_TS:TimerUDB:status_3\ ,
            status_2 => \Timer_TS:TimerUDB:status_2\ ,
            status_0 => \Timer_TS:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =M1_QA(0)_SYNC
        PORT MAP (
            in => Net_724 ,
            out => Net_724_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\ADC1:Sync:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => \ADC1:nrq\ ,
            out => \ADC1:Net_3935\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_2(0)_SYNC
        PORT MAP (
            in => Net_3405 ,
            out => Net_3405_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_1(0)_SYNC
        PORT MAP (
            in => Net_3438 ,
            out => Net_3438_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =M2_QB(0)_SYNC
        PORT MAP (
            in => Net_730 ,
            out => Net_730_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =M2_QA(0)_SYNC
        PORT MAP (
            in => Net_729 ,
            out => Net_729_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =M1_QB(0)_SYNC
        PORT MAP (
            in => Net_725 ,
            out => Net_725_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\QuadDec_M1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1850 ,
            control_7 => \QuadDec_M1:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_M1:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_M1:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_M1:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_M1:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_M1:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_M1:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_M1:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_M2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1850 ,
            control_7 => \QuadDec_M2:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_M2:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_M2:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_M2:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_M2:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_M2:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_M2:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_M2:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_10 ,
            control_7 => \Timer_TS:TimerUDB:control_7\ ,
            control_6 => \Timer_TS:TimerUDB:control_6\ ,
            control_5 => \Timer_TS:TimerUDB:control_5\ ,
            control_4 => \Timer_TS:TimerUDB:control_4\ ,
            control_3 => \Timer_TS:TimerUDB:control_3\ ,
            control_2 => \Timer_TS:TimerUDB:control_2\ ,
            control_1 => \Timer_TS:TimerUDB:control_1\ ,
            control_0 => \Timer_TS:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RF_BT_SELECT:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RF_BT_SELECT:control_7\ ,
            control_6 => \RF_BT_SELECT:control_6\ ,
            control_5 => \RF_BT_SELECT:control_5\ ,
            control_4 => \RF_BT_SELECT:control_4\ ,
            control_3 => \RF_BT_SELECT:control_3\ ,
            control_2 => \RF_BT_SELECT:control_2\ ,
            control_1 => \RF_BT_SELECT:control_1\ ,
            control_0 => Net_3437 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\ADC1:bSAR_SEQ:CtrlReg\
        PORT MAP (
            clock => \ADC1:clock\ ,
            control_7 => \ADC1:bSAR_SEQ:control_7\ ,
            control_6 => \ADC1:bSAR_SEQ:control_6\ ,
            control_5 => \ADC1:bSAR_SEQ:control_5\ ,
            control_4 => \ADC1:bSAR_SEQ:control_4\ ,
            control_3 => \ADC1:bSAR_SEQ:control_3\ ,
            control_2 => \ADC1:bSAR_SEQ:control_2\ ,
            control_1 => \ADC1:bSAR_SEQ:load_period\ ,
            control_0 => \ADC1:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000110"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\ADC1:bSAR_SEQ:ChannelCounter\
        PORT MAP (
            clock => \ADC1:clock\ ,
            load => \ADC1:bSAR_SEQ:load_period\ ,
            enable => \ADC1:bSAR_SEQ:cnt_enable\ ,
            count_6 => \ADC1:bSAR_SEQ:count_6\ ,
            count_5 => \ADC1:ch_addr_5\ ,
            count_4 => \ADC1:ch_addr_4\ ,
            count_3 => \ADC1:ch_addr_3\ ,
            count_2 => \ADC1:ch_addr_2\ ,
            count_1 => \ADC1:ch_addr_1\ ,
            count_0 => \ADC1:ch_addr_0\ ,
            tc => \ADC1:bSAR_SEQ:cnt_tc\ ,
            clk_en => \ADC1:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000101"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ADC1:bSAR_SEQ:enable\)
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\ADC1:TempBuf\
        PORT MAP (
            dmareq => \ADC1:Net_3830\ ,
            termin => Net_2183 ,
            termout => \ADC1:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\ADC1:FinalBuf\
        PORT MAP (
            dmareq => \ADC1:Net_3698\ ,
            termin => Net_2183 ,
            termout => \ADC1:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\QuadDec_M1:isr\
        PORT MAP (
            interrupt => Net_4806 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\QuadDec_M2:isr\
        PORT MAP (
            interrupt => Net_3249 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_4334 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC1:IRQ\
        PORT MAP (
            interrupt => Net_4670 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =eoc
        PORT MAP (
            interrupt => Net_4670 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   12 :   20 :   32 : 37.50 %
IO                            :   31 :   17 :   48 : 64.58 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :  160 :   32 :  192 : 83.33 %
  Unique P-terms              :  245 :  139 :  384 : 63.80 %
  Total P-terms               :  266 :      :      :        
  Datapath Cells              :   10 :   14 :   24 : 41.67 %
  Status Cells                :   12 :   12 :   24 : 50.00 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    7 :      :      :        
    Sync Cells (x7)           :    2 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    7 :   17 :   24 : 29.17 %
    Control Registers         :    5 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 46s.809ms
Tech Mapping phase: Elapsed time ==> 46s.902ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "Net_4680" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4682" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4684" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4685" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4687" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4689" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4690" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4692" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4694" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4695" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4697" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4699" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4700" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4702" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4704" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4705" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4707" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4709" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4710" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4712" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4714" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4715" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4717" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4719" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4720" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4722" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4724" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4725" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4727" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4729" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4730" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4732" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4734" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4735" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4737" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4739" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4740" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4742" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4744" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4745" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4747" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4749" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4750" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4751" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4752" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4753" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4754" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4755" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4756" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4757" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4758" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4759" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4760" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4761" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4762" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4763" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4764" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4765" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : DB0(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : DB1(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : DB2(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : LED_PIN_1(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : LED_PIN_2(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : LED_PIN_3(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : LED_PIN_4(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : LED_PIN_5(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : LED_PIN_6(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : M1_IN1(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : M1_IN2(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : M1_QA(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : M1_QB(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : M2_IN1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : M2_IN2(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : M2_QA(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : M2_QB(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Rx_1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Rx_2(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Tx_1(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
IO_7@[IOP=(2)][IoId=(7)] : leftIntersectionSensor(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : leftLineSensor(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : middleLineSensor(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : rightIntersectionSensor(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : rightLineSensor(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : turnCompleteSensor(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC1:SAR:ADC_SAR\
Vref[3]@[FFB(Vref,3)] : \ADC1:SAR:vRef_1024\
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Log: apr.M0058: The analog placement iterative improvement is 37% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 83% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : DB0(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : DB1(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : DB2(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : LED_PIN_1(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : LED_PIN_2(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : LED_PIN_3(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : LED_PIN_4(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : LED_PIN_5(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : LED_PIN_6(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : M1_IN1(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : M1_IN2(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : M1_QA(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : M1_QB(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : M2_IN1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : M2_IN2(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : M2_QA(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : M2_QB(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Rx_1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Rx_2(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Tx_1(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
IO_7@[IOP=(2)][IoId=(7)] : leftIntersectionSensor(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : leftLineSensor(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : middleLineSensor(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : rightIntersectionSensor(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : rightLineSensor(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : turnCompleteSensor(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC1:SAR:ADC_SAR\
Vref[3]@[FFB(Vref,3)] : \ADC1:SAR:vRef_1024\
USB[0]@[FFB(USB,0)] : \USBUART:USB\

Analog Placement phase: Elapsed time ==> 2s.713ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC1:Net_2803\ {
    sar_0_vplus
  }
  Net: Net_1167 {
    p2_7
  }
  Net: Net_4775 {
    p2_6
  }
  Net: Net_4776 {
    p1_6
  }
  Net: Net_4777 {
    p2_0
  }
  Net: Net_4778 {
    p2_2
  }
  Net: Net_4779 {
    p2_1
  }
  Net: Net_4680 {
  }
  Net: Net_4682 {
  }
  Net: Net_4684 {
  }
  Net: Net_4685 {
  }
  Net: Net_4687 {
  }
  Net: Net_4689 {
  }
  Net: Net_4690 {
  }
  Net: Net_4692 {
  }
  Net: Net_4694 {
  }
  Net: Net_4695 {
  }
  Net: Net_4697 {
  }
  Net: Net_4699 {
  }
  Net: Net_4700 {
  }
  Net: Net_4702 {
  }
  Net: Net_4704 {
  }
  Net: Net_4705 {
  }
  Net: Net_4707 {
  }
  Net: Net_4709 {
  }
  Net: Net_4710 {
  }
  Net: Net_4712 {
  }
  Net: Net_4714 {
  }
  Net: Net_4715 {
  }
  Net: Net_4717 {
  }
  Net: Net_4719 {
  }
  Net: Net_4720 {
  }
  Net: Net_4722 {
  }
  Net: Net_4724 {
  }
  Net: Net_4725 {
  }
  Net: Net_4727 {
  }
  Net: Net_4729 {
  }
  Net: Net_4730 {
  }
  Net: Net_4732 {
  }
  Net: Net_4734 {
  }
  Net: Net_4735 {
  }
  Net: Net_4737 {
  }
  Net: Net_4739 {
  }
  Net: Net_4740 {
  }
  Net: Net_4742 {
  }
  Net: Net_4744 {
  }
  Net: Net_4745 {
  }
  Net: Net_4747 {
  }
  Net: Net_4749 {
  }
  Net: Net_4750 {
  }
  Net: Net_4751 {
  }
  Net: Net_4752 {
  }
  Net: Net_4753 {
  }
  Net: Net_4754 {
  }
  Net: Net_4755 {
  }
  Net: Net_4756 {
  }
  Net: Net_4757 {
  }
  Net: Net_4758 {
  }
  Net: Net_4759 {
  }
  Net: Net_4760 {
  }
  Net: Net_4761 {
  }
  Net: Net_4762 {
  }
  Net: Net_4763 {
  }
  Net: Net_4764 {
  }
  Net: Net_4765 {
  }
  Net: \ADC1:SAR:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC1:SAR:Net_209\ {
  }
  Net: \ADC1:SAR:Net_233\ {
    common_vref_1024
    sar_0_vref_1024
    sar_0_vref_x_sar_0_vref_1024
    sar_0_vref
  }
  Net: AmuxNet::\ADC1:AMuxHw_2\ {
    sar_0_vplus
    agl2_x_sar_0_vplus
    agl2
    agl2_x_agr2
    agr2
    agr2_x_p1_6
    agl0_x_sar_0_vplus
    agl0
    agl0_x_p2_0
    agl3_x_sar_0_vplus
    agl3
    agl3_x_p2_7
    agl1_x_sar_0_vplus
    agl1
    agl1_x_p2_1
    agl2_x_p2_2
    agl2_x_p2_6
    p1_6
    p2_0
    p2_7
    p2_1
    p2_2
    p2_6
  }
}
Map of item to net {
  sar_0_vrefhi                                     -> \ADC1:SAR:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC1:SAR:Net_126\
  sar_0_vminus                                     -> \ADC1:SAR:Net_126\
  common_vref_1024                                 -> \ADC1:SAR:Net_233\
  sar_0_vref_1024                                  -> \ADC1:SAR:Net_233\
  sar_0_vref_x_sar_0_vref_1024                     -> \ADC1:SAR:Net_233\
  sar_0_vref                                       -> \ADC1:SAR:Net_233\
  sar_0_vplus                                      -> \ADC1:Net_2803\
  p2_7                                             -> Net_1167
  p2_6                                             -> Net_4775
  p1_6                                             -> Net_4776
  p2_0                                             -> Net_4777
  p2_2                                             -> Net_4778
  p2_1                                             -> Net_4779
  agl2_x_sar_0_vplus                               -> AmuxNet::\ADC1:AMuxHw_2\
  agl2                                             -> AmuxNet::\ADC1:AMuxHw_2\
  agl2_x_agr2                                      -> AmuxNet::\ADC1:AMuxHw_2\
  agr2                                             -> AmuxNet::\ADC1:AMuxHw_2\
  agr2_x_p1_6                                      -> AmuxNet::\ADC1:AMuxHw_2\
  agl0_x_sar_0_vplus                               -> AmuxNet::\ADC1:AMuxHw_2\
  agl0                                             -> AmuxNet::\ADC1:AMuxHw_2\
  agl0_x_p2_0                                      -> AmuxNet::\ADC1:AMuxHw_2\
  agl3_x_sar_0_vplus                               -> AmuxNet::\ADC1:AMuxHw_2\
  agl3                                             -> AmuxNet::\ADC1:AMuxHw_2\
  agl3_x_p2_7                                      -> AmuxNet::\ADC1:AMuxHw_2\
  agl1_x_sar_0_vplus                               -> AmuxNet::\ADC1:AMuxHw_2\
  agl1                                             -> AmuxNet::\ADC1:AMuxHw_2\
  agl1_x_p2_1                                      -> AmuxNet::\ADC1:AMuxHw_2\
  agl2_x_p2_2                                      -> AmuxNet::\ADC1:AMuxHw_2\
  agl2_x_p2_6                                      -> AmuxNet::\ADC1:AMuxHw_2\
}
Mux Info {
  Mux: \ADC1:AMuxHw_2\ {
     Mouth: \ADC1:Net_2803\
     Guts:  AmuxNet::\ADC1:AMuxHw_2\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_1167
      Outer: agl3_x_p2_7
      Inner: agl3_x_sar_0_vplus
      Path {
        p2_7
        agl3_x_p2_7
        agl3
        agl3_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_4775
      Outer: agl2_x_p2_6
      Inner: __open__
      Path {
        p2_6
        agl2_x_p2_6
        agl2
        agl2_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_4776
      Outer: agr2_x_p1_6
      Inner: agl2_x_agr2
      Path {
        p1_6
        agr2_x_p1_6
        agr2
        agl2_x_agr2
        agl2
        agl2_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 3 {
      Net:   Net_4777
      Outer: agl0_x_p2_0
      Inner: agl0_x_sar_0_vplus
      Path {
        p2_0
        agl0_x_p2_0
        agl0
        agl0_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 4 {
      Net:   Net_4778
      Outer: agl2_x_p2_2
      Inner: __open__
      Path {
        p2_2
        agl2_x_p2_2
        agl2
        agl2_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 5 {
      Net:   Net_4779
      Outer: agl1_x_p2_1
      Inner: agl1_x_sar_0_vplus
      Path {
        p2_1
        agl1_x_p2_1
        agl1
        agl1_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 6 {
      Net:   Net_4680
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 7 {
      Net:   Net_4682
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 8 {
      Net:   Net_4684
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 9 {
      Net:   Net_4685
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 10 {
      Net:   Net_4687
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 11 {
      Net:   Net_4689
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 12 {
      Net:   Net_4690
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 13 {
      Net:   Net_4692
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 14 {
      Net:   Net_4694
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 15 {
      Net:   Net_4695
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 16 {
      Net:   Net_4697
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 17 {
      Net:   Net_4699
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 18 {
      Net:   Net_4700
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 19 {
      Net:   Net_4702
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 20 {
      Net:   Net_4704
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 21 {
      Net:   Net_4705
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 22 {
      Net:   Net_4707
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 23 {
      Net:   Net_4709
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 24 {
      Net:   Net_4710
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 25 {
      Net:   Net_4712
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 26 {
      Net:   Net_4714
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 27 {
      Net:   Net_4715
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 28 {
      Net:   Net_4717
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 29 {
      Net:   Net_4719
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 30 {
      Net:   Net_4720
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 31 {
      Net:   Net_4722
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 32 {
      Net:   Net_4724
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 33 {
      Net:   Net_4725
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 34 {
      Net:   Net_4727
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 35 {
      Net:   Net_4729
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 36 {
      Net:   Net_4730
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 37 {
      Net:   Net_4732
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 38 {
      Net:   Net_4734
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 39 {
      Net:   Net_4735
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 40 {
      Net:   Net_4737
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 41 {
      Net:   Net_4739
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 42 {
      Net:   Net_4740
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 43 {
      Net:   Net_4742
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 44 {
      Net:   Net_4744
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 45 {
      Net:   Net_4745
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 46 {
      Net:   Net_4747
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 47 {
      Net:   Net_4749
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 48 {
      Net:   Net_4750
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 49 {
      Net:   Net_4751
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 50 {
      Net:   Net_4752
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 51 {
      Net:   Net_4753
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 52 {
      Net:   Net_4754
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 53 {
      Net:   Net_4755
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 54 {
      Net:   Net_4756
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 55 {
      Net:   Net_4757
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 56 {
      Net:   Net_4758
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 57 {
      Net:   Net_4759
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 58 {
      Net:   Net_4760
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 59 {
      Net:   Net_4761
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 60 {
      Net:   Net_4762
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 61 {
      Net:   Net_4763
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 62 {
      Net:   Net_4764
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 63 {
      Net:   Net_4765
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.711ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.69
                   Pterms :            5.42
               Macrocells :            3.33
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.106ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.192ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      12.75 :       6.67
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\QuadDec_M2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1850 ,
        control_7 => \QuadDec_M2:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_M2:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_M2:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_M2:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_M2:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_M2:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_M2:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_M2:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1850 ,
        cs_addr_2 => \QuadDec_M2:Net_1251\ ,
        cs_addr_1 => \QuadDec_M2:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_M2:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_M2:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_M2:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_M2:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_M2:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC1:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ADC1:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_4670
            + \ADC1:Net_3935\
        );
        Output = \ADC1:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_368, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2460
        );
        Output = Net_368 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_1(0)_SYNC
    PORT MAP (
        in => Net_3438 ,
        out => Net_3438_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_2(0)_SYNC
    PORT MAP (
        in => Net_3405 ,
        out => Net_3405_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =\ADC1:Sync:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => \ADC1:nrq\ ,
        out => \ADC1:Net_3935\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M2:Net_611\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Net_1275\ * !\QuadDec_M2:Net_1251\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M2:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_4790, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2404
        );
        Output = Net_4790 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_M2:Net_1203\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Net_1203\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M2:Net_530\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Net_1275\ * \QuadDec_M2:Net_1251\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M2:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_TS:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_TS:TimerUDB:control_7\ * \Timer_TS:TimerUDB:per_zero\
        );
        Output = \Timer_TS:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_M2:Net_1275\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_M2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M2:Net_1275\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\Timer_TS:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_10 ,
        status_3 => \Timer_TS:TimerUDB:status_3\ ,
        status_2 => \Timer_TS:TimerUDB:status_2\ ,
        status_0 => \Timer_TS:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_TS:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_10 ,
        control_7 => \Timer_TS:TimerUDB:control_7\ ,
        control_6 => \Timer_TS:TimerUDB:control_6\ ,
        control_5 => \Timer_TS:TimerUDB:control_5\ ,
        control_4 => \Timer_TS:TimerUDB:control_4\ ,
        control_3 => \Timer_TS:TimerUDB:control_3\ ,
        control_2 => \Timer_TS:TimerUDB:control_2\ ,
        control_1 => \Timer_TS:TimerUDB:control_1\ ,
        control_0 => \Timer_TS:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:ch_addr_1\
        );
        Output = \ADC1:AMuxHw_2_Decoder_old_id_1\ (fanout=65)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:ch_addr_3\
        );
        Output = \ADC1:AMuxHw_2_Decoder_old_id_3\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:ch_addr_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_old_id_0\ (fanout=65)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1850 ,
        cs_addr_2 => \QuadDec_M2:Net_1251\ ,
        cs_addr_1 => \QuadDec_M2:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_M2:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\ADC1:bSAR_SEQ:CtrlReg\
    PORT MAP (
        clock => \ADC1:clock\ ,
        control_7 => \ADC1:bSAR_SEQ:control_7\ ,
        control_6 => \ADC1:bSAR_SEQ:control_6\ ,
        control_5 => \ADC1:bSAR_SEQ:control_5\ ,
        control_4 => \ADC1:bSAR_SEQ:control_4\ ,
        control_3 => \ADC1:bSAR_SEQ:control_3\ ,
        control_2 => \ADC1:bSAR_SEQ:control_2\ ,
        control_1 => \ADC1:bSAR_SEQ:load_period\ ,
        control_0 => \ADC1:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000110"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_4670, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: PosEdge(\ADC1:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC1:bSAR_SEQ:bus_clk_nrq_reg\ * !\ADC1:bSAR_SEQ:nrq_reg\
        );
        Output = Net_4670 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC1:bSAR_SEQ:nrq_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: PosEdge(\ADC1:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC1:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \ADC1:bSAR_SEQ:nrq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC1:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_4669 * !\ADC1:bSAR_SEQ:load_period\
        );
        Output = \ADC1:bSAR_SEQ:cnt_enable\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * \ADC1:ch_addr_5\
            + !\ADC1:AMuxHw_2_Decoder_old_id_4\ * \ADC1:ch_addr_4\
            + !\ADC1:AMuxHw_2_Decoder_old_id_3\ * \ADC1:ch_addr_3\
            + !\ADC1:AMuxHw_2_Decoder_old_id_2\ * \ADC1:ch_addr_2\
            + \ADC1:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \ADC1:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\ADC1:bSAR_SEQ:ChannelCounter\
    PORT MAP (
        clock => \ADC1:clock\ ,
        load => \ADC1:bSAR_SEQ:load_period\ ,
        enable => \ADC1:bSAR_SEQ:cnt_enable\ ,
        count_6 => \ADC1:bSAR_SEQ:count_6\ ,
        count_5 => \ADC1:ch_addr_5\ ,
        count_4 => \ADC1:ch_addr_4\ ,
        count_3 => \ADC1:ch_addr_3\ ,
        count_2 => \ADC1:ch_addr_2\ ,
        count_1 => \ADC1:ch_addr_1\ ,
        count_0 => \ADC1:ch_addr_0\ ,
        tc => \ADC1:bSAR_SEQ:cnt_tc\ ,
        clk_en => \ADC1:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000101"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ADC1:bSAR_SEQ:enable\)

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_last\ * !Net_3437 * !Net_3438_SYNCOUT
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_last\ * Net_3437 * !Net_3405_SYNCOUT
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\ADC1:bSAR_SEQ:EOCSts\
    PORT MAP (
        clock => \ADC1:clock\ ,
        status_0 => Net_4670 ,
        clk_en => \ADC1:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ADC1:bSAR_SEQ:enable\)

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:ch_addr_4\
        );
        Output = \ADC1:AMuxHw_2_Decoder_old_id_4\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:pollcount_1\
            + \UART:BUART:pollcount_0\ * !Net_3437 * Net_3438_SYNCOUT
            + \UART:BUART:pollcount_0\ * Net_3437 * Net_3405_SYNCOUT
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=3)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * !\ADC1:ch_addr_5\
            + \ADC1:AMuxHw_2_Decoder_old_id_4\ * !\ADC1:ch_addr_4\
            + \ADC1:AMuxHw_2_Decoder_old_id_3\ * !\ADC1:ch_addr_3\
            + \ADC1:AMuxHw_2_Decoder_old_id_2\ * !\ADC1:ch_addr_2\
            + !\ADC1:AMuxHw_2_Decoder_old_id_1\ * \ADC1:ch_addr_1\
            + \ADC1:AMuxHw_2_Decoder_old_id_1\ * !\ADC1:ch_addr_1\
            + !\ADC1:AMuxHw_2_Decoder_old_id_0\ * \ADC1:ch_addr_0\
            + \ADC1:AMuxHw_2_Decoder_old_id_0\ * !\ADC1:ch_addr_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_is_active_split\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RF_BT_SELECT:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \RF_BT_SELECT:control_7\ ,
        control_6 => \RF_BT_SELECT:control_6\ ,
        control_5 => \RF_BT_SELECT:control_5\ ,
        control_4 => \RF_BT_SELECT:control_4\ ,
        control_3 => \RF_BT_SELECT:control_3\ ,
        control_2 => \RF_BT_SELECT:control_2\ ,
        control_1 => \RF_BT_SELECT:control_1\ ,
        control_0 => Net_3437 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * !Net_3437 * Net_3438_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * Net_3437 * Net_3405_SYNCOUT
            + \UART:BUART:rx_count_2\ * \UART:BUART:pollcount_1\
            + \UART:BUART:rx_count_1\ * \UART:BUART:pollcount_1\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\ * !Net_3437 * Net_3438_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\ * Net_3437 * Net_3405_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * !Net_3437 * !Net_3438_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * Net_3437 * !Net_3405_SYNCOUT
        );
        Output = \UART:BUART:pollcount_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3437 * Net_3438_SYNCOUT
            + Net_3437 * Net_3405_SYNCOUT
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M2:Net_1203\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:Net_1203_split\
        );
        Output = \QuadDec_M2:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M2:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_M2:Net_1260\ * \QuadDec_M2:Net_1203\ * 
              \QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_TS:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \Timer_TS:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_TS:TimerUDB:per_zero\ ,
        chain_out => \Timer_TS:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_TS:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_M2:Net_1260\ ,
        clock => Net_1850 ,
        status_6 => \QuadDec_M2:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_M2:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_M2:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_M2:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_M2:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_M2:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_M2:Net_1260\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:Net_1275\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_M1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M1:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_M1:Net_1260\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M2:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_M2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M2:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_M2:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              \QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec_M2:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_1850 ,
        status_3 => \QuadDec_M2:bQuadDec:error\ ,
        status_2 => \QuadDec_M2:Net_1260\ ,
        status_1 => \QuadDec_M2:Net_611\ ,
        status_0 => \QuadDec_M2:Net_530\ ,
        interrupt => Net_3249 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M2:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_M2:Net_1251\ * !\QuadDec_M2:Net_1260\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\
            + \QuadDec_M2:Net_1251\ * !\QuadDec_M2:Net_1260\ * 
              \QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:Net_1251\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:Net_1251\ * \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1850 ,
        cs_addr_2 => \QuadDec_M1:Net_1251\ ,
        cs_addr_1 => \QuadDec_M1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_M1:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_M1:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_M1:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_M1:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_M1:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M2:Net_1251\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_M2:Net_1251\ * !\QuadDec_M2:Net_1260\ * 
              !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:Net_1251\ * !\QuadDec_M2:Net_1260\ * 
              \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:Net_1251\ * !\QuadDec_M2:Net_1260\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\
            + \QuadDec_M2:Net_1251_split\
        );
        Output = \QuadDec_M2:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M2:bQuadDec:error\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              \QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:Net_1251\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1251\ * !\QuadDec_M1:Net_1260\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\
            + \QuadDec_M1:Net_1251_split\
        );
        Output = \QuadDec_M1:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M1:Net_1260\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:error\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_M1:Net_1260\ ,
        clock => Net_1850 ,
        status_6 => \QuadDec_M1:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_M1:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_M1:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_M1:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_M1:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_M1:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:Net_611\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Net_1275\ * !\QuadDec_M1:Net_1251\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M1:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M2:Net_1260\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:error\
            + !\QuadDec_M2:Net_1260\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_M2:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_M2:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M2:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M2:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_M2:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_M2:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_M2:bQuadDec:quad_A_filt\
            + \QuadDec_M2:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_M2:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_M2:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_M2:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_M2:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M2:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_0\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * \QuadDec_M2:bQuadDec:state_1\
            + !\QuadDec_M2:Net_1260\ * \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              \QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
            + \QuadDec_M2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M2:bQuadDec:error\ * !\QuadDec_M2:bQuadDec:state_1\ * 
              !\QuadDec_M2:bQuadDec:state_0\
        );
        Output = \QuadDec_M2:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1880, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_1880 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_M2:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_M2:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:ch_addr_2\
        );
        Output = \ADC1:AMuxHw_2_Decoder_old_id_2\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:ch_addr_5\
        );
        Output = \ADC1:AMuxHw_2_Decoder_old_id_5\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_M1:Net_530\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Net_1275\ * \QuadDec_M1:Net_1251\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_M1:Net_530\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_M1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_M1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_M1:bQuadDec:quad_A_filt\
            + \QuadDec_M1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_M1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_M1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_M1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec_M1:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_1850 ,
        status_3 => \QuadDec_M1:bQuadDec:error\ ,
        status_2 => \QuadDec_M1:Net_1260\ ,
        status_1 => \QuadDec_M1:Net_611\ ,
        status_0 => \QuadDec_M1:Net_530\ ,
        interrupt => Net_4806 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_TS:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \Timer_TS:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_TS:TimerUDB:per_zero\ ,
        chain_in => \Timer_TS:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Timer_TS:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_TS:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Timer_TS:TimerUDB:sT24:timerdp:u2\

synccell: Name =M1_QB(0)_SYNC
    PORT MAP (
        in => Net_725 ,
        out => Net_725_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_TS:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \Timer_TS:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_TS:TimerUDB:per_zero\ ,
        z0_comb => \Timer_TS:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_TS:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_TS:TimerUDB:status_2\ ,
        chain_in => \Timer_TS:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_TS:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M2:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_730_SYNCOUT
        );
        Output = \QuadDec_M2:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_725_SYNCOUT
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Net_1203\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_M2:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M2:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_M2:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_M2:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_M2:bQuadDec:quad_B_filt\
            + \QuadDec_M2:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_M2:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_M2:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_M2:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_M2:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M2:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_M2:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_M2:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M2:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_M2:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1850 ,
        cs_addr_2 => \QuadDec_M1:Net_1251\ ,
        cs_addr_1 => \QuadDec_M1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_M1:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_M1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_M1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\
            + \QuadDec_M1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_M1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_M1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M1:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_M1:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =M2_QB(0)_SYNC
    PORT MAP (
        in => Net_730 ,
        out => Net_730_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_724_SYNCOUT
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_M2:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_729_SYNCOUT
        );
        Output = \QuadDec_M2:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC1:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC1:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC1:AMuxHw_2_Decoder_is_active\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC1:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC1:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC1:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =M2_QA(0)_SYNC
    PORT MAP (
        in => Net_729 ,
        out => Net_729_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =M1_QA(0)_SYNC
    PORT MAP (
        in => Net_724 ,
        out => Net_724_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_M1:Net_1203\
        );
        Output = \QuadDec_M1:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_M1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_M1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_M1:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_M1:Net_1203\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:Net_1203_split\
        );
        Output = \QuadDec_M1:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_M1:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1850) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_M1:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_M1:Net_1260\ * \QuadDec_M1:Net_1203\ * 
              \QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * !\QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              \QuadDec_M1:bQuadDec:state_0\
            + !\QuadDec_M1:Net_1260\ * \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              \QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * \QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
            + \QuadDec_M1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_M1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_M1:bQuadDec:error\ * !\QuadDec_M1:bQuadDec:state_1\ * 
              !\QuadDec_M1:bQuadDec:state_0\
        );
        Output = \QuadDec_M1:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\QuadDec_M1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1850 ,
        control_7 => \QuadDec_M1:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_M1:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_M1:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_M1:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_M1:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_M1:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_M1:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_M1:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC1:IRQ\
        PORT MAP (
            interrupt => Net_4670 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\QuadDec_M1:isr\
        PORT MAP (
            interrupt => Net_4806 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\QuadDec_M2:isr\
        PORT MAP (
            interrupt => Net_3249 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =eoc
        PORT MAP (
            interrupt => Net_4670 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_4334 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\ADC1:FinalBuf\
        PORT MAP (
            dmareq => \ADC1:Net_3698\ ,
            termin => Net_2183 ,
            termout => \ADC1:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\ADC1:TempBuf\
        PORT MAP (
            dmareq => \ADC1:Net_3830\ ,
            termin => Net_2183 ,
            termout => \ADC1:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = M2_QB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M2_QB(0)__PA ,
        fb => Net_730 ,
        pad => M2_QB(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = M2_QA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M2_QA(0)__PA ,
        fb => Net_729 ,
        pad => M2_QA(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED_PIN_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_PIN_2(0)__PA ,
        pad => LED_PIN_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_3438 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = M1_QA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1_QA(0)__PA ,
        fb => Net_724 ,
        pad => M1_QA(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = middleLineSensor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => middleLineSensor(0)__PA ,
        analog_term => Net_4776 ,
        pad => middleLineSensor(0)_PAD ,
        pin_input => \ADC1:AMuxHw_2_Decoder_one_hot_2\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = M2_IN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M2_IN1(0)__PA ,
        pin_input => Net_2460 ,
        pad => M2_IN1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = turnCompleteSensor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => turnCompleteSensor(0)__PA ,
        analog_term => Net_4777 ,
        pad => turnCompleteSensor(0)_PAD ,
        pin_input => \ADC1:AMuxHw_2_Decoder_one_hot_3\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = rightIntersectionSensor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => rightIntersectionSensor(0)__PA ,
        analog_term => Net_4779 ,
        pad => rightIntersectionSensor(0)_PAD ,
        pin_input => \ADC1:AMuxHw_2_Decoder_one_hot_5\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = rightLineSensor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => rightLineSensor(0)__PA ,
        analog_term => Net_4778 ,
        pad => rightLineSensor(0)_PAD ,
        pin_input => \ADC1:AMuxHw_2_Decoder_one_hot_4\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_1880 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Rx_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_2(0)__PA ,
        fb => Net_3405 ,
        pad => Rx_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = leftLineSensor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => leftLineSensor(0)__PA ,
        analog_term => Net_4775 ,
        pad => leftLineSensor(0)_PAD ,
        pin_input => \ADC1:AMuxHw_2_Decoder_one_hot_1\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = leftIntersectionSensor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => leftIntersectionSensor(0)__PA ,
        analog_term => Net_1167 ,
        pad => leftIntersectionSensor(0)_PAD ,
        pin_input => \ADC1:AMuxHw_2_Decoder_one_hot_0\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = DB0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DB0(0)__PA ,
        pad => DB0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = DB1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DB1(0)__PA ,
        pad => DB1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = M1_IN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1_IN2(0)__PA ,
        pin_input => Net_4790 ,
        pad => M1_IN2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = M1_IN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1_IN1(0)__PA ,
        pin_input => Net_2404 ,
        pad => M1_IN1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DB2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DB2(0)__PA ,
        pad => DB2(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=1]: 
Pin : Name = LED_PIN_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_PIN_4(0)__PA ,
        pad => LED_PIN_4(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = M2_IN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M2_IN2(0)__PA ,
        pin_input => Net_368 ,
        pad => M2_IN2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_PIN_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_PIN_5(0)__PA ,
        pad => LED_PIN_5(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED_PIN_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_PIN_3(0)__PA ,
        pad => LED_PIN_3(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => tmpOE__M1_IN1_net_0 ,
            in_reset => Net_2183 ,
            out_clock_en => tmpOE__M1_IN1_net_0 ,
            out_reset => Net_2183 ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=1]: 
Pin : Name = M1_QB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1_QB(0)__PA ,
        fb => Net_725 ,
        pad => M1_QB(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED_PIN_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_PIN_1(0)__PA ,
        pad => LED_PIN_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED_PIN_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_PIN_6(0)__PA ,
        pad => LED_PIN_6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1850 ,
            dclk_0 => Net_1850_local ,
            dclk_glb_1 => Net_10 ,
            dclk_1 => Net_10_local ,
            dclk_glb_2 => CLK24M ,
            dclk_2 => CLK24M_local ,
            dclk_glb_3 => \ADC1:clock\ ,
            dclk_3 => \ADC1:clock_local\ ,
            dclk_glb_4 => \UART:Net_9\ ,
            dclk_4 => \UART:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PWM_1:PWMHW\
        PORT MAP (
            clock => CLK24M ,
            enable => __ONE__ ,
            tc => \PWM_1:Net_63\ ,
            cmp => Net_2404 ,
            irq => \PWM_1:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\PWM_2:PWMHW\
        PORT MAP (
            clock => CLK24M ,
            enable => __ONE__ ,
            tc => \PWM_2:Net_63\ ,
            cmp => Net_2460 ,
            irq => \PWM_2:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_4334 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,3): 
    vrefcell: Name =\ADC1:SAR:vRef_1024\
        PORT MAP (
            vout => \ADC1:SAR:Net_233\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC1:SAR:ADC_SAR\
        PORT MAP (
            vplus => \ADC1:Net_2803\ ,
            vminus => \ADC1:SAR:Net_126\ ,
            ext_pin => \ADC1:SAR:Net_209\ ,
            vrefhi_out => \ADC1:SAR:Net_126\ ,
            vref => \ADC1:SAR:Net_233\ ,
            clk_udb => \ADC1:clock_local\ ,
            irq => \ADC1:SAR:Net_252\ ,
            next => Net_4669 ,
            data_out_udb_11 => \ADC1:SAR:Net_207_11\ ,
            data_out_udb_10 => \ADC1:SAR:Net_207_10\ ,
            data_out_udb_9 => \ADC1:SAR:Net_207_9\ ,
            data_out_udb_8 => \ADC1:SAR:Net_207_8\ ,
            data_out_udb_7 => \ADC1:SAR:Net_207_7\ ,
            data_out_udb_6 => \ADC1:SAR:Net_207_6\ ,
            data_out_udb_5 => \ADC1:SAR:Net_207_5\ ,
            data_out_udb_4 => \ADC1:SAR:Net_207_4\ ,
            data_out_udb_3 => \ADC1:SAR:Net_207_3\ ,
            data_out_udb_2 => \ADC1:SAR:Net_207_2\ ,
            data_out_udb_1 => \ADC1:SAR:Net_207_1\ ,
            data_out_udb_0 => \ADC1:SAR:Net_207_0\ ,
            eof_udb => \ADC1:Net_3830\ );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC1:AMuxHw_2\
        PORT MAP (
            muxin_63 => Net_4765 ,
            muxin_62 => Net_4764 ,
            muxin_61 => Net_4763 ,
            muxin_60 => Net_4762 ,
            muxin_59 => Net_4761 ,
            muxin_58 => Net_4760 ,
            muxin_57 => Net_4759 ,
            muxin_56 => Net_4758 ,
            muxin_55 => Net_4757 ,
            muxin_54 => Net_4756 ,
            muxin_53 => Net_4755 ,
            muxin_52 => Net_4754 ,
            muxin_51 => Net_4753 ,
            muxin_50 => Net_4752 ,
            muxin_49 => Net_4751 ,
            muxin_48 => Net_4750 ,
            muxin_47 => Net_4749 ,
            muxin_46 => Net_4747 ,
            muxin_45 => Net_4745 ,
            muxin_44 => Net_4744 ,
            muxin_43 => Net_4742 ,
            muxin_42 => Net_4740 ,
            muxin_41 => Net_4739 ,
            muxin_40 => Net_4737 ,
            muxin_39 => Net_4735 ,
            muxin_38 => Net_4734 ,
            muxin_37 => Net_4732 ,
            muxin_36 => Net_4730 ,
            muxin_35 => Net_4729 ,
            muxin_34 => Net_4727 ,
            muxin_33 => Net_4725 ,
            muxin_32 => Net_4724 ,
            muxin_31 => Net_4722 ,
            muxin_30 => Net_4720 ,
            muxin_29 => Net_4719 ,
            muxin_28 => Net_4717 ,
            muxin_27 => Net_4715 ,
            muxin_26 => Net_4714 ,
            muxin_25 => Net_4712 ,
            muxin_24 => Net_4710 ,
            muxin_23 => Net_4709 ,
            muxin_22 => Net_4707 ,
            muxin_21 => Net_4705 ,
            muxin_20 => Net_4704 ,
            muxin_19 => Net_4702 ,
            muxin_18 => Net_4700 ,
            muxin_17 => Net_4699 ,
            muxin_16 => Net_4697 ,
            muxin_15 => Net_4695 ,
            muxin_14 => Net_4694 ,
            muxin_13 => Net_4692 ,
            muxin_12 => Net_4690 ,
            muxin_11 => Net_4689 ,
            muxin_10 => Net_4687 ,
            muxin_9 => Net_4685 ,
            muxin_8 => Net_4684 ,
            muxin_7 => Net_4682 ,
            muxin_6 => Net_4680 ,
            muxin_5 => Net_4779 ,
            muxin_4 => Net_4778 ,
            muxin_3 => Net_4777 ,
            muxin_2 => Net_4776 ,
            muxin_1 => Net_4775 ,
            muxin_0 => Net_1167 ,
            hw_ctrl_en_63 => \ADC1:AMuxHw_2_Decoder_one_hot_63\ ,
            hw_ctrl_en_62 => \ADC1:AMuxHw_2_Decoder_one_hot_62\ ,
            hw_ctrl_en_61 => \ADC1:AMuxHw_2_Decoder_one_hot_61\ ,
            hw_ctrl_en_60 => \ADC1:AMuxHw_2_Decoder_one_hot_60\ ,
            hw_ctrl_en_59 => \ADC1:AMuxHw_2_Decoder_one_hot_59\ ,
            hw_ctrl_en_58 => \ADC1:AMuxHw_2_Decoder_one_hot_58\ ,
            hw_ctrl_en_57 => \ADC1:AMuxHw_2_Decoder_one_hot_57\ ,
            hw_ctrl_en_56 => \ADC1:AMuxHw_2_Decoder_one_hot_56\ ,
            hw_ctrl_en_55 => \ADC1:AMuxHw_2_Decoder_one_hot_55\ ,
            hw_ctrl_en_54 => \ADC1:AMuxHw_2_Decoder_one_hot_54\ ,
            hw_ctrl_en_53 => \ADC1:AMuxHw_2_Decoder_one_hot_53\ ,
            hw_ctrl_en_52 => \ADC1:AMuxHw_2_Decoder_one_hot_52\ ,
            hw_ctrl_en_51 => \ADC1:AMuxHw_2_Decoder_one_hot_51\ ,
            hw_ctrl_en_50 => \ADC1:AMuxHw_2_Decoder_one_hot_50\ ,
            hw_ctrl_en_49 => \ADC1:AMuxHw_2_Decoder_one_hot_49\ ,
            hw_ctrl_en_48 => \ADC1:AMuxHw_2_Decoder_one_hot_48\ ,
            hw_ctrl_en_47 => \ADC1:AMuxHw_2_Decoder_one_hot_47\ ,
            hw_ctrl_en_46 => \ADC1:AMuxHw_2_Decoder_one_hot_46\ ,
            hw_ctrl_en_45 => \ADC1:AMuxHw_2_Decoder_one_hot_45\ ,
            hw_ctrl_en_44 => \ADC1:AMuxHw_2_Decoder_one_hot_44\ ,
            hw_ctrl_en_43 => \ADC1:AMuxHw_2_Decoder_one_hot_43\ ,
            hw_ctrl_en_42 => \ADC1:AMuxHw_2_Decoder_one_hot_42\ ,
            hw_ctrl_en_41 => \ADC1:AMuxHw_2_Decoder_one_hot_41\ ,
            hw_ctrl_en_40 => \ADC1:AMuxHw_2_Decoder_one_hot_40\ ,
            hw_ctrl_en_39 => \ADC1:AMuxHw_2_Decoder_one_hot_39\ ,
            hw_ctrl_en_38 => \ADC1:AMuxHw_2_Decoder_one_hot_38\ ,
            hw_ctrl_en_37 => \ADC1:AMuxHw_2_Decoder_one_hot_37\ ,
            hw_ctrl_en_36 => \ADC1:AMuxHw_2_Decoder_one_hot_36\ ,
            hw_ctrl_en_35 => \ADC1:AMuxHw_2_Decoder_one_hot_35\ ,
            hw_ctrl_en_34 => \ADC1:AMuxHw_2_Decoder_one_hot_34\ ,
            hw_ctrl_en_33 => \ADC1:AMuxHw_2_Decoder_one_hot_33\ ,
            hw_ctrl_en_32 => \ADC1:AMuxHw_2_Decoder_one_hot_32\ ,
            hw_ctrl_en_31 => \ADC1:AMuxHw_2_Decoder_one_hot_31\ ,
            hw_ctrl_en_30 => \ADC1:AMuxHw_2_Decoder_one_hot_30\ ,
            hw_ctrl_en_29 => \ADC1:AMuxHw_2_Decoder_one_hot_29\ ,
            hw_ctrl_en_28 => \ADC1:AMuxHw_2_Decoder_one_hot_28\ ,
            hw_ctrl_en_27 => \ADC1:AMuxHw_2_Decoder_one_hot_27\ ,
            hw_ctrl_en_26 => \ADC1:AMuxHw_2_Decoder_one_hot_26\ ,
            hw_ctrl_en_25 => \ADC1:AMuxHw_2_Decoder_one_hot_25\ ,
            hw_ctrl_en_24 => \ADC1:AMuxHw_2_Decoder_one_hot_24\ ,
            hw_ctrl_en_23 => \ADC1:AMuxHw_2_Decoder_one_hot_23\ ,
            hw_ctrl_en_22 => \ADC1:AMuxHw_2_Decoder_one_hot_22\ ,
            hw_ctrl_en_21 => \ADC1:AMuxHw_2_Decoder_one_hot_21\ ,
            hw_ctrl_en_20 => \ADC1:AMuxHw_2_Decoder_one_hot_20\ ,
            hw_ctrl_en_19 => \ADC1:AMuxHw_2_Decoder_one_hot_19\ ,
            hw_ctrl_en_18 => \ADC1:AMuxHw_2_Decoder_one_hot_18\ ,
            hw_ctrl_en_17 => \ADC1:AMuxHw_2_Decoder_one_hot_17\ ,
            hw_ctrl_en_16 => \ADC1:AMuxHw_2_Decoder_one_hot_16\ ,
            hw_ctrl_en_15 => \ADC1:AMuxHw_2_Decoder_one_hot_15\ ,
            hw_ctrl_en_14 => \ADC1:AMuxHw_2_Decoder_one_hot_14\ ,
            hw_ctrl_en_13 => \ADC1:AMuxHw_2_Decoder_one_hot_13\ ,
            hw_ctrl_en_12 => \ADC1:AMuxHw_2_Decoder_one_hot_12\ ,
            hw_ctrl_en_11 => \ADC1:AMuxHw_2_Decoder_one_hot_11\ ,
            hw_ctrl_en_10 => \ADC1:AMuxHw_2_Decoder_one_hot_10\ ,
            hw_ctrl_en_9 => \ADC1:AMuxHw_2_Decoder_one_hot_9\ ,
            hw_ctrl_en_8 => \ADC1:AMuxHw_2_Decoder_one_hot_8\ ,
            hw_ctrl_en_7 => \ADC1:AMuxHw_2_Decoder_one_hot_7\ ,
            hw_ctrl_en_6 => \ADC1:AMuxHw_2_Decoder_one_hot_6\ ,
            vout => \ADC1:Net_2803\ );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0000000000000000000000000000000000000000000000000000000000000000"
            muxin_width = 64
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                            | 
Port | Pin | Fixed |      Type |       Drive Mode |                       Name | Connections
-----+-----+-------+-----------+------------------+----------------------------+--------------------------------------------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |                   M2_QB(0) | FB(Net_730)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |                   M2_QA(0) | FB(Net_729)
     |   3 |     * |      NONE |         CMOS_OUT |               LED_PIN_2(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |                    Rx_1(0) | FB(Net_3438)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |                   M1_QA(0) | FB(Net_724)
-----+-----+-------+-----------+------------------+----------------------------+--------------------------------------------------------
   1 |   6 |     * |      NONE |      HI_Z_ANALOG |        middleLineSensor(0) | In(\ADC1:AMuxHw_2_Decoder_one_hot_2\), Analog(Net_4776)
     |   7 |     * |      NONE |         CMOS_OUT |                  M2_IN1(0) | In(Net_2460)
-----+-----+-------+-----------+------------------+----------------------------+--------------------------------------------------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG |      turnCompleteSensor(0) | In(\ADC1:AMuxHw_2_Decoder_one_hot_3\), Analog(Net_4777)
     |   1 |     * |      NONE |      HI_Z_ANALOG | rightIntersectionSensor(0) | In(\ADC1:AMuxHw_2_Decoder_one_hot_5\), Analog(Net_4779)
     |   2 |     * |      NONE |      HI_Z_ANALOG |         rightLineSensor(0) | In(\ADC1:AMuxHw_2_Decoder_one_hot_4\), Analog(Net_4778)
     |   3 |     * |      NONE |         CMOS_OUT |                    Tx_1(0) | In(Net_1880)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |                    Rx_2(0) | FB(Net_3405)
     |   6 |     * |      NONE |      HI_Z_ANALOG |          leftLineSensor(0) | In(\ADC1:AMuxHw_2_Decoder_one_hot_1\), Analog(Net_4775)
     |   7 |     * |      NONE |      HI_Z_ANALOG |  leftIntersectionSensor(0) | In(\ADC1:AMuxHw_2_Decoder_one_hot_0\), Analog(Net_1167)
-----+-----+-------+-----------+------------------+----------------------------+--------------------------------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |                     DB0(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |                     DB1(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |                  M1_IN2(0) | In(Net_4790)
     |   5 |     * |      NONE |         CMOS_OUT |                  M1_IN1(0) | In(Net_2404)
     |   6 |     * |      NONE |         CMOS_OUT |                     DB2(0) | 
-----+-----+-------+-----------+------------------+----------------------------+--------------------------------------------------------
  12 |   1 |     * |      NONE |         CMOS_OUT |               LED_PIN_4(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |                  M2_IN2(0) | In(Net_368)
     |   6 |     * |      NONE |         CMOS_OUT |               LED_PIN_5(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |               LED_PIN_3(0) | 
-----+-----+-------+-----------+------------------+----------------------------+--------------------------------------------------------
  15 |   1 |     * |      NONE |     HI_Z_DIGITAL |                   M1_QB(0) | FB(Net_725)
     |   4 |     * |      NONE |         CMOS_OUT |               LED_PIN_1(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |               LED_PIN_6(0) | 
     |   6 |     * |   FALLING |      HI_Z_ANALOG |            \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |            \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
----------------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 47s.220ms
Digital Placement phase: Elapsed time ==> 51s.237ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "CS301_Class_r.vh2" --pcf-path "CS301_Class.pco" --des-name "CS301_Class" --dsf-path "CS301_Class.dsf" --sdc-path "CS301_Class.sdc" --lib-path "CS301_Class_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 8s.884ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.935ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in CS301_Class_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.888ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.162ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 112s.693ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 112s.701ms
API generation phase: Elapsed time ==> 5s.294ms
Dependency generation phase: Elapsed time ==> 0s.061ms
Cleanup phase: Elapsed time ==> 0s.025ms
