#Unconstrained setup timing startpoint/endpoint

timing_node_id node_type node_name
-------------- --------- ---------
0 .input bram_data2~5.inpad[0]
1 .input bram_data2~6.inpad[0]
2 .input bram_addr1~0.inpad[0]
3 .input bram_data2~7.inpad[0]
4 .input bram_data2~8.inpad[0]
5 .input bram_data1~6.inpad[0]
6 .input bram_data1~7.inpad[0]
7 .input bram_data1~9.inpad[0]
8 .input bram_data1~3.inpad[0]
9 .input bram_data2~4.inpad[0]
10 .input bram_data1~5.inpad[0]
11 .input bram_data1~4.inpad[0]
12 .input bram_data2~3.inpad[0]
13 .input bram_data2~2.inpad[0]
14 .input bram_data2~1.inpad[0]
15 .input bram_data2~0.inpad[0]
16 .input bram_addr2~0.inpad[0]
17 .input bram_addr2~1.inpad[0]
18 .input bram_addr2~2.inpad[0]
19 .input bram_addr2~3.inpad[0]
20 .input bram_data1~1.inpad[0]
21 .input bram_data1~2.inpad[0]
22 .input bram_addr2~4.inpad[0]
23 .input bram_data1~0.inpad[0]
24 .input bram_addr1~1.inpad[0]
25 .input bram_addr1~3.inpad[0]
26 .input bram_we1.inpad[0]
27 .input bram_we2.inpad[0]
29 .input bram_addr1~2.inpad[0]
30 .input bram_addr1~4.inpad[0]
31 .input bram_data1~8.inpad[0]
32 .input bram_data2~9.inpad[0]
57 dual_port_ram dual_port_ram^MEM~0-0^out2~1.out2[0]
58 dual_port_ram dual_port_ram^MEM~0-0^out2~1.out1[0]
73 dual_port_ram dual_port_ram^MEM~0-1^out2~1.out2[0]
74 dual_port_ram dual_port_ram^MEM~0-1^out2~1.out1[0]
89 dual_port_ram dual_port_ram^MEM~0-2^out2~1.out2[0]
90 dual_port_ram dual_port_ram^MEM~0-2^out2~1.out1[0]
105 dual_port_ram dual_port_ram^MEM~0-3^out2~1.out2[0]
106 dual_port_ram dual_port_ram^MEM~0-3^out2~1.out1[0]
121 dual_port_ram dual_port_ram^MEM~0-4^out2~1.out2[0]
122 dual_port_ram dual_port_ram^MEM~0-4^out2~1.out1[0]
137 dual_port_ram dual_port_ram^MEM~0-5^out2~1.out2[0]
138 dual_port_ram dual_port_ram^MEM~0-5^out2~1.out1[0]
153 dual_port_ram dual_port_ram^MEM~0-6^out2~1.out2[0]
154 dual_port_ram dual_port_ram^MEM~0-6^out2~1.out1[0]
169 dual_port_ram dual_port_ram^MEM~0-7^out2~1.out2[0]
170 dual_port_ram dual_port_ram^MEM~0-7^out2~1.out1[0]
185 dual_port_ram dual_port_ram^MEM~0-8^out2~1.out2[0]
186 dual_port_ram dual_port_ram^MEM~0-8^out2~1.out1[0]
201 dual_port_ram dual_port_ram^MEM~0-9^out2~1.out2[0]
202 dual_port_ram dual_port_ram^MEM~0-9^out2~1.out1[0]
203 dual_port_ram dual_port_ram^MEM~0-0^out2~1.addr2[0]
204 dual_port_ram dual_port_ram^MEM~0-0^out2~1.addr2[1]
205 dual_port_ram dual_port_ram^MEM~0-0^out2~1.addr2[2]
206 dual_port_ram dual_port_ram^MEM~0-0^out2~1.addr2[3]
207 dual_port_ram dual_port_ram^MEM~0-0^out2~1.addr2[4]
208 dual_port_ram dual_port_ram^MEM~0-0^out2~1.addr1[0]
209 dual_port_ram dual_port_ram^MEM~0-0^out2~1.addr1[1]
210 dual_port_ram dual_port_ram^MEM~0-0^out2~1.addr1[2]
211 dual_port_ram dual_port_ram^MEM~0-0^out2~1.addr1[3]
212 dual_port_ram dual_port_ram^MEM~0-0^out2~1.addr1[4]
213 dual_port_ram dual_port_ram^MEM~0-0^out2~1.data1[0]
214 dual_port_ram dual_port_ram^MEM~0-0^out2~1.data2[0]
215 dual_port_ram dual_port_ram^MEM~0-0^out2~1.we1[0]
216 dual_port_ram dual_port_ram^MEM~0-0^out2~1.we2[0]
217 dual_port_ram dual_port_ram^MEM~0-1^out2~1.addr2[0]
218 dual_port_ram dual_port_ram^MEM~0-1^out2~1.addr2[1]
219 dual_port_ram dual_port_ram^MEM~0-1^out2~1.addr2[2]
220 dual_port_ram dual_port_ram^MEM~0-1^out2~1.addr2[3]
221 dual_port_ram dual_port_ram^MEM~0-1^out2~1.addr2[4]
222 dual_port_ram dual_port_ram^MEM~0-1^out2~1.addr1[0]
223 dual_port_ram dual_port_ram^MEM~0-1^out2~1.addr1[1]
224 dual_port_ram dual_port_ram^MEM~0-1^out2~1.addr1[2]
225 dual_port_ram dual_port_ram^MEM~0-1^out2~1.addr1[3]
226 dual_port_ram dual_port_ram^MEM~0-1^out2~1.addr1[4]
227 dual_port_ram dual_port_ram^MEM~0-1^out2~1.data1[0]
228 dual_port_ram dual_port_ram^MEM~0-1^out2~1.data2[0]
229 dual_port_ram dual_port_ram^MEM~0-1^out2~1.we1[0]
230 dual_port_ram dual_port_ram^MEM~0-1^out2~1.we2[0]
231 dual_port_ram dual_port_ram^MEM~0-2^out2~1.addr2[0]
232 dual_port_ram dual_port_ram^MEM~0-2^out2~1.addr2[1]
233 dual_port_ram dual_port_ram^MEM~0-2^out2~1.addr2[2]
234 dual_port_ram dual_port_ram^MEM~0-2^out2~1.addr2[3]
235 dual_port_ram dual_port_ram^MEM~0-2^out2~1.addr2[4]
236 dual_port_ram dual_port_ram^MEM~0-2^out2~1.addr1[0]
237 dual_port_ram dual_port_ram^MEM~0-2^out2~1.addr1[1]
238 dual_port_ram dual_port_ram^MEM~0-2^out2~1.addr1[2]
239 dual_port_ram dual_port_ram^MEM~0-2^out2~1.addr1[3]
240 dual_port_ram dual_port_ram^MEM~0-2^out2~1.addr1[4]
241 dual_port_ram dual_port_ram^MEM~0-2^out2~1.data1[0]
242 dual_port_ram dual_port_ram^MEM~0-2^out2~1.data2[0]
243 dual_port_ram dual_port_ram^MEM~0-2^out2~1.we1[0]
244 dual_port_ram dual_port_ram^MEM~0-2^out2~1.we2[0]
245 dual_port_ram dual_port_ram^MEM~0-3^out2~1.addr2[0]
246 dual_port_ram dual_port_ram^MEM~0-3^out2~1.addr2[1]
247 dual_port_ram dual_port_ram^MEM~0-3^out2~1.addr2[2]
248 dual_port_ram dual_port_ram^MEM~0-3^out2~1.addr2[3]
249 dual_port_ram dual_port_ram^MEM~0-3^out2~1.addr2[4]
250 dual_port_ram dual_port_ram^MEM~0-3^out2~1.addr1[0]
251 dual_port_ram dual_port_ram^MEM~0-3^out2~1.addr1[1]
252 dual_port_ram dual_port_ram^MEM~0-3^out2~1.addr1[2]
253 dual_port_ram dual_port_ram^MEM~0-3^out2~1.addr1[3]
254 dual_port_ram dual_port_ram^MEM~0-3^out2~1.addr1[4]
255 dual_port_ram dual_port_ram^MEM~0-3^out2~1.data1[0]
256 dual_port_ram dual_port_ram^MEM~0-3^out2~1.data2[0]
257 dual_port_ram dual_port_ram^MEM~0-3^out2~1.we1[0]
258 dual_port_ram dual_port_ram^MEM~0-3^out2~1.we2[0]
259 dual_port_ram dual_port_ram^MEM~0-4^out2~1.addr2[0]
260 dual_port_ram dual_port_ram^MEM~0-4^out2~1.addr2[1]
261 dual_port_ram dual_port_ram^MEM~0-4^out2~1.addr2[2]
262 dual_port_ram dual_port_ram^MEM~0-4^out2~1.addr2[3]
263 dual_port_ram dual_port_ram^MEM~0-4^out2~1.addr2[4]
264 dual_port_ram dual_port_ram^MEM~0-4^out2~1.addr1[0]
265 dual_port_ram dual_port_ram^MEM~0-4^out2~1.addr1[1]
266 dual_port_ram dual_port_ram^MEM~0-4^out2~1.addr1[2]
267 dual_port_ram dual_port_ram^MEM~0-4^out2~1.addr1[3]
268 dual_port_ram dual_port_ram^MEM~0-4^out2~1.addr1[4]
269 dual_port_ram dual_port_ram^MEM~0-4^out2~1.data1[0]
270 dual_port_ram dual_port_ram^MEM~0-4^out2~1.data2[0]
271 dual_port_ram dual_port_ram^MEM~0-4^out2~1.we1[0]
272 dual_port_ram dual_port_ram^MEM~0-4^out2~1.we2[0]
273 dual_port_ram dual_port_ram^MEM~0-5^out2~1.addr2[0]
274 dual_port_ram dual_port_ram^MEM~0-5^out2~1.addr2[1]
275 dual_port_ram dual_port_ram^MEM~0-5^out2~1.addr2[2]
276 dual_port_ram dual_port_ram^MEM~0-5^out2~1.addr2[3]
277 dual_port_ram dual_port_ram^MEM~0-5^out2~1.addr2[4]
278 dual_port_ram dual_port_ram^MEM~0-5^out2~1.addr1[0]
279 dual_port_ram dual_port_ram^MEM~0-5^out2~1.addr1[1]
280 dual_port_ram dual_port_ram^MEM~0-5^out2~1.addr1[2]
281 dual_port_ram dual_port_ram^MEM~0-5^out2~1.addr1[3]
282 dual_port_ram dual_port_ram^MEM~0-5^out2~1.addr1[4]
283 dual_port_ram dual_port_ram^MEM~0-5^out2~1.data1[0]
284 dual_port_ram dual_port_ram^MEM~0-5^out2~1.data2[0]
285 dual_port_ram dual_port_ram^MEM~0-5^out2~1.we1[0]
286 dual_port_ram dual_port_ram^MEM~0-5^out2~1.we2[0]
287 dual_port_ram dual_port_ram^MEM~0-6^out2~1.addr2[0]
288 dual_port_ram dual_port_ram^MEM~0-6^out2~1.addr2[1]
289 dual_port_ram dual_port_ram^MEM~0-6^out2~1.addr2[2]
290 dual_port_ram dual_port_ram^MEM~0-6^out2~1.addr2[3]
291 dual_port_ram dual_port_ram^MEM~0-6^out2~1.addr2[4]
292 dual_port_ram dual_port_ram^MEM~0-6^out2~1.addr1[0]
293 dual_port_ram dual_port_ram^MEM~0-6^out2~1.addr1[1]
294 dual_port_ram dual_port_ram^MEM~0-6^out2~1.addr1[2]
295 dual_port_ram dual_port_ram^MEM~0-6^out2~1.addr1[3]
296 dual_port_ram dual_port_ram^MEM~0-6^out2~1.addr1[4]
297 dual_port_ram dual_port_ram^MEM~0-6^out2~1.data1[0]
298 dual_port_ram dual_port_ram^MEM~0-6^out2~1.data2[0]
299 dual_port_ram dual_port_ram^MEM~0-6^out2~1.we1[0]
300 dual_port_ram dual_port_ram^MEM~0-6^out2~1.we2[0]
301 dual_port_ram dual_port_ram^MEM~0-7^out2~1.addr2[0]
302 dual_port_ram dual_port_ram^MEM~0-7^out2~1.addr2[1]
303 dual_port_ram dual_port_ram^MEM~0-7^out2~1.addr2[2]
304 dual_port_ram dual_port_ram^MEM~0-7^out2~1.addr2[3]
305 dual_port_ram dual_port_ram^MEM~0-7^out2~1.addr2[4]
306 dual_port_ram dual_port_ram^MEM~0-7^out2~1.addr1[0]
307 dual_port_ram dual_port_ram^MEM~0-7^out2~1.addr1[1]
308 dual_port_ram dual_port_ram^MEM~0-7^out2~1.addr1[2]
309 dual_port_ram dual_port_ram^MEM~0-7^out2~1.addr1[3]
310 dual_port_ram dual_port_ram^MEM~0-7^out2~1.addr1[4]
311 dual_port_ram dual_port_ram^MEM~0-7^out2~1.data1[0]
312 dual_port_ram dual_port_ram^MEM~0-7^out2~1.data2[0]
313 dual_port_ram dual_port_ram^MEM~0-7^out2~1.we1[0]
314 dual_port_ram dual_port_ram^MEM~0-7^out2~1.we2[0]
315 dual_port_ram dual_port_ram^MEM~0-8^out2~1.addr2[0]
316 dual_port_ram dual_port_ram^MEM~0-8^out2~1.addr2[1]
317 dual_port_ram dual_port_ram^MEM~0-8^out2~1.addr2[2]
318 dual_port_ram dual_port_ram^MEM~0-8^out2~1.addr2[3]
319 dual_port_ram dual_port_ram^MEM~0-8^out2~1.addr2[4]
320 dual_port_ram dual_port_ram^MEM~0-8^out2~1.addr1[0]
321 dual_port_ram dual_port_ram^MEM~0-8^out2~1.addr1[1]
322 dual_port_ram dual_port_ram^MEM~0-8^out2~1.addr1[2]
323 dual_port_ram dual_port_ram^MEM~0-8^out2~1.addr1[3]
324 dual_port_ram dual_port_ram^MEM~0-8^out2~1.addr1[4]
325 dual_port_ram dual_port_ram^MEM~0-8^out2~1.data1[0]
326 dual_port_ram dual_port_ram^MEM~0-8^out2~1.data2[0]
327 dual_port_ram dual_port_ram^MEM~0-8^out2~1.we1[0]
328 dual_port_ram dual_port_ram^MEM~0-8^out2~1.we2[0]
329 dual_port_ram dual_port_ram^MEM~0-9^out2~1.addr2[0]
330 dual_port_ram dual_port_ram^MEM~0-9^out2~1.addr2[1]
331 dual_port_ram dual_port_ram^MEM~0-9^out2~1.addr2[2]
332 dual_port_ram dual_port_ram^MEM~0-9^out2~1.addr2[3]
333 dual_port_ram dual_port_ram^MEM~0-9^out2~1.addr2[4]
334 dual_port_ram dual_port_ram^MEM~0-9^out2~1.addr1[0]
335 dual_port_ram dual_port_ram^MEM~0-9^out2~1.addr1[1]
336 dual_port_ram dual_port_ram^MEM~0-9^out2~1.addr1[2]
337 dual_port_ram dual_port_ram^MEM~0-9^out2~1.addr1[3]
338 dual_port_ram dual_port_ram^MEM~0-9^out2~1.addr1[4]
339 dual_port_ram dual_port_ram^MEM~0-9^out2~1.data1[0]
340 dual_port_ram dual_port_ram^MEM~0-9^out2~1.data2[0]
341 dual_port_ram dual_port_ram^MEM~0-9^out2~1.we1[0]
342 dual_port_ram dual_port_ram^MEM~0-9^out2~1.we2[0]
345 .output out:bram_out2~0.outpad[0]
346 .output out:bram_out1~0.outpad[0]
349 .output out:bram_out2~1.outpad[0]
350 .output out:bram_out1~1.outpad[0]
353 .output out:bram_out2~2.outpad[0]
354 .output out:bram_out1~2.outpad[0]
357 .output out:bram_out2~3.outpad[0]
358 .output out:bram_out1~3.outpad[0]
361 .output out:bram_out2~4.outpad[0]
362 .output out:bram_out1~4.outpad[0]
365 .output out:bram_out2~5.outpad[0]
366 .output out:bram_out1~5.outpad[0]
369 .output out:bram_out2~6.outpad[0]
370 .output out:bram_out1~6.outpad[0]
373 .output out:bram_out2~7.outpad[0]
374 .output out:bram_out1~7.outpad[0]
377 .output out:bram_out2~8.outpad[0]
378 .output out:bram_out1~8.outpad[0]
381 .output out:bram_out2~9.outpad[0]
382 .output out:bram_out1~9.outpad[0]

#End of unconstrained setup startpoint/endpoint report
