
*** Running vivado
    with args -log axi_chip2chip_partner.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_chip2chip_partner.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source axi_chip2chip_partner.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 370.922 ; gain = 161.086
INFO: [Synth 8-638] synthesizing module 'axi_chip2chip_partner' [f:/GITHUB/vivado/zynq_c2c/axi_chip2chip_0_ex/axi_chip2chip_0_ex.srcs/sources_1/ip/axi_chip2chip_partner/synth/axi_chip2chip_partner.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_chip2chip_partner' (47#1) [f:/GITHUB/vivado/zynq_c2c/axi_chip2chip_0_ex/axi_chip2chip_0_ex.srcs/sources_1/ip/axi_chip2chip_partner/synth/axi_chip2chip_partner.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:03:30 ; elapsed = 00:04:12 . Memory (MB): peak = 615.547 ; gain = 405.711
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:31 ; elapsed = 00:04:14 . Memory (MB): peak = 615.547 ; gain = 405.711
INFO: [Device 21-403] Loading part xc7v2000tflg1925-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1255.711 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:04:46 ; elapsed = 00:05:41 . Memory (MB): peak = 1255.711 ; gain = 1045.875
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:46 ; elapsed = 00:05:41 . Memory (MB): peak = 1255.711 ; gain = 1045.875
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:46 ; elapsed = 00:05:41 . Memory (MB): peak = 1255.711 ; gain = 1045.875
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:52 ; elapsed = 00:05:49 . Memory (MB): peak = 1255.711 ; gain = 1045.875
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:17 ; elapsed = 00:06:23 . Memory (MB): peak = 1255.711 ; gain = 1045.875
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+
|Module Name           | RTL Object                                                                                                                                                                       | Inference      | Size (Depth x Width) | Primitives                 | 
+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+
|axi_chip2chip_v4_2_11 | slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 256 x 8              | RAM64X1D x 8  RAM64M x 8   | 
+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:32 ; elapsed = 00:06:41 . Memory (MB): peak = 1270.012 ; gain = 1060.176
Finished Timing Optimization : Time (s): cpu = 00:05:33 ; elapsed = 00:06:41 . Memory (MB): peak = 1283.113 ; gain = 1073.277
Finished Technology Mapping : Time (s): cpu = 00:05:35 ; elapsed = 00:06:44 . Memory (MB): peak = 1304.719 ; gain = 1094.883
Finished IO Insertion : Time (s): cpu = 00:05:37 ; elapsed = 00:06:45 . Memory (MB): peak = 1304.719 ; gain = 1094.883
Finished Renaming Generated Instances : Time (s): cpu = 00:05:37 ; elapsed = 00:06:45 . Memory (MB): peak = 1304.719 ; gain = 1094.883
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:38 ; elapsed = 00:06:46 . Memory (MB): peak = 1304.719 ; gain = 1094.883
Finished Renaming Generated Ports : Time (s): cpu = 00:05:38 ; elapsed = 00:06:46 . Memory (MB): peak = 1304.719 ; gain = 1094.883
Finished Handling Custom Attributes : Time (s): cpu = 00:05:38 ; elapsed = 00:06:47 . Memory (MB): peak = 1304.719 ; gain = 1094.883
Finished Renaming Generated Nets : Time (s): cpu = 00:05:38 ; elapsed = 00:06:47 . Memory (MB): peak = 1304.719 ; gain = 1094.883

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    26|
|2     |LUT1     |    42|
|3     |LUT2     |   197|
|4     |LUT3     |   223|
|5     |LUT4     |   174|
|6     |LUT5     |   122|
|7     |LUT6     |   238|
|8     |MUXCY    |    40|
|9     |RAM64M   |     8|
|10    |RAM64X1D |     8|
|11    |RAMB36E1 |     4|
|12    |SRLC32E  |     4|
|13    |FDCE     |   510|
|14    |FDPE     |   128|
|15    |FDRE     |  1163|
|16    |FDSE     |    29|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:05:38 ; elapsed = 00:06:47 . Memory (MB): peak = 1304.719 ; gain = 1094.883
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1971.027 ; gain = 624.953
synth_design: Time (s): cpu = 00:06:02 ; elapsed = 00:07:10 . Memory (MB): peak = 1976.656 ; gain = 1686.512
