# OpenED

Related Links

##QFlow - An Open-Source Digital Synthesis Flow
http://opencircuitdesign.com/qflow/

##YOSYS - Open SYnthesis Suite
http://www.clifford.at/yosys/

##Verilator - Verilator is the fastest free Verilog HDL simulator,
https://www.veripool.org/projects/verilator/wiki/Intro

##ICEStorm
http://www.clifford.at/icestorm/

Project IceStorm aims at reverse engineering and documenting the bitstream format of Lattice iCE40 FPGAs and providing simple tools for analyzing and creating bitstream files. The IceStorm flow (Yosys, Arachne-pnr, and IceStorm) is a fully open source Verilog-to-Bitstream flow for iCE40 FPGAs. 

##SymbiFlow
https://symbiflow.github.io/
https://github.com/SymbiFlow

SymbiFlow will be a FOSS Verilog-to-Bitstream FPGA synthesis flow for Xilinx 7-Series, Lattice iCE40 and Lattice ECP5 FPGAs. It is under construction. This page describes briefly what we are up to.

##Archer-pnr
https://github.com/cseed/arachne-pnr

