<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf board.ucf

</twCmdLine><twDesign>top_level.ncd</twDesign><twDesignPath>top_level.ncd</twDesignPath><twPCF>top_level.pcf</twPCF><twPcfPath>top_level.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_clk&quot; = PERIOD &quot;fx2Clk_in&quot; 20 ns HIGH 50 %;" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;fx2Clk_in&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>29814</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2081</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.930</twMinPer></twConstHead><twPathRptBanner iPaths="31" iCriticalPaths="0" sType="EndPoint">Paths for end point comm_fpga_fx2/state_FSM_FFd4 (SLICE_X24Y118.CX), 31 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.070</twSlack><twSrc BELType="FF">comm_fpga_fx2/count_12</twSrc><twDest BELType="FF">comm_fpga_fx2/state_FSM_FFd4</twDest><twTotPathDel>11.881</twTotPathDel><twClkSkew dest = "0.232" src = "0.246">0.014</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/count_12</twSrc><twDest BELType='FF'>comm_fpga_fx2/state_FSM_FFd4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y121.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>comm_fpga_fx2/count&lt;13&gt;</twComp><twBEL>comm_fpga_fx2/count_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y119.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>comm_fpga_fx2/count&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N152</twComp><twBEL>comm_fpga_fx2/count[16]_GND_14_o_equal_22_o&lt;16&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.063</twDelInfo><twComp>N152</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd3</twComp><twBEL>comm_fpga_fx2/count[16]_GND_14_o_equal_22_o&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y105.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.002</twDelInfo><twComp>comm_fpga_fx2/count[16]_GND_14_o_equal_22_o</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd4_1</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd4-In4</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y118.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.714</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y118.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd3</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd4</twBEL></twPathDel><twLogDel>1.250</twLogDel><twRouteDel>10.631</twRouteDel><twTotDel>11.881</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.072</twSlack><twSrc BELType="FF">comm_fpga_fx2/count_10</twSrc><twDest BELType="FF">comm_fpga_fx2/state_FSM_FFd4</twDest><twTotPathDel>11.879</twTotPathDel><twClkSkew dest = "0.232" src = "0.246">0.014</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/count_10</twSrc><twDest BELType='FF'>comm_fpga_fx2/state_FSM_FFd4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>comm_fpga_fx2/count&lt;13&gt;</twComp><twBEL>comm_fpga_fx2/count_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y119.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>comm_fpga_fx2/count&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N152</twComp><twBEL>comm_fpga_fx2/count[16]_GND_14_o_equal_22_o&lt;16&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.063</twDelInfo><twComp>N152</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd3</twComp><twBEL>comm_fpga_fx2/count[16]_GND_14_o_equal_22_o&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y105.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.002</twDelInfo><twComp>comm_fpga_fx2/count[16]_GND_14_o_equal_22_o</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd4_1</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd4-In4</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y118.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.714</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y118.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd3</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd4</twBEL></twPathDel><twLogDel>1.250</twLogDel><twRouteDel>10.629</twRouteDel><twTotDel>11.879</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.214</twSlack><twSrc BELType="FF">comm_fpga_fx2/count_13</twSrc><twDest BELType="FF">comm_fpga_fx2/state_FSM_FFd4</twDest><twTotPathDel>11.737</twTotPathDel><twClkSkew dest = "0.232" src = "0.246">0.014</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/count_13</twSrc><twDest BELType='FF'>comm_fpga_fx2/state_FSM_FFd4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y121.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>comm_fpga_fx2/count&lt;13&gt;</twComp><twBEL>comm_fpga_fx2/count_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y119.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>comm_fpga_fx2/count&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N152</twComp><twBEL>comm_fpga_fx2/count[16]_GND_14_o_equal_22_o&lt;16&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y118.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.063</twDelInfo><twComp>N152</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y118.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd3</twComp><twBEL>comm_fpga_fx2/count[16]_GND_14_o_equal_22_o&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y105.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.002</twDelInfo><twComp>comm_fpga_fx2/count[16]_GND_14_o_equal_22_o</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd4_1</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd4-In4</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y118.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.714</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd4-In</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y118.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd3</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd4</twBEL></twPathDel><twLogDel>1.250</twLogDel><twRouteDel>10.487</twRouteDel><twTotDel>11.737</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>10.7</twPctLog><twPctRoute>89.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="345" iCriticalPaths="0" sType="EndPoint">Paths for end point swled_app/X_3_2 (SLICE_X13Y81.B4), 345 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.797</twSlack><twSrc BELType="FF">comm_fpga_fx2/state_FSM_FFd3</twSrc><twDest BELType="FF">swled_app/X_3_2</twDest><twTotPathDel>11.138</twTotPathDel><twClkSkew dest = "0.480" src = "0.510">0.030</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/state_FSM_FFd3</twSrc><twDest BELType='FF'>swled_app/X_3_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X24Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X24Y118.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd3</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y105.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">4.388</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y105.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd4_1</twComp><twBEL>comm_fpga_fx2/Mmux_h2fValid_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y84.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.269</twDelInfo><twComp>h2fValid</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT101</twComp><twBEL>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y84.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y84.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT101</twComp><twBEL>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT81_F</twBEL><twBEL>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT81</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y84.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT8</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y84.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT41</twComp><twBEL>swled_app/_n1845_inv6_rstpot_SW7</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y83.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>N182</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>swled_app/X&lt;4&gt;</twComp><twBEL>swled_app/X_3_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y81.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>swled_app/X_3_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>swled_app/X_3_2</twComp><twBEL>swled_app/X_3_2_rstpot</twBEL><twBEL>swled_app/X_3_2</twBEL></twPathDel><twLogDel>1.927</twLogDel><twRouteDel>9.211</twRouteDel><twTotDel>11.138</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.019</twSlack><twSrc BELType="FF">comm_fpga_fx2/state_FSM_FFd3</twSrc><twDest BELType="FF">swled_app/X_3_2</twDest><twTotPathDel>10.916</twTotPathDel><twClkSkew dest = "0.480" src = "0.510">0.030</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/state_FSM_FFd3</twSrc><twDest BELType='FF'>swled_app/X_3_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X24Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X24Y118.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd3</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y105.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">4.388</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y105.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd4_1</twComp><twBEL>comm_fpga_fx2/Mmux_h2fValid_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y84.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.269</twDelInfo><twComp>h2fValid</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT101</twComp><twBEL>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y84.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y84.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT101</twComp><twBEL>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT81_G</twBEL><twBEL>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT81</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y84.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT8</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y84.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT41</twComp><twBEL>swled_app/_n1845_inv6_rstpot_SW7</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y83.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>N182</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>swled_app/X&lt;4&gt;</twComp><twBEL>swled_app/X_3_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y81.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>swled_app/X_3_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>swled_app/X_3_2</twComp><twBEL>swled_app/X_3_2_rstpot</twBEL><twBEL>swled_app/X_3_2</twBEL></twPathDel><twLogDel>1.920</twLogDel><twRouteDel>8.996</twRouteDel><twTotDel>10.916</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.044</twSlack><twSrc BELType="FF">comm_fpga_fx2/state_FSM_FFd3</twSrc><twDest BELType="FF">swled_app/X_3_2</twDest><twTotPathDel>10.891</twTotPathDel><twClkSkew dest = "0.480" src = "0.510">0.030</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/state_FSM_FFd3</twSrc><twDest BELType='FF'>swled_app/X_3_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X24Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X24Y118.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd3</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y105.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">4.388</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y105.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd4_1</twComp><twBEL>comm_fpga_fx2/Mmux_h2fValid_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y84.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.269</twDelInfo><twComp>h2fValid</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT101</twComp><twBEL>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y84.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y84.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT101</twComp><twBEL>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT81_F</twBEL><twBEL>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT81</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y84.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT8</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT101</twComp><twBEL>swled_app/_n1845_inv6_rstpot_SW8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y83.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>N183</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>swled_app/X&lt;4&gt;</twComp><twBEL>swled_app/X_3_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y81.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>swled_app/X_3_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>swled_app/X_3_2</twComp><twBEL>swled_app/X_3_2_rstpot</twBEL><twBEL>swled_app/X_3_2</twBEL></twPathDel><twLogDel>1.966</twLogDel><twRouteDel>8.925</twRouteDel><twTotDel>10.891</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="345" iCriticalPaths="0" sType="EndPoint">Paths for end point swled_app/X_3_1 (SLICE_X13Y81.A3), 345 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.833</twSlack><twSrc BELType="FF">comm_fpga_fx2/state_FSM_FFd3</twSrc><twDest BELType="FF">swled_app/X_3_1</twDest><twTotPathDel>11.102</twTotPathDel><twClkSkew dest = "0.480" src = "0.510">0.030</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/state_FSM_FFd3</twSrc><twDest BELType='FF'>swled_app/X_3_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X24Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X24Y118.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd3</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y105.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">4.388</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y105.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd4_1</twComp><twBEL>comm_fpga_fx2/Mmux_h2fValid_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y84.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.269</twDelInfo><twComp>h2fValid</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT101</twComp><twBEL>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y84.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y84.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT101</twComp><twBEL>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT81_F</twBEL><twBEL>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT81</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y84.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT8</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y84.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT41</twComp><twBEL>swled_app/_n1845_inv6_rstpot_SW7</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y83.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>N182</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>swled_app/X&lt;4&gt;</twComp><twBEL>swled_app/X_3_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>swled_app/X_3_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>swled_app/X_3_2</twComp><twBEL>swled_app/X_3_1_rstpot</twBEL><twBEL>swled_app/X_3_1</twBEL></twPathDel><twLogDel>1.927</twLogDel><twRouteDel>9.175</twRouteDel><twTotDel>11.102</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.055</twSlack><twSrc BELType="FF">comm_fpga_fx2/state_FSM_FFd3</twSrc><twDest BELType="FF">swled_app/X_3_1</twDest><twTotPathDel>10.880</twTotPathDel><twClkSkew dest = "0.480" src = "0.510">0.030</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/state_FSM_FFd3</twSrc><twDest BELType='FF'>swled_app/X_3_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X24Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X24Y118.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd3</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y105.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">4.388</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y105.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd4_1</twComp><twBEL>comm_fpga_fx2/Mmux_h2fValid_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y84.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.269</twDelInfo><twComp>h2fValid</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT101</twComp><twBEL>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y84.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y84.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT101</twComp><twBEL>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT81_G</twBEL><twBEL>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT81</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y84.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT8</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y84.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT41</twComp><twBEL>swled_app/_n1845_inv6_rstpot_SW7</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y83.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>N182</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>swled_app/X&lt;4&gt;</twComp><twBEL>swled_app/X_3_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>swled_app/X_3_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>swled_app/X_3_2</twComp><twBEL>swled_app/X_3_1_rstpot</twBEL><twBEL>swled_app/X_3_1</twBEL></twPathDel><twLogDel>1.920</twLogDel><twRouteDel>8.960</twRouteDel><twTotDel>10.880</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.080</twSlack><twSrc BELType="FF">comm_fpga_fx2/state_FSM_FFd3</twSrc><twDest BELType="FF">swled_app/X_3_1</twDest><twTotPathDel>10.855</twTotPathDel><twClkSkew dest = "0.480" src = "0.510">0.030</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/state_FSM_FFd3</twSrc><twDest BELType='FF'>swled_app/X_3_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X24Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X24Y118.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd3</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y105.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">4.388</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y105.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>comm_fpga_fx2/state_FSM_FFd4_1</twComp><twBEL>comm_fpga_fx2/Mmux_h2fValid_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y84.B6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.269</twDelInfo><twComp>h2fValid</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT101</twComp><twBEL>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y84.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y84.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT101</twComp><twBEL>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT81_F</twBEL><twBEL>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT81</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y84.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT8</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>swled_app/Mmux_GND_29_o_X[4]_mux_545_OUT101</twComp><twBEL>swled_app/_n1845_inv6_rstpot_SW8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y83.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>N183</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>swled_app/X&lt;4&gt;</twComp><twBEL>swled_app/X_3_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>swled_app/X_3_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>swled_app/X_3_2</twComp><twBEL>swled_app/X_3_1_rstpot</twBEL><twBEL>swled_app/X_3_1</twBEL></twPathDel><twLogDel>1.966</twLogDel><twRouteDel>8.889</twRouteDel><twTotDel>10.855</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk = PERIOD TIMEGRP &quot;fx2Clk_in&quot; 20 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point swled_app/temp1_23 (SLICE_X4Y94.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.411</twSlack><twSrc BELType="FF">swled_app/temp1_23</twSrc><twDest BELType="FF">swled_app/temp1_23</twDest><twTotPathDel>0.411</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>swled_app/temp1_23</twSrc><twDest BELType='FF'>swled_app/temp1_23</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>swled_app/temp1&lt;23&gt;</twComp><twBEL>swled_app/temp1_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y94.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.021</twDelInfo><twComp>swled_app/temp1&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y94.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>swled_app/temp1&lt;23&gt;</twComp><twBEL>swled_app/Mmux_temp1[16]_reg0_next[0]_MUX_289_o171</twBEL><twBEL>swled_app/temp1_23</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.021</twRouteDel><twTotDel>0.411</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>94.9</twPctLog><twPctRoute>5.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point swled_app/temp1_28 (SLICE_X4Y93.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.412</twSlack><twSrc BELType="FF">swled_app/temp1_28</twSrc><twDest BELType="FF">swled_app/temp1_28</twDest><twTotPathDel>0.412</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>swled_app/temp1_28</twSrc><twDest BELType='FF'>swled_app/temp1_28</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>swled_app/temp1&lt;31&gt;</twComp><twBEL>swled_app/temp1_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y93.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.022</twDelInfo><twComp>swled_app/temp1&lt;28&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y93.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>swled_app/temp1&lt;31&gt;</twComp><twBEL>swled_app/Mmux_temp1[24]_reg0_next[0]_MUX_281_o141</twBEL><twBEL>swled_app/temp1_28</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.022</twRouteDel><twTotDel>0.412</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>94.7</twPctLog><twPctRoute>5.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point swled_app/temp1_31 (SLICE_X4Y93.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.412</twSlack><twSrc BELType="FF">swled_app/temp1_31</twSrc><twDest BELType="FF">swled_app/temp1_31</twDest><twTotPathDel>0.412</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>swled_app/temp1_31</twSrc><twDest BELType='FF'>swled_app/temp1_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y93.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>swled_app/temp1&lt;31&gt;</twComp><twBEL>swled_app/temp1_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y93.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.022</twDelInfo><twComp>swled_app/temp1&lt;31&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y93.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>swled_app/temp1&lt;31&gt;</twComp><twBEL>swled_app/Mmux_temp1[24]_reg0_next[0]_MUX_281_o171</twBEL><twBEL>swled_app/temp1_31</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.022</twRouteDel><twTotDel>0.412</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fx2Clk_in_BUFGP</twDestClk><twPctLog>94.7</twPctLog><twPctRoute>5.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;fx2Clk_in&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Tbcper_I" slack="18.270" period="20.000" constraintValue="20.000" deviceLimit="1.730" freqLimit="578.035" physResource="fx2Clk_in_BUFGP/BUFG/I0" logResource="fx2Clk_in_BUFGP/BUFG/I0" locationPin="BUFGMUX_X3Y7.I0" clockNet="fx2Clk_in_BUFGP/IBUFG"/><twPinLimit anchorID="32" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="swled_app/pop/CLK" logResource="swled_app/pop/CK" locationPin="SLICE_X8Y72.CLK" clockNet="fx2Clk_in_BUFGP"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="debouncer4/count&lt;3&gt;/CLK" logResource="debouncer4/count_0/CK" locationPin="SLICE_X4Y28.CLK" clockNet="fx2Clk_in_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>9128</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>656</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.900</twMinPer></twConstHead><twPathRptBanner iPaths="36" iCriticalPaths="0" sType="EndPoint">Paths for end point i_uart/i_rx/rxd_byte_6 (SLICE_X19Y64.CE), 36 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.100</twSlack><twSrc BELType="FF">i_uart/i_rx/tickcntr_23</twSrc><twDest BELType="FF">i_uart/i_rx/rxd_byte_6</twDest><twTotPathDel>5.897</twTotPathDel><twClkSkew dest = "0.508" src = "0.476">-0.032</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i_uart/i_rx/tickcntr_23</twSrc><twDest BELType='FF'>i_uart/i_rx/rxd_byte_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X31Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>i_uart/i_rx/tickcntr&lt;26&gt;</twComp><twBEL>i_uart/i_rx/tickcntr_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y85.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>i_uart/i_rx/tickcntr&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>i_uart/i_brg/sample_counter_31_P_31</twComp><twBEL>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i_uart/i_rx/bitcntr&lt;1&gt;</twComp><twBEL>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y77.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.358</twDelInfo><twComp>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i_uart/i_rx/_n0116_inv</twComp><twBEL>i_uart/i_rx/_n0116_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y64.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>i_uart/i_rx/_n0116_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y64.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>i_uart/i_rx/rxd_byte&lt;7&gt;</twComp><twBEL>i_uart/i_rx/rxd_byte_6</twBEL></twPathDel><twLogDel>1.452</twLogDel><twRouteDel>4.445</twRouteDel><twTotDel>5.897</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_BUFGP</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.340</twSlack><twSrc BELType="FF">i_uart/i_rx/tickcntr_18</twSrc><twDest BELType="FF">i_uart/i_rx/rxd_byte_6</twDest><twTotPathDel>5.652</twTotPathDel><twClkSkew dest = "0.508" src = "0.481">-0.027</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i_uart/i_rx/tickcntr_18</twSrc><twDest BELType='FF'>i_uart/i_rx/rxd_byte_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X31Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>i_uart/i_rx/tickcntr&lt;18&gt;</twComp><twBEL>i_uart/i_rx/tickcntr_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y84.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>i_uart/i_rx/tickcntr&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i_uart/i_brg/GND_8_o_sample_counter[31]_equal_1_o&lt;31&gt;3</twComp><twBEL>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y86.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i_uart/i_rx/bitcntr&lt;1&gt;</twComp><twBEL>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y77.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.358</twDelInfo><twComp>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i_uart/i_rx/_n0116_inv</twComp><twBEL>i_uart/i_rx/_n0116_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y64.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>i_uart/i_rx/_n0116_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y64.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>i_uart/i_rx/rxd_byte&lt;7&gt;</twComp><twBEL>i_uart/i_rx/rxd_byte_6</twBEL></twPathDel><twLogDel>1.508</twLogDel><twRouteDel>4.144</twRouteDel><twTotDel>5.652</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_BUFGP</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.342</twSlack><twSrc BELType="FF">i_uart/i_rx/tickcntr_16</twSrc><twDest BELType="FF">i_uart/i_rx/rxd_byte_6</twDest><twTotPathDel>5.650</twTotPathDel><twClkSkew dest = "0.508" src = "0.481">-0.027</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i_uart/i_rx/tickcntr_16</twSrc><twDest BELType='FF'>i_uart/i_rx/rxd_byte_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X31Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>i_uart/i_rx/tickcntr&lt;18&gt;</twComp><twBEL>i_uart/i_rx/tickcntr_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y84.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>i_uart/i_rx/tickcntr&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i_uart/i_brg/GND_8_o_sample_counter[31]_equal_1_o&lt;31&gt;3</twComp><twBEL>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y86.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i_uart/i_rx/bitcntr&lt;1&gt;</twComp><twBEL>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y77.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.358</twDelInfo><twComp>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i_uart/i_rx/_n0116_inv</twComp><twBEL>i_uart/i_rx/_n0116_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y64.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>i_uart/i_rx/_n0116_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y64.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>i_uart/i_rx/rxd_byte&lt;7&gt;</twComp><twBEL>i_uart/i_rx/rxd_byte_6</twBEL></twPathDel><twLogDel>1.508</twLogDel><twRouteDel>4.142</twRouteDel><twTotDel>5.650</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_BUFGP</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="36" iCriticalPaths="0" sType="EndPoint">Paths for end point i_uart/i_rx/rxd_byte_0 (SLICE_X18Y64.CE), 36 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.109</twSlack><twSrc BELType="FF">i_uart/i_rx/tickcntr_23</twSrc><twDest BELType="FF">i_uart/i_rx/rxd_byte_0</twDest><twTotPathDel>5.888</twTotPathDel><twClkSkew dest = "0.508" src = "0.476">-0.032</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i_uart/i_rx/tickcntr_23</twSrc><twDest BELType='FF'>i_uart/i_rx/rxd_byte_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X31Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>i_uart/i_rx/tickcntr&lt;26&gt;</twComp><twBEL>i_uart/i_rx/tickcntr_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y85.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>i_uart/i_rx/tickcntr&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>i_uart/i_brg/sample_counter_31_P_31</twComp><twBEL>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i_uart/i_rx/bitcntr&lt;1&gt;</twComp><twBEL>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y77.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.358</twDelInfo><twComp>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i_uart/i_rx/_n0116_inv</twComp><twBEL>i_uart/i_rx/_n0116_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y64.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>i_uart/i_rx/_n0116_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y64.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>i_uart/i_rx/rxd_byte&lt;3&gt;</twComp><twBEL>i_uart/i_rx/rxd_byte_0</twBEL></twPathDel><twLogDel>1.443</twLogDel><twRouteDel>4.445</twRouteDel><twTotDel>5.888</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_BUFGP</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.349</twSlack><twSrc BELType="FF">i_uart/i_rx/tickcntr_18</twSrc><twDest BELType="FF">i_uart/i_rx/rxd_byte_0</twDest><twTotPathDel>5.643</twTotPathDel><twClkSkew dest = "0.508" src = "0.481">-0.027</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i_uart/i_rx/tickcntr_18</twSrc><twDest BELType='FF'>i_uart/i_rx/rxd_byte_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X31Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>i_uart/i_rx/tickcntr&lt;18&gt;</twComp><twBEL>i_uart/i_rx/tickcntr_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y84.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>i_uart/i_rx/tickcntr&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i_uart/i_brg/GND_8_o_sample_counter[31]_equal_1_o&lt;31&gt;3</twComp><twBEL>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y86.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i_uart/i_rx/bitcntr&lt;1&gt;</twComp><twBEL>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y77.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.358</twDelInfo><twComp>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i_uart/i_rx/_n0116_inv</twComp><twBEL>i_uart/i_rx/_n0116_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y64.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>i_uart/i_rx/_n0116_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y64.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>i_uart/i_rx/rxd_byte&lt;3&gt;</twComp><twBEL>i_uart/i_rx/rxd_byte_0</twBEL></twPathDel><twLogDel>1.499</twLogDel><twRouteDel>4.144</twRouteDel><twTotDel>5.643</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_BUFGP</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.351</twSlack><twSrc BELType="FF">i_uart/i_rx/tickcntr_16</twSrc><twDest BELType="FF">i_uart/i_rx/rxd_byte_0</twDest><twTotPathDel>5.641</twTotPathDel><twClkSkew dest = "0.508" src = "0.481">-0.027</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i_uart/i_rx/tickcntr_16</twSrc><twDest BELType='FF'>i_uart/i_rx/rxd_byte_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X31Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>i_uart/i_rx/tickcntr&lt;18&gt;</twComp><twBEL>i_uart/i_rx/tickcntr_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y84.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>i_uart/i_rx/tickcntr&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i_uart/i_brg/GND_8_o_sample_counter[31]_equal_1_o&lt;31&gt;3</twComp><twBEL>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y86.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i_uart/i_rx/bitcntr&lt;1&gt;</twComp><twBEL>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y77.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.358</twDelInfo><twComp>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i_uart/i_rx/_n0116_inv</twComp><twBEL>i_uart/i_rx/_n0116_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y64.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>i_uart/i_rx/_n0116_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y64.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>i_uart/i_rx/rxd_byte&lt;3&gt;</twComp><twBEL>i_uart/i_rx/rxd_byte_0</twBEL></twPathDel><twLogDel>1.499</twLogDel><twRouteDel>4.142</twRouteDel><twTotDel>5.641</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_BUFGP</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="36" iCriticalPaths="0" sType="EndPoint">Paths for end point i_uart/i_rx/rxd_byte_5 (SLICE_X19Y64.CE), 36 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.116</twSlack><twSrc BELType="FF">i_uart/i_rx/tickcntr_23</twSrc><twDest BELType="FF">i_uart/i_rx/rxd_byte_5</twDest><twTotPathDel>5.881</twTotPathDel><twClkSkew dest = "0.508" src = "0.476">-0.032</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i_uart/i_rx/tickcntr_23</twSrc><twDest BELType='FF'>i_uart/i_rx/rxd_byte_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X31Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>i_uart/i_rx/tickcntr&lt;26&gt;</twComp><twBEL>i_uart/i_rx/tickcntr_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y85.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.914</twDelInfo><twComp>i_uart/i_rx/tickcntr&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>i_uart/i_brg/sample_counter_31_P_31</twComp><twBEL>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i_uart/i_rx/bitcntr&lt;1&gt;</twComp><twBEL>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y77.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.358</twDelInfo><twComp>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i_uart/i_rx/_n0116_inv</twComp><twBEL>i_uart/i_rx/_n0116_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y64.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>i_uart/i_rx/_n0116_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y64.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>i_uart/i_rx/rxd_byte&lt;7&gt;</twComp><twBEL>i_uart/i_rx/rxd_byte_5</twBEL></twPathDel><twLogDel>1.436</twLogDel><twRouteDel>4.445</twRouteDel><twTotDel>5.881</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_BUFGP</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.356</twSlack><twSrc BELType="FF">i_uart/i_rx/tickcntr_18</twSrc><twDest BELType="FF">i_uart/i_rx/rxd_byte_5</twDest><twTotPathDel>5.636</twTotPathDel><twClkSkew dest = "0.508" src = "0.481">-0.027</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i_uart/i_rx/tickcntr_18</twSrc><twDest BELType='FF'>i_uart/i_rx/rxd_byte_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X31Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>i_uart/i_rx/tickcntr&lt;18&gt;</twComp><twBEL>i_uart/i_rx/tickcntr_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y84.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>i_uart/i_rx/tickcntr&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i_uart/i_brg/GND_8_o_sample_counter[31]_equal_1_o&lt;31&gt;3</twComp><twBEL>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y86.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i_uart/i_rx/bitcntr&lt;1&gt;</twComp><twBEL>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y77.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.358</twDelInfo><twComp>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i_uart/i_rx/_n0116_inv</twComp><twBEL>i_uart/i_rx/_n0116_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y64.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>i_uart/i_rx/_n0116_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y64.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>i_uart/i_rx/rxd_byte&lt;7&gt;</twComp><twBEL>i_uart/i_rx/rxd_byte_5</twBEL></twPathDel><twLogDel>1.492</twLogDel><twRouteDel>4.144</twRouteDel><twTotDel>5.636</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_BUFGP</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.358</twSlack><twSrc BELType="FF">i_uart/i_rx/tickcntr_16</twSrc><twDest BELType="FF">i_uart/i_rx/rxd_byte_5</twDest><twTotPathDel>5.634</twTotPathDel><twClkSkew dest = "0.508" src = "0.481">-0.027</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i_uart/i_rx/tickcntr_16</twSrc><twDest BELType='FF'>i_uart/i_rx/rxd_byte_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X31Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>i_uart/i_rx/tickcntr&lt;18&gt;</twComp><twBEL>i_uart/i_rx/tickcntr_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y84.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>i_uart/i_rx/tickcntr&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i_uart/i_brg/GND_8_o_sample_counter[31]_equal_1_o&lt;31&gt;3</twComp><twBEL>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y86.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i_uart/i_rx/bitcntr&lt;1&gt;</twComp><twBEL>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y77.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.358</twDelInfo><twComp>i_uart/i_rx/GND_9_o_tickcntr[31]_equal_29_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i_uart/i_rx/_n0116_inv</twComp><twBEL>i_uart/i_rx/_n0116_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y64.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>i_uart/i_rx/_n0116_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y64.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>i_uart/i_rx/rxd_byte&lt;7&gt;</twComp><twBEL>i_uart/i_rx/rxd_byte_5</twBEL></twPathDel><twLogDel>1.492</twLogDel><twRouteDel>4.142</twRouteDel><twTotDel>5.634</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_BUFGP</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 (SLICE_X13Y58.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.401</twSlack><twSrc BELType="FF">i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4</twSrc><twDest BELType="FF">i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twDest><twTotPathDel>0.403</twTotPathDel><twClkSkew dest = "0.036" src = "0.034">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4</twSrc><twDest BELType='FF'>i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X12Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;7&gt;</twComp><twBEL>i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y58.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.144</twDelInfo><twComp>i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y58.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;7&gt;</twComp><twBEL>i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.144</twRouteDel><twTotDel>0.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_BUFGP</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X1Y29.ADDRAWRADDR5), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.402</twSlack><twSrc BELType="FF">i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2</twSrc><twDest BELType="RAM">i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>0.409</twTotPathDel><twClkSkew dest = "0.070" src = "0.063">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2</twSrc><twDest BELType='RAM'>i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y29.ADDRAWRADDR5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.277</twDelInfo><twComp>i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y29.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.277</twRouteDel><twTotDel>0.409</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_BUFGP</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb (SLICE_X12Y62.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.407</twSlack><twSrc BELType="FF">i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb</twSrc><twDest BELType="FF">i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb</twDest><twTotPathDel>0.407</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb</twSrc><twDest BELType='FF'>i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X12Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb</twComp><twBEL>i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y62.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.017</twDelInfo><twComp>i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y62.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb</twComp><twBEL>i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_going_empty_fwft_PWR_36_o_MUX_27_o11</twBEL><twBEL>i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.017</twRouteDel><twTotDel>0.407</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_BUFGP</twDestClk><twPctLog>95.8</twPctLog><twPctRoute>4.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="59"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="60" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y29.CLKAWRCLK" clockNet="sys_clk_BUFGP"/><twPinLimit anchorID="61" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="i_uart/i_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X1Y29.CLKBRDCLK" clockNet="sys_clk_BUFGP"/><twPinLimit anchorID="62" type="MINPERIOD" name="Tbcper_I" slack="8.270" period="10.000" constraintValue="10.000" deviceLimit="1.730" freqLimit="578.035" physResource="sys_clk_BUFGP/BUFG/I0" logResource="sys_clk_BUFGP/BUFG/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="sys_clk_BUFGP/IBUFG"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="63">0</twUnmetConstCnt><twDataSheet anchorID="64" twNameLen="15"><twClk2SUList anchorID="65" twDestWidth="9"><twDest>fx2Clk_in</twDest><twClk2SU><twSrc>fx2Clk_in</twSrc><twRiseRise>11.930</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="66" twDestWidth="7"><twDest>sys_clk</twDest><twClk2SU><twSrc>sys_clk</twSrc><twRiseRise>5.900</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="67"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>38942</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>4541</twConnCnt></twConstCov><twStats anchorID="68"><twMinPer>11.930</twMinPer><twFootnote number="1" /><twMaxFreq>83.822</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Apr 12 13:17:45 2018 </twTimestamp></twFoot><twClientInfo anchorID="69"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 464 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
