-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

-- DATE "11/22/2017 14:16:38"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	FluxoDeDados IS
    PORT (
	CLK : IN std_logic;
	RST_PC : IN std_logic;
	mux_PC : IN std_logic;
	Mux_RtRd : IN std_logic;
	habEscritaReg : IN std_logic;
	mux_RtIm : IN std_logic;
	ULAOPer : IN std_logic_vector(1 DOWNTO 0);
	mux_ULAMem : IN std_logic;
	BEQ : IN std_logic;
	habLeituraMEM : IN std_logic;
	habEscritaMEM : IN std_logic;
	enderecoDisplay : IN std_logic_vector(31 DOWNTO 0);
	ResultadoUla : OUT std_logic_vector(31 DOWNTO 0);
	habEscritaDisplay : OUT std_logic;
	enderecoReg1Test : OUT std_logic_vector(4 DOWNTO 0);
	enderecoReg2Test : OUT std_logic_vector(4 DOWNTO 0);
	enderecoReg3Test : OUT std_logic_vector(4 DOWNTO 0);
	instrucaoTest : OUT std_logic_vector(31 DOWNTO 0);
	entraAULATest : OUT std_logic_vector(31 DOWNTO 0);
	entraBULATest : OUT std_logic_vector(31 DOWNTO 0);
	dadoASerEscrito : OUT std_logic_vector(31 DOWNTO 0);
	PCdisplay : OUT std_logic_vector(31 DOWNTO 0);
	OpCode : OUT std_logic_vector(5 DOWNTO 0)
	);
END FluxoDeDados;

-- Design Ports Information
-- ResultadoUla[0]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ResultadoUla[1]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ResultadoUla[2]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ResultadoUla[3]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ResultadoUla[4]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ResultadoUla[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ResultadoUla[6]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ResultadoUla[7]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ResultadoUla[8]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ResultadoUla[9]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ResultadoUla[10]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ResultadoUla[11]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ResultadoUla[12]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ResultadoUla[13]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ResultadoUla[14]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ResultadoUla[15]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ResultadoUla[16]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ResultadoUla[17]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ResultadoUla[18]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ResultadoUla[19]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ResultadoUla[20]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ResultadoUla[21]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ResultadoUla[22]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ResultadoUla[23]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ResultadoUla[24]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ResultadoUla[25]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ResultadoUla[26]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ResultadoUla[27]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ResultadoUla[28]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ResultadoUla[29]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ResultadoUla[30]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ResultadoUla[31]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- habEscritaDisplay	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoReg1Test[0]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoReg1Test[1]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoReg1Test[2]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoReg1Test[3]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoReg1Test[4]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoReg2Test[0]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoReg2Test[1]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoReg2Test[2]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoReg2Test[3]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoReg2Test[4]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoReg3Test[0]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoReg3Test[1]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoReg3Test[2]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoReg3Test[3]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoReg3Test[4]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[0]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[1]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[2]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[3]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[4]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[5]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[6]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[7]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[8]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[9]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[10]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[11]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[12]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[13]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[14]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[15]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[16]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[17]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[18]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[19]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[20]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[21]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[22]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[23]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[24]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[25]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[26]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[27]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[28]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[29]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[30]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instrucaoTest[31]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[1]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[2]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[3]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[4]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[5]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[6]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[7]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[8]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[9]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[10]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[11]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[12]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[13]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[14]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[15]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[16]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[17]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[18]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[19]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[20]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[21]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[22]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[23]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[24]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[25]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[26]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[27]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[28]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[29]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[30]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraAULATest[31]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[0]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[1]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[2]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[3]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[4]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[5]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[6]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[7]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[8]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[9]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[10]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[12]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[13]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[14]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[15]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[16]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[17]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[18]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[19]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[20]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[21]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[22]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[23]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[24]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[25]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[26]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[27]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[28]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[29]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[30]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entraBULATest[31]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[0]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[1]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[2]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[3]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[4]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[5]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[6]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[7]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[8]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[9]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[10]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[11]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[12]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[13]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[14]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[15]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[16]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[17]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[18]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[19]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[20]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[21]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[22]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[23]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[24]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[25]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[26]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[27]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[28]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[29]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[30]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- dadoASerEscrito[31]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[0]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[1]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[2]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[3]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[4]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[5]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[6]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[7]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[8]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[9]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[10]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[11]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[12]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[13]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[14]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[15]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[16]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[17]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[18]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[19]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[20]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[21]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[22]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[23]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[24]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[25]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[26]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[27]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[28]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[29]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[30]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[31]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OpCode[0]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OpCode[1]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OpCode[2]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OpCode[3]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OpCode[4]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OpCode[5]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOPer[0]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOPer[1]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_RtIm	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[1]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[0]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[3]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[2]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[5]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[4]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[7]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[6]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[9]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[8]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[11]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[10]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[13]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[12]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[15]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[14]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[17]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[16]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[19]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[18]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[21]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[20]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[23]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[22]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[25]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[24]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[27]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[26]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[29]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[28]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[31]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[30]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Mux_RtRd	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_ULAMem	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- habLeituraMEM	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLK	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- habEscritaReg	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_PC	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RST_PC	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BEQ	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- habEscritaMEM	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF FluxoDeDados IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLK : std_logic;
SIGNAL ww_RST_PC : std_logic;
SIGNAL ww_mux_PC : std_logic;
SIGNAL ww_Mux_RtRd : std_logic;
SIGNAL ww_habEscritaReg : std_logic;
SIGNAL ww_mux_RtIm : std_logic;
SIGNAL ww_ULAOPer : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_mux_ULAMem : std_logic;
SIGNAL ww_BEQ : std_logic;
SIGNAL ww_habLeituraMEM : std_logic;
SIGNAL ww_habEscritaMEM : std_logic;
SIGNAL ww_enderecoDisplay : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ResultadoUla : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_habEscritaDisplay : std_logic;
SIGNAL ww_enderecoReg1Test : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_enderecoReg2Test : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_enderecoReg3Test : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_instrucaoTest : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_entraAULATest : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_entraBULATest : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_dadoASerEscrito : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_PCdisplay : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_OpCode : std_logic_vector(5 DOWNTO 0);
SIGNAL \RST_PC~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLK~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ResultadoUla[0]~output_o\ : std_logic;
SIGNAL \ResultadoUla[1]~output_o\ : std_logic;
SIGNAL \ResultadoUla[2]~output_o\ : std_logic;
SIGNAL \ResultadoUla[3]~output_o\ : std_logic;
SIGNAL \ResultadoUla[4]~output_o\ : std_logic;
SIGNAL \ResultadoUla[5]~output_o\ : std_logic;
SIGNAL \ResultadoUla[6]~output_o\ : std_logic;
SIGNAL \ResultadoUla[7]~output_o\ : std_logic;
SIGNAL \ResultadoUla[8]~output_o\ : std_logic;
SIGNAL \ResultadoUla[9]~output_o\ : std_logic;
SIGNAL \ResultadoUla[10]~output_o\ : std_logic;
SIGNAL \ResultadoUla[11]~output_o\ : std_logic;
SIGNAL \ResultadoUla[12]~output_o\ : std_logic;
SIGNAL \ResultadoUla[13]~output_o\ : std_logic;
SIGNAL \ResultadoUla[14]~output_o\ : std_logic;
SIGNAL \ResultadoUla[15]~output_o\ : std_logic;
SIGNAL \ResultadoUla[16]~output_o\ : std_logic;
SIGNAL \ResultadoUla[17]~output_o\ : std_logic;
SIGNAL \ResultadoUla[18]~output_o\ : std_logic;
SIGNAL \ResultadoUla[19]~output_o\ : std_logic;
SIGNAL \ResultadoUla[20]~output_o\ : std_logic;
SIGNAL \ResultadoUla[21]~output_o\ : std_logic;
SIGNAL \ResultadoUla[22]~output_o\ : std_logic;
SIGNAL \ResultadoUla[23]~output_o\ : std_logic;
SIGNAL \ResultadoUla[24]~output_o\ : std_logic;
SIGNAL \ResultadoUla[25]~output_o\ : std_logic;
SIGNAL \ResultadoUla[26]~output_o\ : std_logic;
SIGNAL \ResultadoUla[27]~output_o\ : std_logic;
SIGNAL \ResultadoUla[28]~output_o\ : std_logic;
SIGNAL \ResultadoUla[29]~output_o\ : std_logic;
SIGNAL \ResultadoUla[30]~output_o\ : std_logic;
SIGNAL \ResultadoUla[31]~output_o\ : std_logic;
SIGNAL \habEscritaDisplay~output_o\ : std_logic;
SIGNAL \enderecoReg1Test[0]~output_o\ : std_logic;
SIGNAL \enderecoReg1Test[1]~output_o\ : std_logic;
SIGNAL \enderecoReg1Test[2]~output_o\ : std_logic;
SIGNAL \enderecoReg1Test[3]~output_o\ : std_logic;
SIGNAL \enderecoReg1Test[4]~output_o\ : std_logic;
SIGNAL \enderecoReg2Test[0]~output_o\ : std_logic;
SIGNAL \enderecoReg2Test[1]~output_o\ : std_logic;
SIGNAL \enderecoReg2Test[2]~output_o\ : std_logic;
SIGNAL \enderecoReg2Test[3]~output_o\ : std_logic;
SIGNAL \enderecoReg2Test[4]~output_o\ : std_logic;
SIGNAL \enderecoReg3Test[0]~output_o\ : std_logic;
SIGNAL \enderecoReg3Test[1]~output_o\ : std_logic;
SIGNAL \enderecoReg3Test[2]~output_o\ : std_logic;
SIGNAL \enderecoReg3Test[3]~output_o\ : std_logic;
SIGNAL \enderecoReg3Test[4]~output_o\ : std_logic;
SIGNAL \instrucaoTest[0]~output_o\ : std_logic;
SIGNAL \instrucaoTest[1]~output_o\ : std_logic;
SIGNAL \instrucaoTest[2]~output_o\ : std_logic;
SIGNAL \instrucaoTest[3]~output_o\ : std_logic;
SIGNAL \instrucaoTest[4]~output_o\ : std_logic;
SIGNAL \instrucaoTest[5]~output_o\ : std_logic;
SIGNAL \instrucaoTest[6]~output_o\ : std_logic;
SIGNAL \instrucaoTest[7]~output_o\ : std_logic;
SIGNAL \instrucaoTest[8]~output_o\ : std_logic;
SIGNAL \instrucaoTest[9]~output_o\ : std_logic;
SIGNAL \instrucaoTest[10]~output_o\ : std_logic;
SIGNAL \instrucaoTest[11]~output_o\ : std_logic;
SIGNAL \instrucaoTest[12]~output_o\ : std_logic;
SIGNAL \instrucaoTest[13]~output_o\ : std_logic;
SIGNAL \instrucaoTest[14]~output_o\ : std_logic;
SIGNAL \instrucaoTest[15]~output_o\ : std_logic;
SIGNAL \instrucaoTest[16]~output_o\ : std_logic;
SIGNAL \instrucaoTest[17]~output_o\ : std_logic;
SIGNAL \instrucaoTest[18]~output_o\ : std_logic;
SIGNAL \instrucaoTest[19]~output_o\ : std_logic;
SIGNAL \instrucaoTest[20]~output_o\ : std_logic;
SIGNAL \instrucaoTest[21]~output_o\ : std_logic;
SIGNAL \instrucaoTest[22]~output_o\ : std_logic;
SIGNAL \instrucaoTest[23]~output_o\ : std_logic;
SIGNAL \instrucaoTest[24]~output_o\ : std_logic;
SIGNAL \instrucaoTest[25]~output_o\ : std_logic;
SIGNAL \instrucaoTest[26]~output_o\ : std_logic;
SIGNAL \instrucaoTest[27]~output_o\ : std_logic;
SIGNAL \instrucaoTest[28]~output_o\ : std_logic;
SIGNAL \instrucaoTest[29]~output_o\ : std_logic;
SIGNAL \instrucaoTest[30]~output_o\ : std_logic;
SIGNAL \instrucaoTest[31]~output_o\ : std_logic;
SIGNAL \entraAULATest[0]~output_o\ : std_logic;
SIGNAL \entraAULATest[1]~output_o\ : std_logic;
SIGNAL \entraAULATest[2]~output_o\ : std_logic;
SIGNAL \entraAULATest[3]~output_o\ : std_logic;
SIGNAL \entraAULATest[4]~output_o\ : std_logic;
SIGNAL \entraAULATest[5]~output_o\ : std_logic;
SIGNAL \entraAULATest[6]~output_o\ : std_logic;
SIGNAL \entraAULATest[7]~output_o\ : std_logic;
SIGNAL \entraAULATest[8]~output_o\ : std_logic;
SIGNAL \entraAULATest[9]~output_o\ : std_logic;
SIGNAL \entraAULATest[10]~output_o\ : std_logic;
SIGNAL \entraAULATest[11]~output_o\ : std_logic;
SIGNAL \entraAULATest[12]~output_o\ : std_logic;
SIGNAL \entraAULATest[13]~output_o\ : std_logic;
SIGNAL \entraAULATest[14]~output_o\ : std_logic;
SIGNAL \entraAULATest[15]~output_o\ : std_logic;
SIGNAL \entraAULATest[16]~output_o\ : std_logic;
SIGNAL \entraAULATest[17]~output_o\ : std_logic;
SIGNAL \entraAULATest[18]~output_o\ : std_logic;
SIGNAL \entraAULATest[19]~output_o\ : std_logic;
SIGNAL \entraAULATest[20]~output_o\ : std_logic;
SIGNAL \entraAULATest[21]~output_o\ : std_logic;
SIGNAL \entraAULATest[22]~output_o\ : std_logic;
SIGNAL \entraAULATest[23]~output_o\ : std_logic;
SIGNAL \entraAULATest[24]~output_o\ : std_logic;
SIGNAL \entraAULATest[25]~output_o\ : std_logic;
SIGNAL \entraAULATest[26]~output_o\ : std_logic;
SIGNAL \entraAULATest[27]~output_o\ : std_logic;
SIGNAL \entraAULATest[28]~output_o\ : std_logic;
SIGNAL \entraAULATest[29]~output_o\ : std_logic;
SIGNAL \entraAULATest[30]~output_o\ : std_logic;
SIGNAL \entraAULATest[31]~output_o\ : std_logic;
SIGNAL \entraBULATest[0]~output_o\ : std_logic;
SIGNAL \entraBULATest[1]~output_o\ : std_logic;
SIGNAL \entraBULATest[2]~output_o\ : std_logic;
SIGNAL \entraBULATest[3]~output_o\ : std_logic;
SIGNAL \entraBULATest[4]~output_o\ : std_logic;
SIGNAL \entraBULATest[5]~output_o\ : std_logic;
SIGNAL \entraBULATest[6]~output_o\ : std_logic;
SIGNAL \entraBULATest[7]~output_o\ : std_logic;
SIGNAL \entraBULATest[8]~output_o\ : std_logic;
SIGNAL \entraBULATest[9]~output_o\ : std_logic;
SIGNAL \entraBULATest[10]~output_o\ : std_logic;
SIGNAL \entraBULATest[11]~output_o\ : std_logic;
SIGNAL \entraBULATest[12]~output_o\ : std_logic;
SIGNAL \entraBULATest[13]~output_o\ : std_logic;
SIGNAL \entraBULATest[14]~output_o\ : std_logic;
SIGNAL \entraBULATest[15]~output_o\ : std_logic;
SIGNAL \entraBULATest[16]~output_o\ : std_logic;
SIGNAL \entraBULATest[17]~output_o\ : std_logic;
SIGNAL \entraBULATest[18]~output_o\ : std_logic;
SIGNAL \entraBULATest[19]~output_o\ : std_logic;
SIGNAL \entraBULATest[20]~output_o\ : std_logic;
SIGNAL \entraBULATest[21]~output_o\ : std_logic;
SIGNAL \entraBULATest[22]~output_o\ : std_logic;
SIGNAL \entraBULATest[23]~output_o\ : std_logic;
SIGNAL \entraBULATest[24]~output_o\ : std_logic;
SIGNAL \entraBULATest[25]~output_o\ : std_logic;
SIGNAL \entraBULATest[26]~output_o\ : std_logic;
SIGNAL \entraBULATest[27]~output_o\ : std_logic;
SIGNAL \entraBULATest[28]~output_o\ : std_logic;
SIGNAL \entraBULATest[29]~output_o\ : std_logic;
SIGNAL \entraBULATest[30]~output_o\ : std_logic;
SIGNAL \entraBULATest[31]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[0]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[1]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[2]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[3]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[4]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[5]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[6]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[7]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[8]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[9]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[10]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[11]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[12]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[13]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[14]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[15]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[16]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[17]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[18]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[19]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[20]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[21]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[22]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[23]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[24]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[25]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[26]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[27]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[28]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[29]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[30]~output_o\ : std_logic;
SIGNAL \dadoASerEscrito[31]~output_o\ : std_logic;
SIGNAL \PCdisplay[0]~output_o\ : std_logic;
SIGNAL \PCdisplay[1]~output_o\ : std_logic;
SIGNAL \PCdisplay[2]~output_o\ : std_logic;
SIGNAL \PCdisplay[3]~output_o\ : std_logic;
SIGNAL \PCdisplay[4]~output_o\ : std_logic;
SIGNAL \PCdisplay[5]~output_o\ : std_logic;
SIGNAL \PCdisplay[6]~output_o\ : std_logic;
SIGNAL \PCdisplay[7]~output_o\ : std_logic;
SIGNAL \PCdisplay[8]~output_o\ : std_logic;
SIGNAL \PCdisplay[9]~output_o\ : std_logic;
SIGNAL \PCdisplay[10]~output_o\ : std_logic;
SIGNAL \PCdisplay[11]~output_o\ : std_logic;
SIGNAL \PCdisplay[12]~output_o\ : std_logic;
SIGNAL \PCdisplay[13]~output_o\ : std_logic;
SIGNAL \PCdisplay[14]~output_o\ : std_logic;
SIGNAL \PCdisplay[15]~output_o\ : std_logic;
SIGNAL \PCdisplay[16]~output_o\ : std_logic;
SIGNAL \PCdisplay[17]~output_o\ : std_logic;
SIGNAL \PCdisplay[18]~output_o\ : std_logic;
SIGNAL \PCdisplay[19]~output_o\ : std_logic;
SIGNAL \PCdisplay[20]~output_o\ : std_logic;
SIGNAL \PCdisplay[21]~output_o\ : std_logic;
SIGNAL \PCdisplay[22]~output_o\ : std_logic;
SIGNAL \PCdisplay[23]~output_o\ : std_logic;
SIGNAL \PCdisplay[24]~output_o\ : std_logic;
SIGNAL \PCdisplay[25]~output_o\ : std_logic;
SIGNAL \PCdisplay[26]~output_o\ : std_logic;
SIGNAL \PCdisplay[27]~output_o\ : std_logic;
SIGNAL \PCdisplay[28]~output_o\ : std_logic;
SIGNAL \PCdisplay[29]~output_o\ : std_logic;
SIGNAL \PCdisplay[30]~output_o\ : std_logic;
SIGNAL \PCdisplay[31]~output_o\ : std_logic;
SIGNAL \OpCode[0]~output_o\ : std_logic;
SIGNAL \OpCode[1]~output_o\ : std_logic;
SIGNAL \OpCode[2]~output_o\ : std_logic;
SIGNAL \OpCode[3]~output_o\ : std_logic;
SIGNAL \OpCode[4]~output_o\ : std_logic;
SIGNAL \OpCode[5]~output_o\ : std_logic;
SIGNAL \CLK~input_o\ : std_logic;
SIGNAL \CLK~inputclkctrl_outclk\ : std_logic;
SIGNAL \mux_PC~input_o\ : std_logic;
SIGNAL \add4toPC|Add0~0_combout\ : std_logic;
SIGNAL \MuxProxPC|X[2]~3_combout\ : std_logic;
SIGNAL \RST_PC~input_o\ : std_logic;
SIGNAL \RST_PC~inputclkctrl_outclk\ : std_logic;
SIGNAL \PC|DOUT[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \ULAOPer[0]~input_o\ : std_logic;
SIGNAL \ULAOPer[1]~input_o\ : std_logic;
SIGNAL \add4toPC|Add0~1\ : std_logic;
SIGNAL \add4toPC|Add0~2_combout\ : std_logic;
SIGNAL \MuxProxPC|X[3]~2_combout\ : std_logic;
SIGNAL \PC|DOUT[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|Add0~3\ : std_logic;
SIGNAL \add4toPC|Add0~4_combout\ : std_logic;
SIGNAL \MuxProxPC|X[4]~1_combout\ : std_logic;
SIGNAL \PC|DOUT[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|Add0~5\ : std_logic;
SIGNAL \add4toPC|Add0~6_combout\ : std_logic;
SIGNAL \MuxProxPC|X[5]~0_combout\ : std_logic;
SIGNAL \PC|DOUT[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao~0_combout\ : std_logic;
SIGNAL \UC_ULA|ULActrl[1]~0_combout\ : std_logic;
SIGNAL \habLeituraMEM~input_o\ : std_logic;
SIGNAL \mux_ULAMem~input_o\ : std_logic;
SIGNAL \muxDepoisULA|X[6]~30_combout\ : std_logic;
SIGNAL \UC_ULA|Equal0~0_combout\ : std_logic;
SIGNAL \mux_RtIm~input_o\ : std_logic;
SIGNAL \habEscritaReg~input_o\ : std_logic;
SIGNAL \Mux_RtRd~input_o\ : std_logic;
SIGNAL \Banco_Regis|registers~1190_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~362_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1189_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~330_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1127_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1182_combout\ : std_logic;
SIGNAL \habEscritaMEM~input_o\ : std_logic;
SIGNAL \Banco_Regis|registers~363_q\ : std_logic;
SIGNAL \Banco_Regis|registers~331_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1129_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1130_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~491feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1684_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1723_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~491_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~523_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1692_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1722_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~459_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1700_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1724_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~427_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1179_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1180_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~331feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1686_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1711_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~331_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1702_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1713_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~395_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~363feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1680_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1710_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~363_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1696_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1712_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~299_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1174_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1175_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~75feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1690_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1719_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~75_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1706_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1721_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~139_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~107feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1682_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1718_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~107_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1698_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1720_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~43_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1176_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1177_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1178_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~267feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1704_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1717_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~267_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1678_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1715_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~235_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~203feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1688_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1714_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~203_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1694_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1716_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~171_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1172_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1173_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1181_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1035feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1709_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1035_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1705_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~779_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~907feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1703_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~907_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1707_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~651_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1169_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1170_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~971feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1693_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~971_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1689_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~715_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~843feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1687_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~843_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1691_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~587_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1162_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1163_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~811feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1697_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~811_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1701_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~939_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~555feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1699_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~555_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~683feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1695_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~683_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1166_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1167_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~875feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1681_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~875_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1685_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1003_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~747feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1679_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~747_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1683_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~619_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1164_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1165_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1168_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1171_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[0]~16_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[5]~28_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[5]~29_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1188_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~43_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1194_combout\ : std_logic;
SIGNAL \muxAntesULA|X[5]~45_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~359_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1221_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~327_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1178_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1179_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~231feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~231_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~263_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~199_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~167_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1092_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1093_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~519feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~519_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~487_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~455feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~455_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~423_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1099_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1100_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~327feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~327_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~391_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~359feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~359_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~295_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1094_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1095_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~71feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~71_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~135_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~103feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~103_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~39_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1096_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1097_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1098_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1101_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1191_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~358_q\ : std_logic;
SIGNAL \Banco_Regis|registers~326_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1122_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1123_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~0_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~2\ : std_logic;
SIGNAL \ALU|Bnot|Add0~3_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~1_combout\ : std_logic;
SIGNAL \ALU|somaSub[0]~1\ : std_logic;
SIGNAL \ALU|somaSub[1]~2_combout\ : std_logic;
SIGNAL \ALU|Add0~1_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~711feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~711_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~967_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~839feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~839_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~583_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1082_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1083_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~775feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~775_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1031_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~903feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~903_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~647_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1089_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1090_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~871feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~871_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~999_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~743feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~743_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~615_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1084_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1085_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~807feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~807_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~935_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~679feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~679_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~551_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1086_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1087_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1088_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1091_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[1]~20_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[1]~21_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~39_q\ : std_logic;
SIGNAL \muxAntesULA|X[1]~40_combout\ : std_logic;
SIGNAL \muxAntesULA|X[1]~41_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~4\ : std_logic;
SIGNAL \ALU|Bnot|Add0~6\ : std_logic;
SIGNAL \ALU|Bnot|Add0~8\ : std_logic;
SIGNAL \ALU|Bnot|Add0~10\ : std_logic;
SIGNAL \ALU|Bnot|Add0~11_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1128_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1193_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1192_combout\ : std_logic;
SIGNAL \ALU|somaSub[1]~3\ : std_logic;
SIGNAL \ALU|somaSub[2]~5\ : std_logic;
SIGNAL \ALU|somaSub[3]~7\ : std_logic;
SIGNAL \ALU|somaSub[4]~9\ : std_logic;
SIGNAL \ALU|somaSub[5]~10_combout\ : std_logic;
SIGNAL \ALU|Add0~5_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~360_q\ : std_logic;
SIGNAL \Banco_Regis|registers~328_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1125_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1180_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~104feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~104_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~72feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~72_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~40_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1116_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~136_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1117_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~200feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~200_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~264_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~232feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~232_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~168_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1114_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1115_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1118_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~392feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~392_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~360_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~328feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~328_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~296_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1112_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1113_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~520_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~456_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~488feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~488_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~424_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1119_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1120_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1121_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~840feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~840_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~968_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~712_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~584_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1104_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1105_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~680feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~680_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~936_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~808feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~808_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~552_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1106_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1107_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1108_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1000feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1000_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~872feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~872_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~616_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1102_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~744_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1103_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1032feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1032_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~904_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~776feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~776_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~648_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1109_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1110_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1111_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[2]~22_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[2]~23_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~40_q\ : std_logic;
SIGNAL \muxAntesULA|X[2]~42_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~5_combout\ : std_logic;
SIGNAL \ALU|somaSub[2]~4_combout\ : std_logic;
SIGNAL \ALU|Add0~2_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1708_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1725_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~522_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~490feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~490_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~426_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1159_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~458_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1160_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~330feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~330_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~298_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1152_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~394_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~362feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~362_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1153_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~106feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~106_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~138_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~74feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~74_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~42_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1156_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1157_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~202feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~202_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~266_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~234feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~234_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~170_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1154_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1155_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1158_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1161_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1002feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1002_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~874feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~874_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~618_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1142_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~746_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1143_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1034feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1034_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~906_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~778feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~778_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~650_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1149_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1150_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~682feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~682_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~938_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~554feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~554_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~810_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1146_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1147_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~842feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~842_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~714_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~586_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1144_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~970_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1145_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1148_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1151_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[4]~26_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[4]~27_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~42_q\ : std_logic;
SIGNAL \muxAntesULA|X[4]~44_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~9_combout\ : std_logic;
SIGNAL \ALU|somaSub[4]~8_combout\ : std_logic;
SIGNAL \ALU|Add0~4_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~361_q\ : std_logic;
SIGNAL \Banco_Regis|registers~329_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1126_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1181_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1033feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1033_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~777_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~905feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~905_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~649_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1129_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1130_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~713feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~713_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~841feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~841_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~585_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1122_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~969_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1123_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~809feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~809_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~937_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~681feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~681_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~553_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1126_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1127_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~873feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~873_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1001_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~745feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~745_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~617_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1124_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1125_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1128_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1131_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[3]~24_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~73feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~73_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~137_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~105feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~105_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~41_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1136_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1137_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~329feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~329_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~393_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~361feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~361_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~297_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1134_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1135_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1138_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~521feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~521_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~489_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~457feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~457_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~425_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1139_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1140_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~233feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~233_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~265_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~201feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~201_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~169_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1132_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1133_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1141_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[3]~25_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~41feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~41_q\ : std_logic;
SIGNAL \muxAntesULA|X[3]~43_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~7_combout\ : std_logic;
SIGNAL \ALU|somaSub[3]~6_combout\ : std_logic;
SIGNAL \ALU|Add0~3_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~364_q\ : std_logic;
SIGNAL \Banco_Regis|registers~332_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1131_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1183_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~428_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~492feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~492_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1199_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~524_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~460_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1200_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~364feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~364_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~396_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~332feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~332_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~300_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1192_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1193_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~108feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~108_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~140_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~76feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~76_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~44_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1196_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1197_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~204feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~204_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~268_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~236feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~236_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~172_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1194_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1195_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1198_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1201_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~908feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~908_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1036_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~780feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~780_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~652_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1189_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1190_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~876feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~876_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~620_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1182_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1004feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1004_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~748_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1183_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~684feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~684_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~812_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~556_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1186_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~940_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1187_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~844feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~844_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~972_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~716feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~716_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~588_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1184_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1185_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1188_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1191_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[6]~31_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[6]~32_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~44_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1195_combout\ : std_logic;
SIGNAL \muxAntesULA|X[6]~46_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~12\ : std_logic;
SIGNAL \ALU|Bnot|Add0~13_combout\ : std_logic;
SIGNAL \ALU|somaSub[5]~11\ : std_logic;
SIGNAL \ALU|somaSub[6]~12_combout\ : std_logic;
SIGNAL \ALU|Add0~6_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[0]~18_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~230feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~230_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~166_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1074_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~262_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~198feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~198_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1075_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~102feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~102_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~134_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~70feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~70_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~38_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1076_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1077_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1078_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~358feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~358_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~390_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~326feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~326_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~294_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1072_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1073_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~518_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~454_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~486feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~486_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~422_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1079_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1080_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1081_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~998feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~998_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~870feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~870_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~614_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1062_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~742_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1063_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~678_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~806feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~806_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~550_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1066_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~934_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1067_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~838feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~838_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~710_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~582_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1064_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~966_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1065_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1068_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1030feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1030_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~902_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~646feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~646_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~774_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1069_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1070_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1071_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[0]~17_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[0]~19_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~38_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1124_combout\ : std_logic;
SIGNAL \ALU|somaSub[0]~0_combout\ : std_logic;
SIGNAL \ALU|Add0~0_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~365feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~365_q\ : std_logic;
SIGNAL \Banco_Regis|registers~333_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1132_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1184_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~269feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~269_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~237_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~205feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~205_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~173_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1212_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1213_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~525_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~493_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~461_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~429_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1219_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1220_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~77feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~77_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~109feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~109_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~45_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1216_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~141_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1217_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~333feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~333_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~397_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~365feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~365_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~301_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1214_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1215_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1218_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1221_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~717feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~717_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~845feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~845_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~589_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1202_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~973_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1203_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1037feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1037_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~781_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~909feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~909_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~653_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1209_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1210_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~813feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~813_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~941_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~685feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~685_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~557_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1206_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1207_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~877feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~877_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1005_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~749feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~749_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~621_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1204_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1205_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1208_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1211_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[7]~33_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[7]~34_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~45_q\ : std_logic;
SIGNAL \muxAntesULA|X[7]~47_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~14\ : std_logic;
SIGNAL \ALU|Bnot|Add0~15_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1196_combout\ : std_logic;
SIGNAL \ALU|somaSub[6]~13\ : std_logic;
SIGNAL \ALU|somaSub[7]~14_combout\ : std_logic;
SIGNAL \ALU|Add0~7_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~366_q\ : std_logic;
SIGNAL \Banco_Regis|registers~334_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1133_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1185_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1006_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~750_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~878feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~878_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~622_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1222_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1223_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1038feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1038_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~910_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~782feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~782_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~654_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1229_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1230_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~846feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~846_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~974_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~590_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~718feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~718_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1224_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1225_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~686feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~686_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~942_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~814feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~814_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~558_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1226_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1227_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1228_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1231_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[8]~35_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~494feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~494_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~430_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1239_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~526feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~526_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~462_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1240_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~398feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~398_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~366_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~334feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~334_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~302_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1232_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1233_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~110feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~110_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~142_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~78feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~78_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~46_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1236_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1237_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~206feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~206_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~270_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~238feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~238_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~174_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1234_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1235_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1238_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1241_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[8]~36_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~46feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~46_q\ : std_logic;
SIGNAL \muxAntesULA|X[8]~48_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~16\ : std_logic;
SIGNAL \ALU|Bnot|Add0~17_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1197_combout\ : std_logic;
SIGNAL \ALU|somaSub[7]~15\ : std_logic;
SIGNAL \ALU|somaSub[8]~16_combout\ : std_logic;
SIGNAL \ALU|Add0~8_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~367_q\ : std_logic;
SIGNAL \Banco_Regis|registers~335_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1134_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1186_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~879feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~879_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1007_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~751feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~751_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~623_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1244_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1245_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~815feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~815_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~943_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~687feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~687_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~559_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1246_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1247_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1248_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1039feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1039_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~783_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~911feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~911_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~655_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1249_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1250_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~975_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~719_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~591_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~847feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~847_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1242_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1243_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1251_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[9]~37_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~527feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~527_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~495_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~463feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~463_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~431_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1259_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1260_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~271feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~271_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~239_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~207feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~207_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~175_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1252_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1253_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~79feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~79_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~143_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~111feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~111_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~47_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1256_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1257_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~335feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~335_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~399_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~367feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~367_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~303_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1254_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1255_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1258_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1261_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[9]~38_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~47feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~47_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1198_combout\ : std_logic;
SIGNAL \muxAntesULA|X[9]~49_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~18\ : std_logic;
SIGNAL \ALU|Bnot|Add0~19_combout\ : std_logic;
SIGNAL \ALU|somaSub[8]~17\ : std_logic;
SIGNAL \ALU|somaSub[9]~18_combout\ : std_logic;
SIGNAL \ALU|Add0~9_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~368_q\ : std_logic;
SIGNAL \Banco_Regis|registers~336_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1135_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1187_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~400_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~368feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~368_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~336feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~336_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~304_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1272_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1273_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~528feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~528_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~464_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~496feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~496_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~432_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1279_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1280_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~208feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~208_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~272_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~240feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~240_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~176_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1274_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1275_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~112feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~112_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~80feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~80_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~48_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1276_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~144_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1277_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1278_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1281_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~688feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~688_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~944_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~816feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~816_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~560_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1266_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1267_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~848feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~848_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~592_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~720feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~720_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1264_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~976_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1265_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1268_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~752feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~752_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1008_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~880feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~880_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~624_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1262_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1263_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1040feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1040_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~912_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~784feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~784_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~656_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1269_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1270_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1271_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[10]~39_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[10]~40_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~48_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1199_combout\ : std_logic;
SIGNAL \muxAntesULA|X[10]~50_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~20\ : std_logic;
SIGNAL \ALU|Bnot|Add0~21_combout\ : std_logic;
SIGNAL \ALU|somaSub[9]~19\ : std_logic;
SIGNAL \ALU|somaSub[10]~20_combout\ : std_logic;
SIGNAL \ALU|Add0~10_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~337_q\ : std_logic;
SIGNAL \Banco_Regis|registers~369_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1136_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1137_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~273feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~273_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~241_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~209feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~209_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~177_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1292_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1293_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~529feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~529_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~497_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~465feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~465_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~433_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1299_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1300_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~81feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~81_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~145_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~113feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~113_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~49_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1296_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1297_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~337feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~337_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~401_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~369feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~369_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~305_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1294_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1295_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1298_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1301_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~977feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~977_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~721_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~593_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~849feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~849_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1282_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1283_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~913feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~913_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~657_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1289_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1041feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1041_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~785_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1290_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~817feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~817_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~945_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~689feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~689_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~561_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1286_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1287_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~881feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~881_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~753feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~753_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~625_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1284_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1009_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1285_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1288_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1291_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[11]~41_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[11]~42_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~49_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1200_combout\ : std_logic;
SIGNAL \muxAntesULA|X[11]~53_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~22\ : std_logic;
SIGNAL \ALU|Bnot|Add0~23_combout\ : std_logic;
SIGNAL \ALU|somaSub[10]~21\ : std_logic;
SIGNAL \ALU|somaSub[11]~22_combout\ : std_logic;
SIGNAL \ALU|Add0~11_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1042feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1042_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~914_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~786feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~786_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~658_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1309_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1310_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1010feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1010_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~754_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~882feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~882_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~626_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1302_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1303_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~690feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~690_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~946_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~818feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~818_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~562_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1306_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1307_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~850feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~850_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~978_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~594_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~722feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~722_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1304_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1305_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1308_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1311_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[12]~43_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~466feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~466_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~530_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~498feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~498_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~434_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1319_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1320_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~402feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~402_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~370_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~338feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~338_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~306_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1312_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1313_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~210feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~210_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~274_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~242feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~242_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~178_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1314_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1315_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~114feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~114_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~146_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~82feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~82_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~50_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1316_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1317_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1318_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1321_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[12]~44_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~50_q\ : std_logic;
SIGNAL \Banco_Regis|registers~370_q\ : std_logic;
SIGNAL \Banco_Regis|registers~338_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1138_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1139_combout\ : std_logic;
SIGNAL \muxAntesULA|X[12]~51_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~24\ : std_logic;
SIGNAL \ALU|Bnot|Add0~25_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1201_combout\ : std_logic;
SIGNAL \ALU|somaSub[11]~23\ : std_logic;
SIGNAL \ALU|somaSub[12]~24_combout\ : std_logic;
SIGNAL \ALU|Add0~12_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~371_q\ : std_logic;
SIGNAL \Banco_Regis|registers~339_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1140_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1141_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~339feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~339_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~403_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~371feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~371_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~307_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1334_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1335_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~83feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~83_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~147_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~115feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~115_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~51_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1336_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1337_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1338_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~211feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~211_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~179_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1332_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~275feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~275_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~243_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1333_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~531feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~531_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~499_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~467feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~467_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~435_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1339_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1340_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1341_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1043feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1043_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~915feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~915_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~659_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1329_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~787_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1330_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~723feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~723_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~979_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~595_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~851feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~851_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1322_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1323_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~819feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~819_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~947_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~691feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~691_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~563_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1326_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1327_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~755feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~755_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~627_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1324_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~883feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~883_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1011_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1325_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1328_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1331_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[13]~45_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[13]~46_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~51_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1202_combout\ : std_logic;
SIGNAL \muxAntesULA|X[13]~54_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~26\ : std_logic;
SIGNAL \ALU|Bnot|Add0~27_combout\ : std_logic;
SIGNAL \ALU|somaSub[12]~25\ : std_logic;
SIGNAL \ALU|somaSub[13]~26_combout\ : std_logic;
SIGNAL \ALU|Add0~13_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~692feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~692_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~948_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~820feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~820_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~564_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1346_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1347_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~852feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~852_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~724feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~724_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~596_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1344_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~980_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1345_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1348_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1012feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1012_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~756_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~884feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~884_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~628_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1342_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1343_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1044feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1044_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~916_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~788feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~788_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~660_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1349_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1350_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1351_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[14]~47_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~532feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~532_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~468_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~500feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~500_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~436_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1359_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1360_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~212feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~212_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~276_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~244feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~244_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~180_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1354_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1355_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~84feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~84_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~52_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1356_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~116feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~116_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~148_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1357_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1358_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~404feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~404_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~372_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~340feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~340_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~308_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1352_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1353_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1361_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[14]~48_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~52_q\ : std_logic;
SIGNAL \Banco_Regis|registers~372_q\ : std_logic;
SIGNAL \Banco_Regis|registers~340_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1142_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1143_combout\ : std_logic;
SIGNAL \muxAntesULA|X[14]~52_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~28\ : std_logic;
SIGNAL \ALU|Bnot|Add0~29_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1203_combout\ : std_logic;
SIGNAL \ALU|somaSub[13]~27\ : std_logic;
SIGNAL \ALU|somaSub[14]~28_combout\ : std_logic;
SIGNAL \ALU|Add0~14_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~373_q\ : std_logic;
SIGNAL \Banco_Regis|registers~341_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1144_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1145_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~757feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~757_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~629_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1364_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1013_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~885feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~885_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1365_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~821feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~821_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~949_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~693feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~693_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~565_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1366_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1367_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1368_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~725feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~725_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~981_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~853feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~853_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~597_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1362_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1363_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~917feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~917_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~661_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1369_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1045feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1045_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~789_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1370_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1371_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[15]~49_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~533feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~533_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~501_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~469feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~469_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~437_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1379_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1380_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~277feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~277_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~245_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~213feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~213_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~181_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1372_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1373_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~341feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~341_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~373feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~373_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~309_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1374_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~405_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1375_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~85feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~85_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~149_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~117feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~117_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~53_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1376_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1377_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1378_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1381_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[15]~50_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~53_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1204_combout\ : std_logic;
SIGNAL \muxAntesULA|X[15]~55_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~30\ : std_logic;
SIGNAL \ALU|Bnot|Add0~31_combout\ : std_logic;
SIGNAL \ALU|somaSub[14]~29\ : std_logic;
SIGNAL \ALU|somaSub[15]~30_combout\ : std_logic;
SIGNAL \ALU|Add0~15_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~374feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~374_q\ : std_logic;
SIGNAL \Banco_Regis|registers~342_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1146_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1147_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1046feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1046_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~918_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~790feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~790_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~662_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1389_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1390_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1014feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1014_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~758_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~886feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~886_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~630_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1382_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1383_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~854feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~854_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~982_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~726feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~726_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~598_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1384_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1385_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~694feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~694_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~822feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~822_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~566_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1386_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~950_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1387_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1388_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1391_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[16]~51_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~534feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~534_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~470_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~502feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~502_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~438_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1399_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1400_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~406feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~406_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~374_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~342feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~342_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~310_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1392_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1393_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~214feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~214_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~278_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~246feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~246_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~182_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1394_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1395_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~118feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~118_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~86feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~86_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~54_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1396_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~150_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1397_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1398_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1401_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[16]~52_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~54_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1205_combout\ : std_logic;
SIGNAL \muxAntesULA|X[16]~56_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~32\ : std_logic;
SIGNAL \ALU|Bnot|Add0~33_combout\ : std_logic;
SIGNAL \ALU|somaSub[15]~31\ : std_logic;
SIGNAL \ALU|somaSub[16]~32_combout\ : std_logic;
SIGNAL \ALU|Add0~16_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~375_q\ : std_logic;
SIGNAL \Banco_Regis|registers~343_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1148_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1149_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~983feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~983_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~855feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~855_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~599_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1402_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~727_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1403_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~919feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~919_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~663_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1409_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1047_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~791_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1410_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~823feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~823_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~951_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~695feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~695_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~567_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1406_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1407_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~887feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~887_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~759feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~759_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~631_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1404_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1015_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1405_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1408_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1411_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[17]~53_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~535feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~535_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~503_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~471feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~471_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~439_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1419_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1420_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~343feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~343_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~407_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~375feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~375_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~311_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1414_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1415_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~87feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~87_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~119feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~119_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~55_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1416_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~151_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1417_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1418_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~279feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~279_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~247_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~215feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~215_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~183_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1412_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1413_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1421_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[17]~54_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~55_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1206_combout\ : std_logic;
SIGNAL \muxAntesULA|X[17]~57_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~34\ : std_logic;
SIGNAL \ALU|Bnot|Add0~35_combout\ : std_logic;
SIGNAL \ALU|somaSub[16]~33\ : std_logic;
SIGNAL \ALU|somaSub[17]~34_combout\ : std_logic;
SIGNAL \ALU|Add0~17_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~376_q\ : std_logic;
SIGNAL \Banco_Regis|registers~344_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1150_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1151_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~120feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~120_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~88feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~88_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~56_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1436_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~152_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1437_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~216feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~216_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~280_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~248feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~248_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~184_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1434_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1435_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1438_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~408feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~408_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~376_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~344feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~344_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~312_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1432_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1433_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~536feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~536_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~472_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~504feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~504_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~440_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1439_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1440_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1441_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~856feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~856_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~984_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~728feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~728_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~600_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1424_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1425_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~696feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~696_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~952_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~824feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~824_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~568_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1426_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1427_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1428_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1048feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1048_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~920_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~792feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~792_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~664_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1429_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1430_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1016feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1016_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~888feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~888_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~632_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1422_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~760_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1423_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1431_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[18]~55_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[18]~56_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~56_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1207_combout\ : std_logic;
SIGNAL \muxAntesULA|X[18]~58_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~36\ : std_logic;
SIGNAL \ALU|Bnot|Add0~37_combout\ : std_logic;
SIGNAL \ALU|somaSub[17]~35\ : std_logic;
SIGNAL \ALU|somaSub[18]~36_combout\ : std_logic;
SIGNAL \ALU|Add0~18_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~377_q\ : std_logic;
SIGNAL \Banco_Regis|registers~345_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1152_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1153_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~985feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~985_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~729_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~857feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~857_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~601_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1442_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1443_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~921feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~921_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~665_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1449_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1049feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1049_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~793_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1450_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~761feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~761_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~633_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1444_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~889feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~889_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1017_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1445_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~825feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~825_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~953_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~697feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~697_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~569_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1446_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1447_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1448_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1451_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[19]~57_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~249feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~249_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~281_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~217feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~217_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~185_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1452_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1453_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~505feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~505_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~537_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~441_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~473feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~473_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1459_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1460_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~345feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~345_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~409_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~377feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~377_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~313_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1454_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1455_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~89feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~89_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~153_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~121feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~121_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~57_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1456_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1457_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1458_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1461_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[19]~58_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~57_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1208_combout\ : std_logic;
SIGNAL \muxAntesULA|X[19]~59_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~38\ : std_logic;
SIGNAL \ALU|Bnot|Add0~39_combout\ : std_logic;
SIGNAL \ALU|somaSub[18]~37\ : std_logic;
SIGNAL \ALU|somaSub[19]~38_combout\ : std_logic;
SIGNAL \ALU|Add0~19_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~58_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1155_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~218feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~218_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~282_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~250feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~250_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~186_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1474_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1475_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~122feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~122_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~154_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~90feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~90_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~58_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1476_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1477_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1478_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~410feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~410_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~378_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~346feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~346_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~314_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1472_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1473_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~538feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~538_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~474_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~506feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~506_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~442_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1479_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1480_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1481_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~794feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~794_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~666_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1469_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1050feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1050_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~922_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1470_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~762feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~762_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1018feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1018_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~634_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~890feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~890_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1462_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1463_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~858feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~858_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~986_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~730feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~730_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~602_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1464_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1465_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~826feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~826_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~570_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1466_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~698_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~954_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1467_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1468_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1471_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[20]~59_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[20]~60_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~378_q\ : std_logic;
SIGNAL \Banco_Regis|registers~346_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1154_combout\ : std_logic;
SIGNAL \muxAntesULA|X[20]~60_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~40\ : std_logic;
SIGNAL \ALU|Bnot|Add0~41_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1209_combout\ : std_logic;
SIGNAL \ALU|somaSub[19]~39\ : std_logic;
SIGNAL \ALU|somaSub[20]~40_combout\ : std_logic;
SIGNAL \ALU|Add0~20_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~347_q\ : std_logic;
SIGNAL \Banco_Regis|registers~379_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1156_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1157_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~539feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~539_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~507_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~475feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~475_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~443_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1499_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1500_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~91feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~91_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~155_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~123feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~123_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~59_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1496_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1497_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~379feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~379_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~315_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1494_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~347feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~347_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~411_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1495_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1498_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~283feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~283_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~251_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~187_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~219feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~219_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1492_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1493_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1501_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~987feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~987_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~731_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~859feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~859_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~603_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1482_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1483_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~923feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~923_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~667_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1489_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1051feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1051_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~795_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1490_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~891feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~891_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1019_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~763feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~763_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~635_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1484_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1485_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~827feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~827_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~955_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~699feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~699_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~571_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1486_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1487_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1488_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1491_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[21]~61_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[21]~62_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~59_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1210_combout\ : std_logic;
SIGNAL \muxAntesULA|X[21]~61_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~42\ : std_logic;
SIGNAL \ALU|Bnot|Add0~43_combout\ : std_logic;
SIGNAL \ALU|somaSub[20]~41\ : std_logic;
SIGNAL \ALU|somaSub[21]~42_combout\ : std_logic;
SIGNAL \ALU|Add0~21_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~380_q\ : std_logic;
SIGNAL \Banco_Regis|registers~348_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1158_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1159_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~508feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~508_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~444_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1519_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~540feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~540_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~476_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1520_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~412feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~412_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~380_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~348feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~348_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~316_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1512_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1513_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~124feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~124_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~156_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~92feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~92_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~60_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1516_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1517_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~220feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~220_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~284_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~188_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~252feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~252_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1514_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1515_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1518_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1521_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1052feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1052_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~796feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~796_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~668_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1509_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~924_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1510_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1020_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~764_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~892feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~892_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~636_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1502_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1503_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~572_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~828feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~828_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1506_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~700feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~700_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~956_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1507_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~860feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~860_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~732feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~732_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~604_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1504_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~988_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1505_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1508_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1511_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[22]~63_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[22]~64_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~60_q\ : std_logic;
SIGNAL \muxAntesULA|X[22]~62_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~44\ : std_logic;
SIGNAL \ALU|Bnot|Add0~45_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1211_combout\ : std_logic;
SIGNAL \ALU|somaSub[21]~43\ : std_logic;
SIGNAL \ALU|somaSub[22]~44_combout\ : std_logic;
SIGNAL \ALU|Add0~22_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~349_q\ : std_logic;
SIGNAL \Banco_Regis|registers~381_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1160_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1161_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~541_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~509_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~477feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~477_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~445_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1539_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1540_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~285feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~285_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~253_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~189_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~221feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~221_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1532_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1533_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~93feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~93_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~157_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~125feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~125_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~61_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1536_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1537_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~349feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~349_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~413_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~381feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~381_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~317_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1534_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1535_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1538_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1541_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~925feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~925_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~669_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1529_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1053feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1053_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~797_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1530_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~733feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~733_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~861feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~861_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~605_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1522_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~989_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1523_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~829feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~829_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~957_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~701feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~701_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~573_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1526_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1527_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~893feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~893_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1021_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~765feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~765_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~637_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1524_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1525_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1528_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1531_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[23]~65_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[23]~66_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~61_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1212_combout\ : std_logic;
SIGNAL \muxAntesULA|X[23]~63_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~46\ : std_logic;
SIGNAL \ALU|Bnot|Add0~47_combout\ : std_logic;
SIGNAL \ALU|somaSub[22]~45\ : std_logic;
SIGNAL \ALU|somaSub[23]~46_combout\ : std_logic;
SIGNAL \ALU|Add0~23_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~382_q\ : std_logic;
SIGNAL \Banco_Regis|registers~350_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1162_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1163_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~926feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~926_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1054_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~798feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~798_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~670_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1544_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1545_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~766feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~766_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1022_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~894feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~894_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~638_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1542_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1543_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[24]~67_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~574_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~830feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~830_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1548_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~702feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~702_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~958_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1549_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~862feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~862_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~990_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~734feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~734_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~606_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1546_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1547_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[24]~68_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[24]~69_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~382feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~382_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~350feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~350_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~318_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1550_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~414_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1551_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~542feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~542_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~478_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~510feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~510_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~446_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1557_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1558_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~222feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~222_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~286_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~254feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~254_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~190_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1552_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1553_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~94feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~94_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~62_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1554_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~126feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~126_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~158_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1555_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1556_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[24]~70_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[24]~107_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[24]~71_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~62_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1213_combout\ : std_logic;
SIGNAL \muxAntesULA|X[24]~64_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~48\ : std_logic;
SIGNAL \ALU|Bnot|Add0~49_combout\ : std_logic;
SIGNAL \ALU|somaSub[23]~47\ : std_logic;
SIGNAL \ALU|somaSub[24]~48_combout\ : std_logic;
SIGNAL \ALU|Add0~24_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~383_q\ : std_logic;
SIGNAL \Banco_Regis|registers~351_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1164_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1165_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~735feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~735_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~991_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~863feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~863_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~607_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1559_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1560_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~799feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~799_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1055_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~927feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~927_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~671_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1561_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1562_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[25]~72_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~831feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~831_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~959_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~703feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~703_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~575_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1565_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1566_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~895feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~895_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1023_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~767feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~767_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~639_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1563_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1564_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[25]~73_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[25]~74_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~95feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~95_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~159_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~127feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~127_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~63_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1571_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1572_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~351feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~351_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~415_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~383feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~383_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~319_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1569_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1570_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1573_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~543_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~511_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~447_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~479feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~479_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1574_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1575_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~255feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~255_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~287_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~191_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~223feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~223_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1567_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1568_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[25]~75_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[25]~108_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[25]~76_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~63_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1214_combout\ : std_logic;
SIGNAL \muxAntesULA|X[25]~65_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~50\ : std_logic;
SIGNAL \ALU|Bnot|Add0~51_combout\ : std_logic;
SIGNAL \ALU|somaSub[24]~49\ : std_logic;
SIGNAL \ALU|somaSub[25]~50_combout\ : std_logic;
SIGNAL \ALU|Add0~25_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~352_q\ : std_logic;
SIGNAL \Banco_Regis|registers~384_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1166_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1167_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~864feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~864_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~992_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~736feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~736_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~608_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1580_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1581_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~704feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~704_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~832feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~832_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~576_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1582_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~960_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1583_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[26]~78_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~768feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~768_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1024_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~896feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~896_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~640_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1576_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1577_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~928feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~928_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1056_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~800feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~800_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~672_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1578_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1579_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[26]~77_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[26]~79_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~544_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~512feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~512_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~448_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1591_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~480_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1592_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~352feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~352_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~320_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1584_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~384feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~384_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~416_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1585_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~128feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~128_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~160_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~96feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~96_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~64_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1588_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1589_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~224feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~224_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~288_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~256feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~256_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~192_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1586_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1587_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1590_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[26]~80_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[26]~109_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[26]~81_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~64feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~64_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1215_combout\ : std_logic;
SIGNAL \muxAntesULA|X[26]~66_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~52\ : std_logic;
SIGNAL \ALU|Bnot|Add0~53_combout\ : std_logic;
SIGNAL \ALU|somaSub[25]~51\ : std_logic;
SIGNAL \ALU|somaSub[26]~52_combout\ : std_logic;
SIGNAL \ALU|Add0~26_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~353_q\ : std_logic;
SIGNAL \Banco_Regis|registers~385_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1168_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1169_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~897feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~897_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1025_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~769feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~769_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~641_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1597_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1598_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~833feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~833_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~705feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~705_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~577_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1599_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~961_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1600_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[27]~83_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~801feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~801_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1057_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~929feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~929_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~673_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1595_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1596_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~737feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~737_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~993_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~609feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~609_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~865_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1593_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1594_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[27]~82_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[27]~84_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~257feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~257_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~289_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~193_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~225feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~225_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1601_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1602_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~353feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~353_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~417_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~385feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~385_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~321_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1603_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1604_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~97feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~97_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~161_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~129feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~129_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~65_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1605_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1606_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1607_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~545_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~513_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~481feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~481_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~449_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1608_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1609_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[27]~85_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[27]~110_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[27]~86_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~65feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~65_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1216_combout\ : std_logic;
SIGNAL \muxAntesULA|X[27]~67_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~54\ : std_logic;
SIGNAL \ALU|Bnot|Add0~55_combout\ : std_logic;
SIGNAL \ALU|somaSub[26]~53\ : std_logic;
SIGNAL \ALU|somaSub[27]~54_combout\ : std_logic;
SIGNAL \ALU|Add0~27_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~386_q\ : std_logic;
SIGNAL \Banco_Regis|registers~354_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1170_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1171_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~354feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~354_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~322_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1618_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~386feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~386_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~418_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1619_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~514feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~514_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~450_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1625_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~546feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~546_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~482_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1626_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~98feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~98_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~66_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1622_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~162_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~130feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~130_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1623_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~226feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~226_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~290_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~194_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~258feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~258_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1620_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1621_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1624_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[28]~90_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[28]~111_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~866feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~866_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~994_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~738feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~738_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~610_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1614_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1615_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~706feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~706_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~834feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~834_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~578_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1616_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~962_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1617_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[28]~88_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~642_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~898feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~898_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1610_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~770feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~770_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1026_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1611_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~930feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~930_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1058_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~802feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~802_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~674_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1612_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1613_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[28]~87_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[28]~89_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[28]~91_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~66_q\ : std_logic;
SIGNAL \muxAntesULA|X[28]~68_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~56\ : std_logic;
SIGNAL \ALU|Bnot|Add0~57_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1217_combout\ : std_logic;
SIGNAL \ALU|somaSub[27]~55\ : std_logic;
SIGNAL \ALU|somaSub[28]~56_combout\ : std_logic;
SIGNAL \ALU|Add0~28_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~387_q\ : std_logic;
SIGNAL \Banco_Regis|registers~355_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1172_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1173_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~835feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~835_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~963_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~707feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~707_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~579_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1633_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1634_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~899feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~899_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~771feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~771_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~643_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1631_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1027_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1632_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[29]~93_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~995feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~995_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~739_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~867feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~867_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~611_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1627_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1628_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~803feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~803_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1059_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~931feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~931_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~675_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1629_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1630_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[29]~92_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[29]~94_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~355feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~355_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~419_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~387feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~387_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~323_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1637_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1638_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~99feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~99_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~163_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~131feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~131_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~67_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1639_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1640_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1641_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~547feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~547_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~515_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~483feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~483_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~451_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1642_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1643_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~259feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~259_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~291_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~195_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~227feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~227_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1635_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1636_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[29]~95_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[29]~112_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[29]~96_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~67_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1218_combout\ : std_logic;
SIGNAL \muxAntesULA|X[29]~69_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~58\ : std_logic;
SIGNAL \ALU|Bnot|Add0~59_combout\ : std_logic;
SIGNAL \ALU|somaSub[28]~57\ : std_logic;
SIGNAL \ALU|somaSub[29]~58_combout\ : std_logic;
SIGNAL \ALU|Add0~29_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~356feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~356_q\ : std_logic;
SIGNAL \Banco_Regis|registers~388_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1174_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1175_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~388feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~388_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~420_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~356feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~356_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~324_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1652_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1653_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~548feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~548_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~484_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~516feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~516_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~452_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1659_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1660_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~100feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~100_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~68_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1656_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~164_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~132feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~132_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1657_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~228feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~228_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~292_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~260feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~260_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~196_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1654_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1655_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1658_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[30]~100_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[30]~113_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~932feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~932_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1060_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~804feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~804_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~676_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1646_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1647_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~772feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~772_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1028_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~900feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~900_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~644_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1644_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1645_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[30]~97_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~708feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~708_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~964_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~836feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~836_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~580_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1650_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1651_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~868feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~868_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~996_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~740feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~740_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~612_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1648_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1649_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[30]~98_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[30]~99_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[30]~101_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~68_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1219_combout\ : std_logic;
SIGNAL \muxAntesULA|X[30]~70_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~60\ : std_logic;
SIGNAL \ALU|Bnot|Add0~61_combout\ : std_logic;
SIGNAL \ALU|somaSub[29]~59\ : std_logic;
SIGNAL \ALU|somaSub[30]~60_combout\ : std_logic;
SIGNAL \ALU|Add0~30_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~357feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~357_q\ : std_logic;
SIGNAL \Banco_Regis|registers~389_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1176_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1177_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~357feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~357_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~421_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~389feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~389_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~325_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1671_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1672_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~101feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~101_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~133feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~133_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~69_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1673_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~165_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1674_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1675_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~261feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~261_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~293_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~197_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~229feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~229_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1669_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1670_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~549feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~549_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~517_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~485feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~485_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~453_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1676_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1677_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[31]~105_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[31]~114_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~741feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~741_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~997_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~869feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~869_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~613_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1661_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1662_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1061feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1061_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~805_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~933feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~933_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~677_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1663_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1664_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[31]~102_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~837feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~837_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~965_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~709feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~709_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~581_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1667_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1668_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~901feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~901_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~773feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~773_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~645_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1665_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~1029_q\ : std_logic;
SIGNAL \Mem_dados|Memoria~1666_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[31]~103_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[31]~104_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[31]~106_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~69feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~69_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1220_combout\ : std_logic;
SIGNAL \muxAntesULA|X[31]~71_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~62\ : std_logic;
SIGNAL \ALU|Bnot|Add0~63_combout\ : std_logic;
SIGNAL \ALU|somaSub[30]~61\ : std_logic;
SIGNAL \ALU|somaSub[31]~62_combout\ : std_logic;
SIGNAL \ALU|Add0~31_combout\ : std_logic;
SIGNAL \enderecoDisplay[17]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[16]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~10_combout\ : std_logic;
SIGNAL \enderecoDisplay[18]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[19]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~11_combout\ : std_logic;
SIGNAL \enderecoDisplay[22]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[23]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~13_combout\ : std_logic;
SIGNAL \enderecoDisplay[21]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[20]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~12_combout\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~14_combout\ : std_logic;
SIGNAL \enderecoDisplay[1]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[0]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~0_combout\ : std_logic;
SIGNAL \enderecoDisplay[6]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[7]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~3_combout\ : std_logic;
SIGNAL \enderecoDisplay[4]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[5]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~2_combout\ : std_logic;
SIGNAL \enderecoDisplay[3]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[2]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~1_combout\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~4_combout\ : std_logic;
SIGNAL \enderecoDisplay[27]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[26]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~16_combout\ : std_logic;
SIGNAL \enderecoDisplay[29]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[28]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~17_combout\ : std_logic;
SIGNAL \enderecoDisplay[31]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[30]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~18_combout\ : std_logic;
SIGNAL \enderecoDisplay[25]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[24]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~15_combout\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~19_combout\ : std_logic;
SIGNAL \enderecoDisplay[12]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[13]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~7_combout\ : std_logic;
SIGNAL \enderecoDisplay[14]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[15]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~8_combout\ : std_logic;
SIGNAL \enderecoDisplay[10]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[11]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~6_combout\ : std_logic;
SIGNAL \enderecoDisplay[8]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[9]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~5_combout\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~9_combout\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~20_combout\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao~1_combout\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao~2_combout\ : std_logic;
SIGNAL \muxRt_Rd|X[0]~0_combout\ : std_logic;
SIGNAL \muxRt_Rd|X[1]~1_combout\ : std_logic;
SIGNAL \muxRt_Rd|X[3]~2_combout\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao~3_combout\ : std_logic;
SIGNAL \muxAntesULA|X[0]~72_combout\ : std_logic;
SIGNAL \PC|DOUT[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|Add0~7\ : std_logic;
SIGNAL \add4toPC|Add0~8_combout\ : std_logic;
SIGNAL \MuxProxPC|X[6]~4_combout\ : std_logic;
SIGNAL \PC|DOUT[7]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|Add0~9\ : std_logic;
SIGNAL \add4toPC|Add0~10_combout\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~0_combout\ : std_logic;
SIGNAL \AndBEQ~10_combout\ : std_logic;
SIGNAL \BEQ~input_o\ : std_logic;
SIGNAL \AndBEQ~0_combout\ : std_logic;
SIGNAL \AndBEQ~1_combout\ : std_logic;
SIGNAL \AndBEQ~2_combout\ : std_logic;
SIGNAL \AndBEQ~3_combout\ : std_logic;
SIGNAL \AndBEQ~4_combout\ : std_logic;
SIGNAL \AndBEQ~5_combout\ : std_logic;
SIGNAL \AndBEQ~6_combout\ : std_logic;
SIGNAL \AndBEQ~7_combout\ : std_logic;
SIGNAL \AndBEQ~8_combout\ : std_logic;
SIGNAL \AndBEQ~9_combout\ : std_logic;
SIGNAL \AndBEQ~combout\ : std_logic;
SIGNAL \PC|DOUT[7]~0_combout\ : std_logic;
SIGNAL \PC|DOUT[7]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \PC|DOUT[8]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|Add0~11\ : std_logic;
SIGNAL \add4toPC|Add0~12_combout\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~1\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~2_combout\ : std_logic;
SIGNAL \MuxProxPC|X[8]~5_combout\ : std_logic;
SIGNAL \PC|DOUT[9]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|Add0~13\ : std_logic;
SIGNAL \add4toPC|Add0~14_combout\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~3\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~4_combout\ : std_logic;
SIGNAL \MuxProxPC|X[9]~6_combout\ : std_logic;
SIGNAL \PC|DOUT[10]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[10]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|Add0~15\ : std_logic;
SIGNAL \add4toPC|Add0~16_combout\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~5\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~6_combout\ : std_logic;
SIGNAL \MuxProxPC|X[10]~7_combout\ : std_logic;
SIGNAL \PC|DOUT[11]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|Add0~17\ : std_logic;
SIGNAL \add4toPC|Add0~18_combout\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~7\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~8_combout\ : std_logic;
SIGNAL \MuxProxPC|X[11]~8_combout\ : std_logic;
SIGNAL \PC|DOUT[12]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|Add0~19\ : std_logic;
SIGNAL \add4toPC|Add0~20_combout\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~9\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~10_combout\ : std_logic;
SIGNAL \MuxProxPC|X[12]~9_combout\ : std_logic;
SIGNAL \PC|DOUT[13]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|Add0~21\ : std_logic;
SIGNAL \add4toPC|Add0~22_combout\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~11\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~12_combout\ : std_logic;
SIGNAL \MuxProxPC|X[13]~10_combout\ : std_logic;
SIGNAL \PC|DOUT[14]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[14]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|Add0~23\ : std_logic;
SIGNAL \add4toPC|Add0~24_combout\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~13\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~14_combout\ : std_logic;
SIGNAL \PC|DOUT[14]~1_combout\ : std_logic;
SIGNAL \PC|DOUT[14]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \PC|DOUT[15]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|Add0~25\ : std_logic;
SIGNAL \add4toPC|Add0~26_combout\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~15\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~16_combout\ : std_logic;
SIGNAL \MuxProxPC|X[15]~11_combout\ : std_logic;
SIGNAL \PC|DOUT[16]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[16]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|Add0~27\ : std_logic;
SIGNAL \add4toPC|Add0~28_combout\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~17\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~18_combout\ : std_logic;
SIGNAL \PC|DOUT[16]~2_combout\ : std_logic;
SIGNAL \PC|DOUT[16]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \PC|DOUT[17]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|Add0~29\ : std_logic;
SIGNAL \add4toPC|Add0~30_combout\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~19\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~20_combout\ : std_logic;
SIGNAL \MuxProxPC|X[17]~12_combout\ : std_logic;
SIGNAL \PC|DOUT[18]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[18]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|Add0~31\ : std_logic;
SIGNAL \add4toPC|Add0~32_combout\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~21\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~22_combout\ : std_logic;
SIGNAL \PC|DOUT[18]~3_combout\ : std_logic;
SIGNAL \PC|DOUT[18]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \PC|DOUT[19]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[19]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|Add0~33\ : std_logic;
SIGNAL \add4toPC|Add0~34_combout\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~23\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~24_combout\ : std_logic;
SIGNAL \PC|DOUT[19]~4_combout\ : std_logic;
SIGNAL \PC|DOUT[19]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \PC|DOUT[20]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|Add0~35\ : std_logic;
SIGNAL \add4toPC|Add0~36_combout\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~25\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~26_combout\ : std_logic;
SIGNAL \MuxProxPC|X[20]~13_combout\ : std_logic;
SIGNAL \PC|DOUT[21]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[21]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|Add0~37\ : std_logic;
SIGNAL \add4toPC|Add0~38_combout\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~27\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~28_combout\ : std_logic;
SIGNAL \PC|DOUT[21]~5_combout\ : std_logic;
SIGNAL \PC|DOUT[21]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \PC|DOUT[22]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|Add0~39\ : std_logic;
SIGNAL \add4toPC|Add0~40_combout\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~29\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~30_combout\ : std_logic;
SIGNAL \MuxProxPC|X[22]~14_combout\ : std_logic;
SIGNAL \PC|DOUT[23]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[23]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|Add0~41\ : std_logic;
SIGNAL \add4toPC|Add0~42_combout\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~31\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~32_combout\ : std_logic;
SIGNAL \PC|DOUT[23]~6_combout\ : std_logic;
SIGNAL \PC|DOUT[23]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \PC|DOUT[24]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[24]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|Add0~43\ : std_logic;
SIGNAL \add4toPC|Add0~44_combout\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~33\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~34_combout\ : std_logic;
SIGNAL \PC|DOUT[24]~7_combout\ : std_logic;
SIGNAL \PC|DOUT[24]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \PC|DOUT[25]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|Add0~45\ : std_logic;
SIGNAL \add4toPC|Add0~46_combout\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~35\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~36_combout\ : std_logic;
SIGNAL \MuxProxPC|X[25]~15_combout\ : std_logic;
SIGNAL \PC|DOUT[26]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|Add0~47\ : std_logic;
SIGNAL \add4toPC|Add0~48_combout\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~37\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~38_combout\ : std_logic;
SIGNAL \PC|DOUT[26]~8_combout\ : std_logic;
SIGNAL \PC|DOUT[26]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \PC|DOUT[27]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|Add0~49\ : std_logic;
SIGNAL \add4toPC|Add0~50_combout\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~39\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~40_combout\ : std_logic;
SIGNAL \MuxProxPC|X[27]~16_combout\ : std_logic;
SIGNAL \PC|DOUT[28]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|Add0~51\ : std_logic;
SIGNAL \add4toPC|Add0~52_combout\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~41\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~42_combout\ : std_logic;
SIGNAL \MuxProxPC|X[28]~17_combout\ : std_logic;
SIGNAL \PC|DOUT[29]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|Add0~53\ : std_logic;
SIGNAL \add4toPC|Add0~54_combout\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~43\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~44_combout\ : std_logic;
SIGNAL \MuxProxPC|X[29]~18_combout\ : std_logic;
SIGNAL \PC|DOUT[30]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|Add0~55\ : std_logic;
SIGNAL \add4toPC|Add0~56_combout\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~45\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~46_combout\ : std_logic;
SIGNAL \MuxProxPC|X[30]~19_combout\ : std_logic;
SIGNAL \PC|DOUT[31]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|Add0~57\ : std_logic;
SIGNAL \add4toPC|Add0~58_combout\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~47\ : std_logic;
SIGNAL \AddPC4andExtSin|Add0~48_combout\ : std_logic;
SIGNAL \MuxProxPC|X[31]~20_combout\ : std_logic;
SIGNAL \PC|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_RST_PC~inputclkctrl_outclk\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_CLK <= CLK;
ww_RST_PC <= RST_PC;
ww_mux_PC <= mux_PC;
ww_Mux_RtRd <= Mux_RtRd;
ww_habEscritaReg <= habEscritaReg;
ww_mux_RtIm <= mux_RtIm;
ww_ULAOPer <= ULAOPer;
ww_mux_ULAMem <= mux_ULAMem;
ww_BEQ <= BEQ;
ww_habLeituraMEM <= habLeituraMEM;
ww_habEscritaMEM <= habEscritaMEM;
ww_enderecoDisplay <= enderecoDisplay;
ResultadoUla <= ww_ResultadoUla;
habEscritaDisplay <= ww_habEscritaDisplay;
enderecoReg1Test <= ww_enderecoReg1Test;
enderecoReg2Test <= ww_enderecoReg2Test;
enderecoReg3Test <= ww_enderecoReg3Test;
instrucaoTest <= ww_instrucaoTest;
entraAULATest <= ww_entraAULATest;
entraBULATest <= ww_entraBULATest;
dadoASerEscrito <= ww_dadoASerEscrito;
PCdisplay <= ww_PCdisplay;
OpCode <= ww_OpCode;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\RST_PC~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \RST_PC~input_o\);

\CLK~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLK~input_o\);
\ALT_INV_RST_PC~inputclkctrl_outclk\ <= NOT \RST_PC~inputclkctrl_outclk\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X58_Y73_N9
\ResultadoUla[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~0_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[0]~output_o\);

-- Location: IOOBUF_X0_Y29_N16
\ResultadoUla[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~1_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[1]~output_o\);

-- Location: IOOBUF_X115_Y23_N9
\ResultadoUla[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~2_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[2]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\ResultadoUla[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~3_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[3]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\ResultadoUla[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~4_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[4]~output_o\);

-- Location: IOOBUF_X115_Y24_N2
\ResultadoUla[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~5_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[5]~output_o\);

-- Location: IOOBUF_X87_Y0_N23
\ResultadoUla[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~6_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[6]~output_o\);

-- Location: IOOBUF_X79_Y73_N2
\ResultadoUla[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~7_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[7]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\ResultadoUla[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~8_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[8]~output_o\);

-- Location: IOOBUF_X102_Y0_N23
\ResultadoUla[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~9_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[9]~output_o\);

-- Location: IOOBUF_X115_Y13_N9
\ResultadoUla[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~10_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[10]~output_o\);

-- Location: IOOBUF_X115_Y17_N2
\ResultadoUla[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~11_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[11]~output_o\);

-- Location: IOOBUF_X27_Y0_N9
\ResultadoUla[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~12_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[12]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\ResultadoUla[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~13_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[13]~output_o\);

-- Location: IOOBUF_X89_Y0_N2
\ResultadoUla[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~14_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[14]~output_o\);

-- Location: IOOBUF_X98_Y0_N23
\ResultadoUla[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~15_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[15]~output_o\);

-- Location: IOOBUF_X38_Y0_N9
\ResultadoUla[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~16_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[16]~output_o\);

-- Location: IOOBUF_X91_Y0_N16
\ResultadoUla[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~17_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[17]~output_o\);

-- Location: IOOBUF_X115_Y22_N16
\ResultadoUla[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~18_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[18]~output_o\);

-- Location: IOOBUF_X115_Y23_N2
\ResultadoUla[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~19_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[19]~output_o\);

-- Location: IOOBUF_X52_Y0_N23
\ResultadoUla[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~20_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[20]~output_o\);

-- Location: IOOBUF_X49_Y0_N23
\ResultadoUla[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~21_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[21]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\ResultadoUla[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~22_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[22]~output_o\);

-- Location: IOOBUF_X47_Y0_N2
\ResultadoUla[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~23_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[23]~output_o\);

-- Location: IOOBUF_X45_Y0_N16
\ResultadoUla[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~24_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[24]~output_o\);

-- Location: IOOBUF_X0_Y22_N23
\ResultadoUla[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~25_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[25]~output_o\);

-- Location: IOOBUF_X85_Y0_N23
\ResultadoUla[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~26_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[26]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\ResultadoUla[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~27_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[27]~output_o\);

-- Location: IOOBUF_X83_Y0_N9
\ResultadoUla[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~28_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[28]~output_o\);

-- Location: IOOBUF_X91_Y0_N23
\ResultadoUla[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~29_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[29]~output_o\);

-- Location: IOOBUF_X89_Y0_N9
\ResultadoUla[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~30_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[30]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\ResultadoUla[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU|Add0~31_combout\,
	devoe => ww_devoe,
	o => \ResultadoUla[31]~output_o\);

-- Location: IOOBUF_X56_Y0_N9
\habEscritaDisplay~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comparadorDisplay|Equal0~20_combout\,
	devoe => ww_devoe,
	o => \habEscritaDisplay~output_o\);

-- Location: IOOBUF_X3_Y73_N23
\enderecoReg1Test[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem_Inst|MemoriaDeInstrucao~1_combout\,
	devoe => ww_devoe,
	o => \enderecoReg1Test[0]~output_o\);

-- Location: IOOBUF_X38_Y73_N9
\enderecoReg1Test[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem_Inst|MemoriaDeInstrucao~1_combout\,
	devoe => ww_devoe,
	o => \enderecoReg1Test[1]~output_o\);

-- Location: IOOBUF_X0_Y32_N23
\enderecoReg1Test[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \enderecoReg1Test[2]~output_o\);

-- Location: IOOBUF_X115_Y46_N9
\enderecoReg1Test[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	devoe => ww_devoe,
	o => \enderecoReg1Test[3]~output_o\);

-- Location: IOOBUF_X1_Y73_N9
\enderecoReg1Test[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \enderecoReg1Test[4]~output_o\);

-- Location: IOOBUF_X115_Y57_N16
\enderecoReg2Test[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem_Inst|MemoriaDeInstrucao~2_combout\,
	devoe => ww_devoe,
	o => \enderecoReg2Test[0]~output_o\);

-- Location: IOOBUF_X1_Y73_N2
\enderecoReg2Test[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem_Inst|MemoriaDeInstrucao~1_combout\,
	devoe => ww_devoe,
	o => \enderecoReg2Test[1]~output_o\);

-- Location: IOOBUF_X0_Y34_N2
\enderecoReg2Test[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \enderecoReg2Test[2]~output_o\);

-- Location: IOOBUF_X115_Y46_N2
\enderecoReg2Test[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	devoe => ww_devoe,
	o => \enderecoReg2Test[3]~output_o\);

-- Location: IOOBUF_X115_Y55_N23
\enderecoReg2Test[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \enderecoReg2Test[4]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\enderecoReg3Test[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRt_Rd|X[0]~0_combout\,
	devoe => ww_devoe,
	o => \enderecoReg3Test[0]~output_o\);

-- Location: IOOBUF_X20_Y0_N2
\enderecoReg3Test[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRt_Rd|X[1]~1_combout\,
	devoe => ww_devoe,
	o => \enderecoReg3Test[1]~output_o\);

-- Location: IOOBUF_X25_Y73_N16
\enderecoReg3Test[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \enderecoReg3Test[2]~output_o\);

-- Location: IOOBUF_X38_Y0_N2
\enderecoReg3Test[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxRt_Rd|X[3]~2_combout\,
	devoe => ww_devoe,
	o => \enderecoReg3Test[3]~output_o\);

-- Location: IOOBUF_X9_Y0_N23
\enderecoReg3Test[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \enderecoReg3Test[4]~output_o\);

-- Location: IOOBUF_X0_Y55_N23
\instrucaoTest[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \instrucaoTest[0]~output_o\);

-- Location: IOOBUF_X115_Y50_N9
\instrucaoTest[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \instrucaoTest[1]~output_o\);

-- Location: IOOBUF_X113_Y0_N2
\instrucaoTest[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \instrucaoTest[2]~output_o\);

-- Location: IOOBUF_X113_Y0_N9
\instrucaoTest[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \instrucaoTest[3]~output_o\);

-- Location: IOOBUF_X109_Y73_N2
\instrucaoTest[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \instrucaoTest[4]~output_o\);

-- Location: IOOBUF_X115_Y4_N16
\instrucaoTest[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem_Inst|MemoriaDeInstrucao~2_combout\,
	devoe => ww_devoe,
	o => \instrucaoTest[5]~output_o\);

-- Location: IOOBUF_X94_Y73_N9
\instrucaoTest[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \instrucaoTest[6]~output_o\);

-- Location: IOOBUF_X16_Y0_N9
\instrucaoTest[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \instrucaoTest[7]~output_o\);

-- Location: IOOBUF_X0_Y5_N16
\instrucaoTest[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \instrucaoTest[8]~output_o\);

-- Location: IOOBUF_X52_Y73_N23
\instrucaoTest[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \instrucaoTest[9]~output_o\);

-- Location: IOOBUF_X107_Y73_N16
\instrucaoTest[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \instrucaoTest[10]~output_o\);

-- Location: IOOBUF_X9_Y0_N16
\instrucaoTest[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \instrucaoTest[11]~output_o\);

-- Location: IOOBUF_X115_Y58_N16
\instrucaoTest[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem_Inst|MemoriaDeInstrucao~2_combout\,
	devoe => ww_devoe,
	o => \instrucaoTest[12]~output_o\);

-- Location: IOOBUF_X5_Y0_N16
\instrucaoTest[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \instrucaoTest[13]~output_o\);

-- Location: IOOBUF_X115_Y48_N2
\instrucaoTest[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem_Inst|MemoriaDeInstrucao~2_combout\,
	devoe => ww_devoe,
	o => \instrucaoTest[14]~output_o\);

-- Location: IOOBUF_X3_Y0_N2
\instrucaoTest[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \instrucaoTest[15]~output_o\);

-- Location: IOOBUF_X115_Y4_N23
\instrucaoTest[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem_Inst|MemoriaDeInstrucao~2_combout\,
	devoe => ww_devoe,
	o => \instrucaoTest[16]~output_o\);

-- Location: IOOBUF_X1_Y73_N16
\instrucaoTest[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem_Inst|MemoriaDeInstrucao~1_combout\,
	devoe => ww_devoe,
	o => \instrucaoTest[17]~output_o\);

-- Location: IOOBUF_X42_Y73_N2
\instrucaoTest[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \instrucaoTest[18]~output_o\);

-- Location: IOOBUF_X115_Y45_N23
\instrucaoTest[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	devoe => ww_devoe,
	o => \instrucaoTest[19]~output_o\);

-- Location: IOOBUF_X29_Y73_N9
\instrucaoTest[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \instrucaoTest[20]~output_o\);

-- Location: IOOBUF_X38_Y73_N2
\instrucaoTest[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem_Inst|MemoriaDeInstrucao~1_combout\,
	devoe => ww_devoe,
	o => \instrucaoTest[21]~output_o\);

-- Location: IOOBUF_X11_Y73_N23
\instrucaoTest[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem_Inst|MemoriaDeInstrucao~1_combout\,
	devoe => ww_devoe,
	o => \instrucaoTest[22]~output_o\);

-- Location: IOOBUF_X16_Y73_N16
\instrucaoTest[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \instrucaoTest[23]~output_o\);

-- Location: IOOBUF_X115_Y45_N16
\instrucaoTest[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	devoe => ww_devoe,
	o => \instrucaoTest[24]~output_o\);

-- Location: IOOBUF_X16_Y0_N2
\instrucaoTest[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \instrucaoTest[25]~output_o\);

-- Location: IOOBUF_X33_Y73_N2
\instrucaoTest[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem_Inst|MemoriaDeInstrucao~1_combout\,
	devoe => ww_devoe,
	o => \instrucaoTest[26]~output_o\);

-- Location: IOOBUF_X49_Y73_N16
\instrucaoTest[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem_Inst|MemoriaDeInstrucao~3_combout\,
	devoe => ww_devoe,
	o => \instrucaoTest[27]~output_o\);

-- Location: IOOBUF_X23_Y73_N16
\instrucaoTest[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \instrucaoTest[28]~output_o\);

-- Location: IOOBUF_X16_Y73_N9
\instrucaoTest[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem_Inst|MemoriaDeInstrucao~1_combout\,
	devoe => ww_devoe,
	o => \instrucaoTest[29]~output_o\);

-- Location: IOOBUF_X31_Y73_N9
\instrucaoTest[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \instrucaoTest[30]~output_o\);

-- Location: IOOBUF_X0_Y11_N16
\instrucaoTest[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem_Inst|MemoriaDeInstrucao~1_combout\,
	devoe => ww_devoe,
	o => \instrucaoTest[31]~output_o\);

-- Location: IOOBUF_X52_Y73_N2
\entraAULATest[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1124_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[0]~output_o\);

-- Location: IOOBUF_X115_Y44_N9
\entraAULATest[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1191_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[1]~output_o\);

-- Location: IOOBUF_X115_Y31_N9
\entraAULATest[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1192_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[2]~output_o\);

-- Location: IOOBUF_X115_Y42_N16
\entraAULATest[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1193_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[3]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\entraAULATest[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1128_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[4]~output_o\);

-- Location: IOOBUF_X115_Y40_N2
\entraAULATest[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1194_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[5]~output_o\);

-- Location: IOOBUF_X115_Y36_N2
\entraAULATest[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1195_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[6]~output_o\);

-- Location: IOOBUF_X87_Y73_N23
\entraAULATest[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1196_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[7]~output_o\);

-- Location: IOOBUF_X45_Y0_N23
\entraAULATest[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1197_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[8]~output_o\);

-- Location: IOOBUF_X0_Y24_N16
\entraAULATest[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1198_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[9]~output_o\);

-- Location: IOOBUF_X52_Y73_N9
\entraAULATest[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1199_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[10]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\entraAULATest[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1200_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[11]~output_o\);

-- Location: IOOBUF_X42_Y0_N23
\entraAULATest[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1201_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[12]~output_o\);

-- Location: IOOBUF_X0_Y27_N23
\entraAULATest[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1202_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[13]~output_o\);

-- Location: IOOBUF_X81_Y73_N2
\entraAULATest[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1203_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[14]~output_o\);

-- Location: IOOBUF_X42_Y0_N16
\entraAULATest[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1204_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[15]~output_o\);

-- Location: IOOBUF_X54_Y73_N9
\entraAULATest[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1205_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[16]~output_o\);

-- Location: IOOBUF_X0_Y28_N23
\entraAULATest[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1206_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[17]~output_o\);

-- Location: IOOBUF_X0_Y30_N9
\entraAULATest[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1207_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[18]~output_o\);

-- Location: IOOBUF_X40_Y0_N16
\entraAULATest[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1208_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[19]~output_o\);

-- Location: IOOBUF_X0_Y22_N16
\entraAULATest[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1209_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[20]~output_o\);

-- Location: IOOBUF_X31_Y0_N2
\entraAULATest[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1210_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[21]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\entraAULATest[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1211_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[22]~output_o\);

-- Location: IOOBUF_X74_Y73_N23
\entraAULATest[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1212_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[23]~output_o\);

-- Location: IOOBUF_X0_Y26_N16
\entraAULATest[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1213_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[24]~output_o\);

-- Location: IOOBUF_X31_Y0_N9
\entraAULATest[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1214_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[25]~output_o\);

-- Location: IOOBUF_X52_Y73_N16
\entraAULATest[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1215_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[26]~output_o\);

-- Location: IOOBUF_X115_Y32_N9
\entraAULATest[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1216_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[27]~output_o\);

-- Location: IOOBUF_X115_Y29_N9
\entraAULATest[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1217_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[28]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\entraAULATest[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1218_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[29]~output_o\);

-- Location: IOOBUF_X29_Y0_N16
\entraAULATest[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1219_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[30]~output_o\);

-- Location: IOOBUF_X96_Y0_N16
\entraAULATest[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1220_combout\,
	devoe => ww_devoe,
	o => \entraAULATest[31]~output_o\);

-- Location: IOOBUF_X0_Y31_N16
\entraBULATest[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[0]~72_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[0]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\entraBULATest[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[1]~41_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[1]~output_o\);

-- Location: IOOBUF_X65_Y73_N16
\entraBULATest[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[2]~42_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[2]~output_o\);

-- Location: IOOBUF_X29_Y0_N23
\entraBULATest[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[3]~43_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[3]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\entraBULATest[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[4]~44_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[4]~output_o\);

-- Location: IOOBUF_X115_Y35_N16
\entraBULATest[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[5]~45_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[5]~output_o\);

-- Location: IOOBUF_X67_Y73_N16
\entraBULATest[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[6]~46_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[6]~output_o\);

-- Location: IOOBUF_X115_Y35_N23
\entraBULATest[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[7]~47_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[7]~output_o\);

-- Location: IOOBUF_X74_Y73_N16
\entraBULATest[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[8]~48_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[8]~output_o\);

-- Location: IOOBUF_X0_Y27_N16
\entraBULATest[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[9]~49_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[9]~output_o\);

-- Location: IOOBUF_X60_Y73_N16
\entraBULATest[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[10]~50_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[10]~output_o\);

-- Location: IOOBUF_X65_Y73_N23
\entraBULATest[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[11]~53_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[11]~output_o\);

-- Location: IOOBUF_X67_Y73_N9
\entraBULATest[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[12]~51_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[12]~output_o\);

-- Location: IOOBUF_X54_Y73_N2
\entraBULATest[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[13]~54_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[13]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\entraBULATest[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[14]~52_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[14]~output_o\);

-- Location: IOOBUF_X0_Y34_N23
\entraBULATest[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[15]~55_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[15]~output_o\);

-- Location: IOOBUF_X60_Y73_N23
\entraBULATest[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[16]~56_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[16]~output_o\);

-- Location: IOOBUF_X33_Y0_N9
\entraBULATest[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[17]~57_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[17]~output_o\);

-- Location: IOOBUF_X115_Y48_N9
\entraBULATest[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[18]~58_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[18]~output_o\);

-- Location: IOOBUF_X0_Y30_N2
\entraBULATest[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[19]~59_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[19]~output_o\);

-- Location: IOOBUF_X115_Y47_N16
\entraBULATest[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[20]~60_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[20]~output_o\);

-- Location: IOOBUF_X65_Y73_N9
\entraBULATest[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[21]~61_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[21]~output_o\);

-- Location: IOOBUF_X35_Y0_N23
\entraBULATest[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[22]~62_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[22]~output_o\);

-- Location: IOOBUF_X33_Y0_N2
\entraBULATest[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[23]~63_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[23]~output_o\);

-- Location: IOOBUF_X58_Y73_N23
\entraBULATest[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[24]~64_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[24]~output_o\);

-- Location: IOOBUF_X58_Y73_N16
\entraBULATest[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[25]~65_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[25]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\entraBULATest[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[26]~66_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[26]~output_o\);

-- Location: IOOBUF_X115_Y16_N9
\entraBULATest[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[27]~67_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[27]~output_o\);

-- Location: IOOBUF_X100_Y0_N23
\entraBULATest[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[28]~68_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[28]~output_o\);

-- Location: IOOBUF_X100_Y0_N16
\entraBULATest[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[29]~69_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[29]~output_o\);

-- Location: IOOBUF_X96_Y0_N2
\entraBULATest[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[30]~70_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[30]~output_o\);

-- Location: IOOBUF_X96_Y0_N23
\entraBULATest[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \muxAntesULA|X[31]~71_combout\,
	devoe => ww_devoe,
	o => \entraBULATest[31]~output_o\);

-- Location: IOOBUF_X115_Y34_N23
\dadoASerEscrito[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1123_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[0]~output_o\);

-- Location: IOOBUF_X115_Y33_N9
\dadoASerEscrito[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1179_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[1]~output_o\);

-- Location: IOOBUF_X54_Y0_N9
\dadoASerEscrito[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1180_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[2]~output_o\);

-- Location: IOOBUF_X49_Y0_N2
\dadoASerEscrito[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1181_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[3]~output_o\);

-- Location: IOOBUF_X115_Y41_N9
\dadoASerEscrito[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1182_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[4]~output_o\);

-- Location: IOOBUF_X115_Y36_N9
\dadoASerEscrito[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1130_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[5]~output_o\);

-- Location: IOOBUF_X115_Y26_N23
\dadoASerEscrito[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1183_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[6]~output_o\);

-- Location: IOOBUF_X115_Y27_N9
\dadoASerEscrito[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1184_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[7]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\dadoASerEscrito[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1185_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[8]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\dadoASerEscrito[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1186_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[9]~output_o\);

-- Location: IOOBUF_X83_Y0_N2
\dadoASerEscrito[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1187_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[10]~output_o\);

-- Location: IOOBUF_X115_Y33_N2
\dadoASerEscrito[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1137_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[11]~output_o\);

-- Location: IOOBUF_X62_Y73_N16
\dadoASerEscrito[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1139_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[12]~output_o\);

-- Location: IOOBUF_X115_Y31_N2
\dadoASerEscrito[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1141_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[13]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\dadoASerEscrito[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1143_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[14]~output_o\);

-- Location: IOOBUF_X56_Y0_N23
\dadoASerEscrito[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1145_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[15]~output_o\);

-- Location: IOOBUF_X60_Y73_N2
\dadoASerEscrito[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1147_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[16]~output_o\);

-- Location: IOOBUF_X54_Y0_N16
\dadoASerEscrito[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1149_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[17]~output_o\);

-- Location: IOOBUF_X52_Y0_N9
\dadoASerEscrito[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1151_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[18]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\dadoASerEscrito[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1153_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[19]~output_o\);

-- Location: IOOBUF_X81_Y73_N16
\dadoASerEscrito[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1155_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[20]~output_o\);

-- Location: IOOBUF_X115_Y40_N9
\dadoASerEscrito[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1157_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[21]~output_o\);

-- Location: IOOBUF_X54_Y0_N2
\dadoASerEscrito[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1159_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[22]~output_o\);

-- Location: IOOBUF_X115_Y34_N16
\dadoASerEscrito[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1161_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[23]~output_o\);

-- Location: IOOBUF_X56_Y0_N2
\dadoASerEscrito[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1163_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[24]~output_o\);

-- Location: IOOBUF_X81_Y0_N16
\dadoASerEscrito[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1165_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[25]~output_o\);

-- Location: IOOBUF_X49_Y0_N16
\dadoASerEscrito[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1167_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[26]~output_o\);

-- Location: IOOBUF_X52_Y0_N2
\dadoASerEscrito[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1169_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[27]~output_o\);

-- Location: IOOBUF_X49_Y0_N9
\dadoASerEscrito[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1171_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[28]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\dadoASerEscrito[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1173_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[29]~output_o\);

-- Location: IOOBUF_X47_Y0_N9
\dadoASerEscrito[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1175_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[30]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\dadoASerEscrito[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Banco_Regis|registers~1177_combout\,
	devoe => ww_devoe,
	o => \dadoASerEscrito[31]~output_o\);

-- Location: IOOBUF_X0_Y52_N16
\PCdisplay[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \PCdisplay[0]~output_o\);

-- Location: IOOBUF_X102_Y73_N2
\PCdisplay[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \PCdisplay[1]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\PCdisplay[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(2),
	devoe => ww_devoe,
	o => \PCdisplay[2]~output_o\);

-- Location: IOOBUF_X102_Y0_N16
\PCdisplay[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(3),
	devoe => ww_devoe,
	o => \PCdisplay[3]~output_o\);

-- Location: IOOBUF_X94_Y0_N2
\PCdisplay[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(4),
	devoe => ww_devoe,
	o => \PCdisplay[4]~output_o\);

-- Location: IOOBUF_X94_Y0_N9
\PCdisplay[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(5),
	devoe => ww_devoe,
	o => \PCdisplay[5]~output_o\);

-- Location: IOOBUF_X96_Y0_N9
\PCdisplay[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(6),
	devoe => ww_devoe,
	o => \PCdisplay[6]~output_o\);

-- Location: IOOBUF_X60_Y0_N16
\PCdisplay[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(7),
	devoe => ww_devoe,
	o => \PCdisplay[7]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\PCdisplay[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(8),
	devoe => ww_devoe,
	o => \PCdisplay[8]~output_o\);

-- Location: IOOBUF_X79_Y0_N2
\PCdisplay[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(9),
	devoe => ww_devoe,
	o => \PCdisplay[9]~output_o\);

-- Location: IOOBUF_X60_Y0_N2
\PCdisplay[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(10),
	devoe => ww_devoe,
	o => \PCdisplay[10]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\PCdisplay[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(11),
	devoe => ww_devoe,
	o => \PCdisplay[11]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\PCdisplay[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(12),
	devoe => ww_devoe,
	o => \PCdisplay[12]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\PCdisplay[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(13),
	devoe => ww_devoe,
	o => \PCdisplay[13]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\PCdisplay[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(14),
	devoe => ww_devoe,
	o => \PCdisplay[14]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\PCdisplay[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(15),
	devoe => ww_devoe,
	o => \PCdisplay[15]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\PCdisplay[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(16),
	devoe => ww_devoe,
	o => \PCdisplay[16]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\PCdisplay[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(17),
	devoe => ww_devoe,
	o => \PCdisplay[17]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\PCdisplay[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(18),
	devoe => ww_devoe,
	o => \PCdisplay[18]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\PCdisplay[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(19),
	devoe => ww_devoe,
	o => \PCdisplay[19]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\PCdisplay[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(20),
	devoe => ww_devoe,
	o => \PCdisplay[20]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\PCdisplay[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(21),
	devoe => ww_devoe,
	o => \PCdisplay[21]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\PCdisplay[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(22),
	devoe => ww_devoe,
	o => \PCdisplay[22]~output_o\);

-- Location: IOOBUF_X65_Y0_N16
\PCdisplay[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(23),
	devoe => ww_devoe,
	o => \PCdisplay[23]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\PCdisplay[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(24),
	devoe => ww_devoe,
	o => \PCdisplay[24]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\PCdisplay[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(25),
	devoe => ww_devoe,
	o => \PCdisplay[25]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\PCdisplay[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(26),
	devoe => ww_devoe,
	o => \PCdisplay[26]~output_o\);

-- Location: IOOBUF_X60_Y0_N9
\PCdisplay[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(27),
	devoe => ww_devoe,
	o => \PCdisplay[27]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\PCdisplay[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(28),
	devoe => ww_devoe,
	o => \PCdisplay[28]~output_o\);

-- Location: IOOBUF_X65_Y0_N23
\PCdisplay[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(29),
	devoe => ww_devoe,
	o => \PCdisplay[29]~output_o\);

-- Location: IOOBUF_X81_Y0_N23
\PCdisplay[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(30),
	devoe => ww_devoe,
	o => \PCdisplay[30]~output_o\);

-- Location: IOOBUF_X60_Y0_N23
\PCdisplay[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(31),
	devoe => ww_devoe,
	o => \PCdisplay[31]~output_o\);

-- Location: IOOBUF_X33_Y73_N9
\OpCode[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem_Inst|MemoriaDeInstrucao~1_combout\,
	devoe => ww_devoe,
	o => \OpCode[0]~output_o\);

-- Location: IOOBUF_X49_Y73_N23
\OpCode[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem_Inst|MemoriaDeInstrucao~3_combout\,
	devoe => ww_devoe,
	o => \OpCode[1]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\OpCode[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \OpCode[2]~output_o\);

-- Location: IOOBUF_X5_Y73_N2
\OpCode[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem_Inst|MemoriaDeInstrucao~1_combout\,
	devoe => ww_devoe,
	o => \OpCode[3]~output_o\);

-- Location: IOOBUF_X29_Y73_N2
\OpCode[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \OpCode[4]~output_o\);

-- Location: IOOBUF_X0_Y47_N2
\OpCode[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem_Inst|MemoriaDeInstrucao~1_combout\,
	devoe => ww_devoe,
	o => \OpCode[5]~output_o\);

-- Location: IOIBUF_X0_Y36_N8
\CLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLK,
	o => \CLK~input_o\);

-- Location: CLKCTRL_G2
\CLK~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLK~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLK~inputclkctrl_outclk\);

-- Location: IOIBUF_X79_Y0_N22
\mux_PC~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mux_PC,
	o => \mux_PC~input_o\);

-- Location: LCCOMB_X69_Y15_N2
\add4toPC|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|Add0~0_combout\ = \PC|DOUT[2]~_Duplicate_1_q\ $ (VCC)
-- \add4toPC|Add0~1\ = CARRY(\PC|DOUT[2]~_Duplicate_1_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[2]~_Duplicate_1_q\,
	datad => VCC,
	combout => \add4toPC|Add0~0_combout\,
	cout => \add4toPC|Add0~1\);

-- Location: LCCOMB_X70_Y15_N20
\MuxProxPC|X[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[2]~3_combout\ = (!\mux_PC~input_o\ & \add4toPC|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_PC~input_o\,
	datad => \add4toPC|Add0~0_combout\,
	combout => \MuxProxPC|X[2]~3_combout\);

-- Location: IOIBUF_X0_Y36_N15
\RST_PC~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RST_PC,
	o => \RST_PC~input_o\);

-- Location: CLKCTRL_G4
\RST_PC~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \RST_PC~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \RST_PC~inputclkctrl_outclk\);

-- Location: FF_X66_Y31_N27
\PC|DOUT[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \MuxProxPC|X[2]~3_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[2]~_Duplicate_1_q\);

-- Location: IOIBUF_X115_Y37_N8
\ULAOPer[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ULAOPer(0),
	o => \ULAOPer[0]~input_o\);

-- Location: IOIBUF_X115_Y37_N1
\ULAOPer[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ULAOPer(1),
	o => \ULAOPer[1]~input_o\);

-- Location: LCCOMB_X69_Y15_N4
\add4toPC|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|Add0~2_combout\ = (\PC|DOUT[3]~_Duplicate_1_q\ & (!\add4toPC|Add0~1\)) # (!\PC|DOUT[3]~_Duplicate_1_q\ & ((\add4toPC|Add0~1\) # (GND)))
-- \add4toPC|Add0~3\ = CARRY((!\add4toPC|Add0~1\) # (!\PC|DOUT[3]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[3]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|Add0~1\,
	combout => \add4toPC|Add0~2_combout\,
	cout => \add4toPC|Add0~3\);

-- Location: LCCOMB_X70_Y15_N10
\MuxProxPC|X[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[3]~2_combout\ = (\add4toPC|Add0~2_combout\ & !\mux_PC~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \add4toPC|Add0~2_combout\,
	datad => \mux_PC~input_o\,
	combout => \MuxProxPC|X[3]~2_combout\);

-- Location: FF_X66_Y31_N3
\PC|DOUT[3]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \MuxProxPC|X[3]~2_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[3]~_Duplicate_1_q\);

-- Location: LCCOMB_X69_Y15_N6
\add4toPC|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|Add0~4_combout\ = (\PC|DOUT[4]~_Duplicate_1_q\ & (\add4toPC|Add0~3\ $ (GND))) # (!\PC|DOUT[4]~_Duplicate_1_q\ & (!\add4toPC|Add0~3\ & VCC))
-- \add4toPC|Add0~5\ = CARRY((\PC|DOUT[4]~_Duplicate_1_q\ & !\add4toPC|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT[4]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|Add0~3\,
	combout => \add4toPC|Add0~4_combout\,
	cout => \add4toPC|Add0~5\);

-- Location: LCCOMB_X70_Y15_N24
\MuxProxPC|X[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[4]~1_combout\ = (\add4toPC|Add0~4_combout\ & !\mux_PC~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \add4toPC|Add0~4_combout\,
	datad => \mux_PC~input_o\,
	combout => \MuxProxPC|X[4]~1_combout\);

-- Location: FF_X66_Y31_N25
\PC|DOUT[4]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \MuxProxPC|X[4]~1_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[4]~_Duplicate_1_q\);

-- Location: LCCOMB_X69_Y15_N8
\add4toPC|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|Add0~6_combout\ = (\PC|DOUT[5]~_Duplicate_1_q\ & (!\add4toPC|Add0~5\)) # (!\PC|DOUT[5]~_Duplicate_1_q\ & ((\add4toPC|Add0~5\) # (GND)))
-- \add4toPC|Add0~7\ = CARRY((!\add4toPC|Add0~5\) # (!\PC|DOUT[5]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT[5]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|Add0~5\,
	combout => \add4toPC|Add0~6_combout\,
	cout => \add4toPC|Add0~7\);

-- Location: LCCOMB_X70_Y15_N18
\MuxProxPC|X[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[5]~0_combout\ = (!\mux_PC~input_o\ & \add4toPC|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_PC~input_o\,
	datad => \add4toPC|Add0~6_combout\,
	combout => \MuxProxPC|X[5]~0_combout\);

-- Location: FF_X66_Y31_N23
\PC|DOUT[5]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \MuxProxPC|X[5]~0_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[5]~_Duplicate_1_q\);

-- Location: LCCOMB_X66_Y31_N20
\Mem_Inst|MemoriaDeInstrucao~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_Inst|MemoriaDeInstrucao~0_combout\ = (!\PC|DOUT[3]~_Duplicate_1_q\ & (!\PC|DOUT[5]~_Duplicate_1_q\ & !\PC|DOUT[4]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT[3]~_Duplicate_1_q\,
	datac => \PC|DOUT[5]~_Duplicate_1_q\,
	datad => \PC|DOUT[4]~_Duplicate_1_q\,
	combout => \Mem_Inst|MemoriaDeInstrucao~0_combout\);

-- Location: LCCOMB_X68_Y27_N18
\UC_ULA|ULActrl[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC_ULA|ULActrl[1]~0_combout\ = ((!\PC|DOUT[2]~_Duplicate_1_q\ & (!\ULAOPer[0]~input_o\ & \Mem_Inst|MemoriaDeInstrucao~0_combout\))) # (!\ULAOPer[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[2]~_Duplicate_1_q\,
	datab => \ULAOPer[0]~input_o\,
	datac => \ULAOPer[1]~input_o\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \UC_ULA|ULActrl[1]~0_combout\);

-- Location: IOIBUF_X115_Y22_N22
\habLeituraMEM~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_habLeituraMEM,
	o => \habLeituraMEM~input_o\);

-- Location: IOIBUF_X115_Y27_N1
\mux_ULAMem~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mux_ULAMem,
	o => \mux_ULAMem~input_o\);

-- Location: LCCOMB_X68_Y32_N8
\muxDepoisULA|X[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[6]~30_combout\ = (!\mux_ULAMem~input_o\ & \ALU|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ULAMem~input_o\,
	datad => \ALU|Add0~6_combout\,
	combout => \muxDepoisULA|X[6]~30_combout\);

-- Location: LCCOMB_X68_Y27_N8
\UC_ULA|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC_ULA|Equal0~0_combout\ = (!\ULAOPer[1]~input_o\ & \ULAOPer[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ULAOPer[1]~input_o\,
	datad => \ULAOPer[0]~input_o\,
	combout => \UC_ULA|Equal0~0_combout\);

-- Location: IOIBUF_X52_Y0_N15
\mux_RtIm~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mux_RtIm,
	o => \mux_RtIm~input_o\);

-- Location: IOIBUF_X40_Y0_N22
\habEscritaReg~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_habEscritaReg,
	o => \habEscritaReg~input_o\);

-- Location: IOIBUF_X105_Y0_N1
\Mux_RtRd~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Mux_RtRd,
	o => \Mux_RtRd~input_o\);

-- Location: LCCOMB_X69_Y27_N22
\Banco_Regis|registers~1190\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1190_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\habEscritaReg~input_o\ & (\Mux_RtRd~input_o\ $ (\PC|DOUT[2]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datab => \habEscritaReg~input_o\,
	datac => \Mux_RtRd~input_o\,
	datad => \PC|DOUT[2]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1190_combout\);

-- Location: FF_X70_Y31_N27
\Banco_Regis|registers~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[4]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~362_q\);

-- Location: LCCOMB_X69_Y27_N16
\Banco_Regis|registers~1189\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1189_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\habEscritaReg~input_o\ & (!\Mux_RtRd~input_o\ & !\PC|DOUT[2]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datab => \habEscritaReg~input_o\,
	datac => \Mux_RtRd~input_o\,
	datad => \PC|DOUT[2]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1189_combout\);

-- Location: FF_X70_Y31_N25
\Banco_Regis|registers~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[4]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~330_q\);

-- Location: LCCOMB_X70_Y31_N24
\Banco_Regis|registers~1127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1127_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~362_q\)) # (!\PC|DOUT[2]~_Duplicate_1_q\ & ((\Banco_Regis|registers~330_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~362_q\,
	datab => \PC|DOUT[2]~_Duplicate_1_q\,
	datac => \Banco_Regis|registers~330_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \Banco_Regis|registers~1127_combout\);

-- Location: LCCOMB_X70_Y31_N10
\Banco_Regis|registers~1182\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1182_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1127_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~42_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~42_q\,
	datab => \Banco_Regis|registers~1127_combout\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \Banco_Regis|registers~1182_combout\);

-- Location: IOIBUF_X115_Y36_N15
\habEscritaMEM~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_habEscritaMEM,
	o => \habEscritaMEM~input_o\);

-- Location: FF_X65_Y31_N19
\Banco_Regis|registers~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~29_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~363_q\);

-- Location: FF_X65_Y31_N21
\Banco_Regis|registers~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~29_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~331_q\);

-- Location: LCCOMB_X65_Y31_N20
\Banco_Regis|registers~1129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1129_combout\ = (\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~363_q\)) # (!\PC|DOUT[2]~_Duplicate_1_q\ & ((\Banco_Regis|registers~331_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Banco_Regis|registers~363_q\,
	datac => \Banco_Regis|registers~331_q\,
	datad => \PC|DOUT[2]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1129_combout\);

-- Location: LCCOMB_X66_Y31_N28
\Banco_Regis|registers~1130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1130_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1129_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~43_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Banco_Regis|registers~43_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datad => \Banco_Regis|registers~1129_combout\,
	combout => \Banco_Regis|registers~1130_combout\);

-- Location: LCCOMB_X65_Y32_N0
\Mem_dados|Memoria~491feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~491feeder_combout\ = \Banco_Regis|registers~1130_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1130_combout\,
	combout => \Mem_dados|Memoria~491feeder_combout\);

-- Location: LCCOMB_X69_Y28_N22
\Mem_dados|Memoria~1684\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1684_combout\ = (\ALU|Add0~5_combout\ & (\ALU|Add0~4_combout\ & (!\ALU|Add0~2_combout\ & \ALU|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \ALU|Add0~2_combout\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1684_combout\);

-- Location: LCCOMB_X68_Y28_N4
\Mem_dados|Memoria~1723\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1723_combout\ = (\habEscritaMEM~input_o\ & (\Mem_dados|Memoria~1684_combout\ & !\ALU|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habEscritaMEM~input_o\,
	datac => \Mem_dados|Memoria~1684_combout\,
	datad => \ALU|Add0~6_combout\,
	combout => \Mem_dados|Memoria~1723_combout\);

-- Location: FF_X65_Y32_N1
\Mem_dados|Memoria~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~491feeder_combout\,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~491_q\);

-- Location: FF_X67_Y32_N5
\Mem_dados|Memoria~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1130_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~523_q\);

-- Location: LCCOMB_X67_Y29_N6
\Mem_dados|Memoria~1692\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1692_combout\ = (!\ALU|Add0~3_combout\ & (\ALU|Add0~2_combout\ & (\ALU|Add0~4_combout\ & \ALU|Add0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \ALU|Add0~4_combout\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1692_combout\);

-- Location: LCCOMB_X68_Y29_N8
\Mem_dados|Memoria~1722\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1722_combout\ = (\habEscritaMEM~input_o\ & (\Mem_dados|Memoria~1692_combout\ & !\ALU|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habEscritaMEM~input_o\,
	datac => \Mem_dados|Memoria~1692_combout\,
	datad => \ALU|Add0~6_combout\,
	combout => \Mem_dados|Memoria~1722_combout\);

-- Location: FF_X66_Y32_N1
\Mem_dados|Memoria~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1130_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~459_q\);

-- Location: LCCOMB_X68_Y29_N24
\Mem_dados|Memoria~1700\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1700_combout\ = (!\ALU|Add0~2_combout\ & (\ALU|Add0~4_combout\ & (!\ALU|Add0~3_combout\ & \ALU|Add0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \ALU|Add0~3_combout\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1700_combout\);

-- Location: LCCOMB_X68_Y29_N22
\Mem_dados|Memoria~1724\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1724_combout\ = (\habEscritaMEM~input_o\ & (\Mem_dados|Memoria~1700_combout\ & !\ALU|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habEscritaMEM~input_o\,
	datab => \Mem_dados|Memoria~1700_combout\,
	datad => \ALU|Add0~6_combout\,
	combout => \Mem_dados|Memoria~1724_combout\);

-- Location: FF_X66_Y32_N31
\Mem_dados|Memoria~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1130_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~427_q\);

-- Location: LCCOMB_X66_Y32_N30
\Mem_dados|Memoria~1179\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1179_combout\ = (\ALU|Add0~3_combout\ & (((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~459_q\)) # (!\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~427_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~459_q\,
	datac => \Mem_dados|Memoria~427_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1179_combout\);

-- Location: LCCOMB_X67_Y32_N4
\Mem_dados|Memoria~1180\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1180_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1179_combout\ & ((\Mem_dados|Memoria~523_q\))) # (!\Mem_dados|Memoria~1179_combout\ & (\Mem_dados|Memoria~491_q\)))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~491_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~523_q\,
	datad => \Mem_dados|Memoria~1179_combout\,
	combout => \Mem_dados|Memoria~1180_combout\);

-- Location: LCCOMB_X74_Y27_N2
\Mem_dados|Memoria~331feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~331feeder_combout\ = \Banco_Regis|registers~1130_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1130_combout\,
	combout => \Mem_dados|Memoria~331feeder_combout\);

-- Location: LCCOMB_X69_Y30_N12
\Mem_dados|Memoria~1686\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1686_combout\ = (\ALU|Add0~5_combout\ & (\ALU|Add0~2_combout\ & (!\ALU|Add0~3_combout\ & !\ALU|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \ALU|Add0~3_combout\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1686_combout\);

-- Location: LCCOMB_X68_Y28_N18
\Mem_dados|Memoria~1711\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1711_combout\ = (\habEscritaMEM~input_o\ & (\Mem_dados|Memoria~1686_combout\ & !\ALU|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habEscritaMEM~input_o\,
	datab => \Mem_dados|Memoria~1686_combout\,
	datad => \ALU|Add0~6_combout\,
	combout => \Mem_dados|Memoria~1711_combout\);

-- Location: FF_X74_Y27_N3
\Mem_dados|Memoria~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~331feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~331_q\);

-- Location: LCCOMB_X68_Y29_N26
\Mem_dados|Memoria~1702\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1702_combout\ = (\ALU|Add0~2_combout\ & (!\ALU|Add0~4_combout\ & (\ALU|Add0~3_combout\ & \ALU|Add0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \ALU|Add0~3_combout\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1702_combout\);

-- Location: LCCOMB_X72_Y28_N6
\Mem_dados|Memoria~1713\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1713_combout\ = (!\ALU|Add0~6_combout\ & (\habEscritaMEM~input_o\ & \Mem_dados|Memoria~1702_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~6_combout\,
	datab => \habEscritaMEM~input_o\,
	datad => \Mem_dados|Memoria~1702_combout\,
	combout => \Mem_dados|Memoria~1713_combout\);

-- Location: FF_X73_Y27_N3
\Mem_dados|Memoria~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1130_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~395_q\);

-- Location: LCCOMB_X74_Y27_N20
\Mem_dados|Memoria~363feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~363feeder_combout\ = \Banco_Regis|registers~1130_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1130_combout\,
	combout => \Mem_dados|Memoria~363feeder_combout\);

-- Location: LCCOMB_X69_Y31_N10
\Mem_dados|Memoria~1680\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1680_combout\ = (\ALU|Add0~3_combout\ & (!\ALU|Add0~4_combout\ & (\ALU|Add0~5_combout\ & !\ALU|Add0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \ALU|Add0~5_combout\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1680_combout\);

-- Location: LCCOMB_X68_Y28_N8
\Mem_dados|Memoria~1710\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1710_combout\ = (\habEscritaMEM~input_o\ & (\Mem_dados|Memoria~1680_combout\ & !\ALU|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habEscritaMEM~input_o\,
	datac => \Mem_dados|Memoria~1680_combout\,
	datad => \ALU|Add0~6_combout\,
	combout => \Mem_dados|Memoria~1710_combout\);

-- Location: FF_X74_Y27_N21
\Mem_dados|Memoria~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~363feeder_combout\,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~363_q\);

-- Location: LCCOMB_X69_Y33_N28
\Mem_dados|Memoria~1696\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1696_combout\ = (\ALU|Add0~5_combout\ & (!\ALU|Add0~3_combout\ & (!\ALU|Add0~2_combout\ & !\ALU|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \ALU|Add0~3_combout\,
	datac => \ALU|Add0~2_combout\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1696_combout\);

-- Location: LCCOMB_X72_Y29_N14
\Mem_dados|Memoria~1712\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1712_combout\ = (\habEscritaMEM~input_o\ & (!\ALU|Add0~6_combout\ & \Mem_dados|Memoria~1696_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habEscritaMEM~input_o\,
	datac => \ALU|Add0~6_combout\,
	datad => \Mem_dados|Memoria~1696_combout\,
	combout => \Mem_dados|Memoria~1712_combout\);

-- Location: FF_X73_Y27_N1
\Mem_dados|Memoria~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1130_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~299_q\);

-- Location: LCCOMB_X73_Y27_N0
\Mem_dados|Memoria~1174\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1174_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~363_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~299_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~363_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~299_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1174_combout\);

-- Location: LCCOMB_X73_Y27_N2
\Mem_dados|Memoria~1175\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1175_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1174_combout\ & ((\Mem_dados|Memoria~395_q\))) # (!\Mem_dados|Memoria~1174_combout\ & (\Mem_dados|Memoria~331_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~331_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~395_q\,
	datad => \Mem_dados|Memoria~1174_combout\,
	combout => \Mem_dados|Memoria~1175_combout\);

-- Location: LCCOMB_X74_Y32_N28
\Mem_dados|Memoria~75feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~75feeder_combout\ = \Banco_Regis|registers~1130_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1130_combout\,
	combout => \Mem_dados|Memoria~75feeder_combout\);

-- Location: LCCOMB_X68_Y29_N2
\Mem_dados|Memoria~1690\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1690_combout\ = (\ALU|Add0~2_combout\ & (!\ALU|Add0~5_combout\ & (!\ALU|Add0~3_combout\ & !\ALU|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \ALU|Add0~5_combout\,
	datac => \ALU|Add0~3_combout\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1690_combout\);

-- Location: LCCOMB_X68_Y29_N0
\Mem_dados|Memoria~1719\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1719_combout\ = (\habEscritaMEM~input_o\ & (\Mem_dados|Memoria~1690_combout\ & !\ALU|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habEscritaMEM~input_o\,
	datab => \Mem_dados|Memoria~1690_combout\,
	datad => \ALU|Add0~6_combout\,
	combout => \Mem_dados|Memoria~1719_combout\);

-- Location: FF_X74_Y32_N29
\Mem_dados|Memoria~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~75feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~75_q\);

-- Location: LCCOMB_X69_Y26_N14
\Mem_dados|Memoria~1706\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1706_combout\ = (\ALU|Add0~2_combout\ & (!\ALU|Add0~4_combout\ & (\ALU|Add0~3_combout\ & !\ALU|Add0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \ALU|Add0~3_combout\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1706_combout\);

-- Location: LCCOMB_X73_Y29_N8
\Mem_dados|Memoria~1721\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1721_combout\ = (\habEscritaMEM~input_o\ & (\Mem_dados|Memoria~1706_combout\ & !\ALU|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habEscritaMEM~input_o\,
	datab => \Mem_dados|Memoria~1706_combout\,
	datad => \ALU|Add0~6_combout\,
	combout => \Mem_dados|Memoria~1721_combout\);

-- Location: FF_X73_Y32_N7
\Mem_dados|Memoria~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1130_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~139_q\);

-- Location: LCCOMB_X74_Y32_N26
\Mem_dados|Memoria~107feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~107feeder_combout\ = \Banco_Regis|registers~1130_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1130_combout\,
	combout => \Mem_dados|Memoria~107feeder_combout\);

-- Location: LCCOMB_X72_Y29_N22
\Mem_dados|Memoria~1682\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1682_combout\ = (!\ALU|Add0~2_combout\ & (\ALU|Add0~3_combout\ & (!\ALU|Add0~5_combout\ & !\ALU|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \ALU|Add0~3_combout\,
	datac => \ALU|Add0~5_combout\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1682_combout\);

-- Location: LCCOMB_X73_Y29_N6
\Mem_dados|Memoria~1718\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1718_combout\ = (\habEscritaMEM~input_o\ & (\Mem_dados|Memoria~1682_combout\ & !\ALU|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habEscritaMEM~input_o\,
	datab => \Mem_dados|Memoria~1682_combout\,
	datad => \ALU|Add0~6_combout\,
	combout => \Mem_dados|Memoria~1718_combout\);

-- Location: FF_X74_Y32_N27
\Mem_dados|Memoria~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~107feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~107_q\);

-- Location: LCCOMB_X68_Y29_N12
\Mem_dados|Memoria~1698\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1698_combout\ = (!\ALU|Add0~2_combout\ & (!\ALU|Add0~5_combout\ & (!\ALU|Add0~3_combout\ & !\ALU|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \ALU|Add0~5_combout\,
	datac => \ALU|Add0~3_combout\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1698_combout\);

-- Location: LCCOMB_X68_Y29_N6
\Mem_dados|Memoria~1720\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1720_combout\ = (!\ALU|Add0~6_combout\ & (\habEscritaMEM~input_o\ & \Mem_dados|Memoria~1698_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~6_combout\,
	datac => \habEscritaMEM~input_o\,
	datad => \Mem_dados|Memoria~1698_combout\,
	combout => \Mem_dados|Memoria~1720_combout\);

-- Location: FF_X73_Y32_N1
\Mem_dados|Memoria~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1130_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~43_q\);

-- Location: LCCOMB_X73_Y32_N0
\Mem_dados|Memoria~1176\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1176_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~107_q\) # ((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & (((\Mem_dados|Memoria~43_q\ & !\ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~107_q\,
	datac => \Mem_dados|Memoria~43_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1176_combout\);

-- Location: LCCOMB_X73_Y32_N6
\Mem_dados|Memoria~1177\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1177_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1176_combout\ & ((\Mem_dados|Memoria~139_q\))) # (!\Mem_dados|Memoria~1176_combout\ & (\Mem_dados|Memoria~75_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~75_q\,
	datac => \Mem_dados|Memoria~139_q\,
	datad => \Mem_dados|Memoria~1176_combout\,
	combout => \Mem_dados|Memoria~1177_combout\);

-- Location: LCCOMB_X72_Y29_N30
\Mem_dados|Memoria~1178\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1178_combout\ = (\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\) # ((\Mem_dados|Memoria~1175_combout\)))) # (!\ALU|Add0~5_combout\ & (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1175_combout\,
	datad => \Mem_dados|Memoria~1177_combout\,
	combout => \Mem_dados|Memoria~1178_combout\);

-- Location: LCCOMB_X61_Y31_N18
\Mem_dados|Memoria~267feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~267feeder_combout\ = \Banco_Regis|registers~1130_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1130_combout\,
	combout => \Mem_dados|Memoria~267feeder_combout\);

-- Location: LCCOMB_X68_Y29_N18
\Mem_dados|Memoria~1704\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1704_combout\ = (\ALU|Add0~2_combout\ & (!\ALU|Add0~5_combout\ & (\ALU|Add0~3_combout\ & \ALU|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \ALU|Add0~5_combout\,
	datac => \ALU|Add0~3_combout\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1704_combout\);

-- Location: LCCOMB_X68_Y29_N10
\Mem_dados|Memoria~1717\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1717_combout\ = (\habEscritaMEM~input_o\ & (\Mem_dados|Memoria~1704_combout\ & !\ALU|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habEscritaMEM~input_o\,
	datab => \Mem_dados|Memoria~1704_combout\,
	datad => \ALU|Add0~6_combout\,
	combout => \Mem_dados|Memoria~1717_combout\);

-- Location: FF_X61_Y31_N19
\Mem_dados|Memoria~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~267feeder_combout\,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~267_q\);

-- Location: LCCOMB_X69_Y27_N24
\Mem_dados|Memoria~1678\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1678_combout\ = (!\ALU|Add0~5_combout\ & (\ALU|Add0~3_combout\ & (\ALU|Add0~4_combout\ & !\ALU|Add0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \ALU|Add0~3_combout\,
	datac => \ALU|Add0~4_combout\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1678_combout\);

-- Location: LCCOMB_X68_Y28_N10
\Mem_dados|Memoria~1715\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1715_combout\ = (\habEscritaMEM~input_o\ & (\Mem_dados|Memoria~1678_combout\ & !\ALU|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habEscritaMEM~input_o\,
	datab => \Mem_dados|Memoria~1678_combout\,
	datad => \ALU|Add0~6_combout\,
	combout => \Mem_dados|Memoria~1715_combout\);

-- Location: FF_X60_Y31_N15
\Mem_dados|Memoria~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1130_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~235_q\);

-- Location: LCCOMB_X60_Y31_N4
\Mem_dados|Memoria~203feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~203feeder_combout\ = \Banco_Regis|registers~1130_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1130_combout\,
	combout => \Mem_dados|Memoria~203feeder_combout\);

-- Location: LCCOMB_X69_Y28_N12
\Mem_dados|Memoria~1688\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1688_combout\ = (!\ALU|Add0~5_combout\ & (\ALU|Add0~4_combout\ & (\ALU|Add0~2_combout\ & !\ALU|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \ALU|Add0~2_combout\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1688_combout\);

-- Location: LCCOMB_X68_Y28_N20
\Mem_dados|Memoria~1714\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1714_combout\ = (\habEscritaMEM~input_o\ & (\Mem_dados|Memoria~1688_combout\ & !\ALU|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habEscritaMEM~input_o\,
	datab => \Mem_dados|Memoria~1688_combout\,
	datad => \ALU|Add0~6_combout\,
	combout => \Mem_dados|Memoria~1714_combout\);

-- Location: FF_X60_Y31_N5
\Mem_dados|Memoria~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~203feeder_combout\,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~203_q\);

-- Location: LCCOMB_X69_Y33_N22
\Mem_dados|Memoria~1694\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1694_combout\ = (!\ALU|Add0~5_combout\ & (!\ALU|Add0~3_combout\ & (!\ALU|Add0~2_combout\ & \ALU|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \ALU|Add0~3_combout\,
	datac => \ALU|Add0~2_combout\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1694_combout\);

-- Location: LCCOMB_X69_Y33_N26
\Mem_dados|Memoria~1716\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1716_combout\ = (\Mem_dados|Memoria~1694_combout\ & (\habEscritaMEM~input_o\ & !\ALU|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1694_combout\,
	datab => \habEscritaMEM~input_o\,
	datad => \ALU|Add0~6_combout\,
	combout => \Mem_dados|Memoria~1716_combout\);

-- Location: FF_X61_Y31_N5
\Mem_dados|Memoria~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1130_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~171_q\);

-- Location: LCCOMB_X61_Y31_N4
\Mem_dados|Memoria~1172\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1172_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~203_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~171_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~203_q\,
	datac => \Mem_dados|Memoria~171_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1172_combout\);

-- Location: LCCOMB_X60_Y31_N14
\Mem_dados|Memoria~1173\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1173_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1172_combout\ & (\Mem_dados|Memoria~267_q\)) # (!\Mem_dados|Memoria~1172_combout\ & ((\Mem_dados|Memoria~235_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~267_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~235_q\,
	datad => \Mem_dados|Memoria~1172_combout\,
	combout => \Mem_dados|Memoria~1173_combout\);

-- Location: LCCOMB_X65_Y31_N22
\Mem_dados|Memoria~1181\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1181_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1178_combout\ & (\Mem_dados|Memoria~1180_combout\)) # (!\Mem_dados|Memoria~1178_combout\ & ((\Mem_dados|Memoria~1173_combout\))))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~1180_combout\,
	datac => \Mem_dados|Memoria~1178_combout\,
	datad => \Mem_dados|Memoria~1173_combout\,
	combout => \Mem_dados|Memoria~1181_combout\);

-- Location: LCCOMB_X65_Y25_N26
\Mem_dados|Memoria~1035feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1035feeder_combout\ = \Banco_Regis|registers~1130_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1130_combout\,
	combout => \Mem_dados|Memoria~1035feeder_combout\);

-- Location: LCCOMB_X69_Y26_N16
\Mem_dados|Memoria~1709\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1709_combout\ = (\habEscritaMEM~input_o\ & (\Mem_dados|Memoria~1708_combout\ & \ALU|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habEscritaMEM~input_o\,
	datac => \Mem_dados|Memoria~1708_combout\,
	datad => \ALU|Add0~6_combout\,
	combout => \Mem_dados|Memoria~1709_combout\);

-- Location: FF_X65_Y25_N27
\Mem_dados|Memoria~1035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~1035feeder_combout\,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1035_q\);

-- Location: LCCOMB_X68_Y29_N20
\Mem_dados|Memoria~1705\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1705_combout\ = (\habEscritaMEM~input_o\ & (\Mem_dados|Memoria~1704_combout\ & \ALU|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habEscritaMEM~input_o\,
	datab => \Mem_dados|Memoria~1704_combout\,
	datad => \ALU|Add0~6_combout\,
	combout => \Mem_dados|Memoria~1705_combout\);

-- Location: FF_X65_Y28_N23
\Mem_dados|Memoria~779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1130_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~779_q\);

-- Location: LCCOMB_X66_Y25_N30
\Mem_dados|Memoria~907feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~907feeder_combout\ = \Banco_Regis|registers~1130_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1130_combout\,
	combout => \Mem_dados|Memoria~907feeder_combout\);

-- Location: LCCOMB_X68_Y29_N4
\Mem_dados|Memoria~1703\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1703_combout\ = (\habEscritaMEM~input_o\ & (\Mem_dados|Memoria~1702_combout\ & \ALU|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habEscritaMEM~input_o\,
	datac => \Mem_dados|Memoria~1702_combout\,
	datad => \ALU|Add0~6_combout\,
	combout => \Mem_dados|Memoria~1703_combout\);

-- Location: FF_X66_Y25_N31
\Mem_dados|Memoria~907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~907feeder_combout\,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~907_q\);

-- Location: LCCOMB_X69_Y26_N4
\Mem_dados|Memoria~1707\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1707_combout\ = (\habEscritaMEM~input_o\ & (\Mem_dados|Memoria~1706_combout\ & \ALU|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habEscritaMEM~input_o\,
	datac => \Mem_dados|Memoria~1706_combout\,
	datad => \ALU|Add0~6_combout\,
	combout => \Mem_dados|Memoria~1707_combout\);

-- Location: FF_X65_Y25_N17
\Mem_dados|Memoria~651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1130_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~651_q\);

-- Location: LCCOMB_X65_Y25_N16
\Mem_dados|Memoria~1169\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1169_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~907_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~651_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~907_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~651_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1169_combout\);

-- Location: LCCOMB_X65_Y28_N22
\Mem_dados|Memoria~1170\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1170_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1169_combout\ & (\Mem_dados|Memoria~1035_q\)) # (!\Mem_dados|Memoria~1169_combout\ & ((\Mem_dados|Memoria~779_q\))))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1035_q\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~779_q\,
	datad => \Mem_dados|Memoria~1169_combout\,
	combout => \Mem_dados|Memoria~1170_combout\);

-- Location: LCCOMB_X70_Y28_N26
\Mem_dados|Memoria~971feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~971feeder_combout\ = \Banco_Regis|registers~1130_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1130_combout\,
	combout => \Mem_dados|Memoria~971feeder_combout\);

-- Location: LCCOMB_X68_Y29_N30
\Mem_dados|Memoria~1693\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1693_combout\ = (\habEscritaMEM~input_o\ & (\Mem_dados|Memoria~1692_combout\ & \ALU|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habEscritaMEM~input_o\,
	datac => \Mem_dados|Memoria~1692_combout\,
	datad => \ALU|Add0~6_combout\,
	combout => \Mem_dados|Memoria~1693_combout\);

-- Location: FF_X70_Y28_N27
\Mem_dados|Memoria~971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~971feeder_combout\,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~971_q\);

-- Location: LCCOMB_X68_Y28_N16
\Mem_dados|Memoria~1689\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1689_combout\ = (\habEscritaMEM~input_o\ & (\Mem_dados|Memoria~1688_combout\ & \ALU|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habEscritaMEM~input_o\,
	datab => \Mem_dados|Memoria~1688_combout\,
	datad => \ALU|Add0~6_combout\,
	combout => \Mem_dados|Memoria~1689_combout\);

-- Location: FF_X65_Y28_N29
\Mem_dados|Memoria~715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1130_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~715_q\);

-- Location: LCCOMB_X66_Y25_N8
\Mem_dados|Memoria~843feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~843feeder_combout\ = \Banco_Regis|registers~1130_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1130_combout\,
	combout => \Mem_dados|Memoria~843feeder_combout\);

-- Location: LCCOMB_X68_Y28_N6
\Mem_dados|Memoria~1687\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1687_combout\ = (\habEscritaMEM~input_o\ & (\Mem_dados|Memoria~1686_combout\ & \ALU|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habEscritaMEM~input_o\,
	datab => \Mem_dados|Memoria~1686_combout\,
	datad => \ALU|Add0~6_combout\,
	combout => \Mem_dados|Memoria~1687_combout\);

-- Location: FF_X66_Y25_N9
\Mem_dados|Memoria~843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~843feeder_combout\,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~843_q\);

-- Location: LCCOMB_X68_Y29_N16
\Mem_dados|Memoria~1691\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1691_combout\ = (\habEscritaMEM~input_o\ & (\Mem_dados|Memoria~1690_combout\ & \ALU|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habEscritaMEM~input_o\,
	datab => \Mem_dados|Memoria~1690_combout\,
	datad => \ALU|Add0~6_combout\,
	combout => \Mem_dados|Memoria~1691_combout\);

-- Location: FF_X70_Y28_N29
\Mem_dados|Memoria~587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1130_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~587_q\);

-- Location: LCCOMB_X70_Y28_N28
\Mem_dados|Memoria~1162\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1162_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~843_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~587_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~843_q\,
	datac => \Mem_dados|Memoria~587_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1162_combout\);

-- Location: LCCOMB_X65_Y28_N28
\Mem_dados|Memoria~1163\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1163_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1162_combout\ & (\Mem_dados|Memoria~971_q\)) # (!\Mem_dados|Memoria~1162_combout\ & ((\Mem_dados|Memoria~715_q\))))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~971_q\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~715_q\,
	datad => \Mem_dados|Memoria~1162_combout\,
	combout => \Mem_dados|Memoria~1163_combout\);

-- Location: LCCOMB_X70_Y32_N24
\Mem_dados|Memoria~811feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~811feeder_combout\ = \Banco_Regis|registers~1130_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1130_combout\,
	combout => \Mem_dados|Memoria~811feeder_combout\);

-- Location: LCCOMB_X69_Y33_N12
\Mem_dados|Memoria~1697\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1697_combout\ = (\ALU|Add0~6_combout\ & (\habEscritaMEM~input_o\ & \Mem_dados|Memoria~1696_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~6_combout\,
	datab => \habEscritaMEM~input_o\,
	datad => \Mem_dados|Memoria~1696_combout\,
	combout => \Mem_dados|Memoria~1697_combout\);

-- Location: FF_X70_Y32_N25
\Mem_dados|Memoria~811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~811feeder_combout\,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~811_q\);

-- Location: LCCOMB_X69_Y33_N30
\Mem_dados|Memoria~1701\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1701_combout\ = (\ALU|Add0~6_combout\ & (\habEscritaMEM~input_o\ & \Mem_dados|Memoria~1700_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~6_combout\,
	datab => \habEscritaMEM~input_o\,
	datad => \Mem_dados|Memoria~1700_combout\,
	combout => \Mem_dados|Memoria~1701_combout\);

-- Location: FF_X70_Y32_N29
\Mem_dados|Memoria~939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1130_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~939_q\);

-- Location: LCCOMB_X70_Y34_N6
\Mem_dados|Memoria~555feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~555feeder_combout\ = \Banco_Regis|registers~1130_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1130_combout\,
	combout => \Mem_dados|Memoria~555feeder_combout\);

-- Location: LCCOMB_X68_Y29_N14
\Mem_dados|Memoria~1699\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1699_combout\ = (\ALU|Add0~6_combout\ & (\habEscritaMEM~input_o\ & \Mem_dados|Memoria~1698_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~6_combout\,
	datac => \habEscritaMEM~input_o\,
	datad => \Mem_dados|Memoria~1698_combout\,
	combout => \Mem_dados|Memoria~1699_combout\);

-- Location: FF_X70_Y34_N7
\Mem_dados|Memoria~555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~555feeder_combout\,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~555_q\);

-- Location: LCCOMB_X70_Y34_N8
\Mem_dados|Memoria~683feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~683feeder_combout\ = \Banco_Regis|registers~1130_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1130_combout\,
	combout => \Mem_dados|Memoria~683feeder_combout\);

-- Location: LCCOMB_X69_Y33_N20
\Mem_dados|Memoria~1695\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1695_combout\ = (\Mem_dados|Memoria~1694_combout\ & (\habEscritaMEM~input_o\ & \ALU|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1694_combout\,
	datab => \habEscritaMEM~input_o\,
	datad => \ALU|Add0~6_combout\,
	combout => \Mem_dados|Memoria~1695_combout\);

-- Location: FF_X70_Y34_N9
\Mem_dados|Memoria~683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~683feeder_combout\,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~683_q\);

-- Location: LCCOMB_X70_Y32_N2
\Mem_dados|Memoria~1166\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1166_combout\ = (\ALU|Add0~4_combout\ & (((\Mem_dados|Memoria~683_q\) # (\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~555_q\ & ((!\ALU|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~555_q\,
	datab => \Mem_dados|Memoria~683_q\,
	datac => \ALU|Add0~4_combout\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1166_combout\);

-- Location: LCCOMB_X70_Y32_N28
\Mem_dados|Memoria~1167\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1167_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1166_combout\ & ((\Mem_dados|Memoria~939_q\))) # (!\Mem_dados|Memoria~1166_combout\ & (\Mem_dados|Memoria~811_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~811_q\,
	datac => \Mem_dados|Memoria~939_q\,
	datad => \Mem_dados|Memoria~1166_combout\,
	combout => \Mem_dados|Memoria~1167_combout\);

-- Location: LCCOMB_X75_Y29_N0
\Mem_dados|Memoria~875feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~875feeder_combout\ = \Banco_Regis|registers~1130_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1130_combout\,
	combout => \Mem_dados|Memoria~875feeder_combout\);

-- Location: LCCOMB_X68_Y28_N30
\Mem_dados|Memoria~1681\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1681_combout\ = (\habEscritaMEM~input_o\ & (\Mem_dados|Memoria~1680_combout\ & \ALU|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habEscritaMEM~input_o\,
	datab => \Mem_dados|Memoria~1680_combout\,
	datad => \ALU|Add0~6_combout\,
	combout => \Mem_dados|Memoria~1681_combout\);

-- Location: FF_X75_Y29_N1
\Mem_dados|Memoria~875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~875feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~875_q\);

-- Location: LCCOMB_X72_Y29_N28
\Mem_dados|Memoria~1685\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1685_combout\ = (\habEscritaMEM~input_o\ & (\ALU|Add0~6_combout\ & \Mem_dados|Memoria~1684_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habEscritaMEM~input_o\,
	datab => \ALU|Add0~6_combout\,
	datad => \Mem_dados|Memoria~1684_combout\,
	combout => \Mem_dados|Memoria~1685_combout\);

-- Location: FF_X72_Y29_N9
\Mem_dados|Memoria~1003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1130_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1003_q\);

-- Location: LCCOMB_X74_Y29_N8
\Mem_dados|Memoria~747feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~747feeder_combout\ = \Banco_Regis|registers~1130_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1130_combout\,
	combout => \Mem_dados|Memoria~747feeder_combout\);

-- Location: LCCOMB_X68_Y28_N0
\Mem_dados|Memoria~1679\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1679_combout\ = (\habEscritaMEM~input_o\ & (\Mem_dados|Memoria~1678_combout\ & \ALU|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habEscritaMEM~input_o\,
	datab => \Mem_dados|Memoria~1678_combout\,
	datad => \ALU|Add0~6_combout\,
	combout => \Mem_dados|Memoria~1679_combout\);

-- Location: FF_X74_Y29_N9
\Mem_dados|Memoria~747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~747feeder_combout\,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~747_q\);

-- Location: LCCOMB_X72_Y29_N12
\Mem_dados|Memoria~1683\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1683_combout\ = (\habEscritaMEM~input_o\ & (\ALU|Add0~6_combout\ & \Mem_dados|Memoria~1682_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habEscritaMEM~input_o\,
	datab => \ALU|Add0~6_combout\,
	datac => \Mem_dados|Memoria~1682_combout\,
	combout => \Mem_dados|Memoria~1683_combout\);

-- Location: FF_X72_Y29_N19
\Mem_dados|Memoria~619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1130_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~619_q\);

-- Location: LCCOMB_X72_Y29_N18
\Mem_dados|Memoria~1164\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1164_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~747_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~619_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~747_q\,
	datac => \Mem_dados|Memoria~619_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1164_combout\);

-- Location: LCCOMB_X72_Y29_N8
\Mem_dados|Memoria~1165\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1165_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1164_combout\ & ((\Mem_dados|Memoria~1003_q\))) # (!\Mem_dados|Memoria~1164_combout\ & (\Mem_dados|Memoria~875_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~875_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~1003_q\,
	datad => \Mem_dados|Memoria~1164_combout\,
	combout => \Mem_dados|Memoria~1165_combout\);

-- Location: LCCOMB_X65_Y31_N0
\Mem_dados|Memoria~1168\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1168_combout\ = (\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\) # ((\Mem_dados|Memoria~1165_combout\)))) # (!\ALU|Add0~3_combout\ & (!\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~1167_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~1167_combout\,
	datad => \Mem_dados|Memoria~1165_combout\,
	combout => \Mem_dados|Memoria~1168_combout\);

-- Location: LCCOMB_X65_Y31_N26
\Mem_dados|Memoria~1171\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1171_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1168_combout\ & (\Mem_dados|Memoria~1170_combout\)) # (!\Mem_dados|Memoria~1168_combout\ & ((\Mem_dados|Memoria~1163_combout\))))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1170_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~1163_combout\,
	datad => \Mem_dados|Memoria~1168_combout\,
	combout => \Mem_dados|Memoria~1171_combout\);

-- Location: LCCOMB_X67_Y29_N12
\muxDepoisULA|X[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[0]~16_combout\ = (\habLeituraMEM~input_o\ & (\ALU|Add0~6_combout\ & \mux_ULAMem~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habLeituraMEM~input_o\,
	datac => \ALU|Add0~6_combout\,
	datad => \mux_ULAMem~input_o\,
	combout => \muxDepoisULA|X[0]~16_combout\);

-- Location: LCCOMB_X65_Y31_N16
\muxDepoisULA|X[5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[5]~28_combout\ = (\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~1171_combout\ & \muxDepoisULA|X[0]~16_combout\)) # (!\mux_ULAMem~input_o\))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~1171_combout\ & \muxDepoisULA|X[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \mux_ULAMem~input_o\,
	datac => \Mem_dados|Memoria~1171_combout\,
	datad => \muxDepoisULA|X[0]~16_combout\,
	combout => \muxDepoisULA|X[5]~28_combout\);

-- Location: LCCOMB_X65_Y31_N4
\muxDepoisULA|X[5]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[5]~29_combout\ = (\muxDepoisULA|X[5]~28_combout\) # ((\muxDepoisULA|X[0]~18_combout\ & \Mem_dados|Memoria~1181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxDepoisULA|X[0]~18_combout\,
	datac => \Mem_dados|Memoria~1181_combout\,
	datad => \muxDepoisULA|X[5]~28_combout\,
	combout => \muxDepoisULA|X[5]~29_combout\);

-- Location: LCCOMB_X69_Y27_N6
\Banco_Regis|registers~1188\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1188_combout\ = (\habEscritaReg~input_o\ & (((\Mux_RtRd~input_o\ & \PC|DOUT[2]~_Duplicate_1_q\)) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datab => \habEscritaReg~input_o\,
	datac => \Mux_RtRd~input_o\,
	datad => \PC|DOUT[2]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1188_combout\);

-- Location: FF_X66_Y31_N19
\Banco_Regis|registers~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~29_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~43_q\);

-- Location: LCCOMB_X66_Y31_N18
\Banco_Regis|registers~1194\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1194_combout\ = (\Banco_Regis|registers~43_q\ & ((\PC|DOUT[5]~_Duplicate_1_q\) # ((\PC|DOUT[3]~_Duplicate_1_q\) # (\PC|DOUT[4]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[5]~_Duplicate_1_q\,
	datab => \PC|DOUT[3]~_Duplicate_1_q\,
	datac => \Banco_Regis|registers~43_q\,
	datad => \PC|DOUT[4]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1194_combout\);

-- Location: LCCOMB_X66_Y31_N30
\muxAntesULA|X[5]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[5]~45_combout\ = (\mux_RtIm~input_o\ & (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (!\PC|DOUT[2]~_Duplicate_1_q\))) # (!\mux_RtIm~input_o\ & (((\Banco_Regis|registers~1130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_RtIm~input_o\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \PC|DOUT[2]~_Duplicate_1_q\,
	datad => \Banco_Regis|registers~1130_combout\,
	combout => \muxAntesULA|X[5]~45_combout\);

-- Location: FF_X67_Y29_N21
\Banco_Regis|registers~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[1]~21_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~359_q\);

-- Location: LCCOMB_X67_Y29_N26
\Banco_Regis|registers~1221\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1221_combout\ = !\muxDepoisULA|X[1]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[1]~21_combout\,
	combout => \Banco_Regis|registers~1221_combout\);

-- Location: FF_X67_Y29_N27
\Banco_Regis|registers~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~1221_combout\,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~327_q\);

-- Location: LCCOMB_X66_Y27_N8
\Banco_Regis|registers~1178\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1178_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~359_q\)) # (!\PC|DOUT[2]~_Duplicate_1_q\ & ((!\Banco_Regis|registers~327_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~359_q\,
	datab => \Banco_Regis|registers~327_q\,
	datac => \PC|DOUT[2]~_Duplicate_1_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \Banco_Regis|registers~1178_combout\);

-- Location: LCCOMB_X66_Y27_N6
\Banco_Regis|registers~1179\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1179_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~1178_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~39_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1178_combout\,
	datab => \Banco_Regis|registers~39_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \Banco_Regis|registers~1179_combout\);

-- Location: LCCOMB_X65_Y32_N18
\Mem_dados|Memoria~231feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~231feeder_combout\ = \Banco_Regis|registers~1179_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1179_combout\,
	combout => \Mem_dados|Memoria~231feeder_combout\);

-- Location: FF_X65_Y32_N19
\Mem_dados|Memoria~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~231feeder_combout\,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~231_q\);

-- Location: FF_X61_Y31_N31
\Mem_dados|Memoria~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1179_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~263_q\);

-- Location: FF_X68_Y28_N21
\Mem_dados|Memoria~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1179_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~199_q\);

-- Location: FF_X61_Y31_N29
\Mem_dados|Memoria~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1179_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~167_q\);

-- Location: LCCOMB_X61_Y31_N28
\Mem_dados|Memoria~1092\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1092_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~199_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~167_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~199_q\,
	datac => \Mem_dados|Memoria~167_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1092_combout\);

-- Location: LCCOMB_X61_Y31_N30
\Mem_dados|Memoria~1093\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1093_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1092_combout\ & ((\Mem_dados|Memoria~263_q\))) # (!\Mem_dados|Memoria~1092_combout\ & (\Mem_dados|Memoria~231_q\)))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1092_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~231_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~263_q\,
	datad => \Mem_dados|Memoria~1092_combout\,
	combout => \Mem_dados|Memoria~1093_combout\);

-- Location: LCCOMB_X65_Y29_N6
\Mem_dados|Memoria~519feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~519feeder_combout\ = \Banco_Regis|registers~1179_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1179_combout\,
	combout => \Mem_dados|Memoria~519feeder_combout\);

-- Location: FF_X65_Y29_N7
\Mem_dados|Memoria~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~519feeder_combout\,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~519_q\);

-- Location: FF_X65_Y32_N5
\Mem_dados|Memoria~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1179_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~487_q\);

-- Location: LCCOMB_X66_Y32_N16
\Mem_dados|Memoria~455feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~455feeder_combout\ = \Banco_Regis|registers~1179_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1179_combout\,
	combout => \Mem_dados|Memoria~455feeder_combout\);

-- Location: FF_X66_Y32_N17
\Mem_dados|Memoria~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~455feeder_combout\,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~455_q\);

-- Location: FF_X66_Y32_N19
\Mem_dados|Memoria~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1179_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~423_q\);

-- Location: LCCOMB_X66_Y32_N18
\Mem_dados|Memoria~1099\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1099_combout\ = (\ALU|Add0~3_combout\ & (((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~455_q\)) # (!\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~423_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~455_q\,
	datac => \Mem_dados|Memoria~423_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1099_combout\);

-- Location: LCCOMB_X65_Y32_N4
\Mem_dados|Memoria~1100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1100_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1099_combout\ & (\Mem_dados|Memoria~519_q\)) # (!\Mem_dados|Memoria~1099_combout\ & ((\Mem_dados|Memoria~487_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1099_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~519_q\,
	datac => \Mem_dados|Memoria~487_q\,
	datad => \Mem_dados|Memoria~1099_combout\,
	combout => \Mem_dados|Memoria~1100_combout\);

-- Location: LCCOMB_X74_Y27_N12
\Mem_dados|Memoria~327feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~327feeder_combout\ = \Banco_Regis|registers~1179_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1179_combout\,
	combout => \Mem_dados|Memoria~327feeder_combout\);

-- Location: FF_X74_Y27_N13
\Mem_dados|Memoria~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~327feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~327_q\);

-- Location: FF_X73_Y27_N11
\Mem_dados|Memoria~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1179_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~391_q\);

-- Location: LCCOMB_X74_Y28_N0
\Mem_dados|Memoria~359feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~359feeder_combout\ = \Banco_Regis|registers~1179_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1179_combout\,
	combout => \Mem_dados|Memoria~359feeder_combout\);

-- Location: FF_X74_Y28_N1
\Mem_dados|Memoria~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~359feeder_combout\,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~359_q\);

-- Location: FF_X73_Y27_N29
\Mem_dados|Memoria~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1179_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~295_q\);

-- Location: LCCOMB_X73_Y27_N28
\Mem_dados|Memoria~1094\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1094_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~359_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~295_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~359_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~295_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1094_combout\);

-- Location: LCCOMB_X73_Y27_N10
\Mem_dados|Memoria~1095\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1095_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1094_combout\ & ((\Mem_dados|Memoria~391_q\))) # (!\Mem_dados|Memoria~1094_combout\ & (\Mem_dados|Memoria~327_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1094_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~327_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~391_q\,
	datad => \Mem_dados|Memoria~1094_combout\,
	combout => \Mem_dados|Memoria~1095_combout\);

-- Location: LCCOMB_X74_Y32_N0
\Mem_dados|Memoria~71feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~71feeder_combout\ = \Banco_Regis|registers~1179_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1179_combout\,
	combout => \Mem_dados|Memoria~71feeder_combout\);

-- Location: FF_X74_Y32_N1
\Mem_dados|Memoria~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~71feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~71_q\);

-- Location: FF_X73_Y32_N31
\Mem_dados|Memoria~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1179_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~135_q\);

-- Location: LCCOMB_X74_Y32_N18
\Mem_dados|Memoria~103feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~103feeder_combout\ = \Banco_Regis|registers~1179_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1179_combout\,
	combout => \Mem_dados|Memoria~103feeder_combout\);

-- Location: FF_X74_Y32_N19
\Mem_dados|Memoria~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~103feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~103_q\);

-- Location: FF_X73_Y32_N21
\Mem_dados|Memoria~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1179_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~39_q\);

-- Location: LCCOMB_X73_Y32_N20
\Mem_dados|Memoria~1096\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1096_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~103_q\) # ((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & (((\Mem_dados|Memoria~39_q\ & !\ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~103_q\,
	datac => \Mem_dados|Memoria~39_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1096_combout\);

-- Location: LCCOMB_X73_Y32_N30
\Mem_dados|Memoria~1097\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1097_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1096_combout\ & ((\Mem_dados|Memoria~135_q\))) # (!\Mem_dados|Memoria~1096_combout\ & (\Mem_dados|Memoria~71_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1096_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~71_q\,
	datac => \Mem_dados|Memoria~135_q\,
	datad => \Mem_dados|Memoria~1096_combout\,
	combout => \Mem_dados|Memoria~1097_combout\);

-- Location: LCCOMB_X72_Y29_N0
\Mem_dados|Memoria~1098\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1098_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1095_combout\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~1097_combout\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1095_combout\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~1097_combout\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1098_combout\);

-- Location: LCCOMB_X67_Y29_N30
\Mem_dados|Memoria~1101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1101_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1098_combout\ & ((\Mem_dados|Memoria~1100_combout\))) # (!\Mem_dados|Memoria~1098_combout\ & (\Mem_dados|Memoria~1093_combout\)))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1098_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~1093_combout\,
	datac => \Mem_dados|Memoria~1100_combout\,
	datad => \Mem_dados|Memoria~1098_combout\,
	combout => \Mem_dados|Memoria~1101_combout\);

-- Location: LCCOMB_X66_Y31_N2
\Banco_Regis|registers~1191\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1191_combout\ = (\Banco_Regis|registers~39_q\ & ((\PC|DOUT[5]~_Duplicate_1_q\) # ((\PC|DOUT[3]~_Duplicate_1_q\) # (\PC|DOUT[4]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[5]~_Duplicate_1_q\,
	datab => \Banco_Regis|registers~39_q\,
	datac => \PC|DOUT[3]~_Duplicate_1_q\,
	datad => \PC|DOUT[4]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1191_combout\);

-- Location: FF_X65_Y31_N7
\Banco_Regis|registers~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \muxDepoisULA|X[0]~19_combout\,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~358_q\);

-- Location: FF_X65_Y31_N13
\Banco_Regis|registers~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[0]~19_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~326_q\);

-- Location: LCCOMB_X65_Y31_N12
\Banco_Regis|registers~1122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1122_combout\ = (\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~358_q\)) # (!\PC|DOUT[2]~_Duplicate_1_q\ & ((\Banco_Regis|registers~326_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~358_q\,
	datac => \Banco_Regis|registers~326_q\,
	datad => \PC|DOUT[2]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1122_combout\);

-- Location: LCCOMB_X66_Y31_N12
\Banco_Regis|registers~1123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1123_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1122_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~38_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~38_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datad => \Banco_Regis|registers~1122_combout\,
	combout => \Banco_Regis|registers~1123_combout\);

-- Location: LCCOMB_X66_Y31_N14
\ALU|Bnot|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~0_combout\ = (\ULAOPer[1]~input_o\ & (((!\mux_RtIm~input_o\ & \Banco_Regis|registers~1123_combout\)))) # (!\ULAOPer[1]~input_o\ & (\ULAOPer[0]~input_o\ $ (((!\mux_RtIm~input_o\ & \Banco_Regis|registers~1123_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULAOPer[1]~input_o\,
	datab => \ULAOPer[0]~input_o\,
	datac => \mux_RtIm~input_o\,
	datad => \Banco_Regis|registers~1123_combout\,
	combout => \ALU|Bnot|Add0~0_combout\);

-- Location: LCCOMB_X67_Y31_N0
\ALU|Bnot|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~1_combout\ = (\ALU|Bnot|Add0~0_combout\ & (\UC_ULA|Equal0~0_combout\ $ (VCC))) # (!\ALU|Bnot|Add0~0_combout\ & (\UC_ULA|Equal0~0_combout\ & VCC))
-- \ALU|Bnot|Add0~2\ = CARRY((\ALU|Bnot|Add0~0_combout\ & \UC_ULA|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~0_combout\,
	datab => \UC_ULA|Equal0~0_combout\,
	datad => VCC,
	combout => \ALU|Bnot|Add0~1_combout\,
	cout => \ALU|Bnot|Add0~2\);

-- Location: LCCOMB_X67_Y31_N2
\ALU|Bnot|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~3_combout\ = (\ALU|Bnot|Add0~2\ & (\UC_ULA|Equal0~0_combout\ $ ((!\muxAntesULA|X[1]~41_combout\)))) # (!\ALU|Bnot|Add0~2\ & ((\UC_ULA|Equal0~0_combout\ $ (\muxAntesULA|X[1]~41_combout\)) # (GND)))
-- \ALU|Bnot|Add0~4\ = CARRY((\UC_ULA|Equal0~0_combout\ $ (!\muxAntesULA|X[1]~41_combout\)) # (!\ALU|Bnot|Add0~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|Equal0~0_combout\,
	datab => \muxAntesULA|X[1]~41_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~2\,
	combout => \ALU|Bnot|Add0~3_combout\,
	cout => \ALU|Bnot|Add0~4\);

-- Location: LCCOMB_X68_Y31_N0
\ALU|somaSub[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[0]~0_combout\ = (\ALU|Bnot|Add0~1_combout\ & (\Banco_Regis|registers~1124_combout\ $ (VCC))) # (!\ALU|Bnot|Add0~1_combout\ & (\Banco_Regis|registers~1124_combout\ & VCC))
-- \ALU|somaSub[0]~1\ = CARRY((\ALU|Bnot|Add0~1_combout\ & \Banco_Regis|registers~1124_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~1_combout\,
	datab => \Banco_Regis|registers~1124_combout\,
	datad => VCC,
	combout => \ALU|somaSub[0]~0_combout\,
	cout => \ALU|somaSub[0]~1\);

-- Location: LCCOMB_X68_Y31_N2
\ALU|somaSub[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[1]~2_combout\ = (\ALU|Bnot|Add0~3_combout\ & ((\Banco_Regis|registers~1191_combout\ & (\ALU|somaSub[0]~1\ & VCC)) # (!\Banco_Regis|registers~1191_combout\ & (!\ALU|somaSub[0]~1\)))) # (!\ALU|Bnot|Add0~3_combout\ & 
-- ((\Banco_Regis|registers~1191_combout\ & (!\ALU|somaSub[0]~1\)) # (!\Banco_Regis|registers~1191_combout\ & ((\ALU|somaSub[0]~1\) # (GND)))))
-- \ALU|somaSub[1]~3\ = CARRY((\ALU|Bnot|Add0~3_combout\ & (!\Banco_Regis|registers~1191_combout\ & !\ALU|somaSub[0]~1\)) # (!\ALU|Bnot|Add0~3_combout\ & ((!\ALU|somaSub[0]~1\) # (!\Banco_Regis|registers~1191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~3_combout\,
	datab => \Banco_Regis|registers~1191_combout\,
	datad => VCC,
	cin => \ALU|somaSub[0]~1\,
	combout => \ALU|somaSub[1]~2_combout\,
	cout => \ALU|somaSub[1]~3\);

-- Location: LCCOMB_X67_Y29_N2
\ALU|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~1_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[1]~2_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\Banco_Regis|registers~1191_combout\ & ((\ALU|Bnot|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~0_combout\,
	datab => \Banco_Regis|registers~1191_combout\,
	datac => \ALU|somaSub[1]~2_combout\,
	datad => \ALU|Bnot|Add0~3_combout\,
	combout => \ALU|Add0~1_combout\);

-- Location: LCCOMB_X68_Y28_N26
\Mem_dados|Memoria~711feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~711feeder_combout\ = \Banco_Regis|registers~1179_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1179_combout\,
	combout => \Mem_dados|Memoria~711feeder_combout\);

-- Location: FF_X68_Y28_N27
\Mem_dados|Memoria~711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~711feeder_combout\,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~711_q\);

-- Location: FF_X70_Y28_N3
\Mem_dados|Memoria~967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1179_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~967_q\);

-- Location: LCCOMB_X66_Y25_N4
\Mem_dados|Memoria~839feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~839feeder_combout\ = \Banco_Regis|registers~1179_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1179_combout\,
	combout => \Mem_dados|Memoria~839feeder_combout\);

-- Location: FF_X66_Y25_N5
\Mem_dados|Memoria~839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~839feeder_combout\,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~839_q\);

-- Location: FF_X70_Y28_N13
\Mem_dados|Memoria~583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1179_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~583_q\);

-- Location: LCCOMB_X70_Y28_N12
\Mem_dados|Memoria~1082\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1082_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~839_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~583_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~839_q\,
	datac => \Mem_dados|Memoria~583_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1082_combout\);

-- Location: LCCOMB_X70_Y28_N2
\Mem_dados|Memoria~1083\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1083_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1082_combout\ & ((\Mem_dados|Memoria~967_q\))) # (!\Mem_dados|Memoria~1082_combout\ & (\Mem_dados|Memoria~711_q\)))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1082_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~711_q\,
	datac => \Mem_dados|Memoria~967_q\,
	datad => \Mem_dados|Memoria~1082_combout\,
	combout => \Mem_dados|Memoria~1083_combout\);

-- Location: LCCOMB_X65_Y29_N24
\Mem_dados|Memoria~775feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~775feeder_combout\ = \Banco_Regis|registers~1179_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1179_combout\,
	combout => \Mem_dados|Memoria~775feeder_combout\);

-- Location: FF_X65_Y29_N25
\Mem_dados|Memoria~775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~775feeder_combout\,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~775_q\);

-- Location: FF_X65_Y25_N31
\Mem_dados|Memoria~1031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1179_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1031_q\);

-- Location: LCCOMB_X66_Y25_N26
\Mem_dados|Memoria~903feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~903feeder_combout\ = \Banco_Regis|registers~1179_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1179_combout\,
	combout => \Mem_dados|Memoria~903feeder_combout\);

-- Location: FF_X66_Y25_N27
\Mem_dados|Memoria~903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~903feeder_combout\,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~903_q\);

-- Location: FF_X65_Y25_N25
\Mem_dados|Memoria~647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1179_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~647_q\);

-- Location: LCCOMB_X65_Y25_N24
\Mem_dados|Memoria~1089\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1089_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~903_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~647_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~903_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~647_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1089_combout\);

-- Location: LCCOMB_X65_Y25_N30
\Mem_dados|Memoria~1090\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1090_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1089_combout\ & ((\Mem_dados|Memoria~1031_q\))) # (!\Mem_dados|Memoria~1089_combout\ & (\Mem_dados|Memoria~775_q\)))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1089_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~775_q\,
	datac => \Mem_dados|Memoria~1031_q\,
	datad => \Mem_dados|Memoria~1089_combout\,
	combout => \Mem_dados|Memoria~1090_combout\);

-- Location: LCCOMB_X73_Y30_N2
\Mem_dados|Memoria~871feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~871feeder_combout\ = \Banco_Regis|registers~1179_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1179_combout\,
	combout => \Mem_dados|Memoria~871feeder_combout\);

-- Location: FF_X73_Y30_N3
\Mem_dados|Memoria~871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~871feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~871_q\);

-- Location: FF_X72_Y31_N31
\Mem_dados|Memoria~999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1179_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~999_q\);

-- Location: LCCOMB_X73_Y31_N26
\Mem_dados|Memoria~743feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~743feeder_combout\ = \Banco_Regis|registers~1179_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1179_combout\,
	combout => \Mem_dados|Memoria~743feeder_combout\);

-- Location: FF_X73_Y31_N27
\Mem_dados|Memoria~743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~743feeder_combout\,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~743_q\);

-- Location: FF_X72_Y31_N17
\Mem_dados|Memoria~615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1179_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~615_q\);

-- Location: LCCOMB_X72_Y31_N16
\Mem_dados|Memoria~1084\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1084_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~743_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~615_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~743_q\,
	datac => \Mem_dados|Memoria~615_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1084_combout\);

-- Location: LCCOMB_X72_Y31_N30
\Mem_dados|Memoria~1085\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1085_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1084_combout\ & ((\Mem_dados|Memoria~999_q\))) # (!\Mem_dados|Memoria~1084_combout\ & (\Mem_dados|Memoria~871_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1084_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~871_q\,
	datac => \Mem_dados|Memoria~999_q\,
	datad => \Mem_dados|Memoria~1084_combout\,
	combout => \Mem_dados|Memoria~1085_combout\);

-- Location: LCCOMB_X72_Y33_N28
\Mem_dados|Memoria~807feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~807feeder_combout\ = \Banco_Regis|registers~1179_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1179_combout\,
	combout => \Mem_dados|Memoria~807feeder_combout\);

-- Location: FF_X72_Y33_N29
\Mem_dados|Memoria~807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~807feeder_combout\,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~807_q\);

-- Location: FF_X69_Y29_N7
\Mem_dados|Memoria~935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1179_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~935_q\);

-- Location: LCCOMB_X72_Y33_N18
\Mem_dados|Memoria~679feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~679feeder_combout\ = \Banco_Regis|registers~1179_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1179_combout\,
	combout => \Mem_dados|Memoria~679feeder_combout\);

-- Location: FF_X72_Y33_N19
\Mem_dados|Memoria~679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~679feeder_combout\,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~679_q\);

-- Location: FF_X69_Y29_N25
\Mem_dados|Memoria~551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1179_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~551_q\);

-- Location: LCCOMB_X69_Y29_N24
\Mem_dados|Memoria~1086\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1086_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~679_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~551_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~679_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~551_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1086_combout\);

-- Location: LCCOMB_X69_Y29_N6
\Mem_dados|Memoria~1087\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1087_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1086_combout\ & ((\Mem_dados|Memoria~935_q\))) # (!\Mem_dados|Memoria~1086_combout\ & (\Mem_dados|Memoria~807_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1086_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~807_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~935_q\,
	datad => \Mem_dados|Memoria~1086_combout\,
	combout => \Mem_dados|Memoria~1087_combout\);

-- Location: LCCOMB_X68_Y29_N28
\Mem_dados|Memoria~1088\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1088_combout\ = (\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\) # ((\Mem_dados|Memoria~1085_combout\)))) # (!\ALU|Add0~3_combout\ & (!\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1087_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~1085_combout\,
	datad => \Mem_dados|Memoria~1087_combout\,
	combout => \Mem_dados|Memoria~1088_combout\);

-- Location: LCCOMB_X67_Y29_N14
\Mem_dados|Memoria~1091\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1091_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1088_combout\ & ((\Mem_dados|Memoria~1090_combout\))) # (!\Mem_dados|Memoria~1088_combout\ & (\Mem_dados|Memoria~1083_combout\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1088_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1083_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~1090_combout\,
	datad => \Mem_dados|Memoria~1088_combout\,
	combout => \Mem_dados|Memoria~1091_combout\);

-- Location: LCCOMB_X67_Y29_N16
\muxDepoisULA|X[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[1]~20_combout\ = (\mux_ULAMem~input_o\ & (((\Mem_dados|Memoria~1091_combout\ & \muxDepoisULA|X[0]~16_combout\)))) # (!\mux_ULAMem~input_o\ & ((\ALU|Add0~1_combout\) # ((\Mem_dados|Memoria~1091_combout\ & \muxDepoisULA|X[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ULAMem~input_o\,
	datab => \ALU|Add0~1_combout\,
	datac => \Mem_dados|Memoria~1091_combout\,
	datad => \muxDepoisULA|X[0]~16_combout\,
	combout => \muxDepoisULA|X[1]~20_combout\);

-- Location: LCCOMB_X67_Y29_N0
\muxDepoisULA|X[1]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[1]~21_combout\ = (\muxDepoisULA|X[1]~20_combout\) # ((\muxDepoisULA|X[0]~18_combout\ & \Mem_dados|Memoria~1101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxDepoisULA|X[0]~18_combout\,
	datac => \Mem_dados|Memoria~1101_combout\,
	datad => \muxDepoisULA|X[1]~20_combout\,
	combout => \muxDepoisULA|X[1]~21_combout\);

-- Location: FF_X66_Y31_N5
\Banco_Regis|registers~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[1]~21_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~39_q\);

-- Location: LCCOMB_X66_Y31_N10
\muxAntesULA|X[1]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[1]~40_combout\ = (\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~359_q\)) # (!\PC|DOUT[2]~_Duplicate_1_q\ & ((!\Banco_Regis|registers~327_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[2]~_Duplicate_1_q\,
	datac => \Banco_Regis|registers~359_q\,
	datad => \Banco_Regis|registers~327_q\,
	combout => \muxAntesULA|X[1]~40_combout\);

-- Location: LCCOMB_X66_Y31_N4
\muxAntesULA|X[1]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[1]~41_combout\ = (!\mux_RtIm~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\muxAntesULA|X[1]~40_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~39_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_RtIm~input_o\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \Banco_Regis|registers~39_q\,
	datad => \muxAntesULA|X[1]~40_combout\,
	combout => \muxAntesULA|X[1]~41_combout\);

-- Location: LCCOMB_X67_Y31_N4
\ALU|Bnot|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~5_combout\ = (\ALU|Bnot|Add0~4\ & ((\muxAntesULA|X[2]~42_combout\ $ (\UC_ULA|Equal0~0_combout\)))) # (!\ALU|Bnot|Add0~4\ & (\muxAntesULA|X[2]~42_combout\ $ (\UC_ULA|Equal0~0_combout\ $ (VCC))))
-- \ALU|Bnot|Add0~6\ = CARRY((!\ALU|Bnot|Add0~4\ & (\muxAntesULA|X[2]~42_combout\ $ (\UC_ULA|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxAntesULA|X[2]~42_combout\,
	datab => \UC_ULA|Equal0~0_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~4\,
	combout => \ALU|Bnot|Add0~5_combout\,
	cout => \ALU|Bnot|Add0~6\);

-- Location: LCCOMB_X67_Y31_N6
\ALU|Bnot|Add0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~7_combout\ = (\ALU|Bnot|Add0~6\ & (\muxAntesULA|X[3]~43_combout\ $ ((!\UC_ULA|Equal0~0_combout\)))) # (!\ALU|Bnot|Add0~6\ & ((\muxAntesULA|X[3]~43_combout\ $ (\UC_ULA|Equal0~0_combout\)) # (GND)))
-- \ALU|Bnot|Add0~8\ = CARRY((\muxAntesULA|X[3]~43_combout\ $ (!\UC_ULA|Equal0~0_combout\)) # (!\ALU|Bnot|Add0~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxAntesULA|X[3]~43_combout\,
	datab => \UC_ULA|Equal0~0_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~6\,
	combout => \ALU|Bnot|Add0~7_combout\,
	cout => \ALU|Bnot|Add0~8\);

-- Location: LCCOMB_X67_Y31_N8
\ALU|Bnot|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~9_combout\ = (\ALU|Bnot|Add0~8\ & ((\UC_ULA|Equal0~0_combout\ $ (\muxAntesULA|X[4]~44_combout\)))) # (!\ALU|Bnot|Add0~8\ & (\UC_ULA|Equal0~0_combout\ $ (\muxAntesULA|X[4]~44_combout\ $ (VCC))))
-- \ALU|Bnot|Add0~10\ = CARRY((!\ALU|Bnot|Add0~8\ & (\UC_ULA|Equal0~0_combout\ $ (\muxAntesULA|X[4]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|Equal0~0_combout\,
	datab => \muxAntesULA|X[4]~44_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~8\,
	combout => \ALU|Bnot|Add0~9_combout\,
	cout => \ALU|Bnot|Add0~10\);

-- Location: LCCOMB_X67_Y31_N10
\ALU|Bnot|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~11_combout\ = (\ALU|Bnot|Add0~10\ & (\UC_ULA|Equal0~0_combout\ $ ((!\muxAntesULA|X[5]~45_combout\)))) # (!\ALU|Bnot|Add0~10\ & ((\UC_ULA|Equal0~0_combout\ $ (\muxAntesULA|X[5]~45_combout\)) # (GND)))
-- \ALU|Bnot|Add0~12\ = CARRY((\UC_ULA|Equal0~0_combout\ $ (!\muxAntesULA|X[5]~45_combout\)) # (!\ALU|Bnot|Add0~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|Equal0~0_combout\,
	datab => \muxAntesULA|X[5]~45_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~10\,
	combout => \ALU|Bnot|Add0~11_combout\,
	cout => \ALU|Bnot|Add0~12\);

-- Location: LCCOMB_X70_Y31_N14
\Banco_Regis|registers~1128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1128_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\PC|DOUT[2]~_Duplicate_1_q\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~42_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~42_q\,
	datab => \PC|DOUT[2]~_Duplicate_1_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \Banco_Regis|registers~1128_combout\);

-- Location: LCCOMB_X66_Y31_N22
\Banco_Regis|registers~1193\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1193_combout\ = (\Banco_Regis|registers~41_q\ & ((\PC|DOUT[4]~_Duplicate_1_q\) # ((\PC|DOUT[5]~_Duplicate_1_q\) # (\PC|DOUT[3]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~41_q\,
	datab => \PC|DOUT[4]~_Duplicate_1_q\,
	datac => \PC|DOUT[5]~_Duplicate_1_q\,
	datad => \PC|DOUT[3]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1193_combout\);

-- Location: LCCOMB_X66_Y31_N24
\Banco_Regis|registers~1192\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1192_combout\ = (\Banco_Regis|registers~40_q\ & ((\PC|DOUT[5]~_Duplicate_1_q\) # ((\PC|DOUT[4]~_Duplicate_1_q\) # (\PC|DOUT[3]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[5]~_Duplicate_1_q\,
	datab => \Banco_Regis|registers~40_q\,
	datac => \PC|DOUT[4]~_Duplicate_1_q\,
	datad => \PC|DOUT[3]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1192_combout\);

-- Location: LCCOMB_X68_Y31_N4
\ALU|somaSub[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[2]~4_combout\ = ((\Banco_Regis|registers~1192_combout\ $ (\ALU|Bnot|Add0~5_combout\ $ (!\ALU|somaSub[1]~3\)))) # (GND)
-- \ALU|somaSub[2]~5\ = CARRY((\Banco_Regis|registers~1192_combout\ & ((\ALU|Bnot|Add0~5_combout\) # (!\ALU|somaSub[1]~3\))) # (!\Banco_Regis|registers~1192_combout\ & (\ALU|Bnot|Add0~5_combout\ & !\ALU|somaSub[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1192_combout\,
	datab => \ALU|Bnot|Add0~5_combout\,
	datad => VCC,
	cin => \ALU|somaSub[1]~3\,
	combout => \ALU|somaSub[2]~4_combout\,
	cout => \ALU|somaSub[2]~5\);

-- Location: LCCOMB_X68_Y31_N6
\ALU|somaSub[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[3]~6_combout\ = (\Banco_Regis|registers~1193_combout\ & ((\ALU|Bnot|Add0~7_combout\ & (\ALU|somaSub[2]~5\ & VCC)) # (!\ALU|Bnot|Add0~7_combout\ & (!\ALU|somaSub[2]~5\)))) # (!\Banco_Regis|registers~1193_combout\ & ((\ALU|Bnot|Add0~7_combout\ 
-- & (!\ALU|somaSub[2]~5\)) # (!\ALU|Bnot|Add0~7_combout\ & ((\ALU|somaSub[2]~5\) # (GND)))))
-- \ALU|somaSub[3]~7\ = CARRY((\Banco_Regis|registers~1193_combout\ & (!\ALU|Bnot|Add0~7_combout\ & !\ALU|somaSub[2]~5\)) # (!\Banco_Regis|registers~1193_combout\ & ((!\ALU|somaSub[2]~5\) # (!\ALU|Bnot|Add0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1193_combout\,
	datab => \ALU|Bnot|Add0~7_combout\,
	datad => VCC,
	cin => \ALU|somaSub[2]~5\,
	combout => \ALU|somaSub[3]~6_combout\,
	cout => \ALU|somaSub[3]~7\);

-- Location: LCCOMB_X68_Y31_N8
\ALU|somaSub[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[4]~8_combout\ = ((\ALU|Bnot|Add0~9_combout\ $ (\Banco_Regis|registers~1128_combout\ $ (!\ALU|somaSub[3]~7\)))) # (GND)
-- \ALU|somaSub[4]~9\ = CARRY((\ALU|Bnot|Add0~9_combout\ & ((\Banco_Regis|registers~1128_combout\) # (!\ALU|somaSub[3]~7\))) # (!\ALU|Bnot|Add0~9_combout\ & (\Banco_Regis|registers~1128_combout\ & !\ALU|somaSub[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~9_combout\,
	datab => \Banco_Regis|registers~1128_combout\,
	datad => VCC,
	cin => \ALU|somaSub[3]~7\,
	combout => \ALU|somaSub[4]~8_combout\,
	cout => \ALU|somaSub[4]~9\);

-- Location: LCCOMB_X68_Y31_N10
\ALU|somaSub[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[5]~10_combout\ = (\ALU|Bnot|Add0~11_combout\ & ((\Banco_Regis|registers~1194_combout\ & (\ALU|somaSub[4]~9\ & VCC)) # (!\Banco_Regis|registers~1194_combout\ & (!\ALU|somaSub[4]~9\)))) # (!\ALU|Bnot|Add0~11_combout\ & 
-- ((\Banco_Regis|registers~1194_combout\ & (!\ALU|somaSub[4]~9\)) # (!\Banco_Regis|registers~1194_combout\ & ((\ALU|somaSub[4]~9\) # (GND)))))
-- \ALU|somaSub[5]~11\ = CARRY((\ALU|Bnot|Add0~11_combout\ & (!\Banco_Regis|registers~1194_combout\ & !\ALU|somaSub[4]~9\)) # (!\ALU|Bnot|Add0~11_combout\ & ((!\ALU|somaSub[4]~9\) # (!\Banco_Regis|registers~1194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~11_combout\,
	datab => \Banco_Regis|registers~1194_combout\,
	datad => VCC,
	cin => \ALU|somaSub[4]~9\,
	combout => \ALU|somaSub[5]~10_combout\,
	cout => \ALU|somaSub[5]~11\);

-- Location: LCCOMB_X69_Y31_N14
\ALU|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~5_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[5]~10_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\Banco_Regis|registers~1194_combout\ & (\ALU|Bnot|Add0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1194_combout\,
	datab => \UC_ULA|ULActrl[1]~0_combout\,
	datac => \ALU|Bnot|Add0~11_combout\,
	datad => \ALU|somaSub[5]~10_combout\,
	combout => \ALU|Add0~5_combout\);

-- Location: FF_X70_Y31_N11
\Banco_Regis|registers~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[2]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~360_q\);

-- Location: FF_X70_Y31_N21
\Banco_Regis|registers~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[2]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~328_q\);

-- Location: LCCOMB_X70_Y31_N20
\Banco_Regis|registers~1125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1125_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~360_q\)) # (!\PC|DOUT[2]~_Duplicate_1_q\ & ((\Banco_Regis|registers~328_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~360_q\,
	datab => \PC|DOUT[2]~_Duplicate_1_q\,
	datac => \Banco_Regis|registers~328_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \Banco_Regis|registers~1125_combout\);

-- Location: LCCOMB_X65_Y31_N18
\Banco_Regis|registers~1180\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1180_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1125_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~40_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~40_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datad => \Banco_Regis|registers~1125_combout\,
	combout => \Banco_Regis|registers~1180_combout\);

-- Location: LCCOMB_X74_Y32_N4
\Mem_dados|Memoria~104feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~104feeder_combout\ = \Banco_Regis|registers~1180_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1180_combout\,
	combout => \Mem_dados|Memoria~104feeder_combout\);

-- Location: FF_X74_Y32_N5
\Mem_dados|Memoria~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~104feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~104_q\);

-- Location: LCCOMB_X74_Y32_N10
\Mem_dados|Memoria~72feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~72feeder_combout\ = \Banco_Regis|registers~1180_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1180_combout\,
	combout => \Mem_dados|Memoria~72feeder_combout\);

-- Location: FF_X74_Y32_N11
\Mem_dados|Memoria~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~72feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~72_q\);

-- Location: FF_X73_Y32_N9
\Mem_dados|Memoria~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1180_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~40_q\);

-- Location: LCCOMB_X73_Y32_N8
\Mem_dados|Memoria~1116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1116_combout\ = (\ALU|Add0~3_combout\ & (((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~72_q\)) # (!\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~40_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~72_q\,
	datac => \Mem_dados|Memoria~40_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1116_combout\);

-- Location: FF_X73_Y32_N27
\Mem_dados|Memoria~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1180_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~136_q\);

-- Location: LCCOMB_X73_Y32_N26
\Mem_dados|Memoria~1117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1117_combout\ = (\Mem_dados|Memoria~1116_combout\ & (((\Mem_dados|Memoria~136_q\) # (!\ALU|Add0~3_combout\)))) # (!\Mem_dados|Memoria~1116_combout\ & (\Mem_dados|Memoria~104_q\ & ((\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~104_q\,
	datab => \Mem_dados|Memoria~1116_combout\,
	datac => \Mem_dados|Memoria~136_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1117_combout\);

-- Location: LCCOMB_X60_Y31_N18
\Mem_dados|Memoria~200feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~200feeder_combout\ = \Banco_Regis|registers~1180_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1180_combout\,
	combout => \Mem_dados|Memoria~200feeder_combout\);

-- Location: FF_X60_Y31_N19
\Mem_dados|Memoria~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~200feeder_combout\,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~200_q\);

-- Location: FF_X61_Y31_N3
\Mem_dados|Memoria~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1180_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~264_q\);

-- Location: LCCOMB_X60_Y31_N28
\Mem_dados|Memoria~232feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~232feeder_combout\ = \Banco_Regis|registers~1180_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1180_combout\,
	combout => \Mem_dados|Memoria~232feeder_combout\);

-- Location: FF_X60_Y31_N29
\Mem_dados|Memoria~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~232feeder_combout\,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~232_q\);

-- Location: FF_X61_Y31_N25
\Mem_dados|Memoria~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1180_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~168_q\);

-- Location: LCCOMB_X61_Y31_N24
\Mem_dados|Memoria~1114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1114_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~232_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~168_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~232_q\,
	datac => \Mem_dados|Memoria~168_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1114_combout\);

-- Location: LCCOMB_X61_Y31_N2
\Mem_dados|Memoria~1115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1115_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1114_combout\ & ((\Mem_dados|Memoria~264_q\))) # (!\Mem_dados|Memoria~1114_combout\ & (\Mem_dados|Memoria~200_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~200_q\,
	datac => \Mem_dados|Memoria~264_q\,
	datad => \Mem_dados|Memoria~1114_combout\,
	combout => \Mem_dados|Memoria~1115_combout\);

-- Location: LCCOMB_X72_Y31_N4
\Mem_dados|Memoria~1118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1118_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1115_combout\))) # (!\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~1117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~1117_combout\,
	datac => \ALU|Add0~4_combout\,
	datad => \Mem_dados|Memoria~1115_combout\,
	combout => \Mem_dados|Memoria~1118_combout\);

-- Location: LCCOMB_X72_Y28_N18
\Mem_dados|Memoria~392feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~392feeder_combout\ = \Banco_Regis|registers~1180_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1180_combout\,
	combout => \Mem_dados|Memoria~392feeder_combout\);

-- Location: FF_X72_Y28_N19
\Mem_dados|Memoria~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~392feeder_combout\,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~392_q\);

-- Location: FF_X72_Y28_N21
\Mem_dados|Memoria~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1180_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~360_q\);

-- Location: LCCOMB_X72_Y26_N0
\Mem_dados|Memoria~328feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~328feeder_combout\ = \Banco_Regis|registers~1180_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1180_combout\,
	combout => \Mem_dados|Memoria~328feeder_combout\);

-- Location: FF_X72_Y26_N1
\Mem_dados|Memoria~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~328feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~328_q\);

-- Location: FF_X72_Y27_N1
\Mem_dados|Memoria~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1180_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~296_q\);

-- Location: LCCOMB_X72_Y27_N0
\Mem_dados|Memoria~1112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1112_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~328_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~296_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~328_q\,
	datac => \Mem_dados|Memoria~296_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1112_combout\);

-- Location: LCCOMB_X72_Y28_N20
\Mem_dados|Memoria~1113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1113_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1112_combout\ & (\Mem_dados|Memoria~392_q\)) # (!\Mem_dados|Memoria~1112_combout\ & ((\Mem_dados|Memoria~360_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~392_q\,
	datac => \Mem_dados|Memoria~360_q\,
	datad => \Mem_dados|Memoria~1112_combout\,
	combout => \Mem_dados|Memoria~1113_combout\);

-- Location: FF_X67_Y32_N9
\Mem_dados|Memoria~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1180_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~520_q\);

-- Location: FF_X66_Y32_N13
\Mem_dados|Memoria~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1180_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~456_q\);

-- Location: LCCOMB_X65_Y32_N6
\Mem_dados|Memoria~488feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~488feeder_combout\ = \Banco_Regis|registers~1180_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1180_combout\,
	combout => \Mem_dados|Memoria~488feeder_combout\);

-- Location: FF_X65_Y32_N7
\Mem_dados|Memoria~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~488feeder_combout\,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~488_q\);

-- Location: FF_X66_Y32_N3
\Mem_dados|Memoria~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1180_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~424_q\);

-- Location: LCCOMB_X66_Y32_N2
\Mem_dados|Memoria~1119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1119_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~488_q\) # ((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & (((\Mem_dados|Memoria~424_q\ & !\ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~488_q\,
	datac => \Mem_dados|Memoria~424_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1119_combout\);

-- Location: LCCOMB_X66_Y32_N12
\Mem_dados|Memoria~1120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1120_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1119_combout\ & (\Mem_dados|Memoria~520_q\)) # (!\Mem_dados|Memoria~1119_combout\ & ((\Mem_dados|Memoria~456_q\))))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~520_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~456_q\,
	datad => \Mem_dados|Memoria~1119_combout\,
	combout => \Mem_dados|Memoria~1120_combout\);

-- Location: LCCOMB_X72_Y31_N10
\Mem_dados|Memoria~1121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1121_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1118_combout\ & ((\Mem_dados|Memoria~1120_combout\))) # (!\Mem_dados|Memoria~1118_combout\ & (\Mem_dados|Memoria~1113_combout\)))) # (!\ALU|Add0~5_combout\ & 
-- (\Mem_dados|Memoria~1118_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~1118_combout\,
	datac => \Mem_dados|Memoria~1113_combout\,
	datad => \Mem_dados|Memoria~1120_combout\,
	combout => \Mem_dados|Memoria~1121_combout\);

-- Location: LCCOMB_X63_Y28_N30
\Mem_dados|Memoria~840feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~840feeder_combout\ = \Banco_Regis|registers~1180_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1180_combout\,
	combout => \Mem_dados|Memoria~840feeder_combout\);

-- Location: FF_X63_Y28_N31
\Mem_dados|Memoria~840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~840feeder_combout\,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~840_q\);

-- Location: FF_X70_Y28_N31
\Mem_dados|Memoria~968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1180_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~968_q\);

-- Location: FF_X68_Y28_N19
\Mem_dados|Memoria~712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1180_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~712_q\);

-- Location: FF_X70_Y28_N17
\Mem_dados|Memoria~584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1180_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~584_q\);

-- Location: LCCOMB_X70_Y28_N16
\Mem_dados|Memoria~1104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1104_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~712_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~584_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~712_q\,
	datac => \Mem_dados|Memoria~584_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1104_combout\);

-- Location: LCCOMB_X70_Y28_N30
\Mem_dados|Memoria~1105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1105_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1104_combout\ & ((\Mem_dados|Memoria~968_q\))) # (!\Mem_dados|Memoria~1104_combout\ & (\Mem_dados|Memoria~840_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~840_q\,
	datac => \Mem_dados|Memoria~968_q\,
	datad => \Mem_dados|Memoria~1104_combout\,
	combout => \Mem_dados|Memoria~1105_combout\);

-- Location: LCCOMB_X70_Y33_N12
\Mem_dados|Memoria~680feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~680feeder_combout\ = \Banco_Regis|registers~1180_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1180_combout\,
	combout => \Mem_dados|Memoria~680feeder_combout\);

-- Location: FF_X70_Y33_N13
\Mem_dados|Memoria~680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~680feeder_combout\,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~680_q\);

-- Location: FF_X69_Y31_N19
\Mem_dados|Memoria~936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1180_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~936_q\);

-- Location: LCCOMB_X70_Y33_N10
\Mem_dados|Memoria~808feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~808feeder_combout\ = \Banco_Regis|registers~1180_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1180_combout\,
	combout => \Mem_dados|Memoria~808feeder_combout\);

-- Location: FF_X70_Y33_N11
\Mem_dados|Memoria~808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~808feeder_combout\,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~808_q\);

-- Location: FF_X68_Y33_N1
\Mem_dados|Memoria~552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1180_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~552_q\);

-- Location: LCCOMB_X68_Y33_N0
\Mem_dados|Memoria~1106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1106_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~808_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~552_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~808_q\,
	datac => \Mem_dados|Memoria~552_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1106_combout\);

-- Location: LCCOMB_X69_Y31_N18
\Mem_dados|Memoria~1107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1107_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1106_combout\ & ((\Mem_dados|Memoria~936_q\))) # (!\Mem_dados|Memoria~1106_combout\ & (\Mem_dados|Memoria~680_q\)))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~680_q\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~936_q\,
	datad => \Mem_dados|Memoria~1106_combout\,
	combout => \Mem_dados|Memoria~1107_combout\);

-- Location: LCCOMB_X69_Y31_N24
\Mem_dados|Memoria~1108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1108_combout\ = (\ALU|Add0~3_combout\ & (\ALU|Add0~2_combout\)) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~1105_combout\)) # (!\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1107_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~1105_combout\,
	datad => \Mem_dados|Memoria~1107_combout\,
	combout => \Mem_dados|Memoria~1108_combout\);

-- Location: LCCOMB_X72_Y31_N14
\Mem_dados|Memoria~1000feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1000feeder_combout\ = \Banco_Regis|registers~1180_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1180_combout\,
	combout => \Mem_dados|Memoria~1000feeder_combout\);

-- Location: FF_X72_Y31_N15
\Mem_dados|Memoria~1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~1000feeder_combout\,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1000_q\);

-- Location: LCCOMB_X73_Y30_N20
\Mem_dados|Memoria~872feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~872feeder_combout\ = \Banco_Regis|registers~1180_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1180_combout\,
	combout => \Mem_dados|Memoria~872feeder_combout\);

-- Location: FF_X73_Y30_N21
\Mem_dados|Memoria~872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~872feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~872_q\);

-- Location: FF_X72_Y31_N25
\Mem_dados|Memoria~616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1180_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~616_q\);

-- Location: LCCOMB_X72_Y31_N24
\Mem_dados|Memoria~1102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1102_combout\ = (\ALU|Add0~4_combout\ & (((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & ((\ALU|Add0~5_combout\ & (\Mem_dados|Memoria~872_q\)) # (!\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~616_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~872_q\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~616_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1102_combout\);

-- Location: FF_X73_Y31_N5
\Mem_dados|Memoria~744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1180_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~744_q\);

-- Location: LCCOMB_X73_Y31_N4
\Mem_dados|Memoria~1103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1103_combout\ = (\Mem_dados|Memoria~1102_combout\ & ((\Mem_dados|Memoria~1000_q\) # ((!\ALU|Add0~4_combout\)))) # (!\Mem_dados|Memoria~1102_combout\ & (((\Mem_dados|Memoria~744_q\ & \ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1000_q\,
	datab => \Mem_dados|Memoria~1102_combout\,
	datac => \Mem_dados|Memoria~744_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1103_combout\);

-- Location: LCCOMB_X65_Y25_N18
\Mem_dados|Memoria~1032feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1032feeder_combout\ = \Banco_Regis|registers~1180_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1180_combout\,
	combout => \Mem_dados|Memoria~1032feeder_combout\);

-- Location: FF_X65_Y25_N19
\Mem_dados|Memoria~1032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~1032feeder_combout\,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1032_q\);

-- Location: FF_X69_Y25_N1
\Mem_dados|Memoria~904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1180_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~904_q\);

-- Location: LCCOMB_X65_Y29_N12
\Mem_dados|Memoria~776feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~776feeder_combout\ = \Banco_Regis|registers~1180_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1180_combout\,
	combout => \Mem_dados|Memoria~776feeder_combout\);

-- Location: FF_X65_Y29_N13
\Mem_dados|Memoria~776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~776feeder_combout\,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~776_q\);

-- Location: FF_X65_Y25_N9
\Mem_dados|Memoria~648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1180_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~648_q\);

-- Location: LCCOMB_X65_Y25_N8
\Mem_dados|Memoria~1109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1109_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~776_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~648_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~776_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~648_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1109_combout\);

-- Location: LCCOMB_X69_Y25_N0
\Mem_dados|Memoria~1110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1110_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1109_combout\ & (\Mem_dados|Memoria~1032_q\)) # (!\Mem_dados|Memoria~1109_combout\ & ((\Mem_dados|Memoria~904_q\))))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~1032_q\,
	datac => \Mem_dados|Memoria~904_q\,
	datad => \Mem_dados|Memoria~1109_combout\,
	combout => \Mem_dados|Memoria~1110_combout\);

-- Location: LCCOMB_X69_Y31_N6
\Mem_dados|Memoria~1111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1111_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1108_combout\ & ((\Mem_dados|Memoria~1110_combout\))) # (!\Mem_dados|Memoria~1108_combout\ & (\Mem_dados|Memoria~1103_combout\)))) # (!\ALU|Add0~3_combout\ & 
-- (\Mem_dados|Memoria~1108_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~1108_combout\,
	datac => \Mem_dados|Memoria~1103_combout\,
	datad => \Mem_dados|Memoria~1110_combout\,
	combout => \Mem_dados|Memoria~1111_combout\);

-- Location: LCCOMB_X69_Y31_N16
\muxDepoisULA|X[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[2]~22_combout\ = (\mux_ULAMem~input_o\ & (((\muxDepoisULA|X[0]~16_combout\ & \Mem_dados|Memoria~1111_combout\)))) # (!\mux_ULAMem~input_o\ & ((\ALU|Add0~2_combout\) # ((\muxDepoisULA|X[0]~16_combout\ & \Mem_dados|Memoria~1111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ULAMem~input_o\,
	datab => \ALU|Add0~2_combout\,
	datac => \muxDepoisULA|X[0]~16_combout\,
	datad => \Mem_dados|Memoria~1111_combout\,
	combout => \muxDepoisULA|X[2]~22_combout\);

-- Location: LCCOMB_X66_Y31_N8
\muxDepoisULA|X[2]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[2]~23_combout\ = (\muxDepoisULA|X[2]~22_combout\) # ((\Mem_dados|Memoria~1121_combout\ & \muxDepoisULA|X[0]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1121_combout\,
	datab => \muxDepoisULA|X[0]~18_combout\,
	datad => \muxDepoisULA|X[2]~22_combout\,
	combout => \muxDepoisULA|X[2]~23_combout\);

-- Location: FF_X66_Y31_N13
\Banco_Regis|registers~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[2]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~40_q\);

-- Location: LCCOMB_X66_Y31_N16
\muxAntesULA|X[2]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[2]~42_combout\ = (!\mux_RtIm~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1125_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~40_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_RtIm~input_o\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \Banco_Regis|registers~40_q\,
	datad => \Banco_Regis|registers~1125_combout\,
	combout => \muxAntesULA|X[2]~42_combout\);

-- Location: LCCOMB_X69_Y31_N0
\ALU|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~2_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[2]~4_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\ALU|Bnot|Add0~5_combout\ & ((\Banco_Regis|registers~1192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~5_combout\,
	datab => \UC_ULA|ULActrl[1]~0_combout\,
	datac => \ALU|somaSub[2]~4_combout\,
	datad => \Banco_Regis|registers~1192_combout\,
	combout => \ALU|Add0~2_combout\);

-- Location: LCCOMB_X69_Y26_N26
\Mem_dados|Memoria~1708\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1708_combout\ = (\ALU|Add0~2_combout\ & (\ALU|Add0~4_combout\ & (\ALU|Add0~3_combout\ & \ALU|Add0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \ALU|Add0~3_combout\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1708_combout\);

-- Location: LCCOMB_X69_Y26_N2
\Mem_dados|Memoria~1725\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1725_combout\ = (\habEscritaMEM~input_o\ & (\Mem_dados|Memoria~1708_combout\ & !\ALU|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habEscritaMEM~input_o\,
	datac => \Mem_dados|Memoria~1708_combout\,
	datad => \ALU|Add0~6_combout\,
	combout => \Mem_dados|Memoria~1725_combout\);

-- Location: FF_X70_Y27_N27
\Mem_dados|Memoria~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1182_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~522_q\);

-- Location: LCCOMB_X65_Y32_N22
\Mem_dados|Memoria~490feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~490feeder_combout\ = \Banco_Regis|registers~1182_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1182_combout\,
	combout => \Mem_dados|Memoria~490feeder_combout\);

-- Location: FF_X65_Y32_N23
\Mem_dados|Memoria~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~490feeder_combout\,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~490_q\);

-- Location: FF_X66_Y32_N15
\Mem_dados|Memoria~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1182_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~426_q\);

-- Location: LCCOMB_X66_Y32_N14
\Mem_dados|Memoria~1159\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1159_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~490_q\) # ((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & (((\Mem_dados|Memoria~426_q\ & !\ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~490_q\,
	datac => \Mem_dados|Memoria~426_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1159_combout\);

-- Location: FF_X66_Y32_N25
\Mem_dados|Memoria~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1182_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~458_q\);

-- Location: LCCOMB_X66_Y32_N24
\Mem_dados|Memoria~1160\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1160_combout\ = (\Mem_dados|Memoria~1159_combout\ & ((\Mem_dados|Memoria~522_q\) # ((!\ALU|Add0~2_combout\)))) # (!\Mem_dados|Memoria~1159_combout\ & (((\Mem_dados|Memoria~458_q\ & \ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~522_q\,
	datab => \Mem_dados|Memoria~1159_combout\,
	datac => \Mem_dados|Memoria~458_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1160_combout\);

-- Location: LCCOMB_X74_Y28_N18
\Mem_dados|Memoria~330feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~330feeder_combout\ = \Banco_Regis|registers~1182_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1182_combout\,
	combout => \Mem_dados|Memoria~330feeder_combout\);

-- Location: FF_X74_Y28_N19
\Mem_dados|Memoria~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~330feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~330_q\);

-- Location: FF_X73_Y28_N5
\Mem_dados|Memoria~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1182_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~298_q\);

-- Location: LCCOMB_X73_Y28_N4
\Mem_dados|Memoria~1152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1152_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~330_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~298_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~330_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~298_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1152_combout\);

-- Location: FF_X73_Y28_N15
\Mem_dados|Memoria~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1182_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~394_q\);

-- Location: LCCOMB_X72_Y28_N14
\Mem_dados|Memoria~362feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~362feeder_combout\ = \Banco_Regis|registers~1182_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1182_combout\,
	combout => \Mem_dados|Memoria~362feeder_combout\);

-- Location: FF_X72_Y28_N15
\Mem_dados|Memoria~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~362feeder_combout\,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~362_q\);

-- Location: LCCOMB_X73_Y28_N14
\Mem_dados|Memoria~1153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1153_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1152_combout\ & (\Mem_dados|Memoria~394_q\)) # (!\Mem_dados|Memoria~1152_combout\ & ((\Mem_dados|Memoria~362_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (\Mem_dados|Memoria~1152_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~1152_combout\,
	datac => \Mem_dados|Memoria~394_q\,
	datad => \Mem_dados|Memoria~362_q\,
	combout => \Mem_dados|Memoria~1153_combout\);

-- Location: LCCOMB_X74_Y32_N8
\Mem_dados|Memoria~106feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~106feeder_combout\ = \Banco_Regis|registers~1182_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1182_combout\,
	combout => \Mem_dados|Memoria~106feeder_combout\);

-- Location: FF_X74_Y32_N9
\Mem_dados|Memoria~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~106feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~106_q\);

-- Location: FF_X73_Y32_N15
\Mem_dados|Memoria~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1182_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~138_q\);

-- Location: LCCOMB_X74_Y32_N30
\Mem_dados|Memoria~74feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~74feeder_combout\ = \Banco_Regis|registers~1182_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1182_combout\,
	combout => \Mem_dados|Memoria~74feeder_combout\);

-- Location: FF_X74_Y32_N31
\Mem_dados|Memoria~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~74feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~74_q\);

-- Location: FF_X73_Y32_N17
\Mem_dados|Memoria~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1182_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~42_q\);

-- Location: LCCOMB_X73_Y32_N16
\Mem_dados|Memoria~1156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1156_combout\ = (\ALU|Add0~3_combout\ & (((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~74_q\)) # (!\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~42_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~74_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~42_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1156_combout\);

-- Location: LCCOMB_X73_Y32_N14
\Mem_dados|Memoria~1157\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1157_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1156_combout\ & ((\Mem_dados|Memoria~138_q\))) # (!\Mem_dados|Memoria~1156_combout\ & (\Mem_dados|Memoria~106_q\)))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~106_q\,
	datac => \Mem_dados|Memoria~138_q\,
	datad => \Mem_dados|Memoria~1156_combout\,
	combout => \Mem_dados|Memoria~1157_combout\);

-- Location: LCCOMB_X62_Y31_N22
\Mem_dados|Memoria~202feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~202feeder_combout\ = \Banco_Regis|registers~1182_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1182_combout\,
	combout => \Mem_dados|Memoria~202feeder_combout\);

-- Location: FF_X62_Y31_N23
\Mem_dados|Memoria~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~202feeder_combout\,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~202_q\);

-- Location: FF_X61_Y31_N11
\Mem_dados|Memoria~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1182_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~266_q\);

-- Location: LCCOMB_X62_Y31_N28
\Mem_dados|Memoria~234feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~234feeder_combout\ = \Banco_Regis|registers~1182_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1182_combout\,
	combout => \Mem_dados|Memoria~234feeder_combout\);

-- Location: FF_X62_Y31_N29
\Mem_dados|Memoria~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~234feeder_combout\,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~234_q\);

-- Location: FF_X61_Y31_N21
\Mem_dados|Memoria~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1182_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~170_q\);

-- Location: LCCOMB_X61_Y31_N20
\Mem_dados|Memoria~1154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1154_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~234_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~170_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~234_q\,
	datac => \Mem_dados|Memoria~170_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1154_combout\);

-- Location: LCCOMB_X61_Y31_N10
\Mem_dados|Memoria~1155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1155_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1154_combout\ & ((\Mem_dados|Memoria~266_q\))) # (!\Mem_dados|Memoria~1154_combout\ & (\Mem_dados|Memoria~202_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~202_q\,
	datac => \Mem_dados|Memoria~266_q\,
	datad => \Mem_dados|Memoria~1154_combout\,
	combout => \Mem_dados|Memoria~1155_combout\);

-- Location: LCCOMB_X68_Y32_N20
\Mem_dados|Memoria~1158\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1158_combout\ = (\ALU|Add0~4_combout\ & (((\ALU|Add0~5_combout\) # (\Mem_dados|Memoria~1155_combout\)))) # (!\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~1157_combout\ & (!\ALU|Add0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1157_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \ALU|Add0~5_combout\,
	datad => \Mem_dados|Memoria~1155_combout\,
	combout => \Mem_dados|Memoria~1158_combout\);

-- Location: LCCOMB_X69_Y32_N30
\Mem_dados|Memoria~1161\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1161_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1158_combout\ & (\Mem_dados|Memoria~1160_combout\)) # (!\Mem_dados|Memoria~1158_combout\ & ((\Mem_dados|Memoria~1153_combout\))))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1160_combout\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~1153_combout\,
	datad => \Mem_dados|Memoria~1158_combout\,
	combout => \Mem_dados|Memoria~1161_combout\);

-- Location: LCCOMB_X73_Y30_N18
\Mem_dados|Memoria~1002feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1002feeder_combout\ = \Banco_Regis|registers~1182_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1182_combout\,
	combout => \Mem_dados|Memoria~1002feeder_combout\);

-- Location: FF_X73_Y30_N19
\Mem_dados|Memoria~1002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~1002feeder_combout\,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1002_q\);

-- Location: LCCOMB_X73_Y30_N16
\Mem_dados|Memoria~874feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~874feeder_combout\ = \Banco_Regis|registers~1182_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1182_combout\,
	combout => \Mem_dados|Memoria~874feeder_combout\);

-- Location: FF_X73_Y30_N17
\Mem_dados|Memoria~874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~874feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~874_q\);

-- Location: FF_X72_Y31_N21
\Mem_dados|Memoria~618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1182_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~618_q\);

-- Location: LCCOMB_X72_Y31_N20
\Mem_dados|Memoria~1142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1142_combout\ = (\ALU|Add0~4_combout\ & (((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & ((\ALU|Add0~5_combout\ & (\Mem_dados|Memoria~874_q\)) # (!\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~618_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~874_q\,
	datac => \Mem_dados|Memoria~618_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1142_combout\);

-- Location: FF_X73_Y31_N9
\Mem_dados|Memoria~746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1182_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~746_q\);

-- Location: LCCOMB_X73_Y31_N8
\Mem_dados|Memoria~1143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1143_combout\ = (\Mem_dados|Memoria~1142_combout\ & ((\Mem_dados|Memoria~1002_q\) # ((!\ALU|Add0~4_combout\)))) # (!\Mem_dados|Memoria~1142_combout\ & (((\Mem_dados|Memoria~746_q\ & \ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1002_q\,
	datab => \Mem_dados|Memoria~1142_combout\,
	datac => \Mem_dados|Memoria~746_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1143_combout\);

-- Location: LCCOMB_X65_Y25_N14
\Mem_dados|Memoria~1034feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1034feeder_combout\ = \Banco_Regis|registers~1182_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1182_combout\,
	combout => \Mem_dados|Memoria~1034feeder_combout\);

-- Location: FF_X65_Y25_N15
\Mem_dados|Memoria~1034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~1034feeder_combout\,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1034_q\);

-- Location: FF_X66_Y25_N23
\Mem_dados|Memoria~906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1182_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~906_q\);

-- Location: LCCOMB_X65_Y28_N14
\Mem_dados|Memoria~778feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~778feeder_combout\ = \Banco_Regis|registers~1182_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1182_combout\,
	combout => \Mem_dados|Memoria~778feeder_combout\);

-- Location: FF_X65_Y28_N15
\Mem_dados|Memoria~778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~778feeder_combout\,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~778_q\);

-- Location: FF_X65_Y25_N13
\Mem_dados|Memoria~650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1182_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~650_q\);

-- Location: LCCOMB_X65_Y25_N12
\Mem_dados|Memoria~1149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1149_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~778_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~650_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~778_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~650_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1149_combout\);

-- Location: LCCOMB_X66_Y25_N22
\Mem_dados|Memoria~1150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1150_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1149_combout\ & (\Mem_dados|Memoria~1034_q\)) # (!\Mem_dados|Memoria~1149_combout\ & ((\Mem_dados|Memoria~906_q\))))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1034_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~906_q\,
	datad => \Mem_dados|Memoria~1149_combout\,
	combout => \Mem_dados|Memoria~1150_combout\);

-- Location: LCCOMB_X70_Y34_N28
\Mem_dados|Memoria~682feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~682feeder_combout\ = \Banco_Regis|registers~1182_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1182_combout\,
	combout => \Mem_dados|Memoria~682feeder_combout\);

-- Location: FF_X70_Y34_N29
\Mem_dados|Memoria~682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~682feeder_combout\,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~682_q\);

-- Location: FF_X70_Y32_N19
\Mem_dados|Memoria~938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1182_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~938_q\);

-- Location: LCCOMB_X70_Y34_N14
\Mem_dados|Memoria~554feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~554feeder_combout\ = \Banco_Regis|registers~1182_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1182_combout\,
	combout => \Mem_dados|Memoria~554feeder_combout\);

-- Location: FF_X70_Y34_N15
\Mem_dados|Memoria~554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~554feeder_combout\,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~554_q\);

-- Location: FF_X70_Y32_N13
\Mem_dados|Memoria~810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1182_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~810_q\);

-- Location: LCCOMB_X70_Y32_N12
\Mem_dados|Memoria~1146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1146_combout\ = (\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~810_q\) # (\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (\Mem_dados|Memoria~554_q\ & ((!\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~554_q\,
	datac => \Mem_dados|Memoria~810_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1146_combout\);

-- Location: LCCOMB_X70_Y32_N18
\Mem_dados|Memoria~1147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1147_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1146_combout\ & ((\Mem_dados|Memoria~938_q\))) # (!\Mem_dados|Memoria~1146_combout\ & (\Mem_dados|Memoria~682_q\)))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~682_q\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~938_q\,
	datad => \Mem_dados|Memoria~1146_combout\,
	combout => \Mem_dados|Memoria~1147_combout\);

-- Location: LCCOMB_X66_Y25_N16
\Mem_dados|Memoria~842feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~842feeder_combout\ = \Banco_Regis|registers~1182_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1182_combout\,
	combout => \Mem_dados|Memoria~842feeder_combout\);

-- Location: FF_X66_Y25_N17
\Mem_dados|Memoria~842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~842feeder_combout\,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~842_q\);

-- Location: FF_X68_Y28_N31
\Mem_dados|Memoria~714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1182_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~714_q\);

-- Location: FF_X70_Y28_N5
\Mem_dados|Memoria~586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1182_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~586_q\);

-- Location: LCCOMB_X70_Y28_N4
\Mem_dados|Memoria~1144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1144_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~714_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~586_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~714_q\,
	datac => \Mem_dados|Memoria~586_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1144_combout\);

-- Location: FF_X70_Y28_N19
\Mem_dados|Memoria~970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1182_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~970_q\);

-- Location: LCCOMB_X70_Y28_N18
\Mem_dados|Memoria~1145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1145_combout\ = (\Mem_dados|Memoria~1144_combout\ & (((\Mem_dados|Memoria~970_q\) # (!\ALU|Add0~5_combout\)))) # (!\Mem_dados|Memoria~1144_combout\ & (\Mem_dados|Memoria~842_q\ & ((\ALU|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~842_q\,
	datab => \Mem_dados|Memoria~1144_combout\,
	datac => \Mem_dados|Memoria~970_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1145_combout\);

-- Location: LCCOMB_X70_Y29_N12
\Mem_dados|Memoria~1148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1148_combout\ = (\ALU|Add0~3_combout\ & (((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1145_combout\))) # (!\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~1147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1147_combout\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~1145_combout\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1148_combout\);

-- Location: LCCOMB_X70_Y29_N18
\Mem_dados|Memoria~1151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1151_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1148_combout\ & ((\Mem_dados|Memoria~1150_combout\))) # (!\Mem_dados|Memoria~1148_combout\ & (\Mem_dados|Memoria~1143_combout\)))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1143_combout\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~1150_combout\,
	datad => \Mem_dados|Memoria~1148_combout\,
	combout => \Mem_dados|Memoria~1151_combout\);

-- Location: LCCOMB_X70_Y29_N16
\muxDepoisULA|X[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[4]~26_combout\ = (\mux_ULAMem~input_o\ & (((\muxDepoisULA|X[0]~16_combout\ & \Mem_dados|Memoria~1151_combout\)))) # (!\mux_ULAMem~input_o\ & ((\ALU|Add0~4_combout\) # ((\muxDepoisULA|X[0]~16_combout\ & \Mem_dados|Memoria~1151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ULAMem~input_o\,
	datab => \ALU|Add0~4_combout\,
	datac => \muxDepoisULA|X[0]~16_combout\,
	datad => \Mem_dados|Memoria~1151_combout\,
	combout => \muxDepoisULA|X[4]~26_combout\);

-- Location: LCCOMB_X69_Y32_N8
\muxDepoisULA|X[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[4]~27_combout\ = (\muxDepoisULA|X[4]~26_combout\) # ((\muxDepoisULA|X[0]~18_combout\ & \Mem_dados|Memoria~1161_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxDepoisULA|X[0]~18_combout\,
	datac => \Mem_dados|Memoria~1161_combout\,
	datad => \muxDepoisULA|X[4]~26_combout\,
	combout => \muxDepoisULA|X[4]~27_combout\);

-- Location: FF_X69_Y32_N9
\Banco_Regis|registers~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \muxDepoisULA|X[4]~27_combout\,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~42_q\);

-- Location: LCCOMB_X70_Y31_N28
\muxAntesULA|X[4]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[4]~44_combout\ = (!\mux_RtIm~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1127_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~42_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_RtIm~input_o\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \Banco_Regis|registers~42_q\,
	datad => \Banco_Regis|registers~1127_combout\,
	combout => \muxAntesULA|X[4]~44_combout\);

-- Location: LCCOMB_X69_Y31_N4
\ALU|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~4_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[4]~8_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\ALU|Bnot|Add0~9_combout\ & (\Banco_Regis|registers~1128_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~9_combout\,
	datab => \Banco_Regis|registers~1128_combout\,
	datac => \UC_ULA|ULActrl[1]~0_combout\,
	datad => \ALU|somaSub[4]~8_combout\,
	combout => \ALU|Add0~4_combout\);

-- Location: FF_X66_Y27_N7
\Banco_Regis|registers~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[3]~25_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~361_q\);

-- Location: FF_X66_Y27_N29
\Banco_Regis|registers~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[3]~25_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~329_q\);

-- Location: LCCOMB_X66_Y27_N28
\Banco_Regis|registers~1126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1126_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~361_q\)) # (!\PC|DOUT[2]~_Duplicate_1_q\ & ((\Banco_Regis|registers~329_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[2]~_Duplicate_1_q\,
	datab => \Banco_Regis|registers~361_q\,
	datac => \Banco_Regis|registers~329_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \Banco_Regis|registers~1126_combout\);

-- Location: LCCOMB_X66_Y27_N0
\Banco_Regis|registers~1181\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1181_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1126_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~41_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~41_q\,
	datab => \Banco_Regis|registers~1126_combout\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \Banco_Regis|registers~1181_combout\);

-- Location: LCCOMB_X65_Y25_N2
\Mem_dados|Memoria~1033feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1033feeder_combout\ = \Banco_Regis|registers~1181_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1181_combout\,
	combout => \Mem_dados|Memoria~1033feeder_combout\);

-- Location: FF_X65_Y25_N3
\Mem_dados|Memoria~1033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~1033feeder_combout\,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1033_q\);

-- Location: FF_X65_Y29_N11
\Mem_dados|Memoria~777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1181_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~777_q\);

-- Location: LCCOMB_X66_Y25_N14
\Mem_dados|Memoria~905feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~905feeder_combout\ = \Banco_Regis|registers~1181_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1181_combout\,
	combout => \Mem_dados|Memoria~905feeder_combout\);

-- Location: FF_X66_Y25_N15
\Mem_dados|Memoria~905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~905feeder_combout\,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~905_q\);

-- Location: FF_X65_Y25_N5
\Mem_dados|Memoria~649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1181_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~649_q\);

-- Location: LCCOMB_X65_Y25_N4
\Mem_dados|Memoria~1129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1129_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~905_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~649_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~905_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~649_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1129_combout\);

-- Location: LCCOMB_X65_Y29_N10
\Mem_dados|Memoria~1130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1130_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1129_combout\ & (\Mem_dados|Memoria~1033_q\)) # (!\Mem_dados|Memoria~1129_combout\ & ((\Mem_dados|Memoria~777_q\))))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~1033_q\,
	datac => \Mem_dados|Memoria~777_q\,
	datad => \Mem_dados|Memoria~1129_combout\,
	combout => \Mem_dados|Memoria~1130_combout\);

-- Location: LCCOMB_X68_Y28_N24
\Mem_dados|Memoria~713feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~713feeder_combout\ = \Banco_Regis|registers~1181_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1181_combout\,
	combout => \Mem_dados|Memoria~713feeder_combout\);

-- Location: FF_X68_Y28_N25
\Mem_dados|Memoria~713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~713feeder_combout\,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~713_q\);

-- Location: LCCOMB_X66_Y25_N0
\Mem_dados|Memoria~841feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~841feeder_combout\ = \Banco_Regis|registers~1181_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1181_combout\,
	combout => \Mem_dados|Memoria~841feeder_combout\);

-- Location: FF_X66_Y25_N1
\Mem_dados|Memoria~841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~841feeder_combout\,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~841_q\);

-- Location: FF_X70_Y28_N1
\Mem_dados|Memoria~585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1181_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~585_q\);

-- Location: LCCOMB_X70_Y28_N0
\Mem_dados|Memoria~1122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1122_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~841_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~585_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~841_q\,
	datac => \Mem_dados|Memoria~585_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1122_combout\);

-- Location: FF_X70_Y28_N7
\Mem_dados|Memoria~969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1181_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~969_q\);

-- Location: LCCOMB_X70_Y28_N6
\Mem_dados|Memoria~1123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1123_combout\ = (\Mem_dados|Memoria~1122_combout\ & (((\Mem_dados|Memoria~969_q\) # (!\ALU|Add0~4_combout\)))) # (!\Mem_dados|Memoria~1122_combout\ & (\Mem_dados|Memoria~713_q\ & ((\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~713_q\,
	datab => \Mem_dados|Memoria~1122_combout\,
	datac => \Mem_dados|Memoria~969_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1123_combout\);

-- Location: LCCOMB_X72_Y33_N8
\Mem_dados|Memoria~809feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~809feeder_combout\ = \Banco_Regis|registers~1181_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1181_combout\,
	combout => \Mem_dados|Memoria~809feeder_combout\);

-- Location: FF_X72_Y33_N9
\Mem_dados|Memoria~809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~809feeder_combout\,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~809_q\);

-- Location: FF_X69_Y29_N27
\Mem_dados|Memoria~937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1181_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~937_q\);

-- Location: LCCOMB_X72_Y33_N10
\Mem_dados|Memoria~681feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~681feeder_combout\ = \Banco_Regis|registers~1181_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1181_combout\,
	combout => \Mem_dados|Memoria~681feeder_combout\);

-- Location: FF_X72_Y33_N11
\Mem_dados|Memoria~681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~681feeder_combout\,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~681_q\);

-- Location: FF_X69_Y29_N17
\Mem_dados|Memoria~553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1181_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~553_q\);

-- Location: LCCOMB_X69_Y29_N16
\Mem_dados|Memoria~1126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1126_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~681_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~553_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~681_q\,
	datac => \Mem_dados|Memoria~553_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1126_combout\);

-- Location: LCCOMB_X69_Y29_N26
\Mem_dados|Memoria~1127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1127_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1126_combout\ & ((\Mem_dados|Memoria~937_q\))) # (!\Mem_dados|Memoria~1126_combout\ & (\Mem_dados|Memoria~809_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~809_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~937_q\,
	datad => \Mem_dados|Memoria~1126_combout\,
	combout => \Mem_dados|Memoria~1127_combout\);

-- Location: LCCOMB_X73_Y30_N6
\Mem_dados|Memoria~873feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~873feeder_combout\ = \Banco_Regis|registers~1181_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1181_combout\,
	combout => \Mem_dados|Memoria~873feeder_combout\);

-- Location: FF_X73_Y30_N7
\Mem_dados|Memoria~873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~873feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~873_q\);

-- Location: FF_X72_Y31_N23
\Mem_dados|Memoria~1001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1181_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1001_q\);

-- Location: LCCOMB_X73_Y31_N22
\Mem_dados|Memoria~745feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~745feeder_combout\ = \Banco_Regis|registers~1181_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1181_combout\,
	combout => \Mem_dados|Memoria~745feeder_combout\);

-- Location: FF_X73_Y31_N23
\Mem_dados|Memoria~745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~745feeder_combout\,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~745_q\);

-- Location: FF_X72_Y31_N1
\Mem_dados|Memoria~617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1181_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~617_q\);

-- Location: LCCOMB_X72_Y31_N0
\Mem_dados|Memoria~1124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1124_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~745_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~617_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~745_q\,
	datac => \Mem_dados|Memoria~617_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1124_combout\);

-- Location: LCCOMB_X72_Y31_N22
\Mem_dados|Memoria~1125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1125_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1124_combout\ & ((\Mem_dados|Memoria~1001_q\))) # (!\Mem_dados|Memoria~1124_combout\ & (\Mem_dados|Memoria~873_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~873_q\,
	datac => \Mem_dados|Memoria~1001_q\,
	datad => \Mem_dados|Memoria~1124_combout\,
	combout => \Mem_dados|Memoria~1125_combout\);

-- Location: LCCOMB_X69_Y29_N0
\Mem_dados|Memoria~1128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1128_combout\ = (\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\) # ((\Mem_dados|Memoria~1125_combout\)))) # (!\ALU|Add0~3_combout\ & (!\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~1127_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~1127_combout\,
	datad => \Mem_dados|Memoria~1125_combout\,
	combout => \Mem_dados|Memoria~1128_combout\);

-- Location: LCCOMB_X69_Y29_N2
\Mem_dados|Memoria~1131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1131_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1128_combout\ & (\Mem_dados|Memoria~1130_combout\)) # (!\Mem_dados|Memoria~1128_combout\ & ((\Mem_dados|Memoria~1123_combout\))))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1130_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~1123_combout\,
	datad => \Mem_dados|Memoria~1128_combout\,
	combout => \Mem_dados|Memoria~1131_combout\);

-- Location: LCCOMB_X69_Y29_N8
\muxDepoisULA|X[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[3]~24_combout\ = (\mux_ULAMem~input_o\ & (\Mem_dados|Memoria~1131_combout\ & ((\muxDepoisULA|X[0]~16_combout\)))) # (!\mux_ULAMem~input_o\ & ((\ALU|Add0~3_combout\) # ((\Mem_dados|Memoria~1131_combout\ & \muxDepoisULA|X[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ULAMem~input_o\,
	datab => \Mem_dados|Memoria~1131_combout\,
	datac => \ALU|Add0~3_combout\,
	datad => \muxDepoisULA|X[0]~16_combout\,
	combout => \muxDepoisULA|X[3]~24_combout\);

-- Location: LCCOMB_X73_Y33_N16
\Mem_dados|Memoria~73feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~73feeder_combout\ = \Banco_Regis|registers~1181_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1181_combout\,
	combout => \Mem_dados|Memoria~73feeder_combout\);

-- Location: FF_X73_Y33_N17
\Mem_dados|Memoria~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~73feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~73_q\);

-- Location: FF_X73_Y32_N23
\Mem_dados|Memoria~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1181_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~137_q\);

-- Location: LCCOMB_X73_Y33_N6
\Mem_dados|Memoria~105feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~105feeder_combout\ = \Banco_Regis|registers~1181_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1181_combout\,
	combout => \Mem_dados|Memoria~105feeder_combout\);

-- Location: FF_X73_Y33_N7
\Mem_dados|Memoria~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~105feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~105_q\);

-- Location: FF_X73_Y32_N13
\Mem_dados|Memoria~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1181_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~41_q\);

-- Location: LCCOMB_X73_Y32_N12
\Mem_dados|Memoria~1136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1136_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~105_q\) # ((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & (((\Mem_dados|Memoria~41_q\ & !\ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~105_q\,
	datac => \Mem_dados|Memoria~41_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1136_combout\);

-- Location: LCCOMB_X73_Y32_N22
\Mem_dados|Memoria~1137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1137_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1136_combout\ & ((\Mem_dados|Memoria~137_q\))) # (!\Mem_dados|Memoria~1136_combout\ & (\Mem_dados|Memoria~73_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~73_q\,
	datac => \Mem_dados|Memoria~137_q\,
	datad => \Mem_dados|Memoria~1136_combout\,
	combout => \Mem_dados|Memoria~1137_combout\);

-- Location: LCCOMB_X74_Y26_N20
\Mem_dados|Memoria~329feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~329feeder_combout\ = \Banco_Regis|registers~1181_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1181_combout\,
	combout => \Mem_dados|Memoria~329feeder_combout\);

-- Location: FF_X74_Y26_N21
\Mem_dados|Memoria~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~329feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~329_q\);

-- Location: FF_X73_Y27_N7
\Mem_dados|Memoria~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1181_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~393_q\);

-- Location: LCCOMB_X72_Y28_N4
\Mem_dados|Memoria~361feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~361feeder_combout\ = \Banco_Regis|registers~1181_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1181_combout\,
	combout => \Mem_dados|Memoria~361feeder_combout\);

-- Location: FF_X72_Y28_N5
\Mem_dados|Memoria~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~361feeder_combout\,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~361_q\);

-- Location: FF_X73_Y27_N25
\Mem_dados|Memoria~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1181_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~297_q\);

-- Location: LCCOMB_X73_Y27_N24
\Mem_dados|Memoria~1134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1134_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~361_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~297_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~361_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~297_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1134_combout\);

-- Location: LCCOMB_X73_Y27_N6
\Mem_dados|Memoria~1135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1135_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1134_combout\ & ((\Mem_dados|Memoria~393_q\))) # (!\Mem_dados|Memoria~1134_combout\ & (\Mem_dados|Memoria~329_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~329_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~393_q\,
	datad => \Mem_dados|Memoria~1134_combout\,
	combout => \Mem_dados|Memoria~1135_combout\);

-- Location: LCCOMB_X72_Y31_N8
\Mem_dados|Memoria~1138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1138_combout\ = (\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\) # ((\Mem_dados|Memoria~1135_combout\)))) # (!\ALU|Add0~5_combout\ & (!\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~1137_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1137_combout\,
	datad => \Mem_dados|Memoria~1135_combout\,
	combout => \Mem_dados|Memoria~1138_combout\);

-- Location: LCCOMB_X65_Y29_N8
\Mem_dados|Memoria~521feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~521feeder_combout\ = \Banco_Regis|registers~1181_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1181_combout\,
	combout => \Mem_dados|Memoria~521feeder_combout\);

-- Location: FF_X65_Y29_N9
\Mem_dados|Memoria~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~521feeder_combout\,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~521_q\);

-- Location: FF_X65_Y32_N25
\Mem_dados|Memoria~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1181_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~489_q\);

-- Location: LCCOMB_X66_Y32_N20
\Mem_dados|Memoria~457feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~457feeder_combout\ = \Banco_Regis|registers~1181_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1181_combout\,
	combout => \Mem_dados|Memoria~457feeder_combout\);

-- Location: FF_X66_Y32_N21
\Mem_dados|Memoria~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~457feeder_combout\,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~457_q\);

-- Location: FF_X66_Y32_N23
\Mem_dados|Memoria~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1181_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~425_q\);

-- Location: LCCOMB_X66_Y32_N22
\Mem_dados|Memoria~1139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1139_combout\ = (\ALU|Add0~3_combout\ & (((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~457_q\)) # (!\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~425_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~457_q\,
	datac => \Mem_dados|Memoria~425_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1139_combout\);

-- Location: LCCOMB_X65_Y32_N24
\Mem_dados|Memoria~1140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1140_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1139_combout\ & (\Mem_dados|Memoria~521_q\)) # (!\Mem_dados|Memoria~1139_combout\ & ((\Mem_dados|Memoria~489_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~521_q\,
	datac => \Mem_dados|Memoria~489_q\,
	datad => \Mem_dados|Memoria~1139_combout\,
	combout => \Mem_dados|Memoria~1140_combout\);

-- Location: LCCOMB_X60_Y31_N2
\Mem_dados|Memoria~233feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~233feeder_combout\ = \Banco_Regis|registers~1181_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1181_combout\,
	combout => \Mem_dados|Memoria~233feeder_combout\);

-- Location: FF_X60_Y31_N3
\Mem_dados|Memoria~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~233feeder_combout\,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~233_q\);

-- Location: FF_X61_Y31_N27
\Mem_dados|Memoria~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1181_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~265_q\);

-- Location: LCCOMB_X60_Y31_N20
\Mem_dados|Memoria~201feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~201feeder_combout\ = \Banco_Regis|registers~1181_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1181_combout\,
	combout => \Mem_dados|Memoria~201feeder_combout\);

-- Location: FF_X60_Y31_N21
\Mem_dados|Memoria~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~201feeder_combout\,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~201_q\);

-- Location: FF_X61_Y31_N17
\Mem_dados|Memoria~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1181_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~169_q\);

-- Location: LCCOMB_X61_Y31_N16
\Mem_dados|Memoria~1132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1132_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~201_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~169_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~201_q\,
	datac => \Mem_dados|Memoria~169_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1132_combout\);

-- Location: LCCOMB_X61_Y31_N26
\Mem_dados|Memoria~1133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1133_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1132_combout\ & ((\Mem_dados|Memoria~265_q\))) # (!\Mem_dados|Memoria~1132_combout\ & (\Mem_dados|Memoria~233_q\)))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~233_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~265_q\,
	datad => \Mem_dados|Memoria~1132_combout\,
	combout => \Mem_dados|Memoria~1133_combout\);

-- Location: LCCOMB_X72_Y31_N6
\Mem_dados|Memoria~1141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1141_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1138_combout\ & (\Mem_dados|Memoria~1140_combout\)) # (!\Mem_dados|Memoria~1138_combout\ & ((\Mem_dados|Memoria~1133_combout\))))) # (!\ALU|Add0~4_combout\ & 
-- (\Mem_dados|Memoria~1138_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~1138_combout\,
	datac => \Mem_dados|Memoria~1140_combout\,
	datad => \Mem_dados|Memoria~1133_combout\,
	combout => \Mem_dados|Memoria~1141_combout\);

-- Location: LCCOMB_X65_Y27_N6
\muxDepoisULA|X[3]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[3]~25_combout\ = (\muxDepoisULA|X[3]~24_combout\) # ((\muxDepoisULA|X[0]~18_combout\ & \Mem_dados|Memoria~1141_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxDepoisULA|X[0]~18_combout\,
	datab => \muxDepoisULA|X[3]~24_combout\,
	datad => \Mem_dados|Memoria~1141_combout\,
	combout => \muxDepoisULA|X[3]~25_combout\);

-- Location: LCCOMB_X65_Y27_N0
\Banco_Regis|registers~41feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~41feeder_combout\ = \muxDepoisULA|X[3]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[3]~25_combout\,
	combout => \Banco_Regis|registers~41feeder_combout\);

-- Location: FF_X65_Y27_N1
\Banco_Regis|registers~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~41feeder_combout\,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~41_q\);

-- Location: LCCOMB_X66_Y27_N16
\muxAntesULA|X[3]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[3]~43_combout\ = (!\mux_RtIm~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1126_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~41_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~41_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \mux_RtIm~input_o\,
	datad => \Banco_Regis|registers~1126_combout\,
	combout => \muxAntesULA|X[3]~43_combout\);

-- Location: LCCOMB_X69_Y31_N26
\ALU|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~3_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[3]~6_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\ALU|Bnot|Add0~7_combout\ & ((\Banco_Regis|registers~1193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~7_combout\,
	datab => \UC_ULA|ULActrl[1]~0_combout\,
	datac => \ALU|somaSub[3]~6_combout\,
	datad => \Banco_Regis|registers~1193_combout\,
	combout => \ALU|Add0~3_combout\);

-- Location: FF_X68_Y32_N9
\Banco_Regis|registers~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~32_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~364_q\);

-- Location: FF_X67_Y32_N1
\Banco_Regis|registers~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~32_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~332_q\);

-- Location: LCCOMB_X67_Y32_N0
\Banco_Regis|registers~1131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1131_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~364_q\)) # (!\PC|DOUT[2]~_Duplicate_1_q\ & ((\Banco_Regis|registers~332_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[2]~_Duplicate_1_q\,
	datab => \Banco_Regis|registers~364_q\,
	datac => \Banco_Regis|registers~332_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \Banco_Regis|registers~1131_combout\);

-- Location: LCCOMB_X67_Y32_N12
\Banco_Regis|registers~1183\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1183_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~1131_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~44_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \Banco_Regis|registers~1131_combout\,
	datad => \Banco_Regis|registers~44_q\,
	combout => \Banco_Regis|registers~1183_combout\);

-- Location: FF_X66_Y32_N11
\Mem_dados|Memoria~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1183_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~428_q\);

-- Location: LCCOMB_X65_Y32_N14
\Mem_dados|Memoria~492feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~492feeder_combout\ = \Banco_Regis|registers~1183_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1183_combout\,
	combout => \Mem_dados|Memoria~492feeder_combout\);

-- Location: FF_X65_Y32_N15
\Mem_dados|Memoria~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~492feeder_combout\,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~492_q\);

-- Location: LCCOMB_X66_Y32_N10
\Mem_dados|Memoria~1199\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1199_combout\ = (\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\) # ((\Mem_dados|Memoria~492_q\)))) # (!\ALU|Add0~3_combout\ & (!\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~428_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~428_q\,
	datad => \Mem_dados|Memoria~492_q\,
	combout => \Mem_dados|Memoria~1199_combout\);

-- Location: FF_X67_Y32_N13
\Mem_dados|Memoria~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~1183_combout\,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~524_q\);

-- Location: FF_X66_Y32_N29
\Mem_dados|Memoria~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1183_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~460_q\);

-- Location: LCCOMB_X66_Y32_N28
\Mem_dados|Memoria~1200\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1200_combout\ = (\Mem_dados|Memoria~1199_combout\ & ((\Mem_dados|Memoria~524_q\) # ((!\ALU|Add0~2_combout\)))) # (!\Mem_dados|Memoria~1199_combout\ & (((\Mem_dados|Memoria~460_q\ & \ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1199_combout\,
	datab => \Mem_dados|Memoria~524_q\,
	datac => \Mem_dados|Memoria~460_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1200_combout\);

-- Location: LCCOMB_X74_Y27_N14
\Mem_dados|Memoria~364feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~364feeder_combout\ = \Banco_Regis|registers~1183_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1183_combout\,
	combout => \Mem_dados|Memoria~364feeder_combout\);

-- Location: FF_X74_Y27_N15
\Mem_dados|Memoria~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~364feeder_combout\,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~364_q\);

-- Location: FF_X73_Y27_N27
\Mem_dados|Memoria~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1183_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~396_q\);

-- Location: LCCOMB_X74_Y27_N16
\Mem_dados|Memoria~332feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~332feeder_combout\ = \Banco_Regis|registers~1183_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1183_combout\,
	combout => \Mem_dados|Memoria~332feeder_combout\);

-- Location: FF_X74_Y27_N17
\Mem_dados|Memoria~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~332feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~332_q\);

-- Location: FF_X73_Y27_N21
\Mem_dados|Memoria~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1183_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~300_q\);

-- Location: LCCOMB_X73_Y27_N20
\Mem_dados|Memoria~1192\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1192_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~332_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~300_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~332_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~300_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1192_combout\);

-- Location: LCCOMB_X73_Y27_N26
\Mem_dados|Memoria~1193\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1193_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1192_combout\ & ((\Mem_dados|Memoria~396_q\))) # (!\Mem_dados|Memoria~1192_combout\ & (\Mem_dados|Memoria~364_q\)))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~364_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~396_q\,
	datad => \Mem_dados|Memoria~1192_combout\,
	combout => \Mem_dados|Memoria~1193_combout\);

-- Location: LCCOMB_X73_Y33_N12
\Mem_dados|Memoria~108feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~108feeder_combout\ = \Banco_Regis|registers~1183_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1183_combout\,
	combout => \Mem_dados|Memoria~108feeder_combout\);

-- Location: FF_X73_Y33_N13
\Mem_dados|Memoria~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~108feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~108_q\);

-- Location: FF_X73_Y32_N3
\Mem_dados|Memoria~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1183_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~140_q\);

-- Location: LCCOMB_X73_Y33_N14
\Mem_dados|Memoria~76feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~76feeder_combout\ = \Banco_Regis|registers~1183_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1183_combout\,
	combout => \Mem_dados|Memoria~76feeder_combout\);

-- Location: FF_X73_Y33_N15
\Mem_dados|Memoria~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~76feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~76_q\);

-- Location: FF_X73_Y32_N25
\Mem_dados|Memoria~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1183_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~44_q\);

-- Location: LCCOMB_X73_Y32_N24
\Mem_dados|Memoria~1196\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1196_combout\ = (\ALU|Add0~3_combout\ & (((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~76_q\)) # (!\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~44_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~76_q\,
	datac => \Mem_dados|Memoria~44_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1196_combout\);

-- Location: LCCOMB_X73_Y32_N2
\Mem_dados|Memoria~1197\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1197_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1196_combout\ & ((\Mem_dados|Memoria~140_q\))) # (!\Mem_dados|Memoria~1196_combout\ & (\Mem_dados|Memoria~108_q\)))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~108_q\,
	datac => \Mem_dados|Memoria~140_q\,
	datad => \Mem_dados|Memoria~1196_combout\,
	combout => \Mem_dados|Memoria~1197_combout\);

-- Location: LCCOMB_X60_Y31_N30
\Mem_dados|Memoria~204feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~204feeder_combout\ = \Banco_Regis|registers~1183_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1183_combout\,
	combout => \Mem_dados|Memoria~204feeder_combout\);

-- Location: FF_X60_Y31_N31
\Mem_dados|Memoria~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~204feeder_combout\,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~204_q\);

-- Location: FF_X61_Y31_N23
\Mem_dados|Memoria~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1183_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~268_q\);

-- Location: LCCOMB_X60_Y31_N24
\Mem_dados|Memoria~236feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~236feeder_combout\ = \Banco_Regis|registers~1183_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1183_combout\,
	combout => \Mem_dados|Memoria~236feeder_combout\);

-- Location: FF_X60_Y31_N25
\Mem_dados|Memoria~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~236feeder_combout\,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~236_q\);

-- Location: FF_X61_Y31_N13
\Mem_dados|Memoria~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1183_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~172_q\);

-- Location: LCCOMB_X61_Y31_N12
\Mem_dados|Memoria~1194\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1194_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~236_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~172_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~236_q\,
	datac => \Mem_dados|Memoria~172_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1194_combout\);

-- Location: LCCOMB_X61_Y31_N22
\Mem_dados|Memoria~1195\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1195_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1194_combout\ & ((\Mem_dados|Memoria~268_q\))) # (!\Mem_dados|Memoria~1194_combout\ & (\Mem_dados|Memoria~204_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~204_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~268_q\,
	datad => \Mem_dados|Memoria~1194_combout\,
	combout => \Mem_dados|Memoria~1195_combout\);

-- Location: LCCOMB_X68_Y32_N6
\Mem_dados|Memoria~1198\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1198_combout\ = (\ALU|Add0~4_combout\ & ((\ALU|Add0~5_combout\) # ((\Mem_dados|Memoria~1195_combout\)))) # (!\ALU|Add0~4_combout\ & (!\ALU|Add0~5_combout\ & (\Mem_dados|Memoria~1197_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~1197_combout\,
	datad => \Mem_dados|Memoria~1195_combout\,
	combout => \Mem_dados|Memoria~1198_combout\);

-- Location: LCCOMB_X68_Y32_N4
\Mem_dados|Memoria~1201\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1201_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1198_combout\ & (\Mem_dados|Memoria~1200_combout\)) # (!\Mem_dados|Memoria~1198_combout\ & ((\Mem_dados|Memoria~1193_combout\))))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1200_combout\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~1193_combout\,
	datad => \Mem_dados|Memoria~1198_combout\,
	combout => \Mem_dados|Memoria~1201_combout\);

-- Location: LCCOMB_X66_Y25_N2
\Mem_dados|Memoria~908feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~908feeder_combout\ = \Banco_Regis|registers~1183_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1183_combout\,
	combout => \Mem_dados|Memoria~908feeder_combout\);

-- Location: FF_X66_Y25_N3
\Mem_dados|Memoria~908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~908feeder_combout\,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~908_q\);

-- Location: FF_X65_Y25_N7
\Mem_dados|Memoria~1036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1183_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1036_q\);

-- Location: LCCOMB_X65_Y28_N20
\Mem_dados|Memoria~780feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~780feeder_combout\ = \Banco_Regis|registers~1183_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1183_combout\,
	combout => \Mem_dados|Memoria~780feeder_combout\);

-- Location: FF_X65_Y28_N21
\Mem_dados|Memoria~780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~780feeder_combout\,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~780_q\);

-- Location: FF_X65_Y25_N29
\Mem_dados|Memoria~652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1183_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~652_q\);

-- Location: LCCOMB_X65_Y25_N28
\Mem_dados|Memoria~1189\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1189_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~780_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~652_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~780_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~652_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1189_combout\);

-- Location: LCCOMB_X65_Y25_N6
\Mem_dados|Memoria~1190\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1190_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1189_combout\ & ((\Mem_dados|Memoria~1036_q\))) # (!\Mem_dados|Memoria~1189_combout\ & (\Mem_dados|Memoria~908_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~908_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~1036_q\,
	datad => \Mem_dados|Memoria~1189_combout\,
	combout => \Mem_dados|Memoria~1190_combout\);

-- Location: LCCOMB_X75_Y28_N8
\Mem_dados|Memoria~876feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~876feeder_combout\ = \Banco_Regis|registers~1183_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1183_combout\,
	combout => \Mem_dados|Memoria~876feeder_combout\);

-- Location: FF_X75_Y28_N9
\Mem_dados|Memoria~876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~876feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~876_q\);

-- Location: FF_X73_Y31_N13
\Mem_dados|Memoria~620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1183_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~620_q\);

-- Location: LCCOMB_X73_Y31_N12
\Mem_dados|Memoria~1182\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1182_combout\ = (\ALU|Add0~4_combout\ & (((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & ((\ALU|Add0~5_combout\ & (\Mem_dados|Memoria~876_q\)) # (!\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~620_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~876_q\,
	datac => \Mem_dados|Memoria~620_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1182_combout\);

-- Location: LCCOMB_X72_Y31_N18
\Mem_dados|Memoria~1004feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1004feeder_combout\ = \Banco_Regis|registers~1183_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1183_combout\,
	combout => \Mem_dados|Memoria~1004feeder_combout\);

-- Location: FF_X72_Y31_N19
\Mem_dados|Memoria~1004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~1004feeder_combout\,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1004_q\);

-- Location: FF_X73_Y31_N15
\Mem_dados|Memoria~748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1183_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~748_q\);

-- Location: LCCOMB_X73_Y31_N14
\Mem_dados|Memoria~1183\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1183_combout\ = (\Mem_dados|Memoria~1182_combout\ & ((\Mem_dados|Memoria~1004_q\) # ((!\ALU|Add0~4_combout\)))) # (!\Mem_dados|Memoria~1182_combout\ & (((\Mem_dados|Memoria~748_q\ & \ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1182_combout\,
	datab => \Mem_dados|Memoria~1004_q\,
	datac => \Mem_dados|Memoria~748_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1183_combout\);

-- Location: LCCOMB_X70_Y33_N0
\Mem_dados|Memoria~684feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~684feeder_combout\ = \Banco_Regis|registers~1183_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1183_combout\,
	combout => \Mem_dados|Memoria~684feeder_combout\);

-- Location: FF_X70_Y33_N1
\Mem_dados|Memoria~684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~684feeder_combout\,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~684_q\);

-- Location: FF_X69_Y33_N13
\Mem_dados|Memoria~812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1183_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~812_q\);

-- Location: FF_X70_Y26_N29
\Mem_dados|Memoria~556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1183_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~556_q\);

-- Location: LCCOMB_X70_Y26_N28
\Mem_dados|Memoria~1186\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1186_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~812_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~556_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~812_q\,
	datac => \Mem_dados|Memoria~556_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1186_combout\);

-- Location: FF_X70_Y26_N23
\Mem_dados|Memoria~940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1183_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~940_q\);

-- Location: LCCOMB_X70_Y26_N22
\Mem_dados|Memoria~1187\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1187_combout\ = (\Mem_dados|Memoria~1186_combout\ & (((\Mem_dados|Memoria~940_q\) # (!\ALU|Add0~4_combout\)))) # (!\Mem_dados|Memoria~1186_combout\ & (\Mem_dados|Memoria~684_q\ & ((\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~684_q\,
	datab => \Mem_dados|Memoria~1186_combout\,
	datac => \Mem_dados|Memoria~940_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1187_combout\);

-- Location: LCCOMB_X66_Y25_N20
\Mem_dados|Memoria~844feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~844feeder_combout\ = \Banco_Regis|registers~1183_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1183_combout\,
	combout => \Mem_dados|Memoria~844feeder_combout\);

-- Location: FF_X66_Y25_N21
\Mem_dados|Memoria~844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~844feeder_combout\,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~844_q\);

-- Location: FF_X70_Y28_N11
\Mem_dados|Memoria~972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1183_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~972_q\);

-- Location: LCCOMB_X75_Y28_N22
\Mem_dados|Memoria~716feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~716feeder_combout\ = \Banco_Regis|registers~1183_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1183_combout\,
	combout => \Mem_dados|Memoria~716feeder_combout\);

-- Location: FF_X75_Y28_N23
\Mem_dados|Memoria~716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~716feeder_combout\,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~716_q\);

-- Location: FF_X70_Y28_N25
\Mem_dados|Memoria~588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1183_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~588_q\);

-- Location: LCCOMB_X70_Y28_N24
\Mem_dados|Memoria~1184\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1184_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~716_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~588_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~716_q\,
	datac => \Mem_dados|Memoria~588_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1184_combout\);

-- Location: LCCOMB_X70_Y28_N10
\Mem_dados|Memoria~1185\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1185_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1184_combout\ & ((\Mem_dados|Memoria~972_q\))) # (!\Mem_dados|Memoria~1184_combout\ & (\Mem_dados|Memoria~844_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~844_q\,
	datac => \Mem_dados|Memoria~972_q\,
	datad => \Mem_dados|Memoria~1184_combout\,
	combout => \Mem_dados|Memoria~1185_combout\);

-- Location: LCCOMB_X67_Y29_N10
\Mem_dados|Memoria~1188\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1188_combout\ = (\ALU|Add0~3_combout\ & (\ALU|Add0~2_combout\)) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1185_combout\))) # (!\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~1187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~1187_combout\,
	datad => \Mem_dados|Memoria~1185_combout\,
	combout => \Mem_dados|Memoria~1188_combout\);

-- Location: LCCOMB_X67_Y29_N28
\Mem_dados|Memoria~1191\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1191_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1188_combout\ & (\Mem_dados|Memoria~1190_combout\)) # (!\Mem_dados|Memoria~1188_combout\ & ((\Mem_dados|Memoria~1183_combout\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~1190_combout\,
	datac => \Mem_dados|Memoria~1183_combout\,
	datad => \Mem_dados|Memoria~1188_combout\,
	combout => \Mem_dados|Memoria~1191_combout\);

-- Location: LCCOMB_X67_Y29_N22
\muxDepoisULA|X[6]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[6]~31_combout\ = (\habLeituraMEM~input_o\ & (\ALU|Add0~6_combout\ & \Mem_dados|Memoria~1191_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habLeituraMEM~input_o\,
	datac => \ALU|Add0~6_combout\,
	datad => \Mem_dados|Memoria~1191_combout\,
	combout => \muxDepoisULA|X[6]~31_combout\);

-- Location: LCCOMB_X68_Y32_N30
\muxDepoisULA|X[6]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[6]~32_combout\ = (\muxDepoisULA|X[6]~30_combout\) # ((\muxDepoisULA|X[6]~31_combout\) # ((\muxDepoisULA|X[0]~18_combout\ & \Mem_dados|Memoria~1201_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxDepoisULA|X[0]~18_combout\,
	datab => \muxDepoisULA|X[6]~30_combout\,
	datac => \Mem_dados|Memoria~1201_combout\,
	datad => \muxDepoisULA|X[6]~31_combout\,
	combout => \muxDepoisULA|X[6]~32_combout\);

-- Location: FF_X68_Y32_N31
\Banco_Regis|registers~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \muxDepoisULA|X[6]~32_combout\,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~44_q\);

-- Location: LCCOMB_X67_Y32_N16
\Banco_Regis|registers~1195\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1195_combout\ = (\Banco_Regis|registers~44_q\ & ((\PC|DOUT[5]~_Duplicate_1_q\) # ((\PC|DOUT[4]~_Duplicate_1_q\) # (\PC|DOUT[3]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[5]~_Duplicate_1_q\,
	datab => \Banco_Regis|registers~44_q\,
	datac => \PC|DOUT[4]~_Duplicate_1_q\,
	datad => \PC|DOUT[3]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1195_combout\);

-- Location: LCCOMB_X67_Y32_N30
\muxAntesULA|X[6]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[6]~46_combout\ = (!\mux_RtIm~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1131_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~44_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_RtIm~input_o\,
	datab => \Banco_Regis|registers~44_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datad => \Banco_Regis|registers~1131_combout\,
	combout => \muxAntesULA|X[6]~46_combout\);

-- Location: LCCOMB_X67_Y31_N12
\ALU|Bnot|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~13_combout\ = (\ALU|Bnot|Add0~12\ & ((\muxAntesULA|X[6]~46_combout\ $ (\UC_ULA|Equal0~0_combout\)))) # (!\ALU|Bnot|Add0~12\ & (\muxAntesULA|X[6]~46_combout\ $ (\UC_ULA|Equal0~0_combout\ $ (VCC))))
-- \ALU|Bnot|Add0~14\ = CARRY((!\ALU|Bnot|Add0~12\ & (\muxAntesULA|X[6]~46_combout\ $ (\UC_ULA|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxAntesULA|X[6]~46_combout\,
	datab => \UC_ULA|Equal0~0_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~12\,
	combout => \ALU|Bnot|Add0~13_combout\,
	cout => \ALU|Bnot|Add0~14\);

-- Location: LCCOMB_X68_Y31_N12
\ALU|somaSub[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[6]~12_combout\ = ((\ALU|Bnot|Add0~13_combout\ $ (\Banco_Regis|registers~1195_combout\ $ (!\ALU|somaSub[5]~11\)))) # (GND)
-- \ALU|somaSub[6]~13\ = CARRY((\ALU|Bnot|Add0~13_combout\ & ((\Banco_Regis|registers~1195_combout\) # (!\ALU|somaSub[5]~11\))) # (!\ALU|Bnot|Add0~13_combout\ & (\Banco_Regis|registers~1195_combout\ & !\ALU|somaSub[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~13_combout\,
	datab => \Banco_Regis|registers~1195_combout\,
	datad => VCC,
	cin => \ALU|somaSub[5]~11\,
	combout => \ALU|somaSub[6]~12_combout\,
	cout => \ALU|somaSub[6]~13\);

-- Location: LCCOMB_X68_Y28_N12
\ALU|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~6_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[6]~12_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\Banco_Regis|registers~1195_combout\ & ((\ALU|Bnot|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~0_combout\,
	datab => \Banco_Regis|registers~1195_combout\,
	datac => \ALU|somaSub[6]~12_combout\,
	datad => \ALU|Bnot|Add0~13_combout\,
	combout => \ALU|Add0~6_combout\);

-- Location: LCCOMB_X67_Y29_N20
\muxDepoisULA|X[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[0]~18_combout\ = (\habLeituraMEM~input_o\ & (!\ALU|Add0~6_combout\ & \mux_ULAMem~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habLeituraMEM~input_o\,
	datab => \ALU|Add0~6_combout\,
	datad => \mux_ULAMem~input_o\,
	combout => \muxDepoisULA|X[0]~18_combout\);

-- Location: LCCOMB_X62_Y31_N12
\Mem_dados|Memoria~230feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~230feeder_combout\ = \Banco_Regis|registers~1123_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1123_combout\,
	combout => \Mem_dados|Memoria~230feeder_combout\);

-- Location: FF_X62_Y31_N13
\Mem_dados|Memoria~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~230feeder_combout\,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~230_q\);

-- Location: FF_X61_Y31_N9
\Mem_dados|Memoria~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1123_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~166_q\);

-- Location: LCCOMB_X61_Y31_N8
\Mem_dados|Memoria~1074\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1074_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~230_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~166_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~230_q\,
	datac => \Mem_dados|Memoria~166_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1074_combout\);

-- Location: FF_X61_Y31_N7
\Mem_dados|Memoria~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1123_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~262_q\);

-- Location: LCCOMB_X60_Y31_N12
\Mem_dados|Memoria~198feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~198feeder_combout\ = \Banco_Regis|registers~1123_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1123_combout\,
	combout => \Mem_dados|Memoria~198feeder_combout\);

-- Location: FF_X60_Y31_N13
\Mem_dados|Memoria~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~198feeder_combout\,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~198_q\);

-- Location: LCCOMB_X61_Y31_N6
\Mem_dados|Memoria~1075\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1075_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1074_combout\ & (\Mem_dados|Memoria~262_q\)) # (!\Mem_dados|Memoria~1074_combout\ & ((\Mem_dados|Memoria~198_q\))))) # (!\ALU|Add0~2_combout\ & 
-- (\Mem_dados|Memoria~1074_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~1074_combout\,
	datac => \Mem_dados|Memoria~262_q\,
	datad => \Mem_dados|Memoria~198_q\,
	combout => \Mem_dados|Memoria~1075_combout\);

-- Location: LCCOMB_X73_Y33_N28
\Mem_dados|Memoria~102feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~102feeder_combout\ = \Banco_Regis|registers~1123_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1123_combout\,
	combout => \Mem_dados|Memoria~102feeder_combout\);

-- Location: FF_X73_Y33_N29
\Mem_dados|Memoria~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~102feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~102_q\);

-- Location: FF_X73_Y32_N19
\Mem_dados|Memoria~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1123_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~134_q\);

-- Location: LCCOMB_X73_Y33_N30
\Mem_dados|Memoria~70feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~70feeder_combout\ = \Banco_Regis|registers~1123_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1123_combout\,
	combout => \Mem_dados|Memoria~70feeder_combout\);

-- Location: FF_X73_Y33_N31
\Mem_dados|Memoria~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~70feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~70_q\);

-- Location: FF_X73_Y32_N29
\Mem_dados|Memoria~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1123_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~38_q\);

-- Location: LCCOMB_X73_Y32_N28
\Mem_dados|Memoria~1076\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1076_combout\ = (\ALU|Add0~3_combout\ & (((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~70_q\)) # (!\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~38_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~70_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~38_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1076_combout\);

-- Location: LCCOMB_X73_Y32_N18
\Mem_dados|Memoria~1077\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1077_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1076_combout\ & ((\Mem_dados|Memoria~134_q\))) # (!\Mem_dados|Memoria~1076_combout\ & (\Mem_dados|Memoria~102_q\)))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1076_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~102_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~134_q\,
	datad => \Mem_dados|Memoria~1076_combout\,
	combout => \Mem_dados|Memoria~1077_combout\);

-- Location: LCCOMB_X65_Y31_N30
\Mem_dados|Memoria~1078\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1078_combout\ = (\ALU|Add0~5_combout\ & (\ALU|Add0~4_combout\)) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~1075_combout\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1077_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1075_combout\,
	datad => \Mem_dados|Memoria~1077_combout\,
	combout => \Mem_dados|Memoria~1078_combout\);

-- Location: LCCOMB_X74_Y27_N24
\Mem_dados|Memoria~358feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~358feeder_combout\ = \Banco_Regis|registers~1123_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1123_combout\,
	combout => \Mem_dados|Memoria~358feeder_combout\);

-- Location: FF_X74_Y27_N25
\Mem_dados|Memoria~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~358feeder_combout\,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~358_q\);

-- Location: FF_X73_Y27_N19
\Mem_dados|Memoria~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1123_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~390_q\);

-- Location: LCCOMB_X74_Y27_N22
\Mem_dados|Memoria~326feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~326feeder_combout\ = \Banco_Regis|registers~1123_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1123_combout\,
	combout => \Mem_dados|Memoria~326feeder_combout\);

-- Location: FF_X74_Y27_N23
\Mem_dados|Memoria~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~326feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~326_q\);

-- Location: FF_X73_Y27_N17
\Mem_dados|Memoria~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1123_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~294_q\);

-- Location: LCCOMB_X73_Y27_N16
\Mem_dados|Memoria~1072\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1072_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~326_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~294_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~326_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~294_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1072_combout\);

-- Location: LCCOMB_X73_Y27_N18
\Mem_dados|Memoria~1073\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1073_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1072_combout\ & ((\Mem_dados|Memoria~390_q\))) # (!\Mem_dados|Memoria~1072_combout\ & (\Mem_dados|Memoria~358_q\)))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1072_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~358_q\,
	datac => \Mem_dados|Memoria~390_q\,
	datad => \Mem_dados|Memoria~1072_combout\,
	combout => \Mem_dados|Memoria~1073_combout\);

-- Location: FF_X68_Y31_N27
\Mem_dados|Memoria~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1123_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~518_q\);

-- Location: FF_X66_Y32_N9
\Mem_dados|Memoria~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1123_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~454_q\);

-- Location: LCCOMB_X65_Y32_N20
\Mem_dados|Memoria~486feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~486feeder_combout\ = \Banco_Regis|registers~1123_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1123_combout\,
	combout => \Mem_dados|Memoria~486feeder_combout\);

-- Location: FF_X65_Y32_N21
\Mem_dados|Memoria~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~486feeder_combout\,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~486_q\);

-- Location: FF_X66_Y32_N7
\Mem_dados|Memoria~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1123_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~422_q\);

-- Location: LCCOMB_X66_Y32_N6
\Mem_dados|Memoria~1079\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1079_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~486_q\) # ((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & (((\Mem_dados|Memoria~422_q\ & !\ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~486_q\,
	datac => \Mem_dados|Memoria~422_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1079_combout\);

-- Location: LCCOMB_X65_Y31_N28
\Mem_dados|Memoria~1080\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1080_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1079_combout\ & (\Mem_dados|Memoria~518_q\)) # (!\Mem_dados|Memoria~1079_combout\ & ((\Mem_dados|Memoria~454_q\))))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1079_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~518_q\,
	datac => \Mem_dados|Memoria~454_q\,
	datad => \Mem_dados|Memoria~1079_combout\,
	combout => \Mem_dados|Memoria~1080_combout\);

-- Location: LCCOMB_X65_Y31_N14
\Mem_dados|Memoria~1081\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1081_combout\ = (\Mem_dados|Memoria~1078_combout\ & (((\Mem_dados|Memoria~1080_combout\)) # (!\ALU|Add0~5_combout\))) # (!\Mem_dados|Memoria~1078_combout\ & (\ALU|Add0~5_combout\ & (\Mem_dados|Memoria~1073_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1078_combout\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~1073_combout\,
	datad => \Mem_dados|Memoria~1080_combout\,
	combout => \Mem_dados|Memoria~1081_combout\);

-- Location: LCCOMB_X72_Y31_N26
\Mem_dados|Memoria~998feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~998feeder_combout\ = \Banco_Regis|registers~1123_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1123_combout\,
	combout => \Mem_dados|Memoria~998feeder_combout\);

-- Location: FF_X72_Y31_N27
\Mem_dados|Memoria~998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~998feeder_combout\,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~998_q\);

-- Location: LCCOMB_X73_Y30_N28
\Mem_dados|Memoria~870feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~870feeder_combout\ = \Banco_Regis|registers~1123_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1123_combout\,
	combout => \Mem_dados|Memoria~870feeder_combout\);

-- Location: FF_X73_Y30_N29
\Mem_dados|Memoria~870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~870feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~870_q\);

-- Location: FF_X72_Y31_N29
\Mem_dados|Memoria~614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1123_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~614_q\);

-- Location: LCCOMB_X72_Y31_N28
\Mem_dados|Memoria~1062\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1062_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~870_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~614_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~870_q\,
	datac => \Mem_dados|Memoria~614_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1062_combout\);

-- Location: FF_X73_Y31_N21
\Mem_dados|Memoria~742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1123_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~742_q\);

-- Location: LCCOMB_X73_Y31_N20
\Mem_dados|Memoria~1063\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1063_combout\ = (\Mem_dados|Memoria~1062_combout\ & ((\Mem_dados|Memoria~998_q\) # ((!\ALU|Add0~4_combout\)))) # (!\Mem_dados|Memoria~1062_combout\ & (((\Mem_dados|Memoria~742_q\ & \ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~998_q\,
	datab => \Mem_dados|Memoria~1062_combout\,
	datac => \Mem_dados|Memoria~742_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1063_combout\);

-- Location: FF_X69_Y33_N21
\Mem_dados|Memoria~678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1123_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~678_q\);

-- Location: LCCOMB_X69_Y33_N2
\Mem_dados|Memoria~806feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~806feeder_combout\ = \Banco_Regis|registers~1123_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1123_combout\,
	combout => \Mem_dados|Memoria~806feeder_combout\);

-- Location: FF_X69_Y33_N3
\Mem_dados|Memoria~806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~806feeder_combout\,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~806_q\);

-- Location: FF_X68_Y33_N25
\Mem_dados|Memoria~550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1123_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~550_q\);

-- Location: LCCOMB_X68_Y33_N24
\Mem_dados|Memoria~1066\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1066_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~806_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~550_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~806_q\,
	datac => \Mem_dados|Memoria~550_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1066_combout\);

-- Location: FF_X68_Y33_N27
\Mem_dados|Memoria~934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1123_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~934_q\);

-- Location: LCCOMB_X68_Y33_N26
\Mem_dados|Memoria~1067\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1067_combout\ = (\Mem_dados|Memoria~1066_combout\ & (((\Mem_dados|Memoria~934_q\) # (!\ALU|Add0~4_combout\)))) # (!\Mem_dados|Memoria~1066_combout\ & (\Mem_dados|Memoria~678_q\ & ((\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~678_q\,
	datab => \Mem_dados|Memoria~1066_combout\,
	datac => \Mem_dados|Memoria~934_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1067_combout\);

-- Location: LCCOMB_X63_Y28_N4
\Mem_dados|Memoria~838feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~838feeder_combout\ = \Banco_Regis|registers~1123_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1123_combout\,
	combout => \Mem_dados|Memoria~838feeder_combout\);

-- Location: FF_X63_Y28_N5
\Mem_dados|Memoria~838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~838feeder_combout\,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~838_q\);

-- Location: FF_X68_Y28_N17
\Mem_dados|Memoria~710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1123_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~710_q\);

-- Location: FF_X70_Y28_N9
\Mem_dados|Memoria~582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1123_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~582_q\);

-- Location: LCCOMB_X70_Y28_N8
\Mem_dados|Memoria~1064\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1064_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~710_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~582_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~710_q\,
	datac => \Mem_dados|Memoria~582_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1064_combout\);

-- Location: FF_X70_Y28_N23
\Mem_dados|Memoria~966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1123_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~966_q\);

-- Location: LCCOMB_X70_Y28_N22
\Mem_dados|Memoria~1065\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1065_combout\ = (\Mem_dados|Memoria~1064_combout\ & (((\Mem_dados|Memoria~966_q\) # (!\ALU|Add0~5_combout\)))) # (!\Mem_dados|Memoria~1064_combout\ & (\Mem_dados|Memoria~838_q\ & ((\ALU|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~838_q\,
	datab => \Mem_dados|Memoria~1064_combout\,
	datac => \Mem_dados|Memoria~966_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1065_combout\);

-- Location: LCCOMB_X65_Y31_N8
\Mem_dados|Memoria~1068\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1068_combout\ = (\ALU|Add0~3_combout\ & (((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1065_combout\))) # (!\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~1067_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~1067_combout\,
	datac => \ALU|Add0~2_combout\,
	datad => \Mem_dados|Memoria~1065_combout\,
	combout => \Mem_dados|Memoria~1068_combout\);

-- Location: LCCOMB_X65_Y25_N10
\Mem_dados|Memoria~1030feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1030feeder_combout\ = \Banco_Regis|registers~1123_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1123_combout\,
	combout => \Mem_dados|Memoria~1030feeder_combout\);

-- Location: FF_X65_Y25_N11
\Mem_dados|Memoria~1030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~1030feeder_combout\,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1030_q\);

-- Location: FF_X66_Y25_N29
\Mem_dados|Memoria~902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1123_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~902_q\);

-- Location: LCCOMB_X65_Y25_N0
\Mem_dados|Memoria~646feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~646feeder_combout\ = \Banco_Regis|registers~1123_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1123_combout\,
	combout => \Mem_dados|Memoria~646feeder_combout\);

-- Location: FF_X65_Y25_N1
\Mem_dados|Memoria~646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~646feeder_combout\,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~646_q\);

-- Location: FF_X65_Y28_N5
\Mem_dados|Memoria~774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1123_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~774_q\);

-- Location: LCCOMB_X66_Y25_N18
\Mem_dados|Memoria~1069\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1069_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~774_q\))) # (!\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~646_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~646_q\,
	datab => \Mem_dados|Memoria~774_q\,
	datac => \ALU|Add0~5_combout\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1069_combout\);

-- Location: LCCOMB_X66_Y25_N28
\Mem_dados|Memoria~1070\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1070_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1069_combout\ & (\Mem_dados|Memoria~1030_q\)) # (!\Mem_dados|Memoria~1069_combout\ & ((\Mem_dados|Memoria~902_q\))))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1069_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1030_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~902_q\,
	datad => \Mem_dados|Memoria~1069_combout\,
	combout => \Mem_dados|Memoria~1070_combout\);

-- Location: LCCOMB_X65_Y31_N2
\Mem_dados|Memoria~1071\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1071_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1068_combout\ & ((\Mem_dados|Memoria~1070_combout\))) # (!\Mem_dados|Memoria~1068_combout\ & (\Mem_dados|Memoria~1063_combout\)))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1068_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~1063_combout\,
	datac => \Mem_dados|Memoria~1068_combout\,
	datad => \Mem_dados|Memoria~1070_combout\,
	combout => \Mem_dados|Memoria~1071_combout\);

-- Location: LCCOMB_X65_Y31_N24
\muxDepoisULA|X[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[0]~17_combout\ = (\muxDepoisULA|X[0]~16_combout\ & ((\Mem_dados|Memoria~1071_combout\) # ((!\mux_ULAMem~input_o\ & \ALU|Add0~0_combout\)))) # (!\muxDepoisULA|X[0]~16_combout\ & (!\mux_ULAMem~input_o\ & (\ALU|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxDepoisULA|X[0]~16_combout\,
	datab => \mux_ULAMem~input_o\,
	datac => \ALU|Add0~0_combout\,
	datad => \Mem_dados|Memoria~1071_combout\,
	combout => \muxDepoisULA|X[0]~17_combout\);

-- Location: LCCOMB_X65_Y31_N6
\muxDepoisULA|X[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[0]~19_combout\ = (\muxDepoisULA|X[0]~17_combout\) # ((\muxDepoisULA|X[0]~18_combout\ & \Mem_dados|Memoria~1081_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxDepoisULA|X[0]~18_combout\,
	datac => \Mem_dados|Memoria~1081_combout\,
	datad => \muxDepoisULA|X[0]~17_combout\,
	combout => \muxDepoisULA|X[0]~19_combout\);

-- Location: FF_X66_Y31_N9
\Banco_Regis|registers~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[0]~19_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~38_q\);

-- Location: LCCOMB_X66_Y31_N26
\Banco_Regis|registers~1124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1124_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((!\PC|DOUT[2]~_Duplicate_1_q\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~38_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~38_q\,
	datac => \PC|DOUT[2]~_Duplicate_1_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \Banco_Regis|registers~1124_combout\);

-- Location: LCCOMB_X67_Y29_N8
\ALU|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~0_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[0]~0_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\Banco_Regis|registers~1124_combout\ & (\ALU|Bnot|Add0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~0_combout\,
	datab => \Banco_Regis|registers~1124_combout\,
	datac => \ALU|Bnot|Add0~1_combout\,
	datad => \ALU|somaSub[0]~0_combout\,
	combout => \ALU|Add0~0_combout\);

-- Location: LCCOMB_X68_Y32_N28
\Banco_Regis|registers~365feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~365feeder_combout\ = \muxDepoisULA|X[7]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[7]~34_combout\,
	combout => \Banco_Regis|registers~365feeder_combout\);

-- Location: FF_X68_Y32_N29
\Banco_Regis|registers~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~365feeder_combout\,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~365_q\);

-- Location: FF_X67_Y32_N25
\Banco_Regis|registers~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[7]~34_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~333_q\);

-- Location: LCCOMB_X67_Y32_N24
\Banco_Regis|registers~1132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1132_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~365_q\)) # (!\PC|DOUT[2]~_Duplicate_1_q\ & ((\Banco_Regis|registers~333_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[2]~_Duplicate_1_q\,
	datab => \Banco_Regis|registers~365_q\,
	datac => \Banco_Regis|registers~333_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \Banco_Regis|registers~1132_combout\);

-- Location: LCCOMB_X67_Y32_N6
\Banco_Regis|registers~1184\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1184_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1132_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~45_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Banco_Regis|registers~45_q\,
	datac => \Banco_Regis|registers~1132_combout\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \Banco_Regis|registers~1184_combout\);

-- Location: LCCOMB_X63_Y31_N14
\Mem_dados|Memoria~269feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~269feeder_combout\ = \Banco_Regis|registers~1184_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1184_combout\,
	combout => \Mem_dados|Memoria~269feeder_combout\);

-- Location: FF_X63_Y31_N15
\Mem_dados|Memoria~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~269feeder_combout\,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~269_q\);

-- Location: FF_X65_Y32_N29
\Mem_dados|Memoria~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1184_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~237_q\);

-- Location: LCCOMB_X62_Y31_N18
\Mem_dados|Memoria~205feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~205feeder_combout\ = \Banco_Regis|registers~1184_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1184_combout\,
	combout => \Mem_dados|Memoria~205feeder_combout\);

-- Location: FF_X62_Y31_N19
\Mem_dados|Memoria~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~205feeder_combout\,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~205_q\);

-- Location: FF_X63_Y31_N9
\Mem_dados|Memoria~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1184_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~173_q\);

-- Location: LCCOMB_X63_Y31_N8
\Mem_dados|Memoria~1212\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1212_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~205_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~173_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~205_q\,
	datac => \Mem_dados|Memoria~173_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1212_combout\);

-- Location: LCCOMB_X65_Y32_N28
\Mem_dados|Memoria~1213\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1213_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1212_combout\ & (\Mem_dados|Memoria~269_q\)) # (!\Mem_dados|Memoria~1212_combout\ & ((\Mem_dados|Memoria~237_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~269_q\,
	datac => \Mem_dados|Memoria~237_q\,
	datad => \Mem_dados|Memoria~1212_combout\,
	combout => \Mem_dados|Memoria~1213_combout\);

-- Location: FF_X67_Y32_N7
\Mem_dados|Memoria~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~1184_combout\,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~525_q\);

-- Location: FF_X65_Y32_N11
\Mem_dados|Memoria~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1184_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~493_q\);

-- Location: FF_X66_Y32_N5
\Mem_dados|Memoria~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1184_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~461_q\);

-- Location: FF_X66_Y32_N27
\Mem_dados|Memoria~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1184_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~429_q\);

-- Location: LCCOMB_X66_Y32_N26
\Mem_dados|Memoria~1219\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1219_combout\ = (\ALU|Add0~3_combout\ & (((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~461_q\)) # (!\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~429_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~461_q\,
	datac => \Mem_dados|Memoria~429_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1219_combout\);

-- Location: LCCOMB_X65_Y32_N10
\Mem_dados|Memoria~1220\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1220_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1219_combout\ & (\Mem_dados|Memoria~525_q\)) # (!\Mem_dados|Memoria~1219_combout\ & ((\Mem_dados|Memoria~493_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~525_q\,
	datac => \Mem_dados|Memoria~493_q\,
	datad => \Mem_dados|Memoria~1219_combout\,
	combout => \Mem_dados|Memoria~1220_combout\);

-- Location: LCCOMB_X75_Y32_N12
\Mem_dados|Memoria~77feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~77feeder_combout\ = \Banco_Regis|registers~1184_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1184_combout\,
	combout => \Mem_dados|Memoria~77feeder_combout\);

-- Location: FF_X75_Y32_N13
\Mem_dados|Memoria~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~77feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~77_q\);

-- Location: LCCOMB_X75_Y32_N18
\Mem_dados|Memoria~109feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~109feeder_combout\ = \Banco_Regis|registers~1184_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1184_combout\,
	combout => \Mem_dados|Memoria~109feeder_combout\);

-- Location: FF_X75_Y32_N19
\Mem_dados|Memoria~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~109feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~109_q\);

-- Location: FF_X72_Y32_N5
\Mem_dados|Memoria~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1184_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~45_q\);

-- Location: LCCOMB_X72_Y32_N4
\Mem_dados|Memoria~1216\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1216_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~109_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~45_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~109_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~45_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1216_combout\);

-- Location: FF_X72_Y32_N15
\Mem_dados|Memoria~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1184_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~141_q\);

-- Location: LCCOMB_X72_Y32_N14
\Mem_dados|Memoria~1217\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1217_combout\ = (\Mem_dados|Memoria~1216_combout\ & (((\Mem_dados|Memoria~141_q\) # (!\ALU|Add0~2_combout\)))) # (!\Mem_dados|Memoria~1216_combout\ & (\Mem_dados|Memoria~77_q\ & ((\ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~77_q\,
	datab => \Mem_dados|Memoria~1216_combout\,
	datac => \Mem_dados|Memoria~141_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1217_combout\);

-- Location: LCCOMB_X74_Y28_N16
\Mem_dados|Memoria~333feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~333feeder_combout\ = \Banco_Regis|registers~1184_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1184_combout\,
	combout => \Mem_dados|Memoria~333feeder_combout\);

-- Location: FF_X74_Y28_N17
\Mem_dados|Memoria~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~333feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~333_q\);

-- Location: FF_X73_Y27_N31
\Mem_dados|Memoria~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1184_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~397_q\);

-- Location: LCCOMB_X74_Y28_N22
\Mem_dados|Memoria~365feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~365feeder_combout\ = \Banco_Regis|registers~1184_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1184_combout\,
	combout => \Mem_dados|Memoria~365feeder_combout\);

-- Location: FF_X74_Y28_N23
\Mem_dados|Memoria~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~365feeder_combout\,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~365_q\);

-- Location: FF_X73_Y27_N13
\Mem_dados|Memoria~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1184_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~301_q\);

-- Location: LCCOMB_X73_Y27_N12
\Mem_dados|Memoria~1214\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1214_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~365_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~301_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~365_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~301_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1214_combout\);

-- Location: LCCOMB_X73_Y27_N30
\Mem_dados|Memoria~1215\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1215_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1214_combout\ & ((\Mem_dados|Memoria~397_q\))) # (!\Mem_dados|Memoria~1214_combout\ & (\Mem_dados|Memoria~333_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~333_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~397_q\,
	datad => \Mem_dados|Memoria~1214_combout\,
	combout => \Mem_dados|Memoria~1215_combout\);

-- Location: LCCOMB_X68_Y32_N0
\Mem_dados|Memoria~1218\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1218_combout\ = (\ALU|Add0~4_combout\ & (((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & ((\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1215_combout\))) # (!\ALU|Add0~5_combout\ & (\Mem_dados|Memoria~1217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1217_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \ALU|Add0~5_combout\,
	datad => \Mem_dados|Memoria~1215_combout\,
	combout => \Mem_dados|Memoria~1218_combout\);

-- Location: LCCOMB_X68_Y32_N14
\Mem_dados|Memoria~1221\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1221_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1218_combout\ & ((\Mem_dados|Memoria~1220_combout\))) # (!\Mem_dados|Memoria~1218_combout\ & (\Mem_dados|Memoria~1213_combout\)))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1213_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1220_combout\,
	datad => \Mem_dados|Memoria~1218_combout\,
	combout => \Mem_dados|Memoria~1221_combout\);

-- Location: LCCOMB_X65_Y28_N10
\Mem_dados|Memoria~717feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~717feeder_combout\ = \Banco_Regis|registers~1184_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1184_combout\,
	combout => \Mem_dados|Memoria~717feeder_combout\);

-- Location: FF_X65_Y28_N11
\Mem_dados|Memoria~717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~717feeder_combout\,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~717_q\);

-- Location: LCCOMB_X66_Y25_N12
\Mem_dados|Memoria~845feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~845feeder_combout\ = \Banco_Regis|registers~1184_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1184_combout\,
	combout => \Mem_dados|Memoria~845feeder_combout\);

-- Location: FF_X66_Y25_N13
\Mem_dados|Memoria~845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~845feeder_combout\,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~845_q\);

-- Location: FF_X70_Y28_N21
\Mem_dados|Memoria~589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1184_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~589_q\);

-- Location: LCCOMB_X70_Y28_N20
\Mem_dados|Memoria~1202\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1202_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~845_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~589_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~845_q\,
	datac => \Mem_dados|Memoria~589_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1202_combout\);

-- Location: FF_X70_Y28_N15
\Mem_dados|Memoria~973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1184_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~973_q\);

-- Location: LCCOMB_X70_Y28_N14
\Mem_dados|Memoria~1203\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1203_combout\ = (\Mem_dados|Memoria~1202_combout\ & (((\Mem_dados|Memoria~973_q\) # (!\ALU|Add0~4_combout\)))) # (!\Mem_dados|Memoria~1202_combout\ & (\Mem_dados|Memoria~717_q\ & ((\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~717_q\,
	datab => \Mem_dados|Memoria~1202_combout\,
	datac => \Mem_dados|Memoria~973_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1203_combout\);

-- Location: LCCOMB_X65_Y25_N22
\Mem_dados|Memoria~1037feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1037feeder_combout\ = \Banco_Regis|registers~1184_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1184_combout\,
	combout => \Mem_dados|Memoria~1037feeder_combout\);

-- Location: FF_X65_Y25_N23
\Mem_dados|Memoria~1037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~1037feeder_combout\,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1037_q\);

-- Location: FF_X65_Y28_N17
\Mem_dados|Memoria~781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1184_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~781_q\);

-- Location: LCCOMB_X66_Y25_N6
\Mem_dados|Memoria~909feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~909feeder_combout\ = \Banco_Regis|registers~1184_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1184_combout\,
	combout => \Mem_dados|Memoria~909feeder_combout\);

-- Location: FF_X66_Y25_N7
\Mem_dados|Memoria~909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~909feeder_combout\,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~909_q\);

-- Location: FF_X65_Y25_N21
\Mem_dados|Memoria~653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1184_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~653_q\);

-- Location: LCCOMB_X65_Y25_N20
\Mem_dados|Memoria~1209\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1209_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~909_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~653_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~909_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~653_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1209_combout\);

-- Location: LCCOMB_X65_Y28_N16
\Mem_dados|Memoria~1210\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1210_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1209_combout\ & (\Mem_dados|Memoria~1037_q\)) # (!\Mem_dados|Memoria~1209_combout\ & ((\Mem_dados|Memoria~781_q\))))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1037_q\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~781_q\,
	datad => \Mem_dados|Memoria~1209_combout\,
	combout => \Mem_dados|Memoria~1210_combout\);

-- Location: LCCOMB_X69_Y33_N14
\Mem_dados|Memoria~813feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~813feeder_combout\ = \Banco_Regis|registers~1184_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1184_combout\,
	combout => \Mem_dados|Memoria~813feeder_combout\);

-- Location: FF_X69_Y33_N15
\Mem_dados|Memoria~813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~813feeder_combout\,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~813_q\);

-- Location: FF_X68_Y33_N29
\Mem_dados|Memoria~941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1184_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~941_q\);

-- Location: LCCOMB_X69_Y33_N16
\Mem_dados|Memoria~685feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~685feeder_combout\ = \Banco_Regis|registers~1184_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1184_combout\,
	combout => \Mem_dados|Memoria~685feeder_combout\);

-- Location: FF_X69_Y33_N17
\Mem_dados|Memoria~685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~685feeder_combout\,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~685_q\);

-- Location: FF_X68_Y33_N3
\Mem_dados|Memoria~557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1184_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~557_q\);

-- Location: LCCOMB_X68_Y33_N2
\Mem_dados|Memoria~1206\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1206_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~685_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~557_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~685_q\,
	datac => \Mem_dados|Memoria~557_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1206_combout\);

-- Location: LCCOMB_X68_Y33_N28
\Mem_dados|Memoria~1207\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1207_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1206_combout\ & ((\Mem_dados|Memoria~941_q\))) # (!\Mem_dados|Memoria~1206_combout\ & (\Mem_dados|Memoria~813_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~813_q\,
	datac => \Mem_dados|Memoria~941_q\,
	datad => \Mem_dados|Memoria~1206_combout\,
	combout => \Mem_dados|Memoria~1207_combout\);

-- Location: LCCOMB_X75_Y29_N22
\Mem_dados|Memoria~877feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~877feeder_combout\ = \Banco_Regis|registers~1184_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1184_combout\,
	combout => \Mem_dados|Memoria~877feeder_combout\);

-- Location: FF_X75_Y29_N23
\Mem_dados|Memoria~877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~877feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~877_q\);

-- Location: FF_X72_Y29_N27
\Mem_dados|Memoria~1005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1184_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1005_q\);

-- Location: LCCOMB_X75_Y29_N24
\Mem_dados|Memoria~749feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~749feeder_combout\ = \Banco_Regis|registers~1184_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1184_combout\,
	combout => \Mem_dados|Memoria~749feeder_combout\);

-- Location: FF_X75_Y29_N25
\Mem_dados|Memoria~749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~749feeder_combout\,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~749_q\);

-- Location: FF_X72_Y29_N17
\Mem_dados|Memoria~621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1184_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~621_q\);

-- Location: LCCOMB_X72_Y29_N16
\Mem_dados|Memoria~1204\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1204_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~749_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~621_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~749_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~621_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1204_combout\);

-- Location: LCCOMB_X72_Y29_N26
\Mem_dados|Memoria~1205\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1205_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1204_combout\ & ((\Mem_dados|Memoria~1005_q\))) # (!\Mem_dados|Memoria~1204_combout\ & (\Mem_dados|Memoria~877_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~877_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~1005_q\,
	datad => \Mem_dados|Memoria~1204_combout\,
	combout => \Mem_dados|Memoria~1205_combout\);

-- Location: LCCOMB_X68_Y32_N18
\Mem_dados|Memoria~1208\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1208_combout\ = (\ALU|Add0~2_combout\ & (\ALU|Add0~3_combout\)) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1205_combout\))) # (!\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~1207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~1207_combout\,
	datad => \Mem_dados|Memoria~1205_combout\,
	combout => \Mem_dados|Memoria~1208_combout\);

-- Location: LCCOMB_X68_Y32_N16
\Mem_dados|Memoria~1211\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1211_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1208_combout\ & ((\Mem_dados|Memoria~1210_combout\))) # (!\Mem_dados|Memoria~1208_combout\ & (\Mem_dados|Memoria~1203_combout\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~1203_combout\,
	datac => \Mem_dados|Memoria~1210_combout\,
	datad => \Mem_dados|Memoria~1208_combout\,
	combout => \Mem_dados|Memoria~1211_combout\);

-- Location: LCCOMB_X68_Y32_N2
\muxDepoisULA|X[7]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[7]~33_combout\ = (\muxDepoisULA|X[0]~16_combout\ & ((\Mem_dados|Memoria~1211_combout\) # ((!\mux_ULAMem~input_o\ & \ALU|Add0~7_combout\)))) # (!\muxDepoisULA|X[0]~16_combout\ & (!\mux_ULAMem~input_o\ & (\ALU|Add0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxDepoisULA|X[0]~16_combout\,
	datab => \mux_ULAMem~input_o\,
	datac => \ALU|Add0~7_combout\,
	datad => \Mem_dados|Memoria~1211_combout\,
	combout => \muxDepoisULA|X[7]~33_combout\);

-- Location: LCCOMB_X68_Y32_N10
\muxDepoisULA|X[7]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[7]~34_combout\ = (\muxDepoisULA|X[7]~33_combout\) # ((\muxDepoisULA|X[0]~18_combout\ & \Mem_dados|Memoria~1221_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxDepoisULA|X[0]~18_combout\,
	datac => \Mem_dados|Memoria~1221_combout\,
	datad => \muxDepoisULA|X[7]~33_combout\,
	combout => \muxDepoisULA|X[7]~34_combout\);

-- Location: FF_X68_Y32_N11
\Banco_Regis|registers~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \muxDepoisULA|X[7]~34_combout\,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~45_q\);

-- Location: LCCOMB_X67_Y32_N10
\muxAntesULA|X[7]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[7]~47_combout\ = (!\mux_RtIm~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1132_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~45_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_RtIm~input_o\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \Banco_Regis|registers~45_q\,
	datad => \Banco_Regis|registers~1132_combout\,
	combout => \muxAntesULA|X[7]~47_combout\);

-- Location: LCCOMB_X67_Y31_N14
\ALU|Bnot|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~15_combout\ = (\ALU|Bnot|Add0~14\ & (\UC_ULA|Equal0~0_combout\ $ ((!\muxAntesULA|X[7]~47_combout\)))) # (!\ALU|Bnot|Add0~14\ & ((\UC_ULA|Equal0~0_combout\ $ (\muxAntesULA|X[7]~47_combout\)) # (GND)))
-- \ALU|Bnot|Add0~16\ = CARRY((\UC_ULA|Equal0~0_combout\ $ (!\muxAntesULA|X[7]~47_combout\)) # (!\ALU|Bnot|Add0~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|Equal0~0_combout\,
	datab => \muxAntesULA|X[7]~47_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~14\,
	combout => \ALU|Bnot|Add0~15_combout\,
	cout => \ALU|Bnot|Add0~16\);

-- Location: LCCOMB_X67_Y32_N26
\Banco_Regis|registers~1196\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1196_combout\ = (\Banco_Regis|registers~45_q\ & ((\PC|DOUT[5]~_Duplicate_1_q\) # ((\PC|DOUT[4]~_Duplicate_1_q\) # (\PC|DOUT[3]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[5]~_Duplicate_1_q\,
	datab => \PC|DOUT[4]~_Duplicate_1_q\,
	datac => \Banco_Regis|registers~45_q\,
	datad => \PC|DOUT[3]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1196_combout\);

-- Location: LCCOMB_X68_Y31_N14
\ALU|somaSub[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[7]~14_combout\ = (\ALU|Bnot|Add0~15_combout\ & ((\Banco_Regis|registers~1196_combout\ & (\ALU|somaSub[6]~13\ & VCC)) # (!\Banco_Regis|registers~1196_combout\ & (!\ALU|somaSub[6]~13\)))) # (!\ALU|Bnot|Add0~15_combout\ & 
-- ((\Banco_Regis|registers~1196_combout\ & (!\ALU|somaSub[6]~13\)) # (!\Banco_Regis|registers~1196_combout\ & ((\ALU|somaSub[6]~13\) # (GND)))))
-- \ALU|somaSub[7]~15\ = CARRY((\ALU|Bnot|Add0~15_combout\ & (!\Banco_Regis|registers~1196_combout\ & !\ALU|somaSub[6]~13\)) # (!\ALU|Bnot|Add0~15_combout\ & ((!\ALU|somaSub[6]~13\) # (!\Banco_Regis|registers~1196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~15_combout\,
	datab => \Banco_Regis|registers~1196_combout\,
	datad => VCC,
	cin => \ALU|somaSub[6]~13\,
	combout => \ALU|somaSub[7]~14_combout\,
	cout => \ALU|somaSub[7]~15\);

-- Location: LCCOMB_X68_Y24_N8
\ALU|Add0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~7_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[7]~14_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\ALU|Bnot|Add0~15_combout\ & (\Banco_Regis|registers~1196_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~0_combout\,
	datab => \ALU|Bnot|Add0~15_combout\,
	datac => \Banco_Regis|registers~1196_combout\,
	datad => \ALU|somaSub[7]~14_combout\,
	combout => \ALU|Add0~7_combout\);

-- Location: FF_X70_Y31_N23
\Banco_Regis|registers~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[8]~36_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~366_q\);

-- Location: FF_X70_Y31_N9
\Banco_Regis|registers~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[8]~36_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~334_q\);

-- Location: LCCOMB_X70_Y31_N8
\Banco_Regis|registers~1133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1133_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~366_q\)) # (!\PC|DOUT[2]~_Duplicate_1_q\ & ((\Banco_Regis|registers~334_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~366_q\,
	datab => \PC|DOUT[2]~_Duplicate_1_q\,
	datac => \Banco_Regis|registers~334_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \Banco_Regis|registers~1133_combout\);

-- Location: LCCOMB_X70_Y31_N6
\Banco_Regis|registers~1185\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1185_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~1133_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~46_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1133_combout\,
	datab => \Banco_Regis|registers~46_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \Banco_Regis|registers~1185_combout\);

-- Location: FF_X72_Y29_N29
\Mem_dados|Memoria~1006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1185_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1006_q\);

-- Location: FF_X73_Y31_N31
\Mem_dados|Memoria~750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1185_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~750_q\);

-- Location: LCCOMB_X73_Y30_N0
\Mem_dados|Memoria~878feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~878feeder_combout\ = \Banco_Regis|registers~1185_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1185_combout\,
	combout => \Mem_dados|Memoria~878feeder_combout\);

-- Location: FF_X73_Y30_N1
\Mem_dados|Memoria~878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~878feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~878_q\);

-- Location: FF_X73_Y31_N17
\Mem_dados|Memoria~622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1185_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~622_q\);

-- Location: LCCOMB_X73_Y31_N16
\Mem_dados|Memoria~1222\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1222_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~878_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~622_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~878_q\,
	datac => \Mem_dados|Memoria~622_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1222_combout\);

-- Location: LCCOMB_X73_Y31_N30
\Mem_dados|Memoria~1223\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1223_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1222_combout\ & (\Mem_dados|Memoria~1006_q\)) # (!\Mem_dados|Memoria~1222_combout\ & ((\Mem_dados|Memoria~750_q\))))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~1006_q\,
	datac => \Mem_dados|Memoria~750_q\,
	datad => \Mem_dados|Memoria~1222_combout\,
	combout => \Mem_dados|Memoria~1223_combout\);

-- Location: LCCOMB_X69_Y25_N20
\Mem_dados|Memoria~1038feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1038feeder_combout\ = \Banco_Regis|registers~1185_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1185_combout\,
	combout => \Mem_dados|Memoria~1038feeder_combout\);

-- Location: FF_X69_Y25_N21
\Mem_dados|Memoria~1038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~1038feeder_combout\,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1038_q\);

-- Location: FF_X69_Y25_N23
\Mem_dados|Memoria~910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1185_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~910_q\);

-- Location: LCCOMB_X70_Y25_N8
\Mem_dados|Memoria~782feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~782feeder_combout\ = \Banco_Regis|registers~1185_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1185_combout\,
	combout => \Mem_dados|Memoria~782feeder_combout\);

-- Location: FF_X70_Y25_N9
\Mem_dados|Memoria~782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~782feeder_combout\,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~782_q\);

-- Location: FF_X70_Y25_N27
\Mem_dados|Memoria~654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1185_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~654_q\);

-- Location: LCCOMB_X70_Y25_N26
\Mem_dados|Memoria~1229\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1229_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~782_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~654_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~782_q\,
	datac => \Mem_dados|Memoria~654_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1229_combout\);

-- Location: LCCOMB_X69_Y25_N22
\Mem_dados|Memoria~1230\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1230_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1229_combout\ & (\Mem_dados|Memoria~1038_q\)) # (!\Mem_dados|Memoria~1229_combout\ & ((\Mem_dados|Memoria~910_q\))))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~1038_q\,
	datac => \Mem_dados|Memoria~910_q\,
	datad => \Mem_dados|Memoria~1229_combout\,
	combout => \Mem_dados|Memoria~1230_combout\);

-- Location: LCCOMB_X63_Y28_N20
\Mem_dados|Memoria~846feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~846feeder_combout\ = \Banco_Regis|registers~1185_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1185_combout\,
	combout => \Mem_dados|Memoria~846feeder_combout\);

-- Location: FF_X63_Y28_N21
\Mem_dados|Memoria~846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~846feeder_combout\,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~846_q\);

-- Location: FF_X66_Y28_N15
\Mem_dados|Memoria~974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1185_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~974_q\);

-- Location: FF_X66_Y28_N1
\Mem_dados|Memoria~590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1185_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~590_q\);

-- Location: LCCOMB_X65_Y28_N6
\Mem_dados|Memoria~718feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~718feeder_combout\ = \Banco_Regis|registers~1185_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1185_combout\,
	combout => \Mem_dados|Memoria~718feeder_combout\);

-- Location: FF_X65_Y28_N7
\Mem_dados|Memoria~718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~718feeder_combout\,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~718_q\);

-- Location: LCCOMB_X66_Y28_N0
\Mem_dados|Memoria~1224\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1224_combout\ = (\ALU|Add0~5_combout\ & (\ALU|Add0~4_combout\)) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~718_q\))) # (!\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~590_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~590_q\,
	datad => \Mem_dados|Memoria~718_q\,
	combout => \Mem_dados|Memoria~1224_combout\);

-- Location: LCCOMB_X66_Y28_N14
\Mem_dados|Memoria~1225\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1225_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1224_combout\ & ((\Mem_dados|Memoria~974_q\))) # (!\Mem_dados|Memoria~1224_combout\ & (\Mem_dados|Memoria~846_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~846_q\,
	datac => \Mem_dados|Memoria~974_q\,
	datad => \Mem_dados|Memoria~1224_combout\,
	combout => \Mem_dados|Memoria~1225_combout\);

-- Location: LCCOMB_X70_Y33_N14
\Mem_dados|Memoria~686feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~686feeder_combout\ = \Banco_Regis|registers~1185_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1185_combout\,
	combout => \Mem_dados|Memoria~686feeder_combout\);

-- Location: FF_X70_Y33_N15
\Mem_dados|Memoria~686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~686feeder_combout\,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~686_q\);

-- Location: FF_X70_Y26_N7
\Mem_dados|Memoria~942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1185_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~942_q\);

-- Location: LCCOMB_X70_Y33_N16
\Mem_dados|Memoria~814feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~814feeder_combout\ = \Banco_Regis|registers~1185_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1185_combout\,
	combout => \Mem_dados|Memoria~814feeder_combout\);

-- Location: FF_X70_Y33_N17
\Mem_dados|Memoria~814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~814feeder_combout\,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~814_q\);

-- Location: FF_X70_Y26_N17
\Mem_dados|Memoria~558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1185_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~558_q\);

-- Location: LCCOMB_X70_Y26_N16
\Mem_dados|Memoria~1226\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1226_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~814_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~558_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~814_q\,
	datac => \Mem_dados|Memoria~558_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1226_combout\);

-- Location: LCCOMB_X70_Y26_N6
\Mem_dados|Memoria~1227\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1227_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1226_combout\ & ((\Mem_dados|Memoria~942_q\))) # (!\Mem_dados|Memoria~1226_combout\ & (\Mem_dados|Memoria~686_q\)))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~686_q\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~942_q\,
	datad => \Mem_dados|Memoria~1226_combout\,
	combout => \Mem_dados|Memoria~1227_combout\);

-- Location: LCCOMB_X70_Y26_N20
\Mem_dados|Memoria~1228\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1228_combout\ = (\ALU|Add0~3_combout\ & (((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~1225_combout\)) # (!\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1227_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~1225_combout\,
	datac => \ALU|Add0~2_combout\,
	datad => \Mem_dados|Memoria~1227_combout\,
	combout => \Mem_dados|Memoria~1228_combout\);

-- Location: LCCOMB_X70_Y26_N18
\Mem_dados|Memoria~1231\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1231_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1228_combout\ & ((\Mem_dados|Memoria~1230_combout\))) # (!\Mem_dados|Memoria~1228_combout\ & (\Mem_dados|Memoria~1223_combout\)))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~1223_combout\,
	datac => \Mem_dados|Memoria~1230_combout\,
	datad => \Mem_dados|Memoria~1228_combout\,
	combout => \Mem_dados|Memoria~1231_combout\);

-- Location: LCCOMB_X70_Y26_N0
\muxDepoisULA|X[8]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[8]~35_combout\ = (\ALU|Add0~8_combout\ & (((\muxDepoisULA|X[0]~16_combout\ & \Mem_dados|Memoria~1231_combout\)) # (!\mux_ULAMem~input_o\))) # (!\ALU|Add0~8_combout\ & (((\muxDepoisULA|X[0]~16_combout\ & \Mem_dados|Memoria~1231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~8_combout\,
	datab => \mux_ULAMem~input_o\,
	datac => \muxDepoisULA|X[0]~16_combout\,
	datad => \Mem_dados|Memoria~1231_combout\,
	combout => \muxDepoisULA|X[8]~35_combout\);

-- Location: LCCOMB_X65_Y32_N8
\Mem_dados|Memoria~494feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~494feeder_combout\ = \Banco_Regis|registers~1185_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1185_combout\,
	combout => \Mem_dados|Memoria~494feeder_combout\);

-- Location: FF_X65_Y32_N9
\Mem_dados|Memoria~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~494feeder_combout\,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~494_q\);

-- Location: FF_X63_Y32_N23
\Mem_dados|Memoria~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1185_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~430_q\);

-- Location: LCCOMB_X63_Y32_N22
\Mem_dados|Memoria~1239\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1239_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~494_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~430_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~494_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~430_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1239_combout\);

-- Location: LCCOMB_X63_Y33_N4
\Mem_dados|Memoria~526feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~526feeder_combout\ = \Banco_Regis|registers~1185_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1185_combout\,
	combout => \Mem_dados|Memoria~526feeder_combout\);

-- Location: FF_X63_Y33_N5
\Mem_dados|Memoria~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~526feeder_combout\,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~526_q\);

-- Location: FF_X63_Y32_N21
\Mem_dados|Memoria~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1185_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~462_q\);

-- Location: LCCOMB_X63_Y32_N20
\Mem_dados|Memoria~1240\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1240_combout\ = (\Mem_dados|Memoria~1239_combout\ & ((\Mem_dados|Memoria~526_q\) # ((!\ALU|Add0~2_combout\)))) # (!\Mem_dados|Memoria~1239_combout\ & (((\Mem_dados|Memoria~462_q\ & \ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1239_combout\,
	datab => \Mem_dados|Memoria~526_q\,
	datac => \Mem_dados|Memoria~462_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1240_combout\);

-- Location: LCCOMB_X72_Y28_N26
\Mem_dados|Memoria~398feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~398feeder_combout\ = \Banco_Regis|registers~1185_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1185_combout\,
	combout => \Mem_dados|Memoria~398feeder_combout\);

-- Location: FF_X72_Y28_N27
\Mem_dados|Memoria~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~398feeder_combout\,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~398_q\);

-- Location: FF_X72_Y28_N25
\Mem_dados|Memoria~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1185_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~366_q\);

-- Location: LCCOMB_X74_Y28_N8
\Mem_dados|Memoria~334feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~334feeder_combout\ = \Banco_Regis|registers~1185_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1185_combout\,
	combout => \Mem_dados|Memoria~334feeder_combout\);

-- Location: FF_X74_Y28_N9
\Mem_dados|Memoria~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~334feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~334_q\);

-- Location: FF_X73_Y28_N29
\Mem_dados|Memoria~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1185_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~302_q\);

-- Location: LCCOMB_X73_Y28_N28
\Mem_dados|Memoria~1232\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1232_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~334_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~302_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~334_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~302_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1232_combout\);

-- Location: LCCOMB_X72_Y28_N24
\Mem_dados|Memoria~1233\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1233_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1232_combout\ & (\Mem_dados|Memoria~398_q\)) # (!\Mem_dados|Memoria~1232_combout\ & ((\Mem_dados|Memoria~366_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~398_q\,
	datac => \Mem_dados|Memoria~366_q\,
	datad => \Mem_dados|Memoria~1232_combout\,
	combout => \Mem_dados|Memoria~1233_combout\);

-- Location: LCCOMB_X74_Y32_N24
\Mem_dados|Memoria~110feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~110feeder_combout\ = \Banco_Regis|registers~1185_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1185_combout\,
	combout => \Mem_dados|Memoria~110feeder_combout\);

-- Location: FF_X74_Y32_N25
\Mem_dados|Memoria~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~110feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~110_q\);

-- Location: FF_X72_Y32_N19
\Mem_dados|Memoria~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1185_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~142_q\);

-- Location: LCCOMB_X74_Y32_N6
\Mem_dados|Memoria~78feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~78feeder_combout\ = \Banco_Regis|registers~1185_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1185_combout\,
	combout => \Mem_dados|Memoria~78feeder_combout\);

-- Location: FF_X74_Y32_N7
\Mem_dados|Memoria~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~78feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~78_q\);

-- Location: FF_X72_Y32_N29
\Mem_dados|Memoria~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1185_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~46_q\);

-- Location: LCCOMB_X72_Y32_N28
\Mem_dados|Memoria~1236\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1236_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~78_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~46_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~78_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~46_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1236_combout\);

-- Location: LCCOMB_X72_Y32_N18
\Mem_dados|Memoria~1237\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1237_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1236_combout\ & ((\Mem_dados|Memoria~142_q\))) # (!\Mem_dados|Memoria~1236_combout\ & (\Mem_dados|Memoria~110_q\)))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~110_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~142_q\,
	datad => \Mem_dados|Memoria~1236_combout\,
	combout => \Mem_dados|Memoria~1237_combout\);

-- Location: LCCOMB_X62_Y31_N8
\Mem_dados|Memoria~206feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~206feeder_combout\ = \Banco_Regis|registers~1185_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1185_combout\,
	combout => \Mem_dados|Memoria~206feeder_combout\);

-- Location: FF_X62_Y31_N9
\Mem_dados|Memoria~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~206feeder_combout\,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~206_q\);

-- Location: FF_X63_Y31_N19
\Mem_dados|Memoria~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1185_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~270_q\);

-- Location: LCCOMB_X62_Y31_N2
\Mem_dados|Memoria~238feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~238feeder_combout\ = \Banco_Regis|registers~1185_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1185_combout\,
	combout => \Mem_dados|Memoria~238feeder_combout\);

-- Location: FF_X62_Y31_N3
\Mem_dados|Memoria~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~238feeder_combout\,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~238_q\);

-- Location: FF_X63_Y31_N29
\Mem_dados|Memoria~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1185_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~174_q\);

-- Location: LCCOMB_X63_Y31_N28
\Mem_dados|Memoria~1234\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1234_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~238_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~174_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~238_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~174_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1234_combout\);

-- Location: LCCOMB_X63_Y31_N18
\Mem_dados|Memoria~1235\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1235_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1234_combout\ & ((\Mem_dados|Memoria~270_q\))) # (!\Mem_dados|Memoria~1234_combout\ & (\Mem_dados|Memoria~206_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~206_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~270_q\,
	datad => \Mem_dados|Memoria~1234_combout\,
	combout => \Mem_dados|Memoria~1235_combout\);

-- Location: LCCOMB_X70_Y26_N26
\Mem_dados|Memoria~1238\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1238_combout\ = (\ALU|Add0~5_combout\ & (\ALU|Add0~4_combout\)) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1235_combout\))) # (!\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~1237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1237_combout\,
	datad => \Mem_dados|Memoria~1235_combout\,
	combout => \Mem_dados|Memoria~1238_combout\);

-- Location: LCCOMB_X70_Y27_N28
\Mem_dados|Memoria~1241\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1241_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1238_combout\ & (\Mem_dados|Memoria~1240_combout\)) # (!\Mem_dados|Memoria~1238_combout\ & ((\Mem_dados|Memoria~1233_combout\))))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~1240_combout\,
	datac => \Mem_dados|Memoria~1233_combout\,
	datad => \Mem_dados|Memoria~1238_combout\,
	combout => \Mem_dados|Memoria~1241_combout\);

-- Location: LCCOMB_X70_Y27_N26
\muxDepoisULA|X[8]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[8]~36_combout\ = (\muxDepoisULA|X[8]~35_combout\) # ((\muxDepoisULA|X[0]~18_combout\ & \Mem_dados|Memoria~1241_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxDepoisULA|X[0]~18_combout\,
	datab => \muxDepoisULA|X[8]~35_combout\,
	datad => \Mem_dados|Memoria~1241_combout\,
	combout => \muxDepoisULA|X[8]~36_combout\);

-- Location: LCCOMB_X70_Y27_N8
\Banco_Regis|registers~46feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~46feeder_combout\ = \muxDepoisULA|X[8]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[8]~36_combout\,
	combout => \Banco_Regis|registers~46feeder_combout\);

-- Location: FF_X70_Y27_N9
\Banco_Regis|registers~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~46feeder_combout\,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~46_q\);

-- Location: LCCOMB_X70_Y31_N12
\muxAntesULA|X[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[8]~48_combout\ = (!\mux_RtIm~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1133_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~46_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_RtIm~input_o\,
	datab => \Banco_Regis|registers~46_q\,
	datac => \Banco_Regis|registers~1133_combout\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \muxAntesULA|X[8]~48_combout\);

-- Location: LCCOMB_X67_Y31_N16
\ALU|Bnot|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~17_combout\ = (\ALU|Bnot|Add0~16\ & ((\muxAntesULA|X[8]~48_combout\ $ (\UC_ULA|Equal0~0_combout\)))) # (!\ALU|Bnot|Add0~16\ & (\muxAntesULA|X[8]~48_combout\ $ (\UC_ULA|Equal0~0_combout\ $ (VCC))))
-- \ALU|Bnot|Add0~18\ = CARRY((!\ALU|Bnot|Add0~16\ & (\muxAntesULA|X[8]~48_combout\ $ (\UC_ULA|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxAntesULA|X[8]~48_combout\,
	datab => \UC_ULA|Equal0~0_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~16\,
	combout => \ALU|Bnot|Add0~17_combout\,
	cout => \ALU|Bnot|Add0~18\);

-- Location: LCCOMB_X65_Y27_N24
\Banco_Regis|registers~1197\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1197_combout\ = (\Banco_Regis|registers~46_q\ & ((\PC|DOUT[5]~_Duplicate_1_q\) # ((\PC|DOUT[3]~_Duplicate_1_q\) # (\PC|DOUT[4]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[5]~_Duplicate_1_q\,
	datab => \PC|DOUT[3]~_Duplicate_1_q\,
	datac => \Banco_Regis|registers~46_q\,
	datad => \PC|DOUT[4]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1197_combout\);

-- Location: LCCOMB_X68_Y31_N16
\ALU|somaSub[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[8]~16_combout\ = ((\ALU|Bnot|Add0~17_combout\ $ (\Banco_Regis|registers~1197_combout\ $ (!\ALU|somaSub[7]~15\)))) # (GND)
-- \ALU|somaSub[8]~17\ = CARRY((\ALU|Bnot|Add0~17_combout\ & ((\Banco_Regis|registers~1197_combout\) # (!\ALU|somaSub[7]~15\))) # (!\ALU|Bnot|Add0~17_combout\ & (\Banco_Regis|registers~1197_combout\ & !\ALU|somaSub[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~17_combout\,
	datab => \Banco_Regis|registers~1197_combout\,
	datad => VCC,
	cin => \ALU|somaSub[7]~15\,
	combout => \ALU|somaSub[8]~16_combout\,
	cout => \ALU|somaSub[8]~17\);

-- Location: LCCOMB_X68_Y24_N14
\ALU|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~8_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[8]~16_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\ALU|Bnot|Add0~17_combout\ & (\Banco_Regis|registers~1197_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~0_combout\,
	datab => \ALU|Bnot|Add0~17_combout\,
	datac => \Banco_Regis|registers~1197_combout\,
	datad => \ALU|somaSub[8]~16_combout\,
	combout => \ALU|Add0~8_combout\);

-- Location: FF_X66_Y27_N5
\Banco_Regis|registers~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~38_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~367_q\);

-- Location: FF_X66_Y27_N11
\Banco_Regis|registers~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~38_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~335_q\);

-- Location: LCCOMB_X66_Y27_N10
\Banco_Regis|registers~1134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1134_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~367_q\)) # (!\PC|DOUT[2]~_Duplicate_1_q\ & ((\Banco_Regis|registers~335_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[2]~_Duplicate_1_q\,
	datab => \Banco_Regis|registers~367_q\,
	datac => \Banco_Regis|registers~335_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \Banco_Regis|registers~1134_combout\);

-- Location: LCCOMB_X66_Y27_N12
\Banco_Regis|registers~1186\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1186_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1134_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~47_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~47_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datad => \Banco_Regis|registers~1134_combout\,
	combout => \Banco_Regis|registers~1186_combout\);

-- Location: LCCOMB_X75_Y29_N10
\Mem_dados|Memoria~879feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~879feeder_combout\ = \Banco_Regis|registers~1186_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1186_combout\,
	combout => \Mem_dados|Memoria~879feeder_combout\);

-- Location: FF_X75_Y29_N11
\Mem_dados|Memoria~879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~879feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~879_q\);

-- Location: FF_X72_Y29_N5
\Mem_dados|Memoria~1007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1186_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1007_q\);

-- Location: LCCOMB_X75_Y29_N20
\Mem_dados|Memoria~751feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~751feeder_combout\ = \Banco_Regis|registers~1186_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1186_combout\,
	combout => \Mem_dados|Memoria~751feeder_combout\);

-- Location: FF_X75_Y29_N21
\Mem_dados|Memoria~751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~751feeder_combout\,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~751_q\);

-- Location: FF_X72_Y29_N11
\Mem_dados|Memoria~623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1186_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~623_q\);

-- Location: LCCOMB_X72_Y29_N10
\Mem_dados|Memoria~1244\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1244_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~751_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~623_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~751_q\,
	datac => \Mem_dados|Memoria~623_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1244_combout\);

-- Location: LCCOMB_X72_Y29_N4
\Mem_dados|Memoria~1245\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1245_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1244_combout\ & ((\Mem_dados|Memoria~1007_q\))) # (!\Mem_dados|Memoria~1244_combout\ & (\Mem_dados|Memoria~879_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~879_q\,
	datac => \Mem_dados|Memoria~1007_q\,
	datad => \Mem_dados|Memoria~1244_combout\,
	combout => \Mem_dados|Memoria~1245_combout\);

-- Location: LCCOMB_X70_Y33_N6
\Mem_dados|Memoria~815feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~815feeder_combout\ = \Banco_Regis|registers~1186_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1186_combout\,
	combout => \Mem_dados|Memoria~815feeder_combout\);

-- Location: FF_X70_Y33_N7
\Mem_dados|Memoria~815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~815feeder_combout\,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~815_q\);

-- Location: FF_X69_Y26_N9
\Mem_dados|Memoria~943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1186_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~943_q\);

-- Location: LCCOMB_X70_Y33_N28
\Mem_dados|Memoria~687feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~687feeder_combout\ = \Banco_Regis|registers~1186_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1186_combout\,
	combout => \Mem_dados|Memoria~687feeder_combout\);

-- Location: FF_X70_Y33_N29
\Mem_dados|Memoria~687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~687feeder_combout\,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~687_q\);

-- Location: FF_X69_Y26_N7
\Mem_dados|Memoria~559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1186_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~559_q\);

-- Location: LCCOMB_X69_Y26_N6
\Mem_dados|Memoria~1246\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1246_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~687_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~559_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~687_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~559_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1246_combout\);

-- Location: LCCOMB_X69_Y26_N8
\Mem_dados|Memoria~1247\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1247_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1246_combout\ & ((\Mem_dados|Memoria~943_q\))) # (!\Mem_dados|Memoria~1246_combout\ & (\Mem_dados|Memoria~815_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~815_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~943_q\,
	datad => \Mem_dados|Memoria~1246_combout\,
	combout => \Mem_dados|Memoria~1247_combout\);

-- Location: LCCOMB_X69_Y26_N30
\Mem_dados|Memoria~1248\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1248_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1245_combout\) # ((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & (((\Mem_dados|Memoria~1247_combout\ & !\ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1245_combout\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~1247_combout\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1248_combout\);

-- Location: LCCOMB_X67_Y25_N2
\Mem_dados|Memoria~1039feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1039feeder_combout\ = \Banco_Regis|registers~1186_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1186_combout\,
	combout => \Mem_dados|Memoria~1039feeder_combout\);

-- Location: FF_X67_Y25_N3
\Mem_dados|Memoria~1039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~1039feeder_combout\,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1039_q\);

-- Location: FF_X70_Y25_N1
\Mem_dados|Memoria~783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1186_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~783_q\);

-- Location: LCCOMB_X67_Y25_N16
\Mem_dados|Memoria~911feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~911feeder_combout\ = \Banco_Regis|registers~1186_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1186_combout\,
	combout => \Mem_dados|Memoria~911feeder_combout\);

-- Location: FF_X67_Y25_N17
\Mem_dados|Memoria~911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~911feeder_combout\,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~911_q\);

-- Location: FF_X70_Y25_N11
\Mem_dados|Memoria~655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1186_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~655_q\);

-- Location: LCCOMB_X70_Y25_N10
\Mem_dados|Memoria~1249\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1249_combout\ = (\ALU|Add0~4_combout\ & (((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & ((\ALU|Add0~5_combout\ & (\Mem_dados|Memoria~911_q\)) # (!\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~655_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~911_q\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~655_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1249_combout\);

-- Location: LCCOMB_X70_Y25_N0
\Mem_dados|Memoria~1250\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1250_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1249_combout\ & (\Mem_dados|Memoria~1039_q\)) # (!\Mem_dados|Memoria~1249_combout\ & ((\Mem_dados|Memoria~783_q\))))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1039_q\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~783_q\,
	datad => \Mem_dados|Memoria~1249_combout\,
	combout => \Mem_dados|Memoria~1250_combout\);

-- Location: FF_X66_Y28_N31
\Mem_dados|Memoria~975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1186_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~975_q\);

-- Location: FF_X65_Y28_N25
\Mem_dados|Memoria~719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1186_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~719_q\);

-- Location: FF_X66_Y28_N5
\Mem_dados|Memoria~591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1186_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~591_q\);

-- Location: LCCOMB_X63_Y28_N14
\Mem_dados|Memoria~847feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~847feeder_combout\ = \Banco_Regis|registers~1186_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1186_combout\,
	combout => \Mem_dados|Memoria~847feeder_combout\);

-- Location: FF_X63_Y28_N15
\Mem_dados|Memoria~847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~847feeder_combout\,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~847_q\);

-- Location: LCCOMB_X66_Y28_N4
\Mem_dados|Memoria~1242\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1242_combout\ = (\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\) # ((\Mem_dados|Memoria~847_q\)))) # (!\ALU|Add0~5_combout\ & (!\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~591_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~591_q\,
	datad => \Mem_dados|Memoria~847_q\,
	combout => \Mem_dados|Memoria~1242_combout\);

-- Location: LCCOMB_X65_Y28_N24
\Mem_dados|Memoria~1243\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1243_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1242_combout\ & (\Mem_dados|Memoria~975_q\)) # (!\Mem_dados|Memoria~1242_combout\ & ((\Mem_dados|Memoria~719_q\))))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~975_q\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~719_q\,
	datad => \Mem_dados|Memoria~1242_combout\,
	combout => \Mem_dados|Memoria~1243_combout\);

-- Location: LCCOMB_X69_Y26_N20
\Mem_dados|Memoria~1251\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1251_combout\ = (\Mem_dados|Memoria~1248_combout\ & (((\Mem_dados|Memoria~1250_combout\)) # (!\ALU|Add0~2_combout\))) # (!\Mem_dados|Memoria~1248_combout\ & (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1248_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~1250_combout\,
	datad => \Mem_dados|Memoria~1243_combout\,
	combout => \Mem_dados|Memoria~1251_combout\);

-- Location: LCCOMB_X69_Y26_N22
\muxDepoisULA|X[9]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[9]~37_combout\ = (\muxDepoisULA|X[0]~16_combout\ & ((\Mem_dados|Memoria~1251_combout\) # ((!\mux_ULAMem~input_o\ & \ALU|Add0~9_combout\)))) # (!\muxDepoisULA|X[0]~16_combout\ & (!\mux_ULAMem~input_o\ & (\ALU|Add0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxDepoisULA|X[0]~16_combout\,
	datab => \mux_ULAMem~input_o\,
	datac => \ALU|Add0~9_combout\,
	datad => \Mem_dados|Memoria~1251_combout\,
	combout => \muxDepoisULA|X[9]~37_combout\);

-- Location: LCCOMB_X65_Y29_N14
\Mem_dados|Memoria~527feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~527feeder_combout\ = \Banco_Regis|registers~1186_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1186_combout\,
	combout => \Mem_dados|Memoria~527feeder_combout\);

-- Location: FF_X65_Y29_N15
\Mem_dados|Memoria~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~527feeder_combout\,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~527_q\);

-- Location: FF_X65_Y32_N17
\Mem_dados|Memoria~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1186_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~495_q\);

-- Location: LCCOMB_X63_Y32_N0
\Mem_dados|Memoria~463feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~463feeder_combout\ = \Banco_Regis|registers~1186_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1186_combout\,
	combout => \Mem_dados|Memoria~463feeder_combout\);

-- Location: FF_X63_Y32_N1
\Mem_dados|Memoria~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~463feeder_combout\,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~463_q\);

-- Location: FF_X63_Y32_N11
\Mem_dados|Memoria~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1186_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~431_q\);

-- Location: LCCOMB_X63_Y32_N10
\Mem_dados|Memoria~1259\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1259_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~463_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~431_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~463_q\,
	datac => \Mem_dados|Memoria~431_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1259_combout\);

-- Location: LCCOMB_X65_Y32_N16
\Mem_dados|Memoria~1260\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1260_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1259_combout\ & (\Mem_dados|Memoria~527_q\)) # (!\Mem_dados|Memoria~1259_combout\ & ((\Mem_dados|Memoria~495_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~527_q\,
	datac => \Mem_dados|Memoria~495_q\,
	datad => \Mem_dados|Memoria~1259_combout\,
	combout => \Mem_dados|Memoria~1260_combout\);

-- Location: LCCOMB_X63_Y31_N26
\Mem_dados|Memoria~271feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~271feeder_combout\ = \Banco_Regis|registers~1186_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1186_combout\,
	combout => \Mem_dados|Memoria~271feeder_combout\);

-- Location: FF_X63_Y31_N27
\Mem_dados|Memoria~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~271feeder_combout\,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~271_q\);

-- Location: FF_X65_Y32_N3
\Mem_dados|Memoria~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1186_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~239_q\);

-- Location: LCCOMB_X62_Y31_N0
\Mem_dados|Memoria~207feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~207feeder_combout\ = \Banco_Regis|registers~1186_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1186_combout\,
	combout => \Mem_dados|Memoria~207feeder_combout\);

-- Location: FF_X62_Y31_N1
\Mem_dados|Memoria~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~207feeder_combout\,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~207_q\);

-- Location: FF_X63_Y31_N1
\Mem_dados|Memoria~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1186_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~175_q\);

-- Location: LCCOMB_X63_Y31_N0
\Mem_dados|Memoria~1252\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1252_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~207_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~175_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~207_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~175_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1252_combout\);

-- Location: LCCOMB_X65_Y32_N2
\Mem_dados|Memoria~1253\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1253_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1252_combout\ & (\Mem_dados|Memoria~271_q\)) # (!\Mem_dados|Memoria~1252_combout\ & ((\Mem_dados|Memoria~239_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~271_q\,
	datac => \Mem_dados|Memoria~239_q\,
	datad => \Mem_dados|Memoria~1252_combout\,
	combout => \Mem_dados|Memoria~1253_combout\);

-- Location: LCCOMB_X74_Y32_N20
\Mem_dados|Memoria~79feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~79feeder_combout\ = \Banco_Regis|registers~1186_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1186_combout\,
	combout => \Mem_dados|Memoria~79feeder_combout\);

-- Location: FF_X74_Y32_N21
\Mem_dados|Memoria~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~79feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~79_q\);

-- Location: FF_X72_Y32_N27
\Mem_dados|Memoria~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1186_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~143_q\);

-- Location: LCCOMB_X74_Y32_N2
\Mem_dados|Memoria~111feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~111feeder_combout\ = \Banco_Regis|registers~1186_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1186_combout\,
	combout => \Mem_dados|Memoria~111feeder_combout\);

-- Location: FF_X74_Y32_N3
\Mem_dados|Memoria~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~111feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~111_q\);

-- Location: FF_X72_Y32_N17
\Mem_dados|Memoria~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1186_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~47_q\);

-- Location: LCCOMB_X72_Y32_N16
\Mem_dados|Memoria~1256\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1256_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~111_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~47_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~111_q\,
	datac => \Mem_dados|Memoria~47_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1256_combout\);

-- Location: LCCOMB_X72_Y32_N26
\Mem_dados|Memoria~1257\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1257_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1256_combout\ & ((\Mem_dados|Memoria~143_q\))) # (!\Mem_dados|Memoria~1256_combout\ & (\Mem_dados|Memoria~79_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~79_q\,
	datac => \Mem_dados|Memoria~143_q\,
	datad => \Mem_dados|Memoria~1256_combout\,
	combout => \Mem_dados|Memoria~1257_combout\);

-- Location: LCCOMB_X74_Y28_N30
\Mem_dados|Memoria~335feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~335feeder_combout\ = \Banco_Regis|registers~1186_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1186_combout\,
	combout => \Mem_dados|Memoria~335feeder_combout\);

-- Location: FF_X74_Y28_N31
\Mem_dados|Memoria~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~335feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~335_q\);

-- Location: FF_X73_Y28_N9
\Mem_dados|Memoria~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1186_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~399_q\);

-- Location: LCCOMB_X74_Y28_N12
\Mem_dados|Memoria~367feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~367feeder_combout\ = \Banco_Regis|registers~1186_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1186_combout\,
	combout => \Mem_dados|Memoria~367feeder_combout\);

-- Location: FF_X74_Y28_N13
\Mem_dados|Memoria~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~367feeder_combout\,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~367_q\);

-- Location: FF_X73_Y28_N11
\Mem_dados|Memoria~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1186_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~303_q\);

-- Location: LCCOMB_X73_Y28_N10
\Mem_dados|Memoria~1254\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1254_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~367_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~303_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~367_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~303_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1254_combout\);

-- Location: LCCOMB_X73_Y28_N8
\Mem_dados|Memoria~1255\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1255_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1254_combout\ & ((\Mem_dados|Memoria~399_q\))) # (!\Mem_dados|Memoria~1254_combout\ & (\Mem_dados|Memoria~335_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~335_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~399_q\,
	datad => \Mem_dados|Memoria~1254_combout\,
	combout => \Mem_dados|Memoria~1255_combout\);

-- Location: LCCOMB_X70_Y32_N26
\Mem_dados|Memoria~1258\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1258_combout\ = (\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\) # ((\Mem_dados|Memoria~1255_combout\)))) # (!\ALU|Add0~5_combout\ & (!\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~1257_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1257_combout\,
	datad => \Mem_dados|Memoria~1255_combout\,
	combout => \Mem_dados|Memoria~1258_combout\);

-- Location: LCCOMB_X69_Y32_N24
\Mem_dados|Memoria~1261\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1261_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1258_combout\ & (\Mem_dados|Memoria~1260_combout\)) # (!\Mem_dados|Memoria~1258_combout\ & ((\Mem_dados|Memoria~1253_combout\))))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1260_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1253_combout\,
	datad => \Mem_dados|Memoria~1258_combout\,
	combout => \Mem_dados|Memoria~1261_combout\);

-- Location: LCCOMB_X65_Y27_N16
\muxDepoisULA|X[9]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[9]~38_combout\ = (\muxDepoisULA|X[9]~37_combout\) # ((\muxDepoisULA|X[0]~18_combout\ & \Mem_dados|Memoria~1261_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxDepoisULA|X[0]~18_combout\,
	datab => \muxDepoisULA|X[9]~37_combout\,
	datad => \Mem_dados|Memoria~1261_combout\,
	combout => \muxDepoisULA|X[9]~38_combout\);

-- Location: LCCOMB_X65_Y27_N26
\Banco_Regis|registers~47feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~47feeder_combout\ = \muxDepoisULA|X[9]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[9]~38_combout\,
	combout => \Banco_Regis|registers~47feeder_combout\);

-- Location: FF_X65_Y27_N27
\Banco_Regis|registers~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~47feeder_combout\,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~47_q\);

-- Location: LCCOMB_X65_Y27_N2
\Banco_Regis|registers~1198\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1198_combout\ = (\Banco_Regis|registers~47_q\ & ((\PC|DOUT[5]~_Duplicate_1_q\) # ((\PC|DOUT[3]~_Duplicate_1_q\) # (\PC|DOUT[4]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[5]~_Duplicate_1_q\,
	datab => \PC|DOUT[3]~_Duplicate_1_q\,
	datac => \Banco_Regis|registers~47_q\,
	datad => \PC|DOUT[4]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1198_combout\);

-- Location: LCCOMB_X66_Y27_N18
\muxAntesULA|X[9]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[9]~49_combout\ = (!\mux_RtIm~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1134_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~47_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~47_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \mux_RtIm~input_o\,
	datad => \Banco_Regis|registers~1134_combout\,
	combout => \muxAntesULA|X[9]~49_combout\);

-- Location: LCCOMB_X67_Y31_N18
\ALU|Bnot|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~19_combout\ = (\ALU|Bnot|Add0~18\ & (\UC_ULA|Equal0~0_combout\ $ ((!\muxAntesULA|X[9]~49_combout\)))) # (!\ALU|Bnot|Add0~18\ & ((\UC_ULA|Equal0~0_combout\ $ (\muxAntesULA|X[9]~49_combout\)) # (GND)))
-- \ALU|Bnot|Add0~20\ = CARRY((\UC_ULA|Equal0~0_combout\ $ (!\muxAntesULA|X[9]~49_combout\)) # (!\ALU|Bnot|Add0~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|Equal0~0_combout\,
	datab => \muxAntesULA|X[9]~49_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~18\,
	combout => \ALU|Bnot|Add0~19_combout\,
	cout => \ALU|Bnot|Add0~20\);

-- Location: LCCOMB_X68_Y31_N18
\ALU|somaSub[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[9]~18_combout\ = (\Banco_Regis|registers~1198_combout\ & ((\ALU|Bnot|Add0~19_combout\ & (\ALU|somaSub[8]~17\ & VCC)) # (!\ALU|Bnot|Add0~19_combout\ & (!\ALU|somaSub[8]~17\)))) # (!\Banco_Regis|registers~1198_combout\ & 
-- ((\ALU|Bnot|Add0~19_combout\ & (!\ALU|somaSub[8]~17\)) # (!\ALU|Bnot|Add0~19_combout\ & ((\ALU|somaSub[8]~17\) # (GND)))))
-- \ALU|somaSub[9]~19\ = CARRY((\Banco_Regis|registers~1198_combout\ & (!\ALU|Bnot|Add0~19_combout\ & !\ALU|somaSub[8]~17\)) # (!\Banco_Regis|registers~1198_combout\ & ((!\ALU|somaSub[8]~17\) # (!\ALU|Bnot|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1198_combout\,
	datab => \ALU|Bnot|Add0~19_combout\,
	datad => VCC,
	cin => \ALU|somaSub[8]~17\,
	combout => \ALU|somaSub[9]~18_combout\,
	cout => \ALU|somaSub[9]~19\);

-- Location: LCCOMB_X68_Y24_N20
\ALU|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~9_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[9]~18_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\Banco_Regis|registers~1198_combout\ & ((\ALU|Bnot|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~0_combout\,
	datab => \Banco_Regis|registers~1198_combout\,
	datac => \ALU|somaSub[9]~18_combout\,
	datad => \ALU|Bnot|Add0~19_combout\,
	combout => \ALU|Add0~9_combout\);

-- Location: FF_X66_Y27_N15
\Banco_Regis|registers~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~40_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~368_q\);

-- Location: FF_X66_Y27_N21
\Banco_Regis|registers~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~40_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~336_q\);

-- Location: LCCOMB_X66_Y27_N20
\Banco_Regis|registers~1135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1135_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~368_q\)) # (!\PC|DOUT[2]~_Duplicate_1_q\ & ((\Banco_Regis|registers~336_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[2]~_Duplicate_1_q\,
	datab => \Banco_Regis|registers~368_q\,
	datac => \Banco_Regis|registers~336_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \Banco_Regis|registers~1135_combout\);

-- Location: LCCOMB_X70_Y27_N14
\Banco_Regis|registers~1187\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1187_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~1135_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~48_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Banco_Regis|registers~1135_combout\,
	datac => \Banco_Regis|registers~48_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \Banco_Regis|registers~1187_combout\);

-- Location: FF_X72_Y28_N7
\Mem_dados|Memoria~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1187_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~400_q\);

-- Location: LCCOMB_X72_Y28_N28
\Mem_dados|Memoria~368feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~368feeder_combout\ = \Banco_Regis|registers~1187_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1187_combout\,
	combout => \Mem_dados|Memoria~368feeder_combout\);

-- Location: FF_X72_Y28_N29
\Mem_dados|Memoria~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~368feeder_combout\,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~368_q\);

-- Location: LCCOMB_X74_Y28_N6
\Mem_dados|Memoria~336feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~336feeder_combout\ = \Banco_Regis|registers~1187_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1187_combout\,
	combout => \Mem_dados|Memoria~336feeder_combout\);

-- Location: FF_X74_Y28_N7
\Mem_dados|Memoria~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~336feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~336_q\);

-- Location: FF_X73_Y28_N31
\Mem_dados|Memoria~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1187_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~304_q\);

-- Location: LCCOMB_X73_Y28_N30
\Mem_dados|Memoria~1272\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1272_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~336_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~304_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~336_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~304_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1272_combout\);

-- Location: LCCOMB_X73_Y28_N24
\Mem_dados|Memoria~1273\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1273_combout\ = (\Mem_dados|Memoria~1272_combout\ & ((\Mem_dados|Memoria~400_q\) # ((!\ALU|Add0~3_combout\)))) # (!\Mem_dados|Memoria~1272_combout\ & (((\Mem_dados|Memoria~368_q\ & \ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~400_q\,
	datab => \Mem_dados|Memoria~368_q\,
	datac => \Mem_dados|Memoria~1272_combout\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1273_combout\);

-- Location: LCCOMB_X62_Y29_N16
\Mem_dados|Memoria~528feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~528feeder_combout\ = \Banco_Regis|registers~1187_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1187_combout\,
	combout => \Mem_dados|Memoria~528feeder_combout\);

-- Location: FF_X62_Y29_N17
\Mem_dados|Memoria~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~528feeder_combout\,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~528_q\);

-- Location: FF_X63_Y32_N5
\Mem_dados|Memoria~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1187_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~464_q\);

-- Location: LCCOMB_X62_Y32_N12
\Mem_dados|Memoria~496feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~496feeder_combout\ = \Banco_Regis|registers~1187_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1187_combout\,
	combout => \Mem_dados|Memoria~496feeder_combout\);

-- Location: FF_X62_Y32_N13
\Mem_dados|Memoria~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~496feeder_combout\,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~496_q\);

-- Location: FF_X63_Y32_N3
\Mem_dados|Memoria~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1187_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~432_q\);

-- Location: LCCOMB_X63_Y32_N2
\Mem_dados|Memoria~1279\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1279_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~496_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~432_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~496_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~432_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1279_combout\);

-- Location: LCCOMB_X63_Y32_N4
\Mem_dados|Memoria~1280\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1280_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1279_combout\ & (\Mem_dados|Memoria~528_q\)) # (!\Mem_dados|Memoria~1279_combout\ & ((\Mem_dados|Memoria~464_q\))))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~528_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~464_q\,
	datad => \Mem_dados|Memoria~1279_combout\,
	combout => \Mem_dados|Memoria~1280_combout\);

-- Location: LCCOMB_X62_Y31_N10
\Mem_dados|Memoria~208feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~208feeder_combout\ = \Banco_Regis|registers~1187_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1187_combout\,
	combout => \Mem_dados|Memoria~208feeder_combout\);

-- Location: FF_X62_Y31_N11
\Mem_dados|Memoria~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~208feeder_combout\,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~208_q\);

-- Location: FF_X63_Y31_N7
\Mem_dados|Memoria~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1187_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~272_q\);

-- Location: LCCOMB_X62_Y31_N16
\Mem_dados|Memoria~240feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~240feeder_combout\ = \Banco_Regis|registers~1187_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1187_combout\,
	combout => \Mem_dados|Memoria~240feeder_combout\);

-- Location: FF_X62_Y31_N17
\Mem_dados|Memoria~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~240feeder_combout\,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~240_q\);

-- Location: FF_X63_Y31_N21
\Mem_dados|Memoria~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1187_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~176_q\);

-- Location: LCCOMB_X63_Y31_N20
\Mem_dados|Memoria~1274\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1274_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~240_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~176_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~240_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~176_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1274_combout\);

-- Location: LCCOMB_X63_Y31_N6
\Mem_dados|Memoria~1275\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1275_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1274_combout\ & ((\Mem_dados|Memoria~272_q\))) # (!\Mem_dados|Memoria~1274_combout\ & (\Mem_dados|Memoria~208_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~208_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~272_q\,
	datad => \Mem_dados|Memoria~1274_combout\,
	combout => \Mem_dados|Memoria~1275_combout\);

-- Location: LCCOMB_X73_Y33_N24
\Mem_dados|Memoria~112feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~112feeder_combout\ = \Banco_Regis|registers~1187_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1187_combout\,
	combout => \Mem_dados|Memoria~112feeder_combout\);

-- Location: FF_X73_Y33_N25
\Mem_dados|Memoria~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~112feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~112_q\);

-- Location: LCCOMB_X73_Y33_N22
\Mem_dados|Memoria~80feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~80feeder_combout\ = \Banco_Regis|registers~1187_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1187_combout\,
	combout => \Mem_dados|Memoria~80feeder_combout\);

-- Location: FF_X73_Y33_N23
\Mem_dados|Memoria~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~80feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~80_q\);

-- Location: FF_X72_Y32_N9
\Mem_dados|Memoria~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1187_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~48_q\);

-- Location: LCCOMB_X72_Y32_N8
\Mem_dados|Memoria~1276\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1276_combout\ = (\ALU|Add0~3_combout\ & (((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~80_q\)) # (!\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~48_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~80_q\,
	datac => \Mem_dados|Memoria~48_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1276_combout\);

-- Location: FF_X72_Y32_N11
\Mem_dados|Memoria~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1187_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~144_q\);

-- Location: LCCOMB_X72_Y32_N10
\Mem_dados|Memoria~1277\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1277_combout\ = (\Mem_dados|Memoria~1276_combout\ & (((\Mem_dados|Memoria~144_q\) # (!\ALU|Add0~3_combout\)))) # (!\Mem_dados|Memoria~1276_combout\ & (\Mem_dados|Memoria~112_q\ & ((\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~112_q\,
	datab => \Mem_dados|Memoria~1276_combout\,
	datac => \Mem_dados|Memoria~144_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1277_combout\);

-- Location: LCCOMB_X70_Y32_N20
\Mem_dados|Memoria~1278\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1278_combout\ = (\ALU|Add0~5_combout\ & (\ALU|Add0~4_combout\)) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~1275_combout\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1277_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1275_combout\,
	datad => \Mem_dados|Memoria~1277_combout\,
	combout => \Mem_dados|Memoria~1278_combout\);

-- Location: LCCOMB_X70_Y32_N14
\Mem_dados|Memoria~1281\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1281_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1278_combout\ & ((\Mem_dados|Memoria~1280_combout\))) # (!\Mem_dados|Memoria~1278_combout\ & (\Mem_dados|Memoria~1273_combout\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~1273_combout\,
	datac => \Mem_dados|Memoria~1280_combout\,
	datad => \Mem_dados|Memoria~1278_combout\,
	combout => \Mem_dados|Memoria~1281_combout\);

-- Location: LCCOMB_X70_Y33_N22
\Mem_dados|Memoria~688feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~688feeder_combout\ = \Banco_Regis|registers~1187_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1187_combout\,
	combout => \Mem_dados|Memoria~688feeder_combout\);

-- Location: FF_X70_Y33_N23
\Mem_dados|Memoria~688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~688feeder_combout\,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~688_q\);

-- Location: FF_X69_Y29_N31
\Mem_dados|Memoria~944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1187_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~944_q\);

-- Location: LCCOMB_X70_Y33_N20
\Mem_dados|Memoria~816feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~816feeder_combout\ = \Banco_Regis|registers~1187_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1187_combout\,
	combout => \Mem_dados|Memoria~816feeder_combout\);

-- Location: FF_X70_Y33_N21
\Mem_dados|Memoria~816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~816feeder_combout\,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~816_q\);

-- Location: FF_X70_Y26_N5
\Mem_dados|Memoria~560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1187_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~560_q\);

-- Location: LCCOMB_X70_Y26_N4
\Mem_dados|Memoria~1266\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1266_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~816_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~560_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~816_q\,
	datac => \Mem_dados|Memoria~560_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1266_combout\);

-- Location: LCCOMB_X69_Y29_N30
\Mem_dados|Memoria~1267\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1267_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1266_combout\ & ((\Mem_dados|Memoria~944_q\))) # (!\Mem_dados|Memoria~1266_combout\ & (\Mem_dados|Memoria~688_q\)))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~688_q\,
	datac => \Mem_dados|Memoria~944_q\,
	datad => \Mem_dados|Memoria~1266_combout\,
	combout => \Mem_dados|Memoria~1267_combout\);

-- Location: LCCOMB_X63_Y28_N12
\Mem_dados|Memoria~848feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~848feeder_combout\ = \Banco_Regis|registers~1187_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1187_combout\,
	combout => \Mem_dados|Memoria~848feeder_combout\);

-- Location: FF_X63_Y28_N13
\Mem_dados|Memoria~848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~848feeder_combout\,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~848_q\);

-- Location: FF_X66_Y28_N17
\Mem_dados|Memoria~592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1187_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~592_q\);

-- Location: LCCOMB_X65_Y28_N30
\Mem_dados|Memoria~720feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~720feeder_combout\ = \Banco_Regis|registers~1187_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1187_combout\,
	combout => \Mem_dados|Memoria~720feeder_combout\);

-- Location: FF_X65_Y28_N31
\Mem_dados|Memoria~720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~720feeder_combout\,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~720_q\);

-- Location: LCCOMB_X66_Y28_N16
\Mem_dados|Memoria~1264\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1264_combout\ = (\ALU|Add0~5_combout\ & (\ALU|Add0~4_combout\)) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~720_q\))) # (!\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~592_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~592_q\,
	datad => \Mem_dados|Memoria~720_q\,
	combout => \Mem_dados|Memoria~1264_combout\);

-- Location: FF_X66_Y28_N3
\Mem_dados|Memoria~976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1187_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~976_q\);

-- Location: LCCOMB_X66_Y28_N2
\Mem_dados|Memoria~1265\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1265_combout\ = (\Mem_dados|Memoria~1264_combout\ & (((\Mem_dados|Memoria~976_q\) # (!\ALU|Add0~5_combout\)))) # (!\Mem_dados|Memoria~1264_combout\ & (\Mem_dados|Memoria~848_q\ & ((\ALU|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~848_q\,
	datab => \Mem_dados|Memoria~1264_combout\,
	datac => \Mem_dados|Memoria~976_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1265_combout\);

-- Location: LCCOMB_X69_Y29_N20
\Mem_dados|Memoria~1268\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1268_combout\ = (\ALU|Add0~3_combout\ & (\ALU|Add0~2_combout\)) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1265_combout\))) # (!\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~1267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~1267_combout\,
	datad => \Mem_dados|Memoria~1265_combout\,
	combout => \Mem_dados|Memoria~1268_combout\);

-- Location: LCCOMB_X75_Y29_N14
\Mem_dados|Memoria~752feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~752feeder_combout\ = \Banco_Regis|registers~1187_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1187_combout\,
	combout => \Mem_dados|Memoria~752feeder_combout\);

-- Location: FF_X75_Y29_N15
\Mem_dados|Memoria~752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~752feeder_combout\,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~752_q\);

-- Location: FF_X72_Y29_N25
\Mem_dados|Memoria~1008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1187_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1008_q\);

-- Location: LCCOMB_X75_Y29_N28
\Mem_dados|Memoria~880feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~880feeder_combout\ = \Banco_Regis|registers~1187_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1187_combout\,
	combout => \Mem_dados|Memoria~880feeder_combout\);

-- Location: FF_X75_Y29_N29
\Mem_dados|Memoria~880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~880feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~880_q\);

-- Location: FF_X72_Y29_N3
\Mem_dados|Memoria~624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1187_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~624_q\);

-- Location: LCCOMB_X72_Y29_N2
\Mem_dados|Memoria~1262\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1262_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~880_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~624_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~880_q\,
	datac => \Mem_dados|Memoria~624_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1262_combout\);

-- Location: LCCOMB_X72_Y29_N24
\Mem_dados|Memoria~1263\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1263_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1262_combout\ & ((\Mem_dados|Memoria~1008_q\))) # (!\Mem_dados|Memoria~1262_combout\ & (\Mem_dados|Memoria~752_q\)))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~752_q\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1008_q\,
	datad => \Mem_dados|Memoria~1262_combout\,
	combout => \Mem_dados|Memoria~1263_combout\);

-- Location: LCCOMB_X69_Y25_N16
\Mem_dados|Memoria~1040feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1040feeder_combout\ = \Banco_Regis|registers~1187_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1187_combout\,
	combout => \Mem_dados|Memoria~1040feeder_combout\);

-- Location: FF_X69_Y25_N17
\Mem_dados|Memoria~1040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~1040feeder_combout\,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1040_q\);

-- Location: FF_X69_Y25_N27
\Mem_dados|Memoria~912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1187_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~912_q\);

-- Location: LCCOMB_X70_Y25_N12
\Mem_dados|Memoria~784feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~784feeder_combout\ = \Banco_Regis|registers~1187_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1187_combout\,
	combout => \Mem_dados|Memoria~784feeder_combout\);

-- Location: FF_X70_Y25_N13
\Mem_dados|Memoria~784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~784feeder_combout\,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~784_q\);

-- Location: FF_X70_Y25_N19
\Mem_dados|Memoria~656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1187_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~656_q\);

-- Location: LCCOMB_X70_Y25_N18
\Mem_dados|Memoria~1269\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1269_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~784_q\) # ((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & (((\Mem_dados|Memoria~656_q\ & !\ALU|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~784_q\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~656_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1269_combout\);

-- Location: LCCOMB_X69_Y25_N26
\Mem_dados|Memoria~1270\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1270_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1269_combout\ & (\Mem_dados|Memoria~1040_q\)) # (!\Mem_dados|Memoria~1269_combout\ & ((\Mem_dados|Memoria~912_q\))))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~1040_q\,
	datac => \Mem_dados|Memoria~912_q\,
	datad => \Mem_dados|Memoria~1269_combout\,
	combout => \Mem_dados|Memoria~1270_combout\);

-- Location: LCCOMB_X69_Y29_N10
\Mem_dados|Memoria~1271\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1271_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1268_combout\ & ((\Mem_dados|Memoria~1270_combout\))) # (!\Mem_dados|Memoria~1268_combout\ & (\Mem_dados|Memoria~1263_combout\)))) # (!\ALU|Add0~3_combout\ & 
-- (\Mem_dados|Memoria~1268_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~1268_combout\,
	datac => \Mem_dados|Memoria~1263_combout\,
	datad => \Mem_dados|Memoria~1270_combout\,
	combout => \Mem_dados|Memoria~1271_combout\);

-- Location: LCCOMB_X69_Y29_N28
\muxDepoisULA|X[10]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[10]~39_combout\ = (\muxDepoisULA|X[0]~16_combout\ & ((\Mem_dados|Memoria~1271_combout\) # ((!\mux_ULAMem~input_o\ & \ALU|Add0~10_combout\)))) # (!\muxDepoisULA|X[0]~16_combout\ & (!\mux_ULAMem~input_o\ & (\ALU|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxDepoisULA|X[0]~16_combout\,
	datab => \mux_ULAMem~input_o\,
	datac => \ALU|Add0~10_combout\,
	datad => \Mem_dados|Memoria~1271_combout\,
	combout => \muxDepoisULA|X[10]~39_combout\);

-- Location: LCCOMB_X70_Y27_N30
\muxDepoisULA|X[10]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[10]~40_combout\ = (\muxDepoisULA|X[10]~39_combout\) # ((\Mem_dados|Memoria~1281_combout\ & \muxDepoisULA|X[0]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem_dados|Memoria~1281_combout\,
	datac => \muxDepoisULA|X[0]~18_combout\,
	datad => \muxDepoisULA|X[10]~39_combout\,
	combout => \muxDepoisULA|X[10]~40_combout\);

-- Location: FF_X70_Y27_N15
\Banco_Regis|registers~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~40_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~48_q\);

-- Location: LCCOMB_X67_Y27_N16
\Banco_Regis|registers~1199\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1199_combout\ = (\Banco_Regis|registers~48_q\ & ((\PC|DOUT[3]~_Duplicate_1_q\) # ((\PC|DOUT[5]~_Duplicate_1_q\) # (\PC|DOUT[4]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[3]~_Duplicate_1_q\,
	datab => \Banco_Regis|registers~48_q\,
	datac => \PC|DOUT[5]~_Duplicate_1_q\,
	datad => \PC|DOUT[4]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1199_combout\);

-- Location: LCCOMB_X66_Y27_N24
\muxAntesULA|X[10]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[10]~50_combout\ = (!\mux_RtIm~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1135_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~48_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~48_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \mux_RtIm~input_o\,
	datad => \Banco_Regis|registers~1135_combout\,
	combout => \muxAntesULA|X[10]~50_combout\);

-- Location: LCCOMB_X67_Y31_N20
\ALU|Bnot|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~21_combout\ = (\ALU|Bnot|Add0~20\ & ((\muxAntesULA|X[10]~50_combout\ $ (\UC_ULA|Equal0~0_combout\)))) # (!\ALU|Bnot|Add0~20\ & (\muxAntesULA|X[10]~50_combout\ $ (\UC_ULA|Equal0~0_combout\ $ (VCC))))
-- \ALU|Bnot|Add0~22\ = CARRY((!\ALU|Bnot|Add0~20\ & (\muxAntesULA|X[10]~50_combout\ $ (\UC_ULA|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxAntesULA|X[10]~50_combout\,
	datab => \UC_ULA|Equal0~0_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~20\,
	combout => \ALU|Bnot|Add0~21_combout\,
	cout => \ALU|Bnot|Add0~22\);

-- Location: LCCOMB_X68_Y31_N20
\ALU|somaSub[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[10]~20_combout\ = ((\Banco_Regis|registers~1199_combout\ $ (\ALU|Bnot|Add0~21_combout\ $ (!\ALU|somaSub[9]~19\)))) # (GND)
-- \ALU|somaSub[10]~21\ = CARRY((\Banco_Regis|registers~1199_combout\ & ((\ALU|Bnot|Add0~21_combout\) # (!\ALU|somaSub[9]~19\))) # (!\Banco_Regis|registers~1199_combout\ & (\ALU|Bnot|Add0~21_combout\ & !\ALU|somaSub[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1199_combout\,
	datab => \ALU|Bnot|Add0~21_combout\,
	datad => VCC,
	cin => \ALU|somaSub[9]~19\,
	combout => \ALU|somaSub[10]~20_combout\,
	cout => \ALU|somaSub[10]~21\);

-- Location: LCCOMB_X68_Y24_N10
\ALU|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~10_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[10]~20_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\Banco_Regis|registers~1199_combout\ & (\ALU|Bnot|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~0_combout\,
	datab => \Banco_Regis|registers~1199_combout\,
	datac => \ALU|Bnot|Add0~21_combout\,
	datad => \ALU|somaSub[10]~20_combout\,
	combout => \ALU|Add0~10_combout\);

-- Location: FF_X66_Y30_N3
\Banco_Regis|registers~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[11]~42_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~337_q\);

-- Location: FF_X69_Y31_N21
\Banco_Regis|registers~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \muxDepoisULA|X[11]~42_combout\,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~369_q\);

-- Location: LCCOMB_X66_Y30_N2
\Banco_Regis|registers~1136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1136_combout\ = (\PC|DOUT[2]~_Duplicate_1_q\ & ((\Banco_Regis|registers~369_q\))) # (!\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~337_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[2]~_Duplicate_1_q\,
	datac => \Banco_Regis|registers~337_q\,
	datad => \Banco_Regis|registers~369_q\,
	combout => \Banco_Regis|registers~1136_combout\);

-- Location: LCCOMB_X67_Y32_N8
\Banco_Regis|registers~1137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1137_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~1136_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~49_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1136_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datad => \Banco_Regis|registers~49_q\,
	combout => \Banco_Regis|registers~1137_combout\);

-- Location: LCCOMB_X63_Y31_N22
\Mem_dados|Memoria~273feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~273feeder_combout\ = \Banco_Regis|registers~1137_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1137_combout\,
	combout => \Mem_dados|Memoria~273feeder_combout\);

-- Location: FF_X63_Y31_N23
\Mem_dados|Memoria~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~273feeder_combout\,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~273_q\);

-- Location: FF_X62_Y31_N31
\Mem_dados|Memoria~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1137_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~241_q\);

-- Location: LCCOMB_X62_Y31_N24
\Mem_dados|Memoria~209feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~209feeder_combout\ = \Banco_Regis|registers~1137_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1137_combout\,
	combout => \Mem_dados|Memoria~209feeder_combout\);

-- Location: FF_X62_Y31_N25
\Mem_dados|Memoria~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~209feeder_combout\,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~209_q\);

-- Location: FF_X63_Y31_N25
\Mem_dados|Memoria~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1137_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~177_q\);

-- Location: LCCOMB_X63_Y31_N24
\Mem_dados|Memoria~1292\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1292_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~209_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~177_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~209_q\,
	datac => \Mem_dados|Memoria~177_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1292_combout\);

-- Location: LCCOMB_X62_Y31_N30
\Mem_dados|Memoria~1293\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1293_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1292_combout\ & (\Mem_dados|Memoria~273_q\)) # (!\Mem_dados|Memoria~1292_combout\ & ((\Mem_dados|Memoria~241_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~273_q\,
	datac => \Mem_dados|Memoria~241_q\,
	datad => \Mem_dados|Memoria~1292_combout\,
	combout => \Mem_dados|Memoria~1293_combout\);

-- Location: LCCOMB_X65_Y29_N16
\Mem_dados|Memoria~529feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~529feeder_combout\ = \Banco_Regis|registers~1137_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1137_combout\,
	combout => \Mem_dados|Memoria~529feeder_combout\);

-- Location: FF_X65_Y29_N17
\Mem_dados|Memoria~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~529feeder_combout\,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~529_q\);

-- Location: FF_X65_Y32_N27
\Mem_dados|Memoria~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1137_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~497_q\);

-- Location: LCCOMB_X63_Y32_N28
\Mem_dados|Memoria~465feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~465feeder_combout\ = \Banco_Regis|registers~1137_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1137_combout\,
	combout => \Mem_dados|Memoria~465feeder_combout\);

-- Location: FF_X63_Y32_N29
\Mem_dados|Memoria~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~465feeder_combout\,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~465_q\);

-- Location: FF_X63_Y32_N15
\Mem_dados|Memoria~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1137_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~433_q\);

-- Location: LCCOMB_X63_Y32_N14
\Mem_dados|Memoria~1299\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1299_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~465_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~433_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~465_q\,
	datac => \Mem_dados|Memoria~433_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1299_combout\);

-- Location: LCCOMB_X65_Y32_N26
\Mem_dados|Memoria~1300\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1300_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1299_combout\ & (\Mem_dados|Memoria~529_q\)) # (!\Mem_dados|Memoria~1299_combout\ & ((\Mem_dados|Memoria~497_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~529_q\,
	datac => \Mem_dados|Memoria~497_q\,
	datad => \Mem_dados|Memoria~1299_combout\,
	combout => \Mem_dados|Memoria~1300_combout\);

-- Location: LCCOMB_X75_Y32_N16
\Mem_dados|Memoria~81feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~81feeder_combout\ = \Banco_Regis|registers~1137_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1137_combout\,
	combout => \Mem_dados|Memoria~81feeder_combout\);

-- Location: FF_X75_Y32_N17
\Mem_dados|Memoria~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~81feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~81_q\);

-- Location: FF_X72_Y32_N7
\Mem_dados|Memoria~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1137_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~145_q\);

-- Location: LCCOMB_X75_Y32_N22
\Mem_dados|Memoria~113feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~113feeder_combout\ = \Banco_Regis|registers~1137_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1137_combout\,
	combout => \Mem_dados|Memoria~113feeder_combout\);

-- Location: FF_X75_Y32_N23
\Mem_dados|Memoria~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~113feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~113_q\);

-- Location: FF_X72_Y32_N1
\Mem_dados|Memoria~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1137_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~49_q\);

-- Location: LCCOMB_X72_Y32_N0
\Mem_dados|Memoria~1296\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1296_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~113_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~49_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~113_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~49_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1296_combout\);

-- Location: LCCOMB_X72_Y32_N6
\Mem_dados|Memoria~1297\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1297_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1296_combout\ & ((\Mem_dados|Memoria~145_q\))) # (!\Mem_dados|Memoria~1296_combout\ & (\Mem_dados|Memoria~81_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~81_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~145_q\,
	datad => \Mem_dados|Memoria~1296_combout\,
	combout => \Mem_dados|Memoria~1297_combout\);

-- Location: LCCOMB_X74_Y28_N24
\Mem_dados|Memoria~337feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~337feeder_combout\ = \Banco_Regis|registers~1137_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1137_combout\,
	combout => \Mem_dados|Memoria~337feeder_combout\);

-- Location: FF_X74_Y28_N25
\Mem_dados|Memoria~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~337feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~337_q\);

-- Location: FF_X73_Y28_N17
\Mem_dados|Memoria~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1137_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~401_q\);

-- Location: LCCOMB_X72_Y28_N8
\Mem_dados|Memoria~369feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~369feeder_combout\ = \Banco_Regis|registers~1137_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1137_combout\,
	combout => \Mem_dados|Memoria~369feeder_combout\);

-- Location: FF_X72_Y28_N9
\Mem_dados|Memoria~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~369feeder_combout\,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~369_q\);

-- Location: FF_X73_Y28_N7
\Mem_dados|Memoria~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1137_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~305_q\);

-- Location: LCCOMB_X73_Y28_N6
\Mem_dados|Memoria~1294\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1294_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~369_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~305_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~369_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~305_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1294_combout\);

-- Location: LCCOMB_X73_Y28_N16
\Mem_dados|Memoria~1295\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1295_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1294_combout\ & ((\Mem_dados|Memoria~401_q\))) # (!\Mem_dados|Memoria~1294_combout\ & (\Mem_dados|Memoria~337_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~337_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~401_q\,
	datad => \Mem_dados|Memoria~1294_combout\,
	combout => \Mem_dados|Memoria~1295_combout\);

-- Location: LCCOMB_X69_Y31_N22
\Mem_dados|Memoria~1298\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1298_combout\ = (\ALU|Add0~4_combout\ & (((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & ((\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1295_combout\))) # (!\ALU|Add0~5_combout\ & (\Mem_dados|Memoria~1297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1297_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \ALU|Add0~5_combout\,
	datad => \Mem_dados|Memoria~1295_combout\,
	combout => \Mem_dados|Memoria~1298_combout\);

-- Location: LCCOMB_X69_Y31_N8
\Mem_dados|Memoria~1301\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1301_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1298_combout\ & ((\Mem_dados|Memoria~1300_combout\))) # (!\Mem_dados|Memoria~1298_combout\ & (\Mem_dados|Memoria~1293_combout\)))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1293_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1300_combout\,
	datad => \Mem_dados|Memoria~1298_combout\,
	combout => \Mem_dados|Memoria~1301_combout\);

-- Location: LCCOMB_X66_Y28_N26
\Mem_dados|Memoria~977feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~977feeder_combout\ = \Banco_Regis|registers~1137_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1137_combout\,
	combout => \Mem_dados|Memoria~977feeder_combout\);

-- Location: FF_X66_Y28_N27
\Mem_dados|Memoria~977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~977feeder_combout\,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~977_q\);

-- Location: FF_X65_Y28_N9
\Mem_dados|Memoria~721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1137_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~721_q\);

-- Location: FF_X66_Y28_N29
\Mem_dados|Memoria~593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1137_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~593_q\);

-- Location: LCCOMB_X63_Y28_N18
\Mem_dados|Memoria~849feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~849feeder_combout\ = \Banco_Regis|registers~1137_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1137_combout\,
	combout => \Mem_dados|Memoria~849feeder_combout\);

-- Location: FF_X63_Y28_N19
\Mem_dados|Memoria~849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~849feeder_combout\,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~849_q\);

-- Location: LCCOMB_X66_Y28_N28
\Mem_dados|Memoria~1282\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1282_combout\ = (\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\) # ((\Mem_dados|Memoria~849_q\)))) # (!\ALU|Add0~5_combout\ & (!\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~593_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~593_q\,
	datad => \Mem_dados|Memoria~849_q\,
	combout => \Mem_dados|Memoria~1282_combout\);

-- Location: LCCOMB_X65_Y28_N8
\Mem_dados|Memoria~1283\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1283_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1282_combout\ & (\Mem_dados|Memoria~977_q\)) # (!\Mem_dados|Memoria~1282_combout\ & ((\Mem_dados|Memoria~721_q\))))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~977_q\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~721_q\,
	datad => \Mem_dados|Memoria~1282_combout\,
	combout => \Mem_dados|Memoria~1283_combout\);

-- Location: LCCOMB_X67_Y25_N0
\Mem_dados|Memoria~913feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~913feeder_combout\ = \Banco_Regis|registers~1137_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1137_combout\,
	combout => \Mem_dados|Memoria~913feeder_combout\);

-- Location: FF_X67_Y25_N1
\Mem_dados|Memoria~913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~913feeder_combout\,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~913_q\);

-- Location: FF_X70_Y25_N31
\Mem_dados|Memoria~657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1137_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~657_q\);

-- Location: LCCOMB_X70_Y25_N30
\Mem_dados|Memoria~1289\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1289_combout\ = (\ALU|Add0~4_combout\ & (((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & ((\ALU|Add0~5_combout\ & (\Mem_dados|Memoria~913_q\)) # (!\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~657_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~913_q\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~657_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1289_combout\);

-- Location: LCCOMB_X67_Y25_N30
\Mem_dados|Memoria~1041feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1041feeder_combout\ = \Banco_Regis|registers~1137_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1137_combout\,
	combout => \Mem_dados|Memoria~1041feeder_combout\);

-- Location: FF_X67_Y25_N31
\Mem_dados|Memoria~1041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~1041feeder_combout\,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1041_q\);

-- Location: FF_X70_Y25_N21
\Mem_dados|Memoria~785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1137_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~785_q\);

-- Location: LCCOMB_X70_Y25_N20
\Mem_dados|Memoria~1290\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1290_combout\ = (\Mem_dados|Memoria~1289_combout\ & ((\Mem_dados|Memoria~1041_q\) # ((!\ALU|Add0~4_combout\)))) # (!\Mem_dados|Memoria~1289_combout\ & (((\Mem_dados|Memoria~785_q\ & \ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1289_combout\,
	datab => \Mem_dados|Memoria~1041_q\,
	datac => \Mem_dados|Memoria~785_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1290_combout\);

-- Location: LCCOMB_X69_Y34_N16
\Mem_dados|Memoria~817feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~817feeder_combout\ = \Banco_Regis|registers~1137_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1137_combout\,
	combout => \Mem_dados|Memoria~817feeder_combout\);

-- Location: FF_X69_Y34_N17
\Mem_dados|Memoria~817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~817feeder_combout\,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~817_q\);

-- Location: FF_X69_Y31_N31
\Mem_dados|Memoria~945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1137_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~945_q\);

-- Location: LCCOMB_X72_Y34_N4
\Mem_dados|Memoria~689feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~689feeder_combout\ = \Banco_Regis|registers~1137_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1137_combout\,
	combout => \Mem_dados|Memoria~689feeder_combout\);

-- Location: FF_X72_Y34_N5
\Mem_dados|Memoria~689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~689feeder_combout\,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~689_q\);

-- Location: FF_X68_Y34_N25
\Mem_dados|Memoria~561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1137_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~561_q\);

-- Location: LCCOMB_X68_Y34_N24
\Mem_dados|Memoria~1286\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1286_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~689_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~561_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~689_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~561_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1286_combout\);

-- Location: LCCOMB_X69_Y31_N30
\Mem_dados|Memoria~1287\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1287_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1286_combout\ & ((\Mem_dados|Memoria~945_q\))) # (!\Mem_dados|Memoria~1286_combout\ & (\Mem_dados|Memoria~817_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~817_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~945_q\,
	datad => \Mem_dados|Memoria~1286_combout\,
	combout => \Mem_dados|Memoria~1287_combout\);

-- Location: LCCOMB_X75_Y28_N4
\Mem_dados|Memoria~881feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~881feeder_combout\ = \Banco_Regis|registers~1137_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1137_combout\,
	combout => \Mem_dados|Memoria~881feeder_combout\);

-- Location: FF_X75_Y28_N5
\Mem_dados|Memoria~881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~881feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~881_q\);

-- Location: LCCOMB_X75_Y30_N4
\Mem_dados|Memoria~753feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~753feeder_combout\ = \Banco_Regis|registers~1137_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1137_combout\,
	combout => \Mem_dados|Memoria~753feeder_combout\);

-- Location: FF_X75_Y30_N5
\Mem_dados|Memoria~753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~753feeder_combout\,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~753_q\);

-- Location: FF_X74_Y31_N17
\Mem_dados|Memoria~625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1137_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~625_q\);

-- Location: LCCOMB_X74_Y31_N16
\Mem_dados|Memoria~1284\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1284_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~753_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~625_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~753_q\,
	datac => \Mem_dados|Memoria~625_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1284_combout\);

-- Location: FF_X74_Y31_N27
\Mem_dados|Memoria~1009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1137_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1009_q\);

-- Location: LCCOMB_X74_Y31_N26
\Mem_dados|Memoria~1285\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1285_combout\ = (\Mem_dados|Memoria~1284_combout\ & (((\Mem_dados|Memoria~1009_q\) # (!\ALU|Add0~5_combout\)))) # (!\Mem_dados|Memoria~1284_combout\ & (\Mem_dados|Memoria~881_q\ & ((\ALU|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~881_q\,
	datab => \Mem_dados|Memoria~1284_combout\,
	datac => \Mem_dados|Memoria~1009_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1285_combout\);

-- Location: LCCOMB_X69_Y31_N28
\Mem_dados|Memoria~1288\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1288_combout\ = (\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\) # ((\Mem_dados|Memoria~1285_combout\)))) # (!\ALU|Add0~3_combout\ & (!\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~1287_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~1287_combout\,
	datad => \Mem_dados|Memoria~1285_combout\,
	combout => \Mem_dados|Memoria~1288_combout\);

-- Location: LCCOMB_X69_Y31_N2
\Mem_dados|Memoria~1291\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1291_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1288_combout\ & ((\Mem_dados|Memoria~1290_combout\))) # (!\Mem_dados|Memoria~1288_combout\ & (\Mem_dados|Memoria~1283_combout\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1283_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~1290_combout\,
	datad => \Mem_dados|Memoria~1288_combout\,
	combout => \Mem_dados|Memoria~1291_combout\);

-- Location: LCCOMB_X69_Y31_N12
\muxDepoisULA|X[11]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[11]~41_combout\ = (\ALU|Add0~11_combout\ & (((\muxDepoisULA|X[0]~16_combout\ & \Mem_dados|Memoria~1291_combout\)) # (!\mux_ULAMem~input_o\))) # (!\ALU|Add0~11_combout\ & (((\muxDepoisULA|X[0]~16_combout\ & 
-- \Mem_dados|Memoria~1291_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~11_combout\,
	datab => \mux_ULAMem~input_o\,
	datac => \muxDepoisULA|X[0]~16_combout\,
	datad => \Mem_dados|Memoria~1291_combout\,
	combout => \muxDepoisULA|X[11]~41_combout\);

-- Location: LCCOMB_X69_Y31_N20
\muxDepoisULA|X[11]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[11]~42_combout\ = (\muxDepoisULA|X[11]~41_combout\) # ((\muxDepoisULA|X[0]~18_combout\ & \Mem_dados|Memoria~1301_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxDepoisULA|X[0]~18_combout\,
	datac => \Mem_dados|Memoria~1301_combout\,
	datad => \muxDepoisULA|X[11]~41_combout\,
	combout => \muxDepoisULA|X[11]~42_combout\);

-- Location: FF_X66_Y30_N17
\Banco_Regis|registers~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[11]~42_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~49_q\);

-- Location: LCCOMB_X67_Y32_N20
\Banco_Regis|registers~1200\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1200_combout\ = (\Banco_Regis|registers~49_q\ & ((\PC|DOUT[3]~_Duplicate_1_q\) # ((\PC|DOUT[4]~_Duplicate_1_q\) # (\PC|DOUT[5]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~49_q\,
	datab => \PC|DOUT[3]~_Duplicate_1_q\,
	datac => \PC|DOUT[4]~_Duplicate_1_q\,
	datad => \PC|DOUT[5]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1200_combout\);

-- Location: LCCOMB_X66_Y30_N26
\muxAntesULA|X[11]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[11]~53_combout\ = (!\mux_RtIm~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1136_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~49_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_RtIm~input_o\,
	datab => \Banco_Regis|registers~49_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datad => \Banco_Regis|registers~1136_combout\,
	combout => \muxAntesULA|X[11]~53_combout\);

-- Location: LCCOMB_X67_Y31_N22
\ALU|Bnot|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~23_combout\ = (\ALU|Bnot|Add0~22\ & (\muxAntesULA|X[11]~53_combout\ $ ((!\UC_ULA|Equal0~0_combout\)))) # (!\ALU|Bnot|Add0~22\ & ((\muxAntesULA|X[11]~53_combout\ $ (\UC_ULA|Equal0~0_combout\)) # (GND)))
-- \ALU|Bnot|Add0~24\ = CARRY((\muxAntesULA|X[11]~53_combout\ $ (!\UC_ULA|Equal0~0_combout\)) # (!\ALU|Bnot|Add0~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxAntesULA|X[11]~53_combout\,
	datab => \UC_ULA|Equal0~0_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~22\,
	combout => \ALU|Bnot|Add0~23_combout\,
	cout => \ALU|Bnot|Add0~24\);

-- Location: LCCOMB_X68_Y31_N22
\ALU|somaSub[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[11]~22_combout\ = (\Banco_Regis|registers~1200_combout\ & ((\ALU|Bnot|Add0~23_combout\ & (\ALU|somaSub[10]~21\ & VCC)) # (!\ALU|Bnot|Add0~23_combout\ & (!\ALU|somaSub[10]~21\)))) # (!\Banco_Regis|registers~1200_combout\ & 
-- ((\ALU|Bnot|Add0~23_combout\ & (!\ALU|somaSub[10]~21\)) # (!\ALU|Bnot|Add0~23_combout\ & ((\ALU|somaSub[10]~21\) # (GND)))))
-- \ALU|somaSub[11]~23\ = CARRY((\Banco_Regis|registers~1200_combout\ & (!\ALU|Bnot|Add0~23_combout\ & !\ALU|somaSub[10]~21\)) # (!\Banco_Regis|registers~1200_combout\ & ((!\ALU|somaSub[10]~21\) # (!\ALU|Bnot|Add0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1200_combout\,
	datab => \ALU|Bnot|Add0~23_combout\,
	datad => VCC,
	cin => \ALU|somaSub[10]~21\,
	combout => \ALU|somaSub[11]~22_combout\,
	cout => \ALU|somaSub[11]~23\);

-- Location: LCCOMB_X67_Y24_N8
\ALU|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~11_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[11]~22_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\Banco_Regis|registers~1200_combout\ & (\ALU|Bnot|Add0~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1200_combout\,
	datab => \UC_ULA|ULActrl[1]~0_combout\,
	datac => \ALU|Bnot|Add0~23_combout\,
	datad => \ALU|somaSub[11]~22_combout\,
	combout => \ALU|Add0~11_combout\);

-- Location: LCCOMB_X69_Y25_N28
\Mem_dados|Memoria~1042feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1042feeder_combout\ = \Banco_Regis|registers~1139_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1139_combout\,
	combout => \Mem_dados|Memoria~1042feeder_combout\);

-- Location: FF_X69_Y25_N29
\Mem_dados|Memoria~1042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~1042feeder_combout\,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1042_q\);

-- Location: FF_X69_Y25_N11
\Mem_dados|Memoria~914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1139_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~914_q\);

-- Location: LCCOMB_X70_Y25_N28
\Mem_dados|Memoria~786feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~786feeder_combout\ = \Banco_Regis|registers~1139_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1139_combout\,
	combout => \Mem_dados|Memoria~786feeder_combout\);

-- Location: FF_X70_Y25_N29
\Mem_dados|Memoria~786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~786feeder_combout\,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~786_q\);

-- Location: FF_X70_Y25_N23
\Mem_dados|Memoria~658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1139_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~658_q\);

-- Location: LCCOMB_X70_Y25_N22
\Mem_dados|Memoria~1309\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1309_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~786_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~658_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~786_q\,
	datac => \Mem_dados|Memoria~658_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1309_combout\);

-- Location: LCCOMB_X69_Y25_N10
\Mem_dados|Memoria~1310\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1310_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1309_combout\ & (\Mem_dados|Memoria~1042_q\)) # (!\Mem_dados|Memoria~1309_combout\ & ((\Mem_dados|Memoria~914_q\))))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~1042_q\,
	datac => \Mem_dados|Memoria~914_q\,
	datad => \Mem_dados|Memoria~1309_combout\,
	combout => \Mem_dados|Memoria~1310_combout\);

-- Location: LCCOMB_X74_Y31_N10
\Mem_dados|Memoria~1010feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1010feeder_combout\ = \Banco_Regis|registers~1139_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1139_combout\,
	combout => \Mem_dados|Memoria~1010feeder_combout\);

-- Location: FF_X74_Y31_N11
\Mem_dados|Memoria~1010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~1010feeder_combout\,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1010_q\);

-- Location: FF_X73_Y31_N11
\Mem_dados|Memoria~754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1139_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~754_q\);

-- Location: LCCOMB_X73_Y30_N10
\Mem_dados|Memoria~882feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~882feeder_combout\ = \Banco_Regis|registers~1139_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1139_combout\,
	combout => \Mem_dados|Memoria~882feeder_combout\);

-- Location: FF_X73_Y30_N11
\Mem_dados|Memoria~882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~882feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~882_q\);

-- Location: FF_X74_Y31_N25
\Mem_dados|Memoria~626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1139_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~626_q\);

-- Location: LCCOMB_X74_Y31_N24
\Mem_dados|Memoria~1302\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1302_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~882_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~626_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~882_q\,
	datac => \Mem_dados|Memoria~626_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1302_combout\);

-- Location: LCCOMB_X73_Y31_N10
\Mem_dados|Memoria~1303\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1303_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1302_combout\ & (\Mem_dados|Memoria~1010_q\)) # (!\Mem_dados|Memoria~1302_combout\ & ((\Mem_dados|Memoria~754_q\))))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~1010_q\,
	datac => \Mem_dados|Memoria~754_q\,
	datad => \Mem_dados|Memoria~1302_combout\,
	combout => \Mem_dados|Memoria~1303_combout\);

-- Location: LCCOMB_X70_Y34_N24
\Mem_dados|Memoria~690feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~690feeder_combout\ = \Banco_Regis|registers~1139_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1139_combout\,
	combout => \Mem_dados|Memoria~690feeder_combout\);

-- Location: FF_X70_Y34_N25
\Mem_dados|Memoria~690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~690feeder_combout\,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~690_q\);

-- Location: FF_X68_Y34_N5
\Mem_dados|Memoria~946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1139_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~946_q\);

-- Location: LCCOMB_X69_Y34_N6
\Mem_dados|Memoria~818feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~818feeder_combout\ = \Banco_Regis|registers~1139_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1139_combout\,
	combout => \Mem_dados|Memoria~818feeder_combout\);

-- Location: FF_X69_Y34_N7
\Mem_dados|Memoria~818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~818feeder_combout\,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~818_q\);

-- Location: FF_X68_Y34_N7
\Mem_dados|Memoria~562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1139_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~562_q\);

-- Location: LCCOMB_X68_Y34_N6
\Mem_dados|Memoria~1306\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1306_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~818_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~562_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~818_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~562_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1306_combout\);

-- Location: LCCOMB_X68_Y34_N4
\Mem_dados|Memoria~1307\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1307_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1306_combout\ & ((\Mem_dados|Memoria~946_q\))) # (!\Mem_dados|Memoria~1306_combout\ & (\Mem_dados|Memoria~690_q\)))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~690_q\,
	datac => \Mem_dados|Memoria~946_q\,
	datad => \Mem_dados|Memoria~1306_combout\,
	combout => \Mem_dados|Memoria~1307_combout\);

-- Location: LCCOMB_X63_Y28_N28
\Mem_dados|Memoria~850feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~850feeder_combout\ = \Banco_Regis|registers~1139_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1139_combout\,
	combout => \Mem_dados|Memoria~850feeder_combout\);

-- Location: FF_X63_Y28_N29
\Mem_dados|Memoria~850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~850feeder_combout\,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~850_q\);

-- Location: FF_X66_Y28_N23
\Mem_dados|Memoria~978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1139_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~978_q\);

-- Location: FF_X66_Y28_N21
\Mem_dados|Memoria~594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1139_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~594_q\);

-- Location: LCCOMB_X65_Y28_N18
\Mem_dados|Memoria~722feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~722feeder_combout\ = \Banco_Regis|registers~1139_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1139_combout\,
	combout => \Mem_dados|Memoria~722feeder_combout\);

-- Location: FF_X65_Y28_N19
\Mem_dados|Memoria~722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~722feeder_combout\,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~722_q\);

-- Location: LCCOMB_X66_Y28_N20
\Mem_dados|Memoria~1304\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1304_combout\ = (\ALU|Add0~5_combout\ & (\ALU|Add0~4_combout\)) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~722_q\))) # (!\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~594_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~594_q\,
	datad => \Mem_dados|Memoria~722_q\,
	combout => \Mem_dados|Memoria~1304_combout\);

-- Location: LCCOMB_X66_Y28_N22
\Mem_dados|Memoria~1305\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1305_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1304_combout\ & ((\Mem_dados|Memoria~978_q\))) # (!\Mem_dados|Memoria~1304_combout\ & (\Mem_dados|Memoria~850_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~850_q\,
	datac => \Mem_dados|Memoria~978_q\,
	datad => \Mem_dados|Memoria~1304_combout\,
	combout => \Mem_dados|Memoria~1305_combout\);

-- Location: LCCOMB_X67_Y28_N18
\Mem_dados|Memoria~1308\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1308_combout\ = (\ALU|Add0~3_combout\ & (\ALU|Add0~2_combout\)) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1305_combout\))) # (!\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~1307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~1307_combout\,
	datad => \Mem_dados|Memoria~1305_combout\,
	combout => \Mem_dados|Memoria~1308_combout\);

-- Location: LCCOMB_X67_Y28_N16
\Mem_dados|Memoria~1311\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1311_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1308_combout\ & (\Mem_dados|Memoria~1310_combout\)) # (!\Mem_dados|Memoria~1308_combout\ & ((\Mem_dados|Memoria~1303_combout\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~1310_combout\,
	datac => \Mem_dados|Memoria~1303_combout\,
	datad => \Mem_dados|Memoria~1308_combout\,
	combout => \Mem_dados|Memoria~1311_combout\);

-- Location: LCCOMB_X67_Y28_N22
\muxDepoisULA|X[12]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[12]~43_combout\ = (\mux_ULAMem~input_o\ & (\muxDepoisULA|X[0]~16_combout\ & ((\Mem_dados|Memoria~1311_combout\)))) # (!\mux_ULAMem~input_o\ & ((\ALU|Add0~12_combout\) # ((\muxDepoisULA|X[0]~16_combout\ & 
-- \Mem_dados|Memoria~1311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ULAMem~input_o\,
	datab => \muxDepoisULA|X[0]~16_combout\,
	datac => \ALU|Add0~12_combout\,
	datad => \Mem_dados|Memoria~1311_combout\,
	combout => \muxDepoisULA|X[12]~43_combout\);

-- Location: LCCOMB_X63_Y32_N12
\Mem_dados|Memoria~466feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~466feeder_combout\ = \Banco_Regis|registers~1139_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1139_combout\,
	combout => \Mem_dados|Memoria~466feeder_combout\);

-- Location: FF_X63_Y32_N13
\Mem_dados|Memoria~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~466feeder_combout\,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~466_q\);

-- Location: FF_X63_Y28_N23
\Mem_dados|Memoria~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1139_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~530_q\);

-- Location: LCCOMB_X62_Y32_N14
\Mem_dados|Memoria~498feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~498feeder_combout\ = \Banco_Regis|registers~1139_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1139_combout\,
	combout => \Mem_dados|Memoria~498feeder_combout\);

-- Location: FF_X62_Y32_N15
\Mem_dados|Memoria~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~498feeder_combout\,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~498_q\);

-- Location: FF_X63_Y32_N31
\Mem_dados|Memoria~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1139_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~434_q\);

-- Location: LCCOMB_X63_Y32_N30
\Mem_dados|Memoria~1319\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1319_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~498_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~434_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~498_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~434_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1319_combout\);

-- Location: LCCOMB_X63_Y28_N22
\Mem_dados|Memoria~1320\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1320_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1319_combout\ & ((\Mem_dados|Memoria~530_q\))) # (!\Mem_dados|Memoria~1319_combout\ & (\Mem_dados|Memoria~466_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~466_q\,
	datac => \Mem_dados|Memoria~530_q\,
	datad => \Mem_dados|Memoria~1319_combout\,
	combout => \Mem_dados|Memoria~1320_combout\);

-- Location: LCCOMB_X72_Y28_N16
\Mem_dados|Memoria~402feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~402feeder_combout\ = \Banco_Regis|registers~1139_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1139_combout\,
	combout => \Mem_dados|Memoria~402feeder_combout\);

-- Location: FF_X72_Y28_N17
\Mem_dados|Memoria~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~402feeder_combout\,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~402_q\);

-- Location: FF_X72_Y28_N3
\Mem_dados|Memoria~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1139_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~370_q\);

-- Location: LCCOMB_X74_Y28_N26
\Mem_dados|Memoria~338feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~338feeder_combout\ = \Banco_Regis|registers~1139_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1139_combout\,
	combout => \Mem_dados|Memoria~338feeder_combout\);

-- Location: FF_X74_Y28_N27
\Mem_dados|Memoria~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~338feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~338_q\);

-- Location: FF_X73_Y28_N3
\Mem_dados|Memoria~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1139_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~306_q\);

-- Location: LCCOMB_X73_Y28_N2
\Mem_dados|Memoria~1312\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1312_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~338_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~306_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~338_q\,
	datac => \Mem_dados|Memoria~306_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1312_combout\);

-- Location: LCCOMB_X72_Y28_N2
\Mem_dados|Memoria~1313\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1313_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1312_combout\ & (\Mem_dados|Memoria~402_q\)) # (!\Mem_dados|Memoria~1312_combout\ & ((\Mem_dados|Memoria~370_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~402_q\,
	datac => \Mem_dados|Memoria~370_q\,
	datad => \Mem_dados|Memoria~1312_combout\,
	combout => \Mem_dados|Memoria~1313_combout\);

-- Location: LCCOMB_X62_Y31_N26
\Mem_dados|Memoria~210feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~210feeder_combout\ = \Banco_Regis|registers~1139_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1139_combout\,
	combout => \Mem_dados|Memoria~210feeder_combout\);

-- Location: FF_X62_Y31_N27
\Mem_dados|Memoria~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~210feeder_combout\,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~210_q\);

-- Location: FF_X63_Y31_N3
\Mem_dados|Memoria~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1139_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~274_q\);

-- Location: LCCOMB_X62_Y31_N20
\Mem_dados|Memoria~242feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~242feeder_combout\ = \Banco_Regis|registers~1139_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1139_combout\,
	combout => \Mem_dados|Memoria~242feeder_combout\);

-- Location: FF_X62_Y31_N21
\Mem_dados|Memoria~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~242feeder_combout\,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~242_q\);

-- Location: FF_X63_Y31_N17
\Mem_dados|Memoria~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1139_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~178_q\);

-- Location: LCCOMB_X63_Y31_N16
\Mem_dados|Memoria~1314\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1314_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~242_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~178_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~242_q\,
	datac => \Mem_dados|Memoria~178_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1314_combout\);

-- Location: LCCOMB_X63_Y31_N2
\Mem_dados|Memoria~1315\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1315_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1314_combout\ & ((\Mem_dados|Memoria~274_q\))) # (!\Mem_dados|Memoria~1314_combout\ & (\Mem_dados|Memoria~210_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~210_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~274_q\,
	datad => \Mem_dados|Memoria~1314_combout\,
	combout => \Mem_dados|Memoria~1315_combout\);

-- Location: LCCOMB_X73_Y33_N4
\Mem_dados|Memoria~114feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~114feeder_combout\ = \Banco_Regis|registers~1139_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1139_combout\,
	combout => \Mem_dados|Memoria~114feeder_combout\);

-- Location: FF_X73_Y33_N5
\Mem_dados|Memoria~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~114feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~114_q\);

-- Location: FF_X72_Y32_N3
\Mem_dados|Memoria~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1139_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~146_q\);

-- Location: LCCOMB_X73_Y33_N10
\Mem_dados|Memoria~82feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~82feeder_combout\ = \Banco_Regis|registers~1139_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1139_combout\,
	combout => \Mem_dados|Memoria~82feeder_combout\);

-- Location: FF_X73_Y33_N11
\Mem_dados|Memoria~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~82feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~82_q\);

-- Location: FF_X72_Y32_N25
\Mem_dados|Memoria~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1139_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~50_q\);

-- Location: LCCOMB_X72_Y32_N24
\Mem_dados|Memoria~1316\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1316_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~82_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~50_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~82_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~50_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1316_combout\);

-- Location: LCCOMB_X72_Y32_N2
\Mem_dados|Memoria~1317\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1317_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1316_combout\ & ((\Mem_dados|Memoria~146_q\))) # (!\Mem_dados|Memoria~1316_combout\ & (\Mem_dados|Memoria~114_q\)))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~114_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~146_q\,
	datad => \Mem_dados|Memoria~1316_combout\,
	combout => \Mem_dados|Memoria~1317_combout\);

-- Location: LCCOMB_X67_Y28_N24
\Mem_dados|Memoria~1318\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1318_combout\ = (\ALU|Add0~5_combout\ & (\ALU|Add0~4_combout\)) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~1315_combout\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1317_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1315_combout\,
	datad => \Mem_dados|Memoria~1317_combout\,
	combout => \Mem_dados|Memoria~1318_combout\);

-- Location: LCCOMB_X67_Y28_N10
\Mem_dados|Memoria~1321\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1321_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1318_combout\ & (\Mem_dados|Memoria~1320_combout\)) # (!\Mem_dados|Memoria~1318_combout\ & ((\Mem_dados|Memoria~1313_combout\))))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~1320_combout\,
	datac => \Mem_dados|Memoria~1313_combout\,
	datad => \Mem_dados|Memoria~1318_combout\,
	combout => \Mem_dados|Memoria~1321_combout\);

-- Location: LCCOMB_X67_Y28_N30
\muxDepoisULA|X[12]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[12]~44_combout\ = (\muxDepoisULA|X[12]~43_combout\) # ((\muxDepoisULA|X[0]~18_combout\ & \Mem_dados|Memoria~1321_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxDepoisULA|X[0]~18_combout\,
	datac => \muxDepoisULA|X[12]~43_combout\,
	datad => \Mem_dados|Memoria~1321_combout\,
	combout => \muxDepoisULA|X[12]~44_combout\);

-- Location: FF_X66_Y31_N1
\Banco_Regis|registers~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[12]~44_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~50_q\);

-- Location: FF_X67_Y28_N31
\Banco_Regis|registers~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \muxDepoisULA|X[12]~44_combout\,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~370_q\);

-- Location: FF_X67_Y28_N29
\Banco_Regis|registers~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[12]~44_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~338_q\);

-- Location: LCCOMB_X67_Y28_N28
\Banco_Regis|registers~1138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1138_combout\ = (\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~370_q\)) # (!\PC|DOUT[2]~_Duplicate_1_q\ & ((\Banco_Regis|registers~338_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~370_q\,
	datac => \Banco_Regis|registers~338_q\,
	datad => \PC|DOUT[2]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1138_combout\);

-- Location: LCCOMB_X66_Y31_N0
\Banco_Regis|registers~1139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1139_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1138_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~50_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \Banco_Regis|registers~50_q\,
	datad => \Banco_Regis|registers~1138_combout\,
	combout => \Banco_Regis|registers~1139_combout\);

-- Location: LCCOMB_X66_Y31_N6
\muxAntesULA|X[12]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[12]~51_combout\ = (\mux_RtIm~input_o\ & (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (!\PC|DOUT[2]~_Duplicate_1_q\))) # (!\mux_RtIm~input_o\ & (((\Banco_Regis|registers~1139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_RtIm~input_o\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \PC|DOUT[2]~_Duplicate_1_q\,
	datad => \Banco_Regis|registers~1139_combout\,
	combout => \muxAntesULA|X[12]~51_combout\);

-- Location: LCCOMB_X67_Y31_N24
\ALU|Bnot|Add0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~25_combout\ = (\ALU|Bnot|Add0~24\ & ((\UC_ULA|Equal0~0_combout\ $ (\muxAntesULA|X[12]~51_combout\)))) # (!\ALU|Bnot|Add0~24\ & (\UC_ULA|Equal0~0_combout\ $ (\muxAntesULA|X[12]~51_combout\ $ (VCC))))
-- \ALU|Bnot|Add0~26\ = CARRY((!\ALU|Bnot|Add0~24\ & (\UC_ULA|Equal0~0_combout\ $ (\muxAntesULA|X[12]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|Equal0~0_combout\,
	datab => \muxAntesULA|X[12]~51_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~24\,
	combout => \ALU|Bnot|Add0~25_combout\,
	cout => \ALU|Bnot|Add0~26\);

-- Location: LCCOMB_X65_Y29_N18
\Banco_Regis|registers~1201\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1201_combout\ = (\Banco_Regis|registers~50_q\ & ((\PC|DOUT[4]~_Duplicate_1_q\) # ((\PC|DOUT[5]~_Duplicate_1_q\) # (\PC|DOUT[3]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[4]~_Duplicate_1_q\,
	datab => \PC|DOUT[5]~_Duplicate_1_q\,
	datac => \Banco_Regis|registers~50_q\,
	datad => \PC|DOUT[3]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1201_combout\);

-- Location: LCCOMB_X68_Y31_N24
\ALU|somaSub[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[12]~24_combout\ = ((\Banco_Regis|registers~1201_combout\ $ (\ALU|Bnot|Add0~25_combout\ $ (!\ALU|somaSub[11]~23\)))) # (GND)
-- \ALU|somaSub[12]~25\ = CARRY((\Banco_Regis|registers~1201_combout\ & ((\ALU|Bnot|Add0~25_combout\) # (!\ALU|somaSub[11]~23\))) # (!\Banco_Regis|registers~1201_combout\ & (\ALU|Bnot|Add0~25_combout\ & !\ALU|somaSub[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1201_combout\,
	datab => \ALU|Bnot|Add0~25_combout\,
	datad => VCC,
	cin => \ALU|somaSub[11]~23\,
	combout => \ALU|somaSub[12]~24_combout\,
	cout => \ALU|somaSub[12]~25\);

-- Location: LCCOMB_X67_Y28_N4
\ALU|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~12_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[12]~24_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\ALU|Bnot|Add0~25_combout\ & (\Banco_Regis|registers~1201_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~25_combout\,
	datab => \Banco_Regis|registers~1201_combout\,
	datac => \UC_ULA|ULActrl[1]~0_combout\,
	datad => \ALU|somaSub[12]~24_combout\,
	combout => \ALU|Add0~12_combout\);

-- Location: FF_X67_Y28_N1
\Banco_Regis|registers~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \muxDepoisULA|X[13]~46_combout\,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~371_q\);

-- Location: FF_X67_Y28_N7
\Banco_Regis|registers~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[13]~46_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~339_q\);

-- Location: LCCOMB_X67_Y28_N6
\Banco_Regis|registers~1140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1140_combout\ = (\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~371_q\)) # (!\PC|DOUT[2]~_Duplicate_1_q\ & ((\Banco_Regis|registers~339_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Banco_Regis|registers~371_q\,
	datac => \Banco_Regis|registers~339_q\,
	datad => \PC|DOUT[2]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1140_combout\);

-- Location: LCCOMB_X65_Y27_N20
\Banco_Regis|registers~1141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1141_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1140_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~51_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datab => \Banco_Regis|registers~51_q\,
	datad => \Banco_Regis|registers~1140_combout\,
	combout => \Banco_Regis|registers~1141_combout\);

-- Location: LCCOMB_X74_Y28_N4
\Mem_dados|Memoria~339feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~339feeder_combout\ = \Banco_Regis|registers~1141_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1141_combout\,
	combout => \Mem_dados|Memoria~339feeder_combout\);

-- Location: FF_X74_Y28_N5
\Mem_dados|Memoria~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~339feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~339_q\);

-- Location: FF_X73_Y28_N19
\Mem_dados|Memoria~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1141_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~403_q\);

-- Location: LCCOMB_X74_Y28_N2
\Mem_dados|Memoria~371feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~371feeder_combout\ = \Banco_Regis|registers~1141_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1141_combout\,
	combout => \Mem_dados|Memoria~371feeder_combout\);

-- Location: FF_X74_Y28_N3
\Mem_dados|Memoria~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~371feeder_combout\,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~371_q\);

-- Location: FF_X73_Y28_N13
\Mem_dados|Memoria~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1141_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~307_q\);

-- Location: LCCOMB_X73_Y28_N12
\Mem_dados|Memoria~1334\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1334_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~371_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~307_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~371_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~307_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1334_combout\);

-- Location: LCCOMB_X73_Y28_N18
\Mem_dados|Memoria~1335\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1335_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1334_combout\ & ((\Mem_dados|Memoria~403_q\))) # (!\Mem_dados|Memoria~1334_combout\ & (\Mem_dados|Memoria~339_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~339_q\,
	datac => \Mem_dados|Memoria~403_q\,
	datad => \Mem_dados|Memoria~1334_combout\,
	combout => \Mem_dados|Memoria~1335_combout\);

-- Location: LCCOMB_X73_Y33_N8
\Mem_dados|Memoria~83feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~83feeder_combout\ = \Banco_Regis|registers~1141_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1141_combout\,
	combout => \Mem_dados|Memoria~83feeder_combout\);

-- Location: FF_X73_Y33_N9
\Mem_dados|Memoria~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~83feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~83_q\);

-- Location: FF_X72_Y32_N31
\Mem_dados|Memoria~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1141_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~147_q\);

-- Location: LCCOMB_X73_Y33_N26
\Mem_dados|Memoria~115feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~115feeder_combout\ = \Banco_Regis|registers~1141_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1141_combout\,
	combout => \Mem_dados|Memoria~115feeder_combout\);

-- Location: FF_X73_Y33_N27
\Mem_dados|Memoria~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~115feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~115_q\);

-- Location: FF_X72_Y32_N21
\Mem_dados|Memoria~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1141_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~51_q\);

-- Location: LCCOMB_X72_Y32_N20
\Mem_dados|Memoria~1336\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1336_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~115_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~51_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~115_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~51_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1336_combout\);

-- Location: LCCOMB_X72_Y32_N30
\Mem_dados|Memoria~1337\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1337_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1336_combout\ & ((\Mem_dados|Memoria~147_q\))) # (!\Mem_dados|Memoria~1336_combout\ & (\Mem_dados|Memoria~83_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~83_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~147_q\,
	datad => \Mem_dados|Memoria~1336_combout\,
	combout => \Mem_dados|Memoria~1337_combout\);

-- Location: LCCOMB_X73_Y28_N20
\Mem_dados|Memoria~1338\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1338_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1335_combout\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((!\ALU|Add0~4_combout\ & \Mem_dados|Memoria~1337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~1335_combout\,
	datac => \ALU|Add0~4_combout\,
	datad => \Mem_dados|Memoria~1337_combout\,
	combout => \Mem_dados|Memoria~1338_combout\);

-- Location: LCCOMB_X62_Y31_N14
\Mem_dados|Memoria~211feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~211feeder_combout\ = \Banco_Regis|registers~1141_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1141_combout\,
	combout => \Mem_dados|Memoria~211feeder_combout\);

-- Location: FF_X62_Y31_N15
\Mem_dados|Memoria~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~211feeder_combout\,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~211_q\);

-- Location: FF_X63_Y31_N5
\Mem_dados|Memoria~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1141_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~179_q\);

-- Location: LCCOMB_X63_Y31_N4
\Mem_dados|Memoria~1332\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1332_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~211_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~179_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~211_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~179_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1332_combout\);

-- Location: LCCOMB_X62_Y28_N18
\Mem_dados|Memoria~275feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~275feeder_combout\ = \Banco_Regis|registers~1141_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1141_combout\,
	combout => \Mem_dados|Memoria~275feeder_combout\);

-- Location: FF_X62_Y28_N19
\Mem_dados|Memoria~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~275feeder_combout\,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~275_q\);

-- Location: FF_X62_Y28_N17
\Mem_dados|Memoria~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1141_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~243_q\);

-- Location: LCCOMB_X62_Y28_N16
\Mem_dados|Memoria~1333\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1333_combout\ = (\Mem_dados|Memoria~1332_combout\ & ((\Mem_dados|Memoria~275_q\) # ((!\ALU|Add0~3_combout\)))) # (!\Mem_dados|Memoria~1332_combout\ & (((\Mem_dados|Memoria~243_q\ & \ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1332_combout\,
	datab => \Mem_dados|Memoria~275_q\,
	datac => \Mem_dados|Memoria~243_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1333_combout\);

-- Location: LCCOMB_X62_Y29_N2
\Mem_dados|Memoria~531feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~531feeder_combout\ = \Banco_Regis|registers~1141_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1141_combout\,
	combout => \Mem_dados|Memoria~531feeder_combout\);

-- Location: FF_X62_Y29_N3
\Mem_dados|Memoria~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~531feeder_combout\,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~531_q\);

-- Location: FF_X62_Y32_N9
\Mem_dados|Memoria~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1141_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~499_q\);

-- Location: LCCOMB_X63_Y32_N8
\Mem_dados|Memoria~467feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~467feeder_combout\ = \Banco_Regis|registers~1141_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1141_combout\,
	combout => \Mem_dados|Memoria~467feeder_combout\);

-- Location: FF_X63_Y32_N9
\Mem_dados|Memoria~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~467feeder_combout\,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~467_q\);

-- Location: FF_X63_Y32_N27
\Mem_dados|Memoria~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1141_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~435_q\);

-- Location: LCCOMB_X63_Y32_N26
\Mem_dados|Memoria~1339\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1339_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~467_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~435_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~467_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~435_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1339_combout\);

-- Location: LCCOMB_X62_Y32_N8
\Mem_dados|Memoria~1340\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1340_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1339_combout\ & (\Mem_dados|Memoria~531_q\)) # (!\Mem_dados|Memoria~1339_combout\ & ((\Mem_dados|Memoria~499_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~531_q\,
	datac => \Mem_dados|Memoria~499_q\,
	datad => \Mem_dados|Memoria~1339_combout\,
	combout => \Mem_dados|Memoria~1340_combout\);

-- Location: LCCOMB_X67_Y28_N14
\Mem_dados|Memoria~1341\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1341_combout\ = (\Mem_dados|Memoria~1338_combout\ & (((\Mem_dados|Memoria~1340_combout\) # (!\ALU|Add0~4_combout\)))) # (!\Mem_dados|Memoria~1338_combout\ & (\Mem_dados|Memoria~1333_combout\ & (\ALU|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1338_combout\,
	datab => \Mem_dados|Memoria~1333_combout\,
	datac => \ALU|Add0~4_combout\,
	datad => \Mem_dados|Memoria~1340_combout\,
	combout => \Mem_dados|Memoria~1341_combout\);

-- Location: LCCOMB_X67_Y25_N6
\Mem_dados|Memoria~1043feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1043feeder_combout\ = \Banco_Regis|registers~1141_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1141_combout\,
	combout => \Mem_dados|Memoria~1043feeder_combout\);

-- Location: FF_X67_Y25_N7
\Mem_dados|Memoria~1043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~1043feeder_combout\,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1043_q\);

-- Location: LCCOMB_X67_Y25_N20
\Mem_dados|Memoria~915feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~915feeder_combout\ = \Banco_Regis|registers~1141_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1141_combout\,
	combout => \Mem_dados|Memoria~915feeder_combout\);

-- Location: FF_X67_Y25_N21
\Mem_dados|Memoria~915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~915feeder_combout\,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~915_q\);

-- Location: FF_X70_Y25_N15
\Mem_dados|Memoria~659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1141_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~659_q\);

-- Location: LCCOMB_X70_Y25_N14
\Mem_dados|Memoria~1329\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1329_combout\ = (\ALU|Add0~4_combout\ & (((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & ((\ALU|Add0~5_combout\ & (\Mem_dados|Memoria~915_q\)) # (!\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~659_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~915_q\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~659_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1329_combout\);

-- Location: FF_X70_Y25_N25
\Mem_dados|Memoria~787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1141_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~787_q\);

-- Location: LCCOMB_X70_Y25_N24
\Mem_dados|Memoria~1330\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1330_combout\ = (\Mem_dados|Memoria~1329_combout\ & ((\Mem_dados|Memoria~1043_q\) # ((!\ALU|Add0~4_combout\)))) # (!\Mem_dados|Memoria~1329_combout\ & (((\Mem_dados|Memoria~787_q\ & \ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1043_q\,
	datab => \Mem_dados|Memoria~1329_combout\,
	datac => \Mem_dados|Memoria~787_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1330_combout\);

-- Location: LCCOMB_X65_Y28_N0
\Mem_dados|Memoria~723feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~723feeder_combout\ = \Banco_Regis|registers~1141_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1141_combout\,
	combout => \Mem_dados|Memoria~723feeder_combout\);

-- Location: FF_X65_Y28_N1
\Mem_dados|Memoria~723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~723feeder_combout\,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~723_q\);

-- Location: FF_X66_Y28_N7
\Mem_dados|Memoria~979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1141_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~979_q\);

-- Location: FF_X66_Y28_N25
\Mem_dados|Memoria~595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1141_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~595_q\);

-- Location: LCCOMB_X63_Y28_N24
\Mem_dados|Memoria~851feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~851feeder_combout\ = \Banco_Regis|registers~1141_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1141_combout\,
	combout => \Mem_dados|Memoria~851feeder_combout\);

-- Location: FF_X63_Y28_N25
\Mem_dados|Memoria~851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~851feeder_combout\,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~851_q\);

-- Location: LCCOMB_X66_Y28_N24
\Mem_dados|Memoria~1322\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1322_combout\ = (\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\) # ((\Mem_dados|Memoria~851_q\)))) # (!\ALU|Add0~5_combout\ & (!\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~595_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~595_q\,
	datad => \Mem_dados|Memoria~851_q\,
	combout => \Mem_dados|Memoria~1322_combout\);

-- Location: LCCOMB_X66_Y28_N6
\Mem_dados|Memoria~1323\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1323_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1322_combout\ & ((\Mem_dados|Memoria~979_q\))) # (!\Mem_dados|Memoria~1322_combout\ & (\Mem_dados|Memoria~723_q\)))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~723_q\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~979_q\,
	datad => \Mem_dados|Memoria~1322_combout\,
	combout => \Mem_dados|Memoria~1323_combout\);

-- Location: LCCOMB_X69_Y33_N18
\Mem_dados|Memoria~819feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~819feeder_combout\ = \Banco_Regis|registers~1141_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1141_combout\,
	combout => \Mem_dados|Memoria~819feeder_combout\);

-- Location: FF_X69_Y33_N19
\Mem_dados|Memoria~819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~819feeder_combout\,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~819_q\);

-- Location: FF_X68_Y33_N5
\Mem_dados|Memoria~947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1141_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~947_q\);

-- Location: LCCOMB_X69_Y33_N4
\Mem_dados|Memoria~691feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~691feeder_combout\ = \Banco_Regis|registers~1141_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1141_combout\,
	combout => \Mem_dados|Memoria~691feeder_combout\);

-- Location: FF_X69_Y33_N5
\Mem_dados|Memoria~691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~691feeder_combout\,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~691_q\);

-- Location: FF_X68_Y33_N7
\Mem_dados|Memoria~563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1141_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~563_q\);

-- Location: LCCOMB_X68_Y33_N6
\Mem_dados|Memoria~1326\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1326_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~691_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~563_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~691_q\,
	datac => \Mem_dados|Memoria~563_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1326_combout\);

-- Location: LCCOMB_X68_Y33_N4
\Mem_dados|Memoria~1327\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1327_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1326_combout\ & ((\Mem_dados|Memoria~947_q\))) # (!\Mem_dados|Memoria~1326_combout\ & (\Mem_dados|Memoria~819_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~819_q\,
	datac => \Mem_dados|Memoria~947_q\,
	datad => \Mem_dados|Memoria~1326_combout\,
	combout => \Mem_dados|Memoria~1327_combout\);

-- Location: LCCOMB_X76_Y29_N26
\Mem_dados|Memoria~755feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~755feeder_combout\ = \Banco_Regis|registers~1141_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1141_combout\,
	combout => \Mem_dados|Memoria~755feeder_combout\);

-- Location: FF_X76_Y29_N27
\Mem_dados|Memoria~755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~755feeder_combout\,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~755_q\);

-- Location: FF_X72_Y29_N7
\Mem_dados|Memoria~627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1141_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~627_q\);

-- Location: LCCOMB_X72_Y29_N6
\Mem_dados|Memoria~1324\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1324_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~755_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~627_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~755_q\,
	datac => \Mem_dados|Memoria~627_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1324_combout\);

-- Location: LCCOMB_X76_Y29_N16
\Mem_dados|Memoria~883feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~883feeder_combout\ = \Banco_Regis|registers~1141_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1141_combout\,
	combout => \Mem_dados|Memoria~883feeder_combout\);

-- Location: FF_X76_Y29_N17
\Mem_dados|Memoria~883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~883feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~883_q\);

-- Location: FF_X72_Y29_N21
\Mem_dados|Memoria~1011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1141_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1011_q\);

-- Location: LCCOMB_X72_Y29_N20
\Mem_dados|Memoria~1325\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1325_combout\ = (\Mem_dados|Memoria~1324_combout\ & (((\Mem_dados|Memoria~1011_q\) # (!\ALU|Add0~5_combout\)))) # (!\Mem_dados|Memoria~1324_combout\ & (\Mem_dados|Memoria~883_q\ & ((\ALU|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1324_combout\,
	datab => \Mem_dados|Memoria~883_q\,
	datac => \Mem_dados|Memoria~1011_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1325_combout\);

-- Location: LCCOMB_X67_Y28_N12
\Mem_dados|Memoria~1328\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1328_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1325_combout\))) # (!\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~1327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1327_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \ALU|Add0~3_combout\,
	datad => \Mem_dados|Memoria~1325_combout\,
	combout => \Mem_dados|Memoria~1328_combout\);

-- Location: LCCOMB_X67_Y28_N26
\Mem_dados|Memoria~1331\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1331_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1328_combout\ & (\Mem_dados|Memoria~1330_combout\)) # (!\Mem_dados|Memoria~1328_combout\ & ((\Mem_dados|Memoria~1323_combout\))))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1330_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~1323_combout\,
	datad => \Mem_dados|Memoria~1328_combout\,
	combout => \Mem_dados|Memoria~1331_combout\);

-- Location: LCCOMB_X67_Y28_N8
\muxDepoisULA|X[13]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[13]~45_combout\ = (\mux_ULAMem~input_o\ & (((\Mem_dados|Memoria~1331_combout\ & \muxDepoisULA|X[0]~16_combout\)))) # (!\mux_ULAMem~input_o\ & ((\ALU|Add0~13_combout\) # ((\Mem_dados|Memoria~1331_combout\ & 
-- \muxDepoisULA|X[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ULAMem~input_o\,
	datab => \ALU|Add0~13_combout\,
	datac => \Mem_dados|Memoria~1331_combout\,
	datad => \muxDepoisULA|X[0]~16_combout\,
	combout => \muxDepoisULA|X[13]~45_combout\);

-- Location: LCCOMB_X67_Y28_N0
\muxDepoisULA|X[13]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[13]~46_combout\ = (\muxDepoisULA|X[13]~45_combout\) # ((\Mem_dados|Memoria~1341_combout\ & \muxDepoisULA|X[0]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem_dados|Memoria~1341_combout\,
	datac => \muxDepoisULA|X[13]~45_combout\,
	datad => \muxDepoisULA|X[0]~18_combout\,
	combout => \muxDepoisULA|X[13]~46_combout\);

-- Location: FF_X66_Y29_N5
\Banco_Regis|registers~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[13]~46_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~51_q\);

-- Location: LCCOMB_X65_Y27_N12
\Banco_Regis|registers~1202\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1202_combout\ = (\Banco_Regis|registers~51_q\ & ((\PC|DOUT[5]~_Duplicate_1_q\) # ((\PC|DOUT[4]~_Duplicate_1_q\) # (\PC|DOUT[3]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[5]~_Duplicate_1_q\,
	datab => \PC|DOUT[4]~_Duplicate_1_q\,
	datac => \PC|DOUT[3]~_Duplicate_1_q\,
	datad => \Banco_Regis|registers~51_q\,
	combout => \Banco_Regis|registers~1202_combout\);

-- Location: LCCOMB_X66_Y29_N12
\muxAntesULA|X[13]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[13]~54_combout\ = (!\mux_RtIm~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1140_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~51_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datab => \mux_RtIm~input_o\,
	datac => \Banco_Regis|registers~51_q\,
	datad => \Banco_Regis|registers~1140_combout\,
	combout => \muxAntesULA|X[13]~54_combout\);

-- Location: LCCOMB_X67_Y31_N26
\ALU|Bnot|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~27_combout\ = (\ALU|Bnot|Add0~26\ & (\muxAntesULA|X[13]~54_combout\ $ ((!\UC_ULA|Equal0~0_combout\)))) # (!\ALU|Bnot|Add0~26\ & ((\muxAntesULA|X[13]~54_combout\ $ (\UC_ULA|Equal0~0_combout\)) # (GND)))
-- \ALU|Bnot|Add0~28\ = CARRY((\muxAntesULA|X[13]~54_combout\ $ (!\UC_ULA|Equal0~0_combout\)) # (!\ALU|Bnot|Add0~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxAntesULA|X[13]~54_combout\,
	datab => \UC_ULA|Equal0~0_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~26\,
	combout => \ALU|Bnot|Add0~27_combout\,
	cout => \ALU|Bnot|Add0~28\);

-- Location: LCCOMB_X68_Y31_N26
\ALU|somaSub[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[13]~26_combout\ = (\ALU|Bnot|Add0~27_combout\ & ((\Banco_Regis|registers~1202_combout\ & (\ALU|somaSub[12]~25\ & VCC)) # (!\Banco_Regis|registers~1202_combout\ & (!\ALU|somaSub[12]~25\)))) # (!\ALU|Bnot|Add0~27_combout\ & 
-- ((\Banco_Regis|registers~1202_combout\ & (!\ALU|somaSub[12]~25\)) # (!\Banco_Regis|registers~1202_combout\ & ((\ALU|somaSub[12]~25\) # (GND)))))
-- \ALU|somaSub[13]~27\ = CARRY((\ALU|Bnot|Add0~27_combout\ & (!\Banco_Regis|registers~1202_combout\ & !\ALU|somaSub[12]~25\)) # (!\ALU|Bnot|Add0~27_combout\ & ((!\ALU|somaSub[12]~25\) # (!\Banco_Regis|registers~1202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~27_combout\,
	datab => \Banco_Regis|registers~1202_combout\,
	datad => VCC,
	cin => \ALU|somaSub[12]~25\,
	combout => \ALU|somaSub[13]~26_combout\,
	cout => \ALU|somaSub[13]~27\);

-- Location: LCCOMB_X67_Y28_N2
\ALU|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~13_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[13]~26_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\Banco_Regis|registers~1202_combout\ & (\ALU|Bnot|Add0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1202_combout\,
	datab => \ALU|Bnot|Add0~27_combout\,
	datac => \UC_ULA|ULActrl[1]~0_combout\,
	datad => \ALU|somaSub[13]~26_combout\,
	combout => \ALU|Add0~13_combout\);

-- Location: LCCOMB_X70_Y33_N30
\Mem_dados|Memoria~692feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~692feeder_combout\ = \Banco_Regis|registers~1143_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1143_combout\,
	combout => \Mem_dados|Memoria~692feeder_combout\);

-- Location: FF_X70_Y33_N31
\Mem_dados|Memoria~692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~692feeder_combout\,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~692_q\);

-- Location: FF_X69_Y32_N23
\Mem_dados|Memoria~948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1143_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~948_q\);

-- Location: LCCOMB_X70_Y33_N4
\Mem_dados|Memoria~820feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~820feeder_combout\ = \Banco_Regis|registers~1143_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1143_combout\,
	combout => \Mem_dados|Memoria~820feeder_combout\);

-- Location: FF_X70_Y33_N5
\Mem_dados|Memoria~820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~820feeder_combout\,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~820_q\);

-- Location: FF_X68_Y33_N19
\Mem_dados|Memoria~564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1143_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~564_q\);

-- Location: LCCOMB_X68_Y33_N18
\Mem_dados|Memoria~1346\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1346_combout\ = (\ALU|Add0~4_combout\ & (((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & ((\ALU|Add0~5_combout\ & (\Mem_dados|Memoria~820_q\)) # (!\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~564_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~820_q\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~564_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1346_combout\);

-- Location: LCCOMB_X69_Y32_N22
\Mem_dados|Memoria~1347\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1347_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1346_combout\ & ((\Mem_dados|Memoria~948_q\))) # (!\Mem_dados|Memoria~1346_combout\ & (\Mem_dados|Memoria~692_q\)))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1346_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~692_q\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~948_q\,
	datad => \Mem_dados|Memoria~1346_combout\,
	combout => \Mem_dados|Memoria~1347_combout\);

-- Location: LCCOMB_X63_Y28_N26
\Mem_dados|Memoria~852feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~852feeder_combout\ = \Banco_Regis|registers~1143_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1143_combout\,
	combout => \Mem_dados|Memoria~852feeder_combout\);

-- Location: FF_X63_Y28_N27
\Mem_dados|Memoria~852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~852feeder_combout\,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~852_q\);

-- Location: LCCOMB_X65_Y28_N26
\Mem_dados|Memoria~724feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~724feeder_combout\ = \Banco_Regis|registers~1143_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1143_combout\,
	combout => \Mem_dados|Memoria~724feeder_combout\);

-- Location: FF_X65_Y28_N27
\Mem_dados|Memoria~724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~724feeder_combout\,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~724_q\);

-- Location: FF_X66_Y28_N9
\Mem_dados|Memoria~596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1143_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~596_q\);

-- Location: LCCOMB_X66_Y28_N8
\Mem_dados|Memoria~1344\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1344_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~724_q\) # ((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & (((\Mem_dados|Memoria~596_q\ & !\ALU|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~724_q\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~596_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1344_combout\);

-- Location: FF_X66_Y28_N19
\Mem_dados|Memoria~980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1143_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~980_q\);

-- Location: LCCOMB_X66_Y28_N18
\Mem_dados|Memoria~1345\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1345_combout\ = (\Mem_dados|Memoria~1344_combout\ & (((\Mem_dados|Memoria~980_q\) # (!\ALU|Add0~5_combout\)))) # (!\Mem_dados|Memoria~1344_combout\ & (\Mem_dados|Memoria~852_q\ & ((\ALU|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~852_q\,
	datab => \Mem_dados|Memoria~1344_combout\,
	datac => \Mem_dados|Memoria~980_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1345_combout\);

-- Location: LCCOMB_X69_Y32_N16
\Mem_dados|Memoria~1348\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1348_combout\ = (\ALU|Add0~3_combout\ & (\ALU|Add0~2_combout\)) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1345_combout\))) # (!\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~1347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~1347_combout\,
	datad => \Mem_dados|Memoria~1345_combout\,
	combout => \Mem_dados|Memoria~1348_combout\);

-- Location: LCCOMB_X74_Y31_N8
\Mem_dados|Memoria~1012feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1012feeder_combout\ = \Banco_Regis|registers~1143_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1143_combout\,
	combout => \Mem_dados|Memoria~1012feeder_combout\);

-- Location: FF_X74_Y31_N9
\Mem_dados|Memoria~1012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~1012feeder_combout\,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1012_q\);

-- Location: FF_X73_Y31_N1
\Mem_dados|Memoria~756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1143_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~756_q\);

-- Location: LCCOMB_X73_Y30_N8
\Mem_dados|Memoria~884feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~884feeder_combout\ = \Banco_Regis|registers~1143_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1143_combout\,
	combout => \Mem_dados|Memoria~884feeder_combout\);

-- Location: FF_X73_Y30_N9
\Mem_dados|Memoria~884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~884feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~884_q\);

-- Location: FF_X73_Y31_N7
\Mem_dados|Memoria~628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1143_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~628_q\);

-- Location: LCCOMB_X73_Y31_N6
\Mem_dados|Memoria~1342\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1342_combout\ = (\ALU|Add0~4_combout\ & (((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & ((\ALU|Add0~5_combout\ & (\Mem_dados|Memoria~884_q\)) # (!\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~628_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~884_q\,
	datac => \Mem_dados|Memoria~628_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1342_combout\);

-- Location: LCCOMB_X73_Y31_N0
\Mem_dados|Memoria~1343\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1343_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1342_combout\ & (\Mem_dados|Memoria~1012_q\)) # (!\Mem_dados|Memoria~1342_combout\ & ((\Mem_dados|Memoria~756_q\))))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~1012_q\,
	datac => \Mem_dados|Memoria~756_q\,
	datad => \Mem_dados|Memoria~1342_combout\,
	combout => \Mem_dados|Memoria~1343_combout\);

-- Location: LCCOMB_X69_Y25_N8
\Mem_dados|Memoria~1044feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1044feeder_combout\ = \Banco_Regis|registers~1143_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1143_combout\,
	combout => \Mem_dados|Memoria~1044feeder_combout\);

-- Location: FF_X69_Y25_N9
\Mem_dados|Memoria~1044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~1044feeder_combout\,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1044_q\);

-- Location: FF_X69_Y25_N15
\Mem_dados|Memoria~916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1143_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~916_q\);

-- Location: LCCOMB_X70_Y25_N16
\Mem_dados|Memoria~788feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~788feeder_combout\ = \Banco_Regis|registers~1143_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1143_combout\,
	combout => \Mem_dados|Memoria~788feeder_combout\);

-- Location: FF_X70_Y25_N17
\Mem_dados|Memoria~788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~788feeder_combout\,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~788_q\);

-- Location: FF_X70_Y25_N3
\Mem_dados|Memoria~660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1143_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~660_q\);

-- Location: LCCOMB_X70_Y25_N2
\Mem_dados|Memoria~1349\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1349_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~788_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~660_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~788_q\,
	datac => \Mem_dados|Memoria~660_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1349_combout\);

-- Location: LCCOMB_X69_Y25_N14
\Mem_dados|Memoria~1350\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1350_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1349_combout\ & (\Mem_dados|Memoria~1044_q\)) # (!\Mem_dados|Memoria~1349_combout\ & ((\Mem_dados|Memoria~916_q\))))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~1044_q\,
	datac => \Mem_dados|Memoria~916_q\,
	datad => \Mem_dados|Memoria~1349_combout\,
	combout => \Mem_dados|Memoria~1350_combout\);

-- Location: LCCOMB_X69_Y32_N14
\Mem_dados|Memoria~1351\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1351_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1348_combout\ & ((\Mem_dados|Memoria~1350_combout\))) # (!\Mem_dados|Memoria~1348_combout\ & (\Mem_dados|Memoria~1343_combout\)))) # (!\ALU|Add0~3_combout\ & 
-- (\Mem_dados|Memoria~1348_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~1348_combout\,
	datac => \Mem_dados|Memoria~1343_combout\,
	datad => \Mem_dados|Memoria~1350_combout\,
	combout => \Mem_dados|Memoria~1351_combout\);

-- Location: LCCOMB_X69_Y32_N4
\muxDepoisULA|X[14]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[14]~47_combout\ = (\mux_ULAMem~input_o\ & (\muxDepoisULA|X[0]~16_combout\ & (\Mem_dados|Memoria~1351_combout\))) # (!\mux_ULAMem~input_o\ & ((\ALU|Add0~14_combout\) # ((\muxDepoisULA|X[0]~16_combout\ & \Mem_dados|Memoria~1351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ULAMem~input_o\,
	datab => \muxDepoisULA|X[0]~16_combout\,
	datac => \Mem_dados|Memoria~1351_combout\,
	datad => \ALU|Add0~14_combout\,
	combout => \muxDepoisULA|X[14]~47_combout\);

-- Location: LCCOMB_X67_Y32_N22
\Mem_dados|Memoria~532feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~532feeder_combout\ = \Banco_Regis|registers~1143_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1143_combout\,
	combout => \Mem_dados|Memoria~532feeder_combout\);

-- Location: FF_X67_Y32_N23
\Mem_dados|Memoria~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~532feeder_combout\,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~532_q\);

-- Location: FF_X63_Y32_N17
\Mem_dados|Memoria~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1143_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~468_q\);

-- Location: LCCOMB_X62_Y32_N16
\Mem_dados|Memoria~500feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~500feeder_combout\ = \Banco_Regis|registers~1143_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1143_combout\,
	combout => \Mem_dados|Memoria~500feeder_combout\);

-- Location: FF_X62_Y32_N17
\Mem_dados|Memoria~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~500feeder_combout\,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~500_q\);

-- Location: FF_X63_Y32_N7
\Mem_dados|Memoria~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1143_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~436_q\);

-- Location: LCCOMB_X63_Y32_N6
\Mem_dados|Memoria~1359\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1359_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~500_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~436_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~500_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~436_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1359_combout\);

-- Location: LCCOMB_X63_Y32_N16
\Mem_dados|Memoria~1360\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1360_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1359_combout\ & (\Mem_dados|Memoria~532_q\)) # (!\Mem_dados|Memoria~1359_combout\ & ((\Mem_dados|Memoria~468_q\))))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~532_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~468_q\,
	datad => \Mem_dados|Memoria~1359_combout\,
	combout => \Mem_dados|Memoria~1360_combout\);

-- Location: LCCOMB_X63_Y30_N4
\Mem_dados|Memoria~212feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~212feeder_combout\ = \Banco_Regis|registers~1143_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1143_combout\,
	combout => \Mem_dados|Memoria~212feeder_combout\);

-- Location: FF_X63_Y30_N5
\Mem_dados|Memoria~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~212feeder_combout\,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~212_q\);

-- Location: FF_X62_Y30_N19
\Mem_dados|Memoria~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1143_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~276_q\);

-- Location: LCCOMB_X62_Y32_N30
\Mem_dados|Memoria~244feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~244feeder_combout\ = \Banco_Regis|registers~1143_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1143_combout\,
	combout => \Mem_dados|Memoria~244feeder_combout\);

-- Location: FF_X62_Y32_N31
\Mem_dados|Memoria~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~244feeder_combout\,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~244_q\);

-- Location: FF_X62_Y30_N1
\Mem_dados|Memoria~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1143_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~180_q\);

-- Location: LCCOMB_X62_Y30_N0
\Mem_dados|Memoria~1354\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1354_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~244_q\) # ((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & (((\Mem_dados|Memoria~180_q\ & !\ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~244_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~180_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1354_combout\);

-- Location: LCCOMB_X62_Y30_N18
\Mem_dados|Memoria~1355\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1355_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1354_combout\ & ((\Mem_dados|Memoria~276_q\))) # (!\Mem_dados|Memoria~1354_combout\ & (\Mem_dados|Memoria~212_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~212_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~276_q\,
	datad => \Mem_dados|Memoria~1354_combout\,
	combout => \Mem_dados|Memoria~1355_combout\);

-- Location: LCCOMB_X76_Y31_N26
\Mem_dados|Memoria~84feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~84feeder_combout\ = \Banco_Regis|registers~1143_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1143_combout\,
	combout => \Mem_dados|Memoria~84feeder_combout\);

-- Location: FF_X76_Y31_N27
\Mem_dados|Memoria~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~84feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~84_q\);

-- Location: FF_X75_Y31_N13
\Mem_dados|Memoria~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1143_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~52_q\);

-- Location: LCCOMB_X75_Y31_N12
\Mem_dados|Memoria~1356\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1356_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~84_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~52_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~84_q\,
	datac => \Mem_dados|Memoria~52_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1356_combout\);

-- Location: LCCOMB_X76_Y31_N16
\Mem_dados|Memoria~116feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~116feeder_combout\ = \Banco_Regis|registers~1143_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1143_combout\,
	combout => \Mem_dados|Memoria~116feeder_combout\);

-- Location: FF_X76_Y31_N17
\Mem_dados|Memoria~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~116feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~116_q\);

-- Location: FF_X75_Y31_N3
\Mem_dados|Memoria~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1143_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~148_q\);

-- Location: LCCOMB_X75_Y31_N2
\Mem_dados|Memoria~1357\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1357_combout\ = (\Mem_dados|Memoria~1356_combout\ & (((\Mem_dados|Memoria~148_q\) # (!\ALU|Add0~3_combout\)))) # (!\Mem_dados|Memoria~1356_combout\ & (\Mem_dados|Memoria~116_q\ & ((\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1356_combout\,
	datab => \Mem_dados|Memoria~116_q\,
	datac => \Mem_dados|Memoria~148_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1357_combout\);

-- Location: LCCOMB_X69_Y32_N26
\Mem_dados|Memoria~1358\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1358_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1355_combout\) # ((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & (((!\ALU|Add0~5_combout\ & \Mem_dados|Memoria~1357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1355_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \ALU|Add0~5_combout\,
	datad => \Mem_dados|Memoria~1357_combout\,
	combout => \Mem_dados|Memoria~1358_combout\);

-- Location: LCCOMB_X72_Y28_N0
\Mem_dados|Memoria~404feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~404feeder_combout\ = \Banco_Regis|registers~1143_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1143_combout\,
	combout => \Mem_dados|Memoria~404feeder_combout\);

-- Location: FF_X72_Y28_N1
\Mem_dados|Memoria~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~404feeder_combout\,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~404_q\);

-- Location: FF_X72_Y28_N23
\Mem_dados|Memoria~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1143_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~372_q\);

-- Location: LCCOMB_X74_Y28_N28
\Mem_dados|Memoria~340feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~340feeder_combout\ = \Banco_Regis|registers~1143_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1143_combout\,
	combout => \Mem_dados|Memoria~340feeder_combout\);

-- Location: FF_X74_Y28_N29
\Mem_dados|Memoria~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~340feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~340_q\);

-- Location: FF_X73_Y28_N23
\Mem_dados|Memoria~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1143_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~308_q\);

-- Location: LCCOMB_X73_Y28_N22
\Mem_dados|Memoria~1352\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1352_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~340_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~308_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~340_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~308_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1352_combout\);

-- Location: LCCOMB_X72_Y28_N22
\Mem_dados|Memoria~1353\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1353_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1352_combout\ & (\Mem_dados|Memoria~404_q\)) # (!\Mem_dados|Memoria~1352_combout\ & ((\Mem_dados|Memoria~372_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~404_q\,
	datac => \Mem_dados|Memoria~372_q\,
	datad => \Mem_dados|Memoria~1352_combout\,
	combout => \Mem_dados|Memoria~1353_combout\);

-- Location: LCCOMB_X69_Y32_N12
\Mem_dados|Memoria~1361\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1361_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1358_combout\ & (\Mem_dados|Memoria~1360_combout\)) # (!\Mem_dados|Memoria~1358_combout\ & ((\Mem_dados|Memoria~1353_combout\))))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1360_combout\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~1358_combout\,
	datad => \Mem_dados|Memoria~1353_combout\,
	combout => \Mem_dados|Memoria~1361_combout\);

-- Location: LCCOMB_X69_Y32_N18
\muxDepoisULA|X[14]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[14]~48_combout\ = (\muxDepoisULA|X[14]~47_combout\) # ((\muxDepoisULA|X[0]~18_combout\ & \Mem_dados|Memoria~1361_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxDepoisULA|X[0]~18_combout\,
	datac => \muxDepoisULA|X[14]~47_combout\,
	datad => \Mem_dados|Memoria~1361_combout\,
	combout => \muxDepoisULA|X[14]~48_combout\);

-- Location: FF_X69_Y32_N19
\Banco_Regis|registers~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \muxDepoisULA|X[14]~48_combout\,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~52_q\);

-- Location: FF_X68_Y31_N29
\Banco_Regis|registers~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[14]~48_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~372_q\);

-- Location: FF_X67_Y32_N19
\Banco_Regis|registers~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[14]~48_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~340_q\);

-- Location: LCCOMB_X67_Y32_N18
\Banco_Regis|registers~1142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1142_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~372_q\)) # (!\PC|DOUT[2]~_Duplicate_1_q\ & ((\Banco_Regis|registers~340_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[2]~_Duplicate_1_q\,
	datab => \Banco_Regis|registers~372_q\,
	datac => \Banco_Regis|registers~340_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \Banco_Regis|registers~1142_combout\);

-- Location: LCCOMB_X67_Y32_N28
\Banco_Regis|registers~1143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1143_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1142_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~52_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \Banco_Regis|registers~52_q\,
	datad => \Banco_Regis|registers~1142_combout\,
	combout => \Banco_Regis|registers~1143_combout\);

-- Location: LCCOMB_X67_Y32_N2
\muxAntesULA|X[14]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[14]~52_combout\ = (\mux_RtIm~input_o\ & (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (!\PC|DOUT[2]~_Duplicate_1_q\))) # (!\mux_RtIm~input_o\ & (((\Banco_Regis|registers~1143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_RtIm~input_o\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \PC|DOUT[2]~_Duplicate_1_q\,
	datad => \Banco_Regis|registers~1143_combout\,
	combout => \muxAntesULA|X[14]~52_combout\);

-- Location: LCCOMB_X67_Y31_N28
\ALU|Bnot|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~29_combout\ = (\ALU|Bnot|Add0~28\ & ((\UC_ULA|Equal0~0_combout\ $ (\muxAntesULA|X[14]~52_combout\)))) # (!\ALU|Bnot|Add0~28\ & (\UC_ULA|Equal0~0_combout\ $ (\muxAntesULA|X[14]~52_combout\ $ (VCC))))
-- \ALU|Bnot|Add0~30\ = CARRY((!\ALU|Bnot|Add0~28\ & (\UC_ULA|Equal0~0_combout\ $ (\muxAntesULA|X[14]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|Equal0~0_combout\,
	datab => \muxAntesULA|X[14]~52_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~28\,
	combout => \ALU|Bnot|Add0~29_combout\,
	cout => \ALU|Bnot|Add0~30\);

-- Location: LCCOMB_X67_Y32_N14
\Banco_Regis|registers~1203\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1203_combout\ = (\Banco_Regis|registers~52_q\ & ((\PC|DOUT[4]~_Duplicate_1_q\) # ((\PC|DOUT[3]~_Duplicate_1_q\) # (\PC|DOUT[5]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[4]~_Duplicate_1_q\,
	datab => \PC|DOUT[3]~_Duplicate_1_q\,
	datac => \Banco_Regis|registers~52_q\,
	datad => \PC|DOUT[5]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1203_combout\);

-- Location: LCCOMB_X68_Y31_N28
\ALU|somaSub[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[14]~28_combout\ = ((\Banco_Regis|registers~1203_combout\ $ (\ALU|Bnot|Add0~29_combout\ $ (!\ALU|somaSub[13]~27\)))) # (GND)
-- \ALU|somaSub[14]~29\ = CARRY((\Banco_Regis|registers~1203_combout\ & ((\ALU|Bnot|Add0~29_combout\) # (!\ALU|somaSub[13]~27\))) # (!\Banco_Regis|registers~1203_combout\ & (\ALU|Bnot|Add0~29_combout\ & !\ALU|somaSub[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1203_combout\,
	datab => \ALU|Bnot|Add0~29_combout\,
	datad => VCC,
	cin => \ALU|somaSub[13]~27\,
	combout => \ALU|somaSub[14]~28_combout\,
	cout => \ALU|somaSub[14]~29\);

-- Location: LCCOMB_X68_Y27_N28
\ALU|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~14_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[14]~28_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\ALU|Bnot|Add0~29_combout\ & (\Banco_Regis|registers~1203_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~29_combout\,
	datab => \UC_ULA|ULActrl[1]~0_combout\,
	datac => \Banco_Regis|registers~1203_combout\,
	datad => \ALU|somaSub[14]~28_combout\,
	combout => \ALU|Add0~14_combout\);

-- Location: FF_X70_Y31_N15
\Banco_Regis|registers~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~50_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~373_q\);

-- Location: FF_X70_Y31_N19
\Banco_Regis|registers~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~50_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~341_q\);

-- Location: LCCOMB_X70_Y31_N18
\Banco_Regis|registers~1144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1144_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~373_q\)) # (!\PC|DOUT[2]~_Duplicate_1_q\ & ((\Banco_Regis|registers~341_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[2]~_Duplicate_1_q\,
	datab => \Banco_Regis|registers~373_q\,
	datac => \Banco_Regis|registers~341_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \Banco_Regis|registers~1144_combout\);

-- Location: LCCOMB_X70_Y31_N22
\Banco_Regis|registers~1145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1145_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1144_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~53_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~53_q\,
	datab => \Banco_Regis|registers~1144_combout\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \Banco_Regis|registers~1145_combout\);

-- Location: LCCOMB_X75_Y30_N30
\Mem_dados|Memoria~757feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~757feeder_combout\ = \Banco_Regis|registers~1145_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1145_combout\,
	combout => \Mem_dados|Memoria~757feeder_combout\);

-- Location: FF_X75_Y30_N31
\Mem_dados|Memoria~757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~757feeder_combout\,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~757_q\);

-- Location: FF_X74_Y31_N15
\Mem_dados|Memoria~629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1145_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~629_q\);

-- Location: LCCOMB_X74_Y31_N14
\Mem_dados|Memoria~1364\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1364_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~757_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~629_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~757_q\,
	datac => \Mem_dados|Memoria~629_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1364_combout\);

-- Location: FF_X74_Y31_N1
\Mem_dados|Memoria~1013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1145_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1013_q\);

-- Location: LCCOMB_X75_Y28_N6
\Mem_dados|Memoria~885feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~885feeder_combout\ = \Banco_Regis|registers~1145_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1145_combout\,
	combout => \Mem_dados|Memoria~885feeder_combout\);

-- Location: FF_X75_Y28_N7
\Mem_dados|Memoria~885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~885feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~885_q\);

-- Location: LCCOMB_X74_Y31_N0
\Mem_dados|Memoria~1365\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1365_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1364_combout\ & (\Mem_dados|Memoria~1013_q\)) # (!\Mem_dados|Memoria~1364_combout\ & ((\Mem_dados|Memoria~885_q\))))) # (!\ALU|Add0~5_combout\ & 
-- (\Mem_dados|Memoria~1364_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~1364_combout\,
	datac => \Mem_dados|Memoria~1013_q\,
	datad => \Mem_dados|Memoria~885_q\,
	combout => \Mem_dados|Memoria~1365_combout\);

-- Location: LCCOMB_X70_Y32_N4
\Mem_dados|Memoria~821feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~821feeder_combout\ = \Banco_Regis|registers~1145_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1145_combout\,
	combout => \Mem_dados|Memoria~821feeder_combout\);

-- Location: FF_X70_Y32_N5
\Mem_dados|Memoria~821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~821feeder_combout\,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~821_q\);

-- Location: FF_X70_Y32_N7
\Mem_dados|Memoria~949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1145_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~949_q\);

-- Location: LCCOMB_X70_Y34_N22
\Mem_dados|Memoria~693feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~693feeder_combout\ = \Banco_Regis|registers~1145_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1145_combout\,
	combout => \Mem_dados|Memoria~693feeder_combout\);

-- Location: FF_X70_Y34_N23
\Mem_dados|Memoria~693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~693feeder_combout\,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~693_q\);

-- Location: FF_X70_Y34_N17
\Mem_dados|Memoria~565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1145_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~565_q\);

-- Location: LCCOMB_X70_Y34_N16
\Mem_dados|Memoria~1366\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1366_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~693_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~565_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~693_q\,
	datac => \Mem_dados|Memoria~565_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1366_combout\);

-- Location: LCCOMB_X70_Y32_N6
\Mem_dados|Memoria~1367\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1367_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1366_combout\ & ((\Mem_dados|Memoria~949_q\))) # (!\Mem_dados|Memoria~1366_combout\ & (\Mem_dados|Memoria~821_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~821_q\,
	datac => \Mem_dados|Memoria~949_q\,
	datad => \Mem_dados|Memoria~1366_combout\,
	combout => \Mem_dados|Memoria~1367_combout\);

-- Location: LCCOMB_X69_Y32_N10
\Mem_dados|Memoria~1368\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1368_combout\ = (\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\) # ((\Mem_dados|Memoria~1365_combout\)))) # (!\ALU|Add0~3_combout\ & (!\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1367_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~1365_combout\,
	datad => \Mem_dados|Memoria~1367_combout\,
	combout => \Mem_dados|Memoria~1368_combout\);

-- Location: LCCOMB_X65_Y28_N12
\Mem_dados|Memoria~725feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~725feeder_combout\ = \Banco_Regis|registers~1145_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1145_combout\,
	combout => \Mem_dados|Memoria~725feeder_combout\);

-- Location: FF_X65_Y28_N13
\Mem_dados|Memoria~725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~725feeder_combout\,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~725_q\);

-- Location: FF_X66_Y28_N11
\Mem_dados|Memoria~981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1145_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~981_q\);

-- Location: LCCOMB_X66_Y25_N24
\Mem_dados|Memoria~853feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~853feeder_combout\ = \Banco_Regis|registers~1145_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1145_combout\,
	combout => \Mem_dados|Memoria~853feeder_combout\);

-- Location: FF_X66_Y25_N25
\Mem_dados|Memoria~853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~853feeder_combout\,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~853_q\);

-- Location: FF_X66_Y28_N13
\Mem_dados|Memoria~597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1145_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~597_q\);

-- Location: LCCOMB_X66_Y28_N12
\Mem_dados|Memoria~1362\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1362_combout\ = (\ALU|Add0~4_combout\ & (((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & ((\ALU|Add0~5_combout\ & (\Mem_dados|Memoria~853_q\)) # (!\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~597_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~853_q\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~597_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1362_combout\);

-- Location: LCCOMB_X66_Y28_N10
\Mem_dados|Memoria~1363\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1363_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1362_combout\ & ((\Mem_dados|Memoria~981_q\))) # (!\Mem_dados|Memoria~1362_combout\ & (\Mem_dados|Memoria~725_q\)))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~725_q\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~981_q\,
	datad => \Mem_dados|Memoria~1362_combout\,
	combout => \Mem_dados|Memoria~1363_combout\);

-- Location: LCCOMB_X66_Y25_N10
\Mem_dados|Memoria~917feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~917feeder_combout\ = \Banco_Regis|registers~1145_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1145_combout\,
	combout => \Mem_dados|Memoria~917feeder_combout\);

-- Location: FF_X66_Y25_N11
\Mem_dados|Memoria~917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~917feeder_combout\,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~917_q\);

-- Location: FF_X65_Y26_N31
\Mem_dados|Memoria~661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1145_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~661_q\);

-- Location: LCCOMB_X65_Y26_N30
\Mem_dados|Memoria~1369\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1369_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~917_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~661_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~917_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~661_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1369_combout\);

-- Location: LCCOMB_X66_Y26_N28
\Mem_dados|Memoria~1045feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1045feeder_combout\ = \Banco_Regis|registers~1145_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1145_combout\,
	combout => \Mem_dados|Memoria~1045feeder_combout\);

-- Location: FF_X66_Y26_N29
\Mem_dados|Memoria~1045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~1045feeder_combout\,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1045_q\);

-- Location: FF_X65_Y26_N25
\Mem_dados|Memoria~789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1145_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~789_q\);

-- Location: LCCOMB_X65_Y26_N24
\Mem_dados|Memoria~1370\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1370_combout\ = (\Mem_dados|Memoria~1369_combout\ & ((\Mem_dados|Memoria~1045_q\) # ((!\ALU|Add0~4_combout\)))) # (!\Mem_dados|Memoria~1369_combout\ & (((\Mem_dados|Memoria~789_q\ & \ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1369_combout\,
	datab => \Mem_dados|Memoria~1045_q\,
	datac => \Mem_dados|Memoria~789_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1370_combout\);

-- Location: LCCOMB_X69_Y32_N20
\Mem_dados|Memoria~1371\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1371_combout\ = (\Mem_dados|Memoria~1368_combout\ & (((\Mem_dados|Memoria~1370_combout\)) # (!\ALU|Add0~2_combout\))) # (!\Mem_dados|Memoria~1368_combout\ & (\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~1363_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1368_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~1363_combout\,
	datad => \Mem_dados|Memoria~1370_combout\,
	combout => \Mem_dados|Memoria~1371_combout\);

-- Location: LCCOMB_X69_Y32_N6
\muxDepoisULA|X[15]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[15]~49_combout\ = (\mux_ULAMem~input_o\ & (((\muxDepoisULA|X[0]~16_combout\ & \Mem_dados|Memoria~1371_combout\)))) # (!\mux_ULAMem~input_o\ & ((\ALU|Add0~15_combout\) # ((\muxDepoisULA|X[0]~16_combout\ & 
-- \Mem_dados|Memoria~1371_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ULAMem~input_o\,
	datab => \ALU|Add0~15_combout\,
	datac => \muxDepoisULA|X[0]~16_combout\,
	datad => \Mem_dados|Memoria~1371_combout\,
	combout => \muxDepoisULA|X[15]~49_combout\);

-- Location: LCCOMB_X61_Y30_N22
\Mem_dados|Memoria~533feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~533feeder_combout\ = \Banco_Regis|registers~1145_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1145_combout\,
	combout => \Mem_dados|Memoria~533feeder_combout\);

-- Location: FF_X61_Y30_N23
\Mem_dados|Memoria~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~533feeder_combout\,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~533_q\);

-- Location: FF_X62_Y32_N29
\Mem_dados|Memoria~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1145_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~501_q\);

-- Location: LCCOMB_X61_Y29_N28
\Mem_dados|Memoria~469feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~469feeder_combout\ = \Banco_Regis|registers~1145_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1145_combout\,
	combout => \Mem_dados|Memoria~469feeder_combout\);

-- Location: FF_X61_Y29_N29
\Mem_dados|Memoria~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~469feeder_combout\,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~469_q\);

-- Location: FF_X61_Y29_N23
\Mem_dados|Memoria~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1145_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~437_q\);

-- Location: LCCOMB_X61_Y29_N22
\Mem_dados|Memoria~1379\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1379_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~469_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~437_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~469_q\,
	datac => \Mem_dados|Memoria~437_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1379_combout\);

-- Location: LCCOMB_X62_Y32_N28
\Mem_dados|Memoria~1380\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1380_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1379_combout\ & (\Mem_dados|Memoria~533_q\)) # (!\Mem_dados|Memoria~1379_combout\ & ((\Mem_dados|Memoria~501_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~533_q\,
	datac => \Mem_dados|Memoria~501_q\,
	datad => \Mem_dados|Memoria~1379_combout\,
	combout => \Mem_dados|Memoria~1380_combout\);

-- Location: LCCOMB_X62_Y30_N26
\Mem_dados|Memoria~277feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~277feeder_combout\ = \Banco_Regis|registers~1145_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1145_combout\,
	combout => \Mem_dados|Memoria~277feeder_combout\);

-- Location: FF_X62_Y30_N27
\Mem_dados|Memoria~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~277feeder_combout\,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~277_q\);

-- Location: FF_X62_Y32_N3
\Mem_dados|Memoria~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1145_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~245_q\);

-- Location: LCCOMB_X61_Y30_N0
\Mem_dados|Memoria~213feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~213feeder_combout\ = \Banco_Regis|registers~1145_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1145_combout\,
	combout => \Mem_dados|Memoria~213feeder_combout\);

-- Location: FF_X61_Y30_N1
\Mem_dados|Memoria~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~213feeder_combout\,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~213_q\);

-- Location: FF_X62_Y30_N5
\Mem_dados|Memoria~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1145_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~181_q\);

-- Location: LCCOMB_X62_Y30_N4
\Mem_dados|Memoria~1372\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1372_combout\ = (\ALU|Add0~3_combout\ & (((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~213_q\)) # (!\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~181_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~213_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~181_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1372_combout\);

-- Location: LCCOMB_X62_Y32_N2
\Mem_dados|Memoria~1373\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1373_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1372_combout\ & (\Mem_dados|Memoria~277_q\)) # (!\Mem_dados|Memoria~1372_combout\ & ((\Mem_dados|Memoria~245_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~277_q\,
	datac => \Mem_dados|Memoria~245_q\,
	datad => \Mem_dados|Memoria~1372_combout\,
	combout => \Mem_dados|Memoria~1373_combout\);

-- Location: LCCOMB_X74_Y28_N10
\Mem_dados|Memoria~341feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~341feeder_combout\ = \Banco_Regis|registers~1145_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1145_combout\,
	combout => \Mem_dados|Memoria~341feeder_combout\);

-- Location: FF_X74_Y28_N11
\Mem_dados|Memoria~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~341feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~341_q\);

-- Location: LCCOMB_X74_Y28_N20
\Mem_dados|Memoria~373feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~373feeder_combout\ = \Banco_Regis|registers~1145_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1145_combout\,
	combout => \Mem_dados|Memoria~373feeder_combout\);

-- Location: FF_X74_Y28_N21
\Mem_dados|Memoria~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~373feeder_combout\,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~373_q\);

-- Location: FF_X73_Y26_N9
\Mem_dados|Memoria~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1145_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~309_q\);

-- Location: LCCOMB_X73_Y26_N8
\Mem_dados|Memoria~1374\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1374_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~373_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~309_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~373_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~309_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1374_combout\);

-- Location: FF_X73_Y26_N19
\Mem_dados|Memoria~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1145_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~405_q\);

-- Location: LCCOMB_X73_Y26_N18
\Mem_dados|Memoria~1375\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1375_combout\ = (\Mem_dados|Memoria~1374_combout\ & (((\Mem_dados|Memoria~405_q\) # (!\ALU|Add0~2_combout\)))) # (!\Mem_dados|Memoria~1374_combout\ & (\Mem_dados|Memoria~341_q\ & ((\ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~341_q\,
	datab => \Mem_dados|Memoria~1374_combout\,
	datac => \Mem_dados|Memoria~405_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1375_combout\);

-- Location: LCCOMB_X76_Y31_N0
\Mem_dados|Memoria~85feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~85feeder_combout\ = \Banco_Regis|registers~1145_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1145_combout\,
	combout => \Mem_dados|Memoria~85feeder_combout\);

-- Location: FF_X76_Y31_N1
\Mem_dados|Memoria~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~85feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~85_q\);

-- Location: FF_X75_Y31_N19
\Mem_dados|Memoria~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1145_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~149_q\);

-- Location: LCCOMB_X75_Y30_N0
\Mem_dados|Memoria~117feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~117feeder_combout\ = \Banco_Regis|registers~1145_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1145_combout\,
	combout => \Mem_dados|Memoria~117feeder_combout\);

-- Location: FF_X75_Y30_N1
\Mem_dados|Memoria~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~117feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~117_q\);

-- Location: FF_X75_Y31_N21
\Mem_dados|Memoria~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1145_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~53_q\);

-- Location: LCCOMB_X75_Y31_N20
\Mem_dados|Memoria~1376\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1376_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~117_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~53_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~117_q\,
	datac => \Mem_dados|Memoria~53_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1376_combout\);

-- Location: LCCOMB_X75_Y31_N18
\Mem_dados|Memoria~1377\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1377_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1376_combout\ & ((\Mem_dados|Memoria~149_q\))) # (!\Mem_dados|Memoria~1376_combout\ & (\Mem_dados|Memoria~85_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1376_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~85_q\,
	datac => \Mem_dados|Memoria~149_q\,
	datad => \Mem_dados|Memoria~1376_combout\,
	combout => \Mem_dados|Memoria~1377_combout\);

-- Location: LCCOMB_X69_Y32_N28
\Mem_dados|Memoria~1378\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1378_combout\ = (\ALU|Add0~4_combout\ & (((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & ((\ALU|Add0~5_combout\ & (\Mem_dados|Memoria~1375_combout\)) # (!\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1377_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1375_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \ALU|Add0~5_combout\,
	datad => \Mem_dados|Memoria~1377_combout\,
	combout => \Mem_dados|Memoria~1378_combout\);

-- Location: LCCOMB_X69_Y32_N2
\Mem_dados|Memoria~1381\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1381_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1378_combout\ & (\Mem_dados|Memoria~1380_combout\)) # (!\Mem_dados|Memoria~1378_combout\ & ((\Mem_dados|Memoria~1373_combout\))))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1380_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1373_combout\,
	datad => \Mem_dados|Memoria~1378_combout\,
	combout => \Mem_dados|Memoria~1381_combout\);

-- Location: LCCOMB_X69_Y32_N0
\muxDepoisULA|X[15]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[15]~50_combout\ = (\muxDepoisULA|X[15]~49_combout\) # ((\muxDepoisULA|X[0]~18_combout\ & \Mem_dados|Memoria~1381_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxDepoisULA|X[15]~49_combout\,
	datab => \muxDepoisULA|X[0]~18_combout\,
	datad => \Mem_dados|Memoria~1381_combout\,
	combout => \muxDepoisULA|X[15]~50_combout\);

-- Location: FF_X69_Y32_N1
\Banco_Regis|registers~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \muxDepoisULA|X[15]~50_combout\,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~53_q\);

-- Location: LCCOMB_X65_Y29_N20
\Banco_Regis|registers~1204\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1204_combout\ = (\Banco_Regis|registers~53_q\ & ((\PC|DOUT[5]~_Duplicate_1_q\) # ((\PC|DOUT[4]~_Duplicate_1_q\) # (\PC|DOUT[3]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~53_q\,
	datab => \PC|DOUT[5]~_Duplicate_1_q\,
	datac => \PC|DOUT[4]~_Duplicate_1_q\,
	datad => \PC|DOUT[3]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1204_combout\);

-- Location: LCCOMB_X70_Y31_N2
\muxAntesULA|X[15]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[15]~55_combout\ = (!\mux_RtIm~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1144_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~53_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_RtIm~input_o\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \Banco_Regis|registers~53_q\,
	datad => \Banco_Regis|registers~1144_combout\,
	combout => \muxAntesULA|X[15]~55_combout\);

-- Location: LCCOMB_X67_Y31_N30
\ALU|Bnot|Add0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~31_combout\ = (\ALU|Bnot|Add0~30\ & (\UC_ULA|Equal0~0_combout\ $ ((!\muxAntesULA|X[15]~55_combout\)))) # (!\ALU|Bnot|Add0~30\ & ((\UC_ULA|Equal0~0_combout\ $ (\muxAntesULA|X[15]~55_combout\)) # (GND)))
-- \ALU|Bnot|Add0~32\ = CARRY((\UC_ULA|Equal0~0_combout\ $ (!\muxAntesULA|X[15]~55_combout\)) # (!\ALU|Bnot|Add0~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|Equal0~0_combout\,
	datab => \muxAntesULA|X[15]~55_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~30\,
	combout => \ALU|Bnot|Add0~31_combout\,
	cout => \ALU|Bnot|Add0~32\);

-- Location: LCCOMB_X68_Y31_N30
\ALU|somaSub[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[15]~30_combout\ = (\Banco_Regis|registers~1204_combout\ & ((\ALU|Bnot|Add0~31_combout\ & (\ALU|somaSub[14]~29\ & VCC)) # (!\ALU|Bnot|Add0~31_combout\ & (!\ALU|somaSub[14]~29\)))) # (!\Banco_Regis|registers~1204_combout\ & 
-- ((\ALU|Bnot|Add0~31_combout\ & (!\ALU|somaSub[14]~29\)) # (!\ALU|Bnot|Add0~31_combout\ & ((\ALU|somaSub[14]~29\) # (GND)))))
-- \ALU|somaSub[15]~31\ = CARRY((\Banco_Regis|registers~1204_combout\ & (!\ALU|Bnot|Add0~31_combout\ & !\ALU|somaSub[14]~29\)) # (!\Banco_Regis|registers~1204_combout\ & ((!\ALU|somaSub[14]~29\) # (!\ALU|Bnot|Add0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1204_combout\,
	datab => \ALU|Bnot|Add0~31_combout\,
	datad => VCC,
	cin => \ALU|somaSub[14]~29\,
	combout => \ALU|somaSub[15]~30_combout\,
	cout => \ALU|somaSub[15]~31\);

-- Location: LCCOMB_X68_Y24_N12
\ALU|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~15_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[15]~30_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\Banco_Regis|registers~1204_combout\ & ((\ALU|Bnot|Add0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~0_combout\,
	datab => \Banco_Regis|registers~1204_combout\,
	datac => \ALU|somaSub[15]~30_combout\,
	datad => \ALU|Bnot|Add0~31_combout\,
	combout => \ALU|Add0~15_combout\);

-- Location: LCCOMB_X67_Y29_N24
\Banco_Regis|registers~374feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~374feeder_combout\ = \muxDepoisULA|X[16]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[16]~52_combout\,
	combout => \Banco_Regis|registers~374feeder_combout\);

-- Location: FF_X67_Y29_N25
\Banco_Regis|registers~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~374feeder_combout\,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~374_q\);

-- Location: FF_X66_Y29_N31
\Banco_Regis|registers~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~52_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~342_q\);

-- Location: LCCOMB_X66_Y29_N30
\Banco_Regis|registers~1146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1146_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~374_q\)) # (!\PC|DOUT[2]~_Duplicate_1_q\ & ((\Banco_Regis|registers~342_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datab => \Banco_Regis|registers~374_q\,
	datac => \Banco_Regis|registers~342_q\,
	datad => \PC|DOUT[2]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1146_combout\);

-- Location: LCCOMB_X66_Y29_N4
\Banco_Regis|registers~1147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1147_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1146_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~54_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datab => \Banco_Regis|registers~54_q\,
	datad => \Banco_Regis|registers~1146_combout\,
	combout => \Banco_Regis|registers~1147_combout\);

-- Location: LCCOMB_X66_Y26_N24
\Mem_dados|Memoria~1046feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1046feeder_combout\ = \Banco_Regis|registers~1147_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1147_combout\,
	combout => \Mem_dados|Memoria~1046feeder_combout\);

-- Location: FF_X66_Y26_N25
\Mem_dados|Memoria~1046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~1046feeder_combout\,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1046_q\);

-- Location: FF_X66_Y26_N19
\Mem_dados|Memoria~918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1147_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~918_q\);

-- Location: LCCOMB_X65_Y26_N4
\Mem_dados|Memoria~790feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~790feeder_combout\ = \Banco_Regis|registers~1147_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1147_combout\,
	combout => \Mem_dados|Memoria~790feeder_combout\);

-- Location: FF_X65_Y26_N5
\Mem_dados|Memoria~790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~790feeder_combout\,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~790_q\);

-- Location: FF_X65_Y26_N3
\Mem_dados|Memoria~662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1147_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~662_q\);

-- Location: LCCOMB_X65_Y26_N2
\Mem_dados|Memoria~1389\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1389_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~790_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~662_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~790_q\,
	datac => \Mem_dados|Memoria~662_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1389_combout\);

-- Location: LCCOMB_X66_Y26_N18
\Mem_dados|Memoria~1390\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1390_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1389_combout\ & (\Mem_dados|Memoria~1046_q\)) # (!\Mem_dados|Memoria~1389_combout\ & ((\Mem_dados|Memoria~918_q\))))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1046_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~918_q\,
	datad => \Mem_dados|Memoria~1389_combout\,
	combout => \Mem_dados|Memoria~1390_combout\);

-- Location: LCCOMB_X74_Y31_N12
\Mem_dados|Memoria~1014feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1014feeder_combout\ = \Banco_Regis|registers~1147_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1147_combout\,
	combout => \Mem_dados|Memoria~1014feeder_combout\);

-- Location: FF_X74_Y31_N13
\Mem_dados|Memoria~1014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~1014feeder_combout\,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1014_q\);

-- Location: FF_X74_Y29_N7
\Mem_dados|Memoria~758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1147_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~758_q\);

-- Location: LCCOMB_X75_Y28_N16
\Mem_dados|Memoria~886feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~886feeder_combout\ = \Banco_Regis|registers~1147_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1147_combout\,
	combout => \Mem_dados|Memoria~886feeder_combout\);

-- Location: FF_X75_Y28_N17
\Mem_dados|Memoria~886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~886feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~886_q\);

-- Location: FF_X74_Y31_N7
\Mem_dados|Memoria~630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1147_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~630_q\);

-- Location: LCCOMB_X74_Y31_N6
\Mem_dados|Memoria~1382\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1382_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~886_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~630_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~886_q\,
	datac => \Mem_dados|Memoria~630_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1382_combout\);

-- Location: LCCOMB_X74_Y29_N6
\Mem_dados|Memoria~1383\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1383_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1382_combout\ & (\Mem_dados|Memoria~1014_q\)) # (!\Mem_dados|Memoria~1382_combout\ & ((\Mem_dados|Memoria~758_q\))))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1014_q\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~758_q\,
	datad => \Mem_dados|Memoria~1382_combout\,
	combout => \Mem_dados|Memoria~1383_combout\);

-- Location: LCCOMB_X63_Y28_N0
\Mem_dados|Memoria~854feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~854feeder_combout\ = \Banco_Regis|registers~1147_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1147_combout\,
	combout => \Mem_dados|Memoria~854feeder_combout\);

-- Location: FF_X63_Y28_N1
\Mem_dados|Memoria~854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~854feeder_combout\,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~854_q\);

-- Location: FF_X63_Y29_N11
\Mem_dados|Memoria~982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1147_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~982_q\);

-- Location: LCCOMB_X65_Y28_N2
\Mem_dados|Memoria~726feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~726feeder_combout\ = \Banco_Regis|registers~1147_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1147_combout\,
	combout => \Mem_dados|Memoria~726feeder_combout\);

-- Location: FF_X65_Y28_N3
\Mem_dados|Memoria~726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~726feeder_combout\,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~726_q\);

-- Location: FF_X63_Y29_N1
\Mem_dados|Memoria~598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1147_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~598_q\);

-- Location: LCCOMB_X63_Y29_N0
\Mem_dados|Memoria~1384\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1384_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~726_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~598_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~726_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~598_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1384_combout\);

-- Location: LCCOMB_X63_Y29_N10
\Mem_dados|Memoria~1385\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1385_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1384_combout\ & ((\Mem_dados|Memoria~982_q\))) # (!\Mem_dados|Memoria~1384_combout\ & (\Mem_dados|Memoria~854_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1384_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~854_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~982_q\,
	datad => \Mem_dados|Memoria~1384_combout\,
	combout => \Mem_dados|Memoria~1385_combout\);

-- Location: LCCOMB_X70_Y34_N10
\Mem_dados|Memoria~694feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~694feeder_combout\ = \Banco_Regis|registers~1147_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1147_combout\,
	combout => \Mem_dados|Memoria~694feeder_combout\);

-- Location: FF_X70_Y34_N11
\Mem_dados|Memoria~694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~694feeder_combout\,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~694_q\);

-- Location: LCCOMB_X69_Y34_N12
\Mem_dados|Memoria~822feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~822feeder_combout\ = \Banco_Regis|registers~1147_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1147_combout\,
	combout => \Mem_dados|Memoria~822feeder_combout\);

-- Location: FF_X69_Y34_N13
\Mem_dados|Memoria~822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~822feeder_combout\,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~822_q\);

-- Location: FF_X68_Y34_N15
\Mem_dados|Memoria~566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1147_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~566_q\);

-- Location: LCCOMB_X68_Y34_N14
\Mem_dados|Memoria~1386\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1386_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~822_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~566_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~822_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~566_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1386_combout\);

-- Location: FF_X68_Y34_N13
\Mem_dados|Memoria~950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1147_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~950_q\);

-- Location: LCCOMB_X68_Y34_N12
\Mem_dados|Memoria~1387\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1387_combout\ = (\Mem_dados|Memoria~1386_combout\ & (((\Mem_dados|Memoria~950_q\) # (!\ALU|Add0~4_combout\)))) # (!\Mem_dados|Memoria~1386_combout\ & (\Mem_dados|Memoria~694_q\ & ((\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~694_q\,
	datab => \Mem_dados|Memoria~1386_combout\,
	datac => \Mem_dados|Memoria~950_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1387_combout\);

-- Location: LCCOMB_X66_Y29_N18
\Mem_dados|Memoria~1388\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1388_combout\ = (\ALU|Add0~3_combout\ & (\ALU|Add0~2_combout\)) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~1385_combout\)) # (!\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1387_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~1385_combout\,
	datad => \Mem_dados|Memoria~1387_combout\,
	combout => \Mem_dados|Memoria~1388_combout\);

-- Location: LCCOMB_X66_Y29_N16
\Mem_dados|Memoria~1391\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1391_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1388_combout\ & (\Mem_dados|Memoria~1390_combout\)) # (!\Mem_dados|Memoria~1388_combout\ & ((\Mem_dados|Memoria~1383_combout\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1388_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~1390_combout\,
	datac => \Mem_dados|Memoria~1383_combout\,
	datad => \Mem_dados|Memoria~1388_combout\,
	combout => \Mem_dados|Memoria~1391_combout\);

-- Location: LCCOMB_X66_Y29_N10
\muxDepoisULA|X[16]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[16]~51_combout\ = (\mux_ULAMem~input_o\ & (((\muxDepoisULA|X[0]~16_combout\ & \Mem_dados|Memoria~1391_combout\)))) # (!\mux_ULAMem~input_o\ & ((\ALU|Add0~16_combout\) # ((\muxDepoisULA|X[0]~16_combout\ & 
-- \Mem_dados|Memoria~1391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ULAMem~input_o\,
	datab => \ALU|Add0~16_combout\,
	datac => \muxDepoisULA|X[0]~16_combout\,
	datad => \Mem_dados|Memoria~1391_combout\,
	combout => \muxDepoisULA|X[16]~51_combout\);

-- Location: LCCOMB_X60_Y29_N14
\Mem_dados|Memoria~534feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~534feeder_combout\ = \Banco_Regis|registers~1147_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1147_combout\,
	combout => \Mem_dados|Memoria~534feeder_combout\);

-- Location: FF_X60_Y29_N15
\Mem_dados|Memoria~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~534feeder_combout\,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~534_q\);

-- Location: FF_X61_Y29_N25
\Mem_dados|Memoria~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1147_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~470_q\);

-- Location: LCCOMB_X60_Y29_N28
\Mem_dados|Memoria~502feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~502feeder_combout\ = \Banco_Regis|registers~1147_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1147_combout\,
	combout => \Mem_dados|Memoria~502feeder_combout\);

-- Location: FF_X60_Y29_N29
\Mem_dados|Memoria~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~502feeder_combout\,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~502_q\);

-- Location: FF_X61_Y29_N19
\Mem_dados|Memoria~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1147_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~438_q\);

-- Location: LCCOMB_X61_Y29_N18
\Mem_dados|Memoria~1399\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1399_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~502_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~438_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~502_q\,
	datac => \Mem_dados|Memoria~438_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1399_combout\);

-- Location: LCCOMB_X61_Y29_N24
\Mem_dados|Memoria~1400\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1400_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1399_combout\ & (\Mem_dados|Memoria~534_q\)) # (!\Mem_dados|Memoria~1399_combout\ & ((\Mem_dados|Memoria~470_q\))))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~534_q\,
	datac => \Mem_dados|Memoria~470_q\,
	datad => \Mem_dados|Memoria~1399_combout\,
	combout => \Mem_dados|Memoria~1400_combout\);

-- Location: LCCOMB_X73_Y26_N2
\Mem_dados|Memoria~406feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~406feeder_combout\ = \Banco_Regis|registers~1147_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1147_combout\,
	combout => \Mem_dados|Memoria~406feeder_combout\);

-- Location: FF_X73_Y26_N3
\Mem_dados|Memoria~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~406feeder_combout\,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~406_q\);

-- Location: FF_X72_Y26_N23
\Mem_dados|Memoria~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1147_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~374_q\);

-- Location: LCCOMB_X72_Y26_N24
\Mem_dados|Memoria~342feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~342feeder_combout\ = \Banco_Regis|registers~1147_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1147_combout\,
	combout => \Mem_dados|Memoria~342feeder_combout\);

-- Location: FF_X72_Y26_N25
\Mem_dados|Memoria~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~342feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~342_q\);

-- Location: FF_X73_Y26_N25
\Mem_dados|Memoria~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1147_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~310_q\);

-- Location: LCCOMB_X73_Y26_N24
\Mem_dados|Memoria~1392\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1392_combout\ = (\ALU|Add0~3_combout\ & (((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~342_q\)) # (!\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~310_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~342_q\,
	datac => \Mem_dados|Memoria~310_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1392_combout\);

-- Location: LCCOMB_X72_Y26_N22
\Mem_dados|Memoria~1393\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1393_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1392_combout\ & (\Mem_dados|Memoria~406_q\)) # (!\Mem_dados|Memoria~1392_combout\ & ((\Mem_dados|Memoria~374_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1392_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~406_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~374_q\,
	datad => \Mem_dados|Memoria~1392_combout\,
	combout => \Mem_dados|Memoria~1393_combout\);

-- Location: LCCOMB_X61_Y30_N12
\Mem_dados|Memoria~214feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~214feeder_combout\ = \Banco_Regis|registers~1147_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1147_combout\,
	combout => \Mem_dados|Memoria~214feeder_combout\);

-- Location: FF_X61_Y30_N13
\Mem_dados|Memoria~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~214feeder_combout\,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~214_q\);

-- Location: FF_X62_Y30_N31
\Mem_dados|Memoria~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1147_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~278_q\);

-- Location: LCCOMB_X60_Y30_N20
\Mem_dados|Memoria~246feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~246feeder_combout\ = \Banco_Regis|registers~1147_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1147_combout\,
	combout => \Mem_dados|Memoria~246feeder_combout\);

-- Location: FF_X60_Y30_N21
\Mem_dados|Memoria~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~246feeder_combout\,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~246_q\);

-- Location: FF_X62_Y30_N29
\Mem_dados|Memoria~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1147_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~182_q\);

-- Location: LCCOMB_X62_Y30_N28
\Mem_dados|Memoria~1394\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1394_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~246_q\) # ((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & (((\Mem_dados|Memoria~182_q\ & !\ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~246_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~182_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1394_combout\);

-- Location: LCCOMB_X62_Y30_N30
\Mem_dados|Memoria~1395\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1395_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1394_combout\ & ((\Mem_dados|Memoria~278_q\))) # (!\Mem_dados|Memoria~1394_combout\ & (\Mem_dados|Memoria~214_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1394_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~214_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~278_q\,
	datad => \Mem_dados|Memoria~1394_combout\,
	combout => \Mem_dados|Memoria~1395_combout\);

-- Location: LCCOMB_X75_Y32_N8
\Mem_dados|Memoria~118feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~118feeder_combout\ = \Banco_Regis|registers~1147_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1147_combout\,
	combout => \Mem_dados|Memoria~118feeder_combout\);

-- Location: FF_X75_Y32_N9
\Mem_dados|Memoria~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~118feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~118_q\);

-- Location: LCCOMB_X75_Y32_N6
\Mem_dados|Memoria~86feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~86feeder_combout\ = \Banco_Regis|registers~1147_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1147_combout\,
	combout => \Mem_dados|Memoria~86feeder_combout\);

-- Location: FF_X75_Y32_N7
\Mem_dados|Memoria~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~86feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~86_q\);

-- Location: FF_X75_Y31_N9
\Mem_dados|Memoria~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1147_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~54_q\);

-- Location: LCCOMB_X75_Y31_N8
\Mem_dados|Memoria~1396\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1396_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~86_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~54_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~86_q\,
	datac => \Mem_dados|Memoria~54_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1396_combout\);

-- Location: FF_X75_Y31_N15
\Mem_dados|Memoria~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1147_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~150_q\);

-- Location: LCCOMB_X75_Y31_N14
\Mem_dados|Memoria~1397\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1397_combout\ = (\Mem_dados|Memoria~1396_combout\ & (((\Mem_dados|Memoria~150_q\) # (!\ALU|Add0~3_combout\)))) # (!\Mem_dados|Memoria~1396_combout\ & (\Mem_dados|Memoria~118_q\ & ((\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~118_q\,
	datab => \Mem_dados|Memoria~1396_combout\,
	datac => \Mem_dados|Memoria~150_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1397_combout\);

-- Location: LCCOMB_X66_Y29_N0
\Mem_dados|Memoria~1398\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1398_combout\ = (\ALU|Add0~5_combout\ & (\ALU|Add0~4_combout\)) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~1395_combout\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1397_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1395_combout\,
	datad => \Mem_dados|Memoria~1397_combout\,
	combout => \Mem_dados|Memoria~1398_combout\);

-- Location: LCCOMB_X66_Y29_N2
\Mem_dados|Memoria~1401\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1401_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1398_combout\ & (\Mem_dados|Memoria~1400_combout\)) # (!\Mem_dados|Memoria~1398_combout\ & ((\Mem_dados|Memoria~1393_combout\))))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1398_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1400_combout\,
	datab => \Mem_dados|Memoria~1393_combout\,
	datac => \ALU|Add0~5_combout\,
	datad => \Mem_dados|Memoria~1398_combout\,
	combout => \Mem_dados|Memoria~1401_combout\);

-- Location: LCCOMB_X66_Y29_N26
\muxDepoisULA|X[16]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[16]~52_combout\ = (\muxDepoisULA|X[16]~51_combout\) # ((\Mem_dados|Memoria~1401_combout\ & \muxDepoisULA|X[0]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxDepoisULA|X[16]~51_combout\,
	datab => \Mem_dados|Memoria~1401_combout\,
	datad => \muxDepoisULA|X[0]~18_combout\,
	combout => \muxDepoisULA|X[16]~52_combout\);

-- Location: FF_X66_Y29_N9
\Banco_Regis|registers~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~52_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~54_q\);

-- Location: LCCOMB_X66_Y29_N8
\Banco_Regis|registers~1205\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1205_combout\ = (\Banco_Regis|registers~54_q\ & ((\PC|DOUT[3]~_Duplicate_1_q\) # ((\PC|DOUT[5]~_Duplicate_1_q\) # (\PC|DOUT[4]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[3]~_Duplicate_1_q\,
	datab => \PC|DOUT[5]~_Duplicate_1_q\,
	datac => \Banco_Regis|registers~54_q\,
	datad => \PC|DOUT[4]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1205_combout\);

-- Location: LCCOMB_X66_Y29_N14
\muxAntesULA|X[16]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[16]~56_combout\ = (!\mux_RtIm~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1146_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~54_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datab => \Banco_Regis|registers~54_q\,
	datac => \Banco_Regis|registers~1146_combout\,
	datad => \mux_RtIm~input_o\,
	combout => \muxAntesULA|X[16]~56_combout\);

-- Location: LCCOMB_X67_Y30_N0
\ALU|Bnot|Add0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~33_combout\ = (\ALU|Bnot|Add0~32\ & ((\muxAntesULA|X[16]~56_combout\ $ (\UC_ULA|Equal0~0_combout\)))) # (!\ALU|Bnot|Add0~32\ & (\muxAntesULA|X[16]~56_combout\ $ (\UC_ULA|Equal0~0_combout\ $ (VCC))))
-- \ALU|Bnot|Add0~34\ = CARRY((!\ALU|Bnot|Add0~32\ & (\muxAntesULA|X[16]~56_combout\ $ (\UC_ULA|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxAntesULA|X[16]~56_combout\,
	datab => \UC_ULA|Equal0~0_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~32\,
	combout => \ALU|Bnot|Add0~33_combout\,
	cout => \ALU|Bnot|Add0~34\);

-- Location: LCCOMB_X68_Y30_N0
\ALU|somaSub[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[16]~32_combout\ = ((\ALU|Bnot|Add0~33_combout\ $ (\Banco_Regis|registers~1205_combout\ $ (!\ALU|somaSub[15]~31\)))) # (GND)
-- \ALU|somaSub[16]~33\ = CARRY((\ALU|Bnot|Add0~33_combout\ & ((\Banco_Regis|registers~1205_combout\) # (!\ALU|somaSub[15]~31\))) # (!\ALU|Bnot|Add0~33_combout\ & (\Banco_Regis|registers~1205_combout\ & !\ALU|somaSub[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~33_combout\,
	datab => \Banco_Regis|registers~1205_combout\,
	datad => VCC,
	cin => \ALU|somaSub[15]~31\,
	combout => \ALU|somaSub[16]~32_combout\,
	cout => \ALU|somaSub[16]~33\);

-- Location: LCCOMB_X67_Y26_N28
\ALU|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~16_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[16]~32_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\Banco_Regis|registers~1205_combout\ & ((\ALU|Bnot|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1205_combout\,
	datab => \UC_ULA|ULActrl[1]~0_combout\,
	datac => \ALU|somaSub[16]~32_combout\,
	datad => \ALU|Bnot|Add0~33_combout\,
	combout => \ALU|Add0~16_combout\);

-- Location: FF_X66_Y27_N13
\Banco_Regis|registers~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[17]~54_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~375_q\);

-- Location: FF_X66_Y27_N27
\Banco_Regis|registers~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[17]~54_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~343_q\);

-- Location: LCCOMB_X66_Y27_N26
\Banco_Regis|registers~1148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1148_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~375_q\)) # (!\PC|DOUT[2]~_Duplicate_1_q\ & ((\Banco_Regis|registers~343_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~375_q\,
	datab => \PC|DOUT[2]~_Duplicate_1_q\,
	datac => \Banco_Regis|registers~343_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \Banco_Regis|registers~1148_combout\);

-- Location: LCCOMB_X66_Y27_N30
\Banco_Regis|registers~1149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1149_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~1148_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~55_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1148_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datad => \Banco_Regis|registers~55_q\,
	combout => \Banco_Regis|registers~1149_combout\);

-- Location: LCCOMB_X63_Y29_N30
\Mem_dados|Memoria~983feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~983feeder_combout\ = \Banco_Regis|registers~1149_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1149_combout\,
	combout => \Mem_dados|Memoria~983feeder_combout\);

-- Location: FF_X63_Y29_N31
\Mem_dados|Memoria~983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~983feeder_combout\,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~983_q\);

-- Location: LCCOMB_X63_Y28_N10
\Mem_dados|Memoria~855feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~855feeder_combout\ = \Banco_Regis|registers~1149_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1149_combout\,
	combout => \Mem_dados|Memoria~855feeder_combout\);

-- Location: FF_X63_Y28_N11
\Mem_dados|Memoria~855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~855feeder_combout\,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~855_q\);

-- Location: FF_X63_Y29_N29
\Mem_dados|Memoria~599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1149_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~599_q\);

-- Location: LCCOMB_X63_Y29_N28
\Mem_dados|Memoria~1402\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1402_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~855_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~599_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~855_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~599_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1402_combout\);

-- Location: FF_X62_Y29_N13
\Mem_dados|Memoria~727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1149_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~727_q\);

-- Location: LCCOMB_X62_Y29_N12
\Mem_dados|Memoria~1403\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1403_combout\ = (\Mem_dados|Memoria~1402_combout\ & ((\Mem_dados|Memoria~983_q\) # ((!\ALU|Add0~4_combout\)))) # (!\Mem_dados|Memoria~1402_combout\ & (((\Mem_dados|Memoria~727_q\ & \ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~983_q\,
	datab => \Mem_dados|Memoria~1402_combout\,
	datac => \Mem_dados|Memoria~727_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1403_combout\);

-- Location: LCCOMB_X66_Y26_N22
\Mem_dados|Memoria~919feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~919feeder_combout\ = \Banco_Regis|registers~1149_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1149_combout\,
	combout => \Mem_dados|Memoria~919feeder_combout\);

-- Location: FF_X66_Y26_N23
\Mem_dados|Memoria~919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~919feeder_combout\,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~919_q\);

-- Location: FF_X65_Y26_N7
\Mem_dados|Memoria~663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1149_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~663_q\);

-- Location: LCCOMB_X65_Y26_N6
\Mem_dados|Memoria~1409\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1409_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~919_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~663_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~919_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~663_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1409_combout\);

-- Location: FF_X66_Y26_N17
\Mem_dados|Memoria~1047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1149_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1047_q\);

-- Location: FF_X65_Y26_N1
\Mem_dados|Memoria~791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1149_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~791_q\);

-- Location: LCCOMB_X65_Y26_N0
\Mem_dados|Memoria~1410\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1410_combout\ = (\Mem_dados|Memoria~1409_combout\ & ((\Mem_dados|Memoria~1047_q\) # ((!\ALU|Add0~4_combout\)))) # (!\Mem_dados|Memoria~1409_combout\ & (((\Mem_dados|Memoria~791_q\ & \ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1409_combout\,
	datab => \Mem_dados|Memoria~1047_q\,
	datac => \Mem_dados|Memoria~791_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1410_combout\);

-- Location: LCCOMB_X69_Y33_N10
\Mem_dados|Memoria~823feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~823feeder_combout\ = \Banco_Regis|registers~1149_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1149_combout\,
	combout => \Mem_dados|Memoria~823feeder_combout\);

-- Location: FF_X69_Y33_N11
\Mem_dados|Memoria~823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~823feeder_combout\,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~823_q\);

-- Location: FF_X68_Y33_N31
\Mem_dados|Memoria~951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1149_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~951_q\);

-- Location: LCCOMB_X69_Y33_N8
\Mem_dados|Memoria~695feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~695feeder_combout\ = \Banco_Regis|registers~1149_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1149_combout\,
	combout => \Mem_dados|Memoria~695feeder_combout\);

-- Location: FF_X69_Y33_N9
\Mem_dados|Memoria~695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~695feeder_combout\,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~695_q\);

-- Location: FF_X68_Y33_N13
\Mem_dados|Memoria~567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1149_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~567_q\);

-- Location: LCCOMB_X68_Y33_N12
\Mem_dados|Memoria~1406\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1406_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~695_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~567_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~695_q\,
	datac => \Mem_dados|Memoria~567_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1406_combout\);

-- Location: LCCOMB_X68_Y33_N30
\Mem_dados|Memoria~1407\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1407_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1406_combout\ & ((\Mem_dados|Memoria~951_q\))) # (!\Mem_dados|Memoria~1406_combout\ & (\Mem_dados|Memoria~823_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1406_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~823_q\,
	datac => \Mem_dados|Memoria~951_q\,
	datad => \Mem_dados|Memoria~1406_combout\,
	combout => \Mem_dados|Memoria~1407_combout\);

-- Location: LCCOMB_X73_Y30_N14
\Mem_dados|Memoria~887feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~887feeder_combout\ = \Banco_Regis|registers~1149_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1149_combout\,
	combout => \Mem_dados|Memoria~887feeder_combout\);

-- Location: FF_X73_Y30_N15
\Mem_dados|Memoria~887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~887feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~887_q\);

-- Location: LCCOMB_X73_Y31_N28
\Mem_dados|Memoria~759feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~759feeder_combout\ = \Banco_Regis|registers~1149_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1149_combout\,
	combout => \Mem_dados|Memoria~759feeder_combout\);

-- Location: FF_X73_Y31_N29
\Mem_dados|Memoria~759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~759feeder_combout\,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~759_q\);

-- Location: FF_X74_Y31_N3
\Mem_dados|Memoria~631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1149_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~631_q\);

-- Location: LCCOMB_X74_Y31_N2
\Mem_dados|Memoria~1404\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1404_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~759_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~631_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~759_q\,
	datac => \Mem_dados|Memoria~631_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1404_combout\);

-- Location: FF_X74_Y31_N21
\Mem_dados|Memoria~1015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1149_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1015_q\);

-- Location: LCCOMB_X74_Y31_N20
\Mem_dados|Memoria~1405\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1405_combout\ = (\Mem_dados|Memoria~1404_combout\ & (((\Mem_dados|Memoria~1015_q\) # (!\ALU|Add0~5_combout\)))) # (!\Mem_dados|Memoria~1404_combout\ & (\Mem_dados|Memoria~887_q\ & ((\ALU|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~887_q\,
	datab => \Mem_dados|Memoria~1404_combout\,
	datac => \Mem_dados|Memoria~1015_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1405_combout\);

-- Location: LCCOMB_X66_Y29_N24
\Mem_dados|Memoria~1408\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1408_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1405_combout\))) # (!\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~1407_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1407_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \ALU|Add0~3_combout\,
	datad => \Mem_dados|Memoria~1405_combout\,
	combout => \Mem_dados|Memoria~1408_combout\);

-- Location: LCCOMB_X66_Y29_N6
\Mem_dados|Memoria~1411\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1411_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1408_combout\ & ((\Mem_dados|Memoria~1410_combout\))) # (!\Mem_dados|Memoria~1408_combout\ & (\Mem_dados|Memoria~1403_combout\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1408_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1403_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~1410_combout\,
	datad => \Mem_dados|Memoria~1408_combout\,
	combout => \Mem_dados|Memoria~1411_combout\);

-- Location: LCCOMB_X66_Y29_N28
\muxDepoisULA|X[17]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[17]~53_combout\ = (\ALU|Add0~17_combout\ & (((\muxDepoisULA|X[0]~16_combout\ & \Mem_dados|Memoria~1411_combout\)) # (!\mux_ULAMem~input_o\))) # (!\ALU|Add0~17_combout\ & (((\muxDepoisULA|X[0]~16_combout\ & 
-- \Mem_dados|Memoria~1411_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~17_combout\,
	datab => \mux_ULAMem~input_o\,
	datac => \muxDepoisULA|X[0]~16_combout\,
	datad => \Mem_dados|Memoria~1411_combout\,
	combout => \muxDepoisULA|X[17]~53_combout\);

-- Location: LCCOMB_X62_Y29_N30
\Mem_dados|Memoria~535feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~535feeder_combout\ = \Banco_Regis|registers~1149_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1149_combout\,
	combout => \Mem_dados|Memoria~535feeder_combout\);

-- Location: FF_X62_Y29_N31
\Mem_dados|Memoria~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~535feeder_combout\,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~535_q\);

-- Location: FF_X62_Y32_N25
\Mem_dados|Memoria~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1149_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~503_q\);

-- Location: LCCOMB_X61_Y29_N16
\Mem_dados|Memoria~471feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~471feeder_combout\ = \Banco_Regis|registers~1149_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1149_combout\,
	combout => \Mem_dados|Memoria~471feeder_combout\);

-- Location: FF_X61_Y29_N17
\Mem_dados|Memoria~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~471feeder_combout\,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~471_q\);

-- Location: FF_X61_Y29_N15
\Mem_dados|Memoria~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1149_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~439_q\);

-- Location: LCCOMB_X61_Y29_N14
\Mem_dados|Memoria~1419\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1419_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~471_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~439_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~471_q\,
	datac => \Mem_dados|Memoria~439_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1419_combout\);

-- Location: LCCOMB_X62_Y32_N24
\Mem_dados|Memoria~1420\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1420_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1419_combout\ & (\Mem_dados|Memoria~535_q\)) # (!\Mem_dados|Memoria~1419_combout\ & ((\Mem_dados|Memoria~503_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~535_q\,
	datac => \Mem_dados|Memoria~503_q\,
	datad => \Mem_dados|Memoria~1419_combout\,
	combout => \Mem_dados|Memoria~1420_combout\);

-- Location: LCCOMB_X72_Y26_N14
\Mem_dados|Memoria~343feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~343feeder_combout\ = \Banco_Regis|registers~1149_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1149_combout\,
	combout => \Mem_dados|Memoria~343feeder_combout\);

-- Location: FF_X72_Y26_N15
\Mem_dados|Memoria~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~343feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~343_q\);

-- Location: FF_X73_Y26_N27
\Mem_dados|Memoria~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1149_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~407_q\);

-- Location: LCCOMB_X72_Y26_N4
\Mem_dados|Memoria~375feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~375feeder_combout\ = \Banco_Regis|registers~1149_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1149_combout\,
	combout => \Mem_dados|Memoria~375feeder_combout\);

-- Location: FF_X72_Y26_N5
\Mem_dados|Memoria~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~375feeder_combout\,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~375_q\);

-- Location: FF_X73_Y26_N1
\Mem_dados|Memoria~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1149_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~311_q\);

-- Location: LCCOMB_X73_Y26_N0
\Mem_dados|Memoria~1414\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1414_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~375_q\) # ((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & (((\Mem_dados|Memoria~311_q\ & !\ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~375_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~311_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1414_combout\);

-- Location: LCCOMB_X73_Y26_N26
\Mem_dados|Memoria~1415\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1415_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1414_combout\ & ((\Mem_dados|Memoria~407_q\))) # (!\Mem_dados|Memoria~1414_combout\ & (\Mem_dados|Memoria~343_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~343_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~407_q\,
	datad => \Mem_dados|Memoria~1414_combout\,
	combout => \Mem_dados|Memoria~1415_combout\);

-- Location: LCCOMB_X76_Y31_N6
\Mem_dados|Memoria~87feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~87feeder_combout\ = \Banco_Regis|registers~1149_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1149_combout\,
	combout => \Mem_dados|Memoria~87feeder_combout\);

-- Location: FF_X76_Y31_N7
\Mem_dados|Memoria~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~87feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~87_q\);

-- Location: LCCOMB_X76_Y31_N20
\Mem_dados|Memoria~119feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~119feeder_combout\ = \Banco_Regis|registers~1149_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1149_combout\,
	combout => \Mem_dados|Memoria~119feeder_combout\);

-- Location: FF_X76_Y31_N21
\Mem_dados|Memoria~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~119feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~119_q\);

-- Location: FF_X75_Y31_N17
\Mem_dados|Memoria~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1149_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~55_q\);

-- Location: LCCOMB_X75_Y31_N16
\Mem_dados|Memoria~1416\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1416_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~119_q\) # ((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & (((\Mem_dados|Memoria~55_q\ & !\ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~119_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~55_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1416_combout\);

-- Location: FF_X75_Y31_N27
\Mem_dados|Memoria~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1149_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~151_q\);

-- Location: LCCOMB_X75_Y31_N26
\Mem_dados|Memoria~1417\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1417_combout\ = (\Mem_dados|Memoria~1416_combout\ & (((\Mem_dados|Memoria~151_q\) # (!\ALU|Add0~2_combout\)))) # (!\Mem_dados|Memoria~1416_combout\ & (\Mem_dados|Memoria~87_q\ & ((\ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~87_q\,
	datab => \Mem_dados|Memoria~1416_combout\,
	datac => \Mem_dados|Memoria~151_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1417_combout\);

-- Location: LCCOMB_X70_Y32_N8
\Mem_dados|Memoria~1418\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1418_combout\ = (\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\) # ((\Mem_dados|Memoria~1415_combout\)))) # (!\ALU|Add0~5_combout\ & (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1417_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1415_combout\,
	datad => \Mem_dados|Memoria~1417_combout\,
	combout => \Mem_dados|Memoria~1418_combout\);

-- Location: LCCOMB_X62_Y30_N10
\Mem_dados|Memoria~279feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~279feeder_combout\ = \Banco_Regis|registers~1149_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1149_combout\,
	combout => \Mem_dados|Memoria~279feeder_combout\);

-- Location: FF_X62_Y30_N11
\Mem_dados|Memoria~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~279feeder_combout\,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~279_q\);

-- Location: FF_X62_Y32_N11
\Mem_dados|Memoria~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1149_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~247_q\);

-- Location: LCCOMB_X61_Y30_N2
\Mem_dados|Memoria~215feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~215feeder_combout\ = \Banco_Regis|registers~1149_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1149_combout\,
	combout => \Mem_dados|Memoria~215feeder_combout\);

-- Location: FF_X61_Y30_N3
\Mem_dados|Memoria~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~215feeder_combout\,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~215_q\);

-- Location: FF_X62_Y30_N9
\Mem_dados|Memoria~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1149_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~183_q\);

-- Location: LCCOMB_X62_Y30_N8
\Mem_dados|Memoria~1412\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1412_combout\ = (\ALU|Add0~3_combout\ & (((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~215_q\)) # (!\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~183_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~215_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~183_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1412_combout\);

-- Location: LCCOMB_X62_Y32_N10
\Mem_dados|Memoria~1413\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1413_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1412_combout\ & (\Mem_dados|Memoria~279_q\)) # (!\Mem_dados|Memoria~1412_combout\ & ((\Mem_dados|Memoria~247_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~279_q\,
	datac => \Mem_dados|Memoria~247_q\,
	datad => \Mem_dados|Memoria~1412_combout\,
	combout => \Mem_dados|Memoria~1413_combout\);

-- Location: LCCOMB_X70_Y32_N10
\Mem_dados|Memoria~1421\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1421_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1418_combout\ & (\Mem_dados|Memoria~1420_combout\)) # (!\Mem_dados|Memoria~1418_combout\ & ((\Mem_dados|Memoria~1413_combout\))))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1418_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1420_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1418_combout\,
	datad => \Mem_dados|Memoria~1413_combout\,
	combout => \Mem_dados|Memoria~1421_combout\);

-- Location: LCCOMB_X66_Y29_N22
\muxDepoisULA|X[17]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[17]~54_combout\ = (\muxDepoisULA|X[17]~53_combout\) # ((\muxDepoisULA|X[0]~18_combout\ & \Mem_dados|Memoria~1421_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxDepoisULA|X[0]~18_combout\,
	datab => \muxDepoisULA|X[17]~53_combout\,
	datad => \Mem_dados|Memoria~1421_combout\,
	combout => \muxDepoisULA|X[17]~54_combout\);

-- Location: FF_X66_Y29_N27
\Banco_Regis|registers~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[17]~54_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~55_q\);

-- Location: LCCOMB_X65_Y29_N22
\Banco_Regis|registers~1206\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1206_combout\ = (\Banco_Regis|registers~55_q\ & ((\PC|DOUT[4]~_Duplicate_1_q\) # ((\PC|DOUT[5]~_Duplicate_1_q\) # (\PC|DOUT[3]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[4]~_Duplicate_1_q\,
	datab => \Banco_Regis|registers~55_q\,
	datac => \PC|DOUT[5]~_Duplicate_1_q\,
	datad => \PC|DOUT[3]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1206_combout\);

-- Location: LCCOMB_X66_Y27_N22
\muxAntesULA|X[17]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[17]~57_combout\ = (!\mux_RtIm~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1148_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~55_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_RtIm~input_o\,
	datab => \Banco_Regis|registers~55_q\,
	datac => \Banco_Regis|registers~1148_combout\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \muxAntesULA|X[17]~57_combout\);

-- Location: LCCOMB_X67_Y30_N2
\ALU|Bnot|Add0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~35_combout\ = (\ALU|Bnot|Add0~34\ & (\muxAntesULA|X[17]~57_combout\ $ ((!\UC_ULA|Equal0~0_combout\)))) # (!\ALU|Bnot|Add0~34\ & ((\muxAntesULA|X[17]~57_combout\ $ (\UC_ULA|Equal0~0_combout\)) # (GND)))
-- \ALU|Bnot|Add0~36\ = CARRY((\muxAntesULA|X[17]~57_combout\ $ (!\UC_ULA|Equal0~0_combout\)) # (!\ALU|Bnot|Add0~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxAntesULA|X[17]~57_combout\,
	datab => \UC_ULA|Equal0~0_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~34\,
	combout => \ALU|Bnot|Add0~35_combout\,
	cout => \ALU|Bnot|Add0~36\);

-- Location: LCCOMB_X68_Y30_N2
\ALU|somaSub[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[17]~34_combout\ = (\ALU|Bnot|Add0~35_combout\ & ((\Banco_Regis|registers~1206_combout\ & (\ALU|somaSub[16]~33\ & VCC)) # (!\Banco_Regis|registers~1206_combout\ & (!\ALU|somaSub[16]~33\)))) # (!\ALU|Bnot|Add0~35_combout\ & 
-- ((\Banco_Regis|registers~1206_combout\ & (!\ALU|somaSub[16]~33\)) # (!\Banco_Regis|registers~1206_combout\ & ((\ALU|somaSub[16]~33\) # (GND)))))
-- \ALU|somaSub[17]~35\ = CARRY((\ALU|Bnot|Add0~35_combout\ & (!\Banco_Regis|registers~1206_combout\ & !\ALU|somaSub[16]~33\)) # (!\ALU|Bnot|Add0~35_combout\ & ((!\ALU|somaSub[16]~33\) # (!\Banco_Regis|registers~1206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~35_combout\,
	datab => \Banco_Regis|registers~1206_combout\,
	datad => VCC,
	cin => \ALU|somaSub[16]~33\,
	combout => \ALU|somaSub[17]~34_combout\,
	cout => \ALU|somaSub[17]~35\);

-- Location: LCCOMB_X68_Y28_N14
\ALU|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~17_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[17]~34_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\Banco_Regis|registers~1206_combout\ & (\ALU|Bnot|Add0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~0_combout\,
	datab => \Banco_Regis|registers~1206_combout\,
	datac => \ALU|Bnot|Add0~35_combout\,
	datad => \ALU|somaSub[17]~34_combout\,
	combout => \ALU|Add0~17_combout\);

-- Location: FF_X70_Y31_N7
\Banco_Regis|registers~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~56_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~376_q\);

-- Location: FF_X70_Y31_N17
\Banco_Regis|registers~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~56_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~344_q\);

-- Location: LCCOMB_X70_Y31_N16
\Banco_Regis|registers~1150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1150_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~376_q\)) # (!\PC|DOUT[2]~_Duplicate_1_q\ & ((\Banco_Regis|registers~344_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~376_q\,
	datab => \PC|DOUT[2]~_Duplicate_1_q\,
	datac => \Banco_Regis|registers~344_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \Banco_Regis|registers~1150_combout\);

-- Location: LCCOMB_X70_Y31_N26
\Banco_Regis|registers~1151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1151_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~1150_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~56_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1150_combout\,
	datab => \Banco_Regis|registers~56_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \Banco_Regis|registers~1151_combout\);

-- Location: LCCOMB_X76_Y31_N2
\Mem_dados|Memoria~120feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~120feeder_combout\ = \Banco_Regis|registers~1151_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1151_combout\,
	combout => \Mem_dados|Memoria~120feeder_combout\);

-- Location: FF_X76_Y31_N3
\Mem_dados|Memoria~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~120feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~120_q\);

-- Location: LCCOMB_X76_Y31_N12
\Mem_dados|Memoria~88feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~88feeder_combout\ = \Banco_Regis|registers~1151_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1151_combout\,
	combout => \Mem_dados|Memoria~88feeder_combout\);

-- Location: FF_X76_Y31_N13
\Mem_dados|Memoria~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~88feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~88_q\);

-- Location: FF_X75_Y31_N5
\Mem_dados|Memoria~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1151_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~56_q\);

-- Location: LCCOMB_X75_Y31_N4
\Mem_dados|Memoria~1436\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1436_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~88_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~56_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~88_q\,
	datac => \Mem_dados|Memoria~56_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1436_combout\);

-- Location: FF_X75_Y31_N23
\Mem_dados|Memoria~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1151_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~152_q\);

-- Location: LCCOMB_X75_Y31_N22
\Mem_dados|Memoria~1437\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1437_combout\ = (\Mem_dados|Memoria~1436_combout\ & (((\Mem_dados|Memoria~152_q\) # (!\ALU|Add0~3_combout\)))) # (!\Mem_dados|Memoria~1436_combout\ & (\Mem_dados|Memoria~120_q\ & ((\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~120_q\,
	datab => \Mem_dados|Memoria~1436_combout\,
	datac => \Mem_dados|Memoria~152_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1437_combout\);

-- Location: LCCOMB_X61_Y30_N8
\Mem_dados|Memoria~216feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~216feeder_combout\ = \Banco_Regis|registers~1151_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1151_combout\,
	combout => \Mem_dados|Memoria~216feeder_combout\);

-- Location: FF_X61_Y30_N9
\Mem_dados|Memoria~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~216feeder_combout\,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~216_q\);

-- Location: FF_X62_Y30_N7
\Mem_dados|Memoria~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1151_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~280_q\);

-- Location: LCCOMB_X62_Y32_N18
\Mem_dados|Memoria~248feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~248feeder_combout\ = \Banco_Regis|registers~1151_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1151_combout\,
	combout => \Mem_dados|Memoria~248feeder_combout\);

-- Location: FF_X62_Y32_N19
\Mem_dados|Memoria~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~248feeder_combout\,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~248_q\);

-- Location: FF_X62_Y30_N17
\Mem_dados|Memoria~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1151_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~184_q\);

-- Location: LCCOMB_X62_Y30_N16
\Mem_dados|Memoria~1434\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1434_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~248_q\) # ((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & (((\Mem_dados|Memoria~184_q\ & !\ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~248_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~184_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1434_combout\);

-- Location: LCCOMB_X62_Y30_N6
\Mem_dados|Memoria~1435\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1435_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1434_combout\ & ((\Mem_dados|Memoria~280_q\))) # (!\Mem_dados|Memoria~1434_combout\ & (\Mem_dados|Memoria~216_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1434_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~216_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~280_q\,
	datad => \Mem_dados|Memoria~1434_combout\,
	combout => \Mem_dados|Memoria~1435_combout\);

-- Location: LCCOMB_X70_Y32_N16
\Mem_dados|Memoria~1438\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1438_combout\ = (\ALU|Add0~5_combout\ & (\ALU|Add0~4_combout\)) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1435_combout\))) # (!\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~1437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1437_combout\,
	datad => \Mem_dados|Memoria~1435_combout\,
	combout => \Mem_dados|Memoria~1438_combout\);

-- Location: LCCOMB_X73_Y26_N30
\Mem_dados|Memoria~408feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~408feeder_combout\ = \Banco_Regis|registers~1151_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1151_combout\,
	combout => \Mem_dados|Memoria~408feeder_combout\);

-- Location: FF_X73_Y26_N31
\Mem_dados|Memoria~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~408feeder_combout\,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~408_q\);

-- Location: FF_X72_Y26_N19
\Mem_dados|Memoria~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1151_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~376_q\);

-- Location: LCCOMB_X72_Y26_N16
\Mem_dados|Memoria~344feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~344feeder_combout\ = \Banco_Regis|registers~1151_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1151_combout\,
	combout => \Mem_dados|Memoria~344feeder_combout\);

-- Location: FF_X72_Y26_N17
\Mem_dados|Memoria~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~344feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~344_q\);

-- Location: FF_X73_Y26_N5
\Mem_dados|Memoria~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1151_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~312_q\);

-- Location: LCCOMB_X73_Y26_N4
\Mem_dados|Memoria~1432\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1432_combout\ = (\ALU|Add0~3_combout\ & (((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~344_q\)) # (!\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~312_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~344_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~312_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1432_combout\);

-- Location: LCCOMB_X72_Y26_N18
\Mem_dados|Memoria~1433\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1433_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1432_combout\ & (\Mem_dados|Memoria~408_q\)) # (!\Mem_dados|Memoria~1432_combout\ & ((\Mem_dados|Memoria~376_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1432_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~408_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~376_q\,
	datad => \Mem_dados|Memoria~1432_combout\,
	combout => \Mem_dados|Memoria~1433_combout\);

-- Location: LCCOMB_X62_Y29_N18
\Mem_dados|Memoria~536feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~536feeder_combout\ = \Banco_Regis|registers~1151_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1151_combout\,
	combout => \Mem_dados|Memoria~536feeder_combout\);

-- Location: FF_X62_Y29_N19
\Mem_dados|Memoria~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~536feeder_combout\,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~536_q\);

-- Location: FF_X61_Y29_N9
\Mem_dados|Memoria~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1151_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~472_q\);

-- Location: LCCOMB_X62_Y32_N4
\Mem_dados|Memoria~504feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~504feeder_combout\ = \Banco_Regis|registers~1151_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1151_combout\,
	combout => \Mem_dados|Memoria~504feeder_combout\);

-- Location: FF_X62_Y32_N5
\Mem_dados|Memoria~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~504feeder_combout\,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~504_q\);

-- Location: FF_X61_Y29_N7
\Mem_dados|Memoria~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1151_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~440_q\);

-- Location: LCCOMB_X61_Y29_N6
\Mem_dados|Memoria~1439\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1439_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~504_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~440_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~504_q\,
	datac => \Mem_dados|Memoria~440_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1439_combout\);

-- Location: LCCOMB_X61_Y29_N8
\Mem_dados|Memoria~1440\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1440_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1439_combout\ & (\Mem_dados|Memoria~536_q\)) # (!\Mem_dados|Memoria~1439_combout\ & ((\Mem_dados|Memoria~472_q\))))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1439_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~536_q\,
	datac => \Mem_dados|Memoria~472_q\,
	datad => \Mem_dados|Memoria~1439_combout\,
	combout => \Mem_dados|Memoria~1440_combout\);

-- Location: LCCOMB_X70_Y32_N22
\Mem_dados|Memoria~1441\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1441_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1438_combout\ & ((\Mem_dados|Memoria~1440_combout\))) # (!\Mem_dados|Memoria~1438_combout\ & (\Mem_dados|Memoria~1433_combout\)))) # (!\ALU|Add0~5_combout\ & 
-- (\Mem_dados|Memoria~1438_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~1438_combout\,
	datac => \Mem_dados|Memoria~1433_combout\,
	datad => \Mem_dados|Memoria~1440_combout\,
	combout => \Mem_dados|Memoria~1441_combout\);

-- Location: LCCOMB_X63_Y28_N16
\Mem_dados|Memoria~856feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~856feeder_combout\ = \Banco_Regis|registers~1151_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1151_combout\,
	combout => \Mem_dados|Memoria~856feeder_combout\);

-- Location: FF_X63_Y28_N17
\Mem_dados|Memoria~856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~856feeder_combout\,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~856_q\);

-- Location: FF_X63_Y29_N27
\Mem_dados|Memoria~984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1151_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~984_q\);

-- Location: LCCOMB_X62_Y29_N20
\Mem_dados|Memoria~728feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~728feeder_combout\ = \Banco_Regis|registers~1151_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1151_combout\,
	combout => \Mem_dados|Memoria~728feeder_combout\);

-- Location: FF_X62_Y29_N21
\Mem_dados|Memoria~728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~728feeder_combout\,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~728_q\);

-- Location: FF_X63_Y29_N13
\Mem_dados|Memoria~600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1151_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~600_q\);

-- Location: LCCOMB_X63_Y29_N12
\Mem_dados|Memoria~1424\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1424_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~728_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~600_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~728_q\,
	datac => \Mem_dados|Memoria~600_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1424_combout\);

-- Location: LCCOMB_X63_Y29_N26
\Mem_dados|Memoria~1425\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1425_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1424_combout\ & ((\Mem_dados|Memoria~984_q\))) # (!\Mem_dados|Memoria~1424_combout\ & (\Mem_dados|Memoria~856_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~856_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~984_q\,
	datad => \Mem_dados|Memoria~1424_combout\,
	combout => \Mem_dados|Memoria~1425_combout\);

-- Location: LCCOMB_X70_Y34_N12
\Mem_dados|Memoria~696feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~696feeder_combout\ = \Banco_Regis|registers~1151_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1151_combout\,
	combout => \Mem_dados|Memoria~696feeder_combout\);

-- Location: FF_X70_Y34_N13
\Mem_dados|Memoria~696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~696feeder_combout\,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~696_q\);

-- Location: FF_X68_Y34_N1
\Mem_dados|Memoria~952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1151_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~952_q\);

-- Location: LCCOMB_X69_Y34_N2
\Mem_dados|Memoria~824feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~824feeder_combout\ = \Banco_Regis|registers~1151_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1151_combout\,
	combout => \Mem_dados|Memoria~824feeder_combout\);

-- Location: FF_X69_Y34_N3
\Mem_dados|Memoria~824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~824feeder_combout\,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~824_q\);

-- Location: FF_X68_Y34_N3
\Mem_dados|Memoria~568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1151_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~568_q\);

-- Location: LCCOMB_X68_Y34_N2
\Mem_dados|Memoria~1426\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1426_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~824_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~568_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~824_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~568_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1426_combout\);

-- Location: LCCOMB_X68_Y34_N0
\Mem_dados|Memoria~1427\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1427_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1426_combout\ & ((\Mem_dados|Memoria~952_q\))) # (!\Mem_dados|Memoria~1426_combout\ & (\Mem_dados|Memoria~696_q\)))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1426_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~696_q\,
	datac => \Mem_dados|Memoria~952_q\,
	datad => \Mem_dados|Memoria~1426_combout\,
	combout => \Mem_dados|Memoria~1427_combout\);

-- Location: LCCOMB_X69_Y30_N22
\Mem_dados|Memoria~1428\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1428_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1425_combout\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((!\ALU|Add0~3_combout\ & \Mem_dados|Memoria~1427_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1425_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \ALU|Add0~3_combout\,
	datad => \Mem_dados|Memoria~1427_combout\,
	combout => \Mem_dados|Memoria~1428_combout\);

-- Location: LCCOMB_X66_Y26_N4
\Mem_dados|Memoria~1048feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1048feeder_combout\ = \Banco_Regis|registers~1151_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1151_combout\,
	combout => \Mem_dados|Memoria~1048feeder_combout\);

-- Location: FF_X66_Y26_N5
\Mem_dados|Memoria~1048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~1048feeder_combout\,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1048_q\);

-- Location: FF_X66_Y26_N11
\Mem_dados|Memoria~920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1151_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~920_q\);

-- Location: LCCOMB_X65_Y26_N8
\Mem_dados|Memoria~792feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~792feeder_combout\ = \Banco_Regis|registers~1151_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1151_combout\,
	combout => \Mem_dados|Memoria~792feeder_combout\);

-- Location: FF_X65_Y26_N9
\Mem_dados|Memoria~792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~792feeder_combout\,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~792_q\);

-- Location: FF_X65_Y26_N15
\Mem_dados|Memoria~664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1151_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~664_q\);

-- Location: LCCOMB_X65_Y26_N14
\Mem_dados|Memoria~1429\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1429_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~792_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~664_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~792_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~664_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1429_combout\);

-- Location: LCCOMB_X66_Y26_N10
\Mem_dados|Memoria~1430\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1430_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1429_combout\ & (\Mem_dados|Memoria~1048_q\)) # (!\Mem_dados|Memoria~1429_combout\ & ((\Mem_dados|Memoria~920_q\))))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1429_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~1048_q\,
	datac => \Mem_dados|Memoria~920_q\,
	datad => \Mem_dados|Memoria~1429_combout\,
	combout => \Mem_dados|Memoria~1430_combout\);

-- Location: LCCOMB_X74_Y31_N4
\Mem_dados|Memoria~1016feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1016feeder_combout\ = \Banco_Regis|registers~1151_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1151_combout\,
	combout => \Mem_dados|Memoria~1016feeder_combout\);

-- Location: FF_X74_Y31_N5
\Mem_dados|Memoria~1016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~1016feeder_combout\,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1016_q\);

-- Location: LCCOMB_X73_Y30_N24
\Mem_dados|Memoria~888feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~888feeder_combout\ = \Banco_Regis|registers~1151_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1151_combout\,
	combout => \Mem_dados|Memoria~888feeder_combout\);

-- Location: FF_X73_Y30_N25
\Mem_dados|Memoria~888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~888feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~888_q\);

-- Location: FF_X74_Y31_N19
\Mem_dados|Memoria~632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1151_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~632_q\);

-- Location: LCCOMB_X74_Y31_N18
\Mem_dados|Memoria~1422\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1422_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~888_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~632_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~888_q\,
	datac => \Mem_dados|Memoria~632_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1422_combout\);

-- Location: FF_X73_Y31_N19
\Mem_dados|Memoria~760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1151_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~760_q\);

-- Location: LCCOMB_X73_Y31_N18
\Mem_dados|Memoria~1423\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1423_combout\ = (\Mem_dados|Memoria~1422_combout\ & ((\Mem_dados|Memoria~1016_q\) # ((!\ALU|Add0~4_combout\)))) # (!\Mem_dados|Memoria~1422_combout\ & (((\Mem_dados|Memoria~760_q\ & \ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1016_q\,
	datab => \Mem_dados|Memoria~1422_combout\,
	datac => \Mem_dados|Memoria~760_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1423_combout\);

-- Location: LCCOMB_X69_Y30_N0
\Mem_dados|Memoria~1431\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1431_combout\ = (\Mem_dados|Memoria~1428_combout\ & ((\Mem_dados|Memoria~1430_combout\) # ((!\ALU|Add0~3_combout\)))) # (!\Mem_dados|Memoria~1428_combout\ & (((\ALU|Add0~3_combout\ & \Mem_dados|Memoria~1423_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1428_combout\,
	datab => \Mem_dados|Memoria~1430_combout\,
	datac => \ALU|Add0~3_combout\,
	datad => \Mem_dados|Memoria~1423_combout\,
	combout => \Mem_dados|Memoria~1431_combout\);

-- Location: LCCOMB_X69_Y30_N2
\muxDepoisULA|X[18]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[18]~55_combout\ = (\mux_ULAMem~input_o\ & (\Mem_dados|Memoria~1431_combout\ & (\muxDepoisULA|X[0]~16_combout\))) # (!\mux_ULAMem~input_o\ & ((\ALU|Add0~18_combout\) # ((\Mem_dados|Memoria~1431_combout\ & \muxDepoisULA|X[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ULAMem~input_o\,
	datab => \Mem_dados|Memoria~1431_combout\,
	datac => \muxDepoisULA|X[0]~16_combout\,
	datad => \ALU|Add0~18_combout\,
	combout => \muxDepoisULA|X[18]~55_combout\);

-- Location: LCCOMB_X69_Y30_N4
\muxDepoisULA|X[18]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[18]~56_combout\ = (\muxDepoisULA|X[18]~55_combout\) # ((\muxDepoisULA|X[0]~18_combout\ & \Mem_dados|Memoria~1441_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxDepoisULA|X[0]~18_combout\,
	datac => \Mem_dados|Memoria~1441_combout\,
	datad => \muxDepoisULA|X[18]~55_combout\,
	combout => \muxDepoisULA|X[18]~56_combout\);

-- Location: FF_X69_Y30_N9
\Banco_Regis|registers~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~56_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~56_q\);

-- Location: LCCOMB_X65_Y30_N10
\Banco_Regis|registers~1207\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1207_combout\ = (\Banco_Regis|registers~56_q\ & ((\PC|DOUT[3]~_Duplicate_1_q\) # ((\PC|DOUT[4]~_Duplicate_1_q\) # (\PC|DOUT[5]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~56_q\,
	datab => \PC|DOUT[3]~_Duplicate_1_q\,
	datac => \PC|DOUT[4]~_Duplicate_1_q\,
	datad => \PC|DOUT[5]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1207_combout\);

-- Location: LCCOMB_X70_Y31_N0
\muxAntesULA|X[18]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[18]~58_combout\ = (!\mux_RtIm~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1150_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~56_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~56_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \mux_RtIm~input_o\,
	datad => \Banco_Regis|registers~1150_combout\,
	combout => \muxAntesULA|X[18]~58_combout\);

-- Location: LCCOMB_X67_Y30_N4
\ALU|Bnot|Add0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~37_combout\ = (\ALU|Bnot|Add0~36\ & ((\UC_ULA|Equal0~0_combout\ $ (\muxAntesULA|X[18]~58_combout\)))) # (!\ALU|Bnot|Add0~36\ & (\UC_ULA|Equal0~0_combout\ $ (\muxAntesULA|X[18]~58_combout\ $ (VCC))))
-- \ALU|Bnot|Add0~38\ = CARRY((!\ALU|Bnot|Add0~36\ & (\UC_ULA|Equal0~0_combout\ $ (\muxAntesULA|X[18]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|Equal0~0_combout\,
	datab => \muxAntesULA|X[18]~58_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~36\,
	combout => \ALU|Bnot|Add0~37_combout\,
	cout => \ALU|Bnot|Add0~38\);

-- Location: LCCOMB_X68_Y30_N4
\ALU|somaSub[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[18]~36_combout\ = ((\Banco_Regis|registers~1207_combout\ $ (\ALU|Bnot|Add0~37_combout\ $ (!\ALU|somaSub[17]~35\)))) # (GND)
-- \ALU|somaSub[18]~37\ = CARRY((\Banco_Regis|registers~1207_combout\ & ((\ALU|Bnot|Add0~37_combout\) # (!\ALU|somaSub[17]~35\))) # (!\Banco_Regis|registers~1207_combout\ & (\ALU|Bnot|Add0~37_combout\ & !\ALU|somaSub[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1207_combout\,
	datab => \ALU|Bnot|Add0~37_combout\,
	datad => VCC,
	cin => \ALU|somaSub[17]~35\,
	combout => \ALU|somaSub[18]~36_combout\,
	cout => \ALU|somaSub[18]~37\);

-- Location: LCCOMB_X69_Y30_N6
\ALU|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~18_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[18]~36_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\Banco_Regis|registers~1207_combout\ & ((\ALU|Bnot|Add0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1207_combout\,
	datab => \UC_ULA|ULActrl[1]~0_combout\,
	datac => \ALU|somaSub[18]~36_combout\,
	datad => \ALU|Bnot|Add0~37_combout\,
	combout => \ALU|Add0~18_combout\);

-- Location: FF_X68_Y30_N23
\Banco_Regis|registers~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~58_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~377_q\);

-- Location: FF_X69_Y30_N25
\Banco_Regis|registers~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~58_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~345_q\);

-- Location: LCCOMB_X69_Y30_N24
\Banco_Regis|registers~1152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1152_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~377_q\)) # (!\PC|DOUT[2]~_Duplicate_1_q\ & ((\Banco_Regis|registers~345_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~377_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \Banco_Regis|registers~345_q\,
	datad => \PC|DOUT[2]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1152_combout\);

-- Location: LCCOMB_X69_Y30_N26
\Banco_Regis|registers~1153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1153_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1152_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~57_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \Banco_Regis|registers~57_q\,
	datad => \Banco_Regis|registers~1152_combout\,
	combout => \Banco_Regis|registers~1153_combout\);

-- Location: LCCOMB_X63_Y29_N14
\Mem_dados|Memoria~985feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~985feeder_combout\ = \Banco_Regis|registers~1153_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1153_combout\,
	combout => \Mem_dados|Memoria~985feeder_combout\);

-- Location: FF_X63_Y29_N15
\Mem_dados|Memoria~985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~985feeder_combout\,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~985_q\);

-- Location: FF_X62_Y29_N1
\Mem_dados|Memoria~729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1153_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~729_q\);

-- Location: LCCOMB_X63_Y28_N2
\Mem_dados|Memoria~857feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~857feeder_combout\ = \Banco_Regis|registers~1153_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1153_combout\,
	combout => \Mem_dados|Memoria~857feeder_combout\);

-- Location: FF_X63_Y28_N3
\Mem_dados|Memoria~857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~857feeder_combout\,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~857_q\);

-- Location: FF_X63_Y29_N25
\Mem_dados|Memoria~601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1153_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~601_q\);

-- Location: LCCOMB_X63_Y29_N24
\Mem_dados|Memoria~1442\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1442_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~857_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~601_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~857_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~601_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1442_combout\);

-- Location: LCCOMB_X62_Y29_N0
\Mem_dados|Memoria~1443\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1443_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1442_combout\ & (\Mem_dados|Memoria~985_q\)) # (!\Mem_dados|Memoria~1442_combout\ & ((\Mem_dados|Memoria~729_q\))))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1442_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~985_q\,
	datac => \Mem_dados|Memoria~729_q\,
	datad => \Mem_dados|Memoria~1442_combout\,
	combout => \Mem_dados|Memoria~1443_combout\);

-- Location: LCCOMB_X66_Y26_N6
\Mem_dados|Memoria~921feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~921feeder_combout\ = \Banco_Regis|registers~1153_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1153_combout\,
	combout => \Mem_dados|Memoria~921feeder_combout\);

-- Location: FF_X66_Y26_N7
\Mem_dados|Memoria~921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~921feeder_combout\,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~921_q\);

-- Location: FF_X65_Y26_N23
\Mem_dados|Memoria~665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1153_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~665_q\);

-- Location: LCCOMB_X65_Y26_N22
\Mem_dados|Memoria~1449\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1449_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~921_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~665_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~921_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~665_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1449_combout\);

-- Location: LCCOMB_X66_Y26_N0
\Mem_dados|Memoria~1049feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1049feeder_combout\ = \Banco_Regis|registers~1153_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1153_combout\,
	combout => \Mem_dados|Memoria~1049feeder_combout\);

-- Location: FF_X66_Y26_N1
\Mem_dados|Memoria~1049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~1049feeder_combout\,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1049_q\);

-- Location: FF_X65_Y26_N17
\Mem_dados|Memoria~793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1153_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~793_q\);

-- Location: LCCOMB_X65_Y26_N16
\Mem_dados|Memoria~1450\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1450_combout\ = (\Mem_dados|Memoria~1449_combout\ & ((\Mem_dados|Memoria~1049_q\) # ((!\ALU|Add0~4_combout\)))) # (!\Mem_dados|Memoria~1449_combout\ & (((\Mem_dados|Memoria~793_q\ & \ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1449_combout\,
	datab => \Mem_dados|Memoria~1049_q\,
	datac => \Mem_dados|Memoria~793_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1450_combout\);

-- Location: LCCOMB_X73_Y31_N24
\Mem_dados|Memoria~761feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~761feeder_combout\ = \Banco_Regis|registers~1153_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1153_combout\,
	combout => \Mem_dados|Memoria~761feeder_combout\);

-- Location: FF_X73_Y31_N25
\Mem_dados|Memoria~761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~761feeder_combout\,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~761_q\);

-- Location: FF_X74_Y31_N23
\Mem_dados|Memoria~633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1153_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~633_q\);

-- Location: LCCOMB_X74_Y31_N22
\Mem_dados|Memoria~1444\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1444_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~761_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~633_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~761_q\,
	datac => \Mem_dados|Memoria~633_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1444_combout\);

-- Location: LCCOMB_X75_Y28_N18
\Mem_dados|Memoria~889feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~889feeder_combout\ = \Banco_Regis|registers~1153_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1153_combout\,
	combout => \Mem_dados|Memoria~889feeder_combout\);

-- Location: FF_X75_Y28_N19
\Mem_dados|Memoria~889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~889feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~889_q\);

-- Location: FF_X74_Y31_N29
\Mem_dados|Memoria~1017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1153_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1017_q\);

-- Location: LCCOMB_X74_Y31_N28
\Mem_dados|Memoria~1445\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1445_combout\ = (\Mem_dados|Memoria~1444_combout\ & (((\Mem_dados|Memoria~1017_q\) # (!\ALU|Add0~5_combout\)))) # (!\Mem_dados|Memoria~1444_combout\ & (\Mem_dados|Memoria~889_q\ & ((\ALU|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1444_combout\,
	datab => \Mem_dados|Memoria~889_q\,
	datac => \Mem_dados|Memoria~1017_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1445_combout\);

-- Location: LCCOMB_X72_Y33_N24
\Mem_dados|Memoria~825feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~825feeder_combout\ = \Banco_Regis|registers~1153_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1153_combout\,
	combout => \Mem_dados|Memoria~825feeder_combout\);

-- Location: FF_X72_Y33_N25
\Mem_dados|Memoria~825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~825feeder_combout\,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~825_q\);

-- Location: FF_X69_Y26_N19
\Mem_dados|Memoria~953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1153_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~953_q\);

-- Location: LCCOMB_X72_Y33_N2
\Mem_dados|Memoria~697feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~697feeder_combout\ = \Banco_Regis|registers~1153_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1153_combout\,
	combout => \Mem_dados|Memoria~697feeder_combout\);

-- Location: FF_X72_Y33_N3
\Mem_dados|Memoria~697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~697feeder_combout\,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~697_q\);

-- Location: FF_X69_Y26_N13
\Mem_dados|Memoria~569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1153_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~569_q\);

-- Location: LCCOMB_X69_Y26_N12
\Mem_dados|Memoria~1446\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1446_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~697_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~569_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~697_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~569_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1446_combout\);

-- Location: LCCOMB_X69_Y26_N18
\Mem_dados|Memoria~1447\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1447_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1446_combout\ & ((\Mem_dados|Memoria~953_q\))) # (!\Mem_dados|Memoria~1446_combout\ & (\Mem_dados|Memoria~825_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1446_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~825_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~953_q\,
	datad => \Mem_dados|Memoria~1446_combout\,
	combout => \Mem_dados|Memoria~1447_combout\);

-- Location: LCCOMB_X69_Y30_N18
\Mem_dados|Memoria~1448\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1448_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~1445_combout\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1447_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1445_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \ALU|Add0~3_combout\,
	datad => \Mem_dados|Memoria~1447_combout\,
	combout => \Mem_dados|Memoria~1448_combout\);

-- Location: LCCOMB_X69_Y30_N28
\Mem_dados|Memoria~1451\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1451_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1448_combout\ & ((\Mem_dados|Memoria~1450_combout\))) # (!\Mem_dados|Memoria~1448_combout\ & (\Mem_dados|Memoria~1443_combout\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1448_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1443_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~1450_combout\,
	datad => \Mem_dados|Memoria~1448_combout\,
	combout => \Mem_dados|Memoria~1451_combout\);

-- Location: LCCOMB_X69_Y30_N30
\muxDepoisULA|X[19]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[19]~57_combout\ = (\mux_ULAMem~input_o\ & (((\muxDepoisULA|X[0]~16_combout\ & \Mem_dados|Memoria~1451_combout\)))) # (!\mux_ULAMem~input_o\ & ((\ALU|Add0~19_combout\) # ((\muxDepoisULA|X[0]~16_combout\ & 
-- \Mem_dados|Memoria~1451_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ULAMem~input_o\,
	datab => \ALU|Add0~19_combout\,
	datac => \muxDepoisULA|X[0]~16_combout\,
	datad => \Mem_dados|Memoria~1451_combout\,
	combout => \muxDepoisULA|X[19]~57_combout\);

-- Location: LCCOMB_X62_Y27_N4
\Mem_dados|Memoria~249feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~249feeder_combout\ = \Banco_Regis|registers~1153_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1153_combout\,
	combout => \Mem_dados|Memoria~249feeder_combout\);

-- Location: FF_X62_Y27_N5
\Mem_dados|Memoria~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~249feeder_combout\,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~249_q\);

-- Location: FF_X62_Y30_N23
\Mem_dados|Memoria~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1153_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~281_q\);

-- Location: LCCOMB_X61_Y30_N14
\Mem_dados|Memoria~217feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~217feeder_combout\ = \Banco_Regis|registers~1153_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1153_combout\,
	combout => \Mem_dados|Memoria~217feeder_combout\);

-- Location: FF_X61_Y30_N15
\Mem_dados|Memoria~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~217feeder_combout\,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~217_q\);

-- Location: FF_X62_Y30_N13
\Mem_dados|Memoria~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1153_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~185_q\);

-- Location: LCCOMB_X62_Y30_N12
\Mem_dados|Memoria~1452\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1452_combout\ = (\ALU|Add0~3_combout\ & (((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~217_q\)) # (!\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~185_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~217_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~185_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1452_combout\);

-- Location: LCCOMB_X62_Y30_N22
\Mem_dados|Memoria~1453\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1453_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1452_combout\ & ((\Mem_dados|Memoria~281_q\))) # (!\Mem_dados|Memoria~1452_combout\ & (\Mem_dados|Memoria~249_q\)))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1452_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~249_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~281_q\,
	datad => \Mem_dados|Memoria~1452_combout\,
	combout => \Mem_dados|Memoria~1453_combout\);

-- Location: LCCOMB_X62_Y27_N6
\Mem_dados|Memoria~505feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~505feeder_combout\ = \Banco_Regis|registers~1153_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1153_combout\,
	combout => \Mem_dados|Memoria~505feeder_combout\);

-- Location: FF_X62_Y27_N7
\Mem_dados|Memoria~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~505feeder_combout\,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~505_q\);

-- Location: FF_X65_Y27_N15
\Mem_dados|Memoria~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1153_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~537_q\);

-- Location: FF_X61_Y29_N27
\Mem_dados|Memoria~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1153_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~441_q\);

-- Location: LCCOMB_X61_Y29_N20
\Mem_dados|Memoria~473feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~473feeder_combout\ = \Banco_Regis|registers~1153_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1153_combout\,
	combout => \Mem_dados|Memoria~473feeder_combout\);

-- Location: FF_X61_Y29_N21
\Mem_dados|Memoria~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~473feeder_combout\,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~473_q\);

-- Location: LCCOMB_X61_Y29_N26
\Mem_dados|Memoria~1459\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1459_combout\ = (\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\) # ((\Mem_dados|Memoria~473_q\)))) # (!\ALU|Add0~2_combout\ & (!\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~441_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~441_q\,
	datad => \Mem_dados|Memoria~473_q\,
	combout => \Mem_dados|Memoria~1459_combout\);

-- Location: LCCOMB_X65_Y27_N14
\Mem_dados|Memoria~1460\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1460_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1459_combout\ & ((\Mem_dados|Memoria~537_q\))) # (!\Mem_dados|Memoria~1459_combout\ & (\Mem_dados|Memoria~505_q\)))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~505_q\,
	datac => \Mem_dados|Memoria~537_q\,
	datad => \Mem_dados|Memoria~1459_combout\,
	combout => \Mem_dados|Memoria~1460_combout\);

-- Location: LCCOMB_X72_Y26_N10
\Mem_dados|Memoria~345feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~345feeder_combout\ = \Banco_Regis|registers~1153_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1153_combout\,
	combout => \Mem_dados|Memoria~345feeder_combout\);

-- Location: FF_X72_Y26_N11
\Mem_dados|Memoria~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~345feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~345_q\);

-- Location: FF_X73_Y26_N11
\Mem_dados|Memoria~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1153_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~409_q\);

-- Location: LCCOMB_X72_Y26_N28
\Mem_dados|Memoria~377feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~377feeder_combout\ = \Banco_Regis|registers~1153_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1153_combout\,
	combout => \Mem_dados|Memoria~377feeder_combout\);

-- Location: FF_X72_Y26_N29
\Mem_dados|Memoria~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~377feeder_combout\,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~377_q\);

-- Location: FF_X73_Y26_N29
\Mem_dados|Memoria~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1153_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~313_q\);

-- Location: LCCOMB_X73_Y26_N28
\Mem_dados|Memoria~1454\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1454_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~377_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~313_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~377_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~313_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1454_combout\);

-- Location: LCCOMB_X73_Y26_N10
\Mem_dados|Memoria~1455\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1455_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1454_combout\ & ((\Mem_dados|Memoria~409_q\))) # (!\Mem_dados|Memoria~1454_combout\ & (\Mem_dados|Memoria~345_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~345_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~409_q\,
	datad => \Mem_dados|Memoria~1454_combout\,
	combout => \Mem_dados|Memoria~1455_combout\);

-- Location: LCCOMB_X76_Y31_N22
\Mem_dados|Memoria~89feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~89feeder_combout\ = \Banco_Regis|registers~1153_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1153_combout\,
	combout => \Mem_dados|Memoria~89feeder_combout\);

-- Location: FF_X76_Y31_N23
\Mem_dados|Memoria~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~89feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~89_q\);

-- Location: FF_X75_Y31_N11
\Mem_dados|Memoria~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1153_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~153_q\);

-- Location: LCCOMB_X76_Y31_N8
\Mem_dados|Memoria~121feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~121feeder_combout\ = \Banco_Regis|registers~1153_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1153_combout\,
	combout => \Mem_dados|Memoria~121feeder_combout\);

-- Location: FF_X76_Y31_N9
\Mem_dados|Memoria~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~121feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~121_q\);

-- Location: FF_X75_Y31_N25
\Mem_dados|Memoria~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1153_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~57_q\);

-- Location: LCCOMB_X75_Y31_N24
\Mem_dados|Memoria~1456\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1456_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~121_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~57_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~121_q\,
	datac => \Mem_dados|Memoria~57_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1456_combout\);

-- Location: LCCOMB_X75_Y31_N10
\Mem_dados|Memoria~1457\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1457_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1456_combout\ & ((\Mem_dados|Memoria~153_q\))) # (!\Mem_dados|Memoria~1456_combout\ & (\Mem_dados|Memoria~89_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1456_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~89_q\,
	datac => \Mem_dados|Memoria~153_q\,
	datad => \Mem_dados|Memoria~1456_combout\,
	combout => \Mem_dados|Memoria~1457_combout\);

-- Location: LCCOMB_X69_Y30_N20
\Mem_dados|Memoria~1458\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1458_combout\ = (\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\) # ((\Mem_dados|Memoria~1455_combout\)))) # (!\ALU|Add0~5_combout\ & (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1457_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1455_combout\,
	datad => \Mem_dados|Memoria~1457_combout\,
	combout => \Mem_dados|Memoria~1458_combout\);

-- Location: LCCOMB_X69_Y30_N10
\Mem_dados|Memoria~1461\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1461_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1458_combout\ & ((\Mem_dados|Memoria~1460_combout\))) # (!\Mem_dados|Memoria~1458_combout\ & (\Mem_dados|Memoria~1453_combout\)))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1453_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1460_combout\,
	datad => \Mem_dados|Memoria~1458_combout\,
	combout => \Mem_dados|Memoria~1461_combout\);

-- Location: LCCOMB_X69_Y30_N8
\muxDepoisULA|X[19]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[19]~58_combout\ = (\muxDepoisULA|X[19]~57_combout\) # ((\muxDepoisULA|X[0]~18_combout\ & \Mem_dados|Memoria~1461_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxDepoisULA|X[19]~57_combout\,
	datab => \muxDepoisULA|X[0]~18_combout\,
	datad => \Mem_dados|Memoria~1461_combout\,
	combout => \muxDepoisULA|X[19]~58_combout\);

-- Location: FF_X69_Y30_N27
\Banco_Regis|registers~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~58_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~57_q\);

-- Location: LCCOMB_X65_Y27_N30
\Banco_Regis|registers~1208\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1208_combout\ = (\Banco_Regis|registers~57_q\ & ((\PC|DOUT[5]~_Duplicate_1_q\) # ((\PC|DOUT[3]~_Duplicate_1_q\) # (\PC|DOUT[4]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[5]~_Duplicate_1_q\,
	datab => \PC|DOUT[3]~_Duplicate_1_q\,
	datac => \Banco_Regis|registers~57_q\,
	datad => \PC|DOUT[4]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1208_combout\);

-- Location: LCCOMB_X69_Y30_N14
\muxAntesULA|X[19]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[19]~59_combout\ = (!\mux_RtIm~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1152_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~57_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~57_q\,
	datab => \mux_RtIm~input_o\,
	datac => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datad => \Banco_Regis|registers~1152_combout\,
	combout => \muxAntesULA|X[19]~59_combout\);

-- Location: LCCOMB_X67_Y30_N6
\ALU|Bnot|Add0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~39_combout\ = (\ALU|Bnot|Add0~38\ & (\UC_ULA|Equal0~0_combout\ $ ((!\muxAntesULA|X[19]~59_combout\)))) # (!\ALU|Bnot|Add0~38\ & ((\UC_ULA|Equal0~0_combout\ $ (\muxAntesULA|X[19]~59_combout\)) # (GND)))
-- \ALU|Bnot|Add0~40\ = CARRY((\UC_ULA|Equal0~0_combout\ $ (!\muxAntesULA|X[19]~59_combout\)) # (!\ALU|Bnot|Add0~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|Equal0~0_combout\,
	datab => \muxAntesULA|X[19]~59_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~38\,
	combout => \ALU|Bnot|Add0~39_combout\,
	cout => \ALU|Bnot|Add0~40\);

-- Location: LCCOMB_X68_Y30_N6
\ALU|somaSub[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[19]~38_combout\ = (\Banco_Regis|registers~1208_combout\ & ((\ALU|Bnot|Add0~39_combout\ & (\ALU|somaSub[18]~37\ & VCC)) # (!\ALU|Bnot|Add0~39_combout\ & (!\ALU|somaSub[18]~37\)))) # (!\Banco_Regis|registers~1208_combout\ & 
-- ((\ALU|Bnot|Add0~39_combout\ & (!\ALU|somaSub[18]~37\)) # (!\ALU|Bnot|Add0~39_combout\ & ((\ALU|somaSub[18]~37\) # (GND)))))
-- \ALU|somaSub[19]~39\ = CARRY((\Banco_Regis|registers~1208_combout\ & (!\ALU|Bnot|Add0~39_combout\ & !\ALU|somaSub[18]~37\)) # (!\Banco_Regis|registers~1208_combout\ & ((!\ALU|somaSub[18]~37\) # (!\ALU|Bnot|Add0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1208_combout\,
	datab => \ALU|Bnot|Add0~39_combout\,
	datad => VCC,
	cin => \ALU|somaSub[18]~37\,
	combout => \ALU|somaSub[19]~38_combout\,
	cout => \ALU|somaSub[19]~39\);

-- Location: LCCOMB_X69_Y30_N16
\ALU|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~19_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[19]~38_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\Banco_Regis|registers~1208_combout\ & ((\ALU|Bnot|Add0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1208_combout\,
	datab => \UC_ULA|ULActrl[1]~0_combout\,
	datac => \ALU|somaSub[19]~38_combout\,
	datad => \ALU|Bnot|Add0~39_combout\,
	combout => \ALU|Add0~19_combout\);

-- Location: FF_X65_Y30_N17
\Banco_Regis|registers~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~60_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~58_q\);

-- Location: LCCOMB_X68_Y27_N30
\Banco_Regis|registers~1155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1155_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1154_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~58_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~58_q\,
	datab => \Banco_Regis|registers~1154_combout\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \Banco_Regis|registers~1155_combout\);

-- Location: LCCOMB_X63_Y30_N20
\Mem_dados|Memoria~218feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~218feeder_combout\ = \Banco_Regis|registers~1155_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1155_combout\,
	combout => \Mem_dados|Memoria~218feeder_combout\);

-- Location: FF_X63_Y30_N21
\Mem_dados|Memoria~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~218feeder_combout\,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~218_q\);

-- Location: FF_X62_Y30_N15
\Mem_dados|Memoria~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1155_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~282_q\);

-- Location: LCCOMB_X62_Y32_N6
\Mem_dados|Memoria~250feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~250feeder_combout\ = \Banco_Regis|registers~1155_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1155_combout\,
	combout => \Mem_dados|Memoria~250feeder_combout\);

-- Location: FF_X62_Y32_N7
\Mem_dados|Memoria~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~250feeder_combout\,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~250_q\);

-- Location: FF_X62_Y30_N25
\Mem_dados|Memoria~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1155_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~186_q\);

-- Location: LCCOMB_X62_Y30_N24
\Mem_dados|Memoria~1474\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1474_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~250_q\) # ((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & (((\Mem_dados|Memoria~186_q\ & !\ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~250_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~186_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1474_combout\);

-- Location: LCCOMB_X62_Y30_N14
\Mem_dados|Memoria~1475\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1475_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1474_combout\ & ((\Mem_dados|Memoria~282_q\))) # (!\Mem_dados|Memoria~1474_combout\ & (\Mem_dados|Memoria~218_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1474_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~218_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~282_q\,
	datad => \Mem_dados|Memoria~1474_combout\,
	combout => \Mem_dados|Memoria~1475_combout\);

-- Location: LCCOMB_X76_Y31_N30
\Mem_dados|Memoria~122feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~122feeder_combout\ = \Banco_Regis|registers~1155_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1155_combout\,
	combout => \Mem_dados|Memoria~122feeder_combout\);

-- Location: FF_X76_Y31_N31
\Mem_dados|Memoria~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~122feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~122_q\);

-- Location: FF_X75_Y31_N31
\Mem_dados|Memoria~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1155_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~154_q\);

-- Location: LCCOMB_X76_Y31_N28
\Mem_dados|Memoria~90feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~90feeder_combout\ = \Banco_Regis|registers~1155_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1155_combout\,
	combout => \Mem_dados|Memoria~90feeder_combout\);

-- Location: FF_X76_Y31_N29
\Mem_dados|Memoria~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~90feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~90_q\);

-- Location: FF_X75_Y31_N29
\Mem_dados|Memoria~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1155_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~58_q\);

-- Location: LCCOMB_X75_Y31_N28
\Mem_dados|Memoria~1476\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1476_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~90_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~58_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~90_q\,
	datac => \Mem_dados|Memoria~58_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1476_combout\);

-- Location: LCCOMB_X75_Y31_N30
\Mem_dados|Memoria~1477\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1477_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1476_combout\ & ((\Mem_dados|Memoria~154_q\))) # (!\Mem_dados|Memoria~1476_combout\ & (\Mem_dados|Memoria~122_q\)))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1476_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~122_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~154_q\,
	datad => \Mem_dados|Memoria~1476_combout\,
	combout => \Mem_dados|Memoria~1477_combout\);

-- Location: LCCOMB_X65_Y30_N22
\Mem_dados|Memoria~1478\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1478_combout\ = (\ALU|Add0~5_combout\ & (\ALU|Add0~4_combout\)) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~1475_combout\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1477_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1475_combout\,
	datad => \Mem_dados|Memoria~1477_combout\,
	combout => \Mem_dados|Memoria~1478_combout\);

-- Location: LCCOMB_X73_Y26_N6
\Mem_dados|Memoria~410feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~410feeder_combout\ = \Banco_Regis|registers~1155_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1155_combout\,
	combout => \Mem_dados|Memoria~410feeder_combout\);

-- Location: FF_X73_Y26_N7
\Mem_dados|Memoria~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~410feeder_combout\,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~410_q\);

-- Location: FF_X72_Y26_N7
\Mem_dados|Memoria~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1155_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~378_q\);

-- Location: LCCOMB_X72_Y26_N20
\Mem_dados|Memoria~346feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~346feeder_combout\ = \Banco_Regis|registers~1155_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1155_combout\,
	combout => \Mem_dados|Memoria~346feeder_combout\);

-- Location: FF_X72_Y26_N21
\Mem_dados|Memoria~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~346feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~346_q\);

-- Location: FF_X73_Y26_N17
\Mem_dados|Memoria~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1155_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~314_q\);

-- Location: LCCOMB_X73_Y26_N16
\Mem_dados|Memoria~1472\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1472_combout\ = (\ALU|Add0~3_combout\ & (((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~346_q\)) # (!\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~314_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~346_q\,
	datac => \Mem_dados|Memoria~314_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1472_combout\);

-- Location: LCCOMB_X72_Y26_N6
\Mem_dados|Memoria~1473\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1473_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1472_combout\ & (\Mem_dados|Memoria~410_q\)) # (!\Mem_dados|Memoria~1472_combout\ & ((\Mem_dados|Memoria~378_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1472_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~410_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~378_q\,
	datad => \Mem_dados|Memoria~1472_combout\,
	combout => \Mem_dados|Memoria~1473_combout\);

-- Location: LCCOMB_X62_Y29_N8
\Mem_dados|Memoria~538feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~538feeder_combout\ = \Banco_Regis|registers~1155_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1155_combout\,
	combout => \Mem_dados|Memoria~538feeder_combout\);

-- Location: FF_X62_Y29_N9
\Mem_dados|Memoria~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~538feeder_combout\,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~538_q\);

-- Location: FF_X61_Y29_N1
\Mem_dados|Memoria~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1155_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~474_q\);

-- Location: LCCOMB_X62_Y32_N20
\Mem_dados|Memoria~506feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~506feeder_combout\ = \Banco_Regis|registers~1155_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1155_combout\,
	combout => \Mem_dados|Memoria~506feeder_combout\);

-- Location: FF_X62_Y32_N21
\Mem_dados|Memoria~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~506feeder_combout\,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~506_q\);

-- Location: FF_X61_Y29_N11
\Mem_dados|Memoria~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1155_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~442_q\);

-- Location: LCCOMB_X61_Y29_N10
\Mem_dados|Memoria~1479\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1479_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~506_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~442_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~506_q\,
	datac => \Mem_dados|Memoria~442_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1479_combout\);

-- Location: LCCOMB_X61_Y29_N0
\Mem_dados|Memoria~1480\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1480_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1479_combout\ & (\Mem_dados|Memoria~538_q\)) # (!\Mem_dados|Memoria~1479_combout\ & ((\Mem_dados|Memoria~474_q\))))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1479_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~538_q\,
	datac => \Mem_dados|Memoria~474_q\,
	datad => \Mem_dados|Memoria~1479_combout\,
	combout => \Mem_dados|Memoria~1480_combout\);

-- Location: LCCOMB_X65_Y30_N4
\Mem_dados|Memoria~1481\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1481_combout\ = (\Mem_dados|Memoria~1478_combout\ & (((\Mem_dados|Memoria~1480_combout\)) # (!\ALU|Add0~5_combout\))) # (!\Mem_dados|Memoria~1478_combout\ & (\ALU|Add0~5_combout\ & (\Mem_dados|Memoria~1473_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1478_combout\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~1473_combout\,
	datad => \Mem_dados|Memoria~1480_combout\,
	combout => \Mem_dados|Memoria~1481_combout\);

-- Location: LCCOMB_X65_Y26_N20
\Mem_dados|Memoria~794feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~794feeder_combout\ = \Banco_Regis|registers~1155_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1155_combout\,
	combout => \Mem_dados|Memoria~794feeder_combout\);

-- Location: FF_X65_Y26_N21
\Mem_dados|Memoria~794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~794feeder_combout\,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~794_q\);

-- Location: FF_X65_Y26_N27
\Mem_dados|Memoria~666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1155_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~666_q\);

-- Location: LCCOMB_X65_Y26_N26
\Mem_dados|Memoria~1469\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1469_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~794_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~666_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~794_q\,
	datac => \Mem_dados|Memoria~666_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1469_combout\);

-- Location: LCCOMB_X66_Y26_N20
\Mem_dados|Memoria~1050feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1050feeder_combout\ = \Banco_Regis|registers~1155_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1155_combout\,
	combout => \Mem_dados|Memoria~1050feeder_combout\);

-- Location: FF_X66_Y26_N21
\Mem_dados|Memoria~1050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~1050feeder_combout\,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1050_q\);

-- Location: FF_X66_Y26_N3
\Mem_dados|Memoria~922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1155_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~922_q\);

-- Location: LCCOMB_X66_Y26_N2
\Mem_dados|Memoria~1470\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1470_combout\ = (\Mem_dados|Memoria~1469_combout\ & ((\Mem_dados|Memoria~1050_q\) # ((!\ALU|Add0~5_combout\)))) # (!\Mem_dados|Memoria~1469_combout\ & (((\Mem_dados|Memoria~922_q\ & \ALU|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1469_combout\,
	datab => \Mem_dados|Memoria~1050_q\,
	datac => \Mem_dados|Memoria~922_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1470_combout\);

-- Location: LCCOMB_X74_Y29_N20
\Mem_dados|Memoria~762feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~762feeder_combout\ = \Banco_Regis|registers~1155_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1155_combout\,
	combout => \Mem_dados|Memoria~762feeder_combout\);

-- Location: FF_X74_Y29_N21
\Mem_dados|Memoria~762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~762feeder_combout\,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~762_q\);

-- Location: LCCOMB_X73_Y29_N22
\Mem_dados|Memoria~1018feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1018feeder_combout\ = \Banco_Regis|registers~1155_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1155_combout\,
	combout => \Mem_dados|Memoria~1018feeder_combout\);

-- Location: FF_X73_Y29_N23
\Mem_dados|Memoria~1018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~1018feeder_combout\,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1018_q\);

-- Location: FF_X73_Y29_N9
\Mem_dados|Memoria~634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1155_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~634_q\);

-- Location: LCCOMB_X74_Y29_N18
\Mem_dados|Memoria~890feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~890feeder_combout\ = \Banco_Regis|registers~1155_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1155_combout\,
	combout => \Mem_dados|Memoria~890feeder_combout\);

-- Location: FF_X74_Y29_N19
\Mem_dados|Memoria~890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~890feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~890_q\);

-- Location: LCCOMB_X70_Y29_N26
\Mem_dados|Memoria~1462\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1462_combout\ = (\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~890_q\) # (\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (\Mem_dados|Memoria~634_q\ & ((!\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~634_q\,
	datab => \Mem_dados|Memoria~890_q\,
	datac => \ALU|Add0~5_combout\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1462_combout\);

-- Location: LCCOMB_X70_Y29_N24
\Mem_dados|Memoria~1463\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1463_combout\ = (\Mem_dados|Memoria~1462_combout\ & (((\Mem_dados|Memoria~1018_q\) # (!\ALU|Add0~4_combout\)))) # (!\Mem_dados|Memoria~1462_combout\ & (\Mem_dados|Memoria~762_q\ & ((\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~762_q\,
	datab => \Mem_dados|Memoria~1018_q\,
	datac => \Mem_dados|Memoria~1462_combout\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1463_combout\);

-- Location: LCCOMB_X63_Y30_N30
\Mem_dados|Memoria~858feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~858feeder_combout\ = \Banco_Regis|registers~1155_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1155_combout\,
	combout => \Mem_dados|Memoria~858feeder_combout\);

-- Location: FF_X63_Y30_N31
\Mem_dados|Memoria~858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~858feeder_combout\,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~858_q\);

-- Location: FF_X63_Y29_N3
\Mem_dados|Memoria~986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1155_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~986_q\);

-- Location: LCCOMB_X62_Y29_N10
\Mem_dados|Memoria~730feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~730feeder_combout\ = \Banco_Regis|registers~1155_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1155_combout\,
	combout => \Mem_dados|Memoria~730feeder_combout\);

-- Location: FF_X62_Y29_N11
\Mem_dados|Memoria~730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~730feeder_combout\,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~730_q\);

-- Location: FF_X63_Y29_N21
\Mem_dados|Memoria~602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1155_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~602_q\);

-- Location: LCCOMB_X63_Y29_N20
\Mem_dados|Memoria~1464\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1464_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~730_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~602_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~730_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~602_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1464_combout\);

-- Location: LCCOMB_X63_Y29_N2
\Mem_dados|Memoria~1465\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1465_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1464_combout\ & ((\Mem_dados|Memoria~986_q\))) # (!\Mem_dados|Memoria~1464_combout\ & (\Mem_dados|Memoria~858_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1464_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~858_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~986_q\,
	datad => \Mem_dados|Memoria~1464_combout\,
	combout => \Mem_dados|Memoria~1465_combout\);

-- Location: LCCOMB_X69_Y34_N20
\Mem_dados|Memoria~826feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~826feeder_combout\ = \Banco_Regis|registers~1155_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1155_combout\,
	combout => \Mem_dados|Memoria~826feeder_combout\);

-- Location: FF_X69_Y34_N21
\Mem_dados|Memoria~826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~826feeder_combout\,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~826_q\);

-- Location: FF_X68_Y34_N27
\Mem_dados|Memoria~570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1155_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~570_q\);

-- Location: LCCOMB_X68_Y34_N26
\Mem_dados|Memoria~1466\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1466_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~826_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~570_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~826_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~570_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1466_combout\);

-- Location: FF_X69_Y33_N27
\Mem_dados|Memoria~698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1155_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~698_q\);

-- Location: FF_X68_Y34_N17
\Mem_dados|Memoria~954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1155_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~954_q\);

-- Location: LCCOMB_X68_Y34_N16
\Mem_dados|Memoria~1467\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1467_combout\ = (\Mem_dados|Memoria~1466_combout\ & (((\Mem_dados|Memoria~954_q\) # (!\ALU|Add0~4_combout\)))) # (!\Mem_dados|Memoria~1466_combout\ & (\Mem_dados|Memoria~698_q\ & ((\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1466_combout\,
	datab => \Mem_dados|Memoria~698_q\,
	datac => \Mem_dados|Memoria~954_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1467_combout\);

-- Location: LCCOMB_X65_Y30_N0
\Mem_dados|Memoria~1468\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1468_combout\ = (\ALU|Add0~3_combout\ & (((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~1465_combout\)) # (!\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1467_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1465_combout\,
	datab => \ALU|Add0~3_combout\,
	datac => \ALU|Add0~2_combout\,
	datad => \Mem_dados|Memoria~1467_combout\,
	combout => \Mem_dados|Memoria~1468_combout\);

-- Location: LCCOMB_X65_Y30_N26
\Mem_dados|Memoria~1471\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1471_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1468_combout\ & (\Mem_dados|Memoria~1470_combout\)) # (!\Mem_dados|Memoria~1468_combout\ & ((\Mem_dados|Memoria~1463_combout\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1468_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1470_combout\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~1463_combout\,
	datad => \Mem_dados|Memoria~1468_combout\,
	combout => \Mem_dados|Memoria~1471_combout\);

-- Location: LCCOMB_X65_Y30_N20
\muxDepoisULA|X[20]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[20]~59_combout\ = (\mux_ULAMem~input_o\ & (((\Mem_dados|Memoria~1471_combout\ & \muxDepoisULA|X[0]~16_combout\)))) # (!\mux_ULAMem~input_o\ & ((\ALU|Add0~20_combout\) # ((\Mem_dados|Memoria~1471_combout\ & 
-- \muxDepoisULA|X[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ULAMem~input_o\,
	datab => \ALU|Add0~20_combout\,
	datac => \Mem_dados|Memoria~1471_combout\,
	datad => \muxDepoisULA|X[0]~16_combout\,
	combout => \muxDepoisULA|X[20]~59_combout\);

-- Location: LCCOMB_X65_Y30_N30
\muxDepoisULA|X[20]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[20]~60_combout\ = (\muxDepoisULA|X[20]~59_combout\) # ((\muxDepoisULA|X[0]~18_combout\ & \Mem_dados|Memoria~1481_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxDepoisULA|X[0]~18_combout\,
	datac => \Mem_dados|Memoria~1481_combout\,
	datad => \muxDepoisULA|X[20]~59_combout\,
	combout => \muxDepoisULA|X[20]~60_combout\);

-- Location: FF_X68_Y27_N13
\Banco_Regis|registers~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~60_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~378_q\);

-- Location: FF_X68_Y27_N27
\Banco_Regis|registers~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~60_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~346_q\);

-- Location: LCCOMB_X68_Y27_N26
\Banco_Regis|registers~1154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1154_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~378_q\)) # (!\PC|DOUT[2]~_Duplicate_1_q\ & ((\Banco_Regis|registers~346_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~378_q\,
	datab => \PC|DOUT[2]~_Duplicate_1_q\,
	datac => \Banco_Regis|registers~346_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \Banco_Regis|registers~1154_combout\);

-- Location: LCCOMB_X68_Y27_N22
\muxAntesULA|X[20]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[20]~60_combout\ = (!\mux_RtIm~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~1154_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~58_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_RtIm~input_o\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \Banco_Regis|registers~1154_combout\,
	datad => \Banco_Regis|registers~58_q\,
	combout => \muxAntesULA|X[20]~60_combout\);

-- Location: LCCOMB_X67_Y30_N8
\ALU|Bnot|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~41_combout\ = (\ALU|Bnot|Add0~40\ & ((\UC_ULA|Equal0~0_combout\ $ (\muxAntesULA|X[20]~60_combout\)))) # (!\ALU|Bnot|Add0~40\ & (\UC_ULA|Equal0~0_combout\ $ (\muxAntesULA|X[20]~60_combout\ $ (VCC))))
-- \ALU|Bnot|Add0~42\ = CARRY((!\ALU|Bnot|Add0~40\ & (\UC_ULA|Equal0~0_combout\ $ (\muxAntesULA|X[20]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|Equal0~0_combout\,
	datab => \muxAntesULA|X[20]~60_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~40\,
	combout => \ALU|Bnot|Add0~41_combout\,
	cout => \ALU|Bnot|Add0~42\);

-- Location: LCCOMB_X65_Y29_N0
\Banco_Regis|registers~1209\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1209_combout\ = (\Banco_Regis|registers~58_q\ & ((\PC|DOUT[4]~_Duplicate_1_q\) # ((\PC|DOUT[3]~_Duplicate_1_q\) # (\PC|DOUT[5]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[4]~_Duplicate_1_q\,
	datab => \PC|DOUT[3]~_Duplicate_1_q\,
	datac => \Banco_Regis|registers~58_q\,
	datad => \PC|DOUT[5]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1209_combout\);

-- Location: LCCOMB_X68_Y30_N8
\ALU|somaSub[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[20]~40_combout\ = ((\ALU|Bnot|Add0~41_combout\ $ (\Banco_Regis|registers~1209_combout\ $ (!\ALU|somaSub[19]~39\)))) # (GND)
-- \ALU|somaSub[20]~41\ = CARRY((\ALU|Bnot|Add0~41_combout\ & ((\Banco_Regis|registers~1209_combout\) # (!\ALU|somaSub[19]~39\))) # (!\ALU|Bnot|Add0~41_combout\ & (\Banco_Regis|registers~1209_combout\ & !\ALU|somaSub[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~41_combout\,
	datab => \Banco_Regis|registers~1209_combout\,
	datad => VCC,
	cin => \ALU|somaSub[19]~39\,
	combout => \ALU|somaSub[20]~40_combout\,
	cout => \ALU|somaSub[20]~41\);

-- Location: LCCOMB_X68_Y26_N16
\ALU|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~20_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[20]~40_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\ALU|Bnot|Add0~41_combout\ & (\Banco_Regis|registers~1209_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~41_combout\,
	datab => \Banco_Regis|registers~1209_combout\,
	datac => \UC_ULA|ULActrl[1]~0_combout\,
	datad => \ALU|somaSub[20]~40_combout\,
	combout => \ALU|Add0~20_combout\);

-- Location: FF_X66_Y30_N21
\Banco_Regis|registers~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~62_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~347_q\);

-- Location: FF_X67_Y30_N7
\Banco_Regis|registers~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~62_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~379_q\);

-- Location: LCCOMB_X66_Y30_N20
\Banco_Regis|registers~1156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1156_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\PC|DOUT[2]~_Duplicate_1_q\ & ((\Banco_Regis|registers~379_q\))) # (!\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~347_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datab => \PC|DOUT[2]~_Duplicate_1_q\,
	datac => \Banco_Regis|registers~347_q\,
	datad => \Banco_Regis|registers~379_q\,
	combout => \Banco_Regis|registers~1156_combout\);

-- Location: LCCOMB_X66_Y30_N16
\Banco_Regis|registers~1157\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1157_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1156_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~59_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datab => \Banco_Regis|registers~59_q\,
	datad => \Banco_Regis|registers~1156_combout\,
	combout => \Banco_Regis|registers~1157_combout\);

-- Location: LCCOMB_X62_Y29_N4
\Mem_dados|Memoria~539feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~539feeder_combout\ = \Banco_Regis|registers~1157_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1157_combout\,
	combout => \Mem_dados|Memoria~539feeder_combout\);

-- Location: FF_X62_Y29_N5
\Mem_dados|Memoria~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~539feeder_combout\,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~539_q\);

-- Location: FF_X60_Y29_N25
\Mem_dados|Memoria~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1157_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~507_q\);

-- Location: LCCOMB_X61_Y29_N4
\Mem_dados|Memoria~475feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~475feeder_combout\ = \Banco_Regis|registers~1157_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1157_combout\,
	combout => \Mem_dados|Memoria~475feeder_combout\);

-- Location: FF_X61_Y29_N5
\Mem_dados|Memoria~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~475feeder_combout\,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~475_q\);

-- Location: FF_X61_Y29_N3
\Mem_dados|Memoria~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1157_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~443_q\);

-- Location: LCCOMB_X61_Y29_N2
\Mem_dados|Memoria~1499\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1499_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~475_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~443_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~475_q\,
	datac => \Mem_dados|Memoria~443_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1499_combout\);

-- Location: LCCOMB_X60_Y29_N24
\Mem_dados|Memoria~1500\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1500_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1499_combout\ & (\Mem_dados|Memoria~539_q\)) # (!\Mem_dados|Memoria~1499_combout\ & ((\Mem_dados|Memoria~507_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1499_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~539_q\,
	datac => \Mem_dados|Memoria~507_q\,
	datad => \Mem_dados|Memoria~1499_combout\,
	combout => \Mem_dados|Memoria~1500_combout\);

-- Location: LCCOMB_X76_Y30_N8
\Mem_dados|Memoria~91feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~91feeder_combout\ = \Banco_Regis|registers~1157_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1157_combout\,
	combout => \Mem_dados|Memoria~91feeder_combout\);

-- Location: FF_X76_Y30_N9
\Mem_dados|Memoria~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~91feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~91_q\);

-- Location: FF_X74_Y30_N7
\Mem_dados|Memoria~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1157_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~155_q\);

-- Location: LCCOMB_X75_Y30_N2
\Mem_dados|Memoria~123feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~123feeder_combout\ = \Banco_Regis|registers~1157_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1157_combout\,
	combout => \Mem_dados|Memoria~123feeder_combout\);

-- Location: FF_X75_Y30_N3
\Mem_dados|Memoria~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~123feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~123_q\);

-- Location: FF_X74_Y30_N29
\Mem_dados|Memoria~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1157_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~59_q\);

-- Location: LCCOMB_X74_Y30_N28
\Mem_dados|Memoria~1496\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1496_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~123_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~59_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~123_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~59_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1496_combout\);

-- Location: LCCOMB_X74_Y30_N6
\Mem_dados|Memoria~1497\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1497_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1496_combout\ & ((\Mem_dados|Memoria~155_q\))) # (!\Mem_dados|Memoria~1496_combout\ & (\Mem_dados|Memoria~91_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~91_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~155_q\,
	datad => \Mem_dados|Memoria~1496_combout\,
	combout => \Mem_dados|Memoria~1497_combout\);

-- Location: LCCOMB_X74_Y26_N4
\Mem_dados|Memoria~379feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~379feeder_combout\ = \Banco_Regis|registers~1157_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1157_combout\,
	combout => \Mem_dados|Memoria~379feeder_combout\);

-- Location: FF_X74_Y26_N5
\Mem_dados|Memoria~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~379feeder_combout\,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~379_q\);

-- Location: FF_X73_Y26_N13
\Mem_dados|Memoria~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1157_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~315_q\);

-- Location: LCCOMB_X73_Y26_N12
\Mem_dados|Memoria~1494\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1494_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~379_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~315_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~379_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~315_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1494_combout\);

-- Location: LCCOMB_X74_Y26_N26
\Mem_dados|Memoria~347feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~347feeder_combout\ = \Banco_Regis|registers~1157_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1157_combout\,
	combout => \Mem_dados|Memoria~347feeder_combout\);

-- Location: FF_X74_Y26_N27
\Mem_dados|Memoria~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~347feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~347_q\);

-- Location: FF_X73_Y26_N15
\Mem_dados|Memoria~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1157_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~411_q\);

-- Location: LCCOMB_X73_Y26_N14
\Mem_dados|Memoria~1495\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1495_combout\ = (\Mem_dados|Memoria~1494_combout\ & (((\Mem_dados|Memoria~411_q\) # (!\ALU|Add0~2_combout\)))) # (!\Mem_dados|Memoria~1494_combout\ & (\Mem_dados|Memoria~347_q\ & ((\ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1494_combout\,
	datab => \Mem_dados|Memoria~347_q\,
	datac => \Mem_dados|Memoria~411_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1495_combout\);

-- Location: LCCOMB_X65_Y30_N14
\Mem_dados|Memoria~1498\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1498_combout\ = (\ALU|Add0~4_combout\ & (((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & ((\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1495_combout\))) # (!\ALU|Add0~5_combout\ & (\Mem_dados|Memoria~1497_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1497_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1495_combout\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1498_combout\);

-- Location: LCCOMB_X61_Y27_N2
\Mem_dados|Memoria~283feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~283feeder_combout\ = \Banco_Regis|registers~1157_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1157_combout\,
	combout => \Mem_dados|Memoria~283feeder_combout\);

-- Location: FF_X61_Y27_N3
\Mem_dados|Memoria~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~283feeder_combout\,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~283_q\);

-- Location: FF_X62_Y27_N21
\Mem_dados|Memoria~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1157_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~251_q\);

-- Location: FF_X61_Y27_N9
\Mem_dados|Memoria~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1157_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~187_q\);

-- Location: LCCOMB_X61_Y28_N24
\Mem_dados|Memoria~219feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~219feeder_combout\ = \Banco_Regis|registers~1157_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1157_combout\,
	combout => \Mem_dados|Memoria~219feeder_combout\);

-- Location: FF_X61_Y28_N25
\Mem_dados|Memoria~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~219feeder_combout\,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~219_q\);

-- Location: LCCOMB_X61_Y27_N8
\Mem_dados|Memoria~1492\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1492_combout\ = (\ALU|Add0~3_combout\ & (\ALU|Add0~2_combout\)) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~219_q\))) # (!\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~187_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~187_q\,
	datad => \Mem_dados|Memoria~219_q\,
	combout => \Mem_dados|Memoria~1492_combout\);

-- Location: LCCOMB_X62_Y27_N20
\Mem_dados|Memoria~1493\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1493_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1492_combout\ & (\Mem_dados|Memoria~283_q\)) # (!\Mem_dados|Memoria~1492_combout\ & ((\Mem_dados|Memoria~251_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1492_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~283_q\,
	datac => \Mem_dados|Memoria~251_q\,
	datad => \Mem_dados|Memoria~1492_combout\,
	combout => \Mem_dados|Memoria~1493_combout\);

-- Location: LCCOMB_X65_Y30_N12
\Mem_dados|Memoria~1501\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1501_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1498_combout\ & (\Mem_dados|Memoria~1500_combout\)) # (!\Mem_dados|Memoria~1498_combout\ & ((\Mem_dados|Memoria~1493_combout\))))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1500_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1498_combout\,
	datad => \Mem_dados|Memoria~1493_combout\,
	combout => \Mem_dados|Memoria~1501_combout\);

-- Location: LCCOMB_X63_Y29_N22
\Mem_dados|Memoria~987feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~987feeder_combout\ = \Banco_Regis|registers~1157_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1157_combout\,
	combout => \Mem_dados|Memoria~987feeder_combout\);

-- Location: FF_X63_Y29_N23
\Mem_dados|Memoria~987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~987feeder_combout\,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~987_q\);

-- Location: FF_X62_Y29_N7
\Mem_dados|Memoria~731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1157_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~731_q\);

-- Location: LCCOMB_X63_Y28_N8
\Mem_dados|Memoria~859feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~859feeder_combout\ = \Banco_Regis|registers~1157_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1157_combout\,
	combout => \Mem_dados|Memoria~859feeder_combout\);

-- Location: FF_X63_Y28_N9
\Mem_dados|Memoria~859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~859feeder_combout\,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~859_q\);

-- Location: FF_X63_Y29_N17
\Mem_dados|Memoria~603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1157_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~603_q\);

-- Location: LCCOMB_X63_Y29_N16
\Mem_dados|Memoria~1482\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1482_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~859_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~603_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~859_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~603_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1482_combout\);

-- Location: LCCOMB_X62_Y29_N6
\Mem_dados|Memoria~1483\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1483_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1482_combout\ & (\Mem_dados|Memoria~987_q\)) # (!\Mem_dados|Memoria~1482_combout\ & ((\Mem_dados|Memoria~731_q\))))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1482_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~987_q\,
	datac => \Mem_dados|Memoria~731_q\,
	datad => \Mem_dados|Memoria~1482_combout\,
	combout => \Mem_dados|Memoria~1483_combout\);

-- Location: LCCOMB_X66_Y26_N14
\Mem_dados|Memoria~923feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~923feeder_combout\ = \Banco_Regis|registers~1157_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1157_combout\,
	combout => \Mem_dados|Memoria~923feeder_combout\);

-- Location: FF_X66_Y26_N15
\Mem_dados|Memoria~923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~923feeder_combout\,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~923_q\);

-- Location: FF_X65_Y26_N11
\Mem_dados|Memoria~667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1157_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~667_q\);

-- Location: LCCOMB_X65_Y26_N10
\Mem_dados|Memoria~1489\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1489_combout\ = (\ALU|Add0~4_combout\ & (((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & ((\ALU|Add0~5_combout\ & (\Mem_dados|Memoria~923_q\)) # (!\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~667_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~923_q\,
	datac => \Mem_dados|Memoria~667_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1489_combout\);

-- Location: LCCOMB_X66_Y26_N12
\Mem_dados|Memoria~1051feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1051feeder_combout\ = \Banco_Regis|registers~1157_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1157_combout\,
	combout => \Mem_dados|Memoria~1051feeder_combout\);

-- Location: FF_X66_Y26_N13
\Mem_dados|Memoria~1051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~1051feeder_combout\,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1051_q\);

-- Location: FF_X65_Y26_N29
\Mem_dados|Memoria~795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1157_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~795_q\);

-- Location: LCCOMB_X65_Y26_N28
\Mem_dados|Memoria~1490\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1490_combout\ = (\Mem_dados|Memoria~1489_combout\ & ((\Mem_dados|Memoria~1051_q\) # ((!\ALU|Add0~4_combout\)))) # (!\Mem_dados|Memoria~1489_combout\ & (((\Mem_dados|Memoria~795_q\ & \ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1489_combout\,
	datab => \Mem_dados|Memoria~1051_q\,
	datac => \Mem_dados|Memoria~795_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1490_combout\);

-- Location: LCCOMB_X74_Y29_N24
\Mem_dados|Memoria~891feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~891feeder_combout\ = \Banco_Regis|registers~1157_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1157_combout\,
	combout => \Mem_dados|Memoria~891feeder_combout\);

-- Location: FF_X74_Y29_N25
\Mem_dados|Memoria~891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~891feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~891_q\);

-- Location: FF_X73_Y29_N15
\Mem_dados|Memoria~1019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1157_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1019_q\);

-- Location: LCCOMB_X74_Y29_N14
\Mem_dados|Memoria~763feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~763feeder_combout\ = \Banco_Regis|registers~1157_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1157_combout\,
	combout => \Mem_dados|Memoria~763feeder_combout\);

-- Location: FF_X74_Y29_N15
\Mem_dados|Memoria~763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~763feeder_combout\,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~763_q\);

-- Location: FF_X73_Y29_N17
\Mem_dados|Memoria~635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1157_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~635_q\);

-- Location: LCCOMB_X73_Y29_N16
\Mem_dados|Memoria~1484\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1484_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~763_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~635_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~763_q\,
	datac => \Mem_dados|Memoria~635_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1484_combout\);

-- Location: LCCOMB_X73_Y29_N14
\Mem_dados|Memoria~1485\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1485_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1484_combout\ & ((\Mem_dados|Memoria~1019_q\))) # (!\Mem_dados|Memoria~1484_combout\ & (\Mem_dados|Memoria~891_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1484_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~891_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~1019_q\,
	datad => \Mem_dados|Memoria~1484_combout\,
	combout => \Mem_dados|Memoria~1485_combout\);

-- Location: LCCOMB_X69_Y34_N22
\Mem_dados|Memoria~827feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~827feeder_combout\ = \Banco_Regis|registers~1157_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1157_combout\,
	combout => \Mem_dados|Memoria~827feeder_combout\);

-- Location: FF_X69_Y34_N23
\Mem_dados|Memoria~827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~827feeder_combout\,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~827_q\);

-- Location: FF_X68_Y34_N21
\Mem_dados|Memoria~955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1157_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~955_q\);

-- Location: LCCOMB_X72_Y34_N6
\Mem_dados|Memoria~699feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~699feeder_combout\ = \Banco_Regis|registers~1157_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1157_combout\,
	combout => \Mem_dados|Memoria~699feeder_combout\);

-- Location: FF_X72_Y34_N7
\Mem_dados|Memoria~699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~699feeder_combout\,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~699_q\);

-- Location: FF_X68_Y34_N19
\Mem_dados|Memoria~571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1157_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~571_q\);

-- Location: LCCOMB_X68_Y34_N18
\Mem_dados|Memoria~1486\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1486_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~699_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~571_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~699_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~571_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1486_combout\);

-- Location: LCCOMB_X68_Y34_N20
\Mem_dados|Memoria~1487\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1487_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1486_combout\ & ((\Mem_dados|Memoria~955_q\))) # (!\Mem_dados|Memoria~1486_combout\ & (\Mem_dados|Memoria~827_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1486_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~827_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~955_q\,
	datad => \Mem_dados|Memoria~1486_combout\,
	combout => \Mem_dados|Memoria~1487_combout\);

-- Location: LCCOMB_X65_Y30_N24
\Mem_dados|Memoria~1488\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1488_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1485_combout\) # ((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & (((!\ALU|Add0~2_combout\ & \Mem_dados|Memoria~1487_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1485_combout\,
	datab => \ALU|Add0~3_combout\,
	datac => \ALU|Add0~2_combout\,
	datad => \Mem_dados|Memoria~1487_combout\,
	combout => \Mem_dados|Memoria~1488_combout\);

-- Location: LCCOMB_X65_Y30_N2
\Mem_dados|Memoria~1491\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1491_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1488_combout\ & ((\Mem_dados|Memoria~1490_combout\))) # (!\Mem_dados|Memoria~1488_combout\ & (\Mem_dados|Memoria~1483_combout\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1488_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1483_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~1490_combout\,
	datad => \Mem_dados|Memoria~1488_combout\,
	combout => \Mem_dados|Memoria~1491_combout\);

-- Location: LCCOMB_X65_Y30_N28
\muxDepoisULA|X[21]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[21]~61_combout\ = (\mux_ULAMem~input_o\ & (\muxDepoisULA|X[0]~16_combout\ & ((\Mem_dados|Memoria~1491_combout\)))) # (!\mux_ULAMem~input_o\ & ((\ALU|Add0~21_combout\) # ((\muxDepoisULA|X[0]~16_combout\ & 
-- \Mem_dados|Memoria~1491_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ULAMem~input_o\,
	datab => \muxDepoisULA|X[0]~16_combout\,
	datac => \ALU|Add0~21_combout\,
	datad => \Mem_dados|Memoria~1491_combout\,
	combout => \muxDepoisULA|X[21]~61_combout\);

-- Location: LCCOMB_X65_Y30_N16
\muxDepoisULA|X[21]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[21]~62_combout\ = (\muxDepoisULA|X[21]~61_combout\) # ((\Mem_dados|Memoria~1501_combout\ & \muxDepoisULA|X[0]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1501_combout\,
	datab => \muxDepoisULA|X[0]~18_combout\,
	datad => \muxDepoisULA|X[21]~61_combout\,
	combout => \muxDepoisULA|X[21]~62_combout\);

-- Location: FF_X65_Y30_N7
\Banco_Regis|registers~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~62_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~59_q\);

-- Location: LCCOMB_X65_Y30_N6
\Banco_Regis|registers~1210\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1210_combout\ = (\Banco_Regis|registers~59_q\ & ((\PC|DOUT[4]~_Duplicate_1_q\) # ((\PC|DOUT[5]~_Duplicate_1_q\) # (\PC|DOUT[3]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[4]~_Duplicate_1_q\,
	datab => \PC|DOUT[5]~_Duplicate_1_q\,
	datac => \Banco_Regis|registers~59_q\,
	datad => \PC|DOUT[3]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1210_combout\);

-- Location: LCCOMB_X66_Y30_N28
\muxAntesULA|X[21]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[21]~61_combout\ = (!\mux_RtIm~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1156_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~59_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datab => \mux_RtIm~input_o\,
	datac => \Banco_Regis|registers~59_q\,
	datad => \Banco_Regis|registers~1156_combout\,
	combout => \muxAntesULA|X[21]~61_combout\);

-- Location: LCCOMB_X67_Y30_N10
\ALU|Bnot|Add0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~43_combout\ = (\ALU|Bnot|Add0~42\ & (\UC_ULA|Equal0~0_combout\ $ ((!\muxAntesULA|X[21]~61_combout\)))) # (!\ALU|Bnot|Add0~42\ & ((\UC_ULA|Equal0~0_combout\ $ (\muxAntesULA|X[21]~61_combout\)) # (GND)))
-- \ALU|Bnot|Add0~44\ = CARRY((\UC_ULA|Equal0~0_combout\ $ (!\muxAntesULA|X[21]~61_combout\)) # (!\ALU|Bnot|Add0~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|Equal0~0_combout\,
	datab => \muxAntesULA|X[21]~61_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~42\,
	combout => \ALU|Bnot|Add0~43_combout\,
	cout => \ALU|Bnot|Add0~44\);

-- Location: LCCOMB_X68_Y30_N10
\ALU|somaSub[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[21]~42_combout\ = (\ALU|Bnot|Add0~43_combout\ & ((\Banco_Regis|registers~1210_combout\ & (\ALU|somaSub[20]~41\ & VCC)) # (!\Banco_Regis|registers~1210_combout\ & (!\ALU|somaSub[20]~41\)))) # (!\ALU|Bnot|Add0~43_combout\ & 
-- ((\Banco_Regis|registers~1210_combout\ & (!\ALU|somaSub[20]~41\)) # (!\Banco_Regis|registers~1210_combout\ & ((\ALU|somaSub[20]~41\) # (GND)))))
-- \ALU|somaSub[21]~43\ = CARRY((\ALU|Bnot|Add0~43_combout\ & (!\Banco_Regis|registers~1210_combout\ & !\ALU|somaSub[20]~41\)) # (!\ALU|Bnot|Add0~43_combout\ & ((!\ALU|somaSub[20]~41\) # (!\Banco_Regis|registers~1210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~43_combout\,
	datab => \Banco_Regis|registers~1210_combout\,
	datad => VCC,
	cin => \ALU|somaSub[20]~41\,
	combout => \ALU|somaSub[21]~42_combout\,
	cout => \ALU|somaSub[21]~43\);

-- Location: LCCOMB_X68_Y26_N22
\ALU|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~21_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[21]~42_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\Banco_Regis|registers~1210_combout\ & ((\ALU|Bnot|Add0~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~0_combout\,
	datab => \Banco_Regis|registers~1210_combout\,
	datac => \ALU|somaSub[21]~42_combout\,
	datad => \ALU|Bnot|Add0~43_combout\,
	combout => \ALU|Add0~21_combout\);

-- Location: FF_X66_Y27_N1
\Banco_Regis|registers~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~64_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~380_q\);

-- Location: FF_X67_Y27_N29
\Banco_Regis|registers~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~64_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~348_q\);

-- Location: LCCOMB_X67_Y27_N28
\Banco_Regis|registers~1158\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1158_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~380_q\)) # (!\PC|DOUT[2]~_Duplicate_1_q\ & ((\Banco_Regis|registers~348_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~380_q\,
	datab => \PC|DOUT[2]~_Duplicate_1_q\,
	datac => \Banco_Regis|registers~348_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \Banco_Regis|registers~1158_combout\);

-- Location: LCCOMB_X66_Y27_N4
\Banco_Regis|registers~1159\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1159_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~1158_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~60_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datab => \Banco_Regis|registers~1158_combout\,
	datad => \Banco_Regis|registers~60_q\,
	combout => \Banco_Regis|registers~1159_combout\);

-- Location: LCCOMB_X62_Y27_N24
\Mem_dados|Memoria~508feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~508feeder_combout\ = \Banco_Regis|registers~1159_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1159_combout\,
	combout => \Mem_dados|Memoria~508feeder_combout\);

-- Location: FF_X62_Y27_N25
\Mem_dados|Memoria~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~508feeder_combout\,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~508_q\);

-- Location: FF_X63_Y27_N31
\Mem_dados|Memoria~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1159_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~444_q\);

-- Location: LCCOMB_X63_Y27_N30
\Mem_dados|Memoria~1519\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1519_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~508_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~444_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~508_q\,
	datac => \Mem_dados|Memoria~444_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1519_combout\);

-- Location: LCCOMB_X62_Y29_N28
\Mem_dados|Memoria~540feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~540feeder_combout\ = \Banco_Regis|registers~1159_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1159_combout\,
	combout => \Mem_dados|Memoria~540feeder_combout\);

-- Location: FF_X62_Y29_N29
\Mem_dados|Memoria~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~540feeder_combout\,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~540_q\);

-- Location: FF_X63_Y27_N17
\Mem_dados|Memoria~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1159_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~476_q\);

-- Location: LCCOMB_X63_Y27_N16
\Mem_dados|Memoria~1520\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1520_combout\ = (\Mem_dados|Memoria~1519_combout\ & ((\Mem_dados|Memoria~540_q\) # ((!\ALU|Add0~2_combout\)))) # (!\Mem_dados|Memoria~1519_combout\ & (((\Mem_dados|Memoria~476_q\ & \ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1519_combout\,
	datab => \Mem_dados|Memoria~540_q\,
	datac => \Mem_dados|Memoria~476_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1520_combout\);

-- Location: LCCOMB_X73_Y27_N22
\Mem_dados|Memoria~412feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~412feeder_combout\ = \Banco_Regis|registers~1159_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1159_combout\,
	combout => \Mem_dados|Memoria~412feeder_combout\);

-- Location: FF_X73_Y27_N23
\Mem_dados|Memoria~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~412feeder_combout\,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~412_q\);

-- Location: FF_X74_Y27_N7
\Mem_dados|Memoria~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1159_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~380_q\);

-- Location: LCCOMB_X74_Y27_N4
\Mem_dados|Memoria~348feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~348feeder_combout\ = \Banco_Regis|registers~1159_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1159_combout\,
	combout => \Mem_dados|Memoria~348feeder_combout\);

-- Location: FF_X74_Y27_N5
\Mem_dados|Memoria~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~348feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~348_q\);

-- Location: FF_X73_Y27_N9
\Mem_dados|Memoria~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1159_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~316_q\);

-- Location: LCCOMB_X73_Y27_N8
\Mem_dados|Memoria~1512\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1512_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~348_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~316_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~348_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~316_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1512_combout\);

-- Location: LCCOMB_X74_Y27_N6
\Mem_dados|Memoria~1513\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1513_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1512_combout\ & (\Mem_dados|Memoria~412_q\)) # (!\Mem_dados|Memoria~1512_combout\ & ((\Mem_dados|Memoria~380_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1512_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~412_q\,
	datac => \Mem_dados|Memoria~380_q\,
	datad => \Mem_dados|Memoria~1512_combout\,
	combout => \Mem_dados|Memoria~1513_combout\);

-- Location: LCCOMB_X75_Y30_N12
\Mem_dados|Memoria~124feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~124feeder_combout\ = \Banco_Regis|registers~1159_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1159_combout\,
	combout => \Mem_dados|Memoria~124feeder_combout\);

-- Location: FF_X75_Y30_N13
\Mem_dados|Memoria~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~124feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~124_q\);

-- Location: FF_X74_Y30_N31
\Mem_dados|Memoria~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1159_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~156_q\);

-- Location: LCCOMB_X74_Y32_N12
\Mem_dados|Memoria~92feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~92feeder_combout\ = \Banco_Regis|registers~1159_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1159_combout\,
	combout => \Mem_dados|Memoria~92feeder_combout\);

-- Location: FF_X74_Y32_N13
\Mem_dados|Memoria~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~92feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~92_q\);

-- Location: FF_X74_Y30_N21
\Mem_dados|Memoria~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1159_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~60_q\);

-- Location: LCCOMB_X74_Y30_N20
\Mem_dados|Memoria~1516\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1516_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~92_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~60_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~92_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~60_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1516_combout\);

-- Location: LCCOMB_X74_Y30_N30
\Mem_dados|Memoria~1517\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1517_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1516_combout\ & ((\Mem_dados|Memoria~156_q\))) # (!\Mem_dados|Memoria~1516_combout\ & (\Mem_dados|Memoria~124_q\)))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1516_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~124_q\,
	datac => \Mem_dados|Memoria~156_q\,
	datad => \Mem_dados|Memoria~1516_combout\,
	combout => \Mem_dados|Memoria~1517_combout\);

-- Location: LCCOMB_X61_Y28_N30
\Mem_dados|Memoria~220feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~220feeder_combout\ = \Banco_Regis|registers~1159_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1159_combout\,
	combout => \Mem_dados|Memoria~220feeder_combout\);

-- Location: FF_X61_Y28_N31
\Mem_dados|Memoria~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~220feeder_combout\,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~220_q\);

-- Location: FF_X61_Y27_N19
\Mem_dados|Memoria~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1159_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~284_q\);

-- Location: FF_X61_Y27_N5
\Mem_dados|Memoria~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1159_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~188_q\);

-- Location: LCCOMB_X62_Y27_N26
\Mem_dados|Memoria~252feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~252feeder_combout\ = \Banco_Regis|registers~1159_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1159_combout\,
	combout => \Mem_dados|Memoria~252feeder_combout\);

-- Location: FF_X62_Y27_N27
\Mem_dados|Memoria~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~252feeder_combout\,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~252_q\);

-- Location: LCCOMB_X61_Y27_N4
\Mem_dados|Memoria~1514\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1514_combout\ = (\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\) # ((\Mem_dados|Memoria~252_q\)))) # (!\ALU|Add0~3_combout\ & (!\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~188_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~188_q\,
	datad => \Mem_dados|Memoria~252_q\,
	combout => \Mem_dados|Memoria~1514_combout\);

-- Location: LCCOMB_X61_Y27_N18
\Mem_dados|Memoria~1515\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1515_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1514_combout\ & ((\Mem_dados|Memoria~284_q\))) # (!\Mem_dados|Memoria~1514_combout\ & (\Mem_dados|Memoria~220_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~220_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~284_q\,
	datad => \Mem_dados|Memoria~1514_combout\,
	combout => \Mem_dados|Memoria~1515_combout\);

-- Location: LCCOMB_X67_Y27_N24
\Mem_dados|Memoria~1518\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1518_combout\ = (\ALU|Add0~4_combout\ & ((\ALU|Add0~5_combout\) # ((\Mem_dados|Memoria~1515_combout\)))) # (!\ALU|Add0~4_combout\ & (!\ALU|Add0~5_combout\ & (\Mem_dados|Memoria~1517_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~1517_combout\,
	datad => \Mem_dados|Memoria~1515_combout\,
	combout => \Mem_dados|Memoria~1518_combout\);

-- Location: LCCOMB_X67_Y27_N14
\Mem_dados|Memoria~1521\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1521_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1518_combout\ & (\Mem_dados|Memoria~1520_combout\)) # (!\Mem_dados|Memoria~1518_combout\ & ((\Mem_dados|Memoria~1513_combout\))))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1518_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1520_combout\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~1513_combout\,
	datad => \Mem_dados|Memoria~1518_combout\,
	combout => \Mem_dados|Memoria~1521_combout\);

-- Location: LCCOMB_X66_Y26_N30
\Mem_dados|Memoria~1052feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1052feeder_combout\ = \Banco_Regis|registers~1159_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1159_combout\,
	combout => \Mem_dados|Memoria~1052feeder_combout\);

-- Location: FF_X66_Y26_N31
\Mem_dados|Memoria~1052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~1052feeder_combout\,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1052_q\);

-- Location: LCCOMB_X68_Y25_N28
\Mem_dados|Memoria~796feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~796feeder_combout\ = \Banco_Regis|registers~1159_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1159_combout\,
	combout => \Mem_dados|Memoria~796feeder_combout\);

-- Location: FF_X68_Y25_N29
\Mem_dados|Memoria~796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~796feeder_combout\,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~796_q\);

-- Location: FF_X68_Y25_N19
\Mem_dados|Memoria~668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1159_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~668_q\);

-- Location: LCCOMB_X68_Y25_N18
\Mem_dados|Memoria~1509\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1509_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~796_q\) # ((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & (((\Mem_dados|Memoria~668_q\ & !\ALU|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~796_q\,
	datac => \Mem_dados|Memoria~668_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1509_combout\);

-- Location: FF_X67_Y25_N29
\Mem_dados|Memoria~924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1159_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~924_q\);

-- Location: LCCOMB_X67_Y25_N28
\Mem_dados|Memoria~1510\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1510_combout\ = (\Mem_dados|Memoria~1509_combout\ & ((\Mem_dados|Memoria~1052_q\) # ((!\ALU|Add0~5_combout\)))) # (!\Mem_dados|Memoria~1509_combout\ & (((\Mem_dados|Memoria~924_q\ & \ALU|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1052_q\,
	datab => \Mem_dados|Memoria~1509_combout\,
	datac => \Mem_dados|Memoria~924_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1510_combout\);

-- Location: FF_X73_Y29_N7
\Mem_dados|Memoria~1020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1159_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1020_q\);

-- Location: FF_X74_Y29_N13
\Mem_dados|Memoria~764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1159_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~764_q\);

-- Location: LCCOMB_X74_Y29_N22
\Mem_dados|Memoria~892feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~892feeder_combout\ = \Banco_Regis|registers~1159_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1159_combout\,
	combout => \Mem_dados|Memoria~892feeder_combout\);

-- Location: FF_X74_Y29_N23
\Mem_dados|Memoria~892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~892feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~892_q\);

-- Location: FF_X73_Y29_N29
\Mem_dados|Memoria~636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1159_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~636_q\);

-- Location: LCCOMB_X73_Y29_N28
\Mem_dados|Memoria~1502\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1502_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~892_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~636_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~892_q\,
	datac => \Mem_dados|Memoria~636_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1502_combout\);

-- Location: LCCOMB_X74_Y29_N12
\Mem_dados|Memoria~1503\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1503_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1502_combout\ & (\Mem_dados|Memoria~1020_q\)) # (!\Mem_dados|Memoria~1502_combout\ & ((\Mem_dados|Memoria~764_q\))))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1502_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1020_q\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~764_q\,
	datad => \Mem_dados|Memoria~1502_combout\,
	combout => \Mem_dados|Memoria~1503_combout\);

-- Location: FF_X68_Y34_N11
\Mem_dados|Memoria~572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1159_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~572_q\);

-- Location: LCCOMB_X69_Y34_N28
\Mem_dados|Memoria~828feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~828feeder_combout\ = \Banco_Regis|registers~1159_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1159_combout\,
	combout => \Mem_dados|Memoria~828feeder_combout\);

-- Location: FF_X69_Y34_N29
\Mem_dados|Memoria~828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~828feeder_combout\,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~828_q\);

-- Location: LCCOMB_X68_Y34_N10
\Mem_dados|Memoria~1506\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1506_combout\ = (\ALU|Add0~4_combout\ & (\ALU|Add0~5_combout\)) # (!\ALU|Add0~4_combout\ & ((\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~828_q\))) # (!\ALU|Add0~5_combout\ & (\Mem_dados|Memoria~572_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~572_q\,
	datad => \Mem_dados|Memoria~828_q\,
	combout => \Mem_dados|Memoria~1506_combout\);

-- Location: LCCOMB_X69_Y33_N0
\Mem_dados|Memoria~700feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~700feeder_combout\ = \Banco_Regis|registers~1159_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1159_combout\,
	combout => \Mem_dados|Memoria~700feeder_combout\);

-- Location: FF_X69_Y33_N1
\Mem_dados|Memoria~700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~700feeder_combout\,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~700_q\);

-- Location: FF_X68_Y34_N29
\Mem_dados|Memoria~956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1159_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~956_q\);

-- Location: LCCOMB_X68_Y34_N28
\Mem_dados|Memoria~1507\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1507_combout\ = (\Mem_dados|Memoria~1506_combout\ & (((\Mem_dados|Memoria~956_q\) # (!\ALU|Add0~4_combout\)))) # (!\Mem_dados|Memoria~1506_combout\ & (\Mem_dados|Memoria~700_q\ & ((\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1506_combout\,
	datab => \Mem_dados|Memoria~700_q\,
	datac => \Mem_dados|Memoria~956_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1507_combout\);

-- Location: LCCOMB_X63_Y28_N6
\Mem_dados|Memoria~860feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~860feeder_combout\ = \Banco_Regis|registers~1159_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1159_combout\,
	combout => \Mem_dados|Memoria~860feeder_combout\);

-- Location: FF_X63_Y28_N7
\Mem_dados|Memoria~860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~860feeder_combout\,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~860_q\);

-- Location: LCCOMB_X62_Y29_N22
\Mem_dados|Memoria~732feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~732feeder_combout\ = \Banco_Regis|registers~1159_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1159_combout\,
	combout => \Mem_dados|Memoria~732feeder_combout\);

-- Location: FF_X62_Y29_N23
\Mem_dados|Memoria~732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~732feeder_combout\,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~732_q\);

-- Location: FF_X63_Y29_N5
\Mem_dados|Memoria~604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1159_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~604_q\);

-- Location: LCCOMB_X63_Y29_N4
\Mem_dados|Memoria~1504\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1504_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~732_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~604_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~732_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~604_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1504_combout\);

-- Location: FF_X63_Y29_N7
\Mem_dados|Memoria~988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1159_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~988_q\);

-- Location: LCCOMB_X63_Y29_N6
\Mem_dados|Memoria~1505\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1505_combout\ = (\Mem_dados|Memoria~1504_combout\ & (((\Mem_dados|Memoria~988_q\) # (!\ALU|Add0~5_combout\)))) # (!\Mem_dados|Memoria~1504_combout\ & (\Mem_dados|Memoria~860_q\ & ((\ALU|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~860_q\,
	datab => \Mem_dados|Memoria~1504_combout\,
	datac => \Mem_dados|Memoria~988_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1505_combout\);

-- Location: LCCOMB_X67_Y27_N6
\Mem_dados|Memoria~1508\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1508_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\) # (\Mem_dados|Memoria~1505_combout\)))) # (!\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~1507_combout\ & (!\ALU|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~1507_combout\,
	datac => \ALU|Add0~3_combout\,
	datad => \Mem_dados|Memoria~1505_combout\,
	combout => \Mem_dados|Memoria~1508_combout\);

-- Location: LCCOMB_X67_Y27_N4
\Mem_dados|Memoria~1511\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1511_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1508_combout\ & (\Mem_dados|Memoria~1510_combout\)) # (!\Mem_dados|Memoria~1508_combout\ & ((\Mem_dados|Memoria~1503_combout\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1508_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~1510_combout\,
	datac => \Mem_dados|Memoria~1503_combout\,
	datad => \Mem_dados|Memoria~1508_combout\,
	combout => \Mem_dados|Memoria~1511_combout\);

-- Location: LCCOMB_X67_Y27_N2
\muxDepoisULA|X[22]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[22]~63_combout\ = (\mux_ULAMem~input_o\ & (\muxDepoisULA|X[0]~16_combout\ & (\Mem_dados|Memoria~1511_combout\))) # (!\mux_ULAMem~input_o\ & ((\ALU|Add0~22_combout\) # ((\muxDepoisULA|X[0]~16_combout\ & \Mem_dados|Memoria~1511_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ULAMem~input_o\,
	datab => \muxDepoisULA|X[0]~16_combout\,
	datac => \Mem_dados|Memoria~1511_combout\,
	datad => \ALU|Add0~22_combout\,
	combout => \muxDepoisULA|X[22]~63_combout\);

-- Location: LCCOMB_X67_Y27_N8
\muxDepoisULA|X[22]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[22]~64_combout\ = (\muxDepoisULA|X[22]~63_combout\) # ((\muxDepoisULA|X[0]~18_combout\ & \Mem_dados|Memoria~1521_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxDepoisULA|X[0]~18_combout\,
	datac => \Mem_dados|Memoria~1521_combout\,
	datad => \muxDepoisULA|X[22]~63_combout\,
	combout => \muxDepoisULA|X[22]~64_combout\);

-- Location: FF_X67_Y27_N27
\Banco_Regis|registers~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~64_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~60_q\);

-- Location: LCCOMB_X67_Y27_N18
\muxAntesULA|X[22]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[22]~62_combout\ = (!\mux_RtIm~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1158_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~60_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_RtIm~input_o\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \Banco_Regis|registers~60_q\,
	datad => \Banco_Regis|registers~1158_combout\,
	combout => \muxAntesULA|X[22]~62_combout\);

-- Location: LCCOMB_X67_Y30_N12
\ALU|Bnot|Add0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~45_combout\ = (\ALU|Bnot|Add0~44\ & ((\muxAntesULA|X[22]~62_combout\ $ (\UC_ULA|Equal0~0_combout\)))) # (!\ALU|Bnot|Add0~44\ & (\muxAntesULA|X[22]~62_combout\ $ (\UC_ULA|Equal0~0_combout\ $ (VCC))))
-- \ALU|Bnot|Add0~46\ = CARRY((!\ALU|Bnot|Add0~44\ & (\muxAntesULA|X[22]~62_combout\ $ (\UC_ULA|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxAntesULA|X[22]~62_combout\,
	datab => \UC_ULA|Equal0~0_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~44\,
	combout => \ALU|Bnot|Add0~45_combout\,
	cout => \ALU|Bnot|Add0~46\);

-- Location: LCCOMB_X67_Y27_N26
\Banco_Regis|registers~1211\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1211_combout\ = (\Banco_Regis|registers~60_q\ & ((\PC|DOUT[3]~_Duplicate_1_q\) # ((\PC|DOUT[4]~_Duplicate_1_q\) # (\PC|DOUT[5]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[3]~_Duplicate_1_q\,
	datab => \PC|DOUT[4]~_Duplicate_1_q\,
	datac => \Banco_Regis|registers~60_q\,
	datad => \PC|DOUT[5]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1211_combout\);

-- Location: LCCOMB_X68_Y30_N12
\ALU|somaSub[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[22]~44_combout\ = ((\ALU|Bnot|Add0~45_combout\ $ (\Banco_Regis|registers~1211_combout\ $ (!\ALU|somaSub[21]~43\)))) # (GND)
-- \ALU|somaSub[22]~45\ = CARRY((\ALU|Bnot|Add0~45_combout\ & ((\Banco_Regis|registers~1211_combout\) # (!\ALU|somaSub[21]~43\))) # (!\ALU|Bnot|Add0~45_combout\ & (\Banco_Regis|registers~1211_combout\ & !\ALU|somaSub[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~45_combout\,
	datab => \Banco_Regis|registers~1211_combout\,
	datad => VCC,
	cin => \ALU|somaSub[21]~43\,
	combout => \ALU|somaSub[22]~44_combout\,
	cout => \ALU|somaSub[22]~45\);

-- Location: LCCOMB_X67_Y27_N12
\ALU|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~22_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[22]~44_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\ALU|Bnot|Add0~45_combout\ & (\Banco_Regis|registers~1211_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~45_combout\,
	datab => \Banco_Regis|registers~1211_combout\,
	datac => \ALU|somaSub[22]~44_combout\,
	datad => \UC_ULA|ULActrl[1]~0_combout\,
	combout => \ALU|Add0~22_combout\);

-- Location: FF_X66_Y27_N31
\Banco_Regis|registers~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~66_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~349_q\);

-- Location: FF_X66_Y27_N3
\Banco_Regis|registers~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~66_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~381_q\);

-- Location: LCCOMB_X66_Y27_N2
\Banco_Regis|registers~1160\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1160_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\PC|DOUT[2]~_Duplicate_1_q\ & ((\Banco_Regis|registers~381_q\))) # (!\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~349_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~349_q\,
	datab => \PC|DOUT[2]~_Duplicate_1_q\,
	datac => \Banco_Regis|registers~381_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \Banco_Regis|registers~1160_combout\);

-- Location: LCCOMB_X66_Y27_N14
\Banco_Regis|registers~1161\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1161_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1160_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~61_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~61_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datad => \Banco_Regis|registers~1160_combout\,
	combout => \Banco_Regis|registers~1161_combout\);

-- Location: FF_X70_Y27_N5
\Mem_dados|Memoria~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1161_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~541_q\);

-- Location: FF_X62_Y27_N29
\Mem_dados|Memoria~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1161_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~509_q\);

-- Location: LCCOMB_X63_Y27_N28
\Mem_dados|Memoria~477feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~477feeder_combout\ = \Banco_Regis|registers~1161_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1161_combout\,
	combout => \Mem_dados|Memoria~477feeder_combout\);

-- Location: FF_X63_Y27_N29
\Mem_dados|Memoria~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~477feeder_combout\,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~477_q\);

-- Location: FF_X63_Y27_N27
\Mem_dados|Memoria~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1161_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~445_q\);

-- Location: LCCOMB_X63_Y27_N26
\Mem_dados|Memoria~1539\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1539_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~477_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~445_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~477_q\,
	datac => \Mem_dados|Memoria~445_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1539_combout\);

-- Location: LCCOMB_X62_Y27_N28
\Mem_dados|Memoria~1540\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1540_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1539_combout\ & (\Mem_dados|Memoria~541_q\)) # (!\Mem_dados|Memoria~1539_combout\ & ((\Mem_dados|Memoria~509_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1539_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~541_q\,
	datac => \Mem_dados|Memoria~509_q\,
	datad => \Mem_dados|Memoria~1539_combout\,
	combout => \Mem_dados|Memoria~1540_combout\);

-- Location: LCCOMB_X61_Y27_N6
\Mem_dados|Memoria~285feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~285feeder_combout\ = \Banco_Regis|registers~1161_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1161_combout\,
	combout => \Mem_dados|Memoria~285feeder_combout\);

-- Location: FF_X61_Y27_N7
\Mem_dados|Memoria~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~285feeder_combout\,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~285_q\);

-- Location: FF_X62_Y27_N31
\Mem_dados|Memoria~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1161_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~253_q\);

-- Location: FF_X61_Y27_N29
\Mem_dados|Memoria~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1161_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~189_q\);

-- Location: LCCOMB_X61_Y28_N28
\Mem_dados|Memoria~221feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~221feeder_combout\ = \Banco_Regis|registers~1161_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1161_combout\,
	combout => \Mem_dados|Memoria~221feeder_combout\);

-- Location: FF_X61_Y28_N29
\Mem_dados|Memoria~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~221feeder_combout\,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~221_q\);

-- Location: LCCOMB_X61_Y27_N28
\Mem_dados|Memoria~1532\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1532_combout\ = (\ALU|Add0~3_combout\ & (\ALU|Add0~2_combout\)) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~221_q\))) # (!\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~189_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~189_q\,
	datad => \Mem_dados|Memoria~221_q\,
	combout => \Mem_dados|Memoria~1532_combout\);

-- Location: LCCOMB_X62_Y27_N30
\Mem_dados|Memoria~1533\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1533_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1532_combout\ & (\Mem_dados|Memoria~285_q\)) # (!\Mem_dados|Memoria~1532_combout\ & ((\Mem_dados|Memoria~253_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1532_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~285_q\,
	datac => \Mem_dados|Memoria~253_q\,
	datad => \Mem_dados|Memoria~1532_combout\,
	combout => \Mem_dados|Memoria~1533_combout\);

-- Location: LCCOMB_X74_Y32_N22
\Mem_dados|Memoria~93feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~93feeder_combout\ = \Banco_Regis|registers~1161_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1161_combout\,
	combout => \Mem_dados|Memoria~93feeder_combout\);

-- Location: FF_X74_Y32_N23
\Mem_dados|Memoria~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~93feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~93_q\);

-- Location: FF_X74_Y30_N15
\Mem_dados|Memoria~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1161_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~157_q\);

-- Location: LCCOMB_X75_Y30_N6
\Mem_dados|Memoria~125feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~125feeder_combout\ = \Banco_Regis|registers~1161_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1161_combout\,
	combout => \Mem_dados|Memoria~125feeder_combout\);

-- Location: FF_X75_Y30_N7
\Mem_dados|Memoria~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~125feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~125_q\);

-- Location: FF_X74_Y30_N13
\Mem_dados|Memoria~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1161_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~61_q\);

-- Location: LCCOMB_X74_Y30_N12
\Mem_dados|Memoria~1536\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1536_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~125_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~61_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~125_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~61_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1536_combout\);

-- Location: LCCOMB_X74_Y30_N14
\Mem_dados|Memoria~1537\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1537_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1536_combout\ & ((\Mem_dados|Memoria~157_q\))) # (!\Mem_dados|Memoria~1536_combout\ & (\Mem_dados|Memoria~93_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1536_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~93_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~157_q\,
	datad => \Mem_dados|Memoria~1536_combout\,
	combout => \Mem_dados|Memoria~1537_combout\);

-- Location: LCCOMB_X72_Y26_N30
\Mem_dados|Memoria~349feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~349feeder_combout\ = \Banco_Regis|registers~1161_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1161_combout\,
	combout => \Mem_dados|Memoria~349feeder_combout\);

-- Location: FF_X72_Y26_N31
\Mem_dados|Memoria~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~349feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~349_q\);

-- Location: FF_X72_Y27_N29
\Mem_dados|Memoria~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1161_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~413_q\);

-- Location: LCCOMB_X72_Y26_N8
\Mem_dados|Memoria~381feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~381feeder_combout\ = \Banco_Regis|registers~1161_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1161_combout\,
	combout => \Mem_dados|Memoria~381feeder_combout\);

-- Location: FF_X72_Y26_N9
\Mem_dados|Memoria~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~381feeder_combout\,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~381_q\);

-- Location: FF_X72_Y27_N19
\Mem_dados|Memoria~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1161_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~317_q\);

-- Location: LCCOMB_X72_Y27_N18
\Mem_dados|Memoria~1534\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1534_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~381_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~317_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~381_q\,
	datac => \Mem_dados|Memoria~317_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1534_combout\);

-- Location: LCCOMB_X72_Y27_N28
\Mem_dados|Memoria~1535\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1535_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1534_combout\ & ((\Mem_dados|Memoria~413_q\))) # (!\Mem_dados|Memoria~1534_combout\ & (\Mem_dados|Memoria~349_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1534_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~349_q\,
	datac => \Mem_dados|Memoria~413_q\,
	datad => \Mem_dados|Memoria~1534_combout\,
	combout => \Mem_dados|Memoria~1535_combout\);

-- Location: LCCOMB_X68_Y26_N24
\Mem_dados|Memoria~1538\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1538_combout\ = (\ALU|Add0~4_combout\ & (\ALU|Add0~5_combout\)) # (!\ALU|Add0~4_combout\ & ((\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1535_combout\))) # (!\ALU|Add0~5_combout\ & (\Mem_dados|Memoria~1537_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~1537_combout\,
	datad => \Mem_dados|Memoria~1535_combout\,
	combout => \Mem_dados|Memoria~1538_combout\);

-- Location: LCCOMB_X68_Y26_N2
\Mem_dados|Memoria~1541\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1541_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1538_combout\ & (\Mem_dados|Memoria~1540_combout\)) # (!\Mem_dados|Memoria~1538_combout\ & ((\Mem_dados|Memoria~1533_combout\))))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1538_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~1540_combout\,
	datac => \Mem_dados|Memoria~1533_combout\,
	datad => \Mem_dados|Memoria~1538_combout\,
	combout => \Mem_dados|Memoria~1541_combout\);

-- Location: LCCOMB_X67_Y25_N10
\Mem_dados|Memoria~925feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~925feeder_combout\ = \Banco_Regis|registers~1161_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1161_combout\,
	combout => \Mem_dados|Memoria~925feeder_combout\);

-- Location: FF_X67_Y25_N11
\Mem_dados|Memoria~925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~925feeder_combout\,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~925_q\);

-- Location: FF_X68_Y25_N7
\Mem_dados|Memoria~669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1161_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~669_q\);

-- Location: LCCOMB_X68_Y25_N6
\Mem_dados|Memoria~1529\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1529_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~925_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~669_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~925_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~669_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1529_combout\);

-- Location: LCCOMB_X67_Y25_N24
\Mem_dados|Memoria~1053feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1053feeder_combout\ = \Banco_Regis|registers~1161_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1161_combout\,
	combout => \Mem_dados|Memoria~1053feeder_combout\);

-- Location: FF_X67_Y25_N25
\Mem_dados|Memoria~1053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~1053feeder_combout\,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1053_q\);

-- Location: FF_X68_Y25_N21
\Mem_dados|Memoria~797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1161_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~797_q\);

-- Location: LCCOMB_X68_Y25_N20
\Mem_dados|Memoria~1530\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1530_combout\ = (\Mem_dados|Memoria~1529_combout\ & ((\Mem_dados|Memoria~1053_q\) # ((!\ALU|Add0~4_combout\)))) # (!\Mem_dados|Memoria~1529_combout\ & (((\Mem_dados|Memoria~797_q\ & \ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1529_combout\,
	datab => \Mem_dados|Memoria~1053_q\,
	datac => \Mem_dados|Memoria~797_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1530_combout\);

-- Location: LCCOMB_X62_Y29_N14
\Mem_dados|Memoria~733feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~733feeder_combout\ = \Banco_Regis|registers~1161_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1161_combout\,
	combout => \Mem_dados|Memoria~733feeder_combout\);

-- Location: FF_X62_Y29_N15
\Mem_dados|Memoria~733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~733feeder_combout\,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~733_q\);

-- Location: LCCOMB_X63_Y25_N20
\Mem_dados|Memoria~861feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~861feeder_combout\ = \Banco_Regis|registers~1161_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1161_combout\,
	combout => \Mem_dados|Memoria~861feeder_combout\);

-- Location: FF_X63_Y25_N21
\Mem_dados|Memoria~861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~861feeder_combout\,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~861_q\);

-- Location: FF_X63_Y29_N9
\Mem_dados|Memoria~605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1161_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~605_q\);

-- Location: LCCOMB_X63_Y29_N8
\Mem_dados|Memoria~1522\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1522_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~861_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~605_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~861_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~605_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1522_combout\);

-- Location: FF_X63_Y29_N19
\Mem_dados|Memoria~989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1161_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~989_q\);

-- Location: LCCOMB_X63_Y29_N18
\Mem_dados|Memoria~1523\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1523_combout\ = (\Mem_dados|Memoria~1522_combout\ & (((\Mem_dados|Memoria~989_q\) # (!\ALU|Add0~4_combout\)))) # (!\Mem_dados|Memoria~1522_combout\ & (\Mem_dados|Memoria~733_q\ & ((\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~733_q\,
	datab => \Mem_dados|Memoria~1522_combout\,
	datac => \Mem_dados|Memoria~989_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1523_combout\);

-- Location: LCCOMB_X69_Y34_N10
\Mem_dados|Memoria~829feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~829feeder_combout\ = \Banco_Regis|registers~1161_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1161_combout\,
	combout => \Mem_dados|Memoria~829feeder_combout\);

-- Location: FF_X69_Y34_N11
\Mem_dados|Memoria~829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~829feeder_combout\,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~829_q\);

-- Location: FF_X69_Y34_N9
\Mem_dados|Memoria~957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1161_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~957_q\);

-- Location: LCCOMB_X70_Y34_N30
\Mem_dados|Memoria~701feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~701feeder_combout\ = \Banco_Regis|registers~1161_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1161_combout\,
	combout => \Mem_dados|Memoria~701feeder_combout\);

-- Location: FF_X70_Y34_N31
\Mem_dados|Memoria~701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~701feeder_combout\,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~701_q\);

-- Location: FF_X68_Y34_N23
\Mem_dados|Memoria~573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1161_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~573_q\);

-- Location: LCCOMB_X68_Y34_N22
\Mem_dados|Memoria~1526\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1526_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~701_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~573_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~701_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~573_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1526_combout\);

-- Location: LCCOMB_X69_Y34_N8
\Mem_dados|Memoria~1527\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1527_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1526_combout\ & ((\Mem_dados|Memoria~957_q\))) # (!\Mem_dados|Memoria~1526_combout\ & (\Mem_dados|Memoria~829_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1526_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~829_q\,
	datac => \Mem_dados|Memoria~957_q\,
	datad => \Mem_dados|Memoria~1526_combout\,
	combout => \Mem_dados|Memoria~1527_combout\);

-- Location: LCCOMB_X75_Y29_N6
\Mem_dados|Memoria~893feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~893feeder_combout\ = \Banco_Regis|registers~1161_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1161_combout\,
	combout => \Mem_dados|Memoria~893feeder_combout\);

-- Location: FF_X75_Y29_N7
\Mem_dados|Memoria~893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~893feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~893_q\);

-- Location: FF_X70_Y29_N9
\Mem_dados|Memoria~1021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1161_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1021_q\);

-- Location: LCCOMB_X75_Y29_N12
\Mem_dados|Memoria~765feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~765feeder_combout\ = \Banco_Regis|registers~1161_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1161_combout\,
	combout => \Mem_dados|Memoria~765feeder_combout\);

-- Location: FF_X75_Y29_N13
\Mem_dados|Memoria~765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~765feeder_combout\,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~765_q\);

-- Location: FF_X70_Y29_N7
\Mem_dados|Memoria~637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1161_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~637_q\);

-- Location: LCCOMB_X70_Y29_N6
\Mem_dados|Memoria~1524\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1524_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~765_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~637_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~765_q\,
	datac => \Mem_dados|Memoria~637_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1524_combout\);

-- Location: LCCOMB_X70_Y29_N8
\Mem_dados|Memoria~1525\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1525_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1524_combout\ & ((\Mem_dados|Memoria~1021_q\))) # (!\Mem_dados|Memoria~1524_combout\ & (\Mem_dados|Memoria~893_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1524_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~893_q\,
	datac => \Mem_dados|Memoria~1021_q\,
	datad => \Mem_dados|Memoria~1524_combout\,
	combout => \Mem_dados|Memoria~1525_combout\);

-- Location: LCCOMB_X70_Y29_N2
\Mem_dados|Memoria~1528\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1528_combout\ = (\ALU|Add0~3_combout\ & (((\Mem_dados|Memoria~1525_combout\) # (\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~1527_combout\ & ((!\ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1527_combout\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~1525_combout\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1528_combout\);

-- Location: LCCOMB_X67_Y27_N22
\Mem_dados|Memoria~1531\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1531_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1528_combout\ & (\Mem_dados|Memoria~1530_combout\)) # (!\Mem_dados|Memoria~1528_combout\ & ((\Mem_dados|Memoria~1523_combout\))))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1528_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~1530_combout\,
	datac => \Mem_dados|Memoria~1523_combout\,
	datad => \Mem_dados|Memoria~1528_combout\,
	combout => \Mem_dados|Memoria~1531_combout\);

-- Location: LCCOMB_X67_Y27_N0
\muxDepoisULA|X[23]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[23]~65_combout\ = (\mux_ULAMem~input_o\ & (\muxDepoisULA|X[0]~16_combout\ & (\Mem_dados|Memoria~1531_combout\))) # (!\mux_ULAMem~input_o\ & ((\ALU|Add0~23_combout\) # ((\muxDepoisULA|X[0]~16_combout\ & \Mem_dados|Memoria~1531_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ULAMem~input_o\,
	datab => \muxDepoisULA|X[0]~16_combout\,
	datac => \Mem_dados|Memoria~1531_combout\,
	datad => \ALU|Add0~23_combout\,
	combout => \muxDepoisULA|X[23]~65_combout\);

-- Location: LCCOMB_X67_Y27_N10
\muxDepoisULA|X[23]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[23]~66_combout\ = (\muxDepoisULA|X[23]~65_combout\) # ((\muxDepoisULA|X[0]~18_combout\ & \Mem_dados|Memoria~1541_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxDepoisULA|X[0]~18_combout\,
	datac => \Mem_dados|Memoria~1541_combout\,
	datad => \muxDepoisULA|X[23]~65_combout\,
	combout => \muxDepoisULA|X[23]~66_combout\);

-- Location: FF_X67_Y27_N31
\Banco_Regis|registers~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~66_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~61_q\);

-- Location: LCCOMB_X67_Y27_N30
\Banco_Regis|registers~1212\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1212_combout\ = (\Banco_Regis|registers~61_q\ & ((\PC|DOUT[3]~_Duplicate_1_q\) # ((\PC|DOUT[4]~_Duplicate_1_q\) # (\PC|DOUT[5]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[3]~_Duplicate_1_q\,
	datab => \PC|DOUT[4]~_Duplicate_1_q\,
	datac => \Banco_Regis|registers~61_q\,
	datad => \PC|DOUT[5]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1212_combout\);

-- Location: LCCOMB_X66_Y30_N18
\muxAntesULA|X[23]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[23]~63_combout\ = (!\mux_RtIm~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1160_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~61_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datab => \mux_RtIm~input_o\,
	datac => \Banco_Regis|registers~61_q\,
	datad => \Banco_Regis|registers~1160_combout\,
	combout => \muxAntesULA|X[23]~63_combout\);

-- Location: LCCOMB_X67_Y30_N14
\ALU|Bnot|Add0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~47_combout\ = (\ALU|Bnot|Add0~46\ & (\UC_ULA|Equal0~0_combout\ $ ((!\muxAntesULA|X[23]~63_combout\)))) # (!\ALU|Bnot|Add0~46\ & ((\UC_ULA|Equal0~0_combout\ $ (\muxAntesULA|X[23]~63_combout\)) # (GND)))
-- \ALU|Bnot|Add0~48\ = CARRY((\UC_ULA|Equal0~0_combout\ $ (!\muxAntesULA|X[23]~63_combout\)) # (!\ALU|Bnot|Add0~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|Equal0~0_combout\,
	datab => \muxAntesULA|X[23]~63_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~46\,
	combout => \ALU|Bnot|Add0~47_combout\,
	cout => \ALU|Bnot|Add0~48\);

-- Location: LCCOMB_X68_Y30_N14
\ALU|somaSub[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[23]~46_combout\ = (\ALU|Bnot|Add0~47_combout\ & ((\Banco_Regis|registers~1212_combout\ & (\ALU|somaSub[22]~45\ & VCC)) # (!\Banco_Regis|registers~1212_combout\ & (!\ALU|somaSub[22]~45\)))) # (!\ALU|Bnot|Add0~47_combout\ & 
-- ((\Banco_Regis|registers~1212_combout\ & (!\ALU|somaSub[22]~45\)) # (!\Banco_Regis|registers~1212_combout\ & ((\ALU|somaSub[22]~45\) # (GND)))))
-- \ALU|somaSub[23]~47\ = CARRY((\ALU|Bnot|Add0~47_combout\ & (!\Banco_Regis|registers~1212_combout\ & !\ALU|somaSub[22]~45\)) # (!\ALU|Bnot|Add0~47_combout\ & ((!\ALU|somaSub[22]~45\) # (!\Banco_Regis|registers~1212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~47_combout\,
	datab => \Banco_Regis|registers~1212_combout\,
	datad => VCC,
	cin => \ALU|somaSub[22]~45\,
	combout => \ALU|somaSub[23]~46_combout\,
	cout => \ALU|somaSub[23]~47\);

-- Location: LCCOMB_X67_Y27_N20
\ALU|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~23_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[23]~46_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\Banco_Regis|registers~1212_combout\ & ((\ALU|Bnot|Add0~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1212_combout\,
	datab => \UC_ULA|ULActrl[1]~0_combout\,
	datac => \ALU|somaSub[23]~46_combout\,
	datad => \ALU|Bnot|Add0~47_combout\,
	combout => \ALU|Add0~23_combout\);

-- Location: FF_X67_Y30_N31
\Banco_Regis|registers~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[24]~71_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~382_q\);

-- Location: FF_X66_Y30_N23
\Banco_Regis|registers~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[24]~71_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~350_q\);

-- Location: LCCOMB_X66_Y30_N22
\Banco_Regis|registers~1162\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1162_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~382_q\)) # (!\PC|DOUT[2]~_Duplicate_1_q\ & ((\Banco_Regis|registers~350_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datab => \Banco_Regis|registers~382_q\,
	datac => \Banco_Regis|registers~350_q\,
	datad => \PC|DOUT[2]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1162_combout\);

-- Location: LCCOMB_X65_Y27_N22
\Banco_Regis|registers~1163\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1163_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~1162_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~62_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \Banco_Regis|registers~1162_combout\,
	datad => \Banco_Regis|registers~62_q\,
	combout => \Banco_Regis|registers~1163_combout\);

-- Location: LCCOMB_X67_Y25_N26
\Mem_dados|Memoria~926feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~926feeder_combout\ = \Banco_Regis|registers~1163_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1163_combout\,
	combout => \Mem_dados|Memoria~926feeder_combout\);

-- Location: FF_X67_Y25_N27
\Mem_dados|Memoria~926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~926feeder_combout\,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~926_q\);

-- Location: FF_X69_Y25_N7
\Mem_dados|Memoria~1054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1163_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1054_q\);

-- Location: LCCOMB_X70_Y25_N4
\Mem_dados|Memoria~798feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~798feeder_combout\ = \Banco_Regis|registers~1163_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1163_combout\,
	combout => \Mem_dados|Memoria~798feeder_combout\);

-- Location: FF_X70_Y25_N5
\Mem_dados|Memoria~798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~798feeder_combout\,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~798_q\);

-- Location: FF_X70_Y25_N7
\Mem_dados|Memoria~670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1163_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~670_q\);

-- Location: LCCOMB_X70_Y25_N6
\Mem_dados|Memoria~1544\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1544_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~798_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~670_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~798_q\,
	datac => \Mem_dados|Memoria~670_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1544_combout\);

-- Location: LCCOMB_X69_Y25_N6
\Mem_dados|Memoria~1545\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1545_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1544_combout\ & ((\Mem_dados|Memoria~1054_q\))) # (!\Mem_dados|Memoria~1544_combout\ & (\Mem_dados|Memoria~926_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1544_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~926_q\,
	datac => \Mem_dados|Memoria~1054_q\,
	datad => \Mem_dados|Memoria~1544_combout\,
	combout => \Mem_dados|Memoria~1545_combout\);

-- Location: LCCOMB_X74_Y29_N16
\Mem_dados|Memoria~766feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~766feeder_combout\ = \Banco_Regis|registers~1163_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1163_combout\,
	combout => \Mem_dados|Memoria~766feeder_combout\);

-- Location: FF_X74_Y29_N17
\Mem_dados|Memoria~766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~766feeder_combout\,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~766_q\);

-- Location: FF_X73_Y29_N31
\Mem_dados|Memoria~1022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1163_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1022_q\);

-- Location: LCCOMB_X74_Y29_N26
\Mem_dados|Memoria~894feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~894feeder_combout\ = \Banco_Regis|registers~1163_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1163_combout\,
	combout => \Mem_dados|Memoria~894feeder_combout\);

-- Location: FF_X74_Y29_N27
\Mem_dados|Memoria~894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~894feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~894_q\);

-- Location: FF_X73_Y29_N21
\Mem_dados|Memoria~638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1163_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~638_q\);

-- Location: LCCOMB_X73_Y29_N20
\Mem_dados|Memoria~1542\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1542_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~894_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~638_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~894_q\,
	datac => \Mem_dados|Memoria~638_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1542_combout\);

-- Location: LCCOMB_X73_Y29_N30
\Mem_dados|Memoria~1543\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1543_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1542_combout\ & ((\Mem_dados|Memoria~1022_q\))) # (!\Mem_dados|Memoria~1542_combout\ & (\Mem_dados|Memoria~766_q\)))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1542_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~766_q\,
	datac => \Mem_dados|Memoria~1022_q\,
	datad => \Mem_dados|Memoria~1542_combout\,
	combout => \Mem_dados|Memoria~1543_combout\);

-- Location: LCCOMB_X69_Y29_N18
\muxDepoisULA|X[24]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[24]~67_combout\ = (\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~1545_combout\)) # (!\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1543_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~1545_combout\,
	datad => \Mem_dados|Memoria~1543_combout\,
	combout => \muxDepoisULA|X[24]~67_combout\);

-- Location: FF_X69_Y29_N13
\Mem_dados|Memoria~574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1163_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~574_q\);

-- Location: LCCOMB_X70_Y33_N24
\Mem_dados|Memoria~830feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~830feeder_combout\ = \Banco_Regis|registers~1163_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1163_combout\,
	combout => \Mem_dados|Memoria~830feeder_combout\);

-- Location: FF_X70_Y33_N25
\Mem_dados|Memoria~830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~830feeder_combout\,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~830_q\);

-- Location: LCCOMB_X69_Y29_N12
\Mem_dados|Memoria~1548\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1548_combout\ = (\ALU|Add0~4_combout\ & (\ALU|Add0~5_combout\)) # (!\ALU|Add0~4_combout\ & ((\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~830_q\))) # (!\ALU|Add0~5_combout\ & (\Mem_dados|Memoria~574_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~574_q\,
	datad => \Mem_dados|Memoria~830_q\,
	combout => \Mem_dados|Memoria~1548_combout\);

-- Location: LCCOMB_X70_Y33_N18
\Mem_dados|Memoria~702feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~702feeder_combout\ = \Banco_Regis|registers~1163_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1163_combout\,
	combout => \Mem_dados|Memoria~702feeder_combout\);

-- Location: FF_X70_Y33_N19
\Mem_dados|Memoria~702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~702feeder_combout\,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~702_q\);

-- Location: FF_X69_Y29_N15
\Mem_dados|Memoria~958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1163_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~958_q\);

-- Location: LCCOMB_X69_Y29_N14
\Mem_dados|Memoria~1549\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1549_combout\ = (\Mem_dados|Memoria~1548_combout\ & (((\Mem_dados|Memoria~958_q\) # (!\ALU|Add0~4_combout\)))) # (!\Mem_dados|Memoria~1548_combout\ & (\Mem_dados|Memoria~702_q\ & ((\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1548_combout\,
	datab => \Mem_dados|Memoria~702_q\,
	datac => \Mem_dados|Memoria~958_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1549_combout\);

-- Location: LCCOMB_X70_Y30_N4
\Mem_dados|Memoria~862feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~862feeder_combout\ = \Banco_Regis|registers~1163_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1163_combout\,
	combout => \Mem_dados|Memoria~862feeder_combout\);

-- Location: FF_X70_Y30_N5
\Mem_dados|Memoria~862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~862feeder_combout\,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~862_q\);

-- Location: FF_X70_Y30_N19
\Mem_dados|Memoria~990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1163_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~990_q\);

-- Location: LCCOMB_X72_Y30_N16
\Mem_dados|Memoria~734feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~734feeder_combout\ = \Banco_Regis|registers~1163_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1163_combout\,
	combout => \Mem_dados|Memoria~734feeder_combout\);

-- Location: FF_X72_Y30_N17
\Mem_dados|Memoria~734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~734feeder_combout\,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~734_q\);

-- Location: FF_X72_Y30_N11
\Mem_dados|Memoria~606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1163_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~606_q\);

-- Location: LCCOMB_X72_Y30_N10
\Mem_dados|Memoria~1546\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1546_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~734_q\) # ((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & (((\Mem_dados|Memoria~606_q\ & !\ALU|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~734_q\,
	datac => \Mem_dados|Memoria~606_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1546_combout\);

-- Location: LCCOMB_X70_Y30_N18
\Mem_dados|Memoria~1547\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1547_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1546_combout\ & ((\Mem_dados|Memoria~990_q\))) # (!\Mem_dados|Memoria~1546_combout\ & (\Mem_dados|Memoria~862_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1546_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~862_q\,
	datac => \Mem_dados|Memoria~990_q\,
	datad => \Mem_dados|Memoria~1546_combout\,
	combout => \Mem_dados|Memoria~1547_combout\);

-- Location: LCCOMB_X69_Y29_N4
\muxDepoisULA|X[24]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[24]~68_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1547_combout\))) # (!\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~1549_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~1549_combout\,
	datad => \Mem_dados|Memoria~1547_combout\,
	combout => \muxDepoisULA|X[24]~68_combout\);

-- Location: LCCOMB_X69_Y29_N22
\muxDepoisULA|X[24]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[24]~69_combout\ = (\muxDepoisULA|X[0]~16_combout\ & ((\ALU|Add0~3_combout\ & (\muxDepoisULA|X[24]~67_combout\)) # (!\ALU|Add0~3_combout\ & ((\muxDepoisULA|X[24]~68_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \muxDepoisULA|X[24]~67_combout\,
	datac => \muxDepoisULA|X[24]~68_combout\,
	datad => \muxDepoisULA|X[0]~16_combout\,
	combout => \muxDepoisULA|X[24]~69_combout\);

-- Location: LCCOMB_X72_Y26_N26
\Mem_dados|Memoria~382feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~382feeder_combout\ = \Banco_Regis|registers~1163_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1163_combout\,
	combout => \Mem_dados|Memoria~382feeder_combout\);

-- Location: FF_X72_Y26_N27
\Mem_dados|Memoria~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~382feeder_combout\,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~382_q\);

-- Location: LCCOMB_X72_Y26_N12
\Mem_dados|Memoria~350feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~350feeder_combout\ = \Banco_Regis|registers~1163_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1163_combout\,
	combout => \Mem_dados|Memoria~350feeder_combout\);

-- Location: FF_X72_Y26_N13
\Mem_dados|Memoria~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~350feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~350_q\);

-- Location: FF_X72_Y27_N15
\Mem_dados|Memoria~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1163_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~318_q\);

-- Location: LCCOMB_X72_Y27_N14
\Mem_dados|Memoria~1550\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1550_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~350_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~318_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~350_q\,
	datac => \Mem_dados|Memoria~318_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1550_combout\);

-- Location: FF_X72_Y27_N5
\Mem_dados|Memoria~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1163_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~414_q\);

-- Location: LCCOMB_X72_Y27_N4
\Mem_dados|Memoria~1551\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1551_combout\ = (\Mem_dados|Memoria~1550_combout\ & (((\Mem_dados|Memoria~414_q\) # (!\ALU|Add0~3_combout\)))) # (!\Mem_dados|Memoria~1550_combout\ & (\Mem_dados|Memoria~382_q\ & ((\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~382_q\,
	datab => \Mem_dados|Memoria~1550_combout\,
	datac => \Mem_dados|Memoria~414_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1551_combout\);

-- Location: LCCOMB_X63_Y26_N0
\Mem_dados|Memoria~542feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~542feeder_combout\ = \Banco_Regis|registers~1163_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1163_combout\,
	combout => \Mem_dados|Memoria~542feeder_combout\);

-- Location: FF_X63_Y26_N1
\Mem_dados|Memoria~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~542feeder_combout\,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~542_q\);

-- Location: FF_X63_Y27_N1
\Mem_dados|Memoria~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1163_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~478_q\);

-- Location: LCCOMB_X62_Y27_N22
\Mem_dados|Memoria~510feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~510feeder_combout\ = \Banco_Regis|registers~1163_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1163_combout\,
	combout => \Mem_dados|Memoria~510feeder_combout\);

-- Location: FF_X62_Y27_N23
\Mem_dados|Memoria~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~510feeder_combout\,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~510_q\);

-- Location: FF_X63_Y27_N7
\Mem_dados|Memoria~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1163_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~446_q\);

-- Location: LCCOMB_X63_Y27_N6
\Mem_dados|Memoria~1557\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1557_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~510_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~446_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~510_q\,
	datac => \Mem_dados|Memoria~446_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1557_combout\);

-- Location: LCCOMB_X63_Y27_N0
\Mem_dados|Memoria~1558\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1558_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1557_combout\ & (\Mem_dados|Memoria~542_q\)) # (!\Mem_dados|Memoria~1557_combout\ & ((\Mem_dados|Memoria~478_q\))))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1557_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~542_q\,
	datac => \Mem_dados|Memoria~478_q\,
	datad => \Mem_dados|Memoria~1557_combout\,
	combout => \Mem_dados|Memoria~1558_combout\);

-- Location: LCCOMB_X62_Y31_N4
\Mem_dados|Memoria~222feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~222feeder_combout\ = \Banco_Regis|registers~1163_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1163_combout\,
	combout => \Mem_dados|Memoria~222feeder_combout\);

-- Location: FF_X62_Y31_N5
\Mem_dados|Memoria~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~222feeder_combout\,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~222_q\);

-- Location: FF_X63_Y31_N13
\Mem_dados|Memoria~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1163_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~286_q\);

-- Location: LCCOMB_X62_Y31_N6
\Mem_dados|Memoria~254feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~254feeder_combout\ = \Banco_Regis|registers~1163_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1163_combout\,
	combout => \Mem_dados|Memoria~254feeder_combout\);

-- Location: FF_X62_Y31_N7
\Mem_dados|Memoria~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~254feeder_combout\,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~254_q\);

-- Location: FF_X63_Y31_N11
\Mem_dados|Memoria~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1163_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~190_q\);

-- Location: LCCOMB_X63_Y31_N10
\Mem_dados|Memoria~1552\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1552_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~254_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~190_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~254_q\,
	datac => \Mem_dados|Memoria~190_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1552_combout\);

-- Location: LCCOMB_X63_Y31_N12
\Mem_dados|Memoria~1553\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1553_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1552_combout\ & ((\Mem_dados|Memoria~286_q\))) # (!\Mem_dados|Memoria~1552_combout\ & (\Mem_dados|Memoria~222_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1552_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~222_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~286_q\,
	datad => \Mem_dados|Memoria~1552_combout\,
	combout => \Mem_dados|Memoria~1553_combout\);

-- Location: LCCOMB_X74_Y32_N14
\Mem_dados|Memoria~94feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~94feeder_combout\ = \Banco_Regis|registers~1163_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1163_combout\,
	combout => \Mem_dados|Memoria~94feeder_combout\);

-- Location: FF_X74_Y32_N15
\Mem_dados|Memoria~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~94feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~94_q\);

-- Location: FF_X72_Y32_N13
\Mem_dados|Memoria~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1163_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~62_q\);

-- Location: LCCOMB_X72_Y32_N12
\Mem_dados|Memoria~1554\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1554_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~94_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~62_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~94_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~62_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1554_combout\);

-- Location: LCCOMB_X74_Y32_N16
\Mem_dados|Memoria~126feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~126feeder_combout\ = \Banco_Regis|registers~1163_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1163_combout\,
	combout => \Mem_dados|Memoria~126feeder_combout\);

-- Location: FF_X74_Y32_N17
\Mem_dados|Memoria~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~126feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~126_q\);

-- Location: FF_X72_Y32_N23
\Mem_dados|Memoria~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1163_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~158_q\);

-- Location: LCCOMB_X72_Y32_N22
\Mem_dados|Memoria~1555\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1555_combout\ = (\Mem_dados|Memoria~1554_combout\ & (((\Mem_dados|Memoria~158_q\) # (!\ALU|Add0~3_combout\)))) # (!\Mem_dados|Memoria~1554_combout\ & (\Mem_dados|Memoria~126_q\ & ((\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1554_combout\,
	datab => \Mem_dados|Memoria~126_q\,
	datac => \Mem_dados|Memoria~158_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1555_combout\);

-- Location: LCCOMB_X65_Y30_N18
\Mem_dados|Memoria~1556\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1556_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1553_combout\) # ((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & (((!\ALU|Add0~5_combout\ & \Mem_dados|Memoria~1555_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1553_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \ALU|Add0~5_combout\,
	datad => \Mem_dados|Memoria~1555_combout\,
	combout => \Mem_dados|Memoria~1556_combout\);

-- Location: LCCOMB_X65_Y30_N8
\muxDepoisULA|X[24]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[24]~70_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1556_combout\ & ((\Mem_dados|Memoria~1558_combout\))) # (!\Mem_dados|Memoria~1556_combout\ & (\Mem_dados|Memoria~1551_combout\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1556_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~1551_combout\,
	datac => \Mem_dados|Memoria~1558_combout\,
	datad => \Mem_dados|Memoria~1556_combout\,
	combout => \muxDepoisULA|X[24]~70_combout\);

-- Location: LCCOMB_X66_Y30_N0
\muxDepoisULA|X[24]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[24]~107_combout\ = (\habLeituraMEM~input_o\ & (\mux_ULAMem~input_o\ & (!\ALU|Add0~6_combout\ & \muxDepoisULA|X[24]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habLeituraMEM~input_o\,
	datab => \mux_ULAMem~input_o\,
	datac => \ALU|Add0~6_combout\,
	datad => \muxDepoisULA|X[24]~70_combout\,
	combout => \muxDepoisULA|X[24]~107_combout\);

-- Location: LCCOMB_X66_Y30_N4
\muxDepoisULA|X[24]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[24]~71_combout\ = (\muxDepoisULA|X[24]~69_combout\) # ((\muxDepoisULA|X[24]~107_combout\) # ((\ALU|Add0~24_combout\ & !\mux_ULAMem~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~24_combout\,
	datab => \mux_ULAMem~input_o\,
	datac => \muxDepoisULA|X[24]~69_combout\,
	datad => \muxDepoisULA|X[24]~107_combout\,
	combout => \muxDepoisULA|X[24]~71_combout\);

-- Location: FF_X66_Y30_N5
\Banco_Regis|registers~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \muxDepoisULA|X[24]~71_combout\,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~62_q\);

-- Location: LCCOMB_X65_Y27_N4
\Banco_Regis|registers~1213\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1213_combout\ = (\Banco_Regis|registers~62_q\ & ((\PC|DOUT[4]~_Duplicate_1_q\) # ((\PC|DOUT[3]~_Duplicate_1_q\) # (\PC|DOUT[5]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~62_q\,
	datab => \PC|DOUT[4]~_Duplicate_1_q\,
	datac => \PC|DOUT[3]~_Duplicate_1_q\,
	datad => \PC|DOUT[5]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1213_combout\);

-- Location: LCCOMB_X66_Y30_N12
\muxAntesULA|X[24]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[24]~64_combout\ = (!\mux_RtIm~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1162_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~62_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datab => \Banco_Regis|registers~62_q\,
	datac => \Banco_Regis|registers~1162_combout\,
	datad => \mux_RtIm~input_o\,
	combout => \muxAntesULA|X[24]~64_combout\);

-- Location: LCCOMB_X67_Y30_N16
\ALU|Bnot|Add0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~49_combout\ = (\ALU|Bnot|Add0~48\ & ((\muxAntesULA|X[24]~64_combout\ $ (\UC_ULA|Equal0~0_combout\)))) # (!\ALU|Bnot|Add0~48\ & (\muxAntesULA|X[24]~64_combout\ $ (\UC_ULA|Equal0~0_combout\ $ (VCC))))
-- \ALU|Bnot|Add0~50\ = CARRY((!\ALU|Bnot|Add0~48\ & (\muxAntesULA|X[24]~64_combout\ $ (\UC_ULA|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxAntesULA|X[24]~64_combout\,
	datab => \UC_ULA|Equal0~0_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~48\,
	combout => \ALU|Bnot|Add0~49_combout\,
	cout => \ALU|Bnot|Add0~50\);

-- Location: LCCOMB_X68_Y30_N16
\ALU|somaSub[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[24]~48_combout\ = ((\ALU|Bnot|Add0~49_combout\ $ (\Banco_Regis|registers~1213_combout\ $ (!\ALU|somaSub[23]~47\)))) # (GND)
-- \ALU|somaSub[24]~49\ = CARRY((\ALU|Bnot|Add0~49_combout\ & ((\Banco_Regis|registers~1213_combout\) # (!\ALU|somaSub[23]~47\))) # (!\ALU|Bnot|Add0~49_combout\ & (\Banco_Regis|registers~1213_combout\ & !\ALU|somaSub[23]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~49_combout\,
	datab => \Banco_Regis|registers~1213_combout\,
	datad => VCC,
	cin => \ALU|somaSub[23]~47\,
	combout => \ALU|somaSub[24]~48_combout\,
	cout => \ALU|somaSub[24]~49\);

-- Location: LCCOMB_X67_Y26_N14
\ALU|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~24_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[24]~48_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\Banco_Regis|registers~1213_combout\ & (\ALU|Bnot|Add0~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1213_combout\,
	datab => \UC_ULA|ULActrl[1]~0_combout\,
	datac => \ALU|Bnot|Add0~49_combout\,
	datad => \ALU|somaSub[24]~48_combout\,
	combout => \ALU|Add0~24_combout\);

-- Location: FF_X67_Y30_N19
\Banco_Regis|registers~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~76_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~383_q\);

-- Location: FF_X66_Y30_N11
\Banco_Regis|registers~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~76_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~351_q\);

-- Location: LCCOMB_X66_Y30_N10
\Banco_Regis|registers~1164\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1164_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~383_q\)) # (!\PC|DOUT[2]~_Duplicate_1_q\ & ((\Banco_Regis|registers~351_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datab => \Banco_Regis|registers~383_q\,
	datac => \Banco_Regis|registers~351_q\,
	datad => \PC|DOUT[2]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1164_combout\);

-- Location: LCCOMB_X65_Y27_N28
\Banco_Regis|registers~1165\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1165_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~1164_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~63_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datab => \Banco_Regis|registers~1164_combout\,
	datac => \Banco_Regis|registers~63_q\,
	combout => \Banco_Regis|registers~1165_combout\);

-- Location: LCCOMB_X72_Y30_N28
\Mem_dados|Memoria~735feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~735feeder_combout\ = \Banco_Regis|registers~1165_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1165_combout\,
	combout => \Mem_dados|Memoria~735feeder_combout\);

-- Location: FF_X72_Y30_N29
\Mem_dados|Memoria~735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~735feeder_combout\,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~735_q\);

-- Location: FF_X70_Y30_N23
\Mem_dados|Memoria~991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1165_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~991_q\);

-- Location: LCCOMB_X70_Y30_N28
\Mem_dados|Memoria~863feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~863feeder_combout\ = \Banco_Regis|registers~1165_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1165_combout\,
	combout => \Mem_dados|Memoria~863feeder_combout\);

-- Location: FF_X70_Y30_N29
\Mem_dados|Memoria~863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~863feeder_combout\,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~863_q\);

-- Location: FF_X72_Y30_N23
\Mem_dados|Memoria~607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1165_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~607_q\);

-- Location: LCCOMB_X72_Y30_N22
\Mem_dados|Memoria~1559\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1559_combout\ = (\ALU|Add0~4_combout\ & (((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & ((\ALU|Add0~5_combout\ & (\Mem_dados|Memoria~863_q\)) # (!\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~607_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~863_q\,
	datac => \Mem_dados|Memoria~607_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1559_combout\);

-- Location: LCCOMB_X70_Y30_N22
\Mem_dados|Memoria~1560\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1560_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1559_combout\ & ((\Mem_dados|Memoria~991_q\))) # (!\Mem_dados|Memoria~1559_combout\ & (\Mem_dados|Memoria~735_q\)))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1559_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~735_q\,
	datac => \Mem_dados|Memoria~991_q\,
	datad => \Mem_dados|Memoria~1559_combout\,
	combout => \Mem_dados|Memoria~1560_combout\);

-- Location: LCCOMB_X68_Y25_N16
\Mem_dados|Memoria~799feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~799feeder_combout\ = \Banco_Regis|registers~1165_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1165_combout\,
	combout => \Mem_dados|Memoria~799feeder_combout\);

-- Location: FF_X68_Y25_N17
\Mem_dados|Memoria~799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~799feeder_combout\,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~799_q\);

-- Location: FF_X69_Y25_N3
\Mem_dados|Memoria~1055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1165_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1055_q\);

-- Location: LCCOMB_X69_Y25_N12
\Mem_dados|Memoria~927feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~927feeder_combout\ = \Banco_Regis|registers~1165_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1165_combout\,
	combout => \Mem_dados|Memoria~927feeder_combout\);

-- Location: FF_X69_Y25_N13
\Mem_dados|Memoria~927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~927feeder_combout\,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~927_q\);

-- Location: FF_X68_Y25_N31
\Mem_dados|Memoria~671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1165_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~671_q\);

-- Location: LCCOMB_X68_Y25_N30
\Mem_dados|Memoria~1561\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1561_combout\ = (\ALU|Add0~4_combout\ & (((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & ((\ALU|Add0~5_combout\ & (\Mem_dados|Memoria~927_q\)) # (!\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~671_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~927_q\,
	datac => \Mem_dados|Memoria~671_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1561_combout\);

-- Location: LCCOMB_X69_Y25_N2
\Mem_dados|Memoria~1562\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1562_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1561_combout\ & ((\Mem_dados|Memoria~1055_q\))) # (!\Mem_dados|Memoria~1561_combout\ & (\Mem_dados|Memoria~799_q\)))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~799_q\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1055_q\,
	datad => \Mem_dados|Memoria~1561_combout\,
	combout => \Mem_dados|Memoria~1562_combout\);

-- Location: LCCOMB_X70_Y26_N2
\muxDepoisULA|X[25]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[25]~72_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1562_combout\))) # (!\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~1560_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~1560_combout\,
	datad => \Mem_dados|Memoria~1562_combout\,
	combout => \muxDepoisULA|X[25]~72_combout\);

-- Location: LCCOMB_X72_Y33_N4
\Mem_dados|Memoria~831feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~831feeder_combout\ = \Banco_Regis|registers~1165_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1165_combout\,
	combout => \Mem_dados|Memoria~831feeder_combout\);

-- Location: FF_X72_Y33_N5
\Mem_dados|Memoria~831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~831feeder_combout\,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~831_q\);

-- Location: FF_X70_Y26_N15
\Mem_dados|Memoria~959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1165_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~959_q\);

-- Location: LCCOMB_X72_Y33_N26
\Mem_dados|Memoria~703feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~703feeder_combout\ = \Banco_Regis|registers~1165_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1165_combout\,
	combout => \Mem_dados|Memoria~703feeder_combout\);

-- Location: FF_X72_Y33_N27
\Mem_dados|Memoria~703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~703feeder_combout\,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~703_q\);

-- Location: FF_X70_Y26_N13
\Mem_dados|Memoria~575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1165_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~575_q\);

-- Location: LCCOMB_X70_Y26_N12
\Mem_dados|Memoria~1565\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1565_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~703_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~575_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~703_q\,
	datac => \Mem_dados|Memoria~575_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1565_combout\);

-- Location: LCCOMB_X70_Y26_N14
\Mem_dados|Memoria~1566\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1566_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1565_combout\ & ((\Mem_dados|Memoria~959_q\))) # (!\Mem_dados|Memoria~1565_combout\ & (\Mem_dados|Memoria~831_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1565_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~831_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~959_q\,
	datad => \Mem_dados|Memoria~1565_combout\,
	combout => \Mem_dados|Memoria~1566_combout\);

-- Location: LCCOMB_X74_Y29_N4
\Mem_dados|Memoria~895feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~895feeder_combout\ = \Banco_Regis|registers~1165_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1165_combout\,
	combout => \Mem_dados|Memoria~895feeder_combout\);

-- Location: FF_X74_Y29_N5
\Mem_dados|Memoria~895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~895feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~895_q\);

-- Location: FF_X73_Y29_N19
\Mem_dados|Memoria~1023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1165_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1023_q\);

-- Location: LCCOMB_X74_Y29_N10
\Mem_dados|Memoria~767feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~767feeder_combout\ = \Banco_Regis|registers~1165_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1165_combout\,
	combout => \Mem_dados|Memoria~767feeder_combout\);

-- Location: FF_X74_Y29_N11
\Mem_dados|Memoria~767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~767feeder_combout\,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~767_q\);

-- Location: FF_X73_Y29_N1
\Mem_dados|Memoria~639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1165_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~639_q\);

-- Location: LCCOMB_X73_Y29_N0
\Mem_dados|Memoria~1563\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1563_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~767_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~639_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~767_q\,
	datac => \Mem_dados|Memoria~639_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1563_combout\);

-- Location: LCCOMB_X73_Y29_N18
\Mem_dados|Memoria~1564\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1564_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1563_combout\ & ((\Mem_dados|Memoria~1023_q\))) # (!\Mem_dados|Memoria~1563_combout\ & (\Mem_dados|Memoria~895_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1563_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~895_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~1023_q\,
	datad => \Mem_dados|Memoria~1563_combout\,
	combout => \Mem_dados|Memoria~1564_combout\);

-- Location: LCCOMB_X70_Y26_N24
\muxDepoisULA|X[25]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[25]~73_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1564_combout\))) # (!\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~1566_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~1566_combout\,
	datad => \Mem_dados|Memoria~1564_combout\,
	combout => \muxDepoisULA|X[25]~73_combout\);

-- Location: LCCOMB_X70_Y26_N10
\muxDepoisULA|X[25]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[25]~74_combout\ = (\muxDepoisULA|X[0]~16_combout\ & ((\ALU|Add0~2_combout\ & (\muxDepoisULA|X[25]~72_combout\)) # (!\ALU|Add0~2_combout\ & ((\muxDepoisULA|X[25]~73_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \muxDepoisULA|X[25]~72_combout\,
	datac => \muxDepoisULA|X[0]~16_combout\,
	datad => \muxDepoisULA|X[25]~73_combout\,
	combout => \muxDepoisULA|X[25]~74_combout\);

-- Location: LCCOMB_X75_Y32_N28
\Mem_dados|Memoria~95feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~95feeder_combout\ = \Banco_Regis|registers~1165_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1165_combout\,
	combout => \Mem_dados|Memoria~95feeder_combout\);

-- Location: FF_X75_Y32_N29
\Mem_dados|Memoria~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~95feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~95_q\);

-- Location: FF_X74_Y30_N3
\Mem_dados|Memoria~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1165_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~159_q\);

-- Location: LCCOMB_X75_Y30_N8
\Mem_dados|Memoria~127feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~127feeder_combout\ = \Banco_Regis|registers~1165_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1165_combout\,
	combout => \Mem_dados|Memoria~127feeder_combout\);

-- Location: FF_X75_Y30_N9
\Mem_dados|Memoria~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~127feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~127_q\);

-- Location: FF_X74_Y30_N17
\Mem_dados|Memoria~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1165_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~63_q\);

-- Location: LCCOMB_X74_Y30_N16
\Mem_dados|Memoria~1571\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1571_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~127_q\) # ((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & (((\Mem_dados|Memoria~63_q\ & !\ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~127_q\,
	datac => \Mem_dados|Memoria~63_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1571_combout\);

-- Location: LCCOMB_X74_Y30_N2
\Mem_dados|Memoria~1572\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1572_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1571_combout\ & ((\Mem_dados|Memoria~159_q\))) # (!\Mem_dados|Memoria~1571_combout\ & (\Mem_dados|Memoria~95_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1571_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~95_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~159_q\,
	datad => \Mem_dados|Memoria~1571_combout\,
	combout => \Mem_dados|Memoria~1572_combout\);

-- Location: LCCOMB_X74_Y26_N2
\Mem_dados|Memoria~351feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~351feeder_combout\ = \Banco_Regis|registers~1165_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1165_combout\,
	combout => \Mem_dados|Memoria~351feeder_combout\);

-- Location: FF_X74_Y26_N3
\Mem_dados|Memoria~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~351feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~351_q\);

-- Location: FF_X73_Y26_N23
\Mem_dados|Memoria~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1165_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~415_q\);

-- Location: LCCOMB_X74_Y26_N16
\Mem_dados|Memoria~383feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~383feeder_combout\ = \Banco_Regis|registers~1165_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1165_combout\,
	combout => \Mem_dados|Memoria~383feeder_combout\);

-- Location: FF_X74_Y26_N17
\Mem_dados|Memoria~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~383feeder_combout\,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~383_q\);

-- Location: FF_X73_Y26_N21
\Mem_dados|Memoria~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1165_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~319_q\);

-- Location: LCCOMB_X73_Y26_N20
\Mem_dados|Memoria~1569\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1569_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~383_q\) # ((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & (((\Mem_dados|Memoria~319_q\ & !\ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~383_q\,
	datac => \Mem_dados|Memoria~319_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1569_combout\);

-- Location: LCCOMB_X73_Y26_N22
\Mem_dados|Memoria~1570\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1570_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1569_combout\ & ((\Mem_dados|Memoria~415_q\))) # (!\Mem_dados|Memoria~1569_combout\ & (\Mem_dados|Memoria~351_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1569_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~351_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~415_q\,
	datad => \Mem_dados|Memoria~1569_combout\,
	combout => \Mem_dados|Memoria~1570_combout\);

-- Location: LCCOMB_X66_Y30_N30
\Mem_dados|Memoria~1573\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1573_combout\ = (\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\) # ((\Mem_dados|Memoria~1570_combout\)))) # (!\ALU|Add0~5_combout\ & (!\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~1572_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1572_combout\,
	datad => \Mem_dados|Memoria~1570_combout\,
	combout => \Mem_dados|Memoria~1573_combout\);

-- Location: FF_X65_Y27_N7
\Mem_dados|Memoria~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1165_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~543_q\);

-- Location: FF_X62_Y27_N19
\Mem_dados|Memoria~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1165_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~511_q\);

-- Location: FF_X61_Y29_N31
\Mem_dados|Memoria~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1165_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~447_q\);

-- Location: LCCOMB_X61_Y29_N12
\Mem_dados|Memoria~479feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~479feeder_combout\ = \Banco_Regis|registers~1165_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1165_combout\,
	combout => \Mem_dados|Memoria~479feeder_combout\);

-- Location: FF_X61_Y29_N13
\Mem_dados|Memoria~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~479feeder_combout\,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~479_q\);

-- Location: LCCOMB_X61_Y29_N30
\Mem_dados|Memoria~1574\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1574_combout\ = (\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\) # ((\Mem_dados|Memoria~479_q\)))) # (!\ALU|Add0~2_combout\ & (!\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~447_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~447_q\,
	datad => \Mem_dados|Memoria~479_q\,
	combout => \Mem_dados|Memoria~1574_combout\);

-- Location: LCCOMB_X62_Y27_N18
\Mem_dados|Memoria~1575\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1575_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1574_combout\ & (\Mem_dados|Memoria~543_q\)) # (!\Mem_dados|Memoria~1574_combout\ & ((\Mem_dados|Memoria~511_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1574_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~543_q\,
	datac => \Mem_dados|Memoria~511_q\,
	datad => \Mem_dados|Memoria~1574_combout\,
	combout => \Mem_dados|Memoria~1575_combout\);

-- Location: LCCOMB_X62_Y27_N12
\Mem_dados|Memoria~255feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~255feeder_combout\ = \Banco_Regis|registers~1165_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1165_combout\,
	combout => \Mem_dados|Memoria~255feeder_combout\);

-- Location: FF_X62_Y27_N13
\Mem_dados|Memoria~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~255feeder_combout\,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~255_q\);

-- Location: FF_X61_Y27_N15
\Mem_dados|Memoria~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1165_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~287_q\);

-- Location: FF_X61_Y27_N1
\Mem_dados|Memoria~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1165_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~191_q\);

-- Location: LCCOMB_X61_Y28_N18
\Mem_dados|Memoria~223feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~223feeder_combout\ = \Banco_Regis|registers~1165_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1165_combout\,
	combout => \Mem_dados|Memoria~223feeder_combout\);

-- Location: FF_X61_Y28_N19
\Mem_dados|Memoria~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~223feeder_combout\,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~223_q\);

-- Location: LCCOMB_X61_Y27_N0
\Mem_dados|Memoria~1567\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1567_combout\ = (\ALU|Add0~3_combout\ & (\ALU|Add0~2_combout\)) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~223_q\))) # (!\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~191_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~191_q\,
	datad => \Mem_dados|Memoria~223_q\,
	combout => \Mem_dados|Memoria~1567_combout\);

-- Location: LCCOMB_X61_Y27_N14
\Mem_dados|Memoria~1568\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1568_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1567_combout\ & ((\Mem_dados|Memoria~287_q\))) # (!\Mem_dados|Memoria~1567_combout\ & (\Mem_dados|Memoria~255_q\)))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1567_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~255_q\,
	datac => \Mem_dados|Memoria~287_q\,
	datad => \Mem_dados|Memoria~1567_combout\,
	combout => \Mem_dados|Memoria~1568_combout\);

-- Location: LCCOMB_X66_Y30_N24
\muxDepoisULA|X[25]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[25]~75_combout\ = (\Mem_dados|Memoria~1573_combout\ & (((\Mem_dados|Memoria~1575_combout\)) # (!\ALU|Add0~4_combout\))) # (!\Mem_dados|Memoria~1573_combout\ & (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1568_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1573_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1575_combout\,
	datad => \Mem_dados|Memoria~1568_combout\,
	combout => \muxDepoisULA|X[25]~75_combout\);

-- Location: LCCOMB_X66_Y30_N6
\muxDepoisULA|X[25]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[25]~108_combout\ = (\habLeituraMEM~input_o\ & (\mux_ULAMem~input_o\ & (!\ALU|Add0~6_combout\ & \muxDepoisULA|X[25]~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habLeituraMEM~input_o\,
	datab => \mux_ULAMem~input_o\,
	datac => \ALU|Add0~6_combout\,
	datad => \muxDepoisULA|X[25]~75_combout\,
	combout => \muxDepoisULA|X[25]~108_combout\);

-- Location: LCCOMB_X66_Y30_N8
\muxDepoisULA|X[25]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[25]~76_combout\ = (\muxDepoisULA|X[25]~74_combout\) # ((\muxDepoisULA|X[25]~108_combout\) # ((\ALU|Add0~25_combout\ & !\mux_ULAMem~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~25_combout\,
	datab => \mux_ULAMem~input_o\,
	datac => \muxDepoisULA|X[25]~74_combout\,
	datad => \muxDepoisULA|X[25]~108_combout\,
	combout => \muxDepoisULA|X[25]~76_combout\);

-- Location: FF_X66_Y30_N9
\Banco_Regis|registers~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \muxDepoisULA|X[25]~76_combout\,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~63_q\);

-- Location: LCCOMB_X65_Y27_N18
\Banco_Regis|registers~1214\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1214_combout\ = (\Banco_Regis|registers~63_q\ & ((\PC|DOUT[5]~_Duplicate_1_q\) # ((\PC|DOUT[3]~_Duplicate_1_q\) # (\PC|DOUT[4]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[5]~_Duplicate_1_q\,
	datab => \PC|DOUT[3]~_Duplicate_1_q\,
	datac => \Banco_Regis|registers~63_q\,
	datad => \PC|DOUT[4]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1214_combout\);

-- Location: LCCOMB_X66_Y30_N14
\muxAntesULA|X[25]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[25]~65_combout\ = (!\mux_RtIm~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1164_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~63_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~63_q\,
	datab => \mux_RtIm~input_o\,
	datac => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datad => \Banco_Regis|registers~1164_combout\,
	combout => \muxAntesULA|X[25]~65_combout\);

-- Location: LCCOMB_X67_Y30_N18
\ALU|Bnot|Add0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~51_combout\ = (\ALU|Bnot|Add0~50\ & (\muxAntesULA|X[25]~65_combout\ $ ((!\UC_ULA|Equal0~0_combout\)))) # (!\ALU|Bnot|Add0~50\ & ((\muxAntesULA|X[25]~65_combout\ $ (\UC_ULA|Equal0~0_combout\)) # (GND)))
-- \ALU|Bnot|Add0~52\ = CARRY((\muxAntesULA|X[25]~65_combout\ $ (!\UC_ULA|Equal0~0_combout\)) # (!\ALU|Bnot|Add0~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxAntesULA|X[25]~65_combout\,
	datab => \UC_ULA|Equal0~0_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~50\,
	combout => \ALU|Bnot|Add0~51_combout\,
	cout => \ALU|Bnot|Add0~52\);

-- Location: LCCOMB_X68_Y30_N18
\ALU|somaSub[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[25]~50_combout\ = (\Banco_Regis|registers~1214_combout\ & ((\ALU|Bnot|Add0~51_combout\ & (\ALU|somaSub[24]~49\ & VCC)) # (!\ALU|Bnot|Add0~51_combout\ & (!\ALU|somaSub[24]~49\)))) # (!\Banco_Regis|registers~1214_combout\ & 
-- ((\ALU|Bnot|Add0~51_combout\ & (!\ALU|somaSub[24]~49\)) # (!\ALU|Bnot|Add0~51_combout\ & ((\ALU|somaSub[24]~49\) # (GND)))))
-- \ALU|somaSub[25]~51\ = CARRY((\Banco_Regis|registers~1214_combout\ & (!\ALU|Bnot|Add0~51_combout\ & !\ALU|somaSub[24]~49\)) # (!\Banco_Regis|registers~1214_combout\ & ((!\ALU|somaSub[24]~49\) # (!\ALU|Bnot|Add0~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1214_combout\,
	datab => \ALU|Bnot|Add0~51_combout\,
	datad => VCC,
	cin => \ALU|somaSub[24]~49\,
	combout => \ALU|somaSub[25]~50_combout\,
	cout => \ALU|somaSub[25]~51\);

-- Location: LCCOMB_X67_Y26_N20
\ALU|Add0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~25_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[25]~50_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\Banco_Regis|registers~1214_combout\ & (\ALU|Bnot|Add0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1214_combout\,
	datab => \UC_ULA|ULActrl[1]~0_combout\,
	datac => \ALU|Bnot|Add0~51_combout\,
	datad => \ALU|somaSub[25]~50_combout\,
	combout => \ALU|Add0~25_combout\);

-- Location: FF_X70_Y31_N5
\Banco_Regis|registers~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[26]~81_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~352_q\);

-- Location: FF_X69_Y28_N25
\Banco_Regis|registers~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[26]~81_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~384_q\);

-- Location: LCCOMB_X70_Y31_N4
\Banco_Regis|registers~1166\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1166_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\PC|DOUT[2]~_Duplicate_1_q\ & ((\Banco_Regis|registers~384_q\))) # (!\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~352_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[2]~_Duplicate_1_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \Banco_Regis|registers~352_q\,
	datad => \Banco_Regis|registers~384_q\,
	combout => \Banco_Regis|registers~1166_combout\);

-- Location: LCCOMB_X69_Y28_N20
\Banco_Regis|registers~1167\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1167_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~1166_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~64_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1166_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datad => \Banco_Regis|registers~64_q\,
	combout => \Banco_Regis|registers~1167_combout\);

-- Location: LCCOMB_X70_Y30_N20
\Mem_dados|Memoria~864feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~864feeder_combout\ = \Banco_Regis|registers~1167_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1167_combout\,
	combout => \Mem_dados|Memoria~864feeder_combout\);

-- Location: FF_X70_Y30_N21
\Mem_dados|Memoria~864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~864feeder_combout\,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~864_q\);

-- Location: FF_X70_Y30_N31
\Mem_dados|Memoria~992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1167_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~992_q\);

-- Location: LCCOMB_X72_Y30_N4
\Mem_dados|Memoria~736feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~736feeder_combout\ = \Banco_Regis|registers~1167_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1167_combout\,
	combout => \Mem_dados|Memoria~736feeder_combout\);

-- Location: FF_X72_Y30_N5
\Mem_dados|Memoria~736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~736feeder_combout\,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~736_q\);

-- Location: FF_X72_Y30_N27
\Mem_dados|Memoria~608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1167_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~608_q\);

-- Location: LCCOMB_X72_Y30_N26
\Mem_dados|Memoria~1580\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1580_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~736_q\) # ((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & (((\Mem_dados|Memoria~608_q\ & !\ALU|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~736_q\,
	datac => \Mem_dados|Memoria~608_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1580_combout\);

-- Location: LCCOMB_X70_Y30_N30
\Mem_dados|Memoria~1581\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1581_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1580_combout\ & ((\Mem_dados|Memoria~992_q\))) # (!\Mem_dados|Memoria~1580_combout\ & (\Mem_dados|Memoria~864_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1580_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~864_q\,
	datac => \Mem_dados|Memoria~992_q\,
	datad => \Mem_dados|Memoria~1580_combout\,
	combout => \Mem_dados|Memoria~1581_combout\);

-- Location: LCCOMB_X72_Y33_N12
\Mem_dados|Memoria~704feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~704feeder_combout\ = \Banco_Regis|registers~1167_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1167_combout\,
	combout => \Mem_dados|Memoria~704feeder_combout\);

-- Location: FF_X72_Y33_N13
\Mem_dados|Memoria~704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~704feeder_combout\,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~704_q\);

-- Location: LCCOMB_X72_Y33_N6
\Mem_dados|Memoria~832feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~832feeder_combout\ = \Banco_Regis|registers~1167_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1167_combout\,
	combout => \Mem_dados|Memoria~832feeder_combout\);

-- Location: FF_X72_Y33_N7
\Mem_dados|Memoria~832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~832feeder_combout\,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~832_q\);

-- Location: FF_X68_Y33_N17
\Mem_dados|Memoria~576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1167_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~576_q\);

-- Location: LCCOMB_X68_Y33_N16
\Mem_dados|Memoria~1582\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1582_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~832_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~576_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~832_q\,
	datac => \Mem_dados|Memoria~576_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1582_combout\);

-- Location: FF_X68_Y33_N15
\Mem_dados|Memoria~960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1167_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~960_q\);

-- Location: LCCOMB_X68_Y33_N14
\Mem_dados|Memoria~1583\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1583_combout\ = (\Mem_dados|Memoria~1582_combout\ & (((\Mem_dados|Memoria~960_q\) # (!\ALU|Add0~4_combout\)))) # (!\Mem_dados|Memoria~1582_combout\ & (\Mem_dados|Memoria~704_q\ & ((\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~704_q\,
	datab => \Mem_dados|Memoria~1582_combout\,
	datac => \Mem_dados|Memoria~960_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1583_combout\);

-- Location: LCCOMB_X70_Y29_N22
\muxDepoisULA|X[26]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[26]~78_combout\ = (\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~1581_combout\)) # (!\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1583_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~1581_combout\,
	datad => \Mem_dados|Memoria~1583_combout\,
	combout => \muxDepoisULA|X[26]~78_combout\);

-- Location: LCCOMB_X75_Y29_N2
\Mem_dados|Memoria~768feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~768feeder_combout\ = \Banco_Regis|registers~1167_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1167_combout\,
	combout => \Mem_dados|Memoria~768feeder_combout\);

-- Location: FF_X75_Y29_N3
\Mem_dados|Memoria~768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~768feeder_combout\,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~768_q\);

-- Location: FF_X70_Y29_N31
\Mem_dados|Memoria~1024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1167_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1024_q\);

-- Location: LCCOMB_X75_Y29_N4
\Mem_dados|Memoria~896feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~896feeder_combout\ = \Banco_Regis|registers~1167_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1167_combout\,
	combout => \Mem_dados|Memoria~896feeder_combout\);

-- Location: FF_X75_Y29_N5
\Mem_dados|Memoria~896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~896feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~896_q\);

-- Location: FF_X70_Y29_N21
\Mem_dados|Memoria~640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1167_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~640_q\);

-- Location: LCCOMB_X70_Y29_N20
\Mem_dados|Memoria~1576\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1576_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~896_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~640_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~896_q\,
	datac => \Mem_dados|Memoria~640_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1576_combout\);

-- Location: LCCOMB_X70_Y29_N30
\Mem_dados|Memoria~1577\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1577_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1576_combout\ & ((\Mem_dados|Memoria~1024_q\))) # (!\Mem_dados|Memoria~1576_combout\ & (\Mem_dados|Memoria~768_q\)))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~768_q\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1024_q\,
	datad => \Mem_dados|Memoria~1576_combout\,
	combout => \Mem_dados|Memoria~1577_combout\);

-- Location: LCCOMB_X66_Y26_N8
\Mem_dados|Memoria~928feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~928feeder_combout\ = \Banco_Regis|registers~1167_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1167_combout\,
	combout => \Mem_dados|Memoria~928feeder_combout\);

-- Location: FF_X66_Y26_N9
\Mem_dados|Memoria~928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~928feeder_combout\,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~928_q\);

-- Location: FF_X66_Y26_N27
\Mem_dados|Memoria~1056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1167_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1056_q\);

-- Location: LCCOMB_X65_Y26_N12
\Mem_dados|Memoria~800feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~800feeder_combout\ = \Banco_Regis|registers~1167_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1167_combout\,
	combout => \Mem_dados|Memoria~800feeder_combout\);

-- Location: FF_X65_Y26_N13
\Mem_dados|Memoria~800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~800feeder_combout\,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~800_q\);

-- Location: FF_X65_Y26_N19
\Mem_dados|Memoria~672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1167_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~672_q\);

-- Location: LCCOMB_X65_Y26_N18
\Mem_dados|Memoria~1578\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1578_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~800_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~672_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~800_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~672_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1578_combout\);

-- Location: LCCOMB_X66_Y26_N26
\Mem_dados|Memoria~1579\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1579_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1578_combout\ & ((\Mem_dados|Memoria~1056_q\))) # (!\Mem_dados|Memoria~1578_combout\ & (\Mem_dados|Memoria~928_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1578_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~928_q\,
	datac => \Mem_dados|Memoria~1056_q\,
	datad => \Mem_dados|Memoria~1578_combout\,
	combout => \Mem_dados|Memoria~1579_combout\);

-- Location: LCCOMB_X70_Y29_N0
\muxDepoisULA|X[26]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[26]~77_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1579_combout\))) # (!\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~1577_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~1577_combout\,
	datad => \Mem_dados|Memoria~1579_combout\,
	combout => \muxDepoisULA|X[26]~77_combout\);

-- Location: LCCOMB_X70_Y29_N28
\muxDepoisULA|X[26]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[26]~79_combout\ = (\muxDepoisULA|X[0]~16_combout\ & ((\ALU|Add0~3_combout\ & ((\muxDepoisULA|X[26]~77_combout\))) # (!\ALU|Add0~3_combout\ & (\muxDepoisULA|X[26]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxDepoisULA|X[26]~78_combout\,
	datab => \ALU|Add0~3_combout\,
	datac => \muxDepoisULA|X[0]~16_combout\,
	datad => \muxDepoisULA|X[26]~77_combout\,
	combout => \muxDepoisULA|X[26]~79_combout\);

-- Location: FF_X65_Y27_N17
\Mem_dados|Memoria~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1167_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~544_q\);

-- Location: LCCOMB_X62_Y27_N14
\Mem_dados|Memoria~512feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~512feeder_combout\ = \Banco_Regis|registers~1167_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1167_combout\,
	combout => \Mem_dados|Memoria~512feeder_combout\);

-- Location: FF_X62_Y27_N15
\Mem_dados|Memoria~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~512feeder_combout\,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~512_q\);

-- Location: FF_X63_Y27_N15
\Mem_dados|Memoria~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1167_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~448_q\);

-- Location: LCCOMB_X63_Y27_N14
\Mem_dados|Memoria~1591\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1591_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~512_q\) # ((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & (((\Mem_dados|Memoria~448_q\ & !\ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~512_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~448_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1591_combout\);

-- Location: FF_X63_Y27_N5
\Mem_dados|Memoria~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1167_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~480_q\);

-- Location: LCCOMB_X63_Y27_N4
\Mem_dados|Memoria~1592\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1592_combout\ = (\Mem_dados|Memoria~1591_combout\ & ((\Mem_dados|Memoria~544_q\) # ((!\ALU|Add0~2_combout\)))) # (!\Mem_dados|Memoria~1591_combout\ & (((\Mem_dados|Memoria~480_q\ & \ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~544_q\,
	datab => \Mem_dados|Memoria~1591_combout\,
	datac => \Mem_dados|Memoria~480_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1592_combout\);

-- Location: LCCOMB_X72_Y26_N2
\Mem_dados|Memoria~352feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~352feeder_combout\ = \Banco_Regis|registers~1167_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1167_combout\,
	combout => \Mem_dados|Memoria~352feeder_combout\);

-- Location: FF_X72_Y26_N3
\Mem_dados|Memoria~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~352feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~352_q\);

-- Location: FF_X72_Y27_N31
\Mem_dados|Memoria~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1167_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~320_q\);

-- Location: LCCOMB_X72_Y27_N30
\Mem_dados|Memoria~1584\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1584_combout\ = (\ALU|Add0~3_combout\ & (((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~352_q\)) # (!\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~320_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~352_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~320_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1584_combout\);

-- Location: LCCOMB_X75_Y27_N8
\Mem_dados|Memoria~384feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~384feeder_combout\ = \Banco_Regis|registers~1167_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1167_combout\,
	combout => \Mem_dados|Memoria~384feeder_combout\);

-- Location: FF_X75_Y27_N9
\Mem_dados|Memoria~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~384feeder_combout\,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~384_q\);

-- Location: FF_X72_Y27_N21
\Mem_dados|Memoria~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1167_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~416_q\);

-- Location: LCCOMB_X72_Y27_N20
\Mem_dados|Memoria~1585\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1585_combout\ = (\Mem_dados|Memoria~1584_combout\ & (((\Mem_dados|Memoria~416_q\) # (!\ALU|Add0~3_combout\)))) # (!\Mem_dados|Memoria~1584_combout\ & (\Mem_dados|Memoria~384_q\ & ((\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1584_combout\,
	datab => \Mem_dados|Memoria~384_q\,
	datac => \Mem_dados|Memoria~416_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1585_combout\);

-- Location: LCCOMB_X75_Y32_N30
\Mem_dados|Memoria~128feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~128feeder_combout\ = \Banco_Regis|registers~1167_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1167_combout\,
	combout => \Mem_dados|Memoria~128feeder_combout\);

-- Location: FF_X75_Y32_N31
\Mem_dados|Memoria~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~128feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~128_q\);

-- Location: FF_X75_Y31_N7
\Mem_dados|Memoria~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1167_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~160_q\);

-- Location: LCCOMB_X75_Y32_N24
\Mem_dados|Memoria~96feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~96feeder_combout\ = \Banco_Regis|registers~1167_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1167_combout\,
	combout => \Mem_dados|Memoria~96feeder_combout\);

-- Location: FF_X75_Y32_N25
\Mem_dados|Memoria~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~96feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~96_q\);

-- Location: FF_X75_Y31_N1
\Mem_dados|Memoria~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1167_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~64_q\);

-- Location: LCCOMB_X75_Y31_N0
\Mem_dados|Memoria~1588\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1588_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~96_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~64_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~96_q\,
	datac => \Mem_dados|Memoria~64_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1588_combout\);

-- Location: LCCOMB_X75_Y31_N6
\Mem_dados|Memoria~1589\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1589_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1588_combout\ & ((\Mem_dados|Memoria~160_q\))) # (!\Mem_dados|Memoria~1588_combout\ & (\Mem_dados|Memoria~128_q\)))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1588_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~128_q\,
	datac => \Mem_dados|Memoria~160_q\,
	datad => \Mem_dados|Memoria~1588_combout\,
	combout => \Mem_dados|Memoria~1589_combout\);

-- Location: LCCOMB_X61_Y30_N16
\Mem_dados|Memoria~224feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~224feeder_combout\ = \Banco_Regis|registers~1167_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1167_combout\,
	combout => \Mem_dados|Memoria~224feeder_combout\);

-- Location: FF_X61_Y30_N17
\Mem_dados|Memoria~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~224feeder_combout\,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~224_q\);

-- Location: FF_X62_Y30_N3
\Mem_dados|Memoria~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1167_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~288_q\);

-- Location: LCCOMB_X62_Y27_N16
\Mem_dados|Memoria~256feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~256feeder_combout\ = \Banco_Regis|registers~1167_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1167_combout\,
	combout => \Mem_dados|Memoria~256feeder_combout\);

-- Location: FF_X62_Y27_N17
\Mem_dados|Memoria~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~256feeder_combout\,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~256_q\);

-- Location: FF_X62_Y30_N21
\Mem_dados|Memoria~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1167_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~192_q\);

-- Location: LCCOMB_X62_Y30_N20
\Mem_dados|Memoria~1586\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1586_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~256_q\) # ((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & (((\Mem_dados|Memoria~192_q\ & !\ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~256_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~192_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1586_combout\);

-- Location: LCCOMB_X62_Y30_N2
\Mem_dados|Memoria~1587\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1587_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1586_combout\ & ((\Mem_dados|Memoria~288_q\))) # (!\Mem_dados|Memoria~1586_combout\ & (\Mem_dados|Memoria~224_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1586_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~224_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~288_q\,
	datad => \Mem_dados|Memoria~1586_combout\,
	combout => \Mem_dados|Memoria~1587_combout\);

-- Location: LCCOMB_X69_Y27_N28
\Mem_dados|Memoria~1590\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1590_combout\ = (\ALU|Add0~5_combout\ & (\ALU|Add0~4_combout\)) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1587_combout\))) # (!\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~1589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1589_combout\,
	datad => \Mem_dados|Memoria~1587_combout\,
	combout => \Mem_dados|Memoria~1590_combout\);

-- Location: LCCOMB_X69_Y27_N14
\muxDepoisULA|X[26]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[26]~80_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1590_combout\ & (\Mem_dados|Memoria~1592_combout\)) # (!\Mem_dados|Memoria~1590_combout\ & ((\Mem_dados|Memoria~1585_combout\))))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1590_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~1592_combout\,
	datac => \Mem_dados|Memoria~1585_combout\,
	datad => \Mem_dados|Memoria~1590_combout\,
	combout => \muxDepoisULA|X[26]~80_combout\);

-- Location: LCCOMB_X69_Y28_N16
\muxDepoisULA|X[26]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[26]~109_combout\ = (\mux_ULAMem~input_o\ & (\habLeituraMEM~input_o\ & (!\ALU|Add0~6_combout\ & \muxDepoisULA|X[26]~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ULAMem~input_o\,
	datab => \habLeituraMEM~input_o\,
	datac => \ALU|Add0~6_combout\,
	datad => \muxDepoisULA|X[26]~80_combout\,
	combout => \muxDepoisULA|X[26]~109_combout\);

-- Location: LCCOMB_X69_Y28_N6
\muxDepoisULA|X[26]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[26]~81_combout\ = (\muxDepoisULA|X[26]~79_combout\) # ((\muxDepoisULA|X[26]~109_combout\) # ((!\mux_ULAMem~input_o\ & \ALU|Add0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ULAMem~input_o\,
	datab => \ALU|Add0~26_combout\,
	datac => \muxDepoisULA|X[26]~79_combout\,
	datad => \muxDepoisULA|X[26]~109_combout\,
	combout => \muxDepoisULA|X[26]~81_combout\);

-- Location: LCCOMB_X69_Y28_N2
\Banco_Regis|registers~64feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~64feeder_combout\ = \muxDepoisULA|X[26]~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[26]~81_combout\,
	combout => \Banco_Regis|registers~64feeder_combout\);

-- Location: FF_X69_Y28_N3
\Banco_Regis|registers~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~64feeder_combout\,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~64_q\);

-- Location: LCCOMB_X65_Y29_N30
\Banco_Regis|registers~1215\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1215_combout\ = (\Banco_Regis|registers~64_q\ & ((\PC|DOUT[5]~_Duplicate_1_q\) # ((\PC|DOUT[3]~_Duplicate_1_q\) # (\PC|DOUT[4]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[5]~_Duplicate_1_q\,
	datab => \PC|DOUT[3]~_Duplicate_1_q\,
	datac => \PC|DOUT[4]~_Duplicate_1_q\,
	datad => \Banco_Regis|registers~64_q\,
	combout => \Banco_Regis|registers~1215_combout\);

-- Location: LCCOMB_X70_Y31_N30
\muxAntesULA|X[26]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[26]~66_combout\ = (!\mux_RtIm~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~1166_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~64_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_RtIm~input_o\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \Banco_Regis|registers~1166_combout\,
	datad => \Banco_Regis|registers~64_q\,
	combout => \muxAntesULA|X[26]~66_combout\);

-- Location: LCCOMB_X67_Y30_N20
\ALU|Bnot|Add0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~53_combout\ = (\ALU|Bnot|Add0~52\ & ((\muxAntesULA|X[26]~66_combout\ $ (\UC_ULA|Equal0~0_combout\)))) # (!\ALU|Bnot|Add0~52\ & (\muxAntesULA|X[26]~66_combout\ $ (\UC_ULA|Equal0~0_combout\ $ (VCC))))
-- \ALU|Bnot|Add0~54\ = CARRY((!\ALU|Bnot|Add0~52\ & (\muxAntesULA|X[26]~66_combout\ $ (\UC_ULA|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxAntesULA|X[26]~66_combout\,
	datab => \UC_ULA|Equal0~0_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~52\,
	combout => \ALU|Bnot|Add0~53_combout\,
	cout => \ALU|Bnot|Add0~54\);

-- Location: LCCOMB_X68_Y30_N20
\ALU|somaSub[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[26]~52_combout\ = ((\Banco_Regis|registers~1215_combout\ $ (\ALU|Bnot|Add0~53_combout\ $ (!\ALU|somaSub[25]~51\)))) # (GND)
-- \ALU|somaSub[26]~53\ = CARRY((\Banco_Regis|registers~1215_combout\ & ((\ALU|Bnot|Add0~53_combout\) # (!\ALU|somaSub[25]~51\))) # (!\Banco_Regis|registers~1215_combout\ & (\ALU|Bnot|Add0~53_combout\ & !\ALU|somaSub[25]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1215_combout\,
	datab => \ALU|Bnot|Add0~53_combout\,
	datad => VCC,
	cin => \ALU|somaSub[25]~51\,
	combout => \ALU|somaSub[26]~52_combout\,
	cout => \ALU|somaSub[26]~53\);

-- Location: LCCOMB_X68_Y28_N28
\ALU|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~26_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[26]~52_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\Banco_Regis|registers~1215_combout\ & (\ALU|Bnot|Add0~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~0_combout\,
	datab => \Banco_Regis|registers~1215_combout\,
	datac => \ALU|Bnot|Add0~53_combout\,
	datad => \ALU|somaSub[26]~52_combout\,
	combout => \ALU|Add0~26_combout\);

-- Location: FF_X68_Y27_N21
\Banco_Regis|registers~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[27]~86_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~353_q\);

-- Location: FF_X69_Y28_N21
\Banco_Regis|registers~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[27]~86_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~385_q\);

-- Location: LCCOMB_X68_Y27_N20
\Banco_Regis|registers~1168\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1168_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\PC|DOUT[2]~_Duplicate_1_q\ & ((\Banco_Regis|registers~385_q\))) # (!\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~353_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datab => \PC|DOUT[2]~_Duplicate_1_q\,
	datac => \Banco_Regis|registers~353_q\,
	datad => \Banco_Regis|registers~385_q\,
	combout => \Banco_Regis|registers~1168_combout\);

-- Location: LCCOMB_X69_Y28_N4
\Banco_Regis|registers~1169\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1169_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1168_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~65_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~65_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datad => \Banco_Regis|registers~1168_combout\,
	combout => \Banco_Regis|registers~1169_combout\);

-- Location: LCCOMB_X74_Y29_N0
\Mem_dados|Memoria~897feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~897feeder_combout\ = \Banco_Regis|registers~1169_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1169_combout\,
	combout => \Mem_dados|Memoria~897feeder_combout\);

-- Location: FF_X74_Y29_N1
\Mem_dados|Memoria~897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~897feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~897_q\);

-- Location: FF_X73_Y29_N27
\Mem_dados|Memoria~1025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1169_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1025_q\);

-- Location: LCCOMB_X74_Y29_N30
\Mem_dados|Memoria~769feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~769feeder_combout\ = \Banco_Regis|registers~1169_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1169_combout\,
	combout => \Mem_dados|Memoria~769feeder_combout\);

-- Location: FF_X74_Y29_N31
\Mem_dados|Memoria~769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~769feeder_combout\,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~769_q\);

-- Location: FF_X73_Y29_N25
\Mem_dados|Memoria~641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1169_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~641_q\);

-- Location: LCCOMB_X73_Y29_N24
\Mem_dados|Memoria~1597\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1597_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~769_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~641_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~769_q\,
	datac => \Mem_dados|Memoria~641_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1597_combout\);

-- Location: LCCOMB_X73_Y29_N26
\Mem_dados|Memoria~1598\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1598_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1597_combout\ & ((\Mem_dados|Memoria~1025_q\))) # (!\Mem_dados|Memoria~1597_combout\ & (\Mem_dados|Memoria~897_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1597_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~897_q\,
	datac => \Mem_dados|Memoria~1025_q\,
	datad => \Mem_dados|Memoria~1597_combout\,
	combout => \Mem_dados|Memoria~1598_combout\);

-- Location: LCCOMB_X72_Y33_N20
\Mem_dados|Memoria~833feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~833feeder_combout\ = \Banco_Regis|registers~1169_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1169_combout\,
	combout => \Mem_dados|Memoria~833feeder_combout\);

-- Location: FF_X72_Y33_N21
\Mem_dados|Memoria~833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~833feeder_combout\,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~833_q\);

-- Location: LCCOMB_X72_Y33_N30
\Mem_dados|Memoria~705feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~705feeder_combout\ = \Banco_Regis|registers~1169_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1169_combout\,
	combout => \Mem_dados|Memoria~705feeder_combout\);

-- Location: FF_X72_Y33_N31
\Mem_dados|Memoria~705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~705feeder_combout\,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~705_q\);

-- Location: FF_X68_Y33_N9
\Mem_dados|Memoria~577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1169_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~577_q\);

-- Location: LCCOMB_X68_Y33_N8
\Mem_dados|Memoria~1599\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1599_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~705_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~577_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~705_q\,
	datac => \Mem_dados|Memoria~577_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1599_combout\);

-- Location: FF_X68_Y33_N23
\Mem_dados|Memoria~961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1169_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~961_q\);

-- Location: LCCOMB_X68_Y33_N22
\Mem_dados|Memoria~1600\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1600_combout\ = (\Mem_dados|Memoria~1599_combout\ & (((\Mem_dados|Memoria~961_q\) # (!\ALU|Add0~5_combout\)))) # (!\Mem_dados|Memoria~1599_combout\ & (\Mem_dados|Memoria~833_q\ & ((\ALU|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~833_q\,
	datab => \Mem_dados|Memoria~1599_combout\,
	datac => \Mem_dados|Memoria~961_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1600_combout\);

-- Location: LCCOMB_X69_Y28_N24
\muxDepoisULA|X[27]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[27]~83_combout\ = (\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~1598_combout\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1600_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1598_combout\,
	datab => \ALU|Add0~3_combout\,
	datad => \Mem_dados|Memoria~1600_combout\,
	combout => \muxDepoisULA|X[27]~83_combout\);

-- Location: LCCOMB_X68_Y25_N8
\Mem_dados|Memoria~801feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~801feeder_combout\ = \Banco_Regis|registers~1169_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1169_combout\,
	combout => \Mem_dados|Memoria~801feeder_combout\);

-- Location: FF_X68_Y25_N9
\Mem_dados|Memoria~801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~801feeder_combout\,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~801_q\);

-- Location: FF_X67_Y25_N19
\Mem_dados|Memoria~1057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1169_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1057_q\);

-- Location: LCCOMB_X67_Y25_N12
\Mem_dados|Memoria~929feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~929feeder_combout\ = \Banco_Regis|registers~1169_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1169_combout\,
	combout => \Mem_dados|Memoria~929feeder_combout\);

-- Location: FF_X67_Y25_N13
\Mem_dados|Memoria~929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~929feeder_combout\,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~929_q\);

-- Location: FF_X68_Y25_N23
\Mem_dados|Memoria~673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1169_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~673_q\);

-- Location: LCCOMB_X68_Y25_N22
\Mem_dados|Memoria~1595\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1595_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~929_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~673_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~929_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~673_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1595_combout\);

-- Location: LCCOMB_X67_Y25_N18
\Mem_dados|Memoria~1596\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1596_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1595_combout\ & ((\Mem_dados|Memoria~1057_q\))) # (!\Mem_dados|Memoria~1595_combout\ & (\Mem_dados|Memoria~801_q\)))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1595_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~801_q\,
	datac => \Mem_dados|Memoria~1057_q\,
	datad => \Mem_dados|Memoria~1595_combout\,
	combout => \Mem_dados|Memoria~1596_combout\);

-- Location: LCCOMB_X72_Y30_N8
\Mem_dados|Memoria~737feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~737feeder_combout\ = \Banco_Regis|registers~1169_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1169_combout\,
	combout => \Mem_dados|Memoria~737feeder_combout\);

-- Location: FF_X72_Y30_N9
\Mem_dados|Memoria~737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~737feeder_combout\,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~737_q\);

-- Location: FF_X70_Y30_N27
\Mem_dados|Memoria~993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1169_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~993_q\);

-- Location: LCCOMB_X72_Y30_N2
\Mem_dados|Memoria~609feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~609feeder_combout\ = \Banco_Regis|registers~1169_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1169_combout\,
	combout => \Mem_dados|Memoria~609feeder_combout\);

-- Location: FF_X72_Y30_N3
\Mem_dados|Memoria~609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~609feeder_combout\,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~609_q\);

-- Location: FF_X70_Y30_N17
\Mem_dados|Memoria~865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1169_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~865_q\);

-- Location: LCCOMB_X70_Y30_N16
\Mem_dados|Memoria~1593\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1593_combout\ = (\ALU|Add0~4_combout\ & (((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & ((\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~865_q\))) # (!\ALU|Add0~5_combout\ & (\Mem_dados|Memoria~609_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~609_q\,
	datac => \Mem_dados|Memoria~865_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1593_combout\);

-- Location: LCCOMB_X70_Y30_N26
\Mem_dados|Memoria~1594\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1594_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1593_combout\ & ((\Mem_dados|Memoria~993_q\))) # (!\Mem_dados|Memoria~1593_combout\ & (\Mem_dados|Memoria~737_q\)))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1593_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~737_q\,
	datac => \Mem_dados|Memoria~993_q\,
	datad => \Mem_dados|Memoria~1593_combout\,
	combout => \Mem_dados|Memoria~1594_combout\);

-- Location: LCCOMB_X69_Y28_N0
\muxDepoisULA|X[27]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[27]~82_combout\ = (\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~1596_combout\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1594_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~1596_combout\,
	datad => \Mem_dados|Memoria~1594_combout\,
	combout => \muxDepoisULA|X[27]~82_combout\);

-- Location: LCCOMB_X69_Y28_N14
\muxDepoisULA|X[27]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[27]~84_combout\ = (\muxDepoisULA|X[0]~16_combout\ & ((\ALU|Add0~2_combout\ & ((\muxDepoisULA|X[27]~82_combout\))) # (!\ALU|Add0~2_combout\ & (\muxDepoisULA|X[27]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxDepoisULA|X[0]~16_combout\,
	datab => \muxDepoisULA|X[27]~83_combout\,
	datac => \ALU|Add0~2_combout\,
	datad => \muxDepoisULA|X[27]~82_combout\,
	combout => \muxDepoisULA|X[27]~84_combout\);

-- Location: LCCOMB_X61_Y28_N12
\Mem_dados|Memoria~257feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~257feeder_combout\ = \Banco_Regis|registers~1169_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1169_combout\,
	combout => \Mem_dados|Memoria~257feeder_combout\);

-- Location: FF_X61_Y28_N13
\Mem_dados|Memoria~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~257feeder_combout\,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~257_q\);

-- Location: FF_X61_Y27_N23
\Mem_dados|Memoria~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1169_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~289_q\);

-- Location: FF_X61_Y27_N25
\Mem_dados|Memoria~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1169_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~193_q\);

-- Location: LCCOMB_X61_Y28_N22
\Mem_dados|Memoria~225feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~225feeder_combout\ = \Banco_Regis|registers~1169_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1169_combout\,
	combout => \Mem_dados|Memoria~225feeder_combout\);

-- Location: FF_X61_Y28_N23
\Mem_dados|Memoria~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~225feeder_combout\,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~225_q\);

-- Location: LCCOMB_X61_Y27_N24
\Mem_dados|Memoria~1601\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1601_combout\ = (\ALU|Add0~3_combout\ & (\ALU|Add0~2_combout\)) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~225_q\))) # (!\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~193_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~193_q\,
	datad => \Mem_dados|Memoria~225_q\,
	combout => \Mem_dados|Memoria~1601_combout\);

-- Location: LCCOMB_X61_Y27_N22
\Mem_dados|Memoria~1602\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1602_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1601_combout\ & ((\Mem_dados|Memoria~289_q\))) # (!\Mem_dados|Memoria~1601_combout\ & (\Mem_dados|Memoria~257_q\)))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1601_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~257_q\,
	datac => \Mem_dados|Memoria~289_q\,
	datad => \Mem_dados|Memoria~1601_combout\,
	combout => \Mem_dados|Memoria~1602_combout\);

-- Location: LCCOMB_X74_Y27_N26
\Mem_dados|Memoria~353feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~353feeder_combout\ = \Banco_Regis|registers~1169_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1169_combout\,
	combout => \Mem_dados|Memoria~353feeder_combout\);

-- Location: FF_X74_Y27_N27
\Mem_dados|Memoria~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~353feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~353_q\);

-- Location: FF_X72_Y27_N25
\Mem_dados|Memoria~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1169_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~417_q\);

-- Location: LCCOMB_X75_Y27_N6
\Mem_dados|Memoria~385feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~385feeder_combout\ = \Banco_Regis|registers~1169_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1169_combout\,
	combout => \Mem_dados|Memoria~385feeder_combout\);

-- Location: FF_X75_Y27_N7
\Mem_dados|Memoria~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~385feeder_combout\,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~385_q\);

-- Location: FF_X72_Y27_N7
\Mem_dados|Memoria~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1169_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~321_q\);

-- Location: LCCOMB_X72_Y27_N6
\Mem_dados|Memoria~1603\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1603_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~385_q\) # ((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & (((\Mem_dados|Memoria~321_q\ & !\ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~385_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~321_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1603_combout\);

-- Location: LCCOMB_X72_Y27_N24
\Mem_dados|Memoria~1604\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1604_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1603_combout\ & ((\Mem_dados|Memoria~417_q\))) # (!\Mem_dados|Memoria~1603_combout\ & (\Mem_dados|Memoria~353_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1603_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~353_q\,
	datac => \Mem_dados|Memoria~417_q\,
	datad => \Mem_dados|Memoria~1603_combout\,
	combout => \Mem_dados|Memoria~1604_combout\);

-- Location: LCCOMB_X75_Y32_N10
\Mem_dados|Memoria~97feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~97feeder_combout\ = \Banco_Regis|registers~1169_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1169_combout\,
	combout => \Mem_dados|Memoria~97feeder_combout\);

-- Location: FF_X75_Y32_N11
\Mem_dados|Memoria~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~97feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~97_q\);

-- Location: FF_X74_Y30_N11
\Mem_dados|Memoria~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1169_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~161_q\);

-- Location: LCCOMB_X75_Y30_N18
\Mem_dados|Memoria~129feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~129feeder_combout\ = \Banco_Regis|registers~1169_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1169_combout\,
	combout => \Mem_dados|Memoria~129feeder_combout\);

-- Location: FF_X75_Y30_N19
\Mem_dados|Memoria~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~129feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~129_q\);

-- Location: FF_X74_Y30_N1
\Mem_dados|Memoria~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1169_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~65_q\);

-- Location: LCCOMB_X74_Y30_N0
\Mem_dados|Memoria~1605\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1605_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~129_q\) # ((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & (((\Mem_dados|Memoria~65_q\ & !\ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~129_q\,
	datac => \Mem_dados|Memoria~65_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1605_combout\);

-- Location: LCCOMB_X74_Y30_N10
\Mem_dados|Memoria~1606\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1606_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1605_combout\ & ((\Mem_dados|Memoria~161_q\))) # (!\Mem_dados|Memoria~1605_combout\ & (\Mem_dados|Memoria~97_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1605_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~97_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~161_q\,
	datad => \Mem_dados|Memoria~1605_combout\,
	combout => \Mem_dados|Memoria~1606_combout\);

-- Location: LCCOMB_X69_Y28_N28
\Mem_dados|Memoria~1607\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1607_combout\ = (\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\) # ((\Mem_dados|Memoria~1604_combout\)))) # (!\ALU|Add0~5_combout\ & (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1606_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1604_combout\,
	datad => \Mem_dados|Memoria~1606_combout\,
	combout => \Mem_dados|Memoria~1607_combout\);

-- Location: FF_X65_Y27_N21
\Mem_dados|Memoria~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1169_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~545_q\);

-- Location: FF_X62_Y27_N1
\Mem_dados|Memoria~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1169_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~513_q\);

-- Location: LCCOMB_X63_Y27_N12
\Mem_dados|Memoria~481feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~481feeder_combout\ = \Banco_Regis|registers~1169_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1169_combout\,
	combout => \Mem_dados|Memoria~481feeder_combout\);

-- Location: FF_X63_Y27_N13
\Mem_dados|Memoria~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~481feeder_combout\,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~481_q\);

-- Location: FF_X63_Y27_N23
\Mem_dados|Memoria~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1169_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~449_q\);

-- Location: LCCOMB_X63_Y27_N22
\Mem_dados|Memoria~1608\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1608_combout\ = (\ALU|Add0~3_combout\ & (((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~481_q\)) # (!\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~449_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~481_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~449_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1608_combout\);

-- Location: LCCOMB_X62_Y27_N0
\Mem_dados|Memoria~1609\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1609_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1608_combout\ & (\Mem_dados|Memoria~545_q\)) # (!\Mem_dados|Memoria~1608_combout\ & ((\Mem_dados|Memoria~513_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1608_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~545_q\,
	datac => \Mem_dados|Memoria~513_q\,
	datad => \Mem_dados|Memoria~1608_combout\,
	combout => \Mem_dados|Memoria~1609_combout\);

-- Location: LCCOMB_X69_Y28_N18
\muxDepoisULA|X[27]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[27]~85_combout\ = (\Mem_dados|Memoria~1607_combout\ & (((\Mem_dados|Memoria~1609_combout\) # (!\ALU|Add0~4_combout\)))) # (!\Mem_dados|Memoria~1607_combout\ & (\Mem_dados|Memoria~1602_combout\ & (\ALU|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1602_combout\,
	datab => \Mem_dados|Memoria~1607_combout\,
	datac => \ALU|Add0~4_combout\,
	datad => \Mem_dados|Memoria~1609_combout\,
	combout => \muxDepoisULA|X[27]~85_combout\);

-- Location: LCCOMB_X69_Y28_N10
\muxDepoisULA|X[27]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[27]~110_combout\ = (\mux_ULAMem~input_o\ & (\habLeituraMEM~input_o\ & (!\ALU|Add0~6_combout\ & \muxDepoisULA|X[27]~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ULAMem~input_o\,
	datab => \habLeituraMEM~input_o\,
	datac => \ALU|Add0~6_combout\,
	datad => \muxDepoisULA|X[27]~85_combout\,
	combout => \muxDepoisULA|X[27]~110_combout\);

-- Location: LCCOMB_X69_Y28_N8
\muxDepoisULA|X[27]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[27]~86_combout\ = (\muxDepoisULA|X[27]~84_combout\) # ((\muxDepoisULA|X[27]~110_combout\) # ((!\mux_ULAMem~input_o\ & \ALU|Add0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ULAMem~input_o\,
	datab => \ALU|Add0~27_combout\,
	datac => \muxDepoisULA|X[27]~84_combout\,
	datad => \muxDepoisULA|X[27]~110_combout\,
	combout => \muxDepoisULA|X[27]~86_combout\);

-- Location: LCCOMB_X69_Y28_N30
\Banco_Regis|registers~65feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~65feeder_combout\ = \muxDepoisULA|X[27]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[27]~86_combout\,
	combout => \Banco_Regis|registers~65feeder_combout\);

-- Location: FF_X69_Y28_N31
\Banco_Regis|registers~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~65feeder_combout\,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~65_q\);

-- Location: LCCOMB_X69_Y28_N26
\Banco_Regis|registers~1216\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1216_combout\ = (\Banco_Regis|registers~65_q\ & ((\PC|DOUT[3]~_Duplicate_1_q\) # ((\PC|DOUT[5]~_Duplicate_1_q\) # (\PC|DOUT[4]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[3]~_Duplicate_1_q\,
	datab => \Banco_Regis|registers~65_q\,
	datac => \PC|DOUT[5]~_Duplicate_1_q\,
	datad => \PC|DOUT[4]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1216_combout\);

-- Location: LCCOMB_X68_Y27_N16
\muxAntesULA|X[27]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[27]~67_combout\ = (!\mux_RtIm~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1168_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~65_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_RtIm~input_o\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \Banco_Regis|registers~65_q\,
	datad => \Banco_Regis|registers~1168_combout\,
	combout => \muxAntesULA|X[27]~67_combout\);

-- Location: LCCOMB_X67_Y30_N22
\ALU|Bnot|Add0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~55_combout\ = (\ALU|Bnot|Add0~54\ & (\UC_ULA|Equal0~0_combout\ $ ((!\muxAntesULA|X[27]~67_combout\)))) # (!\ALU|Bnot|Add0~54\ & ((\UC_ULA|Equal0~0_combout\ $ (\muxAntesULA|X[27]~67_combout\)) # (GND)))
-- \ALU|Bnot|Add0~56\ = CARRY((\UC_ULA|Equal0~0_combout\ $ (!\muxAntesULA|X[27]~67_combout\)) # (!\ALU|Bnot|Add0~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|Equal0~0_combout\,
	datab => \muxAntesULA|X[27]~67_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~54\,
	combout => \ALU|Bnot|Add0~55_combout\,
	cout => \ALU|Bnot|Add0~56\);

-- Location: LCCOMB_X68_Y30_N22
\ALU|somaSub[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[27]~54_combout\ = (\Banco_Regis|registers~1216_combout\ & ((\ALU|Bnot|Add0~55_combout\ & (\ALU|somaSub[26]~53\ & VCC)) # (!\ALU|Bnot|Add0~55_combout\ & (!\ALU|somaSub[26]~53\)))) # (!\Banco_Regis|registers~1216_combout\ & 
-- ((\ALU|Bnot|Add0~55_combout\ & (!\ALU|somaSub[26]~53\)) # (!\ALU|Bnot|Add0~55_combout\ & ((\ALU|somaSub[26]~53\) # (GND)))))
-- \ALU|somaSub[27]~55\ = CARRY((\Banco_Regis|registers~1216_combout\ & (!\ALU|Bnot|Add0~55_combout\ & !\ALU|somaSub[26]~53\)) # (!\Banco_Regis|registers~1216_combout\ & ((!\ALU|somaSub[26]~53\) # (!\ALU|Bnot|Add0~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1216_combout\,
	datab => \ALU|Bnot|Add0~55_combout\,
	datad => VCC,
	cin => \ALU|somaSub[26]~53\,
	combout => \ALU|somaSub[27]~54_combout\,
	cout => \ALU|somaSub[27]~55\);

-- Location: LCCOMB_X68_Y28_N22
\ALU|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~27_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[27]~54_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\Banco_Regis|registers~1216_combout\ & ((\ALU|Bnot|Add0~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~0_combout\,
	datab => \Banco_Regis|registers~1216_combout\,
	datac => \ALU|somaSub[27]~54_combout\,
	datad => \ALU|Bnot|Add0~55_combout\,
	combout => \ALU|Add0~27_combout\);

-- Location: FF_X68_Y27_N31
\Banco_Regis|registers~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~91_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~386_q\);

-- Location: FF_X68_Y27_N7
\Banco_Regis|registers~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~91_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~354_q\);

-- Location: LCCOMB_X68_Y27_N6
\Banco_Regis|registers~1170\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1170_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~386_q\)) # (!\PC|DOUT[2]~_Duplicate_1_q\ & ((\Banco_Regis|registers~354_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~386_q\,
	datab => \PC|DOUT[2]~_Duplicate_1_q\,
	datac => \Banco_Regis|registers~354_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \Banco_Regis|registers~1170_combout\);

-- Location: LCCOMB_X68_Y27_N12
\Banco_Regis|registers~1171\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1171_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~1170_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~66_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1170_combout\,
	datab => \Banco_Regis|registers~66_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \Banco_Regis|registers~1171_combout\);

-- Location: LCCOMB_X74_Y27_N10
\Mem_dados|Memoria~354feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~354feeder_combout\ = \Banco_Regis|registers~1171_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1171_combout\,
	combout => \Mem_dados|Memoria~354feeder_combout\);

-- Location: FF_X74_Y27_N11
\Mem_dados|Memoria~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~354feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~354_q\);

-- Location: FF_X72_Y27_N27
\Mem_dados|Memoria~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1171_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~322_q\);

-- Location: LCCOMB_X72_Y27_N26
\Mem_dados|Memoria~1618\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1618_combout\ = (\ALU|Add0~3_combout\ & (((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~354_q\)) # (!\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~322_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~354_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~322_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1618_combout\);

-- Location: LCCOMB_X74_Y27_N0
\Mem_dados|Memoria~386feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~386feeder_combout\ = \Banco_Regis|registers~1171_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1171_combout\,
	combout => \Mem_dados|Memoria~386feeder_combout\);

-- Location: FF_X74_Y27_N1
\Mem_dados|Memoria~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~386feeder_combout\,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~386_q\);

-- Location: FF_X72_Y27_N9
\Mem_dados|Memoria~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1171_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~418_q\);

-- Location: LCCOMB_X72_Y27_N8
\Mem_dados|Memoria~1619\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1619_combout\ = (\Mem_dados|Memoria~1618_combout\ & (((\Mem_dados|Memoria~418_q\) # (!\ALU|Add0~3_combout\)))) # (!\Mem_dados|Memoria~1618_combout\ & (\Mem_dados|Memoria~386_q\ & ((\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1618_combout\,
	datab => \Mem_dados|Memoria~386_q\,
	datac => \Mem_dados|Memoria~418_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1619_combout\);

-- Location: LCCOMB_X62_Y27_N2
\Mem_dados|Memoria~514feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~514feeder_combout\ = \Banco_Regis|registers~1171_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1171_combout\,
	combout => \Mem_dados|Memoria~514feeder_combout\);

-- Location: FF_X62_Y27_N3
\Mem_dados|Memoria~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~514feeder_combout\,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~514_q\);

-- Location: FF_X63_Y27_N11
\Mem_dados|Memoria~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1171_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~450_q\);

-- Location: LCCOMB_X63_Y27_N10
\Mem_dados|Memoria~1625\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1625_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~514_q\) # ((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & (((\Mem_dados|Memoria~450_q\ & !\ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~514_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~450_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1625_combout\);

-- Location: LCCOMB_X60_Y27_N18
\Mem_dados|Memoria~546feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~546feeder_combout\ = \Banco_Regis|registers~1171_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1171_combout\,
	combout => \Mem_dados|Memoria~546feeder_combout\);

-- Location: FF_X60_Y27_N19
\Mem_dados|Memoria~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~546feeder_combout\,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~546_q\);

-- Location: FF_X63_Y27_N9
\Mem_dados|Memoria~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1171_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~482_q\);

-- Location: LCCOMB_X63_Y27_N8
\Mem_dados|Memoria~1626\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1626_combout\ = (\Mem_dados|Memoria~1625_combout\ & ((\Mem_dados|Memoria~546_q\) # ((!\ALU|Add0~2_combout\)))) # (!\Mem_dados|Memoria~1625_combout\ & (((\Mem_dados|Memoria~482_q\ & \ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1625_combout\,
	datab => \Mem_dados|Memoria~546_q\,
	datac => \Mem_dados|Memoria~482_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1626_combout\);

-- Location: LCCOMB_X75_Y32_N20
\Mem_dados|Memoria~98feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~98feeder_combout\ = \Banco_Regis|registers~1171_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1171_combout\,
	combout => \Mem_dados|Memoria~98feeder_combout\);

-- Location: FF_X75_Y32_N21
\Mem_dados|Memoria~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~98feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~98_q\);

-- Location: FF_X74_Y30_N5
\Mem_dados|Memoria~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1171_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~66_q\);

-- Location: LCCOMB_X74_Y30_N4
\Mem_dados|Memoria~1622\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1622_combout\ = (\ALU|Add0~3_combout\ & (((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~98_q\)) # (!\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~66_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~98_q\,
	datac => \Mem_dados|Memoria~66_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1622_combout\);

-- Location: FF_X74_Y30_N27
\Mem_dados|Memoria~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1171_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~162_q\);

-- Location: LCCOMB_X75_Y30_N24
\Mem_dados|Memoria~130feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~130feeder_combout\ = \Banco_Regis|registers~1171_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1171_combout\,
	combout => \Mem_dados|Memoria~130feeder_combout\);

-- Location: FF_X75_Y30_N25
\Mem_dados|Memoria~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~130feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~130_q\);

-- Location: LCCOMB_X74_Y30_N26
\Mem_dados|Memoria~1623\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1623_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1622_combout\ & (\Mem_dados|Memoria~162_q\)) # (!\Mem_dados|Memoria~1622_combout\ & ((\Mem_dados|Memoria~130_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (\Mem_dados|Memoria~1622_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~1622_combout\,
	datac => \Mem_dados|Memoria~162_q\,
	datad => \Mem_dados|Memoria~130_q\,
	combout => \Mem_dados|Memoria~1623_combout\);

-- Location: LCCOMB_X61_Y30_N10
\Mem_dados|Memoria~226feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~226feeder_combout\ = \Banco_Regis|registers~1171_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1171_combout\,
	combout => \Mem_dados|Memoria~226feeder_combout\);

-- Location: FF_X61_Y30_N11
\Mem_dados|Memoria~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~226feeder_combout\,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~226_q\);

-- Location: FF_X61_Y27_N11
\Mem_dados|Memoria~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1171_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~290_q\);

-- Location: FF_X61_Y27_N17
\Mem_dados|Memoria~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1171_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~194_q\);

-- Location: LCCOMB_X60_Y27_N24
\Mem_dados|Memoria~258feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~258feeder_combout\ = \Banco_Regis|registers~1171_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1171_combout\,
	combout => \Mem_dados|Memoria~258feeder_combout\);

-- Location: FF_X60_Y27_N25
\Mem_dados|Memoria~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~258feeder_combout\,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~258_q\);

-- Location: LCCOMB_X61_Y27_N16
\Mem_dados|Memoria~1620\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1620_combout\ = (\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\) # ((\Mem_dados|Memoria~258_q\)))) # (!\ALU|Add0~3_combout\ & (!\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~194_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~194_q\,
	datad => \Mem_dados|Memoria~258_q\,
	combout => \Mem_dados|Memoria~1620_combout\);

-- Location: LCCOMB_X61_Y27_N10
\Mem_dados|Memoria~1621\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1621_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1620_combout\ & ((\Mem_dados|Memoria~290_q\))) # (!\Mem_dados|Memoria~1620_combout\ & (\Mem_dados|Memoria~226_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1620_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~226_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~290_q\,
	datad => \Mem_dados|Memoria~1620_combout\,
	combout => \Mem_dados|Memoria~1621_combout\);

-- Location: LCCOMB_X69_Y27_N0
\Mem_dados|Memoria~1624\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1624_combout\ = (\ALU|Add0~5_combout\ & (\ALU|Add0~4_combout\)) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1621_combout\))) # (!\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~1623_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1623_combout\,
	datad => \Mem_dados|Memoria~1621_combout\,
	combout => \Mem_dados|Memoria~1624_combout\);

-- Location: LCCOMB_X69_Y27_N18
\muxDepoisULA|X[28]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[28]~90_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1624_combout\ & ((\Mem_dados|Memoria~1626_combout\))) # (!\Mem_dados|Memoria~1624_combout\ & (\Mem_dados|Memoria~1619_combout\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1624_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~1619_combout\,
	datac => \Mem_dados|Memoria~1626_combout\,
	datad => \Mem_dados|Memoria~1624_combout\,
	combout => \muxDepoisULA|X[28]~90_combout\);

-- Location: LCCOMB_X69_Y27_N12
\muxDepoisULA|X[28]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[28]~111_combout\ = (\habLeituraMEM~input_o\ & (!\ALU|Add0~6_combout\ & (\mux_ULAMem~input_o\ & \muxDepoisULA|X[28]~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habLeituraMEM~input_o\,
	datab => \ALU|Add0~6_combout\,
	datac => \mux_ULAMem~input_o\,
	datad => \muxDepoisULA|X[28]~90_combout\,
	combout => \muxDepoisULA|X[28]~111_combout\);

-- Location: LCCOMB_X70_Y30_N24
\Mem_dados|Memoria~866feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~866feeder_combout\ = \Banco_Regis|registers~1171_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1171_combout\,
	combout => \Mem_dados|Memoria~866feeder_combout\);

-- Location: FF_X70_Y30_N25
\Mem_dados|Memoria~866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~866feeder_combout\,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~866_q\);

-- Location: FF_X70_Y30_N15
\Mem_dados|Memoria~994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1171_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~994_q\);

-- Location: LCCOMB_X72_Y30_N20
\Mem_dados|Memoria~738feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~738feeder_combout\ = \Banco_Regis|registers~1171_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1171_combout\,
	combout => \Mem_dados|Memoria~738feeder_combout\);

-- Location: FF_X72_Y30_N21
\Mem_dados|Memoria~738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~738feeder_combout\,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~738_q\);

-- Location: FF_X72_Y30_N31
\Mem_dados|Memoria~610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1171_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~610_q\);

-- Location: LCCOMB_X72_Y30_N30
\Mem_dados|Memoria~1614\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1614_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~738_q\) # ((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & (((\Mem_dados|Memoria~610_q\ & !\ALU|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~738_q\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~610_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1614_combout\);

-- Location: LCCOMB_X70_Y30_N14
\Mem_dados|Memoria~1615\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1615_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1614_combout\ & ((\Mem_dados|Memoria~994_q\))) # (!\Mem_dados|Memoria~1614_combout\ & (\Mem_dados|Memoria~866_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1614_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~866_q\,
	datac => \Mem_dados|Memoria~994_q\,
	datad => \Mem_dados|Memoria~1614_combout\,
	combout => \Mem_dados|Memoria~1615_combout\);

-- Location: LCCOMB_X69_Y33_N6
\Mem_dados|Memoria~706feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~706feeder_combout\ = \Banco_Regis|registers~1171_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1171_combout\,
	combout => \Mem_dados|Memoria~706feeder_combout\);

-- Location: FF_X69_Y33_N7
\Mem_dados|Memoria~706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~706feeder_combout\,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~706_q\);

-- Location: LCCOMB_X69_Y33_N24
\Mem_dados|Memoria~834feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~834feeder_combout\ = \Banco_Regis|registers~1171_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1171_combout\,
	combout => \Mem_dados|Memoria~834feeder_combout\);

-- Location: FF_X69_Y33_N25
\Mem_dados|Memoria~834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~834feeder_combout\,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~834_q\);

-- Location: FF_X68_Y33_N21
\Mem_dados|Memoria~578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1171_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~578_q\);

-- Location: LCCOMB_X68_Y33_N20
\Mem_dados|Memoria~1616\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1616_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~834_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~578_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~834_q\,
	datac => \Mem_dados|Memoria~578_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1616_combout\);

-- Location: FF_X68_Y33_N11
\Mem_dados|Memoria~962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1171_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~962_q\);

-- Location: LCCOMB_X68_Y33_N10
\Mem_dados|Memoria~1617\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1617_combout\ = (\Mem_dados|Memoria~1616_combout\ & (((\Mem_dados|Memoria~962_q\) # (!\ALU|Add0~4_combout\)))) # (!\Mem_dados|Memoria~1616_combout\ & (\Mem_dados|Memoria~706_q\ & ((\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~706_q\,
	datab => \Mem_dados|Memoria~1616_combout\,
	datac => \Mem_dados|Memoria~962_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1617_combout\);

-- Location: LCCOMB_X70_Y29_N4
\muxDepoisULA|X[28]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[28]~88_combout\ = (\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~1615_combout\)) # (!\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1617_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~1615_combout\,
	datad => \Mem_dados|Memoria~1617_combout\,
	combout => \muxDepoisULA|X[28]~88_combout\);

-- Location: FF_X73_Y29_N13
\Mem_dados|Memoria~642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1171_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~642_q\);

-- Location: LCCOMB_X74_Y29_N2
\Mem_dados|Memoria~898feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~898feeder_combout\ = \Banco_Regis|registers~1171_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1171_combout\,
	combout => \Mem_dados|Memoria~898feeder_combout\);

-- Location: FF_X74_Y29_N3
\Mem_dados|Memoria~898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~898feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~898_q\);

-- Location: LCCOMB_X73_Y29_N12
\Mem_dados|Memoria~1610\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1610_combout\ = (\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\) # ((\Mem_dados|Memoria~898_q\)))) # (!\ALU|Add0~5_combout\ & (!\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~642_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~642_q\,
	datad => \Mem_dados|Memoria~898_q\,
	combout => \Mem_dados|Memoria~1610_combout\);

-- Location: LCCOMB_X74_Y29_N28
\Mem_dados|Memoria~770feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~770feeder_combout\ = \Banco_Regis|registers~1171_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1171_combout\,
	combout => \Mem_dados|Memoria~770feeder_combout\);

-- Location: FF_X74_Y29_N29
\Mem_dados|Memoria~770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~770feeder_combout\,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~770_q\);

-- Location: FF_X73_Y29_N11
\Mem_dados|Memoria~1026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1171_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1026_q\);

-- Location: LCCOMB_X73_Y29_N10
\Mem_dados|Memoria~1611\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1611_combout\ = (\Mem_dados|Memoria~1610_combout\ & (((\Mem_dados|Memoria~1026_q\) # (!\ALU|Add0~4_combout\)))) # (!\Mem_dados|Memoria~1610_combout\ & (\Mem_dados|Memoria~770_q\ & ((\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1610_combout\,
	datab => \Mem_dados|Memoria~770_q\,
	datac => \Mem_dados|Memoria~1026_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1611_combout\);

-- Location: LCCOMB_X67_Y25_N4
\Mem_dados|Memoria~930feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~930feeder_combout\ = \Banco_Regis|registers~1171_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1171_combout\,
	combout => \Mem_dados|Memoria~930feeder_combout\);

-- Location: FF_X67_Y25_N5
\Mem_dados|Memoria~930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~930feeder_combout\,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~930_q\);

-- Location: FF_X67_Y25_N23
\Mem_dados|Memoria~1058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1171_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1058_q\);

-- Location: LCCOMB_X68_Y25_N12
\Mem_dados|Memoria~802feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~802feeder_combout\ = \Banco_Regis|registers~1171_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1171_combout\,
	combout => \Mem_dados|Memoria~802feeder_combout\);

-- Location: FF_X68_Y25_N13
\Mem_dados|Memoria~802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~802feeder_combout\,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~802_q\);

-- Location: FF_X68_Y25_N27
\Mem_dados|Memoria~674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1171_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~674_q\);

-- Location: LCCOMB_X68_Y25_N26
\Mem_dados|Memoria~1612\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1612_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~802_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~674_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~802_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~674_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1612_combout\);

-- Location: LCCOMB_X67_Y25_N22
\Mem_dados|Memoria~1613\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1613_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1612_combout\ & ((\Mem_dados|Memoria~1058_q\))) # (!\Mem_dados|Memoria~1612_combout\ & (\Mem_dados|Memoria~930_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1612_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~930_q\,
	datac => \Mem_dados|Memoria~1058_q\,
	datad => \Mem_dados|Memoria~1612_combout\,
	combout => \Mem_dados|Memoria~1613_combout\);

-- Location: LCCOMB_X70_Y29_N10
\muxDepoisULA|X[28]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[28]~87_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1613_combout\))) # (!\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~1611_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~1611_combout\,
	datad => \Mem_dados|Memoria~1613_combout\,
	combout => \muxDepoisULA|X[28]~87_combout\);

-- Location: LCCOMB_X70_Y29_N14
\muxDepoisULA|X[28]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[28]~89_combout\ = (\muxDepoisULA|X[0]~16_combout\ & ((\ALU|Add0~3_combout\ & ((\muxDepoisULA|X[28]~87_combout\))) # (!\ALU|Add0~3_combout\ & (\muxDepoisULA|X[28]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxDepoisULA|X[0]~16_combout\,
	datab => \ALU|Add0~3_combout\,
	datac => \muxDepoisULA|X[28]~88_combout\,
	datad => \muxDepoisULA|X[28]~87_combout\,
	combout => \muxDepoisULA|X[28]~89_combout\);

-- Location: LCCOMB_X69_Y27_N4
\muxDepoisULA|X[28]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[28]~91_combout\ = (\muxDepoisULA|X[28]~111_combout\) # ((\muxDepoisULA|X[28]~89_combout\) # ((!\mux_ULAMem~input_o\ & \ALU|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxDepoisULA|X[28]~111_combout\,
	datab => \mux_ULAMem~input_o\,
	datac => \ALU|Add0~28_combout\,
	datad => \muxDepoisULA|X[28]~89_combout\,
	combout => \muxDepoisULA|X[28]~91_combout\);

-- Location: FF_X69_Y27_N21
\Banco_Regis|registers~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~91_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~66_q\);

-- Location: LCCOMB_X68_Y27_N2
\muxAntesULA|X[28]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[28]~68_combout\ = (!\mux_RtIm~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1170_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~66_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_RtIm~input_o\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \Banco_Regis|registers~66_q\,
	datad => \Banco_Regis|registers~1170_combout\,
	combout => \muxAntesULA|X[28]~68_combout\);

-- Location: LCCOMB_X67_Y30_N24
\ALU|Bnot|Add0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~57_combout\ = (\ALU|Bnot|Add0~56\ & ((\muxAntesULA|X[28]~68_combout\ $ (\UC_ULA|Equal0~0_combout\)))) # (!\ALU|Bnot|Add0~56\ & (\muxAntesULA|X[28]~68_combout\ $ (\UC_ULA|Equal0~0_combout\ $ (VCC))))
-- \ALU|Bnot|Add0~58\ = CARRY((!\ALU|Bnot|Add0~56\ & (\muxAntesULA|X[28]~68_combout\ $ (\UC_ULA|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxAntesULA|X[28]~68_combout\,
	datab => \UC_ULA|Equal0~0_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~56\,
	combout => \ALU|Bnot|Add0~57_combout\,
	cout => \ALU|Bnot|Add0~58\);

-- Location: LCCOMB_X68_Y27_N4
\Banco_Regis|registers~1217\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1217_combout\ = (\Banco_Regis|registers~66_q\ & ((\PC|DOUT[5]~_Duplicate_1_q\) # ((\PC|DOUT[3]~_Duplicate_1_q\) # (\PC|DOUT[4]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[5]~_Duplicate_1_q\,
	datab => \PC|DOUT[3]~_Duplicate_1_q\,
	datac => \Banco_Regis|registers~66_q\,
	datad => \PC|DOUT[4]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1217_combout\);

-- Location: LCCOMB_X68_Y30_N24
\ALU|somaSub[28]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[28]~56_combout\ = ((\Banco_Regis|registers~1217_combout\ $ (\ALU|Bnot|Add0~57_combout\ $ (!\ALU|somaSub[27]~55\)))) # (GND)
-- \ALU|somaSub[28]~57\ = CARRY((\Banco_Regis|registers~1217_combout\ & ((\ALU|Bnot|Add0~57_combout\) # (!\ALU|somaSub[27]~55\))) # (!\Banco_Regis|registers~1217_combout\ & (\ALU|Bnot|Add0~57_combout\ & !\ALU|somaSub[27]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1217_combout\,
	datab => \ALU|Bnot|Add0~57_combout\,
	datad => VCC,
	cin => \ALU|somaSub[27]~55\,
	combout => \ALU|somaSub[28]~56_combout\,
	cout => \ALU|somaSub[28]~57\);

-- Location: LCCOMB_X68_Y27_N0
\ALU|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~28_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[28]~56_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\ALU|Bnot|Add0~57_combout\ & (\Banco_Regis|registers~1217_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~57_combout\,
	datab => \UC_ULA|ULActrl[1]~0_combout\,
	datac => \Banco_Regis|registers~1217_combout\,
	datad => \ALU|somaSub[28]~56_combout\,
	combout => \ALU|Add0~28_combout\);

-- Location: FF_X69_Y28_N5
\Banco_Regis|registers~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~96_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~387_q\);

-- Location: FF_X69_Y27_N27
\Banco_Regis|registers~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~96_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~355_q\);

-- Location: LCCOMB_X69_Y27_N26
\Banco_Regis|registers~1172\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1172_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~387_q\)) # (!\PC|DOUT[2]~_Duplicate_1_q\ & ((\Banco_Regis|registers~355_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~387_q\,
	datab => \PC|DOUT[2]~_Duplicate_1_q\,
	datac => \Banco_Regis|registers~355_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	combout => \Banco_Regis|registers~1172_combout\);

-- Location: LCCOMB_X69_Y27_N20
\Banco_Regis|registers~1173\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1173_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~1172_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~67_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1172_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datad => \Banco_Regis|registers~67_q\,
	combout => \Banco_Regis|registers~1173_combout\);

-- Location: LCCOMB_X69_Y34_N14
\Mem_dados|Memoria~835feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~835feeder_combout\ = \Banco_Regis|registers~1173_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1173_combout\,
	combout => \Mem_dados|Memoria~835feeder_combout\);

-- Location: FF_X69_Y34_N15
\Mem_dados|Memoria~835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~835feeder_combout\,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~835_q\);

-- Location: FF_X69_Y34_N5
\Mem_dados|Memoria~963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1173_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~963_q\);

-- Location: LCCOMB_X70_Y34_N0
\Mem_dados|Memoria~707feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~707feeder_combout\ = \Banco_Regis|registers~1173_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1173_combout\,
	combout => \Mem_dados|Memoria~707feeder_combout\);

-- Location: FF_X70_Y34_N1
\Mem_dados|Memoria~707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~707feeder_combout\,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~707_q\);

-- Location: FF_X70_Y34_N27
\Mem_dados|Memoria~579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1173_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~579_q\);

-- Location: LCCOMB_X70_Y34_N26
\Mem_dados|Memoria~1633\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1633_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~707_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~579_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~707_q\,
	datac => \Mem_dados|Memoria~579_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1633_combout\);

-- Location: LCCOMB_X69_Y34_N4
\Mem_dados|Memoria~1634\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1634_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1633_combout\ & ((\Mem_dados|Memoria~963_q\))) # (!\Mem_dados|Memoria~1633_combout\ & (\Mem_dados|Memoria~835_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1633_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~835_q\,
	datac => \Mem_dados|Memoria~963_q\,
	datad => \Mem_dados|Memoria~1633_combout\,
	combout => \Mem_dados|Memoria~1634_combout\);

-- Location: LCCOMB_X75_Y29_N18
\Mem_dados|Memoria~899feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~899feeder_combout\ = \Banco_Regis|registers~1173_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1173_combout\,
	combout => \Mem_dados|Memoria~899feeder_combout\);

-- Location: FF_X75_Y29_N19
\Mem_dados|Memoria~899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~899feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~899_q\);

-- Location: LCCOMB_X75_Y29_N8
\Mem_dados|Memoria~771feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~771feeder_combout\ = \Banco_Regis|registers~1173_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1173_combout\,
	combout => \Mem_dados|Memoria~771feeder_combout\);

-- Location: FF_X75_Y29_N9
\Mem_dados|Memoria~771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~771feeder_combout\,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~771_q\);

-- Location: FF_X73_Y29_N5
\Mem_dados|Memoria~643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1173_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~643_q\);

-- Location: LCCOMB_X73_Y29_N4
\Mem_dados|Memoria~1631\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1631_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~771_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~643_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~771_q\,
	datac => \Mem_dados|Memoria~643_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1631_combout\);

-- Location: FF_X73_Y29_N3
\Mem_dados|Memoria~1027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1173_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1027_q\);

-- Location: LCCOMB_X73_Y29_N2
\Mem_dados|Memoria~1632\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1632_combout\ = (\Mem_dados|Memoria~1631_combout\ & (((\Mem_dados|Memoria~1027_q\) # (!\ALU|Add0~5_combout\)))) # (!\Mem_dados|Memoria~1631_combout\ & (\Mem_dados|Memoria~899_q\ & ((\ALU|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~899_q\,
	datab => \Mem_dados|Memoria~1631_combout\,
	datac => \Mem_dados|Memoria~1027_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1632_combout\);

-- Location: LCCOMB_X70_Y27_N4
\muxDepoisULA|X[29]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[29]~93_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1632_combout\))) # (!\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~1634_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~1634_combout\,
	datad => \Mem_dados|Memoria~1632_combout\,
	combout => \muxDepoisULA|X[29]~93_combout\);

-- Location: LCCOMB_X70_Y30_N2
\Mem_dados|Memoria~995feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~995feeder_combout\ = \Banco_Regis|registers~1173_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1173_combout\,
	combout => \Mem_dados|Memoria~995feeder_combout\);

-- Location: FF_X70_Y30_N3
\Mem_dados|Memoria~995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~995feeder_combout\,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~995_q\);

-- Location: FF_X72_Y30_N25
\Mem_dados|Memoria~739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1173_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~739_q\);

-- Location: LCCOMB_X70_Y30_N12
\Mem_dados|Memoria~867feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~867feeder_combout\ = \Banco_Regis|registers~1173_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1173_combout\,
	combout => \Mem_dados|Memoria~867feeder_combout\);

-- Location: FF_X70_Y30_N13
\Mem_dados|Memoria~867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~867feeder_combout\,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~867_q\);

-- Location: FF_X72_Y30_N7
\Mem_dados|Memoria~611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1173_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~611_q\);

-- Location: LCCOMB_X72_Y30_N6
\Mem_dados|Memoria~1627\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1627_combout\ = (\ALU|Add0~4_combout\ & (((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & ((\ALU|Add0~5_combout\ & (\Mem_dados|Memoria~867_q\)) # (!\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~611_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~867_q\,
	datac => \Mem_dados|Memoria~611_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1627_combout\);

-- Location: LCCOMB_X72_Y30_N24
\Mem_dados|Memoria~1628\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1628_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1627_combout\ & (\Mem_dados|Memoria~995_q\)) # (!\Mem_dados|Memoria~1627_combout\ & ((\Mem_dados|Memoria~739_q\))))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1627_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~995_q\,
	datac => \Mem_dados|Memoria~739_q\,
	datad => \Mem_dados|Memoria~1627_combout\,
	combout => \Mem_dados|Memoria~1628_combout\);

-- Location: LCCOMB_X68_Y25_N24
\Mem_dados|Memoria~803feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~803feeder_combout\ = \Banco_Regis|registers~1173_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1173_combout\,
	combout => \Mem_dados|Memoria~803feeder_combout\);

-- Location: FF_X68_Y25_N25
\Mem_dados|Memoria~803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~803feeder_combout\,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~803_q\);

-- Location: FF_X69_Y25_N31
\Mem_dados|Memoria~1059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1173_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1059_q\);

-- Location: LCCOMB_X69_Y25_N4
\Mem_dados|Memoria~931feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~931feeder_combout\ = \Banco_Regis|registers~1173_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1173_combout\,
	combout => \Mem_dados|Memoria~931feeder_combout\);

-- Location: FF_X69_Y25_N5
\Mem_dados|Memoria~931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~931feeder_combout\,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~931_q\);

-- Location: FF_X68_Y25_N15
\Mem_dados|Memoria~675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1173_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~675_q\);

-- Location: LCCOMB_X68_Y25_N14
\Mem_dados|Memoria~1629\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1629_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~931_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~675_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~931_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~675_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1629_combout\);

-- Location: LCCOMB_X69_Y25_N30
\Mem_dados|Memoria~1630\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1630_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1629_combout\ & ((\Mem_dados|Memoria~1059_q\))) # (!\Mem_dados|Memoria~1629_combout\ & (\Mem_dados|Memoria~803_q\)))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1629_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~803_q\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1059_q\,
	datad => \Mem_dados|Memoria~1629_combout\,
	combout => \Mem_dados|Memoria~1630_combout\);

-- Location: LCCOMB_X70_Y27_N18
\muxDepoisULA|X[29]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[29]~92_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1630_combout\))) # (!\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~1628_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~1628_combout\,
	datad => \Mem_dados|Memoria~1630_combout\,
	combout => \muxDepoisULA|X[29]~92_combout\);

-- Location: LCCOMB_X70_Y27_N20
\muxDepoisULA|X[29]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[29]~94_combout\ = (\muxDepoisULA|X[0]~16_combout\ & ((\ALU|Add0~2_combout\ & ((\muxDepoisULA|X[29]~92_combout\))) # (!\ALU|Add0~2_combout\ & (\muxDepoisULA|X[29]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxDepoisULA|X[0]~16_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \muxDepoisULA|X[29]~93_combout\,
	datad => \muxDepoisULA|X[29]~92_combout\,
	combout => \muxDepoisULA|X[29]~94_combout\);

-- Location: LCCOMB_X74_Y27_N8
\Mem_dados|Memoria~355feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~355feeder_combout\ = \Banco_Regis|registers~1173_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1173_combout\,
	combout => \Mem_dados|Memoria~355feeder_combout\);

-- Location: FF_X74_Y27_N9
\Mem_dados|Memoria~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~355feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~355_q\);

-- Location: FF_X72_Y27_N13
\Mem_dados|Memoria~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1173_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~419_q\);

-- Location: LCCOMB_X74_Y27_N18
\Mem_dados|Memoria~387feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~387feeder_combout\ = \Banco_Regis|registers~1173_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1173_combout\,
	combout => \Mem_dados|Memoria~387feeder_combout\);

-- Location: FF_X74_Y27_N19
\Mem_dados|Memoria~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~387feeder_combout\,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~387_q\);

-- Location: FF_X72_Y27_N3
\Mem_dados|Memoria~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1173_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~323_q\);

-- Location: LCCOMB_X72_Y27_N2
\Mem_dados|Memoria~1637\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1637_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~387_q\) # ((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & (((\Mem_dados|Memoria~323_q\ & !\ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~387_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~323_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1637_combout\);

-- Location: LCCOMB_X72_Y27_N12
\Mem_dados|Memoria~1638\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1638_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1637_combout\ & ((\Mem_dados|Memoria~419_q\))) # (!\Mem_dados|Memoria~1637_combout\ & (\Mem_dados|Memoria~355_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1637_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~355_q\,
	datac => \Mem_dados|Memoria~419_q\,
	datad => \Mem_dados|Memoria~1637_combout\,
	combout => \Mem_dados|Memoria~1638_combout\);

-- Location: LCCOMB_X75_Y32_N14
\Mem_dados|Memoria~99feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~99feeder_combout\ = \Banco_Regis|registers~1173_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1173_combout\,
	combout => \Mem_dados|Memoria~99feeder_combout\);

-- Location: FF_X75_Y32_N15
\Mem_dados|Memoria~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~99feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~99_q\);

-- Location: FF_X74_Y30_N23
\Mem_dados|Memoria~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1173_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~163_q\);

-- Location: LCCOMB_X75_Y30_N22
\Mem_dados|Memoria~131feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~131feeder_combout\ = \Banco_Regis|registers~1173_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1173_combout\,
	combout => \Mem_dados|Memoria~131feeder_combout\);

-- Location: FF_X75_Y30_N23
\Mem_dados|Memoria~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~131feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~131_q\);

-- Location: FF_X74_Y30_N25
\Mem_dados|Memoria~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1173_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~67_q\);

-- Location: LCCOMB_X74_Y30_N24
\Mem_dados|Memoria~1639\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1639_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~131_q\) # ((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & (((\Mem_dados|Memoria~67_q\ & !\ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~131_q\,
	datac => \Mem_dados|Memoria~67_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1639_combout\);

-- Location: LCCOMB_X74_Y30_N22
\Mem_dados|Memoria~1640\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1640_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1639_combout\ & ((\Mem_dados|Memoria~163_q\))) # (!\Mem_dados|Memoria~1639_combout\ & (\Mem_dados|Memoria~99_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1639_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~99_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~163_q\,
	datad => \Mem_dados|Memoria~1639_combout\,
	combout => \Mem_dados|Memoria~1640_combout\);

-- Location: LCCOMB_X70_Y27_N2
\Mem_dados|Memoria~1641\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1641_combout\ = (\ALU|Add0~4_combout\ & (((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & ((\ALU|Add0~5_combout\ & (\Mem_dados|Memoria~1638_combout\)) # (!\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1640_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1638_combout\,
	datab => \Mem_dados|Memoria~1640_combout\,
	datac => \ALU|Add0~4_combout\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1641_combout\);

-- Location: LCCOMB_X65_Y27_N8
\Mem_dados|Memoria~547feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~547feeder_combout\ = \Banco_Regis|registers~1173_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1173_combout\,
	combout => \Mem_dados|Memoria~547feeder_combout\);

-- Location: FF_X65_Y27_N9
\Mem_dados|Memoria~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~547feeder_combout\,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~547_q\);

-- Location: FF_X62_Y27_N9
\Mem_dados|Memoria~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1173_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~515_q\);

-- Location: LCCOMB_X63_Y27_N20
\Mem_dados|Memoria~483feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~483feeder_combout\ = \Banco_Regis|registers~1173_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1173_combout\,
	combout => \Mem_dados|Memoria~483feeder_combout\);

-- Location: FF_X63_Y27_N21
\Mem_dados|Memoria~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~483feeder_combout\,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~483_q\);

-- Location: FF_X63_Y27_N3
\Mem_dados|Memoria~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1173_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~451_q\);

-- Location: LCCOMB_X63_Y27_N2
\Mem_dados|Memoria~1642\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1642_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~483_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~451_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~483_q\,
	datac => \Mem_dados|Memoria~451_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1642_combout\);

-- Location: LCCOMB_X62_Y27_N8
\Mem_dados|Memoria~1643\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1643_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1642_combout\ & (\Mem_dados|Memoria~547_q\)) # (!\Mem_dados|Memoria~1642_combout\ & ((\Mem_dados|Memoria~515_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1642_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~547_q\,
	datac => \Mem_dados|Memoria~515_q\,
	datad => \Mem_dados|Memoria~1642_combout\,
	combout => \Mem_dados|Memoria~1643_combout\);

-- Location: LCCOMB_X60_Y30_N6
\Mem_dados|Memoria~259feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~259feeder_combout\ = \Banco_Regis|registers~1173_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1173_combout\,
	combout => \Mem_dados|Memoria~259feeder_combout\);

-- Location: FF_X60_Y30_N7
\Mem_dados|Memoria~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~259feeder_combout\,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~259_q\);

-- Location: FF_X61_Y27_N27
\Mem_dados|Memoria~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1173_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~291_q\);

-- Location: FF_X61_Y27_N13
\Mem_dados|Memoria~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1173_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~195_q\);

-- Location: LCCOMB_X61_Y30_N28
\Mem_dados|Memoria~227feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~227feeder_combout\ = \Banco_Regis|registers~1173_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1173_combout\,
	combout => \Mem_dados|Memoria~227feeder_combout\);

-- Location: FF_X61_Y30_N29
\Mem_dados|Memoria~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~227feeder_combout\,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~227_q\);

-- Location: LCCOMB_X61_Y27_N12
\Mem_dados|Memoria~1635\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1635_combout\ = (\ALU|Add0~3_combout\ & (\ALU|Add0~2_combout\)) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~227_q\))) # (!\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~195_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~195_q\,
	datad => \Mem_dados|Memoria~227_q\,
	combout => \Mem_dados|Memoria~1635_combout\);

-- Location: LCCOMB_X61_Y27_N26
\Mem_dados|Memoria~1636\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1636_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1635_combout\ & ((\Mem_dados|Memoria~291_q\))) # (!\Mem_dados|Memoria~1635_combout\ & (\Mem_dados|Memoria~259_q\)))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1635_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~259_q\,
	datac => \Mem_dados|Memoria~291_q\,
	datad => \Mem_dados|Memoria~1635_combout\,
	combout => \Mem_dados|Memoria~1636_combout\);

-- Location: LCCOMB_X69_Y27_N10
\muxDepoisULA|X[29]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[29]~95_combout\ = (\Mem_dados|Memoria~1641_combout\ & (((\Mem_dados|Memoria~1643_combout\)) # (!\ALU|Add0~4_combout\))) # (!\Mem_dados|Memoria~1641_combout\ & (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1636_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1641_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1643_combout\,
	datad => \Mem_dados|Memoria~1636_combout\,
	combout => \muxDepoisULA|X[29]~95_combout\);

-- Location: LCCOMB_X69_Y27_N2
\muxDepoisULA|X[29]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[29]~112_combout\ = (\habLeituraMEM~input_o\ & (!\ALU|Add0~6_combout\ & (\mux_ULAMem~input_o\ & \muxDepoisULA|X[29]~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habLeituraMEM~input_o\,
	datab => \ALU|Add0~6_combout\,
	datac => \mux_ULAMem~input_o\,
	datad => \muxDepoisULA|X[29]~95_combout\,
	combout => \muxDepoisULA|X[29]~112_combout\);

-- Location: LCCOMB_X69_Y27_N8
\muxDepoisULA|X[29]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[29]~96_combout\ = (\muxDepoisULA|X[29]~94_combout\) # ((\muxDepoisULA|X[29]~112_combout\) # ((\ALU|Add0~29_combout\ & !\mux_ULAMem~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~29_combout\,
	datab => \mux_ULAMem~input_o\,
	datac => \muxDepoisULA|X[29]~94_combout\,
	datad => \muxDepoisULA|X[29]~112_combout\,
	combout => \muxDepoisULA|X[29]~96_combout\);

-- Location: FF_X69_Y27_N9
\Banco_Regis|registers~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \muxDepoisULA|X[29]~96_combout\,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~67_q\);

-- Location: LCCOMB_X68_Y27_N10
\Banco_Regis|registers~1218\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1218_combout\ = (\Banco_Regis|registers~67_q\ & ((\PC|DOUT[5]~_Duplicate_1_q\) # ((\PC|DOUT[3]~_Duplicate_1_q\) # (\PC|DOUT[4]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[5]~_Duplicate_1_q\,
	datab => \PC|DOUT[3]~_Duplicate_1_q\,
	datac => \Banco_Regis|registers~67_q\,
	datad => \PC|DOUT[4]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1218_combout\);

-- Location: LCCOMB_X69_Y27_N30
\muxAntesULA|X[29]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[29]~69_combout\ = (!\mux_RtIm~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~1172_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~67_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_RtIm~input_o\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \Banco_Regis|registers~1172_combout\,
	datad => \Banco_Regis|registers~67_q\,
	combout => \muxAntesULA|X[29]~69_combout\);

-- Location: LCCOMB_X67_Y30_N26
\ALU|Bnot|Add0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~59_combout\ = (\ALU|Bnot|Add0~58\ & (\muxAntesULA|X[29]~69_combout\ $ ((!\UC_ULA|Equal0~0_combout\)))) # (!\ALU|Bnot|Add0~58\ & ((\muxAntesULA|X[29]~69_combout\ $ (\UC_ULA|Equal0~0_combout\)) # (GND)))
-- \ALU|Bnot|Add0~60\ = CARRY((\muxAntesULA|X[29]~69_combout\ $ (!\UC_ULA|Equal0~0_combout\)) # (!\ALU|Bnot|Add0~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxAntesULA|X[29]~69_combout\,
	datab => \UC_ULA|Equal0~0_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~58\,
	combout => \ALU|Bnot|Add0~59_combout\,
	cout => \ALU|Bnot|Add0~60\);

-- Location: LCCOMB_X68_Y30_N26
\ALU|somaSub[29]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[29]~58_combout\ = (\ALU|Bnot|Add0~59_combout\ & ((\Banco_Regis|registers~1218_combout\ & (\ALU|somaSub[28]~57\ & VCC)) # (!\Banco_Regis|registers~1218_combout\ & (!\ALU|somaSub[28]~57\)))) # (!\ALU|Bnot|Add0~59_combout\ & 
-- ((\Banco_Regis|registers~1218_combout\ & (!\ALU|somaSub[28]~57\)) # (!\Banco_Regis|registers~1218_combout\ & ((\ALU|somaSub[28]~57\) # (GND)))))
-- \ALU|somaSub[29]~59\ = CARRY((\ALU|Bnot|Add0~59_combout\ & (!\Banco_Regis|registers~1218_combout\ & !\ALU|somaSub[28]~57\)) # (!\ALU|Bnot|Add0~59_combout\ & ((!\ALU|somaSub[28]~57\) # (!\Banco_Regis|registers~1218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~59_combout\,
	datab => \Banco_Regis|registers~1218_combout\,
	datad => VCC,
	cin => \ALU|somaSub[28]~57\,
	combout => \ALU|somaSub[29]~58_combout\,
	cout => \ALU|somaSub[29]~59\);

-- Location: LCCOMB_X68_Y27_N14
\ALU|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~29_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[29]~58_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\Banco_Regis|registers~1218_combout\ & (\ALU|Bnot|Add0~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1218_combout\,
	datab => \UC_ULA|ULActrl[1]~0_combout\,
	datac => \ALU|Bnot|Add0~59_combout\,
	datad => \ALU|somaSub[29]~58_combout\,
	combout => \ALU|Add0~29_combout\);

-- Location: LCCOMB_X68_Y26_N28
\Banco_Regis|registers~356feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~356feeder_combout\ = \muxDepoisULA|X[30]~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[30]~101_combout\,
	combout => \Banco_Regis|registers~356feeder_combout\);

-- Location: FF_X68_Y26_N29
\Banco_Regis|registers~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~356feeder_combout\,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~356_q\);

-- Location: FF_X67_Y26_N27
\Banco_Regis|registers~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[30]~101_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~388_q\);

-- Location: LCCOMB_X67_Y26_N26
\Banco_Regis|registers~1174\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1174_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\PC|DOUT[2]~_Duplicate_1_q\ & ((\Banco_Regis|registers~388_q\))) # (!\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~356_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~356_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \Banco_Regis|registers~388_q\,
	datad => \PC|DOUT[2]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1174_combout\);

-- Location: LCCOMB_X67_Y26_N16
\Banco_Regis|registers~1175\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1175_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~1174_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~68_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \Banco_Regis|registers~1174_combout\,
	datad => \Banco_Regis|registers~68_q\,
	combout => \Banco_Regis|registers~1175_combout\);

-- Location: LCCOMB_X74_Y27_N28
\Mem_dados|Memoria~388feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~388feeder_combout\ = \Banco_Regis|registers~1175_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1175_combout\,
	combout => \Mem_dados|Memoria~388feeder_combout\);

-- Location: FF_X74_Y27_N29
\Mem_dados|Memoria~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~388feeder_combout\,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~388_q\);

-- Location: FF_X72_Y27_N17
\Mem_dados|Memoria~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1175_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~420_q\);

-- Location: LCCOMB_X74_Y27_N30
\Mem_dados|Memoria~356feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~356feeder_combout\ = \Banco_Regis|registers~1175_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1175_combout\,
	combout => \Mem_dados|Memoria~356feeder_combout\);

-- Location: FF_X74_Y27_N31
\Mem_dados|Memoria~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~356feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~356_q\);

-- Location: FF_X72_Y27_N23
\Mem_dados|Memoria~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1175_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~324_q\);

-- Location: LCCOMB_X72_Y27_N22
\Mem_dados|Memoria~1652\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1652_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~356_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~324_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~356_q\,
	datac => \Mem_dados|Memoria~324_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1652_combout\);

-- Location: LCCOMB_X72_Y27_N16
\Mem_dados|Memoria~1653\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1653_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1652_combout\ & ((\Mem_dados|Memoria~420_q\))) # (!\Mem_dados|Memoria~1652_combout\ & (\Mem_dados|Memoria~388_q\)))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1652_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~388_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~420_q\,
	datad => \Mem_dados|Memoria~1652_combout\,
	combout => \Mem_dados|Memoria~1653_combout\);

-- Location: LCCOMB_X65_Y27_N10
\Mem_dados|Memoria~548feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~548feeder_combout\ = \Banco_Regis|registers~1175_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1175_combout\,
	combout => \Mem_dados|Memoria~548feeder_combout\);

-- Location: FF_X65_Y27_N11
\Mem_dados|Memoria~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~548feeder_combout\,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~548_q\);

-- Location: FF_X63_Y27_N25
\Mem_dados|Memoria~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1175_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~484_q\);

-- Location: LCCOMB_X62_Y27_N10
\Mem_dados|Memoria~516feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~516feeder_combout\ = \Banco_Regis|registers~1175_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1175_combout\,
	combout => \Mem_dados|Memoria~516feeder_combout\);

-- Location: FF_X62_Y27_N11
\Mem_dados|Memoria~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~516feeder_combout\,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~516_q\);

-- Location: FF_X63_Y27_N19
\Mem_dados|Memoria~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1175_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~452_q\);

-- Location: LCCOMB_X63_Y27_N18
\Mem_dados|Memoria~1659\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1659_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~516_q\) # ((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & (((\Mem_dados|Memoria~452_q\ & !\ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~516_q\,
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~452_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1659_combout\);

-- Location: LCCOMB_X63_Y27_N24
\Mem_dados|Memoria~1660\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1660_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1659_combout\ & (\Mem_dados|Memoria~548_q\)) # (!\Mem_dados|Memoria~1659_combout\ & ((\Mem_dados|Memoria~484_q\))))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1659_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~548_q\,
	datac => \Mem_dados|Memoria~484_q\,
	datad => \Mem_dados|Memoria~1659_combout\,
	combout => \Mem_dados|Memoria~1660_combout\);

-- Location: LCCOMB_X75_Y32_N26
\Mem_dados|Memoria~100feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~100feeder_combout\ = \Banco_Regis|registers~1175_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1175_combout\,
	combout => \Mem_dados|Memoria~100feeder_combout\);

-- Location: FF_X75_Y32_N27
\Mem_dados|Memoria~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~100feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~100_q\);

-- Location: FF_X73_Y32_N5
\Mem_dados|Memoria~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1175_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~68_q\);

-- Location: LCCOMB_X73_Y32_N4
\Mem_dados|Memoria~1656\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1656_combout\ = (\ALU|Add0~3_combout\ & (((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~100_q\)) # (!\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~68_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~100_q\,
	datac => \Mem_dados|Memoria~68_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1656_combout\);

-- Location: FF_X73_Y32_N11
\Mem_dados|Memoria~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1175_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~164_q\);

-- Location: LCCOMB_X75_Y32_N4
\Mem_dados|Memoria~132feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~132feeder_combout\ = \Banco_Regis|registers~1175_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1175_combout\,
	combout => \Mem_dados|Memoria~132feeder_combout\);

-- Location: FF_X75_Y32_N5
\Mem_dados|Memoria~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~132feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~132_q\);

-- Location: LCCOMB_X73_Y32_N10
\Mem_dados|Memoria~1657\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1657_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1656_combout\ & (\Mem_dados|Memoria~164_q\)) # (!\Mem_dados|Memoria~1656_combout\ & ((\Mem_dados|Memoria~132_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (\Mem_dados|Memoria~1656_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~1656_combout\,
	datac => \Mem_dados|Memoria~164_q\,
	datad => \Mem_dados|Memoria~132_q\,
	combout => \Mem_dados|Memoria~1657_combout\);

-- Location: LCCOMB_X60_Y31_N22
\Mem_dados|Memoria~228feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~228feeder_combout\ = \Banco_Regis|registers~1175_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1175_combout\,
	combout => \Mem_dados|Memoria~228feeder_combout\);

-- Location: FF_X60_Y31_N23
\Mem_dados|Memoria~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~228feeder_combout\,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~228_q\);

-- Location: FF_X61_Y31_N15
\Mem_dados|Memoria~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1175_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~292_q\);

-- Location: LCCOMB_X60_Y31_N8
\Mem_dados|Memoria~260feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~260feeder_combout\ = \Banco_Regis|registers~1175_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1175_combout\,
	combout => \Mem_dados|Memoria~260feeder_combout\);

-- Location: FF_X60_Y31_N9
\Mem_dados|Memoria~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~260feeder_combout\,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~260_q\);

-- Location: FF_X61_Y31_N1
\Mem_dados|Memoria~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1175_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~196_q\);

-- Location: LCCOMB_X61_Y31_N0
\Mem_dados|Memoria~1654\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1654_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~260_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~196_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~260_q\,
	datac => \Mem_dados|Memoria~196_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1654_combout\);

-- Location: LCCOMB_X61_Y31_N14
\Mem_dados|Memoria~1655\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1655_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1654_combout\ & ((\Mem_dados|Memoria~292_q\))) # (!\Mem_dados|Memoria~1654_combout\ & (\Mem_dados|Memoria~228_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1654_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~228_q\,
	datac => \Mem_dados|Memoria~292_q\,
	datad => \Mem_dados|Memoria~1654_combout\,
	combout => \Mem_dados|Memoria~1655_combout\);

-- Location: LCCOMB_X70_Y27_N10
\Mem_dados|Memoria~1658\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1658_combout\ = (\ALU|Add0~5_combout\ & (\ALU|Add0~4_combout\)) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1655_combout\))) # (!\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~1657_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1657_combout\,
	datad => \Mem_dados|Memoria~1655_combout\,
	combout => \Mem_dados|Memoria~1658_combout\);

-- Location: LCCOMB_X70_Y27_N0
\muxDepoisULA|X[30]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[30]~100_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1658_combout\ & ((\Mem_dados|Memoria~1660_combout\))) # (!\Mem_dados|Memoria~1658_combout\ & (\Mem_dados|Memoria~1653_combout\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1658_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~1653_combout\,
	datac => \Mem_dados|Memoria~1660_combout\,
	datad => \Mem_dados|Memoria~1658_combout\,
	combout => \muxDepoisULA|X[30]~100_combout\);

-- Location: LCCOMB_X70_Y27_N22
\muxDepoisULA|X[30]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[30]~113_combout\ = (\mux_ULAMem~input_o\ & (\habLeituraMEM~input_o\ & (!\ALU|Add0~6_combout\ & \muxDepoisULA|X[30]~100_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ULAMem~input_o\,
	datab => \habLeituraMEM~input_o\,
	datac => \ALU|Add0~6_combout\,
	datad => \muxDepoisULA|X[30]~100_combout\,
	combout => \muxDepoisULA|X[30]~113_combout\);

-- Location: LCCOMB_X69_Y25_N24
\Mem_dados|Memoria~932feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~932feeder_combout\ = \Banco_Regis|registers~1175_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1175_combout\,
	combout => \Mem_dados|Memoria~932feeder_combout\);

-- Location: FF_X69_Y25_N25
\Mem_dados|Memoria~932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~932feeder_combout\,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~932_q\);

-- Location: FF_X69_Y25_N19
\Mem_dados|Memoria~1060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1175_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1060_q\);

-- Location: LCCOMB_X68_Y25_N0
\Mem_dados|Memoria~804feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~804feeder_combout\ = \Banco_Regis|registers~1175_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1175_combout\,
	combout => \Mem_dados|Memoria~804feeder_combout\);

-- Location: FF_X68_Y25_N1
\Mem_dados|Memoria~804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~804feeder_combout\,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~804_q\);

-- Location: FF_X68_Y25_N11
\Mem_dados|Memoria~676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1175_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~676_q\);

-- Location: LCCOMB_X68_Y25_N10
\Mem_dados|Memoria~1646\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1646_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~804_q\) # ((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & (((\Mem_dados|Memoria~676_q\ & !\ALU|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~804_q\,
	datac => \Mem_dados|Memoria~676_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1646_combout\);

-- Location: LCCOMB_X69_Y25_N18
\Mem_dados|Memoria~1647\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1647_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1646_combout\ & ((\Mem_dados|Memoria~1060_q\))) # (!\Mem_dados|Memoria~1646_combout\ & (\Mem_dados|Memoria~932_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1646_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~932_q\,
	datac => \Mem_dados|Memoria~1060_q\,
	datad => \Mem_dados|Memoria~1646_combout\,
	combout => \Mem_dados|Memoria~1647_combout\);

-- Location: LCCOMB_X73_Y31_N2
\Mem_dados|Memoria~772feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~772feeder_combout\ = \Banco_Regis|registers~1175_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1175_combout\,
	combout => \Mem_dados|Memoria~772feeder_combout\);

-- Location: FF_X73_Y31_N3
\Mem_dados|Memoria~772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~772feeder_combout\,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~772_q\);

-- Location: FF_X72_Y31_N3
\Mem_dados|Memoria~1028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1175_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1028_q\);

-- Location: LCCOMB_X73_Y30_N30
\Mem_dados|Memoria~900feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~900feeder_combout\ = \Banco_Regis|registers~1175_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1175_combout\,
	combout => \Mem_dados|Memoria~900feeder_combout\);

-- Location: FF_X73_Y30_N31
\Mem_dados|Memoria~900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~900feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~900_q\);

-- Location: FF_X72_Y31_N13
\Mem_dados|Memoria~644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1175_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~644_q\);

-- Location: LCCOMB_X72_Y31_N12
\Mem_dados|Memoria~1644\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1644_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~900_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~644_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~900_q\,
	datac => \Mem_dados|Memoria~644_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1644_combout\);

-- Location: LCCOMB_X72_Y31_N2
\Mem_dados|Memoria~1645\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1645_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1644_combout\ & ((\Mem_dados|Memoria~1028_q\))) # (!\Mem_dados|Memoria~1644_combout\ & (\Mem_dados|Memoria~772_q\)))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1644_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~772_q\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~1028_q\,
	datad => \Mem_dados|Memoria~1644_combout\,
	combout => \Mem_dados|Memoria~1645_combout\);

-- Location: LCCOMB_X70_Y27_N16
\muxDepoisULA|X[30]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[30]~97_combout\ = (\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~1647_combout\)) # (!\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1645_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~1647_combout\,
	datab => \ALU|Add0~2_combout\,
	datad => \Mem_dados|Memoria~1645_combout\,
	combout => \muxDepoisULA|X[30]~97_combout\);

-- Location: LCCOMB_X70_Y34_N20
\Mem_dados|Memoria~708feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~708feeder_combout\ = \Banco_Regis|registers~1175_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1175_combout\,
	combout => \Mem_dados|Memoria~708feeder_combout\);

-- Location: FF_X70_Y34_N21
\Mem_dados|Memoria~708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~708feeder_combout\,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~708_q\);

-- Location: FF_X69_Y34_N25
\Mem_dados|Memoria~964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1175_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~964_q\);

-- Location: LCCOMB_X69_Y34_N18
\Mem_dados|Memoria~836feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~836feeder_combout\ = \Banco_Regis|registers~1175_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1175_combout\,
	combout => \Mem_dados|Memoria~836feeder_combout\);

-- Location: FF_X69_Y34_N19
\Mem_dados|Memoria~836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~836feeder_combout\,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~836_q\);

-- Location: FF_X70_Y34_N19
\Mem_dados|Memoria~580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1175_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~580_q\);

-- Location: LCCOMB_X70_Y34_N18
\Mem_dados|Memoria~1650\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1650_combout\ = (\ALU|Add0~4_combout\ & (((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & ((\ALU|Add0~5_combout\ & (\Mem_dados|Memoria~836_q\)) # (!\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~580_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~836_q\,
	datac => \Mem_dados|Memoria~580_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1650_combout\);

-- Location: LCCOMB_X69_Y34_N24
\Mem_dados|Memoria~1651\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1651_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1650_combout\ & ((\Mem_dados|Memoria~964_q\))) # (!\Mem_dados|Memoria~1650_combout\ & (\Mem_dados|Memoria~708_q\)))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1650_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~708_q\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~964_q\,
	datad => \Mem_dados|Memoria~1650_combout\,
	combout => \Mem_dados|Memoria~1651_combout\);

-- Location: LCCOMB_X70_Y30_N0
\Mem_dados|Memoria~868feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~868feeder_combout\ = \Banco_Regis|registers~1175_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1175_combout\,
	combout => \Mem_dados|Memoria~868feeder_combout\);

-- Location: FF_X70_Y30_N1
\Mem_dados|Memoria~868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~868feeder_combout\,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~868_q\);

-- Location: FF_X70_Y30_N7
\Mem_dados|Memoria~996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1175_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~996_q\);

-- Location: LCCOMB_X72_Y30_N0
\Mem_dados|Memoria~740feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~740feeder_combout\ = \Banco_Regis|registers~1175_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1175_combout\,
	combout => \Mem_dados|Memoria~740feeder_combout\);

-- Location: FF_X72_Y30_N1
\Mem_dados|Memoria~740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~740feeder_combout\,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~740_q\);

-- Location: FF_X72_Y30_N15
\Mem_dados|Memoria~612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1175_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~612_q\);

-- Location: LCCOMB_X72_Y30_N14
\Mem_dados|Memoria~1648\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1648_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~740_q\) # ((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & (((\Mem_dados|Memoria~612_q\ & !\ALU|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~740_q\,
	datac => \Mem_dados|Memoria~612_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1648_combout\);

-- Location: LCCOMB_X70_Y30_N6
\Mem_dados|Memoria~1649\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1649_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1648_combout\ & ((\Mem_dados|Memoria~996_q\))) # (!\Mem_dados|Memoria~1648_combout\ & (\Mem_dados|Memoria~868_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1648_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~868_q\,
	datac => \Mem_dados|Memoria~996_q\,
	datad => \Mem_dados|Memoria~1648_combout\,
	combout => \Mem_dados|Memoria~1649_combout\);

-- Location: LCCOMB_X70_Y27_N6
\muxDepoisULA|X[30]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[30]~98_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1649_combout\))) # (!\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~1651_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~1651_combout\,
	datad => \Mem_dados|Memoria~1649_combout\,
	combout => \muxDepoisULA|X[30]~98_combout\);

-- Location: LCCOMB_X70_Y27_N12
\muxDepoisULA|X[30]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[30]~99_combout\ = (\muxDepoisULA|X[0]~16_combout\ & ((\ALU|Add0~3_combout\ & (\muxDepoisULA|X[30]~97_combout\)) # (!\ALU|Add0~3_combout\ & ((\muxDepoisULA|X[30]~98_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \muxDepoisULA|X[30]~97_combout\,
	datac => \muxDepoisULA|X[0]~16_combout\,
	datad => \muxDepoisULA|X[30]~98_combout\,
	combout => \muxDepoisULA|X[30]~99_combout\);

-- Location: LCCOMB_X70_Y27_N24
\muxDepoisULA|X[30]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[30]~101_combout\ = (\muxDepoisULA|X[30]~113_combout\) # ((\muxDepoisULA|X[30]~99_combout\) # ((!\mux_ULAMem~input_o\ & \ALU|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ULAMem~input_o\,
	datab => \ALU|Add0~30_combout\,
	datac => \muxDepoisULA|X[30]~113_combout\,
	datad => \muxDepoisULA|X[30]~99_combout\,
	combout => \muxDepoisULA|X[30]~101_combout\);

-- Location: FF_X70_Y27_N25
\Banco_Regis|registers~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \muxDepoisULA|X[30]~101_combout\,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~68_q\);

-- Location: LCCOMB_X67_Y26_N22
\Banco_Regis|registers~1219\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1219_combout\ = (\Banco_Regis|registers~68_q\ & ((\PC|DOUT[5]~_Duplicate_1_q\) # ((\PC|DOUT[4]~_Duplicate_1_q\) # (\PC|DOUT[3]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~68_q\,
	datab => \PC|DOUT[5]~_Duplicate_1_q\,
	datac => \PC|DOUT[4]~_Duplicate_1_q\,
	datad => \PC|DOUT[3]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1219_combout\);

-- Location: LCCOMB_X67_Y26_N0
\muxAntesULA|X[30]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[30]~70_combout\ = (!\mux_RtIm~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~1174_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~68_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_RtIm~input_o\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \Banco_Regis|registers~1174_combout\,
	datad => \Banco_Regis|registers~68_q\,
	combout => \muxAntesULA|X[30]~70_combout\);

-- Location: LCCOMB_X67_Y30_N28
\ALU|Bnot|Add0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~61_combout\ = (\ALU|Bnot|Add0~60\ & ((\UC_ULA|Equal0~0_combout\ $ (\muxAntesULA|X[30]~70_combout\)))) # (!\ALU|Bnot|Add0~60\ & (\UC_ULA|Equal0~0_combout\ $ (\muxAntesULA|X[30]~70_combout\ $ (VCC))))
-- \ALU|Bnot|Add0~62\ = CARRY((!\ALU|Bnot|Add0~60\ & (\UC_ULA|Equal0~0_combout\ $ (\muxAntesULA|X[30]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|Equal0~0_combout\,
	datab => \muxAntesULA|X[30]~70_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~60\,
	combout => \ALU|Bnot|Add0~61_combout\,
	cout => \ALU|Bnot|Add0~62\);

-- Location: LCCOMB_X68_Y30_N28
\ALU|somaSub[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[30]~60_combout\ = ((\ALU|Bnot|Add0~61_combout\ $ (\Banco_Regis|registers~1219_combout\ $ (!\ALU|somaSub[29]~59\)))) # (GND)
-- \ALU|somaSub[30]~61\ = CARRY((\ALU|Bnot|Add0~61_combout\ & ((\Banco_Regis|registers~1219_combout\) # (!\ALU|somaSub[29]~59\))) # (!\ALU|Bnot|Add0~61_combout\ & (\Banco_Regis|registers~1219_combout\ & !\ALU|somaSub[29]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~61_combout\,
	datab => \Banco_Regis|registers~1219_combout\,
	datad => VCC,
	cin => \ALU|somaSub[29]~59\,
	combout => \ALU|somaSub[30]~60_combout\,
	cout => \ALU|somaSub[30]~61\);

-- Location: LCCOMB_X67_Y26_N6
\ALU|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~30_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[30]~60_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\Banco_Regis|registers~1219_combout\ & (\ALU|Bnot|Add0~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1219_combout\,
	datab => \UC_ULA|ULActrl[1]~0_combout\,
	datac => \ALU|Bnot|Add0~61_combout\,
	datad => \ALU|somaSub[30]~60_combout\,
	combout => \ALU|Add0~30_combout\);

-- Location: LCCOMB_X68_Y26_N10
\Banco_Regis|registers~357feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~357feeder_combout\ = \muxDepoisULA|X[31]~106_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[31]~106_combout\,
	combout => \Banco_Regis|registers~357feeder_combout\);

-- Location: FF_X68_Y26_N11
\Banco_Regis|registers~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~357feeder_combout\,
	ena => \Banco_Regis|registers~1189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~357_q\);

-- Location: FF_X67_Y26_N13
\Banco_Regis|registers~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[31]~106_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~1190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~389_q\);

-- Location: LCCOMB_X67_Y26_N12
\Banco_Regis|registers~1176\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1176_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\PC|DOUT[2]~_Duplicate_1_q\ & ((\Banco_Regis|registers~389_q\))) # (!\PC|DOUT[2]~_Duplicate_1_q\ & (\Banco_Regis|registers~357_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~357_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \Banco_Regis|registers~389_q\,
	datad => \PC|DOUT[2]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1176_combout\);

-- Location: LCCOMB_X67_Y26_N30
\Banco_Regis|registers~1177\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1177_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1176_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~69_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \Banco_Regis|registers~69_q\,
	datad => \Banco_Regis|registers~1176_combout\,
	combout => \Banco_Regis|registers~1177_combout\);

-- Location: LCCOMB_X74_Y28_N14
\Mem_dados|Memoria~357feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~357feeder_combout\ = \Banco_Regis|registers~1177_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1177_combout\,
	combout => \Mem_dados|Memoria~357feeder_combout\);

-- Location: FF_X74_Y28_N15
\Mem_dados|Memoria~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~357feeder_combout\,
	ena => \Mem_dados|Memoria~1711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~357_q\);

-- Location: FF_X73_Y28_N27
\Mem_dados|Memoria~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1177_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1713_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~421_q\);

-- Location: LCCOMB_X72_Y28_N10
\Mem_dados|Memoria~389feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~389feeder_combout\ = \Banco_Regis|registers~1177_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1177_combout\,
	combout => \Mem_dados|Memoria~389feeder_combout\);

-- Location: FF_X72_Y28_N11
\Mem_dados|Memoria~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~389feeder_combout\,
	ena => \Mem_dados|Memoria~1710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~389_q\);

-- Location: FF_X73_Y28_N1
\Mem_dados|Memoria~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1177_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~325_q\);

-- Location: LCCOMB_X73_Y28_N0
\Mem_dados|Memoria~1671\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1671_combout\ = (\ALU|Add0~2_combout\ & (((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & ((\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~389_q\)) # (!\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~325_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~389_q\,
	datac => \Mem_dados|Memoria~325_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1671_combout\);

-- Location: LCCOMB_X73_Y28_N26
\Mem_dados|Memoria~1672\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1672_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~1671_combout\ & ((\Mem_dados|Memoria~421_q\))) # (!\Mem_dados|Memoria~1671_combout\ & (\Mem_dados|Memoria~357_q\)))) # (!\ALU|Add0~2_combout\ & 
-- (((\Mem_dados|Memoria~1671_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~357_q\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~421_q\,
	datad => \Mem_dados|Memoria~1671_combout\,
	combout => \Mem_dados|Memoria~1672_combout\);

-- Location: LCCOMB_X75_Y32_N0
\Mem_dados|Memoria~101feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~101feeder_combout\ = \Banco_Regis|registers~1177_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1177_combout\,
	combout => \Mem_dados|Memoria~101feeder_combout\);

-- Location: FF_X75_Y32_N1
\Mem_dados|Memoria~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~101feeder_combout\,
	ena => \Mem_dados|Memoria~1719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~101_q\);

-- Location: LCCOMB_X75_Y30_N14
\Mem_dados|Memoria~133feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~133feeder_combout\ = \Banco_Regis|registers~1177_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1177_combout\,
	combout => \Mem_dados|Memoria~133feeder_combout\);

-- Location: FF_X75_Y30_N15
\Mem_dados|Memoria~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~133feeder_combout\,
	ena => \Mem_dados|Memoria~1718_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~133_q\);

-- Location: FF_X74_Y30_N9
\Mem_dados|Memoria~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1177_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~69_q\);

-- Location: LCCOMB_X74_Y30_N8
\Mem_dados|Memoria~1673\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1673_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~133_q\) # ((\ALU|Add0~2_combout\)))) # (!\ALU|Add0~3_combout\ & (((\Mem_dados|Memoria~69_q\ & !\ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~133_q\,
	datac => \Mem_dados|Memoria~69_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1673_combout\);

-- Location: FF_X74_Y30_N19
\Mem_dados|Memoria~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1177_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~165_q\);

-- Location: LCCOMB_X74_Y30_N18
\Mem_dados|Memoria~1674\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1674_combout\ = (\Mem_dados|Memoria~1673_combout\ & (((\Mem_dados|Memoria~165_q\) # (!\ALU|Add0~2_combout\)))) # (!\Mem_dados|Memoria~1673_combout\ & (\Mem_dados|Memoria~101_q\ & ((\ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~101_q\,
	datab => \Mem_dados|Memoria~1673_combout\,
	datac => \Mem_dados|Memoria~165_q\,
	datad => \ALU|Add0~2_combout\,
	combout => \Mem_dados|Memoria~1674_combout\);

-- Location: LCCOMB_X68_Y26_N0
\Mem_dados|Memoria~1675\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1675_combout\ = (\ALU|Add0~4_combout\ & (((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & ((\ALU|Add0~5_combout\ & (\Mem_dados|Memoria~1672_combout\)) # (!\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1674_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~1672_combout\,
	datac => \ALU|Add0~5_combout\,
	datad => \Mem_dados|Memoria~1674_combout\,
	combout => \Mem_dados|Memoria~1675_combout\);

-- Location: LCCOMB_X61_Y28_N4
\Mem_dados|Memoria~261feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~261feeder_combout\ = \Banco_Regis|registers~1177_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1177_combout\,
	combout => \Mem_dados|Memoria~261feeder_combout\);

-- Location: FF_X61_Y28_N5
\Mem_dados|Memoria~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~261feeder_combout\,
	ena => \Mem_dados|Memoria~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~261_q\);

-- Location: FF_X61_Y27_N31
\Mem_dados|Memoria~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1177_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~293_q\);

-- Location: FF_X61_Y27_N21
\Mem_dados|Memoria~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1177_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~197_q\);

-- Location: LCCOMB_X61_Y28_N6
\Mem_dados|Memoria~229feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~229feeder_combout\ = \Banco_Regis|registers~1177_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1177_combout\,
	combout => \Mem_dados|Memoria~229feeder_combout\);

-- Location: FF_X61_Y28_N7
\Mem_dados|Memoria~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~229feeder_combout\,
	ena => \Mem_dados|Memoria~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~229_q\);

-- Location: LCCOMB_X61_Y27_N20
\Mem_dados|Memoria~1669\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1669_combout\ = (\ALU|Add0~3_combout\ & (\ALU|Add0~2_combout\)) # (!\ALU|Add0~3_combout\ & ((\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~229_q\))) # (!\ALU|Add0~2_combout\ & (\Mem_dados|Memoria~197_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \ALU|Add0~2_combout\,
	datac => \Mem_dados|Memoria~197_q\,
	datad => \Mem_dados|Memoria~229_q\,
	combout => \Mem_dados|Memoria~1669_combout\);

-- Location: LCCOMB_X61_Y27_N30
\Mem_dados|Memoria~1670\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1670_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1669_combout\ & ((\Mem_dados|Memoria~293_q\))) # (!\Mem_dados|Memoria~1669_combout\ & (\Mem_dados|Memoria~261_q\)))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1669_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~261_q\,
	datac => \Mem_dados|Memoria~293_q\,
	datad => \Mem_dados|Memoria~1669_combout\,
	combout => \Mem_dados|Memoria~1670_combout\);

-- Location: LCCOMB_X63_Y26_N10
\Mem_dados|Memoria~549feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~549feeder_combout\ = \Banco_Regis|registers~1177_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1177_combout\,
	combout => \Mem_dados|Memoria~549feeder_combout\);

-- Location: FF_X63_Y26_N11
\Mem_dados|Memoria~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~549feeder_combout\,
	ena => \Mem_dados|Memoria~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~549_q\);

-- Location: FF_X62_Y32_N23
\Mem_dados|Memoria~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1177_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~517_q\);

-- Location: LCCOMB_X63_Y32_N24
\Mem_dados|Memoria~485feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~485feeder_combout\ = \Banco_Regis|registers~1177_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1177_combout\,
	combout => \Mem_dados|Memoria~485feeder_combout\);

-- Location: FF_X63_Y32_N25
\Mem_dados|Memoria~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~485feeder_combout\,
	ena => \Mem_dados|Memoria~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~485_q\);

-- Location: FF_X63_Y32_N19
\Mem_dados|Memoria~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1177_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~453_q\);

-- Location: LCCOMB_X63_Y32_N18
\Mem_dados|Memoria~1676\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1676_combout\ = (\ALU|Add0~2_combout\ & ((\Mem_dados|Memoria~485_q\) # ((\ALU|Add0~3_combout\)))) # (!\ALU|Add0~2_combout\ & (((\Mem_dados|Memoria~453_q\ & !\ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~2_combout\,
	datab => \Mem_dados|Memoria~485_q\,
	datac => \Mem_dados|Memoria~453_q\,
	datad => \ALU|Add0~3_combout\,
	combout => \Mem_dados|Memoria~1676_combout\);

-- Location: LCCOMB_X62_Y32_N22
\Mem_dados|Memoria~1677\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1677_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1676_combout\ & (\Mem_dados|Memoria~549_q\)) # (!\Mem_dados|Memoria~1676_combout\ & ((\Mem_dados|Memoria~517_q\))))) # (!\ALU|Add0~3_combout\ & 
-- (((\Mem_dados|Memoria~1676_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datab => \Mem_dados|Memoria~549_q\,
	datac => \Mem_dados|Memoria~517_q\,
	datad => \Mem_dados|Memoria~1676_combout\,
	combout => \Mem_dados|Memoria~1677_combout\);

-- Location: LCCOMB_X68_Y26_N30
\muxDepoisULA|X[31]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[31]~105_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1675_combout\ & ((\Mem_dados|Memoria~1677_combout\))) # (!\Mem_dados|Memoria~1675_combout\ & (\Mem_dados|Memoria~1670_combout\)))) # (!\ALU|Add0~4_combout\ & 
-- (\Mem_dados|Memoria~1675_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~1675_combout\,
	datac => \Mem_dados|Memoria~1670_combout\,
	datad => \Mem_dados|Memoria~1677_combout\,
	combout => \muxDepoisULA|X[31]~105_combout\);

-- Location: LCCOMB_X68_Y26_N4
\muxDepoisULA|X[31]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[31]~114_combout\ = (\habLeituraMEM~input_o\ & (\mux_ULAMem~input_o\ & (\muxDepoisULA|X[31]~105_combout\ & !\ALU|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \habLeituraMEM~input_o\,
	datab => \mux_ULAMem~input_o\,
	datac => \muxDepoisULA|X[31]~105_combout\,
	datad => \ALU|Add0~6_combout\,
	combout => \muxDepoisULA|X[31]~114_combout\);

-- Location: LCCOMB_X72_Y30_N12
\Mem_dados|Memoria~741feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~741feeder_combout\ = \Banco_Regis|registers~1177_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1177_combout\,
	combout => \Mem_dados|Memoria~741feeder_combout\);

-- Location: FF_X72_Y30_N13
\Mem_dados|Memoria~741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~741feeder_combout\,
	ena => \Mem_dados|Memoria~1689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~741_q\);

-- Location: FF_X70_Y30_N11
\Mem_dados|Memoria~997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1177_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~997_q\);

-- Location: LCCOMB_X70_Y30_N8
\Mem_dados|Memoria~869feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~869feeder_combout\ = \Banco_Regis|registers~1177_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1177_combout\,
	combout => \Mem_dados|Memoria~869feeder_combout\);

-- Location: FF_X70_Y30_N9
\Mem_dados|Memoria~869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~869feeder_combout\,
	ena => \Mem_dados|Memoria~1687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~869_q\);

-- Location: FF_X72_Y30_N19
\Mem_dados|Memoria~613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1177_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~613_q\);

-- Location: LCCOMB_X72_Y30_N18
\Mem_dados|Memoria~1661\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1661_combout\ = (\ALU|Add0~4_combout\ & (((\ALU|Add0~5_combout\)))) # (!\ALU|Add0~4_combout\ & ((\ALU|Add0~5_combout\ & (\Mem_dados|Memoria~869_q\)) # (!\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~613_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~869_q\,
	datac => \Mem_dados|Memoria~613_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1661_combout\);

-- Location: LCCOMB_X70_Y30_N10
\Mem_dados|Memoria~1662\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1662_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1661_combout\ & ((\Mem_dados|Memoria~997_q\))) # (!\Mem_dados|Memoria~1661_combout\ & (\Mem_dados|Memoria~741_q\)))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1661_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~741_q\,
	datab => \ALU|Add0~4_combout\,
	datac => \Mem_dados|Memoria~997_q\,
	datad => \Mem_dados|Memoria~1661_combout\,
	combout => \Mem_dados|Memoria~1662_combout\);

-- Location: LCCOMB_X67_Y25_N14
\Mem_dados|Memoria~1061feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1061feeder_combout\ = \Banco_Regis|registers~1177_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1177_combout\,
	combout => \Mem_dados|Memoria~1061feeder_combout\);

-- Location: FF_X67_Y25_N15
\Mem_dados|Memoria~1061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~1061feeder_combout\,
	ena => \Mem_dados|Memoria~1709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1061_q\);

-- Location: FF_X68_Y25_N5
\Mem_dados|Memoria~805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1177_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~805_q\);

-- Location: LCCOMB_X67_Y25_N8
\Mem_dados|Memoria~933feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~933feeder_combout\ = \Banco_Regis|registers~1177_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Banco_Regis|registers~1177_combout\,
	combout => \Mem_dados|Memoria~933feeder_combout\);

-- Location: FF_X67_Y25_N9
\Mem_dados|Memoria~933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~933feeder_combout\,
	ena => \Mem_dados|Memoria~1703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~933_q\);

-- Location: FF_X68_Y25_N3
\Mem_dados|Memoria~677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1177_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~677_q\);

-- Location: LCCOMB_X68_Y25_N2
\Mem_dados|Memoria~1663\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1663_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~933_q\) # ((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & (((\Mem_dados|Memoria~677_q\ & !\ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~933_q\,
	datab => \ALU|Add0~5_combout\,
	datac => \Mem_dados|Memoria~677_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1663_combout\);

-- Location: LCCOMB_X68_Y25_N4
\Mem_dados|Memoria~1664\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1664_combout\ = (\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~1663_combout\ & (\Mem_dados|Memoria~1061_q\)) # (!\Mem_dados|Memoria~1663_combout\ & ((\Mem_dados|Memoria~805_q\))))) # (!\ALU|Add0~4_combout\ & 
-- (((\Mem_dados|Memoria~1663_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \Mem_dados|Memoria~1061_q\,
	datac => \Mem_dados|Memoria~805_q\,
	datad => \Mem_dados|Memoria~1663_combout\,
	combout => \Mem_dados|Memoria~1664_combout\);

-- Location: LCCOMB_X68_Y26_N12
\muxDepoisULA|X[31]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[31]~102_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1664_combout\))) # (!\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~1662_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~1662_combout\,
	datad => \Mem_dados|Memoria~1664_combout\,
	combout => \muxDepoisULA|X[31]~102_combout\);

-- Location: LCCOMB_X69_Y34_N30
\Mem_dados|Memoria~837feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~837feeder_combout\ = \Banco_Regis|registers~1177_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1177_combout\,
	combout => \Mem_dados|Memoria~837feeder_combout\);

-- Location: FF_X69_Y34_N31
\Mem_dados|Memoria~837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~837feeder_combout\,
	ena => \Mem_dados|Memoria~1697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~837_q\);

-- Location: FF_X69_Y34_N1
\Mem_dados|Memoria~965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1177_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~965_q\);

-- Location: LCCOMB_X70_Y34_N4
\Mem_dados|Memoria~709feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~709feeder_combout\ = \Banco_Regis|registers~1177_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1177_combout\,
	combout => \Mem_dados|Memoria~709feeder_combout\);

-- Location: FF_X70_Y34_N5
\Mem_dados|Memoria~709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~709feeder_combout\,
	ena => \Mem_dados|Memoria~1695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~709_q\);

-- Location: FF_X70_Y34_N3
\Mem_dados|Memoria~581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1177_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~581_q\);

-- Location: LCCOMB_X70_Y34_N2
\Mem_dados|Memoria~1667\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1667_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~709_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~581_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~709_q\,
	datac => \Mem_dados|Memoria~581_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1667_combout\);

-- Location: LCCOMB_X69_Y34_N0
\Mem_dados|Memoria~1668\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1668_combout\ = (\ALU|Add0~5_combout\ & ((\Mem_dados|Memoria~1667_combout\ & ((\Mem_dados|Memoria~965_q\))) # (!\Mem_dados|Memoria~1667_combout\ & (\Mem_dados|Memoria~837_q\)))) # (!\ALU|Add0~5_combout\ & 
-- (((\Mem_dados|Memoria~1667_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~837_q\,
	datac => \Mem_dados|Memoria~965_q\,
	datad => \Mem_dados|Memoria~1667_combout\,
	combout => \Mem_dados|Memoria~1668_combout\);

-- Location: LCCOMB_X73_Y30_N12
\Mem_dados|Memoria~901feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~901feeder_combout\ = \Banco_Regis|registers~1177_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1177_combout\,
	combout => \Mem_dados|Memoria~901feeder_combout\);

-- Location: FF_X73_Y30_N13
\Mem_dados|Memoria~901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~901feeder_combout\,
	ena => \Mem_dados|Memoria~1681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~901_q\);

-- Location: LCCOMB_X75_Y30_N28
\Mem_dados|Memoria~773feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~773feeder_combout\ = \Banco_Regis|registers~1177_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Banco_Regis|registers~1177_combout\,
	combout => \Mem_dados|Memoria~773feeder_combout\);

-- Location: FF_X75_Y30_N29
\Mem_dados|Memoria~773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~773feeder_combout\,
	ena => \Mem_dados|Memoria~1679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~773_q\);

-- Location: FF_X74_Y31_N31
\Mem_dados|Memoria~645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1177_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~645_q\);

-- Location: LCCOMB_X74_Y31_N30
\Mem_dados|Memoria~1665\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1665_combout\ = (\ALU|Add0~5_combout\ & (((\ALU|Add0~4_combout\)))) # (!\ALU|Add0~5_combout\ & ((\ALU|Add0~4_combout\ & (\Mem_dados|Memoria~773_q\)) # (!\ALU|Add0~4_combout\ & ((\Mem_dados|Memoria~645_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~5_combout\,
	datab => \Mem_dados|Memoria~773_q\,
	datac => \Mem_dados|Memoria~645_q\,
	datad => \ALU|Add0~4_combout\,
	combout => \Mem_dados|Memoria~1665_combout\);

-- Location: FF_X73_Y30_N23
\Mem_dados|Memoria~1029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Banco_Regis|registers~1177_combout\,
	sload => VCC,
	ena => \Mem_dados|Memoria~1685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria~1029_q\);

-- Location: LCCOMB_X73_Y30_N22
\Mem_dados|Memoria~1666\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~1666_combout\ = (\Mem_dados|Memoria~1665_combout\ & (((\Mem_dados|Memoria~1029_q\) # (!\ALU|Add0~5_combout\)))) # (!\Mem_dados|Memoria~1665_combout\ & (\Mem_dados|Memoria~901_q\ & ((\ALU|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~901_q\,
	datab => \Mem_dados|Memoria~1665_combout\,
	datac => \Mem_dados|Memoria~1029_q\,
	datad => \ALU|Add0~5_combout\,
	combout => \Mem_dados|Memoria~1666_combout\);

-- Location: LCCOMB_X69_Y26_N24
\muxDepoisULA|X[31]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[31]~103_combout\ = (\ALU|Add0~3_combout\ & ((\Mem_dados|Memoria~1666_combout\))) # (!\ALU|Add0~3_combout\ & (\Mem_dados|Memoria~1668_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Add0~3_combout\,
	datac => \Mem_dados|Memoria~1668_combout\,
	datad => \Mem_dados|Memoria~1666_combout\,
	combout => \muxDepoisULA|X[31]~103_combout\);

-- Location: LCCOMB_X68_Y26_N18
\muxDepoisULA|X[31]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[31]~104_combout\ = (\muxDepoisULA|X[0]~16_combout\ & ((\ALU|Add0~2_combout\ & (\muxDepoisULA|X[31]~102_combout\)) # (!\ALU|Add0~2_combout\ & ((\muxDepoisULA|X[31]~103_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxDepoisULA|X[31]~102_combout\,
	datab => \muxDepoisULA|X[0]~16_combout\,
	datac => \ALU|Add0~2_combout\,
	datad => \muxDepoisULA|X[31]~103_combout\,
	combout => \muxDepoisULA|X[31]~104_combout\);

-- Location: LCCOMB_X68_Y26_N20
\muxDepoisULA|X[31]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[31]~106_combout\ = (\muxDepoisULA|X[31]~114_combout\) # ((\muxDepoisULA|X[31]~104_combout\) # ((\ALU|Add0~31_combout\ & !\mux_ULAMem~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~31_combout\,
	datab => \mux_ULAMem~input_o\,
	datac => \muxDepoisULA|X[31]~114_combout\,
	datad => \muxDepoisULA|X[31]~104_combout\,
	combout => \muxDepoisULA|X[31]~106_combout\);

-- Location: LCCOMB_X68_Y26_N8
\Banco_Regis|registers~69feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~69feeder_combout\ = \muxDepoisULA|X[31]~106_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[31]~106_combout\,
	combout => \Banco_Regis|registers~69feeder_combout\);

-- Location: FF_X68_Y26_N9
\Banco_Regis|registers~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~69feeder_combout\,
	ena => \Banco_Regis|registers~1188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~69_q\);

-- Location: LCCOMB_X68_Y26_N14
\Banco_Regis|registers~1220\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1220_combout\ = (\Banco_Regis|registers~69_q\ & ((\PC|DOUT[3]~_Duplicate_1_q\) # ((\PC|DOUT[5]~_Duplicate_1_q\) # (\PC|DOUT[4]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[3]~_Duplicate_1_q\,
	datab => \PC|DOUT[5]~_Duplicate_1_q\,
	datac => \Banco_Regis|registers~69_q\,
	datad => \PC|DOUT[4]~_Duplicate_1_q\,
	combout => \Banco_Regis|registers~1220_combout\);

-- Location: LCCOMB_X67_Y26_N24
\muxAntesULA|X[31]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[31]~71_combout\ = (!\mux_RtIm~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~1176_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~69_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_RtIm~input_o\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \Banco_Regis|registers~69_q\,
	datad => \Banco_Regis|registers~1176_combout\,
	combout => \muxAntesULA|X[31]~71_combout\);

-- Location: LCCOMB_X67_Y30_N30
\ALU|Bnot|Add0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~63_combout\ = \UC_ULA|Equal0~0_combout\ $ (\ALU|Bnot|Add0~62\ $ (\muxAntesULA|X[31]~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|Equal0~0_combout\,
	datad => \muxAntesULA|X[31]~71_combout\,
	cin => \ALU|Bnot|Add0~62\,
	combout => \ALU|Bnot|Add0~63_combout\);

-- Location: LCCOMB_X68_Y30_N30
\ALU|somaSub[31]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[31]~62_combout\ = \Banco_Regis|registers~1220_combout\ $ (\ALU|somaSub[30]~61\ $ (\ALU|Bnot|Add0~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Banco_Regis|registers~1220_combout\,
	datad => \ALU|Bnot|Add0~63_combout\,
	cin => \ALU|somaSub[30]~61\,
	combout => \ALU|somaSub[31]~62_combout\);

-- Location: LCCOMB_X68_Y26_N26
\ALU|Add0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0~31_combout\ = (\UC_ULA|ULActrl[1]~0_combout\ & (((\ALU|somaSub[31]~62_combout\)))) # (!\UC_ULA|ULActrl[1]~0_combout\ & (\Banco_Regis|registers~1220_combout\ & (\ALU|Bnot|Add0~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~0_combout\,
	datab => \Banco_Regis|registers~1220_combout\,
	datac => \ALU|Bnot|Add0~63_combout\,
	datad => \ALU|somaSub[31]~62_combout\,
	combout => \ALU|Add0~31_combout\);

-- Location: IOIBUF_X62_Y73_N22
\enderecoDisplay[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(17),
	o => \enderecoDisplay[17]~input_o\);

-- Location: IOIBUF_X58_Y73_N1
\enderecoDisplay[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(16),
	o => \enderecoDisplay[16]~input_o\);

-- Location: LCCOMB_X66_Y29_N20
\comparadorDisplay|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~10_combout\ = (\ALU|Add0~17_combout\ & (\enderecoDisplay[17]~input_o\ & (\ALU|Add0~16_combout\ $ (!\enderecoDisplay[16]~input_o\)))) # (!\ALU|Add0~17_combout\ & (!\enderecoDisplay[17]~input_o\ & (\ALU|Add0~16_combout\ $ 
-- (!\enderecoDisplay[16]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~17_combout\,
	datab => \ALU|Add0~16_combout\,
	datac => \enderecoDisplay[17]~input_o\,
	datad => \enderecoDisplay[16]~input_o\,
	combout => \comparadorDisplay|Equal0~10_combout\);

-- Location: IOIBUF_X115_Y30_N1
\enderecoDisplay[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(18),
	o => \enderecoDisplay[18]~input_o\);

-- Location: IOIBUF_X115_Y30_N8
\enderecoDisplay[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(19),
	o => \enderecoDisplay[19]~input_o\);

-- Location: LCCOMB_X109_Y30_N12
\comparadorDisplay|Equal0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~11_combout\ = (\enderecoDisplay[18]~input_o\ & (\ALU|Add0~18_combout\ & (\ALU|Add0~19_combout\ $ (!\enderecoDisplay[19]~input_o\)))) # (!\enderecoDisplay[18]~input_o\ & (!\ALU|Add0~18_combout\ & (\ALU|Add0~19_combout\ $ 
-- (!\enderecoDisplay[19]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enderecoDisplay[18]~input_o\,
	datab => \ALU|Add0~18_combout\,
	datac => \ALU|Add0~19_combout\,
	datad => \enderecoDisplay[19]~input_o\,
	combout => \comparadorDisplay|Equal0~11_combout\);

-- Location: IOIBUF_X35_Y0_N15
\enderecoDisplay[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(22),
	o => \enderecoDisplay[22]~input_o\);

-- Location: IOIBUF_X115_Y24_N8
\enderecoDisplay[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(23),
	o => \enderecoDisplay[23]~input_o\);

-- Location: LCCOMB_X67_Y24_N26
\comparadorDisplay|Equal0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~13_combout\ = (\enderecoDisplay[22]~input_o\ & (\ALU|Add0~22_combout\ & (\enderecoDisplay[23]~input_o\ $ (!\ALU|Add0~23_combout\)))) # (!\enderecoDisplay[22]~input_o\ & (!\ALU|Add0~22_combout\ & (\enderecoDisplay[23]~input_o\ $ 
-- (!\ALU|Add0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enderecoDisplay[22]~input_o\,
	datab => \ALU|Add0~22_combout\,
	datac => \enderecoDisplay[23]~input_o\,
	datad => \ALU|Add0~23_combout\,
	combout => \comparadorDisplay|Equal0~13_combout\);

-- Location: IOIBUF_X27_Y0_N22
\enderecoDisplay[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(21),
	o => \enderecoDisplay[21]~input_o\);

-- Location: IOIBUF_X115_Y20_N1
\enderecoDisplay[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(20),
	o => \enderecoDisplay[20]~input_o\);

-- Location: LCCOMB_X67_Y24_N24
\comparadorDisplay|Equal0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~12_combout\ = (\enderecoDisplay[21]~input_o\ & (\ALU|Add0~21_combout\ & (\ALU|Add0~20_combout\ $ (!\enderecoDisplay[20]~input_o\)))) # (!\enderecoDisplay[21]~input_o\ & (!\ALU|Add0~21_combout\ & (\ALU|Add0~20_combout\ $ 
-- (!\enderecoDisplay[20]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enderecoDisplay[21]~input_o\,
	datab => \ALU|Add0~20_combout\,
	datac => \ALU|Add0~21_combout\,
	datad => \enderecoDisplay[20]~input_o\,
	combout => \comparadorDisplay|Equal0~12_combout\);

-- Location: LCCOMB_X67_Y24_N12
\comparadorDisplay|Equal0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~14_combout\ = (\comparadorDisplay|Equal0~10_combout\ & (\comparadorDisplay|Equal0~11_combout\ & (\comparadorDisplay|Equal0~13_combout\ & \comparadorDisplay|Equal0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comparadorDisplay|Equal0~10_combout\,
	datab => \comparadorDisplay|Equal0~11_combout\,
	datac => \comparadorDisplay|Equal0~13_combout\,
	datad => \comparadorDisplay|Equal0~12_combout\,
	combout => \comparadorDisplay|Equal0~14_combout\);

-- Location: IOIBUF_X23_Y0_N22
\enderecoDisplay[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(1),
	o => \enderecoDisplay[1]~input_o\);

-- Location: IOIBUF_X115_Y47_N22
\enderecoDisplay[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(0),
	o => \enderecoDisplay[0]~input_o\);

-- Location: LCCOMB_X67_Y29_N18
\comparadorDisplay|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~0_combout\ = (\enderecoDisplay[1]~input_o\ & (\ALU|Add0~1_combout\ & (\enderecoDisplay[0]~input_o\ $ (!\ALU|Add0~0_combout\)))) # (!\enderecoDisplay[1]~input_o\ & (!\ALU|Add0~1_combout\ & (\enderecoDisplay[0]~input_o\ $ 
-- (!\ALU|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enderecoDisplay[1]~input_o\,
	datab => \enderecoDisplay[0]~input_o\,
	datac => \ALU|Add0~0_combout\,
	datad => \ALU|Add0~1_combout\,
	combout => \comparadorDisplay|Equal0~0_combout\);

-- Location: IOIBUF_X67_Y73_N1
\enderecoDisplay[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(6),
	o => \enderecoDisplay[6]~input_o\);

-- Location: IOIBUF_X72_Y73_N15
\enderecoDisplay[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(7),
	o => \enderecoDisplay[7]~input_o\);

-- Location: LCCOMB_X68_Y32_N24
\comparadorDisplay|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~3_combout\ = (\ALU|Add0~6_combout\ & (\enderecoDisplay[6]~input_o\ & (\ALU|Add0~7_combout\ $ (!\enderecoDisplay[7]~input_o\)))) # (!\ALU|Add0~6_combout\ & (!\enderecoDisplay[6]~input_o\ & (\ALU|Add0~7_combout\ $ 
-- (!\enderecoDisplay[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~6_combout\,
	datab => \enderecoDisplay[6]~input_o\,
	datac => \ALU|Add0~7_combout\,
	datad => \enderecoDisplay[7]~input_o\,
	combout => \comparadorDisplay|Equal0~3_combout\);

-- Location: IOIBUF_X69_Y73_N1
\enderecoDisplay[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(4),
	o => \enderecoDisplay[4]~input_o\);

-- Location: IOIBUF_X115_Y32_N1
\enderecoDisplay[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(5),
	o => \enderecoDisplay[5]~input_o\);

-- Location: LCCOMB_X68_Y32_N22
\comparadorDisplay|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~2_combout\ = (\enderecoDisplay[4]~input_o\ & (\ALU|Add0~4_combout\ & (\ALU|Add0~5_combout\ $ (!\enderecoDisplay[5]~input_o\)))) # (!\enderecoDisplay[4]~input_o\ & (!\ALU|Add0~4_combout\ & (\ALU|Add0~5_combout\ $ 
-- (!\enderecoDisplay[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enderecoDisplay[4]~input_o\,
	datab => \ALU|Add0~5_combout\,
	datac => \enderecoDisplay[5]~input_o\,
	datad => \ALU|Add0~4_combout\,
	combout => \comparadorDisplay|Equal0~2_combout\);

-- Location: IOIBUF_X115_Y44_N1
\enderecoDisplay[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(3),
	o => \enderecoDisplay[3]~input_o\);

-- Location: IOIBUF_X72_Y73_N22
\enderecoDisplay[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(2),
	o => \enderecoDisplay[2]~input_o\);

-- Location: LCCOMB_X68_Y32_N12
\comparadorDisplay|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~1_combout\ = (\enderecoDisplay[3]~input_o\ & (\ALU|Add0~3_combout\ & (\enderecoDisplay[2]~input_o\ $ (!\ALU|Add0~2_combout\)))) # (!\enderecoDisplay[3]~input_o\ & (!\ALU|Add0~3_combout\ & (\enderecoDisplay[2]~input_o\ $ 
-- (!\ALU|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enderecoDisplay[3]~input_o\,
	datab => \ALU|Add0~3_combout\,
	datac => \enderecoDisplay[2]~input_o\,
	datad => \ALU|Add0~2_combout\,
	combout => \comparadorDisplay|Equal0~1_combout\);

-- Location: LCCOMB_X68_Y32_N26
\comparadorDisplay|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~4_combout\ = (\comparadorDisplay|Equal0~0_combout\ & (\comparadorDisplay|Equal0~3_combout\ & (\comparadorDisplay|Equal0~2_combout\ & \comparadorDisplay|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comparadorDisplay|Equal0~0_combout\,
	datab => \comparadorDisplay|Equal0~3_combout\,
	datac => \comparadorDisplay|Equal0~2_combout\,
	datad => \comparadorDisplay|Equal0~1_combout\,
	combout => \comparadorDisplay|Equal0~4_combout\);

-- Location: IOIBUF_X79_Y73_N8
\enderecoDisplay[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(27),
	o => \enderecoDisplay[27]~input_o\);

-- Location: IOIBUF_X105_Y0_N15
\enderecoDisplay[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(26),
	o => \enderecoDisplay[26]~input_o\);

-- Location: LCCOMB_X79_Y24_N28
\comparadorDisplay|Equal0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~16_combout\ = (\enderecoDisplay[27]~input_o\ & (\ALU|Add0~27_combout\ & (\ALU|Add0~26_combout\ $ (!\enderecoDisplay[26]~input_o\)))) # (!\enderecoDisplay[27]~input_o\ & (!\ALU|Add0~27_combout\ & (\ALU|Add0~26_combout\ $ 
-- (!\enderecoDisplay[26]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enderecoDisplay[27]~input_o\,
	datab => \ALU|Add0~26_combout\,
	datac => \ALU|Add0~27_combout\,
	datad => \enderecoDisplay[26]~input_o\,
	combout => \comparadorDisplay|Equal0~16_combout\);

-- Location: IOIBUF_X85_Y0_N8
\enderecoDisplay[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(29),
	o => \enderecoDisplay[29]~input_o\);

-- Location: IOIBUF_X85_Y0_N15
\enderecoDisplay[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(28),
	o => \enderecoDisplay[28]~input_o\);

-- Location: LCCOMB_X85_Y1_N16
\comparadorDisplay|Equal0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~17_combout\ = (\ALU|Add0~28_combout\ & (\enderecoDisplay[28]~input_o\ & (\enderecoDisplay[29]~input_o\ $ (!\ALU|Add0~29_combout\)))) # (!\ALU|Add0~28_combout\ & (!\enderecoDisplay[28]~input_o\ & (\enderecoDisplay[29]~input_o\ $ 
-- (!\ALU|Add0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~28_combout\,
	datab => \enderecoDisplay[29]~input_o\,
	datac => \enderecoDisplay[28]~input_o\,
	datad => \ALU|Add0~29_combout\,
	combout => \comparadorDisplay|Equal0~17_combout\);

-- Location: IOIBUF_X79_Y0_N8
\enderecoDisplay[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(31),
	o => \enderecoDisplay[31]~input_o\);

-- Location: IOIBUF_X105_Y0_N22
\enderecoDisplay[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(30),
	o => \enderecoDisplay[30]~input_o\);

-- Location: LCCOMB_X79_Y1_N0
\comparadorDisplay|Equal0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~18_combout\ = (\enderecoDisplay[31]~input_o\ & (\ALU|Add0~31_combout\ & (\ALU|Add0~30_combout\ $ (!\enderecoDisplay[30]~input_o\)))) # (!\enderecoDisplay[31]~input_o\ & (!\ALU|Add0~31_combout\ & (\ALU|Add0~30_combout\ $ 
-- (!\enderecoDisplay[30]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enderecoDisplay[31]~input_o\,
	datab => \ALU|Add0~31_combout\,
	datac => \ALU|Add0~30_combout\,
	datad => \enderecoDisplay[30]~input_o\,
	combout => \comparadorDisplay|Equal0~18_combout\);

-- Location: IOIBUF_X0_Y24_N22
\enderecoDisplay[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(25),
	o => \enderecoDisplay[25]~input_o\);

-- Location: IOIBUF_X56_Y0_N15
\enderecoDisplay[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(24),
	o => \enderecoDisplay[24]~input_o\);

-- Location: LCCOMB_X66_Y24_N24
\comparadorDisplay|Equal0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~15_combout\ = (\ALU|Add0~24_combout\ & (\enderecoDisplay[24]~input_o\ & (\ALU|Add0~25_combout\ $ (!\enderecoDisplay[25]~input_o\)))) # (!\ALU|Add0~24_combout\ & (!\enderecoDisplay[24]~input_o\ & (\ALU|Add0~25_combout\ $ 
-- (!\enderecoDisplay[25]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~24_combout\,
	datab => \ALU|Add0~25_combout\,
	datac => \enderecoDisplay[25]~input_o\,
	datad => \enderecoDisplay[24]~input_o\,
	combout => \comparadorDisplay|Equal0~15_combout\);

-- Location: LCCOMB_X67_Y24_N30
\comparadorDisplay|Equal0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~19_combout\ = (\comparadorDisplay|Equal0~16_combout\ & (\comparadorDisplay|Equal0~17_combout\ & (\comparadorDisplay|Equal0~18_combout\ & \comparadorDisplay|Equal0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comparadorDisplay|Equal0~16_combout\,
	datab => \comparadorDisplay|Equal0~17_combout\,
	datac => \comparadorDisplay|Equal0~18_combout\,
	datad => \comparadorDisplay|Equal0~15_combout\,
	combout => \comparadorDisplay|Equal0~19_combout\);

-- Location: IOIBUF_X60_Y73_N8
\enderecoDisplay[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(12),
	o => \enderecoDisplay[12]~input_o\);

-- Location: IOIBUF_X115_Y28_N1
\enderecoDisplay[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(13),
	o => \enderecoDisplay[13]~input_o\);

-- Location: LCCOMB_X67_Y28_N20
\comparadorDisplay|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~7_combout\ = (\enderecoDisplay[12]~input_o\ & (\ALU|Add0~12_combout\ & (\enderecoDisplay[13]~input_o\ $ (!\ALU|Add0~13_combout\)))) # (!\enderecoDisplay[12]~input_o\ & (!\ALU|Add0~12_combout\ & (\enderecoDisplay[13]~input_o\ $ 
-- (!\ALU|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enderecoDisplay[12]~input_o\,
	datab => \ALU|Add0~12_combout\,
	datac => \enderecoDisplay[13]~input_o\,
	datad => \ALU|Add0~13_combout\,
	combout => \comparadorDisplay|Equal0~7_combout\);

-- Location: IOIBUF_X69_Y73_N15
\enderecoDisplay[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(14),
	o => \enderecoDisplay[14]~input_o\);

-- Location: IOIBUF_X69_Y73_N22
\enderecoDisplay[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(15),
	o => \enderecoDisplay[15]~input_o\);

-- Location: LCCOMB_X69_Y35_N20
\comparadorDisplay|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~8_combout\ = (\ALU|Add0~15_combout\ & (\enderecoDisplay[15]~input_o\ & (\ALU|Add0~14_combout\ $ (!\enderecoDisplay[14]~input_o\)))) # (!\ALU|Add0~15_combout\ & (!\enderecoDisplay[15]~input_o\ & (\ALU|Add0~14_combout\ $ 
-- (!\enderecoDisplay[14]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~15_combout\,
	datab => \ALU|Add0~14_combout\,
	datac => \enderecoDisplay[14]~input_o\,
	datad => \enderecoDisplay[15]~input_o\,
	combout => \comparadorDisplay|Equal0~8_combout\);

-- Location: IOIBUF_X115_Y18_N1
\enderecoDisplay[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(10),
	o => \enderecoDisplay[10]~input_o\);

-- Location: IOIBUF_X115_Y18_N8
\enderecoDisplay[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(11),
	o => \enderecoDisplay[11]~input_o\);

-- Location: LCCOMB_X114_Y18_N16
\comparadorDisplay|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~6_combout\ = (\enderecoDisplay[10]~input_o\ & (\ALU|Add0~10_combout\ & (\enderecoDisplay[11]~input_o\ $ (!\ALU|Add0~11_combout\)))) # (!\enderecoDisplay[10]~input_o\ & (!\ALU|Add0~10_combout\ & (\enderecoDisplay[11]~input_o\ $ 
-- (!\ALU|Add0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enderecoDisplay[10]~input_o\,
	datab => \enderecoDisplay[11]~input_o\,
	datac => \ALU|Add0~10_combout\,
	datad => \ALU|Add0~11_combout\,
	combout => \comparadorDisplay|Equal0~6_combout\);

-- Location: IOIBUF_X85_Y0_N1
\enderecoDisplay[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(8),
	o => \enderecoDisplay[8]~input_o\);

-- Location: IOIBUF_X115_Y26_N15
\enderecoDisplay[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(9),
	o => \enderecoDisplay[9]~input_o\);

-- Location: LCCOMB_X69_Y26_N28
\comparadorDisplay|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~5_combout\ = (\ALU|Add0~8_combout\ & (\enderecoDisplay[8]~input_o\ & (\ALU|Add0~9_combout\ $ (!\enderecoDisplay[9]~input_o\)))) # (!\ALU|Add0~8_combout\ & (!\enderecoDisplay[8]~input_o\ & (\ALU|Add0~9_combout\ $ 
-- (!\enderecoDisplay[9]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~8_combout\,
	datab => \enderecoDisplay[8]~input_o\,
	datac => \ALU|Add0~9_combout\,
	datad => \enderecoDisplay[9]~input_o\,
	combout => \comparadorDisplay|Equal0~5_combout\);

-- Location: LCCOMB_X67_Y24_N18
\comparadorDisplay|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~9_combout\ = (\comparadorDisplay|Equal0~7_combout\ & (\comparadorDisplay|Equal0~8_combout\ & (\comparadorDisplay|Equal0~6_combout\ & \comparadorDisplay|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comparadorDisplay|Equal0~7_combout\,
	datab => \comparadorDisplay|Equal0~8_combout\,
	datac => \comparadorDisplay|Equal0~6_combout\,
	datad => \comparadorDisplay|Equal0~5_combout\,
	combout => \comparadorDisplay|Equal0~9_combout\);

-- Location: LCCOMB_X67_Y24_N28
\comparadorDisplay|Equal0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~20_combout\ = (\comparadorDisplay|Equal0~14_combout\ & (\comparadorDisplay|Equal0~4_combout\ & (\comparadorDisplay|Equal0~19_combout\ & \comparadorDisplay|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comparadorDisplay|Equal0~14_combout\,
	datab => \comparadorDisplay|Equal0~4_combout\,
	datac => \comparadorDisplay|Equal0~19_combout\,
	datad => \comparadorDisplay|Equal0~9_combout\,
	combout => \comparadorDisplay|Equal0~20_combout\);

-- Location: LCCOMB_X67_Y20_N4
\Mem_Inst|MemoriaDeInstrucao~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_Inst|MemoriaDeInstrucao~1_combout\ = (!\PC|DOUT[5]~_Duplicate_1_q\ & (!\PC|DOUT[4]~_Duplicate_1_q\ & (!\PC|DOUT[3]~_Duplicate_1_q\ & \PC|DOUT[2]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[5]~_Duplicate_1_q\,
	datab => \PC|DOUT[4]~_Duplicate_1_q\,
	datac => \PC|DOUT[3]~_Duplicate_1_q\,
	datad => \PC|DOUT[2]~_Duplicate_1_q\,
	combout => \Mem_Inst|MemoriaDeInstrucao~1_combout\);

-- Location: LCCOMB_X67_Y20_N2
\Mem_Inst|MemoriaDeInstrucao~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_Inst|MemoriaDeInstrucao~2_combout\ = (!\PC|DOUT[5]~_Duplicate_1_q\ & (!\PC|DOUT[4]~_Duplicate_1_q\ & (!\PC|DOUT[3]~_Duplicate_1_q\ & !\PC|DOUT[2]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[5]~_Duplicate_1_q\,
	datab => \PC|DOUT[4]~_Duplicate_1_q\,
	datac => \PC|DOUT[3]~_Duplicate_1_q\,
	datad => \PC|DOUT[2]~_Duplicate_1_q\,
	combout => \Mem_Inst|MemoriaDeInstrucao~2_combout\);

-- Location: LCCOMB_X67_Y20_N12
\muxRt_Rd|X[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRt_Rd|X[0]~0_combout\ = (\Mem_Inst|MemoriaDeInstrucao~2_combout\ & !\Mux_RtRd~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem_Inst|MemoriaDeInstrucao~2_combout\,
	datac => \Mux_RtRd~input_o\,
	combout => \muxRt_Rd|X[0]~0_combout\);

-- Location: LCCOMB_X67_Y20_N18
\muxRt_Rd|X[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRt_Rd|X[1]~1_combout\ = (\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Mux_RtRd~input_o\ $ (\PC|DOUT[2]~_Duplicate_1_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \Mux_RtRd~input_o\,
	datad => \PC|DOUT[2]~_Duplicate_1_q\,
	combout => \muxRt_Rd|X[1]~1_combout\);

-- Location: LCCOMB_X67_Y20_N16
\muxRt_Rd|X[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRt_Rd|X[3]~2_combout\ = (\Mux_RtRd~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao~2_combout\))) # (!\Mux_RtRd~input_o\ & (\Mem_Inst|MemoriaDeInstrucao~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \Mux_RtRd~input_o\,
	datad => \Mem_Inst|MemoriaDeInstrucao~2_combout\,
	combout => \muxRt_Rd|X[3]~2_combout\);

-- Location: LCCOMB_X67_Y20_N14
\Mem_Inst|MemoriaDeInstrucao~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_Inst|MemoriaDeInstrucao~3_combout\ = (!\PC|DOUT[5]~_Duplicate_1_q\ & (!\PC|DOUT[4]~_Duplicate_1_q\ & (\PC|DOUT[3]~_Duplicate_1_q\ $ (\PC|DOUT[2]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[5]~_Duplicate_1_q\,
	datab => \PC|DOUT[4]~_Duplicate_1_q\,
	datac => \PC|DOUT[3]~_Duplicate_1_q\,
	datad => \PC|DOUT[2]~_Duplicate_1_q\,
	combout => \Mem_Inst|MemoriaDeInstrucao~3_combout\);

-- Location: LCCOMB_X65_Y31_N10
\muxAntesULA|X[0]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[0]~72_combout\ = (!\mux_RtIm~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao~0_combout\ & (\Banco_Regis|registers~1122_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao~0_combout\ & ((\Banco_Regis|registers~38_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1122_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \mux_RtIm~input_o\,
	datad => \Banco_Regis|registers~38_q\,
	combout => \muxAntesULA|X[0]~72_combout\);

-- Location: DDIOOUTCELL_X105_Y0_N11
\PC|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxProxPC|X[2]~3_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(2));

-- Location: DDIOOUTCELL_X102_Y0_N18
\PC|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxProxPC|X[3]~2_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(3));

-- Location: DDIOOUTCELL_X94_Y0_N4
\PC|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxProxPC|X[4]~1_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(4));

-- Location: DDIOOUTCELL_X94_Y0_N11
\PC|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxProxPC|X[5]~0_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(5));

-- Location: FF_X70_Y15_N5
\PC|DOUT[6]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxProxPC|X[6]~4_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[6]~_Duplicate_1_q\);

-- Location: LCCOMB_X69_Y15_N10
\add4toPC|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|Add0~8_combout\ = (\PC|DOUT[6]~_Duplicate_1_q\ & (\add4toPC|Add0~7\ $ (GND))) # (!\PC|DOUT[6]~_Duplicate_1_q\ & (!\add4toPC|Add0~7\ & VCC))
-- \add4toPC|Add0~9\ = CARRY((\PC|DOUT[6]~_Duplicate_1_q\ & !\add4toPC|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[6]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|Add0~7\,
	combout => \add4toPC|Add0~8_combout\,
	cout => \add4toPC|Add0~9\);

-- Location: LCCOMB_X70_Y15_N4
\MuxProxPC|X[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[6]~4_combout\ = (!\mux_PC~input_o\ & \add4toPC|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_PC~input_o\,
	datad => \add4toPC|Add0~8_combout\,
	combout => \MuxProxPC|X[6]~4_combout\);

-- Location: DDIOOUTCELL_X96_Y0_N11
\PC|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxProxPC|X[6]~4_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(6));

-- Location: LCCOMB_X68_Y20_N0
\PC|DOUT[7]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[7]~_Duplicate_1feeder_combout\ = \PC|DOUT[7]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC|DOUT[7]~0_combout\,
	combout => \PC|DOUT[7]~_Duplicate_1feeder_combout\);

-- Location: FF_X68_Y20_N1
\PC|DOUT[7]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[7]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao~2_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[7]~_Duplicate_1_q\);

-- Location: LCCOMB_X69_Y15_N12
\add4toPC|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|Add0~10_combout\ = (\PC|DOUT[7]~_Duplicate_1_q\ & (!\add4toPC|Add0~9\)) # (!\PC|DOUT[7]~_Duplicate_1_q\ & ((\add4toPC|Add0~9\) # (GND)))
-- \add4toPC|Add0~11\ = CARRY((!\add4toPC|Add0~9\) # (!\PC|DOUT[7]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[7]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|Add0~9\,
	combout => \add4toPC|Add0~10_combout\,
	cout => \add4toPC|Add0~11\);

-- Location: LCCOMB_X68_Y15_N8
\AddPC4andExtSin|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddPC4andExtSin|Add0~0_combout\ = (\Mem_Inst|MemoriaDeInstrucao~2_combout\ & (\add4toPC|Add0~10_combout\ $ (VCC))) # (!\Mem_Inst|MemoriaDeInstrucao~2_combout\ & (\add4toPC|Add0~10_combout\ & VCC))
-- \AddPC4andExtSin|Add0~1\ = CARRY((\Mem_Inst|MemoriaDeInstrucao~2_combout\ & \add4toPC|Add0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao~2_combout\,
	datab => \add4toPC|Add0~10_combout\,
	datad => VCC,
	combout => \AddPC4andExtSin|Add0~0_combout\,
	cout => \AddPC4andExtSin|Add0~1\);

-- Location: LCCOMB_X68_Y27_N24
\AndBEQ~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \AndBEQ~10_combout\ = (!\ALU|Add0~29_combout\ & !\ALU|Add0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Add0~29_combout\,
	datad => \ALU|Add0~28_combout\,
	combout => \AndBEQ~10_combout\);

-- Location: IOIBUF_X0_Y29_N22
\BEQ~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BEQ,
	o => \BEQ~input_o\);

-- Location: LCCOMB_X67_Y29_N4
\AndBEQ~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \AndBEQ~0_combout\ = (\BEQ~input_o\ & (!\ALU|Add0~0_combout\ & !\ALU|Add0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BEQ~input_o\,
	datac => \ALU|Add0~0_combout\,
	datad => \ALU|Add0~1_combout\,
	combout => \AndBEQ~0_combout\);

-- Location: LCCOMB_X68_Y24_N22
\AndBEQ~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \AndBEQ~1_combout\ = (!\ALU|Add0~3_combout\ & (!\ALU|Add0~2_combout\ & \AndBEQ~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU|Add0~3_combout\,
	datac => \ALU|Add0~2_combout\,
	datad => \AndBEQ~0_combout\,
	combout => \AndBEQ~1_combout\);

-- Location: LCCOMB_X68_Y24_N24
\AndBEQ~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \AndBEQ~2_combout\ = (!\ALU|Add0~4_combout\ & (!\ALU|Add0~7_combout\ & (!\ALU|Add0~5_combout\ & !\ALU|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~4_combout\,
	datab => \ALU|Add0~7_combout\,
	datac => \ALU|Add0~5_combout\,
	datad => \ALU|Add0~6_combout\,
	combout => \AndBEQ~2_combout\);

-- Location: LCCOMB_X68_Y24_N26
\AndBEQ~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \AndBEQ~3_combout\ = (!\ALU|Add0~10_combout\ & (!\ALU|Add0~9_combout\ & (!\ALU|Add0~8_combout\ & !\ALU|Add0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~10_combout\,
	datab => \ALU|Add0~9_combout\,
	datac => \ALU|Add0~8_combout\,
	datad => \ALU|Add0~11_combout\,
	combout => \AndBEQ~3_combout\);

-- Location: LCCOMB_X68_Y24_N28
\AndBEQ~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \AndBEQ~4_combout\ = (!\ALU|Add0~15_combout\ & (!\ALU|Add0~14_combout\ & (!\ALU|Add0~12_combout\ & !\ALU|Add0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~15_combout\,
	datab => \ALU|Add0~14_combout\,
	datac => \ALU|Add0~12_combout\,
	datad => \ALU|Add0~13_combout\,
	combout => \AndBEQ~4_combout\);

-- Location: LCCOMB_X68_Y24_N18
\AndBEQ~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \AndBEQ~5_combout\ = (\AndBEQ~1_combout\ & (\AndBEQ~2_combout\ & (\AndBEQ~3_combout\ & \AndBEQ~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AndBEQ~1_combout\,
	datab => \AndBEQ~2_combout\,
	datac => \AndBEQ~3_combout\,
	datad => \AndBEQ~4_combout\,
	combout => \AndBEQ~5_combout\);

-- Location: LCCOMB_X68_Y24_N4
\AndBEQ~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \AndBEQ~6_combout\ = (!\ALU|Add0~19_combout\ & (!\ALU|Add0~17_combout\ & (!\ALU|Add0~16_combout\ & !\ALU|Add0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~19_combout\,
	datab => \ALU|Add0~17_combout\,
	datac => \ALU|Add0~16_combout\,
	datad => \ALU|Add0~18_combout\,
	combout => \AndBEQ~6_combout\);

-- Location: LCCOMB_X68_Y24_N6
\AndBEQ~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \AndBEQ~7_combout\ = (!\ALU|Add0~21_combout\ & (!\ALU|Add0~20_combout\ & (!\ALU|Add0~22_combout\ & !\ALU|Add0~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~21_combout\,
	datab => \ALU|Add0~20_combout\,
	datac => \ALU|Add0~22_combout\,
	datad => \ALU|Add0~23_combout\,
	combout => \AndBEQ~7_combout\);

-- Location: LCCOMB_X68_Y24_N16
\AndBEQ~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \AndBEQ~8_combout\ = (!\ALU|Add0~24_combout\ & (\AndBEQ~5_combout\ & (\AndBEQ~6_combout\ & \AndBEQ~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~24_combout\,
	datab => \AndBEQ~5_combout\,
	datac => \AndBEQ~6_combout\,
	datad => \AndBEQ~7_combout\,
	combout => \AndBEQ~8_combout\);

-- Location: LCCOMB_X68_Y20_N2
\AndBEQ~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \AndBEQ~9_combout\ = (!\ALU|Add0~26_combout\ & (!\ALU|Add0~25_combout\ & (!\ALU|Add0~27_combout\ & \AndBEQ~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~26_combout\,
	datab => \ALU|Add0~25_combout\,
	datac => \ALU|Add0~27_combout\,
	datad => \AndBEQ~8_combout\,
	combout => \AndBEQ~9_combout\);

-- Location: LCCOMB_X68_Y20_N16
AndBEQ : cycloneive_lcell_comb
-- Equation(s):
-- \AndBEQ~combout\ = (!\ALU|Add0~30_combout\ & (!\ALU|Add0~31_combout\ & (\AndBEQ~10_combout\ & \AndBEQ~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0~30_combout\,
	datab => \ALU|Add0~31_combout\,
	datac => \AndBEQ~10_combout\,
	datad => \AndBEQ~9_combout\,
	combout => \AndBEQ~combout\);

-- Location: LCCOMB_X68_Y20_N10
\PC|DOUT[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[7]~0_combout\ = (\AndBEQ~combout\ & (\AddPC4andExtSin|Add0~0_combout\)) # (!\AndBEQ~combout\ & ((\add4toPC|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddPC4andExtSin|Add0~0_combout\,
	datac => \add4toPC|Add0~10_combout\,
	datad => \AndBEQ~combout\,
	combout => \PC|DOUT[7]~0_combout\);

-- Location: LCCOMB_X61_Y1_N28
\PC|DOUT[7]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[7]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & (\Mem_Inst|MemoriaDeInstrucao~2_combout\)) # (!\mux_PC~input_o\ & ((\PC|DOUT[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_PC~input_o\,
	datac => \Mem_Inst|MemoriaDeInstrucao~2_combout\,
	datad => \PC|DOUT[7]~0_combout\,
	combout => \PC|DOUT[7]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X60_Y0_N18
\PC|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[7]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(7));

-- Location: FF_X69_Y1_N21
\PC|DOUT[8]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \MuxProxPC|X[8]~5_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sclr => \mux_PC~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[8]~_Duplicate_1_q\);

-- Location: LCCOMB_X69_Y15_N14
\add4toPC|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|Add0~12_combout\ = (\PC|DOUT[8]~_Duplicate_1_q\ & (\add4toPC|Add0~11\ $ (GND))) # (!\PC|DOUT[8]~_Duplicate_1_q\ & (!\add4toPC|Add0~11\ & VCC))
-- \add4toPC|Add0~13\ = CARRY((\PC|DOUT[8]~_Duplicate_1_q\ & !\add4toPC|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[8]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|Add0~11\,
	combout => \add4toPC|Add0~12_combout\,
	cout => \add4toPC|Add0~13\);

-- Location: LCCOMB_X68_Y15_N10
\AddPC4andExtSin|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddPC4andExtSin|Add0~2_combout\ = (\add4toPC|Add0~12_combout\ & (!\AddPC4andExtSin|Add0~1\)) # (!\add4toPC|Add0~12_combout\ & ((\AddPC4andExtSin|Add0~1\) # (GND)))
-- \AddPC4andExtSin|Add0~3\ = CARRY((!\AddPC4andExtSin|Add0~1\) # (!\add4toPC|Add0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \add4toPC|Add0~12_combout\,
	datad => VCC,
	cin => \AddPC4andExtSin|Add0~1\,
	combout => \AddPC4andExtSin|Add0~2_combout\,
	cout => \AddPC4andExtSin|Add0~3\);

-- Location: LCCOMB_X69_Y1_N4
\MuxProxPC|X[8]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[8]~5_combout\ = (\AndBEQ~combout\ & ((\AddPC4andExtSin|Add0~2_combout\))) # (!\AndBEQ~combout\ & (\add4toPC|Add0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add4toPC|Add0~12_combout\,
	datac => \AddPC4andExtSin|Add0~2_combout\,
	datad => \AndBEQ~combout\,
	combout => \MuxProxPC|X[8]~5_combout\);

-- Location: DDIOOUTCELL_X69_Y0_N4
\PC|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxProxPC|X[8]~5_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sclr => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(8));

-- Location: FF_X80_Y1_N17
\PC|DOUT[9]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \MuxProxPC|X[9]~6_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sclr => \mux_PC~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[9]~_Duplicate_1_q\);

-- Location: LCCOMB_X69_Y15_N16
\add4toPC|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|Add0~14_combout\ = (\PC|DOUT[9]~_Duplicate_1_q\ & (!\add4toPC|Add0~13\)) # (!\PC|DOUT[9]~_Duplicate_1_q\ & ((\add4toPC|Add0~13\) # (GND)))
-- \add4toPC|Add0~15\ = CARRY((!\add4toPC|Add0~13\) # (!\PC|DOUT[9]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT[9]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|Add0~13\,
	combout => \add4toPC|Add0~14_combout\,
	cout => \add4toPC|Add0~15\);

-- Location: LCCOMB_X68_Y15_N12
\AddPC4andExtSin|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddPC4andExtSin|Add0~4_combout\ = (\add4toPC|Add0~14_combout\ & (\AddPC4andExtSin|Add0~3\ $ (GND))) # (!\add4toPC|Add0~14_combout\ & (!\AddPC4andExtSin|Add0~3\ & VCC))
-- \AddPC4andExtSin|Add0~5\ = CARRY((\add4toPC|Add0~14_combout\ & !\AddPC4andExtSin|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \add4toPC|Add0~14_combout\,
	datad => VCC,
	cin => \AddPC4andExtSin|Add0~3\,
	combout => \AddPC4andExtSin|Add0~4_combout\,
	cout => \AddPC4andExtSin|Add0~5\);

-- Location: LCCOMB_X80_Y1_N30
\MuxProxPC|X[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[9]~6_combout\ = (\AndBEQ~combout\ & (\AddPC4andExtSin|Add0~4_combout\)) # (!\AndBEQ~combout\ & ((\add4toPC|Add0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddPC4andExtSin|Add0~4_combout\,
	datac => \AndBEQ~combout\,
	datad => \add4toPC|Add0~14_combout\,
	combout => \MuxProxPC|X[9]~6_combout\);

-- Location: DDIOOUTCELL_X79_Y0_N4
\PC|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxProxPC|X[9]~6_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sclr => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(9));

-- Location: LCCOMB_X61_Y1_N8
\PC|DOUT[10]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[10]~_Duplicate_1feeder_combout\ = \MuxProxPC|X[10]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxProxPC|X[10]~7_combout\,
	combout => \PC|DOUT[10]~_Duplicate_1feeder_combout\);

-- Location: FF_X61_Y1_N9
\PC|DOUT[10]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[10]~_Duplicate_1feeder_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sclr => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[10]~_Duplicate_1_q\);

-- Location: LCCOMB_X69_Y15_N18
\add4toPC|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|Add0~16_combout\ = (\PC|DOUT[10]~_Duplicate_1_q\ & (\add4toPC|Add0~15\ $ (GND))) # (!\PC|DOUT[10]~_Duplicate_1_q\ & (!\add4toPC|Add0~15\ & VCC))
-- \add4toPC|Add0~17\ = CARRY((\PC|DOUT[10]~_Duplicate_1_q\ & !\add4toPC|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT[10]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|Add0~15\,
	combout => \add4toPC|Add0~16_combout\,
	cout => \add4toPC|Add0~17\);

-- Location: LCCOMB_X68_Y15_N14
\AddPC4andExtSin|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddPC4andExtSin|Add0~6_combout\ = (\add4toPC|Add0~16_combout\ & (!\AddPC4andExtSin|Add0~5\)) # (!\add4toPC|Add0~16_combout\ & ((\AddPC4andExtSin|Add0~5\) # (GND)))
-- \AddPC4andExtSin|Add0~7\ = CARRY((!\AddPC4andExtSin|Add0~5\) # (!\add4toPC|Add0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \add4toPC|Add0~16_combout\,
	datad => VCC,
	cin => \AddPC4andExtSin|Add0~5\,
	combout => \AddPC4andExtSin|Add0~6_combout\,
	cout => \AddPC4andExtSin|Add0~7\);

-- Location: LCCOMB_X61_Y1_N18
\MuxProxPC|X[10]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[10]~7_combout\ = (\AndBEQ~combout\ & ((\AddPC4andExtSin|Add0~6_combout\))) # (!\AndBEQ~combout\ & (\add4toPC|Add0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add4toPC|Add0~16_combout\,
	datac => \AndBEQ~combout\,
	datad => \AddPC4andExtSin|Add0~6_combout\,
	combout => \MuxProxPC|X[10]~7_combout\);

-- Location: DDIOOUTCELL_X60_Y0_N4
\PC|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxProxPC|X[10]~7_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sclr => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(10));

-- Location: FF_X73_Y1_N13
\PC|DOUT[11]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \MuxProxPC|X[11]~8_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sclr => \mux_PC~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[11]~_Duplicate_1_q\);

-- Location: LCCOMB_X69_Y15_N20
\add4toPC|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|Add0~18_combout\ = (\PC|DOUT[11]~_Duplicate_1_q\ & (!\add4toPC|Add0~17\)) # (!\PC|DOUT[11]~_Duplicate_1_q\ & ((\add4toPC|Add0~17\) # (GND)))
-- \add4toPC|Add0~19\ = CARRY((!\add4toPC|Add0~17\) # (!\PC|DOUT[11]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT[11]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|Add0~17\,
	combout => \add4toPC|Add0~18_combout\,
	cout => \add4toPC|Add0~19\);

-- Location: LCCOMB_X68_Y15_N16
\AddPC4andExtSin|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddPC4andExtSin|Add0~8_combout\ = (\add4toPC|Add0~18_combout\ & (\AddPC4andExtSin|Add0~7\ $ (GND))) # (!\add4toPC|Add0~18_combout\ & (!\AddPC4andExtSin|Add0~7\ & VCC))
-- \AddPC4andExtSin|Add0~9\ = CARRY((\add4toPC|Add0~18_combout\ & !\AddPC4andExtSin|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \add4toPC|Add0~18_combout\,
	datad => VCC,
	cin => \AddPC4andExtSin|Add0~7\,
	combout => \AddPC4andExtSin|Add0~8_combout\,
	cout => \AddPC4andExtSin|Add0~9\);

-- Location: LCCOMB_X73_Y1_N30
\MuxProxPC|X[11]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[11]~8_combout\ = (\AndBEQ~combout\ & (\AddPC4andExtSin|Add0~8_combout\)) # (!\AndBEQ~combout\ & ((\add4toPC|Add0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddPC4andExtSin|Add0~8_combout\,
	datac => \add4toPC|Add0~18_combout\,
	datad => \AndBEQ~combout\,
	combout => \MuxProxPC|X[11]~8_combout\);

-- Location: DDIOOUTCELL_X74_Y0_N18
\PC|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxProxPC|X[11]~8_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sclr => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(11));

-- Location: FF_X73_Y1_N7
\PC|DOUT[12]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \MuxProxPC|X[12]~9_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sclr => \mux_PC~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[12]~_Duplicate_1_q\);

-- Location: LCCOMB_X69_Y15_N22
\add4toPC|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|Add0~20_combout\ = (\PC|DOUT[12]~_Duplicate_1_q\ & (\add4toPC|Add0~19\ $ (GND))) # (!\PC|DOUT[12]~_Duplicate_1_q\ & (!\add4toPC|Add0~19\ & VCC))
-- \add4toPC|Add0~21\ = CARRY((\PC|DOUT[12]~_Duplicate_1_q\ & !\add4toPC|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[12]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|Add0~19\,
	combout => \add4toPC|Add0~20_combout\,
	cout => \add4toPC|Add0~21\);

-- Location: LCCOMB_X68_Y15_N18
\AddPC4andExtSin|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddPC4andExtSin|Add0~10_combout\ = (\add4toPC|Add0~20_combout\ & (!\AddPC4andExtSin|Add0~9\)) # (!\add4toPC|Add0~20_combout\ & ((\AddPC4andExtSin|Add0~9\) # (GND)))
-- \AddPC4andExtSin|Add0~11\ = CARRY((!\AddPC4andExtSin|Add0~9\) # (!\add4toPC|Add0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \add4toPC|Add0~20_combout\,
	datad => VCC,
	cin => \AddPC4andExtSin|Add0~9\,
	combout => \AddPC4andExtSin|Add0~10_combout\,
	cout => \AddPC4andExtSin|Add0~11\);

-- Location: LCCOMB_X73_Y1_N4
\MuxProxPC|X[12]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[12]~9_combout\ = (\AndBEQ~combout\ & ((\AddPC4andExtSin|Add0~10_combout\))) # (!\AndBEQ~combout\ & (\add4toPC|Add0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \add4toPC|Add0~20_combout\,
	datac => \AddPC4andExtSin|Add0~10_combout\,
	datad => \AndBEQ~combout\,
	combout => \MuxProxPC|X[12]~9_combout\);

-- Location: DDIOOUTCELL_X74_Y0_N25
\PC|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxProxPC|X[12]~9_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sclr => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(12));

-- Location: FF_X80_Y1_N23
\PC|DOUT[13]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \MuxProxPC|X[13]~10_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sclr => \mux_PC~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[13]~_Duplicate_1_q\);

-- Location: LCCOMB_X69_Y15_N24
\add4toPC|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|Add0~22_combout\ = (\PC|DOUT[13]~_Duplicate_1_q\ & (!\add4toPC|Add0~21\)) # (!\PC|DOUT[13]~_Duplicate_1_q\ & ((\add4toPC|Add0~21\) # (GND)))
-- \add4toPC|Add0~23\ = CARRY((!\add4toPC|Add0~21\) # (!\PC|DOUT[13]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[13]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|Add0~21\,
	combout => \add4toPC|Add0~22_combout\,
	cout => \add4toPC|Add0~23\);

-- Location: LCCOMB_X68_Y15_N20
\AddPC4andExtSin|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddPC4andExtSin|Add0~12_combout\ = (\add4toPC|Add0~22_combout\ & (\AddPC4andExtSin|Add0~11\ $ (GND))) # (!\add4toPC|Add0~22_combout\ & (!\AddPC4andExtSin|Add0~11\ & VCC))
-- \AddPC4andExtSin|Add0~13\ = CARRY((\add4toPC|Add0~22_combout\ & !\AddPC4andExtSin|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \add4toPC|Add0~22_combout\,
	datad => VCC,
	cin => \AddPC4andExtSin|Add0~11\,
	combout => \AddPC4andExtSin|Add0~12_combout\,
	cout => \AddPC4andExtSin|Add0~13\);

-- Location: LCCOMB_X80_Y1_N4
\MuxProxPC|X[13]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[13]~10_combout\ = (\AndBEQ~combout\ & (\AddPC4andExtSin|Add0~12_combout\)) # (!\AndBEQ~combout\ & ((\add4toPC|Add0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddPC4andExtSin|Add0~12_combout\,
	datac => \AndBEQ~combout\,
	datad => \add4toPC|Add0~22_combout\,
	combout => \MuxProxPC|X[13]~10_combout\);

-- Location: DDIOOUTCELL_X79_Y0_N18
\PC|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxProxPC|X[13]~10_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sclr => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(13));

-- Location: LCCOMB_X68_Y20_N6
\PC|DOUT[14]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[14]~_Duplicate_1feeder_combout\ = \PC|DOUT[14]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC|DOUT[14]~1_combout\,
	combout => \PC|DOUT[14]~_Duplicate_1feeder_combout\);

-- Location: FF_X68_Y20_N7
\PC|DOUT[14]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[14]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao~2_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[14]~_Duplicate_1_q\);

-- Location: LCCOMB_X69_Y15_N26
\add4toPC|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|Add0~24_combout\ = (\PC|DOUT[14]~_Duplicate_1_q\ & (\add4toPC|Add0~23\ $ (GND))) # (!\PC|DOUT[14]~_Duplicate_1_q\ & (!\add4toPC|Add0~23\ & VCC))
-- \add4toPC|Add0~25\ = CARRY((\PC|DOUT[14]~_Duplicate_1_q\ & !\add4toPC|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT[14]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|Add0~23\,
	combout => \add4toPC|Add0~24_combout\,
	cout => \add4toPC|Add0~25\);

-- Location: LCCOMB_X68_Y15_N22
\AddPC4andExtSin|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddPC4andExtSin|Add0~14_combout\ = (\Mem_Inst|MemoriaDeInstrucao~2_combout\ & ((\add4toPC|Add0~24_combout\ & (\AddPC4andExtSin|Add0~13\ & VCC)) # (!\add4toPC|Add0~24_combout\ & (!\AddPC4andExtSin|Add0~13\)))) # (!\Mem_Inst|MemoriaDeInstrucao~2_combout\ & 
-- ((\add4toPC|Add0~24_combout\ & (!\AddPC4andExtSin|Add0~13\)) # (!\add4toPC|Add0~24_combout\ & ((\AddPC4andExtSin|Add0~13\) # (GND)))))
-- \AddPC4andExtSin|Add0~15\ = CARRY((\Mem_Inst|MemoriaDeInstrucao~2_combout\ & (!\add4toPC|Add0~24_combout\ & !\AddPC4andExtSin|Add0~13\)) # (!\Mem_Inst|MemoriaDeInstrucao~2_combout\ & ((!\AddPC4andExtSin|Add0~13\) # (!\add4toPC|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao~2_combout\,
	datab => \add4toPC|Add0~24_combout\,
	datad => VCC,
	cin => \AddPC4andExtSin|Add0~13\,
	combout => \AddPC4andExtSin|Add0~14_combout\,
	cout => \AddPC4andExtSin|Add0~15\);

-- Location: LCCOMB_X68_Y20_N24
\PC|DOUT[14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[14]~1_combout\ = (\AndBEQ~combout\ & (\AddPC4andExtSin|Add0~14_combout\)) # (!\AndBEQ~combout\ & ((\add4toPC|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AddPC4andExtSin|Add0~14_combout\,
	datac => \add4toPC|Add0~24_combout\,
	datad => \AndBEQ~combout\,
	combout => \PC|DOUT[14]~1_combout\);

-- Location: LCCOMB_X67_Y1_N24
\PC|DOUT[14]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[14]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & (\Mem_Inst|MemoriaDeInstrucao~2_combout\)) # (!\mux_PC~input_o\ & ((\PC|DOUT[14]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_PC~input_o\,
	datac => \Mem_Inst|MemoriaDeInstrucao~2_combout\,
	datad => \PC|DOUT[14]~1_combout\,
	combout => \PC|DOUT[14]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X65_Y0_N4
\PC|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[14]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(14));

-- Location: FF_X74_Y1_N25
\PC|DOUT[15]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \MuxProxPC|X[15]~11_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sclr => \mux_PC~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[15]~_Duplicate_1_q\);

-- Location: LCCOMB_X69_Y15_N28
\add4toPC|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|Add0~26_combout\ = (\PC|DOUT[15]~_Duplicate_1_q\ & (!\add4toPC|Add0~25\)) # (!\PC|DOUT[15]~_Duplicate_1_q\ & ((\add4toPC|Add0~25\) # (GND)))
-- \add4toPC|Add0~27\ = CARRY((!\add4toPC|Add0~25\) # (!\PC|DOUT[15]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[15]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|Add0~25\,
	combout => \add4toPC|Add0~26_combout\,
	cout => \add4toPC|Add0~27\);

-- Location: LCCOMB_X68_Y15_N24
\AddPC4andExtSin|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddPC4andExtSin|Add0~16_combout\ = (\add4toPC|Add0~26_combout\ & (\AddPC4andExtSin|Add0~15\ $ (GND))) # (!\add4toPC|Add0~26_combout\ & (!\AddPC4andExtSin|Add0~15\ & VCC))
-- \AddPC4andExtSin|Add0~17\ = CARRY((\add4toPC|Add0~26_combout\ & !\AddPC4andExtSin|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \add4toPC|Add0~26_combout\,
	datad => VCC,
	cin => \AddPC4andExtSin|Add0~15\,
	combout => \AddPC4andExtSin|Add0~16_combout\,
	cout => \AddPC4andExtSin|Add0~17\);

-- Location: LCCOMB_X74_Y1_N4
\MuxProxPC|X[15]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[15]~11_combout\ = (\AndBEQ~combout\ & ((\AddPC4andExtSin|Add0~16_combout\))) # (!\AndBEQ~combout\ & (\add4toPC|Add0~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \add4toPC|Add0~26_combout\,
	datac => \AddPC4andExtSin|Add0~16_combout\,
	datad => \AndBEQ~combout\,
	combout => \MuxProxPC|X[15]~11_combout\);

-- Location: DDIOOUTCELL_X74_Y0_N4
\PC|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxProxPC|X[15]~11_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sclr => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(15));

-- Location: LCCOMB_X68_Y20_N28
\PC|DOUT[16]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[16]~_Duplicate_1feeder_combout\ = \PC|DOUT[16]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[16]~2_combout\,
	combout => \PC|DOUT[16]~_Duplicate_1feeder_combout\);

-- Location: FF_X68_Y20_N29
\PC|DOUT[16]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[16]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao~2_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[16]~_Duplicate_1_q\);

-- Location: LCCOMB_X69_Y15_N30
\add4toPC|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|Add0~28_combout\ = (\PC|DOUT[16]~_Duplicate_1_q\ & (\add4toPC|Add0~27\ $ (GND))) # (!\PC|DOUT[16]~_Duplicate_1_q\ & (!\add4toPC|Add0~27\ & VCC))
-- \add4toPC|Add0~29\ = CARRY((\PC|DOUT[16]~_Duplicate_1_q\ & !\add4toPC|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT[16]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|Add0~27\,
	combout => \add4toPC|Add0~28_combout\,
	cout => \add4toPC|Add0~29\);

-- Location: LCCOMB_X68_Y15_N26
\AddPC4andExtSin|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddPC4andExtSin|Add0~18_combout\ = (\Mem_Inst|MemoriaDeInstrucao~2_combout\ & ((\add4toPC|Add0~28_combout\ & (\AddPC4andExtSin|Add0~17\ & VCC)) # (!\add4toPC|Add0~28_combout\ & (!\AddPC4andExtSin|Add0~17\)))) # (!\Mem_Inst|MemoriaDeInstrucao~2_combout\ & 
-- ((\add4toPC|Add0~28_combout\ & (!\AddPC4andExtSin|Add0~17\)) # (!\add4toPC|Add0~28_combout\ & ((\AddPC4andExtSin|Add0~17\) # (GND)))))
-- \AddPC4andExtSin|Add0~19\ = CARRY((\Mem_Inst|MemoriaDeInstrucao~2_combout\ & (!\add4toPC|Add0~28_combout\ & !\AddPC4andExtSin|Add0~17\)) # (!\Mem_Inst|MemoriaDeInstrucao~2_combout\ & ((!\AddPC4andExtSin|Add0~17\) # (!\add4toPC|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao~2_combout\,
	datab => \add4toPC|Add0~28_combout\,
	datad => VCC,
	cin => \AddPC4andExtSin|Add0~17\,
	combout => \AddPC4andExtSin|Add0~18_combout\,
	cout => \AddPC4andExtSin|Add0~19\);

-- Location: LCCOMB_X68_Y20_N30
\PC|DOUT[16]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[16]~2_combout\ = (\AndBEQ~combout\ & (\AddPC4andExtSin|Add0~18_combout\)) # (!\AndBEQ~combout\ & ((\add4toPC|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddPC4andExtSin|Add0~18_combout\,
	datac => \add4toPC|Add0~28_combout\,
	datad => \AndBEQ~combout\,
	combout => \PC|DOUT[16]~2_combout\);

-- Location: LCCOMB_X63_Y1_N24
\PC|DOUT[16]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[16]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & (\Mem_Inst|MemoriaDeInstrucao~2_combout\)) # (!\mux_PC~input_o\ & ((\PC|DOUT[16]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao~2_combout\,
	datac => \PC|DOUT[16]~2_combout\,
	datad => \mux_PC~input_o\,
	combout => \PC|DOUT[16]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X62_Y0_N25
\PC|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[16]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(16));

-- Location: FF_X69_Y1_N23
\PC|DOUT[17]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \MuxProxPC|X[17]~12_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sclr => \mux_PC~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[17]~_Duplicate_1_q\);

-- Location: LCCOMB_X69_Y14_N0
\add4toPC|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|Add0~30_combout\ = (\PC|DOUT[17]~_Duplicate_1_q\ & (!\add4toPC|Add0~29\)) # (!\PC|DOUT[17]~_Duplicate_1_q\ & ((\add4toPC|Add0~29\) # (GND)))
-- \add4toPC|Add0~31\ = CARRY((!\add4toPC|Add0~29\) # (!\PC|DOUT[17]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[17]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|Add0~29\,
	combout => \add4toPC|Add0~30_combout\,
	cout => \add4toPC|Add0~31\);

-- Location: LCCOMB_X68_Y15_N28
\AddPC4andExtSin|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddPC4andExtSin|Add0~20_combout\ = (\add4toPC|Add0~30_combout\ & (\AddPC4andExtSin|Add0~19\ $ (GND))) # (!\add4toPC|Add0~30_combout\ & (!\AddPC4andExtSin|Add0~19\ & VCC))
-- \AddPC4andExtSin|Add0~21\ = CARRY((\add4toPC|Add0~30_combout\ & !\AddPC4andExtSin|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \add4toPC|Add0~30_combout\,
	datad => VCC,
	cin => \AddPC4andExtSin|Add0~19\,
	combout => \AddPC4andExtSin|Add0~20_combout\,
	cout => \AddPC4andExtSin|Add0~21\);

-- Location: LCCOMB_X69_Y1_N30
\MuxProxPC|X[17]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[17]~12_combout\ = (\AndBEQ~combout\ & ((\AddPC4andExtSin|Add0~20_combout\))) # (!\AndBEQ~combout\ & (\add4toPC|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add4toPC|Add0~30_combout\,
	datac => \AddPC4andExtSin|Add0~20_combout\,
	datad => \AndBEQ~combout\,
	combout => \MuxProxPC|X[17]~12_combout\);

-- Location: DDIOOUTCELL_X67_Y0_N11
\PC|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxProxPC|X[17]~12_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sclr => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(17));

-- Location: LCCOMB_X67_Y17_N20
\PC|DOUT[18]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[18]~_Duplicate_1feeder_combout\ = \PC|DOUT[18]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[18]~3_combout\,
	combout => \PC|DOUT[18]~_Duplicate_1feeder_combout\);

-- Location: FF_X67_Y17_N21
\PC|DOUT[18]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[18]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao~2_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[18]~_Duplicate_1_q\);

-- Location: LCCOMB_X69_Y14_N2
\add4toPC|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|Add0~32_combout\ = (\PC|DOUT[18]~_Duplicate_1_q\ & (\add4toPC|Add0~31\ $ (GND))) # (!\PC|DOUT[18]~_Duplicate_1_q\ & (!\add4toPC|Add0~31\ & VCC))
-- \add4toPC|Add0~33\ = CARRY((\PC|DOUT[18]~_Duplicate_1_q\ & !\add4toPC|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT[18]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|Add0~31\,
	combout => \add4toPC|Add0~32_combout\,
	cout => \add4toPC|Add0~33\);

-- Location: LCCOMB_X68_Y15_N30
\AddPC4andExtSin|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddPC4andExtSin|Add0~22_combout\ = (\add4toPC|Add0~32_combout\ & (!\AddPC4andExtSin|Add0~21\)) # (!\add4toPC|Add0~32_combout\ & ((\AddPC4andExtSin|Add0~21\) # (GND)))
-- \AddPC4andExtSin|Add0~23\ = CARRY((!\AddPC4andExtSin|Add0~21\) # (!\add4toPC|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \add4toPC|Add0~32_combout\,
	datad => VCC,
	cin => \AddPC4andExtSin|Add0~21\,
	combout => \AddPC4andExtSin|Add0~22_combout\,
	cout => \AddPC4andExtSin|Add0~23\);

-- Location: LCCOMB_X67_Y17_N22
\PC|DOUT[18]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[18]~3_combout\ = (\AndBEQ~combout\ & (\AddPC4andExtSin|Add0~22_combout\)) # (!\AndBEQ~combout\ & ((\add4toPC|Add0~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddPC4andExtSin|Add0~22_combout\,
	datac => \add4toPC|Add0~32_combout\,
	datad => \AndBEQ~combout\,
	combout => \PC|DOUT[18]~3_combout\);

-- Location: LCCOMB_X67_Y1_N18
\PC|DOUT[18]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[18]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & (\Mem_Inst|MemoriaDeInstrucao~2_combout\)) # (!\mux_PC~input_o\ & ((\PC|DOUT[18]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_PC~input_o\,
	datac => \Mem_Inst|MemoriaDeInstrucao~2_combout\,
	datad => \PC|DOUT[18]~3_combout\,
	combout => \PC|DOUT[18]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X67_Y0_N18
\PC|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[18]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(18));

-- Location: LCCOMB_X68_Y20_N26
\PC|DOUT[19]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[19]~_Duplicate_1feeder_combout\ = \PC|DOUT[19]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC|DOUT[19]~4_combout\,
	combout => \PC|DOUT[19]~_Duplicate_1feeder_combout\);

-- Location: FF_X68_Y20_N27
\PC|DOUT[19]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[19]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao~1_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[19]~_Duplicate_1_q\);

-- Location: LCCOMB_X69_Y14_N4
\add4toPC|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|Add0~34_combout\ = (\PC|DOUT[19]~_Duplicate_1_q\ & (!\add4toPC|Add0~33\)) # (!\PC|DOUT[19]~_Duplicate_1_q\ & ((\add4toPC|Add0~33\) # (GND)))
-- \add4toPC|Add0~35\ = CARRY((!\add4toPC|Add0~33\) # (!\PC|DOUT[19]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[19]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|Add0~33\,
	combout => \add4toPC|Add0~34_combout\,
	cout => \add4toPC|Add0~35\);

-- Location: LCCOMB_X68_Y14_N0
\AddPC4andExtSin|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddPC4andExtSin|Add0~24_combout\ = (\add4toPC|Add0~34_combout\ & (\AddPC4andExtSin|Add0~23\ $ (GND))) # (!\add4toPC|Add0~34_combout\ & (!\AddPC4andExtSin|Add0~23\ & VCC))
-- \AddPC4andExtSin|Add0~25\ = CARRY((\add4toPC|Add0~34_combout\ & !\AddPC4andExtSin|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \add4toPC|Add0~34_combout\,
	datad => VCC,
	cin => \AddPC4andExtSin|Add0~23\,
	combout => \AddPC4andExtSin|Add0~24_combout\,
	cout => \AddPC4andExtSin|Add0~25\);

-- Location: LCCOMB_X68_Y20_N12
\PC|DOUT[19]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[19]~4_combout\ = (\AndBEQ~combout\ & ((\AddPC4andExtSin|Add0~24_combout\))) # (!\AndBEQ~combout\ & (\add4toPC|Add0~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add4toPC|Add0~34_combout\,
	datac => \AddPC4andExtSin|Add0~24_combout\,
	datad => \AndBEQ~combout\,
	combout => \PC|DOUT[19]~4_combout\);

-- Location: LCCOMB_X63_Y1_N30
\PC|DOUT[19]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[19]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & (\Mem_Inst|MemoriaDeInstrucao~1_combout\)) # (!\mux_PC~input_o\ & ((\PC|DOUT[19]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_PC~input_o\,
	datac => \Mem_Inst|MemoriaDeInstrucao~1_combout\,
	datad => \PC|DOUT[19]~4_combout\,
	combout => \PC|DOUT[19]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X62_Y0_N18
\PC|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[19]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(19));

-- Location: FF_X69_Y1_N29
\PC|DOUT[20]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \MuxProxPC|X[20]~13_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sclr => \mux_PC~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[20]~_Duplicate_1_q\);

-- Location: LCCOMB_X69_Y14_N6
\add4toPC|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|Add0~36_combout\ = (\PC|DOUT[20]~_Duplicate_1_q\ & (\add4toPC|Add0~35\ $ (GND))) # (!\PC|DOUT[20]~_Duplicate_1_q\ & (!\add4toPC|Add0~35\ & VCC))
-- \add4toPC|Add0~37\ = CARRY((\PC|DOUT[20]~_Duplicate_1_q\ & !\add4toPC|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[20]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|Add0~35\,
	combout => \add4toPC|Add0~36_combout\,
	cout => \add4toPC|Add0~37\);

-- Location: LCCOMB_X68_Y14_N2
\AddPC4andExtSin|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddPC4andExtSin|Add0~26_combout\ = (\add4toPC|Add0~36_combout\ & (!\AddPC4andExtSin|Add0~25\)) # (!\add4toPC|Add0~36_combout\ & ((\AddPC4andExtSin|Add0~25\) # (GND)))
-- \AddPC4andExtSin|Add0~27\ = CARRY((!\AddPC4andExtSin|Add0~25\) # (!\add4toPC|Add0~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \add4toPC|Add0~36_combout\,
	datad => VCC,
	cin => \AddPC4andExtSin|Add0~25\,
	combout => \AddPC4andExtSin|Add0~26_combout\,
	cout => \AddPC4andExtSin|Add0~27\);

-- Location: LCCOMB_X69_Y1_N8
\MuxProxPC|X[20]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[20]~13_combout\ = (\AndBEQ~combout\ & ((\AddPC4andExtSin|Add0~26_combout\))) # (!\AndBEQ~combout\ & (\add4toPC|Add0~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add4toPC|Add0~36_combout\,
	datac => \AddPC4andExtSin|Add0~26_combout\,
	datad => \AndBEQ~combout\,
	combout => \MuxProxPC|X[20]~13_combout\);

-- Location: DDIOOUTCELL_X67_Y0_N4
\PC|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxProxPC|X[20]~13_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sclr => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(20));

-- Location: LCCOMB_X72_Y1_N0
\PC|DOUT[21]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[21]~_Duplicate_1feeder_combout\ = \PC|DOUT[21]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC|DOUT[21]~5_combout\,
	combout => \PC|DOUT[21]~_Duplicate_1feeder_combout\);

-- Location: FF_X72_Y1_N1
\PC|DOUT[21]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[21]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[21]~_Duplicate_1_q\);

-- Location: LCCOMB_X69_Y14_N8
\add4toPC|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|Add0~38_combout\ = (\PC|DOUT[21]~_Duplicate_1_q\ & (!\add4toPC|Add0~37\)) # (!\PC|DOUT[21]~_Duplicate_1_q\ & ((\add4toPC|Add0~37\) # (GND)))
-- \add4toPC|Add0~39\ = CARRY((!\add4toPC|Add0~37\) # (!\PC|DOUT[21]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT[21]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|Add0~37\,
	combout => \add4toPC|Add0~38_combout\,
	cout => \add4toPC|Add0~39\);

-- Location: LCCOMB_X68_Y14_N4
\AddPC4andExtSin|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddPC4andExtSin|Add0~28_combout\ = (\add4toPC|Add0~38_combout\ & (\AddPC4andExtSin|Add0~27\ $ (GND))) # (!\add4toPC|Add0~38_combout\ & (!\AddPC4andExtSin|Add0~27\ & VCC))
-- \AddPC4andExtSin|Add0~29\ = CARRY((\add4toPC|Add0~38_combout\ & !\AddPC4andExtSin|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \add4toPC|Add0~38_combout\,
	datad => VCC,
	cin => \AddPC4andExtSin|Add0~27\,
	combout => \AddPC4andExtSin|Add0~28_combout\,
	cout => \AddPC4andExtSin|Add0~29\);

-- Location: LCCOMB_X72_Y1_N18
\PC|DOUT[21]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[21]~5_combout\ = (\AndBEQ~combout\ & ((\AddPC4andExtSin|Add0~28_combout\))) # (!\AndBEQ~combout\ & (\add4toPC|Add0~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add4toPC|Add0~38_combout\,
	datac => \AndBEQ~combout\,
	datad => \AddPC4andExtSin|Add0~28_combout\,
	combout => \PC|DOUT[21]~5_combout\);

-- Location: LCCOMB_X72_Y1_N28
\PC|DOUT[21]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[21]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & (\Mem_Inst|MemoriaDeInstrucao~0_combout\)) # (!\mux_PC~input_o\ & ((\PC|DOUT[21]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_PC~input_o\,
	datac => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datad => \PC|DOUT[21]~5_combout\,
	combout => \PC|DOUT[21]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X72_Y0_N4
\PC|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[21]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(21));

-- Location: FF_X73_Y1_N1
\PC|DOUT[22]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \MuxProxPC|X[22]~14_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sclr => \mux_PC~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[22]~_Duplicate_1_q\);

-- Location: LCCOMB_X69_Y14_N10
\add4toPC|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|Add0~40_combout\ = (\PC|DOUT[22]~_Duplicate_1_q\ & (\add4toPC|Add0~39\ $ (GND))) # (!\PC|DOUT[22]~_Duplicate_1_q\ & (!\add4toPC|Add0~39\ & VCC))
-- \add4toPC|Add0~41\ = CARRY((\PC|DOUT[22]~_Duplicate_1_q\ & !\add4toPC|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[22]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|Add0~39\,
	combout => \add4toPC|Add0~40_combout\,
	cout => \add4toPC|Add0~41\);

-- Location: LCCOMB_X68_Y14_N6
\AddPC4andExtSin|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddPC4andExtSin|Add0~30_combout\ = (\add4toPC|Add0~40_combout\ & (!\AddPC4andExtSin|Add0~29\)) # (!\add4toPC|Add0~40_combout\ & ((\AddPC4andExtSin|Add0~29\) # (GND)))
-- \AddPC4andExtSin|Add0~31\ = CARRY((!\AddPC4andExtSin|Add0~29\) # (!\add4toPC|Add0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \add4toPC|Add0~40_combout\,
	datad => VCC,
	cin => \AddPC4andExtSin|Add0~29\,
	combout => \AddPC4andExtSin|Add0~30_combout\,
	cout => \AddPC4andExtSin|Add0~31\);

-- Location: LCCOMB_X73_Y1_N26
\MuxProxPC|X[22]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[22]~14_combout\ = (\AndBEQ~combout\ & ((\AddPC4andExtSin|Add0~30_combout\))) # (!\AndBEQ~combout\ & (\add4toPC|Add0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add4toPC|Add0~40_combout\,
	datac => \AddPC4andExtSin|Add0~30_combout\,
	datad => \AndBEQ~combout\,
	combout => \MuxProxPC|X[22]~14_combout\);

-- Location: DDIOOUTCELL_X72_Y0_N11
\PC|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxProxPC|X[22]~14_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sclr => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(22));

-- Location: LCCOMB_X68_Y20_N4
\PC|DOUT[23]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[23]~_Duplicate_1feeder_combout\ = \PC|DOUT[23]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT[23]~6_combout\,
	combout => \PC|DOUT[23]~_Duplicate_1feeder_combout\);

-- Location: FF_X68_Y20_N5
\PC|DOUT[23]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[23]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao~1_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[23]~_Duplicate_1_q\);

-- Location: LCCOMB_X69_Y14_N12
\add4toPC|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|Add0~42_combout\ = (\PC|DOUT[23]~_Duplicate_1_q\ & (!\add4toPC|Add0~41\)) # (!\PC|DOUT[23]~_Duplicate_1_q\ & ((\add4toPC|Add0~41\) # (GND)))
-- \add4toPC|Add0~43\ = CARRY((!\add4toPC|Add0~41\) # (!\PC|DOUT[23]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT[23]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|Add0~41\,
	combout => \add4toPC|Add0~42_combout\,
	cout => \add4toPC|Add0~43\);

-- Location: LCCOMB_X68_Y14_N8
\AddPC4andExtSin|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddPC4andExtSin|Add0~32_combout\ = (\add4toPC|Add0~42_combout\ & (\AddPC4andExtSin|Add0~31\ $ (GND))) # (!\add4toPC|Add0~42_combout\ & (!\AddPC4andExtSin|Add0~31\ & VCC))
-- \AddPC4andExtSin|Add0~33\ = CARRY((\add4toPC|Add0~42_combout\ & !\AddPC4andExtSin|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \add4toPC|Add0~42_combout\,
	datad => VCC,
	cin => \AddPC4andExtSin|Add0~31\,
	combout => \AddPC4andExtSin|Add0~32_combout\,
	cout => \AddPC4andExtSin|Add0~33\);

-- Location: LCCOMB_X68_Y20_N14
\PC|DOUT[23]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[23]~6_combout\ = (\AndBEQ~combout\ & (\AddPC4andExtSin|Add0~32_combout\)) # (!\AndBEQ~combout\ & ((\add4toPC|Add0~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AddPC4andExtSin|Add0~32_combout\,
	datac => \add4toPC|Add0~42_combout\,
	datad => \AndBEQ~combout\,
	combout => \PC|DOUT[23]~6_combout\);

-- Location: LCCOMB_X66_Y1_N30
\PC|DOUT[23]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[23]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & (\Mem_Inst|MemoriaDeInstrucao~1_combout\)) # (!\mux_PC~input_o\ & ((\PC|DOUT[23]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem_Inst|MemoriaDeInstrucao~1_combout\,
	datac => \mux_PC~input_o\,
	datad => \PC|DOUT[23]~6_combout\,
	combout => \PC|DOUT[23]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X65_Y0_N18
\PC|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[23]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(23));

-- Location: LCCOMB_X68_Y20_N18
\PC|DOUT[24]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[24]~_Duplicate_1feeder_combout\ = \PC|DOUT[24]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PC|DOUT[24]~7_combout\,
	combout => \PC|DOUT[24]~_Duplicate_1feeder_combout\);

-- Location: FF_X68_Y20_N19
\PC|DOUT[24]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[24]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao~1_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[24]~_Duplicate_1_q\);

-- Location: LCCOMB_X69_Y14_N14
\add4toPC|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|Add0~44_combout\ = (\PC|DOUT[24]~_Duplicate_1_q\ & (\add4toPC|Add0~43\ $ (GND))) # (!\PC|DOUT[24]~_Duplicate_1_q\ & (!\add4toPC|Add0~43\ & VCC))
-- \add4toPC|Add0~45\ = CARRY((\PC|DOUT[24]~_Duplicate_1_q\ & !\add4toPC|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[24]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|Add0~43\,
	combout => \add4toPC|Add0~44_combout\,
	cout => \add4toPC|Add0~45\);

-- Location: LCCOMB_X68_Y14_N10
\AddPC4andExtSin|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddPC4andExtSin|Add0~34_combout\ = (\add4toPC|Add0~44_combout\ & (!\AddPC4andExtSin|Add0~33\)) # (!\add4toPC|Add0~44_combout\ & ((\AddPC4andExtSin|Add0~33\) # (GND)))
-- \AddPC4andExtSin|Add0~35\ = CARRY((!\AddPC4andExtSin|Add0~33\) # (!\add4toPC|Add0~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \add4toPC|Add0~44_combout\,
	datad => VCC,
	cin => \AddPC4andExtSin|Add0~33\,
	combout => \AddPC4andExtSin|Add0~34_combout\,
	cout => \AddPC4andExtSin|Add0~35\);

-- Location: LCCOMB_X68_Y20_N20
\PC|DOUT[24]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[24]~7_combout\ = (\AndBEQ~combout\ & (\AddPC4andExtSin|Add0~34_combout\)) # (!\AndBEQ~combout\ & ((\add4toPC|Add0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddPC4andExtSin|Add0~34_combout\,
	datac => \add4toPC|Add0~44_combout\,
	datad => \AndBEQ~combout\,
	combout => \PC|DOUT[24]~7_combout\);

-- Location: LCCOMB_X66_Y1_N28
\PC|DOUT[24]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[24]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & (\Mem_Inst|MemoriaDeInstrucao~1_combout\)) # (!\mux_PC~input_o\ & ((\PC|DOUT[24]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem_Inst|MemoriaDeInstrucao~1_combout\,
	datac => \mux_PC~input_o\,
	datad => \PC|DOUT[24]~7_combout\,
	combout => \PC|DOUT[24]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X65_Y0_N11
\PC|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[24]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(24));

-- Location: FF_X74_Y1_N31
\PC|DOUT[25]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \MuxProxPC|X[25]~15_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sclr => \mux_PC~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[25]~_Duplicate_1_q\);

-- Location: LCCOMB_X69_Y14_N16
\add4toPC|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|Add0~46_combout\ = (\PC|DOUT[25]~_Duplicate_1_q\ & (!\add4toPC|Add0~45\)) # (!\PC|DOUT[25]~_Duplicate_1_q\ & ((\add4toPC|Add0~45\) # (GND)))
-- \add4toPC|Add0~47\ = CARRY((!\add4toPC|Add0~45\) # (!\PC|DOUT[25]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[25]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|Add0~45\,
	combout => \add4toPC|Add0~46_combout\,
	cout => \add4toPC|Add0~47\);

-- Location: LCCOMB_X68_Y14_N12
\AddPC4andExtSin|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddPC4andExtSin|Add0~36_combout\ = (\add4toPC|Add0~46_combout\ & (\AddPC4andExtSin|Add0~35\ $ (GND))) # (!\add4toPC|Add0~46_combout\ & (!\AddPC4andExtSin|Add0~35\ & VCC))
-- \AddPC4andExtSin|Add0~37\ = CARRY((\add4toPC|Add0~46_combout\ & !\AddPC4andExtSin|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \add4toPC|Add0~46_combout\,
	datad => VCC,
	cin => \AddPC4andExtSin|Add0~35\,
	combout => \AddPC4andExtSin|Add0~36_combout\,
	cout => \AddPC4andExtSin|Add0~37\);

-- Location: LCCOMB_X74_Y1_N26
\MuxProxPC|X[25]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[25]~15_combout\ = (\AndBEQ~combout\ & ((\AddPC4andExtSin|Add0~36_combout\))) # (!\AndBEQ~combout\ & (\add4toPC|Add0~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add4toPC|Add0~46_combout\,
	datac => \AddPC4andExtSin|Add0~36_combout\,
	datad => \AndBEQ~combout\,
	combout => \MuxProxPC|X[25]~15_combout\);

-- Location: DDIOOUTCELL_X74_Y0_N11
\PC|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxProxPC|X[25]~15_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sclr => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(25));

-- Location: FF_X68_Y20_N9
\PC|DOUT[26]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[26]~8_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[26]~_Duplicate_1_q\);

-- Location: LCCOMB_X69_Y14_N18
\add4toPC|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|Add0~48_combout\ = (\PC|DOUT[26]~_Duplicate_1_q\ & (\add4toPC|Add0~47\ $ (GND))) # (!\PC|DOUT[26]~_Duplicate_1_q\ & (!\add4toPC|Add0~47\ & VCC))
-- \add4toPC|Add0~49\ = CARRY((\PC|DOUT[26]~_Duplicate_1_q\ & !\add4toPC|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[26]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|Add0~47\,
	combout => \add4toPC|Add0~48_combout\,
	cout => \add4toPC|Add0~49\);

-- Location: LCCOMB_X68_Y14_N14
\AddPC4andExtSin|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddPC4andExtSin|Add0~38_combout\ = (\add4toPC|Add0~48_combout\ & (!\AddPC4andExtSin|Add0~37\)) # (!\add4toPC|Add0~48_combout\ & ((\AddPC4andExtSin|Add0~37\) # (GND)))
-- \AddPC4andExtSin|Add0~39\ = CARRY((!\AddPC4andExtSin|Add0~37\) # (!\add4toPC|Add0~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \add4toPC|Add0~48_combout\,
	datad => VCC,
	cin => \AddPC4andExtSin|Add0~37\,
	combout => \AddPC4andExtSin|Add0~38_combout\,
	cout => \AddPC4andExtSin|Add0~39\);

-- Location: LCCOMB_X68_Y20_N8
\PC|DOUT[26]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[26]~8_combout\ = (\AndBEQ~combout\ & ((\AddPC4andExtSin|Add0~38_combout\))) # (!\AndBEQ~combout\ & (\add4toPC|Add0~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add4toPC|Add0~48_combout\,
	datab => \AddPC4andExtSin|Add0~38_combout\,
	datad => \AndBEQ~combout\,
	combout => \PC|DOUT[26]~8_combout\);

-- Location: LCCOMB_X67_Y1_N20
\PC|DOUT[26]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[26]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & (\Mem_Inst|MemoriaDeInstrucao~0_combout\)) # (!\mux_PC~input_o\ & ((\PC|DOUT[26]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem_Inst|MemoriaDeInstrucao~0_combout\,
	datac => \mux_PC~input_o\,
	datad => \PC|DOUT[26]~8_combout\,
	combout => \PC|DOUT[26]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X67_Y0_N25
\PC|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[26]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(26));

-- Location: FF_X61_Y1_N31
\PC|DOUT[27]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxProxPC|X[27]~16_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sclr => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[27]~_Duplicate_1_q\);

-- Location: LCCOMB_X69_Y14_N20
\add4toPC|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|Add0~50_combout\ = (\PC|DOUT[27]~_Duplicate_1_q\ & (!\add4toPC|Add0~49\)) # (!\PC|DOUT[27]~_Duplicate_1_q\ & ((\add4toPC|Add0~49\) # (GND)))
-- \add4toPC|Add0~51\ = CARRY((!\add4toPC|Add0~49\) # (!\PC|DOUT[27]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT[27]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|Add0~49\,
	combout => \add4toPC|Add0~50_combout\,
	cout => \add4toPC|Add0~51\);

-- Location: LCCOMB_X68_Y14_N16
\AddPC4andExtSin|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddPC4andExtSin|Add0~40_combout\ = (\add4toPC|Add0~50_combout\ & (\AddPC4andExtSin|Add0~39\ $ (GND))) # (!\add4toPC|Add0~50_combout\ & (!\AddPC4andExtSin|Add0~39\ & VCC))
-- \AddPC4andExtSin|Add0~41\ = CARRY((\add4toPC|Add0~50_combout\ & !\AddPC4andExtSin|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \add4toPC|Add0~50_combout\,
	datad => VCC,
	cin => \AddPC4andExtSin|Add0~39\,
	combout => \AddPC4andExtSin|Add0~40_combout\,
	cout => \AddPC4andExtSin|Add0~41\);

-- Location: LCCOMB_X61_Y1_N30
\MuxProxPC|X[27]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[27]~16_combout\ = (\AndBEQ~combout\ & ((\AddPC4andExtSin|Add0~40_combout\))) # (!\AndBEQ~combout\ & (\add4toPC|Add0~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \add4toPC|Add0~50_combout\,
	datac => \AndBEQ~combout\,
	datad => \AddPC4andExtSin|Add0~40_combout\,
	combout => \MuxProxPC|X[27]~16_combout\);

-- Location: DDIOOUTCELL_X60_Y0_N11
\PC|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxProxPC|X[27]~16_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sclr => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(27));

-- Location: FF_X69_Y1_N15
\PC|DOUT[28]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxProxPC|X[28]~17_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[28]~_Duplicate_1_q\);

-- Location: LCCOMB_X69_Y14_N22
\add4toPC|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|Add0~52_combout\ = (\PC|DOUT[28]~_Duplicate_1_q\ & (\add4toPC|Add0~51\ $ (GND))) # (!\PC|DOUT[28]~_Duplicate_1_q\ & (!\add4toPC|Add0~51\ & VCC))
-- \add4toPC|Add0~53\ = CARRY((\PC|DOUT[28]~_Duplicate_1_q\ & !\add4toPC|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[28]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|Add0~51\,
	combout => \add4toPC|Add0~52_combout\,
	cout => \add4toPC|Add0~53\);

-- Location: LCCOMB_X68_Y14_N18
\AddPC4andExtSin|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddPC4andExtSin|Add0~42_combout\ = (\add4toPC|Add0~52_combout\ & (!\AddPC4andExtSin|Add0~41\)) # (!\add4toPC|Add0~52_combout\ & ((\AddPC4andExtSin|Add0~41\) # (GND)))
-- \AddPC4andExtSin|Add0~43\ = CARRY((!\AddPC4andExtSin|Add0~41\) # (!\add4toPC|Add0~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \add4toPC|Add0~52_combout\,
	datad => VCC,
	cin => \AddPC4andExtSin|Add0~41\,
	combout => \AddPC4andExtSin|Add0~42_combout\,
	cout => \AddPC4andExtSin|Add0~43\);

-- Location: LCCOMB_X69_Y1_N14
\MuxProxPC|X[28]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[28]~17_combout\ = (\mux_PC~input_o\ & (\add4toPC|Add0~52_combout\)) # (!\mux_PC~input_o\ & ((\AndBEQ~combout\ & ((\AddPC4andExtSin|Add0~42_combout\))) # (!\AndBEQ~combout\ & (\add4toPC|Add0~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add4toPC|Add0~52_combout\,
	datab => \mux_PC~input_o\,
	datac => \AddPC4andExtSin|Add0~42_combout\,
	datad => \AndBEQ~combout\,
	combout => \MuxProxPC|X[28]~17_combout\);

-- Location: DDIOOUTCELL_X69_Y0_N11
\PC|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxProxPC|X[28]~17_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(28));

-- Location: FF_X66_Y1_N25
\PC|DOUT[29]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxProxPC|X[29]~18_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[29]~_Duplicate_1_q\);

-- Location: LCCOMB_X69_Y14_N24
\add4toPC|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|Add0~54_combout\ = (\PC|DOUT[29]~_Duplicate_1_q\ & (!\add4toPC|Add0~53\)) # (!\PC|DOUT[29]~_Duplicate_1_q\ & ((\add4toPC|Add0~53\) # (GND)))
-- \add4toPC|Add0~55\ = CARRY((!\add4toPC|Add0~53\) # (!\PC|DOUT[29]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[29]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|Add0~53\,
	combout => \add4toPC|Add0~54_combout\,
	cout => \add4toPC|Add0~55\);

-- Location: LCCOMB_X68_Y14_N20
\AddPC4andExtSin|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddPC4andExtSin|Add0~44_combout\ = (\add4toPC|Add0~54_combout\ & (\AddPC4andExtSin|Add0~43\ $ (GND))) # (!\add4toPC|Add0~54_combout\ & (!\AddPC4andExtSin|Add0~43\ & VCC))
-- \AddPC4andExtSin|Add0~45\ = CARRY((\add4toPC|Add0~54_combout\ & !\AddPC4andExtSin|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \add4toPC|Add0~54_combout\,
	datad => VCC,
	cin => \AddPC4andExtSin|Add0~43\,
	combout => \AddPC4andExtSin|Add0~44_combout\,
	cout => \AddPC4andExtSin|Add0~45\);

-- Location: LCCOMB_X66_Y1_N24
\MuxProxPC|X[29]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[29]~18_combout\ = (\mux_PC~input_o\ & (((\add4toPC|Add0~54_combout\)))) # (!\mux_PC~input_o\ & ((\AndBEQ~combout\ & (\AddPC4andExtSin|Add0~44_combout\)) # (!\AndBEQ~combout\ & ((\add4toPC|Add0~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_PC~input_o\,
	datab => \AddPC4andExtSin|Add0~44_combout\,
	datac => \add4toPC|Add0~54_combout\,
	datad => \AndBEQ~combout\,
	combout => \MuxProxPC|X[29]~18_combout\);

-- Location: DDIOOUTCELL_X65_Y0_N25
\PC|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxProxPC|X[29]~18_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(29));

-- Location: FF_X80_Y1_N25
\PC|DOUT[30]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxProxPC|X[30]~19_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[30]~_Duplicate_1_q\);

-- Location: LCCOMB_X69_Y14_N26
\add4toPC|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|Add0~56_combout\ = (\PC|DOUT[30]~_Duplicate_1_q\ & (\add4toPC|Add0~55\ $ (GND))) # (!\PC|DOUT[30]~_Duplicate_1_q\ & (!\add4toPC|Add0~55\ & VCC))
-- \add4toPC|Add0~57\ = CARRY((\PC|DOUT[30]~_Duplicate_1_q\ & !\add4toPC|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT[30]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|Add0~55\,
	combout => \add4toPC|Add0~56_combout\,
	cout => \add4toPC|Add0~57\);

-- Location: LCCOMB_X68_Y14_N22
\AddPC4andExtSin|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddPC4andExtSin|Add0~46_combout\ = (\add4toPC|Add0~56_combout\ & (!\AddPC4andExtSin|Add0~45\)) # (!\add4toPC|Add0~56_combout\ & ((\AddPC4andExtSin|Add0~45\) # (GND)))
-- \AddPC4andExtSin|Add0~47\ = CARRY((!\AddPC4andExtSin|Add0~45\) # (!\add4toPC|Add0~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \add4toPC|Add0~56_combout\,
	datad => VCC,
	cin => \AddPC4andExtSin|Add0~45\,
	combout => \AddPC4andExtSin|Add0~46_combout\,
	cout => \AddPC4andExtSin|Add0~47\);

-- Location: LCCOMB_X80_Y1_N24
\MuxProxPC|X[30]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[30]~19_combout\ = (\mux_PC~input_o\ & (\add4toPC|Add0~56_combout\)) # (!\mux_PC~input_o\ & ((\AndBEQ~combout\ & ((\AddPC4andExtSin|Add0~46_combout\))) # (!\AndBEQ~combout\ & (\add4toPC|Add0~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_PC~input_o\,
	datab => \add4toPC|Add0~56_combout\,
	datac => \AndBEQ~combout\,
	datad => \AddPC4andExtSin|Add0~46_combout\,
	combout => \MuxProxPC|X[30]~19_combout\);

-- Location: DDIOOUTCELL_X81_Y0_N25
\PC|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxProxPC|X[30]~19_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(30));

-- Location: FF_X61_Y1_N25
\PC|DOUT[31]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxProxPC|X[31]~20_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[31]~_Duplicate_1_q\);

-- Location: LCCOMB_X69_Y14_N28
\add4toPC|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|Add0~58_combout\ = \add4toPC|Add0~57\ $ (\PC|DOUT[31]~_Duplicate_1_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PC|DOUT[31]~_Duplicate_1_q\,
	cin => \add4toPC|Add0~57\,
	combout => \add4toPC|Add0~58_combout\);

-- Location: LCCOMB_X68_Y14_N24
\AddPC4andExtSin|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddPC4andExtSin|Add0~48_combout\ = \AddPC4andExtSin|Add0~47\ $ (!\add4toPC|Add0~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \add4toPC|Add0~58_combout\,
	cin => \AddPC4andExtSin|Add0~47\,
	combout => \AddPC4andExtSin|Add0~48_combout\);

-- Location: LCCOMB_X61_Y1_N24
\MuxProxPC|X[31]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[31]~20_combout\ = (\mux_PC~input_o\ & (\add4toPC|Add0~58_combout\)) # (!\mux_PC~input_o\ & ((\AndBEQ~combout\ & ((\AddPC4andExtSin|Add0~48_combout\))) # (!\AndBEQ~combout\ & (\add4toPC|Add0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_PC~input_o\,
	datab => \add4toPC|Add0~58_combout\,
	datac => \AndBEQ~combout\,
	datad => \AddPC4andExtSin|Add0~48_combout\,
	combout => \MuxProxPC|X[31]~20_combout\);

-- Location: DDIOOUTCELL_X60_Y0_N25
\PC|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxProxPC|X[31]~20_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(31));

ww_ResultadoUla(0) <= \ResultadoUla[0]~output_o\;

ww_ResultadoUla(1) <= \ResultadoUla[1]~output_o\;

ww_ResultadoUla(2) <= \ResultadoUla[2]~output_o\;

ww_ResultadoUla(3) <= \ResultadoUla[3]~output_o\;

ww_ResultadoUla(4) <= \ResultadoUla[4]~output_o\;

ww_ResultadoUla(5) <= \ResultadoUla[5]~output_o\;

ww_ResultadoUla(6) <= \ResultadoUla[6]~output_o\;

ww_ResultadoUla(7) <= \ResultadoUla[7]~output_o\;

ww_ResultadoUla(8) <= \ResultadoUla[8]~output_o\;

ww_ResultadoUla(9) <= \ResultadoUla[9]~output_o\;

ww_ResultadoUla(10) <= \ResultadoUla[10]~output_o\;

ww_ResultadoUla(11) <= \ResultadoUla[11]~output_o\;

ww_ResultadoUla(12) <= \ResultadoUla[12]~output_o\;

ww_ResultadoUla(13) <= \ResultadoUla[13]~output_o\;

ww_ResultadoUla(14) <= \ResultadoUla[14]~output_o\;

ww_ResultadoUla(15) <= \ResultadoUla[15]~output_o\;

ww_ResultadoUla(16) <= \ResultadoUla[16]~output_o\;

ww_ResultadoUla(17) <= \ResultadoUla[17]~output_o\;

ww_ResultadoUla(18) <= \ResultadoUla[18]~output_o\;

ww_ResultadoUla(19) <= \ResultadoUla[19]~output_o\;

ww_ResultadoUla(20) <= \ResultadoUla[20]~output_o\;

ww_ResultadoUla(21) <= \ResultadoUla[21]~output_o\;

ww_ResultadoUla(22) <= \ResultadoUla[22]~output_o\;

ww_ResultadoUla(23) <= \ResultadoUla[23]~output_o\;

ww_ResultadoUla(24) <= \ResultadoUla[24]~output_o\;

ww_ResultadoUla(25) <= \ResultadoUla[25]~output_o\;

ww_ResultadoUla(26) <= \ResultadoUla[26]~output_o\;

ww_ResultadoUla(27) <= \ResultadoUla[27]~output_o\;

ww_ResultadoUla(28) <= \ResultadoUla[28]~output_o\;

ww_ResultadoUla(29) <= \ResultadoUla[29]~output_o\;

ww_ResultadoUla(30) <= \ResultadoUla[30]~output_o\;

ww_ResultadoUla(31) <= \ResultadoUla[31]~output_o\;

ww_habEscritaDisplay <= \habEscritaDisplay~output_o\;

ww_enderecoReg1Test(0) <= \enderecoReg1Test[0]~output_o\;

ww_enderecoReg1Test(1) <= \enderecoReg1Test[1]~output_o\;

ww_enderecoReg1Test(2) <= \enderecoReg1Test[2]~output_o\;

ww_enderecoReg1Test(3) <= \enderecoReg1Test[3]~output_o\;

ww_enderecoReg1Test(4) <= \enderecoReg1Test[4]~output_o\;

ww_enderecoReg2Test(0) <= \enderecoReg2Test[0]~output_o\;

ww_enderecoReg2Test(1) <= \enderecoReg2Test[1]~output_o\;

ww_enderecoReg2Test(2) <= \enderecoReg2Test[2]~output_o\;

ww_enderecoReg2Test(3) <= \enderecoReg2Test[3]~output_o\;

ww_enderecoReg2Test(4) <= \enderecoReg2Test[4]~output_o\;

ww_enderecoReg3Test(0) <= \enderecoReg3Test[0]~output_o\;

ww_enderecoReg3Test(1) <= \enderecoReg3Test[1]~output_o\;

ww_enderecoReg3Test(2) <= \enderecoReg3Test[2]~output_o\;

ww_enderecoReg3Test(3) <= \enderecoReg3Test[3]~output_o\;

ww_enderecoReg3Test(4) <= \enderecoReg3Test[4]~output_o\;

ww_instrucaoTest(0) <= \instrucaoTest[0]~output_o\;

ww_instrucaoTest(1) <= \instrucaoTest[1]~output_o\;

ww_instrucaoTest(2) <= \instrucaoTest[2]~output_o\;

ww_instrucaoTest(3) <= \instrucaoTest[3]~output_o\;

ww_instrucaoTest(4) <= \instrucaoTest[4]~output_o\;

ww_instrucaoTest(5) <= \instrucaoTest[5]~output_o\;

ww_instrucaoTest(6) <= \instrucaoTest[6]~output_o\;

ww_instrucaoTest(7) <= \instrucaoTest[7]~output_o\;

ww_instrucaoTest(8) <= \instrucaoTest[8]~output_o\;

ww_instrucaoTest(9) <= \instrucaoTest[9]~output_o\;

ww_instrucaoTest(10) <= \instrucaoTest[10]~output_o\;

ww_instrucaoTest(11) <= \instrucaoTest[11]~output_o\;

ww_instrucaoTest(12) <= \instrucaoTest[12]~output_o\;

ww_instrucaoTest(13) <= \instrucaoTest[13]~output_o\;

ww_instrucaoTest(14) <= \instrucaoTest[14]~output_o\;

ww_instrucaoTest(15) <= \instrucaoTest[15]~output_o\;

ww_instrucaoTest(16) <= \instrucaoTest[16]~output_o\;

ww_instrucaoTest(17) <= \instrucaoTest[17]~output_o\;

ww_instrucaoTest(18) <= \instrucaoTest[18]~output_o\;

ww_instrucaoTest(19) <= \instrucaoTest[19]~output_o\;

ww_instrucaoTest(20) <= \instrucaoTest[20]~output_o\;

ww_instrucaoTest(21) <= \instrucaoTest[21]~output_o\;

ww_instrucaoTest(22) <= \instrucaoTest[22]~output_o\;

ww_instrucaoTest(23) <= \instrucaoTest[23]~output_o\;

ww_instrucaoTest(24) <= \instrucaoTest[24]~output_o\;

ww_instrucaoTest(25) <= \instrucaoTest[25]~output_o\;

ww_instrucaoTest(26) <= \instrucaoTest[26]~output_o\;

ww_instrucaoTest(27) <= \instrucaoTest[27]~output_o\;

ww_instrucaoTest(28) <= \instrucaoTest[28]~output_o\;

ww_instrucaoTest(29) <= \instrucaoTest[29]~output_o\;

ww_instrucaoTest(30) <= \instrucaoTest[30]~output_o\;

ww_instrucaoTest(31) <= \instrucaoTest[31]~output_o\;

ww_entraAULATest(0) <= \entraAULATest[0]~output_o\;

ww_entraAULATest(1) <= \entraAULATest[1]~output_o\;

ww_entraAULATest(2) <= \entraAULATest[2]~output_o\;

ww_entraAULATest(3) <= \entraAULATest[3]~output_o\;

ww_entraAULATest(4) <= \entraAULATest[4]~output_o\;

ww_entraAULATest(5) <= \entraAULATest[5]~output_o\;

ww_entraAULATest(6) <= \entraAULATest[6]~output_o\;

ww_entraAULATest(7) <= \entraAULATest[7]~output_o\;

ww_entraAULATest(8) <= \entraAULATest[8]~output_o\;

ww_entraAULATest(9) <= \entraAULATest[9]~output_o\;

ww_entraAULATest(10) <= \entraAULATest[10]~output_o\;

ww_entraAULATest(11) <= \entraAULATest[11]~output_o\;

ww_entraAULATest(12) <= \entraAULATest[12]~output_o\;

ww_entraAULATest(13) <= \entraAULATest[13]~output_o\;

ww_entraAULATest(14) <= \entraAULATest[14]~output_o\;

ww_entraAULATest(15) <= \entraAULATest[15]~output_o\;

ww_entraAULATest(16) <= \entraAULATest[16]~output_o\;

ww_entraAULATest(17) <= \entraAULATest[17]~output_o\;

ww_entraAULATest(18) <= \entraAULATest[18]~output_o\;

ww_entraAULATest(19) <= \entraAULATest[19]~output_o\;

ww_entraAULATest(20) <= \entraAULATest[20]~output_o\;

ww_entraAULATest(21) <= \entraAULATest[21]~output_o\;

ww_entraAULATest(22) <= \entraAULATest[22]~output_o\;

ww_entraAULATest(23) <= \entraAULATest[23]~output_o\;

ww_entraAULATest(24) <= \entraAULATest[24]~output_o\;

ww_entraAULATest(25) <= \entraAULATest[25]~output_o\;

ww_entraAULATest(26) <= \entraAULATest[26]~output_o\;

ww_entraAULATest(27) <= \entraAULATest[27]~output_o\;

ww_entraAULATest(28) <= \entraAULATest[28]~output_o\;

ww_entraAULATest(29) <= \entraAULATest[29]~output_o\;

ww_entraAULATest(30) <= \entraAULATest[30]~output_o\;

ww_entraAULATest(31) <= \entraAULATest[31]~output_o\;

ww_entraBULATest(0) <= \entraBULATest[0]~output_o\;

ww_entraBULATest(1) <= \entraBULATest[1]~output_o\;

ww_entraBULATest(2) <= \entraBULATest[2]~output_o\;

ww_entraBULATest(3) <= \entraBULATest[3]~output_o\;

ww_entraBULATest(4) <= \entraBULATest[4]~output_o\;

ww_entraBULATest(5) <= \entraBULATest[5]~output_o\;

ww_entraBULATest(6) <= \entraBULATest[6]~output_o\;

ww_entraBULATest(7) <= \entraBULATest[7]~output_o\;

ww_entraBULATest(8) <= \entraBULATest[8]~output_o\;

ww_entraBULATest(9) <= \entraBULATest[9]~output_o\;

ww_entraBULATest(10) <= \entraBULATest[10]~output_o\;

ww_entraBULATest(11) <= \entraBULATest[11]~output_o\;

ww_entraBULATest(12) <= \entraBULATest[12]~output_o\;

ww_entraBULATest(13) <= \entraBULATest[13]~output_o\;

ww_entraBULATest(14) <= \entraBULATest[14]~output_o\;

ww_entraBULATest(15) <= \entraBULATest[15]~output_o\;

ww_entraBULATest(16) <= \entraBULATest[16]~output_o\;

ww_entraBULATest(17) <= \entraBULATest[17]~output_o\;

ww_entraBULATest(18) <= \entraBULATest[18]~output_o\;

ww_entraBULATest(19) <= \entraBULATest[19]~output_o\;

ww_entraBULATest(20) <= \entraBULATest[20]~output_o\;

ww_entraBULATest(21) <= \entraBULATest[21]~output_o\;

ww_entraBULATest(22) <= \entraBULATest[22]~output_o\;

ww_entraBULATest(23) <= \entraBULATest[23]~output_o\;

ww_entraBULATest(24) <= \entraBULATest[24]~output_o\;

ww_entraBULATest(25) <= \entraBULATest[25]~output_o\;

ww_entraBULATest(26) <= \entraBULATest[26]~output_o\;

ww_entraBULATest(27) <= \entraBULATest[27]~output_o\;

ww_entraBULATest(28) <= \entraBULATest[28]~output_o\;

ww_entraBULATest(29) <= \entraBULATest[29]~output_o\;

ww_entraBULATest(30) <= \entraBULATest[30]~output_o\;

ww_entraBULATest(31) <= \entraBULATest[31]~output_o\;

ww_dadoASerEscrito(0) <= \dadoASerEscrito[0]~output_o\;

ww_dadoASerEscrito(1) <= \dadoASerEscrito[1]~output_o\;

ww_dadoASerEscrito(2) <= \dadoASerEscrito[2]~output_o\;

ww_dadoASerEscrito(3) <= \dadoASerEscrito[3]~output_o\;

ww_dadoASerEscrito(4) <= \dadoASerEscrito[4]~output_o\;

ww_dadoASerEscrito(5) <= \dadoASerEscrito[5]~output_o\;

ww_dadoASerEscrito(6) <= \dadoASerEscrito[6]~output_o\;

ww_dadoASerEscrito(7) <= \dadoASerEscrito[7]~output_o\;

ww_dadoASerEscrito(8) <= \dadoASerEscrito[8]~output_o\;

ww_dadoASerEscrito(9) <= \dadoASerEscrito[9]~output_o\;

ww_dadoASerEscrito(10) <= \dadoASerEscrito[10]~output_o\;

ww_dadoASerEscrito(11) <= \dadoASerEscrito[11]~output_o\;

ww_dadoASerEscrito(12) <= \dadoASerEscrito[12]~output_o\;

ww_dadoASerEscrito(13) <= \dadoASerEscrito[13]~output_o\;

ww_dadoASerEscrito(14) <= \dadoASerEscrito[14]~output_o\;

ww_dadoASerEscrito(15) <= \dadoASerEscrito[15]~output_o\;

ww_dadoASerEscrito(16) <= \dadoASerEscrito[16]~output_o\;

ww_dadoASerEscrito(17) <= \dadoASerEscrito[17]~output_o\;

ww_dadoASerEscrito(18) <= \dadoASerEscrito[18]~output_o\;

ww_dadoASerEscrito(19) <= \dadoASerEscrito[19]~output_o\;

ww_dadoASerEscrito(20) <= \dadoASerEscrito[20]~output_o\;

ww_dadoASerEscrito(21) <= \dadoASerEscrito[21]~output_o\;

ww_dadoASerEscrito(22) <= \dadoASerEscrito[22]~output_o\;

ww_dadoASerEscrito(23) <= \dadoASerEscrito[23]~output_o\;

ww_dadoASerEscrito(24) <= \dadoASerEscrito[24]~output_o\;

ww_dadoASerEscrito(25) <= \dadoASerEscrito[25]~output_o\;

ww_dadoASerEscrito(26) <= \dadoASerEscrito[26]~output_o\;

ww_dadoASerEscrito(27) <= \dadoASerEscrito[27]~output_o\;

ww_dadoASerEscrito(28) <= \dadoASerEscrito[28]~output_o\;

ww_dadoASerEscrito(29) <= \dadoASerEscrito[29]~output_o\;

ww_dadoASerEscrito(30) <= \dadoASerEscrito[30]~output_o\;

ww_dadoASerEscrito(31) <= \dadoASerEscrito[31]~output_o\;

ww_PCdisplay(0) <= \PCdisplay[0]~output_o\;

ww_PCdisplay(1) <= \PCdisplay[1]~output_o\;

ww_PCdisplay(2) <= \PCdisplay[2]~output_o\;

ww_PCdisplay(3) <= \PCdisplay[3]~output_o\;

ww_PCdisplay(4) <= \PCdisplay[4]~output_o\;

ww_PCdisplay(5) <= \PCdisplay[5]~output_o\;

ww_PCdisplay(6) <= \PCdisplay[6]~output_o\;

ww_PCdisplay(7) <= \PCdisplay[7]~output_o\;

ww_PCdisplay(8) <= \PCdisplay[8]~output_o\;

ww_PCdisplay(9) <= \PCdisplay[9]~output_o\;

ww_PCdisplay(10) <= \PCdisplay[10]~output_o\;

ww_PCdisplay(11) <= \PCdisplay[11]~output_o\;

ww_PCdisplay(12) <= \PCdisplay[12]~output_o\;

ww_PCdisplay(13) <= \PCdisplay[13]~output_o\;

ww_PCdisplay(14) <= \PCdisplay[14]~output_o\;

ww_PCdisplay(15) <= \PCdisplay[15]~output_o\;

ww_PCdisplay(16) <= \PCdisplay[16]~output_o\;

ww_PCdisplay(17) <= \PCdisplay[17]~output_o\;

ww_PCdisplay(18) <= \PCdisplay[18]~output_o\;

ww_PCdisplay(19) <= \PCdisplay[19]~output_o\;

ww_PCdisplay(20) <= \PCdisplay[20]~output_o\;

ww_PCdisplay(21) <= \PCdisplay[21]~output_o\;

ww_PCdisplay(22) <= \PCdisplay[22]~output_o\;

ww_PCdisplay(23) <= \PCdisplay[23]~output_o\;

ww_PCdisplay(24) <= \PCdisplay[24]~output_o\;

ww_PCdisplay(25) <= \PCdisplay[25]~output_o\;

ww_PCdisplay(26) <= \PCdisplay[26]~output_o\;

ww_PCdisplay(27) <= \PCdisplay[27]~output_o\;

ww_PCdisplay(28) <= \PCdisplay[28]~output_o\;

ww_PCdisplay(29) <= \PCdisplay[29]~output_o\;

ww_PCdisplay(30) <= \PCdisplay[30]~output_o\;

ww_PCdisplay(31) <= \PCdisplay[31]~output_o\;

ww_OpCode(0) <= \OpCode[0]~output_o\;

ww_OpCode(1) <= \OpCode[1]~output_o\;

ww_OpCode(2) <= \OpCode[2]~output_o\;

ww_OpCode(3) <= \OpCode[3]~output_o\;

ww_OpCode(4) <= \OpCode[4]~output_o\;

ww_OpCode(5) <= \OpCode[5]~output_o\;
END structure;


