Source Block: hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@228:244@HdlStmProcess
  end else begin
    irq <= |up_irq_pending;
  end
end

always @(posedge up_clk) begin
  if (up_reset == 1'b1) begin
    up_irq_source <= 'h00;
  end else begin
    up_irq_source <= (up_irq_source & ~up_irq_clear) | up_irq_trigger;
  end
end

/* Count link enable */
wire [8*16-1:0] up_irq_event_cnt_bus;
wire [15:0] up_link_enable_cnt_s;


Diff Content:
- 233 always @(posedge up_clk) begin
- 234   if (up_reset == 1'b1) begin
- 235     up_irq_source <= 'h00;
- 236   end else begin
- 237     up_irq_source <= (up_irq_source & ~up_irq_clear) | up_irq_trigger;
- 239 end
+ 237   always @(posedge device_clk) begin
+ 237     if (device_cfg_transfer_en == 1'b1) begin
+ 237       device_cfg_octets_per_multiframe <= up_cfg_octets_per_multiframe;
+ 237       device_cfg_octets_per_frame <= up_cfg_octets_per_frame;
+ 237       device_cfg_beats_per_multiframe <= up_cfg_beats_per_multiframe;
+ 237       device_extra_cfg <= up_dev_extra_cfg;
+ 237     end

Clone Blocks:
