<p><a href="https://www.google.gm/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwidnafeuoLoAhVC_J4KHS9QBzgQFjAGegQIBBAB&usg=AOvVaw22syBg72o28Z2kYSaDq4Il">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip tootaghaj</a></p>
<p><a href="https://www.google.gm/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwidnafeuoLoAhVC_J4KHS9QBzgQFjAGegQIBBAB&usg=AOvVaw22syBg72o28Z2kYSaDq4Il">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip tootaghaj</a></p>
<p><a href="https://www.google.gm/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwidnafeuoLoAhVC_J4KHS9QBzgQFjAGegQIBBAB&usg=AOvVaw22syBg72o28Z2kYSaDq4Il">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip tootaghaj</a></p>
