Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Nov 28 00:35:42 2025
| Host         : DESKTOP-DQ3RCJM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file basketball_timing_summary_routed.rpt -pb basketball_timing_summary_routed.pb -rpx basketball_timing_summary_routed.rpx -warn_on_violation
| Design       : basketball
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    22          
SYNTH-10   Warning           Wide multiplier                6           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: tick_/pixel_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54)
-------------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.212        0.000                      0                   33        0.321        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.212        0.000                      0                   33        0.321        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.212ns  (required time - arrival time)
  Source:                 tick_/cnt_clk_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.890ns (23.690%)  route 2.867ns (76.310%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.712     5.329    tick_/CLK
    SLICE_X2Y102         FDCE                                         r  tick_/cnt_clk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.518     5.847 r  tick_/cnt_clk_reg[4]/Q
                         net (fo=2, routed)           0.954     6.802    tick_/cnt_clk_reg_n_0_[4]
    SLICE_X0Y103         LUT4 (Prop_lut4_I1_O)        0.124     6.926 r  tick_/cnt_clk[31]_i_9/O
                         net (fo=1, routed)           0.416     7.341    tick_/cnt_clk[31]_i_9_n_0
    SLICE_X0Y102         LUT5 (Prop_lut5_I4_O)        0.124     7.465 r  tick_/cnt_clk[31]_i_4/O
                         net (fo=32, routed)          1.497     8.962    tick_/cnt_clk[31]_i_4_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.124     9.086 r  tick_/cnt_clk[27]_i_1/O
                         net (fo=1, routed)           0.000     9.086    tick_/cnt_clk[27]
    SLICE_X3Y108         FDCE                                         r  tick_/cnt_clk_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.591    15.028    tick_/CLK
    SLICE_X3Y108         FDCE                                         r  tick_/cnt_clk_reg[27]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y108         FDCE (Setup_fdce_C_D)        0.031    15.298    tick_/cnt_clk_reg[27]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  6.212    

Slack (MET) :             6.212ns  (required time - arrival time)
  Source:                 tick_/cnt_clk_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.890ns (23.702%)  route 2.865ns (76.298%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.712     5.329    tick_/CLK
    SLICE_X2Y102         FDCE                                         r  tick_/cnt_clk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.518     5.847 r  tick_/cnt_clk_reg[4]/Q
                         net (fo=2, routed)           0.954     6.802    tick_/cnt_clk_reg_n_0_[4]
    SLICE_X0Y103         LUT4 (Prop_lut4_I1_O)        0.124     6.926 r  tick_/cnt_clk[31]_i_9/O
                         net (fo=1, routed)           0.416     7.341    tick_/cnt_clk[31]_i_9_n_0
    SLICE_X0Y102         LUT5 (Prop_lut5_I4_O)        0.124     7.465 r  tick_/cnt_clk[31]_i_4/O
                         net (fo=32, routed)          1.495     8.960    tick_/cnt_clk[31]_i_4_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.124     9.084 r  tick_/cnt_clk[26]_i_1/O
                         net (fo=1, routed)           0.000     9.084    tick_/cnt_clk[26]
    SLICE_X3Y108         FDCE                                         r  tick_/cnt_clk_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.591    15.028    tick_/CLK
    SLICE_X3Y108         FDCE                                         r  tick_/cnt_clk_reg[26]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y108         FDCE (Setup_fdce_C_D)        0.029    15.296    tick_/cnt_clk_reg[26]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.084    
  -------------------------------------------------------------------
                         slack                                  6.212    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 tick_/cnt_clk_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.890ns (23.810%)  route 2.848ns (76.190%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.712     5.329    tick_/CLK
    SLICE_X2Y102         FDCE                                         r  tick_/cnt_clk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.518     5.847 r  tick_/cnt_clk_reg[4]/Q
                         net (fo=2, routed)           0.954     6.802    tick_/cnt_clk_reg_n_0_[4]
    SLICE_X0Y103         LUT4 (Prop_lut4_I1_O)        0.124     6.926 r  tick_/cnt_clk[31]_i_9/O
                         net (fo=1, routed)           0.416     7.341    tick_/cnt_clk[31]_i_9_n_0
    SLICE_X0Y102         LUT5 (Prop_lut5_I4_O)        0.124     7.465 r  tick_/cnt_clk[31]_i_4/O
                         net (fo=32, routed)          1.478     8.943    tick_/cnt_clk[31]_i_4_n_0
    SLICE_X0Y109         LUT5 (Prop_lut5_I1_O)        0.124     9.067 r  tick_/cnt_clk[29]_i_1/O
                         net (fo=1, routed)           0.000     9.067    tick_/cnt_clk[29]
    SLICE_X0Y109         FDCE                                         r  tick_/cnt_clk_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.590    15.027    tick_/CLK
    SLICE_X0Y109         FDCE                                         r  tick_/cnt_clk_reg[29]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y109         FDCE (Setup_fdce_C_D)        0.029    15.295    tick_/cnt_clk_reg[29]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 tick_/cnt_clk_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 0.890ns (24.270%)  route 2.777ns (75.730%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.712     5.329    tick_/CLK
    SLICE_X2Y102         FDCE                                         r  tick_/cnt_clk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.518     5.847 r  tick_/cnt_clk_reg[4]/Q
                         net (fo=2, routed)           0.954     6.802    tick_/cnt_clk_reg_n_0_[4]
    SLICE_X0Y103         LUT4 (Prop_lut4_I1_O)        0.124     6.926 r  tick_/cnt_clk[31]_i_9/O
                         net (fo=1, routed)           0.416     7.341    tick_/cnt_clk[31]_i_9_n_0
    SLICE_X0Y102         LUT5 (Prop_lut5_I4_O)        0.124     7.465 r  tick_/cnt_clk[31]_i_4/O
                         net (fo=32, routed)          1.407     8.873    tick_/cnt_clk[31]_i_4_n_0
    SLICE_X0Y102         LUT5 (Prop_lut5_I1_O)        0.124     8.997 r  tick_/cnt_clk[3]_i_1/O
                         net (fo=1, routed)           0.000     8.997    tick_/cnt_clk[3]
    SLICE_X0Y102         FDCE                                         r  tick_/cnt_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.593    15.030    tick_/CLK
    SLICE_X0Y102         FDCE                                         r  tick_/cnt_clk_reg[3]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X0Y102         FDCE (Setup_fdce_C_D)        0.031    15.300    tick_/cnt_clk_reg[3]
  -------------------------------------------------------------------
                         required time                         15.300    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 tick_/cnt_clk_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 2.223ns (60.738%)  route 1.437ns (39.262%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.712     5.329    tick_/CLK
    SLICE_X0Y102         FDCE                                         r  tick_/cnt_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.456     5.785 r  tick_/cnt_clk_reg[2]/Q
                         net (fo=2, routed)           0.632     6.418    tick_/cnt_clk_reg_n_0_[2]
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.092 r  tick_/cnt_clk_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.092    tick_/cnt_clk_reg[4]_i_2_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  tick_/cnt_clk_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.206    tick_/cnt_clk_reg[8]_i_2_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  tick_/cnt_clk_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.320    tick_/cnt_clk_reg[12]_i_2_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  tick_/cnt_clk_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.434    tick_/cnt_clk_reg[16]_i_2_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  tick_/cnt_clk_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.548    tick_/cnt_clk_reg[20]_i_2_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.882 r  tick_/cnt_clk_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.805     8.686    tick_/cnt_clk_reg[24]_i_2_n_6
    SLICE_X0Y107         LUT5 (Prop_lut5_I4_O)        0.303     8.989 r  tick_/cnt_clk[22]_i_1/O
                         net (fo=1, routed)           0.000     8.989    tick_/cnt_clk[22]
    SLICE_X0Y107         FDCE                                         r  tick_/cnt_clk_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.591    15.028    tick_/CLK
    SLICE_X0Y107         FDCE                                         r  tick_/cnt_clk_reg[22]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.031    15.298    tick_/cnt_clk_reg[22]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.328ns  (required time - arrival time)
  Source:                 tick_/cnt_clk_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.828ns (22.426%)  route 2.864ns (77.574%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.709     5.326    tick_/CLK
    SLICE_X0Y109         FDCE                                         r  tick_/cnt_clk_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456     5.782 r  tick_/cnt_clk_reg[29]/Q
                         net (fo=2, routed)           0.828     6.610    tick_/cnt_clk_reg_n_0_[29]
    SLICE_X0Y108         LUT4 (Prop_lut4_I0_O)        0.124     6.734 r  tick_/cnt_clk[31]_i_10/O
                         net (fo=1, routed)           0.280     7.014    tick_/cnt_clk[31]_i_10_n_0
    SLICE_X0Y108         LUT5 (Prop_lut5_I4_O)        0.124     7.138 r  tick_/cnt_clk[31]_i_5/O
                         net (fo=32, routed)          1.757     8.895    tick_/cnt_clk[31]_i_5_n_0
    SLICE_X2Y102         LUT5 (Prop_lut5_I2_O)        0.124     9.019 r  tick_/cnt_clk[4]_i_1/O
                         net (fo=1, routed)           0.000     9.019    tick_/cnt_clk[4]
    SLICE_X2Y102         FDCE                                         r  tick_/cnt_clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.593    15.030    tick_/CLK
    SLICE_X2Y102         FDCE                                         r  tick_/cnt_clk_reg[4]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X2Y102         FDCE (Setup_fdce_C_D)        0.077    15.346    tick_/cnt_clk_reg[4]
  -------------------------------------------------------------------
                         required time                         15.346    
                         arrival time                          -9.019    
  -------------------------------------------------------------------
                         slack                                  6.328    

Slack (MET) :             6.355ns  (required time - arrival time)
  Source:                 tick_/cnt_clk_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 2.319ns (64.181%)  route 1.294ns (35.819%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.712     5.329    tick_/CLK
    SLICE_X0Y102         FDCE                                         r  tick_/cnt_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.456     5.785 r  tick_/cnt_clk_reg[2]/Q
                         net (fo=2, routed)           0.632     6.418    tick_/cnt_clk_reg_n_0_[2]
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.092 r  tick_/cnt_clk_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.092    tick_/cnt_clk_reg[4]_i_2_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.206 r  tick_/cnt_clk_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.206    tick_/cnt_clk_reg[8]_i_2_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.320 r  tick_/cnt_clk_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.320    tick_/cnt_clk_reg[12]_i_2_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.434 r  tick_/cnt_clk_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.434    tick_/cnt_clk_reg[16]_i_2_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.548 r  tick_/cnt_clk_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.548    tick_/cnt_clk_reg[20]_i_2_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.662 r  tick_/cnt_clk_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.662    tick_/cnt_clk_reg[24]_i_2_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.975 r  tick_/cnt_clk_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.662     8.637    tick_/cnt_clk_reg[28]_i_2_n_4
    SLICE_X0Y108         LUT5 (Prop_lut5_I4_O)        0.306     8.943 r  tick_/cnt_clk[28]_i_1/O
                         net (fo=1, routed)           0.000     8.943    tick_/cnt_clk[28]
    SLICE_X0Y108         FDCE                                         r  tick_/cnt_clk_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.591    15.028    tick_/CLK
    SLICE_X0Y108         FDCE                                         r  tick_/cnt_clk_reg[28]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y108         FDCE (Setup_fdce_C_D)        0.031    15.298    tick_/cnt_clk_reg[28]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  6.355    

Slack (MET) :             6.379ns  (required time - arrival time)
  Source:                 tick_/cnt_clk_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 0.890ns (24.792%)  route 2.700ns (75.208%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.712     5.329    tick_/CLK
    SLICE_X2Y102         FDCE                                         r  tick_/cnt_clk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.518     5.847 r  tick_/cnt_clk_reg[4]/Q
                         net (fo=2, routed)           0.954     6.802    tick_/cnt_clk_reg_n_0_[4]
    SLICE_X0Y103         LUT4 (Prop_lut4_I1_O)        0.124     6.926 r  tick_/cnt_clk[31]_i_9/O
                         net (fo=1, routed)           0.416     7.341    tick_/cnt_clk[31]_i_9_n_0
    SLICE_X0Y102         LUT5 (Prop_lut5_I4_O)        0.124     7.465 r  tick_/cnt_clk[31]_i_4/O
                         net (fo=32, routed)          1.330     8.795    tick_/cnt_clk[31]_i_4_n_0
    SLICE_X3Y108         LUT5 (Prop_lut5_I1_O)        0.124     8.919 r  tick_/cnt_clk[30]_i_1/O
                         net (fo=1, routed)           0.000     8.919    tick_/cnt_clk[30]
    SLICE_X3Y108         FDCE                                         r  tick_/cnt_clk_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.591    15.028    tick_/CLK
    SLICE_X3Y108         FDCE                                         r  tick_/cnt_clk_reg[30]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y108         FDCE (Setup_fdce_C_D)        0.031    15.298    tick_/cnt_clk_reg[30]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  6.379    

Slack (MET) :             6.381ns  (required time - arrival time)
  Source:                 tick_/cnt_clk_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.890ns (24.802%)  route 2.698ns (75.198%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.712     5.329    tick_/CLK
    SLICE_X2Y102         FDCE                                         r  tick_/cnt_clk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.518     5.847 r  tick_/cnt_clk_reg[4]/Q
                         net (fo=2, routed)           0.954     6.802    tick_/cnt_clk_reg_n_0_[4]
    SLICE_X0Y103         LUT4 (Prop_lut4_I1_O)        0.124     6.926 r  tick_/cnt_clk[31]_i_9/O
                         net (fo=1, routed)           0.416     7.341    tick_/cnt_clk[31]_i_9_n_0
    SLICE_X0Y102         LUT5 (Prop_lut5_I4_O)        0.124     7.465 r  tick_/cnt_clk[31]_i_4/O
                         net (fo=32, routed)          1.328     8.794    tick_/cnt_clk[31]_i_4_n_0
    SLICE_X0Y104         LUT5 (Prop_lut5_I1_O)        0.124     8.918 r  tick_/cnt_clk[9]_i_1/O
                         net (fo=1, routed)           0.000     8.918    tick_/cnt_clk[9]
    SLICE_X0Y104         FDCE                                         r  tick_/cnt_clk_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.592    15.029    tick_/CLK
    SLICE_X0Y104         FDCE                                         r  tick_/cnt_clk_reg[9]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y104         FDCE (Setup_fdce_C_D)        0.031    15.299    tick_/cnt_clk_reg[9]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                  6.381    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 tick_/cnt_clk_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 0.890ns (24.821%)  route 2.696ns (75.179%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.712     5.329    tick_/CLK
    SLICE_X2Y102         FDCE                                         r  tick_/cnt_clk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.518     5.847 r  tick_/cnt_clk_reg[4]/Q
                         net (fo=2, routed)           0.954     6.802    tick_/cnt_clk_reg_n_0_[4]
    SLICE_X0Y103         LUT4 (Prop_lut4_I1_O)        0.124     6.926 r  tick_/cnt_clk[31]_i_9/O
                         net (fo=1, routed)           0.416     7.341    tick_/cnt_clk[31]_i_9_n_0
    SLICE_X0Y102         LUT5 (Prop_lut5_I4_O)        0.124     7.465 r  tick_/cnt_clk[31]_i_4/O
                         net (fo=32, routed)          1.326     8.791    tick_/cnt_clk[31]_i_4_n_0
    SLICE_X0Y104         LUT5 (Prop_lut5_I1_O)        0.124     8.915 r  tick_/cnt_clk[11]_i_1/O
                         net (fo=1, routed)           0.000     8.915    tick_/cnt_clk[11]
    SLICE_X0Y104         FDCE                                         r  tick_/cnt_clk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.592    15.029    tick_/CLK
    SLICE_X0Y104         FDCE                                         r  tick_/cnt_clk_reg[11]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y104         FDCE (Setup_fdce_C_D)        0.029    15.297    tick_/cnt_clk_reg[11]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  6.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 tick_/cnt_clk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.601     1.535    tick_/CLK
    SLICE_X2Y102         FDCE                                         r  tick_/cnt_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.164     1.699 f  tick_/cnt_clk_reg[0]/Q
                         net (fo=3, routed)           0.233     1.933    tick_/cnt_clk_reg_n_0_[0]
    SLICE_X2Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.978 r  tick_/cnt_clk[0]_i_1/O
                         net (fo=1, routed)           0.000     1.978    tick_/cnt_clk[0]
    SLICE_X2Y102         FDCE                                         r  tick_/cnt_clk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.873     2.054    tick_/CLK
    SLICE_X2Y102         FDCE                                         r  tick_/cnt_clk_reg[0]/C
                         clock pessimism             -0.518     1.535    
    SLICE_X2Y102         FDCE (Hold_fdce_C_D)         0.121     1.656    tick_/cnt_clk_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 tick_/cnt_clk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.231ns (40.461%)  route 0.340ns (59.539%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.601     1.535    tick_/CLK
    SLICE_X0Y102         FDCE                                         r  tick_/cnt_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     1.676 f  tick_/cnt_clk_reg[1]/Q
                         net (fo=2, routed)           0.134     1.811    tick_/cnt_clk_reg_n_0_[1]
    SLICE_X0Y102         LUT5 (Prop_lut5_I3_O)        0.045     1.856 r  tick_/cnt_clk[31]_i_4/O
                         net (fo=32, routed)          0.205     2.061    tick_/cnt_clk[31]_i_4_n_0
    SLICE_X2Y103         LUT5 (Prop_lut5_I1_O)        0.045     2.106 r  tick_/cnt_clk[8]_i_1/O
                         net (fo=1, routed)           0.000     2.106    tick_/cnt_clk[8]
    SLICE_X2Y103         FDCE                                         r  tick_/cnt_clk_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.053    tick_/CLK
    SLICE_X2Y103         FDCE                                         r  tick_/cnt_clk_reg[8]/C
                         clock pessimism             -0.502     1.550    
    SLICE_X2Y103         FDCE (Hold_fdce_C_D)         0.120     1.670    tick_/cnt_clk_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 tick_/cnt_clk_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.383ns (64.739%)  route 0.209ns (35.261%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.533    tick_/CLK
    SLICE_X2Y107         FDCE                                         r  tick_/cnt_clk_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.164     1.697 r  tick_/cnt_clk_reg[23]/Q
                         net (fo=2, routed)           0.103     1.800    tick_/cnt_clk_reg_n_0_[23]
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.911 r  tick_/cnt_clk_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.106     2.017    tick_/cnt_clk_reg[24]_i_2_n_5
    SLICE_X2Y107         LUT5 (Prop_lut5_I4_O)        0.108     2.125 r  tick_/cnt_clk[23]_i_1/O
                         net (fo=1, routed)           0.000     2.125    tick_/cnt_clk[23]
    SLICE_X2Y107         FDCE                                         r  tick_/cnt_clk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.052    tick_/CLK
    SLICE_X2Y107         FDCE                                         r  tick_/cnt_clk_reg[23]/C
                         clock pessimism             -0.518     1.533    
    SLICE_X2Y107         FDCE (Hold_fdce_C_D)         0.120     1.653    tick_/cnt_clk_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 tick_/cnt_clk_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.231ns (37.728%)  route 0.381ns (62.272%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.534    tick_/CLK
    SLICE_X0Y104         FDCE                                         r  tick_/cnt_clk_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.141     1.675 r  tick_/cnt_clk_reg[9]/Q
                         net (fo=2, routed)           0.213     1.888    tick_/cnt_clk_reg_n_0_[9]
    SLICE_X0Y104         LUT5 (Prop_lut5_I3_O)        0.045     1.933 r  tick_/cnt_clk[31]_i_3/O
                         net (fo=32, routed)          0.169     2.102    tick_/cnt_clk[31]_i_3_n_0
    SLICE_X2Y104         LUT5 (Prop_lut5_I0_O)        0.045     2.147 r  tick_/cnt_clk[12]_i_1/O
                         net (fo=1, routed)           0.000     2.147    tick_/cnt_clk[12]
    SLICE_X2Y104         FDCE                                         r  tick_/cnt_clk_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.053    tick_/CLK
    SLICE_X2Y104         FDCE                                         r  tick_/cnt_clk_reg[12]/C
                         clock pessimism             -0.502     1.550    
    SLICE_X2Y104         FDCE (Hold_fdce_C_D)         0.120     1.670    tick_/cnt_clk_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 tick_/cnt_clk_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.231ns (38.923%)  route 0.362ns (61.077%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.534    tick_/CLK
    SLICE_X0Y105         FDCE                                         r  tick_/cnt_clk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.141     1.675 r  tick_/cnt_clk_reg[16]/Q
                         net (fo=2, routed)           0.206     1.882    tick_/cnt_clk_reg_n_0_[16]
    SLICE_X0Y106         LUT5 (Prop_lut5_I2_O)        0.045     1.927 r  tick_/cnt_clk[31]_i_6/O
                         net (fo=32, routed)          0.156     2.083    tick_/cnt_clk[31]_i_6_n_0
    SLICE_X0Y106         LUT5 (Prop_lut5_I3_O)        0.045     2.128 r  tick_/cnt_clk[19]_i_1/O
                         net (fo=1, routed)           0.000     2.128    tick_/cnt_clk[19]
    SLICE_X0Y106         FDCE                                         r  tick_/cnt_clk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.053    tick_/CLK
    SLICE_X0Y106         FDCE                                         r  tick_/cnt_clk_reg[19]/C
                         clock pessimism             -0.502     1.550    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.092     1.642    tick_/cnt_clk_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 tick_/cnt_clk_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.276ns (46.287%)  route 0.320ns (53.713%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.533    tick_/CLK
    SLICE_X3Y108         FDCE                                         r  tick_/cnt_clk_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDCE (Prop_fdce_C_Q)         0.141     1.674 r  tick_/cnt_clk_reg[30]/Q
                         net (fo=2, routed)           0.116     1.790    tick_/cnt_clk_reg_n_0_[30]
    SLICE_X0Y108         LUT4 (Prop_lut4_I3_O)        0.045     1.835 r  tick_/cnt_clk[31]_i_10/O
                         net (fo=1, routed)           0.099     1.934    tick_/cnt_clk[31]_i_10_n_0
    SLICE_X0Y108         LUT5 (Prop_lut5_I4_O)        0.045     1.979 r  tick_/cnt_clk[31]_i_5/O
                         net (fo=32, routed)          0.106     2.085    tick_/cnt_clk[31]_i_5_n_0
    SLICE_X0Y108         LUT5 (Prop_lut5_I2_O)        0.045     2.130 r  tick_/cnt_clk[28]_i_1/O
                         net (fo=1, routed)           0.000     2.130    tick_/cnt_clk[28]
    SLICE_X0Y108         FDCE                                         r  tick_/cnt_clk_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.052    tick_/CLK
    SLICE_X0Y108         FDCE                                         r  tick_/cnt_clk_reg[28]/C
                         clock pessimism             -0.502     1.549    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.092     1.641    tick_/cnt_clk_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 tick_/cnt_clk_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.276ns (46.209%)  route 0.321ns (53.791%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.533    tick_/CLK
    SLICE_X3Y108         FDCE                                         r  tick_/cnt_clk_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDCE (Prop_fdce_C_Q)         0.141     1.674 r  tick_/cnt_clk_reg[30]/Q
                         net (fo=2, routed)           0.116     1.790    tick_/cnt_clk_reg_n_0_[30]
    SLICE_X0Y108         LUT4 (Prop_lut4_I3_O)        0.045     1.835 r  tick_/cnt_clk[31]_i_10/O
                         net (fo=1, routed)           0.099     1.934    tick_/cnt_clk[31]_i_10_n_0
    SLICE_X0Y108         LUT5 (Prop_lut5_I4_O)        0.045     1.979 r  tick_/cnt_clk[31]_i_5/O
                         net (fo=32, routed)          0.107     2.086    tick_/cnt_clk[31]_i_5_n_0
    SLICE_X0Y108         LUT5 (Prop_lut5_I2_O)        0.045     2.131 r  tick_/cnt_clk[25]_i_1/O
                         net (fo=1, routed)           0.000     2.131    tick_/cnt_clk[25]
    SLICE_X0Y108         FDCE                                         r  tick_/cnt_clk_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.052    tick_/CLK
    SLICE_X0Y108         FDCE                                         r  tick_/cnt_clk_reg[25]/C
                         clock pessimism             -0.502     1.549    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.091     1.640    tick_/cnt_clk_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 tick_/cnt_clk_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.360ns (61.615%)  route 0.224ns (38.385%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.533    tick_/CLK
    SLICE_X0Y109         FDCE                                         r  tick_/cnt_clk_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141     1.674 r  tick_/cnt_clk_reg[31]/Q
                         net (fo=2, routed)           0.063     1.737    tick_/cnt_clk_reg_n_0_[31]
    SLICE_X1Y109         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  tick_/cnt_clk_reg[31]_i_7/O[2]
                         net (fo=1, routed)           0.161     2.010    tick_/cnt_clk_reg[31]_i_7_n_5
    SLICE_X0Y109         LUT5 (Prop_lut5_I4_O)        0.108     2.118 r  tick_/cnt_clk[31]_i_1/O
                         net (fo=1, routed)           0.000     2.118    tick_/cnt_clk[31]
    SLICE_X0Y109         FDCE                                         r  tick_/cnt_clk_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.052    tick_/CLK
    SLICE_X0Y109         FDCE                                         r  tick_/cnt_clk_reg[31]/C
                         clock pessimism             -0.518     1.533    
    SLICE_X0Y109         FDCE (Hold_fdce_C_D)         0.092     1.625    tick_/cnt_clk_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 tick_/cnt_clk_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.358ns (61.046%)  route 0.228ns (38.954%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.534    tick_/CLK
    SLICE_X0Y104         FDCE                                         r  tick_/cnt_clk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.141     1.675 r  tick_/cnt_clk_reg[10]/Q
                         net (fo=2, routed)           0.064     1.739    tick_/cnt_clk_reg_n_0_[10]
    SLICE_X1Y104         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.849 r  tick_/cnt_clk_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.164     2.014    tick_/cnt_clk_reg[12]_i_2_n_6
    SLICE_X0Y104         LUT5 (Prop_lut5_I4_O)        0.107     2.121 r  tick_/cnt_clk[10]_i_1/O
                         net (fo=1, routed)           0.000     2.121    tick_/cnt_clk[10]
    SLICE_X0Y104         FDCE                                         r  tick_/cnt_clk_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.053    tick_/CLK
    SLICE_X0Y104         FDCE                                         r  tick_/cnt_clk_reg[10]/C
                         clock pessimism             -0.518     1.534    
    SLICE_X0Y104         FDCE (Hold_fdce_C_D)         0.092     1.626    tick_/cnt_clk_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 tick_/cnt_clk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_clk_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.231ns (36.445%)  route 0.403ns (63.555%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.601     1.535    tick_/CLK
    SLICE_X0Y102         FDCE                                         r  tick_/cnt_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     1.676 f  tick_/cnt_clk_reg[1]/Q
                         net (fo=2, routed)           0.134     1.811    tick_/cnt_clk_reg_n_0_[1]
    SLICE_X0Y102         LUT5 (Prop_lut5_I3_O)        0.045     1.856 r  tick_/cnt_clk[31]_i_4/O
                         net (fo=32, routed)          0.268     2.124    tick_/cnt_clk[31]_i_4_n_0
    SLICE_X2Y102         LUT5 (Prop_lut5_I1_O)        0.045     2.169 r  tick_/cnt_clk[4]_i_1/O
                         net (fo=1, routed)           0.000     2.169    tick_/cnt_clk[4]
    SLICE_X2Y102         FDCE                                         r  tick_/cnt_clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.873     2.054    tick_/CLK
    SLICE_X2Y102         FDCE                                         r  tick_/cnt_clk_reg[4]/C
                         clock pessimism             -0.502     1.551    
    SLICE_X2Y102         FDCE (Hold_fdce_C_D)         0.120     1.671    tick_/cnt_clk_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.498    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y102   tick_/cnt_clk_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104   tick_/cnt_clk_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104   tick_/cnt_clk_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y104   tick_/cnt_clk_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y105   tick_/cnt_clk_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y105   tick_/cnt_clk_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y105   tick_/cnt_clk_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y105   tick_/cnt_clk_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106   tick_/cnt_clk_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102   tick_/cnt_clk_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102   tick_/cnt_clk_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104   tick_/cnt_clk_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104   tick_/cnt_clk_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104   tick_/cnt_clk_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104   tick_/cnt_clk_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104   tick_/cnt_clk_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104   tick_/cnt_clk_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105   tick_/cnt_clk_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105   tick_/cnt_clk_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102   tick_/cnt_clk_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102   tick_/cnt_clk_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104   tick_/cnt_clk_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104   tick_/cnt_clk_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104   tick_/cnt_clk_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104   tick_/cnt_clk_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104   tick_/cnt_clk_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104   tick_/cnt_clk_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105   tick_/cnt_clk_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105   tick_/cnt_clk_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line106/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.637ns  (logic 14.089ns (54.956%)  route 11.548ns (45.044%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 FDCE=1 LUT2=2 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE                         0.000     0.000 r  nolabel_line106/v_count_reg_reg[9]/C
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.651     0.651 f  nolabel_line106/v_count_reg_reg[9]/Q
                         net (fo=34, routed)          1.712     2.363    nolabel_line106/v_count_reg[9]
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.295     2.658 r  nolabel_line106/red3_i_16/O
                         net (fo=8, routed)           0.801     3.459    nolabel_line106/pixel_y[1]
    SLICE_X7Y110         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.966 r  nolabel_line106/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.966    nolabel_line106/red3_i_3_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.080 r  nolabel_line106/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.080    nolabel_line106/red3_i_2_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.414 r  nolabel_line106/red3_i_1/O[1]
                         net (fo=62, routed)          1.359     5.773    drawer_/O[1]
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.215     9.988 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.990    drawer_/red3__0_n_106
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.508 r  drawer_/red3__1/P[1]
                         net (fo=2, routed)           1.032    12.541    drawer_/red3__1_n_104
    SLICE_X12Y110        LUT2 (Prop_lut2_I0_O)        0.124    12.665 r  drawer_/green_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    12.665    drawer_/green_OBUF[3]_inst_i_72_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.045 r  drawer_/green_OBUF[3]_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    13.045    drawer_/green_OBUF[3]_inst_i_57_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.162 r  drawer_/green_OBUF[3]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.162    drawer_/green_OBUF[3]_inst_i_53_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.485 r  drawer_/green_OBUF[3]_inst_i_62/O[1]
                         net (fo=1, routed)           0.745    14.230    drawer_/green_OBUF[3]_inst_i_62_n_6
    SLICE_X11Y112        LUT2 (Prop_lut2_I1_O)        0.306    14.536 r  drawer_/green_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    14.536    drawer_/green_OBUF[3]_inst_i_42_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.086 r  drawer_/green_OBUF[3]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.086    drawer_/green_OBUF[3]_inst_i_12_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.399 f  drawer_/green_OBUF[3]_inst_i_8/O[3]
                         net (fo=2, routed)           0.942    16.340    drawer_/green_OBUF[3]_inst_i_8_n_4
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.334    16.674 f  drawer_/red_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.848    17.522    drawer_/red_OBUF[3]_inst_i_22_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I1_O)        0.348    17.870 f  drawer_/red_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           1.277    19.147    nolabel_line106/blue[2]
    SLICE_X4Y109         LUT6 (Prop_lut6_I3_O)        0.124    19.271 r  nolabel_line106/red_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.830    22.101    red_OBUF[2]
    G18                  OBUF (Prop_obuf_I_O)         3.536    25.637 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.637    red[3]
    G18                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line106/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.527ns  (logic 14.094ns (55.211%)  route 11.433ns (44.789%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 FDCE=1 LUT2=2 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE                         0.000     0.000 r  nolabel_line106/v_count_reg_reg[9]/C
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.651     0.651 f  nolabel_line106/v_count_reg_reg[9]/Q
                         net (fo=34, routed)          1.712     2.363    nolabel_line106/v_count_reg[9]
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.295     2.658 r  nolabel_line106/red3_i_16/O
                         net (fo=8, routed)           0.801     3.459    nolabel_line106/pixel_y[1]
    SLICE_X7Y110         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.966 r  nolabel_line106/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.966    nolabel_line106/red3_i_3_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.080 r  nolabel_line106/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.080    nolabel_line106/red3_i_2_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.414 r  nolabel_line106/red3_i_1/O[1]
                         net (fo=62, routed)          1.359     5.773    drawer_/O[1]
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.215     9.988 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.990    drawer_/red3__0_n_106
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.508 r  drawer_/red3__1/P[1]
                         net (fo=2, routed)           1.032    12.541    drawer_/red3__1_n_104
    SLICE_X12Y110        LUT2 (Prop_lut2_I0_O)        0.124    12.665 r  drawer_/green_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    12.665    drawer_/green_OBUF[3]_inst_i_72_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.045 r  drawer_/green_OBUF[3]_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    13.045    drawer_/green_OBUF[3]_inst_i_57_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.162 r  drawer_/green_OBUF[3]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.162    drawer_/green_OBUF[3]_inst_i_53_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.485 r  drawer_/green_OBUF[3]_inst_i_62/O[1]
                         net (fo=1, routed)           0.745    14.230    drawer_/green_OBUF[3]_inst_i_62_n_6
    SLICE_X11Y112        LUT2 (Prop_lut2_I1_O)        0.306    14.536 r  drawer_/green_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    14.536    drawer_/green_OBUF[3]_inst_i_42_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.086 r  drawer_/green_OBUF[3]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.086    drawer_/green_OBUF[3]_inst_i_12_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.399 f  drawer_/green_OBUF[3]_inst_i_8/O[3]
                         net (fo=2, routed)           0.942    16.340    drawer_/green_OBUF[3]_inst_i_8_n_4
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.334    16.674 f  drawer_/red_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.848    17.522    drawer_/red_OBUF[3]_inst_i_22_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I1_O)        0.348    17.870 f  drawer_/red_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           1.274    19.145    nolabel_line106/blue[2]
    SLICE_X4Y109         LUT6 (Prop_lut6_I5_O)        0.124    19.269 r  nolabel_line106/red_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.717    21.986    red_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.541    25.526 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.526    red[1]
    G17                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line106/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.353ns  (logic 14.088ns (55.567%)  route 11.265ns (44.433%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 FDCE=1 LUT2=2 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE                         0.000     0.000 r  nolabel_line106/v_count_reg_reg[9]/C
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.651     0.651 f  nolabel_line106/v_count_reg_reg[9]/Q
                         net (fo=34, routed)          1.712     2.363    nolabel_line106/v_count_reg[9]
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.295     2.658 r  nolabel_line106/red3_i_16/O
                         net (fo=8, routed)           0.801     3.459    nolabel_line106/pixel_y[1]
    SLICE_X7Y110         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.966 r  nolabel_line106/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.966    nolabel_line106/red3_i_3_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.080 r  nolabel_line106/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.080    nolabel_line106/red3_i_2_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.414 r  nolabel_line106/red3_i_1/O[1]
                         net (fo=62, routed)          1.359     5.773    drawer_/O[1]
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.215     9.988 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.990    drawer_/red3__0_n_106
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.508 r  drawer_/red3__1/P[1]
                         net (fo=2, routed)           1.032    12.541    drawer_/red3__1_n_104
    SLICE_X12Y110        LUT2 (Prop_lut2_I0_O)        0.124    12.665 r  drawer_/green_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    12.665    drawer_/green_OBUF[3]_inst_i_72_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.045 r  drawer_/green_OBUF[3]_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    13.045    drawer_/green_OBUF[3]_inst_i_57_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.162 r  drawer_/green_OBUF[3]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.162    drawer_/green_OBUF[3]_inst_i_53_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.485 r  drawer_/green_OBUF[3]_inst_i_62/O[1]
                         net (fo=1, routed)           0.745    14.230    drawer_/green_OBUF[3]_inst_i_62_n_6
    SLICE_X11Y112        LUT2 (Prop_lut2_I1_O)        0.306    14.536 r  drawer_/green_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    14.536    drawer_/green_OBUF[3]_inst_i_42_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.086 r  drawer_/green_OBUF[3]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.086    drawer_/green_OBUF[3]_inst_i_12_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.399 f  drawer_/green_OBUF[3]_inst_i_8/O[3]
                         net (fo=2, routed)           0.942    16.340    drawer_/green_OBUF[3]_inst_i_8_n_4
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.334    16.674 f  drawer_/red_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.848    17.522    drawer_/red_OBUF[3]_inst_i_22_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I1_O)        0.348    17.870 f  drawer_/red_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           1.277    19.147    nolabel_line106/blue[2]
    SLICE_X4Y109         LUT6 (Prop_lut6_I3_O)        0.124    19.271 r  nolabel_line106/red_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.546    21.818    red_OBUF[2]
    H18                  OBUF (Prop_obuf_I_O)         3.535    25.353 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.353    red[2]
    H18                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line106/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.334ns  (logic 14.105ns (55.677%)  route 11.229ns (44.323%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE                         0.000     0.000 r  nolabel_line106/v_count_reg_reg[9]/C
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.651     0.651 f  nolabel_line106/v_count_reg_reg[9]/Q
                         net (fo=34, routed)          1.712     2.363    nolabel_line106/v_count_reg[9]
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.295     2.658 r  nolabel_line106/red3_i_16/O
                         net (fo=8, routed)           0.801     3.459    nolabel_line106/pixel_y[1]
    SLICE_X7Y110         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.966 r  nolabel_line106/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.966    nolabel_line106/red3_i_3_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.080 r  nolabel_line106/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.080    nolabel_line106/red3_i_2_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.414 r  nolabel_line106/red3_i_1/O[1]
                         net (fo=62, routed)          1.359     5.773    drawer_/O[1]
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.215     9.988 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.990    drawer_/red3__0_n_106
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.508 r  drawer_/red3__1/P[1]
                         net (fo=2, routed)           1.032    12.541    drawer_/red3__1_n_104
    SLICE_X12Y110        LUT2 (Prop_lut2_I0_O)        0.124    12.665 r  drawer_/green_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    12.665    drawer_/green_OBUF[3]_inst_i_72_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.045 r  drawer_/green_OBUF[3]_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    13.045    drawer_/green_OBUF[3]_inst_i_57_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.162 r  drawer_/green_OBUF[3]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.162    drawer_/green_OBUF[3]_inst_i_53_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.485 r  drawer_/green_OBUF[3]_inst_i_62/O[1]
                         net (fo=1, routed)           0.745    14.230    drawer_/green_OBUF[3]_inst_i_62_n_6
    SLICE_X11Y112        LUT2 (Prop_lut2_I1_O)        0.306    14.536 r  drawer_/green_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    14.536    drawer_/green_OBUF[3]_inst_i_42_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.086 r  drawer_/green_OBUF[3]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.086    drawer_/green_OBUF[3]_inst_i_12_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.399 r  drawer_/green_OBUF[3]_inst_i_8/O[3]
                         net (fo=2, routed)           0.942    16.340    drawer_/green_OBUF[3]_inst_i_8_n_4
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.334    16.674 r  drawer_/red_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.848    17.522    drawer_/red_OBUF[3]_inst_i_22_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I1_O)        0.348    17.870 r  drawer_/red_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           1.081    18.951    nolabel_line106/blue[2]
    SLICE_X4Y109         LUT5 (Prop_lut5_I2_O)        0.124    19.075 r  nolabel_line106/blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.707    21.782    blue_OBUF[2]
    H22                  OBUF (Prop_obuf_I_O)         3.552    25.334 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.334    blue[2]
    H22                                                               r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line106/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.229ns  (logic 14.080ns (55.807%)  route 11.150ns (44.193%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 FDCE=1 LUT2=2 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE                         0.000     0.000 r  nolabel_line106/v_count_reg_reg[9]/C
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.651     0.651 f  nolabel_line106/v_count_reg_reg[9]/Q
                         net (fo=34, routed)          1.712     2.363    nolabel_line106/v_count_reg[9]
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.295     2.658 r  nolabel_line106/red3_i_16/O
                         net (fo=8, routed)           0.801     3.459    nolabel_line106/pixel_y[1]
    SLICE_X7Y110         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.966 r  nolabel_line106/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.966    nolabel_line106/red3_i_3_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.080 r  nolabel_line106/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.080    nolabel_line106/red3_i_2_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.414 r  nolabel_line106/red3_i_1/O[1]
                         net (fo=62, routed)          1.359     5.773    drawer_/O[1]
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.215     9.988 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.990    drawer_/red3__0_n_106
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.508 r  drawer_/red3__1/P[1]
                         net (fo=2, routed)           1.032    12.541    drawer_/red3__1_n_104
    SLICE_X12Y110        LUT2 (Prop_lut2_I0_O)        0.124    12.665 r  drawer_/green_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    12.665    drawer_/green_OBUF[3]_inst_i_72_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.045 r  drawer_/green_OBUF[3]_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    13.045    drawer_/green_OBUF[3]_inst_i_57_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.162 r  drawer_/green_OBUF[3]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.162    drawer_/green_OBUF[3]_inst_i_53_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.485 r  drawer_/green_OBUF[3]_inst_i_62/O[1]
                         net (fo=1, routed)           0.745    14.230    drawer_/green_OBUF[3]_inst_i_62_n_6
    SLICE_X11Y112        LUT2 (Prop_lut2_I1_O)        0.306    14.536 r  drawer_/green_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    14.536    drawer_/green_OBUF[3]_inst_i_42_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.086 r  drawer_/green_OBUF[3]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.086    drawer_/green_OBUF[3]_inst_i_12_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.399 f  drawer_/green_OBUF[3]_inst_i_8/O[3]
                         net (fo=2, routed)           0.942    16.340    drawer_/green_OBUF[3]_inst_i_8_n_4
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.334    16.674 f  drawer_/red_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.848    17.522    drawer_/red_OBUF[3]_inst_i_22_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I1_O)        0.348    17.870 f  drawer_/red_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           1.274    19.145    nolabel_line106/blue[2]
    SLICE_X4Y109         LUT6 (Prop_lut6_I5_O)        0.124    19.269 r  nolabel_line106/red_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.434    21.703    red_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.527    25.229 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.229    red[0]
    H17                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line106/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.186ns  (logic 14.107ns (56.012%)  route 11.079ns (43.988%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE                         0.000     0.000 r  nolabel_line106/v_count_reg_reg[9]/C
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.651     0.651 f  nolabel_line106/v_count_reg_reg[9]/Q
                         net (fo=34, routed)          1.712     2.363    nolabel_line106/v_count_reg[9]
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.295     2.658 r  nolabel_line106/red3_i_16/O
                         net (fo=8, routed)           0.801     3.459    nolabel_line106/pixel_y[1]
    SLICE_X7Y110         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.966 r  nolabel_line106/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.966    nolabel_line106/red3_i_3_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.080 r  nolabel_line106/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.080    nolabel_line106/red3_i_2_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.414 r  nolabel_line106/red3_i_1/O[1]
                         net (fo=62, routed)          1.359     5.773    drawer_/O[1]
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.215     9.988 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.990    drawer_/red3__0_n_106
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.508 r  drawer_/red3__1/P[1]
                         net (fo=2, routed)           1.032    12.541    drawer_/red3__1_n_104
    SLICE_X12Y110        LUT2 (Prop_lut2_I0_O)        0.124    12.665 r  drawer_/green_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    12.665    drawer_/green_OBUF[3]_inst_i_72_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.045 r  drawer_/green_OBUF[3]_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    13.045    drawer_/green_OBUF[3]_inst_i_57_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.162 r  drawer_/green_OBUF[3]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.162    drawer_/green_OBUF[3]_inst_i_53_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.485 r  drawer_/green_OBUF[3]_inst_i_62/O[1]
                         net (fo=1, routed)           0.745    14.230    drawer_/green_OBUF[3]_inst_i_62_n_6
    SLICE_X11Y112        LUT2 (Prop_lut2_I1_O)        0.306    14.536 r  drawer_/green_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    14.536    drawer_/green_OBUF[3]_inst_i_42_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.086 r  drawer_/green_OBUF[3]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.086    drawer_/green_OBUF[3]_inst_i_12_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.399 r  drawer_/green_OBUF[3]_inst_i_8/O[3]
                         net (fo=2, routed)           0.942    16.340    drawer_/green_OBUF[3]_inst_i_8_n_4
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.334    16.674 r  drawer_/red_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.848    17.522    drawer_/red_OBUF[3]_inst_i_22_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I1_O)        0.348    17.870 r  drawer_/red_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           1.081    18.951    nolabel_line106/blue[2]
    SLICE_X4Y109         LUT5 (Prop_lut5_I2_O)        0.124    19.075 r  nolabel_line106/blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.557    21.632    blue_OBUF[2]
    J22                  OBUF (Prop_obuf_I_O)         3.554    25.186 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.186    blue[3]
    J22                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line106/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.731ns  (logic 13.953ns (56.420%)  route 10.778ns (43.580%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE                         0.000     0.000 r  nolabel_line106/v_count_reg_reg[9]/C
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.651     0.651 f  nolabel_line106/v_count_reg_reg[9]/Q
                         net (fo=34, routed)          1.712     2.363    nolabel_line106/v_count_reg[9]
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.295     2.658 r  nolabel_line106/red3_i_16/O
                         net (fo=8, routed)           0.801     3.459    nolabel_line106/pixel_y[1]
    SLICE_X7Y110         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.966 r  nolabel_line106/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.966    nolabel_line106/red3_i_3_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.080 r  nolabel_line106/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.080    nolabel_line106/red3_i_2_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.414 r  nolabel_line106/red3_i_1/O[1]
                         net (fo=62, routed)          1.359     5.773    drawer_/O[1]
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.215     9.988 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.990    drawer_/red3__0_n_106
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.508 r  drawer_/red3__1/P[1]
                         net (fo=2, routed)           1.032    12.541    drawer_/red3__1_n_104
    SLICE_X12Y110        LUT2 (Prop_lut2_I0_O)        0.124    12.665 r  drawer_/green_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    12.665    drawer_/green_OBUF[3]_inst_i_72_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.045 r  drawer_/green_OBUF[3]_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    13.045    drawer_/green_OBUF[3]_inst_i_57_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.368 r  drawer_/green_OBUF[3]_inst_i_53/O[1]
                         net (fo=1, routed)           0.727    14.094    drawer_/green_OBUF[3]_inst_i_53_n_6
    SLICE_X11Y111        LUT2 (Prop_lut2_I1_O)        0.306    14.400 r  drawer_/green_OBUF[3]_inst_i_32/O
                         net (fo=1, routed)           0.000    14.400    drawer_/green_OBUF[3]_inst_i_32_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.950 r  drawer_/green_OBUF[3]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.950    drawer_/green_OBUF[3]_inst_i_10_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.263 r  drawer_/green_OBUF[3]_inst_i_12/O[3]
                         net (fo=1, routed)           0.806    16.069    drawer_/green_OBUF[3]_inst_i_12_n_4
    SLICE_X10Y111        LUT4 (Prop_lut4_I1_O)        0.306    16.375 r  drawer_/red_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.744    17.119    drawer_/red_OBUF[3]_inst_i_26_n_0
    SLICE_X10Y109        LUT5 (Prop_lut5_I4_O)        0.150    17.269 r  drawer_/green_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.061    18.330    drawer_/green_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I2_O)        0.328    18.658 r  drawer_/green_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.534    21.192    green_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.539    24.731 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.731    green[0]
    J19                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line106/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.581ns  (logic 13.955ns (56.771%)  route 10.626ns (43.229%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE                         0.000     0.000 r  nolabel_line106/v_count_reg_reg[9]/C
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.651     0.651 f  nolabel_line106/v_count_reg_reg[9]/Q
                         net (fo=34, routed)          1.712     2.363    nolabel_line106/v_count_reg[9]
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.295     2.658 r  nolabel_line106/red3_i_16/O
                         net (fo=8, routed)           0.801     3.459    nolabel_line106/pixel_y[1]
    SLICE_X7Y110         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.966 r  nolabel_line106/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.966    nolabel_line106/red3_i_3_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.080 r  nolabel_line106/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.080    nolabel_line106/red3_i_2_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.414 r  nolabel_line106/red3_i_1/O[1]
                         net (fo=62, routed)          1.359     5.773    drawer_/O[1]
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.215     9.988 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.990    drawer_/red3__0_n_106
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.508 r  drawer_/red3__1/P[1]
                         net (fo=2, routed)           1.032    12.541    drawer_/red3__1_n_104
    SLICE_X12Y110        LUT2 (Prop_lut2_I0_O)        0.124    12.665 r  drawer_/green_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    12.665    drawer_/green_OBUF[3]_inst_i_72_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.045 r  drawer_/green_OBUF[3]_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    13.045    drawer_/green_OBUF[3]_inst_i_57_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.368 r  drawer_/green_OBUF[3]_inst_i_53/O[1]
                         net (fo=1, routed)           0.727    14.094    drawer_/green_OBUF[3]_inst_i_53_n_6
    SLICE_X11Y111        LUT2 (Prop_lut2_I1_O)        0.306    14.400 r  drawer_/green_OBUF[3]_inst_i_32/O
                         net (fo=1, routed)           0.000    14.400    drawer_/green_OBUF[3]_inst_i_32_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.950 r  drawer_/green_OBUF[3]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.950    drawer_/green_OBUF[3]_inst_i_10_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.263 r  drawer_/green_OBUF[3]_inst_i_12/O[3]
                         net (fo=1, routed)           0.806    16.069    drawer_/green_OBUF[3]_inst_i_12_n_4
    SLICE_X10Y111        LUT4 (Prop_lut4_I1_O)        0.306    16.375 r  drawer_/red_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.744    17.119    drawer_/red_OBUF[3]_inst_i_26_n_0
    SLICE_X10Y109        LUT5 (Prop_lut5_I4_O)        0.150    17.269 r  drawer_/green_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.061    18.330    drawer_/green_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I2_O)        0.328    18.658 r  drawer_/green_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.382    21.040    green_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.541    24.581 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.581    green[1]
    H19                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line106/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.551ns  (logic 13.961ns (56.864%)  route 10.590ns (43.136%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE                         0.000     0.000 r  nolabel_line106/v_count_reg_reg[9]/C
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.651     0.651 f  nolabel_line106/v_count_reg_reg[9]/Q
                         net (fo=34, routed)          1.712     2.363    nolabel_line106/v_count_reg[9]
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.295     2.658 r  nolabel_line106/red3_i_16/O
                         net (fo=8, routed)           0.801     3.459    nolabel_line106/pixel_y[1]
    SLICE_X7Y110         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.966 r  nolabel_line106/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.966    nolabel_line106/red3_i_3_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.080 r  nolabel_line106/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.080    nolabel_line106/red3_i_2_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.414 r  nolabel_line106/red3_i_1/O[1]
                         net (fo=62, routed)          1.359     5.773    drawer_/O[1]
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.215     9.988 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.990    drawer_/red3__0_n_106
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.508 r  drawer_/red3__1/P[1]
                         net (fo=2, routed)           1.032    12.541    drawer_/red3__1_n_104
    SLICE_X12Y110        LUT2 (Prop_lut2_I0_O)        0.124    12.665 r  drawer_/green_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    12.665    drawer_/green_OBUF[3]_inst_i_72_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.045 r  drawer_/green_OBUF[3]_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    13.045    drawer_/green_OBUF[3]_inst_i_57_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.368 r  drawer_/green_OBUF[3]_inst_i_53/O[1]
                         net (fo=1, routed)           0.727    14.094    drawer_/green_OBUF[3]_inst_i_53_n_6
    SLICE_X11Y111        LUT2 (Prop_lut2_I1_O)        0.306    14.400 r  drawer_/green_OBUF[3]_inst_i_32/O
                         net (fo=1, routed)           0.000    14.400    drawer_/green_OBUF[3]_inst_i_32_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.950 r  drawer_/green_OBUF[3]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.950    drawer_/green_OBUF[3]_inst_i_10_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.263 r  drawer_/green_OBUF[3]_inst_i_12/O[3]
                         net (fo=1, routed)           0.806    16.069    drawer_/green_OBUF[3]_inst_i_12_n_4
    SLICE_X10Y111        LUT4 (Prop_lut4_I1_O)        0.306    16.375 r  drawer_/red_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.744    17.119    drawer_/red_OBUF[3]_inst_i_26_n_0
    SLICE_X10Y109        LUT5 (Prop_lut5_I4_O)        0.150    17.269 r  drawer_/green_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.629    17.898    drawer_/green_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I2_O)        0.328    18.226 r  drawer_/green_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.778    21.004    green_OBUF[2]
    H20                  OBUF (Prop_obuf_I_O)         3.547    24.551 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.551    green[2]
    H20                                                               r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line106/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.452ns  (logic 13.971ns (57.138%)  route 10.480ns (42.862%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE                         0.000     0.000 r  nolabel_line106/v_count_reg_reg[9]/C
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.651     0.651 f  nolabel_line106/v_count_reg_reg[9]/Q
                         net (fo=34, routed)          1.712     2.363    nolabel_line106/v_count_reg[9]
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.295     2.658 r  nolabel_line106/red3_i_16/O
                         net (fo=8, routed)           0.801     3.459    nolabel_line106/pixel_y[1]
    SLICE_X7Y110         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.966 r  nolabel_line106/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.966    nolabel_line106/red3_i_3_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.080 r  nolabel_line106/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.080    nolabel_line106/red3_i_2_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.414 r  nolabel_line106/red3_i_1/O[1]
                         net (fo=62, routed)          1.359     5.773    drawer_/O[1]
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.215     9.988 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.990    drawer_/red3__0_n_106
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.508 r  drawer_/red3__1/P[1]
                         net (fo=2, routed)           1.032    12.541    drawer_/red3__1_n_104
    SLICE_X12Y110        LUT2 (Prop_lut2_I0_O)        0.124    12.665 r  drawer_/green_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    12.665    drawer_/green_OBUF[3]_inst_i_72_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.045 r  drawer_/green_OBUF[3]_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    13.045    drawer_/green_OBUF[3]_inst_i_57_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.368 r  drawer_/green_OBUF[3]_inst_i_53/O[1]
                         net (fo=1, routed)           0.727    14.094    drawer_/green_OBUF[3]_inst_i_53_n_6
    SLICE_X11Y111        LUT2 (Prop_lut2_I1_O)        0.306    14.400 r  drawer_/green_OBUF[3]_inst_i_32/O
                         net (fo=1, routed)           0.000    14.400    drawer_/green_OBUF[3]_inst_i_32_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.950 r  drawer_/green_OBUF[3]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.950    drawer_/green_OBUF[3]_inst_i_10_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.263 f  drawer_/green_OBUF[3]_inst_i_12/O[3]
                         net (fo=1, routed)           0.806    16.069    drawer_/green_OBUF[3]_inst_i_12_n_4
    SLICE_X10Y111        LUT4 (Prop_lut4_I1_O)        0.306    16.375 f  drawer_/red_OBUF[3]_inst_i_26/O
                         net (fo=2, routed)           0.744    17.119    drawer_/red_OBUF[3]_inst_i_26_n_0
    SLICE_X10Y109        LUT5 (Prop_lut5_I4_O)        0.150    17.269 f  drawer_/green_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.663    17.932    drawer_/green_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I3_O)        0.328    18.260 r  drawer_/green_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.634    20.894    green_OBUF[3]
    G20                  OBUF (Prop_obuf_I_O)         3.557    24.452 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.452    green[3]
    G20                                                               r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line106/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line106/h_count_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.239ns (62.540%)  route 0.143ns (37.460%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE                         0.000     0.000 r  nolabel_line106/h_count_reg_reg[6]/C
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  nolabel_line106/h_count_reg_reg[6]/Q
                         net (fo=22, routed)          0.143     0.337    nolabel_line106/h_count_reg[6]
    SLICE_X5Y103         LUT6 (Prop_lut6_I1_O)        0.045     0.382 r  nolabel_line106/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.382    nolabel_line106/h_count_next[5]
    SLICE_X5Y103         FDCE                                         r  nolabel_line106/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line106/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line106/h_count_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.239ns (60.567%)  route 0.156ns (39.433%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDCE                         0.000     0.000 r  nolabel_line106/h_count_reg_reg[5]/C
    SLICE_X5Y103         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  nolabel_line106/h_count_reg_reg[5]/Q
                         net (fo=21, routed)          0.156     0.350    nolabel_line106/h_count_reg[5]
    SLICE_X4Y103         LUT3 (Prop_lut3_I1_O)        0.045     0.395 r  nolabel_line106/h_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.395    nolabel_line106/h_count_next[6]
    SLICE_X4Y103         FDCE                                         r  nolabel_line106/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line106/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line106/h_count_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.242ns (60.864%)  route 0.156ns (39.136%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDCE                         0.000     0.000 r  nolabel_line106/h_count_reg_reg[5]/C
    SLICE_X5Y103         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  nolabel_line106/h_count_reg_reg[5]/Q
                         net (fo=21, routed)          0.156     0.350    nolabel_line106/h_count_reg[5]
    SLICE_X4Y103         LUT4 (Prop_lut4_I2_O)        0.048     0.398 r  nolabel_line106/h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.398    nolabel_line106/h_count_next[7]
    SLICE_X4Y103         FDCE                                         r  nolabel_line106/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line106/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line106/h_count_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.239ns (58.462%)  route 0.170ns (41.538%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE                         0.000     0.000 r  nolabel_line106/h_count_reg_reg[8]/C
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  nolabel_line106/h_count_reg_reg[8]/Q
                         net (fo=54, routed)          0.170     0.364    nolabel_line106/h_count_reg[8]
    SLICE_X3Y104         LUT6 (Prop_lut6_I1_O)        0.045     0.409 r  nolabel_line106/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.409    nolabel_line106/h_count_next[8]
    SLICE_X3Y104         FDCE                                         r  nolabel_line106/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line106/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line106/v_count_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.239ns (56.685%)  route 0.183ns (43.315%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDCE                         0.000     0.000 r  nolabel_line106/v_count_reg_reg[0]/C
    SLICE_X5Y109         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  nolabel_line106/v_count_reg_reg[0]/Q
                         net (fo=13, routed)          0.183     0.377    nolabel_line106/v_count_reg[0]
    SLICE_X5Y109         LUT6 (Prop_lut6_I3_O)        0.045     0.422 r  nolabel_line106/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.422    nolabel_line106/v_count_reg[4]_i_1_n_0
    SLICE_X5Y109         FDCE                                         r  nolabel_line106/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line106/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line106/v_count_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.262ns (61.327%)  route 0.165ns (38.673%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE                         0.000     0.000 r  nolabel_line106/v_count_reg_reg[8]/C
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.217     0.217 r  nolabel_line106/v_count_reg_reg[8]/Q
                         net (fo=33, routed)          0.165     0.382    nolabel_line106/v_count_reg[8]
    SLICE_X5Y109         LUT6 (Prop_lut6_I3_O)        0.045     0.427 r  nolabel_line106/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.427    nolabel_line106/v_count_reg[0]_i_1_n_0
    SLICE_X5Y109         FDCE                                         r  nolabel_line106/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line106/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line106/h_count_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.236ns (53.543%)  route 0.205ns (46.457%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE                         0.000     0.000 r  nolabel_line106/h_count_reg_reg[2]/C
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  nolabel_line106/h_count_reg_reg[2]/Q
                         net (fo=14, routed)          0.205     0.399    nolabel_line106/h_count_reg[2]
    SLICE_X3Y104         LUT5 (Prop_lut5_I4_O)        0.042     0.441 r  nolabel_line106/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.441    nolabel_line106/h_count_next[3]
    SLICE_X3Y104         FDCE                                         r  nolabel_line106/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line106/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line106/h_count_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.239ns (53.857%)  route 0.205ns (46.143%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE                         0.000     0.000 r  nolabel_line106/h_count_reg_reg[2]/C
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  nolabel_line106/h_count_reg_reg[2]/Q
                         net (fo=14, routed)          0.205     0.399    nolabel_line106/h_count_reg[2]
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.045     0.444 r  nolabel_line106/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.444    nolabel_line106/h_count_next[2]
    SLICE_X3Y104         FDCE                                         r  nolabel_line106/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line106/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line106/v_count_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.260ns (58.117%)  route 0.187ns (41.883%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE                         0.000     0.000 r  nolabel_line106/v_count_reg_reg[2]/C
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.217     0.217 r  nolabel_line106/v_count_reg_reg[2]/Q
                         net (fo=19, routed)          0.187     0.404    nolabel_line106/v_count_reg[2]
    SLICE_X2Y109         LUT5 (Prop_lut5_I4_O)        0.043     0.447 r  nolabel_line106/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.447    nolabel_line106/v_count_reg[3]_i_1_n_0
    SLICE_X2Y109         FDCE                                         r  nolabel_line106/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line106/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line106/h_count_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.239ns (53.348%)  route 0.209ns (46.652%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE                         0.000     0.000 r  nolabel_line106/h_count_reg_reg[1]/C
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  nolabel_line106/h_count_reg_reg[1]/Q
                         net (fo=13, routed)          0.209     0.403    nolabel_line106/h_count_reg[1]
    SLICE_X4Y104         LUT3 (Prop_lut3_I1_O)        0.045     0.448 r  nolabel_line106/h_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.448    nolabel_line106/h_count_next[1]
    SLICE_X4Y104         FDCE                                         r  nolabel_line106/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[29]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.934ns  (logic 1.586ns (17.752%)  route 7.348ns (82.248%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           4.837     6.299    tick_/resetn_IBUF
    SLICE_X8Y99          LUT1 (Prop_lut1_I0_O)        0.124     6.423 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=55, routed)          2.511     8.934    tick_/resetn
    SLICE_X0Y109         FDCE                                         f  tick_/cnt_clk_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.590     5.027    tick_/CLK
    SLICE_X0Y109         FDCE                                         r  tick_/cnt_clk_reg[29]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[31]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.934ns  (logic 1.586ns (17.752%)  route 7.348ns (82.248%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           4.837     6.299    tick_/resetn_IBUF
    SLICE_X8Y99          LUT1 (Prop_lut1_I0_O)        0.124     6.423 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=55, routed)          2.511     8.934    tick_/resetn
    SLICE_X0Y109         FDCE                                         f  tick_/cnt_clk_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.590     5.027    tick_/CLK
    SLICE_X0Y109         FDCE                                         r  tick_/cnt_clk_reg[31]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[25]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.887ns  (logic 1.586ns (17.847%)  route 7.301ns (82.153%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           4.837     6.299    tick_/resetn_IBUF
    SLICE_X8Y99          LUT1 (Prop_lut1_I0_O)        0.124     6.423 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=55, routed)          2.464     8.887    tick_/resetn
    SLICE_X0Y108         FDCE                                         f  tick_/cnt_clk_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.591     5.028    tick_/CLK
    SLICE_X0Y108         FDCE                                         r  tick_/cnt_clk_reg[25]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[28]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.887ns  (logic 1.586ns (17.847%)  route 7.301ns (82.153%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           4.837     6.299    tick_/resetn_IBUF
    SLICE_X8Y99          LUT1 (Prop_lut1_I0_O)        0.124     6.423 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=55, routed)          2.464     8.887    tick_/resetn
    SLICE_X0Y108         FDCE                                         f  tick_/cnt_clk_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.591     5.028    tick_/CLK
    SLICE_X0Y108         FDCE                                         r  tick_/cnt_clk_reg[28]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[21]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.748ns  (logic 1.586ns (18.129%)  route 7.162ns (81.871%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           4.837     6.299    tick_/resetn_IBUF
    SLICE_X8Y99          LUT1 (Prop_lut1_I0_O)        0.124     6.423 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=55, routed)          2.325     8.748    tick_/resetn
    SLICE_X0Y107         FDCE                                         f  tick_/cnt_clk_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.591     5.028    tick_/CLK
    SLICE_X0Y107         FDCE                                         r  tick_/cnt_clk_reg[21]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[22]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.748ns  (logic 1.586ns (18.129%)  route 7.162ns (81.871%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           4.837     6.299    tick_/resetn_IBUF
    SLICE_X8Y99          LUT1 (Prop_lut1_I0_O)        0.124     6.423 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=55, routed)          2.325     8.748    tick_/resetn
    SLICE_X0Y107         FDCE                                         f  tick_/cnt_clk_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.591     5.028    tick_/CLK
    SLICE_X0Y107         FDCE                                         r  tick_/cnt_clk_reg[22]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[24]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.748ns  (logic 1.586ns (18.129%)  route 7.162ns (81.871%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           4.837     6.299    tick_/resetn_IBUF
    SLICE_X8Y99          LUT1 (Prop_lut1_I0_O)        0.124     6.423 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=55, routed)          2.325     8.748    tick_/resetn
    SLICE_X0Y107         FDCE                                         f  tick_/cnt_clk_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.591     5.028    tick_/CLK
    SLICE_X0Y107         FDCE                                         r  tick_/cnt_clk_reg[24]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[17]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.600ns  (logic 1.586ns (18.442%)  route 7.014ns (81.558%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           4.837     6.299    tick_/resetn_IBUF
    SLICE_X8Y99          LUT1 (Prop_lut1_I0_O)        0.124     6.423 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=55, routed)          2.177     8.600    tick_/resetn
    SLICE_X0Y106         FDCE                                         f  tick_/cnt_clk_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.592     5.029    tick_/CLK
    SLICE_X0Y106         FDCE                                         r  tick_/cnt_clk_reg[17]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[18]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.600ns  (logic 1.586ns (18.442%)  route 7.014ns (81.558%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           4.837     6.299    tick_/resetn_IBUF
    SLICE_X8Y99          LUT1 (Prop_lut1_I0_O)        0.124     6.423 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=55, routed)          2.177     8.600    tick_/resetn
    SLICE_X0Y106         FDCE                                         f  tick_/cnt_clk_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.592     5.029    tick_/CLK
    SLICE_X0Y106         FDCE                                         r  tick_/cnt_clk_reg[18]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[19]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.600ns  (logic 1.586ns (18.442%)  route 7.014ns (81.558%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           4.837     6.299    tick_/resetn_IBUF
    SLICE_X8Y99          LUT1 (Prop_lut1_I0_O)        0.124     6.423 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=55, routed)          2.177     8.600    tick_/resetn
    SLICE_X0Y106         FDCE                                         f  tick_/cnt_clk_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.592     5.029    tick_/CLK
    SLICE_X0Y106         FDCE                                         r  tick_/cnt_clk_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.187ns  (logic 0.275ns (8.628%)  route 2.912ns (91.372%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           2.213     2.443    tick_/resetn_IBUF
    SLICE_X8Y99          LUT1 (Prop_lut1_I0_O)        0.045     2.488 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=55, routed)          0.699     3.187    tick_/resetn
    SLICE_X0Y104         FDCE                                         f  tick_/cnt_clk_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.053    tick_/CLK
    SLICE_X0Y104         FDCE                                         r  tick_/cnt_clk_reg[10]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.187ns  (logic 0.275ns (8.628%)  route 2.912ns (91.372%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           2.213     2.443    tick_/resetn_IBUF
    SLICE_X8Y99          LUT1 (Prop_lut1_I0_O)        0.045     2.488 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=55, routed)          0.699     3.187    tick_/resetn
    SLICE_X0Y104         FDCE                                         f  tick_/cnt_clk_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.053    tick_/CLK
    SLICE_X0Y104         FDCE                                         r  tick_/cnt_clk_reg[11]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.187ns  (logic 0.275ns (8.628%)  route 2.912ns (91.372%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           2.213     2.443    tick_/resetn_IBUF
    SLICE_X8Y99          LUT1 (Prop_lut1_I0_O)        0.045     2.488 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=55, routed)          0.699     3.187    tick_/resetn
    SLICE_X0Y104         FDCE                                         f  tick_/cnt_clk_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.053    tick_/CLK
    SLICE_X0Y104         FDCE                                         r  tick_/cnt_clk_reg[9]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.222ns  (logic 0.275ns (8.535%)  route 2.947ns (91.465%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           2.213     2.443    tick_/resetn_IBUF
    SLICE_X8Y99          LUT1 (Prop_lut1_I0_O)        0.045     2.488 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=55, routed)          0.734     3.222    tick_/resetn
    SLICE_X0Y103         FDCE                                         f  tick_/cnt_clk_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.053    tick_/CLK
    SLICE_X0Y103         FDCE                                         r  tick_/cnt_clk_reg[5]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.222ns  (logic 0.275ns (8.535%)  route 2.947ns (91.465%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           2.213     2.443    tick_/resetn_IBUF
    SLICE_X8Y99          LUT1 (Prop_lut1_I0_O)        0.045     2.488 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=55, routed)          0.734     3.222    tick_/resetn
    SLICE_X0Y103         FDCE                                         f  tick_/cnt_clk_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.053    tick_/CLK
    SLICE_X0Y103         FDCE                                         r  tick_/cnt_clk_reg[6]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.222ns  (logic 0.275ns (8.535%)  route 2.947ns (91.465%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           2.213     2.443    tick_/resetn_IBUF
    SLICE_X8Y99          LUT1 (Prop_lut1_I0_O)        0.045     2.488 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=55, routed)          0.734     3.222    tick_/resetn
    SLICE_X0Y103         FDCE                                         f  tick_/cnt_clk_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.053    tick_/CLK
    SLICE_X0Y103         FDCE                                         r  tick_/cnt_clk_reg[7]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.224ns  (logic 0.275ns (8.530%)  route 2.949ns (91.470%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           2.213     2.443    tick_/resetn_IBUF
    SLICE_X8Y99          LUT1 (Prop_lut1_I0_O)        0.045     2.488 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=55, routed)          0.736     3.224    tick_/resetn
    SLICE_X2Y104         FDCE                                         f  tick_/cnt_clk_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.053    tick_/CLK
    SLICE_X2Y104         FDCE                                         r  tick_/cnt_clk_reg[12]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.344ns  (logic 0.275ns (8.223%)  route 3.069ns (91.777%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           2.213     2.443    tick_/resetn_IBUF
    SLICE_X8Y99          LUT1 (Prop_lut1_I0_O)        0.045     2.488 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=55, routed)          0.856     3.344    tick_/resetn
    SLICE_X0Y102         FDCE                                         f  tick_/cnt_clk_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.873     2.054    tick_/CLK
    SLICE_X0Y102         FDCE                                         r  tick_/cnt_clk_reg[1]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.344ns  (logic 0.275ns (8.223%)  route 3.069ns (91.777%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           2.213     2.443    tick_/resetn_IBUF
    SLICE_X8Y99          LUT1 (Prop_lut1_I0_O)        0.045     2.488 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=55, routed)          0.856     3.344    tick_/resetn
    SLICE_X0Y102         FDCE                                         f  tick_/cnt_clk_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.873     2.054    tick_/CLK
    SLICE_X0Y102         FDCE                                         r  tick_/cnt_clk_reg[2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            tick_/cnt_clk_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.344ns  (logic 0.275ns (8.223%)  route 3.069ns (91.777%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  resetn_IBUF_inst/O
                         net (fo=1, routed)           2.213     2.443    tick_/resetn_IBUF
    SLICE_X8Y99          LUT1 (Prop_lut1_I0_O)        0.045     2.488 f  tick_/cnt_clk[31]_i_2/O
                         net (fo=55, routed)          0.856     3.344    tick_/resetn
    SLICE_X0Y102         FDCE                                         f  tick_/cnt_clk_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.873     2.054    tick_/CLK
    SLICE_X0Y102         FDCE                                         r  tick_/cnt_clk_reg[3]/C





