// Seed: 231129316
module module_0 (
    input supply1 id_0,
    input wand id_1,
    id_10,
    input wor id_2,
    id_11,
    input supply1 id_3,
    input tri1 id_4,
    id_12,
    input supply0 id_5,
    input tri0 id_6,
    input tri1 id_7,
    input supply0 id_8
);
  assign id_10 = 1;
  assign id_10 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input tri id_2,
    input supply0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input supply1 id_6,
    input uwire id_7,
    output tri1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    input wor id_11,
    input tri id_12,
    output tri1 id_13,
    input supply0 id_14
);
  assign id_8 = id_9;
  id_16 :
  assert property (@(-1) 1) id_8 = -1'h0;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_14,
      id_5,
      id_1,
      id_3,
      id_11,
      id_4,
      id_14
  );
  wire id_17;
  assign id_8 = !id_12;
  wire id_18;
endmodule
