// Seed: 1042004575
module module_0 (
    id_1
);
  output wand id_1;
  assign id_1 = -1;
endmodule
module module_0 #(
    parameter id_3 = 32'd36,
    parameter id_6 = 32'd58
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_4, id_5;
  wire [-1 'b0 : -1 'd0] _id_6;
  if ((module_1)) begin : LABEL_0
    logic id_7 = id_5;
    assign id_2 = id_5;
  end
  wire id_8;
  wire [id_3  <  ~  id_6  /  1 'b0 : -1  ==  1 'b0] id_9;
  module_0 modCall_1 (id_4);
endmodule
