==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 155.767 MB.
INFO: [HLS 200-10] Analyzing design file 'conv_combined/main.cpp' ... 
WARNING: [HLS 207-4651] 'fpga_interface_wrapper' and 'fpga_interface_wrapper' attributes are not compatible: conv_combined/main.cpp:31:9
INFO: [HLS 207-4134] conflicting attribute is here: conv_combined/main.cpp:26:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.66 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.27 seconds; current allocated memory: 157.338 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int, bool)' (conv_combined/main.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int, bool)' (conv_combined/main.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int, bool)' (conv_combined/main.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int, bool)' (conv_combined/main.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_48_4'(conv_combined/main.cpp:48:35) has been inferred on port 'gmem' (conv_combined/main.cpp:48:35)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_58_5'(conv_combined/main.cpp:58:19) has been inferred on port 'gmem' (conv_combined/main.cpp:58:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_61_6'(conv_combined/main.cpp:61:19) has been inferred on port 'gmem' (conv_combined/main.cpp:61:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_90_16'(conv_combined/main.cpp:90:37) has been inferred on port 'gmem' (conv_combined/main.cpp:90:37)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_117_26'(conv_combined/main.cpp:117:40) has been inferred on port 'gmem' (conv_combined/main.cpp:117:40)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_125_27'(conv_combined/main.cpp:125:22) has been inferred on port 'gmem' (conv_combined/main.cpp:125:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixeds' into 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int, bool)' (conv_combined/main.cpp:72:46)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixeds' into 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int, bool)' (conv_combined/main.cpp:126:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixeds' into 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int, bool)' (conv_combined/main.cpp:118:53)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.22 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.43 seconds; current allocated memory: 159.738 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.740 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 171.652 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 187.179 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_4' (conv_combined/main.cpp:48) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_5' (conv_combined/main.cpp:58) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_6' (conv_combined/main.cpp:61) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_12' (conv_combined/main.cpp:74) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_16' (conv_combined/main.cpp:90) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_22' (conv_combined/main.cpp:102) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_117_26' (conv_combined/main.cpp:117) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_27' (conv_combined/main.cpp:125) in function 'conv_combined' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bbuf.V' (conv_combined/main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dbbuf.V' (conv_combined/main.cpp:39) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bbuf.V' (conv_combined/main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dbbuf.V' (conv_combined/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (conv_combined/main.cpp:98:49) in function 'conv_combined'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 224.757 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_47_3' (conv_combined/main.cpp:47:39) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (conv_combined/main.cpp:46:35) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_1' (conv_combined/main.cpp:45:27) in function 'conv_combined'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_11' (conv_combined/main.cpp:73:49) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_71_10' (conv_combined/main.cpp:71:45) in function 'conv_combined' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_70_9' (conv_combined/main.cpp:70:40) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_8' (conv_combined/main.cpp:69:36) in function 'conv_combined'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_68_7' (conv_combined/main.cpp:68:28) in function 'conv_combined' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_15' (conv_combined/main.cpp:89:41) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_14' (conv_combined/main.cpp:88:37) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_87_13' (conv_combined/main.cpp:87:29) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_21' (conv_combined/main.cpp:101:50) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_100_20' (conv_combined/main.cpp:100:46) in function 'conv_combined'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_99_19' (conv_combined/main.cpp:99:41) in function 'conv_combined' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_98_18' (conv_combined/main.cpp:98:37) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_97_17' (conv_combined/main.cpp:97:29) in function 'conv_combined'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_116_25' (conv_combined/main.cpp:116:44) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_115_24' (conv_combined/main.cpp:115:40) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_114_23' (conv_combined/main.cpp:114:30) in function 'conv_combined'.
INFO: [HLS 200-472] Inferring partial write operation for 'wbuf.V' (conv_combined/main.cpp:49:39)
INFO: [HLS 200-472] Inferring partial write operation for 'y' 
INFO: [HLS 200-472] Inferring partial write operation for 'y' (conv_combined/main.cpp:72:46)
INFO: [HLS 200-472] Inferring partial write operation for 'dwbuf.V' (conv_combined/main.cpp:91:41)
INFO: [HLS 200-472] Inferring partial write operation for 'dwbuf.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 231.619 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_combined' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_combined' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid1114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln70) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_61_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_90_16'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_20_VITIS_LOOP_101_21_VITIS_LOOP_102_22'.
WARNING: [HLS 200-880] The II Violation in module 'conv_combined' (loop 'VITIS_LOOP_100_20_VITIS_LOOP_101_21_VITIS_LOOP_102_22'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('dx_addr_write_ln708') of variable 'trunc_ln708_1' on array 'dx' and 'load' operation ('dx_load') on array 'dx'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 13, loop 'VITIS_LOOP_100_20_VITIS_LOOP_101_21_VITIS_LOOP_102_22'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_26'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_26'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_27'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_125_27'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 234.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 237.540 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name conv_combined conv_combined 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 155.883 MB.
INFO: [HLS 200-10] Analyzing design file 'conv_combined/main.cpp' ... 
WARNING: [HLS 207-4651] 'fpga_interface_wrapper' and 'fpga_interface_wrapper' attributes are not compatible: conv_combined/main.cpp:31:9
INFO: [HLS 207-4134] conflicting attribute is here: conv_combined/main.cpp:26:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.75 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.47 seconds; current allocated memory: 157.427 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int, bool)' (conv_combined/main.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int, bool)' (conv_combined/main.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int, bool)' (conv_combined/main.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int, bool)' (conv_combined/main.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_48_4'(conv_combined/main.cpp:48:35) has been inferred on port 'gmem' (conv_combined/main.cpp:48:35)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_58_5'(conv_combined/main.cpp:58:19) has been inferred on port 'gmem' (conv_combined/main.cpp:58:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_61_6'(conv_combined/main.cpp:61:19) has been inferred on port 'gmem' (conv_combined/main.cpp:61:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_90_16'(conv_combined/main.cpp:90:37) has been inferred on port 'gmem' (conv_combined/main.cpp:90:37)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_117_26'(conv_combined/main.cpp:117:40) has been inferred on port 'gmem' (conv_combined/main.cpp:117:40)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_125_27'(conv_combined/main.cpp:125:22) has been inferred on port 'gmem' (conv_combined/main.cpp:125:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixeds' into 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int, bool)' (conv_combined/main.cpp:72:46)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixeds' into 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int, bool)' (conv_combined/main.cpp:126:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixeds' into 'conv_combined(ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int, bool)' (conv_combined/main.cpp:118:53)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.4 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.58 seconds; current allocated memory: 159.940 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 159.942 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 171.856 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 187.378 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_4' (conv_combined/main.cpp:48) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_5' (conv_combined/main.cpp:58) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_6' (conv_combined/main.cpp:61) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_12' (conv_combined/main.cpp:74) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_16' (conv_combined/main.cpp:90) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_22' (conv_combined/main.cpp:102) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_117_26' (conv_combined/main.cpp:117) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_27' (conv_combined/main.cpp:125) in function 'conv_combined' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bbuf.V' (conv_combined/main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dbbuf.V' (conv_combined/main.cpp:39) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bbuf.V' (conv_combined/main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dbbuf.V' (conv_combined/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (conv_combined/main.cpp:98:49) in function 'conv_combined'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 224.960 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_47_3' (conv_combined/main.cpp:47:39) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (conv_combined/main.cpp:46:35) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_1' (conv_combined/main.cpp:45:27) in function 'conv_combined'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_11' (conv_combined/main.cpp:73:49) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_71_10' (conv_combined/main.cpp:71:45) in function 'conv_combined' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_70_9' (conv_combined/main.cpp:70:40) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_8' (conv_combined/main.cpp:69:36) in function 'conv_combined'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_68_7' (conv_combined/main.cpp:68:28) in function 'conv_combined' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_15' (conv_combined/main.cpp:89:41) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_14' (conv_combined/main.cpp:88:37) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_87_13' (conv_combined/main.cpp:87:29) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_21' (conv_combined/main.cpp:101:50) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_100_20' (conv_combined/main.cpp:100:46) in function 'conv_combined'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_99_19' (conv_combined/main.cpp:99:41) in function 'conv_combined' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_98_18' (conv_combined/main.cpp:98:37) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_97_17' (conv_combined/main.cpp:97:29) in function 'conv_combined'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_116_25' (conv_combined/main.cpp:116:44) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_115_24' (conv_combined/main.cpp:115:40) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_114_23' (conv_combined/main.cpp:114:30) in function 'conv_combined'.
INFO: [HLS 200-472] Inferring partial write operation for 'wbuf.V' (conv_combined/main.cpp:49:39)
INFO: [HLS 200-472] Inferring partial write operation for 'y' 
INFO: [HLS 200-472] Inferring partial write operation for 'y' (conv_combined/main.cpp:72:46)
INFO: [HLS 200-472] Inferring partial write operation for 'dwbuf.V' (conv_combined/main.cpp:91:41)
INFO: [HLS 200-472] Inferring partial write operation for 'dwbuf.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 231.821 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_combined' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_combined' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid1114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln70) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_61_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_90_16'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_20_VITIS_LOOP_101_21_VITIS_LOOP_102_22'.
WARNING: [HLS 200-880] The II Violation in module 'conv_combined' (loop 'VITIS_LOOP_100_20_VITIS_LOOP_101_21_VITIS_LOOP_102_22'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('dx_addr_write_ln708') of variable 'trunc_ln708_1' on array 'dx' and 'load' operation ('dx_load') on array 'dx'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 13, loop 'VITIS_LOOP_100_20_VITIS_LOOP_101_21_VITIS_LOOP_102_22'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_26'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_26'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_27'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_125_27'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_74_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 234.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name conv_combined conv_combined 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 155.853 MB.
INFO: [HLS 200-10] Analyzing design file 'conv_combined/main.cpp' ... 
WARNING: [HLS 207-4651] 'fpga_interface_wrapper' and 'fpga_interface_wrapper' attributes are not compatible: conv_combined/main.cpp:31:9
INFO: [HLS 207-4134] conflicting attribute is here: conv_combined/main.cpp:26:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.73 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.4 seconds; current allocated memory: 157.441 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_combined(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int, bool)' (conv_combined/main.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_combined(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int, bool)' (conv_combined/main.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_combined(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int, bool)' (conv_combined/main.cpp:9:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'conv_combined(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int, bool)' (conv_combined/main.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_48_4'(conv_combined/main.cpp:48:35) has been inferred on port 'gmem' (conv_combined/main.cpp:48:35)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_58_5'(conv_combined/main.cpp:58:19) has been inferred on port 'gmem' (conv_combined/main.cpp:58:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_61_6'(conv_combined/main.cpp:61:19) has been inferred on port 'gmem' (conv_combined/main.cpp:61:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_90_16'(conv_combined/main.cpp:90:37) has been inferred on port 'gmem' (conv_combined/main.cpp:90:37)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_117_26'(conv_combined/main.cpp:117:40) has been inferred on port 'gmem' (conv_combined/main.cpp:117:40)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_125_27'(conv_combined/main.cpp:125:22) has been inferred on port 'gmem' (conv_combined/main.cpp:125:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixeds' into 'conv_combined(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int, bool)' (conv_combined/main.cpp:72:46)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixeds' into 'conv_combined(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int, bool)' (conv_combined/main.cpp:126:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_fixeds' into 'conv_combined(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int, int, int, int, bool)' (conv_combined/main.cpp:118:53)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.32 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.52 seconds; current allocated memory: 159.940 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 159.942 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 172.741 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 188.511 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_4' (conv_combined/main.cpp:48) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_5' (conv_combined/main.cpp:58) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_6' (conv_combined/main.cpp:61) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_12' (conv_combined/main.cpp:74) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_16' (conv_combined/main.cpp:90) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_22' (conv_combined/main.cpp:102) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_117_26' (conv_combined/main.cpp:117) in function 'conv_combined' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_27' (conv_combined/main.cpp:125) in function 'conv_combined' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bbuf.V' (conv_combined/main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dbbuf.V' (conv_combined/main.cpp:39) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bbuf.V' (conv_combined/main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dbbuf.V' (conv_combined/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (conv_combined/main.cpp:98:49) in function 'conv_combined'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 226.839 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_47_3' (conv_combined/main.cpp:47:39) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_2' (conv_combined/main.cpp:46:35) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_1' (conv_combined/main.cpp:45:27) in function 'conv_combined'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_11' (conv_combined/main.cpp:73:49) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_71_10' (conv_combined/main.cpp:71:45) in function 'conv_combined' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_70_9' (conv_combined/main.cpp:70:40) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_8' (conv_combined/main.cpp:69:36) in function 'conv_combined'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_68_7' (conv_combined/main.cpp:68:28) in function 'conv_combined' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_15' (conv_combined/main.cpp:89:41) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_14' (conv_combined/main.cpp:88:37) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_87_13' (conv_combined/main.cpp:87:29) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_21' (conv_combined/main.cpp:101:50) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_100_20' (conv_combined/main.cpp:100:46) in function 'conv_combined'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_99_19' (conv_combined/main.cpp:99:41) in function 'conv_combined' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_98_18' (conv_combined/main.cpp:98:37) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_97_17' (conv_combined/main.cpp:97:29) in function 'conv_combined'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_116_25' (conv_combined/main.cpp:116:44) in function 'conv_combined' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_115_24' (conv_combined/main.cpp:115:40) in function 'conv_combined'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_114_23' (conv_combined/main.cpp:114:30) in function 'conv_combined'.
INFO: [HLS 200-472] Inferring partial write operation for 'wbuf.V' (conv_combined/main.cpp:49:39)
INFO: [HLS 200-472] Inferring partial write operation for 'y' 
INFO: [HLS 200-472] Inferring partial write operation for 'y' (conv_combined/main.cpp:72:46)
INFO: [HLS 200-472] Inferring partial write operation for 'dwbuf.V' (conv_combined/main.cpp:91:41)
INFO: [HLS 200-472] Inferring partial write operation for 'dwbuf.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 234.105 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_combined' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_combined' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=p_mid1114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln70) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_48_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_61_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_90_16'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_20_VITIS_LOOP_101_21_VITIS_LOOP_102_22'.
WARNING: [HLS 200-880] The II Violation in module 'conv_combined' (loop 'VITIS_LOOP_100_20_VITIS_LOOP_101_21_VITIS_LOOP_102_22'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('dx_addr_write_ln708') of variable 'trunc_ln708_1' on array 'dx' and 'load' operation ('dx_load') on array 'dx'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 13, loop 'VITIS_LOOP_100_20_VITIS_LOOP_101_21_VITIS_LOOP_102_22'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_26'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_26'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_27'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_125_27'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_74_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 236.647 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
