library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity bin2bcd is
port{	reloj, ninicio: in std_logic;
		bin: in std_logic_vector(7 downto 0);
		fin: out std_logic;
		bcd: out std_logic_vector(11 downto 0)
};
end bin2bcd;

architecture a of bin2bcd is
signal elfin: std_logic;
begin
	fin <= elfin;
	process(reloj, ninicio)