Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Nov  9 21:06:15 2020
| Host         : DESKTOP-RE1UL95 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pipeline_implementation_control_sets_placed.rpt
| Design       : pipeline_implementation
| Device       : xc7a35t
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    74 |
|    Minimum number of control sets                        |    74 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   134 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    74 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |    52 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             248 |           92 |
| No           | No                    | Yes                    |              22 |            6 |
| No           | Yes                   | No                     |              71 |           29 |
| Yes          | No                    | No                     |              14 |            5 |
| Yes          | No                    | Yes                    |            1518 |          575 |
| Yes          | Yes                   | No                     |              25 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+-------------------------------------------------+-----------------------------------------------+------------------+----------------+
|                  Clock Signal                  |                  Enable Signal                  |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+------------------------------------------------+-------------------------------------------------+-----------------------------------------------+------------------+----------------+
|  pipeline_impl1/controller1/RegDst_reg/G0      |                                                 |                                               |                1 |              1 |
|  ssd1/nolabel_line7/CB_reg_i_1_n_1             |                                                 | ssd1/nolabel_line7/__6/i__n_1                 |                1 |              1 |
|  ssd2/nolabel_line7/CB_reg_i_1__0_n_1          |                                                 | ssd2/nolabel_line7/__6/i__n_1                 |                1 |              1 |
|  ssd3/nolabel_line7/CB_reg_i_1__1_n_1          |                                                 | ssd3/nolabel_line7/__6/i__n_1                 |                1 |              1 |
|  ssd4/nolabel_line7/CB_reg_i_1__2_n_1          |                                                 | ssd4/nolabel_line7/__6/i__n_1                 |                1 |              1 |
|  n_0_963_BUFG                                  |                                                 |                                               |                1 |              1 |
|  real_clk_IBUF_BUFG                            |                                                 |                                               |                1 |              1 |
|  pipeline_impl1/IF_ID_regf1/inst_out_reg[26]_0 |                                                 | pipeline_impl1/IF_ID_regf1/inst_out_reg[28]_3 |                1 |              2 |
|  pipeline_impl1/IF_ID_regf1/inst_out_reg[28]_2 |                                                 | pipeline_impl1/IF_ID_regf1/inst_out_reg[28]_0 |                1 |              2 |
|  ssd1/nolabel_line7/CC_reg_i_1_n_1             |                                                 | ssd1/nolabel_line7/CC_reg_i_2_n_1             |                1 |              2 |
|  ssd2/nolabel_line7/CC_reg_i_1__0_n_1          |                                                 | ssd2/nolabel_line7/CC_reg_i_2__0_n_1          |                1 |              2 |
|  ssd3/nolabel_line7/CC_reg_i_1__1_n_1          |                                                 | ssd3/nolabel_line7/CC_reg_i_2__1_n_1          |                1 |              2 |
|  ssd4/nolabel_line7/CC_reg_i_1__2_n_1          |                                                 | ssd4/nolabel_line7/CC_reg_i_2__2_n_1          |                1 |              2 |
|  pipeline_impl1/IF_ID_regf1/E[0]               |                                                 |                                               |                1 |              3 |
|  ssd1/nolabel_line7/CA_n_1                     |                                                 | ssd1/nolabel_line7/CA_inferred__0/i__n_1      |                1 |              4 |
|  ssd2/nolabel_line7/CA_n_1                     |                                                 | ssd2/nolabel_line7/CA_inferred__0/i__n_1      |                1 |              4 |
|  ssd3/nolabel_line7/CA_n_1                     |                                                 | ssd3/nolabel_line7/CA_inferred__0/i__n_1      |                1 |              4 |
|  ssd4/nolabel_line7/CA_n_1                     |                                                 | ssd4/nolabel_line7/CA_inferred__0/i__n_1      |                1 |              4 |
|  c1/CLK                                        |                                                 | reset_IBUF                                    |                1 |              4 |
|  clk_IBUF_BUFG                                 |                                                 | pipeline_impl1/ID_EX_regf1/MemRead_o_reg_0    |                3 |              8 |
|  clk_IBUF_BUFG                                 | pipeline_impl1/IF_ID_regf1/PC_out[15]_i_1_n_1   |                                               |                5 |             14 |
|  clk_IBUF_BUFG                                 | pipeline_impl1/ID_EX_regf1/E[0]                 | reset_IBUF                                    |                5 |             14 |
|  C3_reg[3]_i_2_n_1                             |                                                 |                                               |                5 |             16 |
|  real_clk_IBUF_BUFG                            |                                                 | reset_IBUF                                    |                5 |             18 |
|  clk_IBUF_BUFG                                 | pipeline_impl1/ID_EX_regf1/E[0]                 | pipeline_impl1/IF_ID_regf1/FL1                |                6 |             25 |
|  n_0_963_BUFG                                  |                                                 | pipeline_impl1/ID_EX_regf1/AR[0]              |               12 |             31 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/MEM_WB_regf1/I6_o_reg[2]_3[0]    | reset_IBUF                                    |                9 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/MEM_WB_regf1/I6_o_reg[4]_0[0]    | reset_IBUF                                    |               11 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/MEM_WB_regf1/I6_o_reg[0]_1[0]    | reset_IBUF                                    |               13 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/MEM_WB_regf1/I6_o_reg[3]_0[0]    | reset_IBUF                                    |               16 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/MEM_WB_regf1/I6_o_reg[2]_1[0]    | reset_IBUF                                    |               21 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/MEM_WB_regf1/I6_o_reg[1]_1[0]    | reset_IBUF                                    |               11 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/MEM_WB_regf1/I6_o_reg[4]_2[0]    | reset_IBUF                                    |               12 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/MEM_WB_regf1/I6_o_reg[1]_7[0]    | reset_IBUF                                    |                8 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/MEM_WB_regf1/I6_o_reg[1]_2[0]    | reset_IBUF                                    |               14 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/MEM_WB_regf1/E[0]                | reset_IBUF                                    |               15 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/MEM_WB_regf1/I6_o_reg[1]_3[0]    | reset_IBUF                                    |               12 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/MEM_WB_regf1/I6_o_reg[2]_4[0]    | reset_IBUF                                    |               18 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/MEM_WB_regf1/I6_o_reg[2]_5[0]    | reset_IBUF                                    |                9 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/MEM_WB_regf1/I6_o_reg[2]_6[0]    | reset_IBUF                                    |               12 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/MEM_WB_regf1/I6_o_reg[4]_1[0]    | reset_IBUF                                    |               19 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/MEM_WB_regf1/I6_o_reg[2]_2[0]    | reset_IBUF                                    |                6 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/MEM_WB_regf1/I6_o_reg[0]_0[0]    | reset_IBUF                                    |               14 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/MEM_WB_regf1/I6_o_reg[1]_6[0]    | reset_IBUF                                    |                8 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/MEM_WB_regf1/I6_o_reg[2]_7[0]    | reset_IBUF                                    |               17 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/MEM_WB_regf1/I6_o_reg[3]_1[0]    | reset_IBUF                                    |               18 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/MEM_WB_regf1/I6_o_reg[1]_0[0]    | reset_IBUF                                    |               12 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/MEM_WB_regf1/I6_o_reg[1]_4[0]    | reset_IBUF                                    |               11 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/MEM_WB_regf1/RegWrite_o_reg_4[0] | reset_IBUF                                    |               14 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/MEM_WB_regf1/RegWrite_o_reg_2[0] | reset_IBUF                                    |               16 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/MEM_WB_regf1/RegWrite_o_reg_6[0] | reset_IBUF                                    |               14 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/MEM_WB_regf1/RegWrite_o_reg_3[0] | reset_IBUF                                    |                7 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/MEM_WB_regf1/RegWrite_o_reg_5[0] | reset_IBUF                                    |               19 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/MEM_WB_regf1/RegWrite_o_reg_1[0] | reset_IBUF                                    |               11 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/MEM_WB_regf1/RegWrite_o_reg_7[0] | reset_IBUF                                    |               18 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/EX_MEM_regf1/aluo_o_reg[3]_7[0]  | reset_IBUF                                    |               10 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/EX_MEM_regf1/aluo_o_reg[3]_6[0]  | reset_IBUF                                    |                9 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/EX_MEM_regf1/aluo_o_reg[3]_8[0]  | reset_IBUF                                    |               13 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/EX_MEM_regf1/aluo_o_reg[3]_3[0]  | reset_IBUF                                    |                5 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/EX_MEM_regf1/aluo_o_reg[3]_10[0] | reset_IBUF                                    |                7 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/EX_MEM_regf1/aluo_o_reg[3]_1[0]  | reset_IBUF                                    |                7 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/EX_MEM_regf1/aluo_o_reg[3]_5[0]  | reset_IBUF                                    |                7 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/EX_MEM_regf1/aluo_o_reg[3]_4[0]  | reset_IBUF                                    |               15 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/EX_MEM_regf1/aluo_o_reg[3]_0[0]  | reset_IBUF                                    |                9 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/EX_MEM_regf1/aluo_o_reg[3]_9[0]  | reset_IBUF                                    |               12 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/EX_MEM_regf1/E[0]                | reset_IBUF                                    |               16 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/EX_MEM_regf1/aluo_o_reg[2]_0[0]  | reset_IBUF                                    |               11 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/EX_MEM_regf1/aluo_o_reg[2]_2[0]  | reset_IBUF                                    |                8 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/EX_MEM_regf1/aluo_o_reg[2]_3[0]  | reset_IBUF                                    |               10 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/EX_MEM_regf1/aluo_o_reg[2]_1[0]  | reset_IBUF                                    |               12 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/MEM_WB_regf1/I6_o_reg[1]_5[0]    | reset_IBUF                                    |               13 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/MEM_WB_regf1/I6_o_reg[2]_0[0]    | reset_IBUF                                    |               12 |             32 |
| ~clk_IBUF_BUFG                                 | pipeline_impl1/EX_MEM_regf1/aluo_o_reg[3]_2[0]  | reset_IBUF                                    |                9 |             32 |
|  clk_IBUF_BUFG                                 |                                                 |                                               |               83 |            226 |
+------------------------------------------------+-------------------------------------------------+-----------------------------------------------+------------------+----------------+


