#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_00000143c40bfa00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000143c4059a30 .scope module, "tb" "tb" 3 26;
 .timescale -12 -12;
L_00000143c40b8990 .functor NOT 1, L_00000143c41163c0, C4<0>, C4<0>, C4<0>;
L_00000143c41170d0 .functor XOR 2, L_00000143c4116960, L_00000143c41161e0, C4<00>, C4<00>;
L_00000143c4116ff0 .functor XOR 2, L_00000143c41170d0, L_00000143c4114fc0, C4<00>, C4<00>;
v00000143c40a2460_0 .net "Y2_dut", 0 0, L_00000143c40b85a0;  1 drivers
v00000143c40a2500_0 .net "Y2_ref", 0 0, L_00000143c40b8d10;  1 drivers
v00000143c4115380_0 .net "Y4_dut", 0 0, L_00000143c4117ae0;  1 drivers
v00000143c4115100_0 .net "Y4_ref", 0 0, L_00000143c40b87d0;  1 drivers
v00000143c4116140_0 .net *"_ivl_10", 1 0, L_00000143c4114fc0;  1 drivers
v00000143c4115420_0 .net *"_ivl_12", 1 0, L_00000143c4116ff0;  1 drivers
v00000143c4116aa0_0 .net *"_ivl_2", 1 0, L_00000143c41160a0;  1 drivers
v00000143c4115920_0 .net *"_ivl_4", 1 0, L_00000143c4116960;  1 drivers
v00000143c41154c0_0 .net *"_ivl_6", 1 0, L_00000143c41161e0;  1 drivers
v00000143c4115560_0 .net *"_ivl_8", 1 0, L_00000143c41170d0;  1 drivers
v00000143c4115e20_0 .var "clk", 0 0;
v00000143c4115060_0 .var/2u "stats1", 223 0;
v00000143c4116a00_0 .var/2u "strobe", 0 0;
v00000143c4116280_0 .net "tb_match", 0 0, L_00000143c41163c0;  1 drivers
v00000143c4116320_0 .net "tb_mismatch", 0 0, L_00000143c40b8990;  1 drivers
v00000143c41156a0_0 .net "w", 0 0, v00000143c40a2000_0;  1 drivers
v00000143c4115ec0_0 .net "y", 6 1, v00000143c40a2320_0;  1 drivers
L_00000143c41160a0 .concat [ 1 1 0 0], L_00000143c40b87d0, L_00000143c40b8d10;
L_00000143c4116960 .concat [ 1 1 0 0], L_00000143c40b87d0, L_00000143c40b8d10;
L_00000143c41161e0 .concat [ 1 1 0 0], L_00000143c4117ae0, L_00000143c40b85a0;
L_00000143c4114fc0 .concat [ 1 1 0 0], L_00000143c40b87d0, L_00000143c40b8d10;
L_00000143c41163c0 .cmp/eeq 2, L_00000143c41160a0, L_00000143c4116ff0;
S_00000143c4059bc0 .scope module, "good1" "RefModule" 3 71, 4 2 0, S_00000143c4059a30;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_00000143c40b8e60 .functor NOT 1, v00000143c40a2000_0, C4<0>, C4<0>, C4<0>;
L_00000143c40b8d10 .functor AND 1, L_00000143c4116780, L_00000143c40b8e60, C4<1>, C4<1>;
L_00000143c40b8a00 .functor OR 1, L_00000143c4116500, L_00000143c4115740, C4<0>, C4<0>;
L_00000143c40b83e0 .functor OR 1, L_00000143c40b8a00, L_00000143c4115f60, C4<0>, C4<0>;
L_00000143c40b81b0 .functor OR 1, L_00000143c40b83e0, L_00000143c4116820, C4<0>, C4<0>;
L_00000143c40b87d0 .functor AND 1, L_00000143c40b81b0, v00000143c40a2000_0, C4<1>, C4<1>;
v00000143c40a2140_0 .net "Y2", 0 0, L_00000143c40b8d10;  alias, 1 drivers
v00000143c40a2a00_0 .net "Y4", 0 0, L_00000143c40b87d0;  alias, 1 drivers
v00000143c40a2b40_0 .net *"_ivl_1", 0 0, L_00000143c4116780;  1 drivers
v00000143c40a34a0_0 .net *"_ivl_10", 0 0, L_00000143c40b8a00;  1 drivers
v00000143c40a2dc0_0 .net *"_ivl_13", 0 0, L_00000143c4115f60;  1 drivers
v00000143c40a2960_0 .net *"_ivl_14", 0 0, L_00000143c40b83e0;  1 drivers
v00000143c40a21e0_0 .net *"_ivl_17", 0 0, L_00000143c4116820;  1 drivers
v00000143c40a2280_0 .net *"_ivl_18", 0 0, L_00000143c40b81b0;  1 drivers
v00000143c40a2780_0 .net *"_ivl_2", 0 0, L_00000143c40b8e60;  1 drivers
v00000143c40a2820_0 .net *"_ivl_7", 0 0, L_00000143c4116500;  1 drivers
v00000143c40a2aa0_0 .net *"_ivl_9", 0 0, L_00000143c4115740;  1 drivers
v00000143c40a20a0_0 .net "w", 0 0, v00000143c40a2000_0;  alias, 1 drivers
v00000143c40a3680_0 .net "y", 6 1, v00000143c40a2320_0;  alias, 1 drivers
L_00000143c4116780 .part v00000143c40a2320_0, 0, 1;
L_00000143c4116500 .part v00000143c40a2320_0, 1, 1;
L_00000143c4115740 .part v00000143c40a2320_0, 2, 1;
L_00000143c4115f60 .part v00000143c40a2320_0, 4, 1;
L_00000143c4116820 .part v00000143c40a2320_0, 5, 1;
S_00000143c40a6fd0 .scope module, "stim1" "stimulus_gen" 3 66, 3 7 0, S_00000143c4059a30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v00000143c40a1d80_0 .net "clk", 0 0, v00000143c4115e20_0;  1 drivers
v00000143c40a2be0_0 .net "tb_match", 0 0, L_00000143c41163c0;  alias, 1 drivers
v00000143c40a2000_0 .var "w", 0 0;
v00000143c40a2320_0 .var "y", 6 1;
E_00000143c40ba3e0/0 .event negedge, v00000143c40a1d80_0;
E_00000143c40ba3e0/1 .event posedge, v00000143c40a1d80_0;
E_00000143c40ba3e0 .event/or E_00000143c40ba3e0/0, E_00000143c40ba3e0/1;
S_00000143c40a7160 .scope module, "top_module1" "TopModule" 3 77, 5 3 0, S_00000143c4059a30;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_00000143c40b8a70 .functor NOT 1, v00000143c40a2000_0, C4<0>, C4<0>, C4<0>;
L_00000143c40b8290 .functor AND 1, L_00000143c41166e0, L_00000143c40b8a70, C4<1>, C4<1>;
L_00000143c40b8bc0 .functor AND 1, L_00000143c4114e80, v00000143c40a2000_0, C4<1>, C4<1>;
L_00000143c40b8ed0 .functor OR 1, L_00000143c40b8290, L_00000143c40b8bc0, C4<0>, C4<0>;
L_00000143c40b8760 .functor NOT 1, v00000143c40a2000_0, C4<0>, C4<0>, C4<0>;
L_00000143c40b84c0 .functor AND 1, L_00000143c4115600, L_00000143c40b8760, C4<1>, C4<1>;
L_00000143c40b85a0 .functor OR 1, L_00000143c40b8ed0, L_00000143c40b84c0, C4<0>, C4<0>;
L_00000143c40b8450 .functor NOT 1, L_00000143c4116460, C4<0>, C4<0>, C4<0>;
L_00000143c40b8840 .functor NOT 1, v00000143c40a2000_0, C4<0>, C4<0>, C4<0>;
L_00000143c40b8b50 .functor AND 1, L_00000143c40b8450, L_00000143c40b8840, C4<1>, C4<1>;
L_00000143c40b8c30 .functor AND 1, L_00000143c4115ce0, v00000143c40a2000_0, C4<1>, C4<1>;
L_00000143c40b8ca0 .functor OR 1, L_00000143c40b8b50, L_00000143c40b8c30, C4<0>, C4<0>;
L_00000143c40b8060 .functor NOT 1, v00000143c40a2000_0, C4<0>, C4<0>, C4<0>;
L_00000143c40b8df0 .functor AND 1, L_00000143c41168c0, L_00000143c40b8060, C4<1>, C4<1>;
L_00000143c40b8d80 .functor OR 1, L_00000143c40b8ca0, L_00000143c40b8df0, C4<0>, C4<0>;
L_00000143c40b8680 .functor AND 1, L_00000143c4116000, v00000143c40a2000_0, C4<1>, C4<1>;
L_00000143c4117ae0 .functor OR 1, L_00000143c40b8d80, L_00000143c40b8680, C4<0>, C4<0>;
v00000143c40a30e0_0 .net "Y2", 0 0, L_00000143c40b85a0;  alias, 1 drivers
v00000143c40a2c80_0 .net "Y4", 0 0, L_00000143c4117ae0;  alias, 1 drivers
v00000143c40a17e0_0 .net *"_ivl_1", 0 0, L_00000143c41166e0;  1 drivers
v00000143c40a1920_0 .net *"_ivl_10", 0 0, L_00000143c40b8ed0;  1 drivers
v00000143c40a1ba0_0 .net *"_ivl_13", 0 0, L_00000143c4115600;  1 drivers
v00000143c40a3180_0 .net *"_ivl_14", 0 0, L_00000143c40b8760;  1 drivers
v00000143c40a3540_0 .net *"_ivl_16", 0 0, L_00000143c40b84c0;  1 drivers
v00000143c40a2d20_0 .net *"_ivl_2", 0 0, L_00000143c40b8a70;  1 drivers
v00000143c40a23c0_0 .net *"_ivl_21", 0 0, L_00000143c4116460;  1 drivers
v00000143c40a2640_0 .net *"_ivl_22", 0 0, L_00000143c40b8450;  1 drivers
v00000143c40a1880_0 .net *"_ivl_24", 0 0, L_00000143c40b8840;  1 drivers
v00000143c40a19c0_0 .net *"_ivl_26", 0 0, L_00000143c40b8b50;  1 drivers
v00000143c40a2e60_0 .net *"_ivl_29", 0 0, L_00000143c4115ce0;  1 drivers
v00000143c40a1ce0_0 .net *"_ivl_30", 0 0, L_00000143c40b8c30;  1 drivers
v00000143c40a26e0_0 .net *"_ivl_32", 0 0, L_00000143c40b8ca0;  1 drivers
v00000143c40a1b00_0 .net *"_ivl_35", 0 0, L_00000143c41168c0;  1 drivers
v00000143c40a1c40_0 .net *"_ivl_36", 0 0, L_00000143c40b8060;  1 drivers
v00000143c40a2fa0_0 .net *"_ivl_38", 0 0, L_00000143c40b8df0;  1 drivers
v00000143c40a35e0_0 .net *"_ivl_4", 0 0, L_00000143c40b8290;  1 drivers
v00000143c40a1e20_0 .net *"_ivl_40", 0 0, L_00000143c40b8d80;  1 drivers
v00000143c40a28c0_0 .net *"_ivl_43", 0 0, L_00000143c4116000;  1 drivers
v00000143c40a1ec0_0 .net *"_ivl_44", 0 0, L_00000143c40b8680;  1 drivers
v00000143c40a3220_0 .net *"_ivl_7", 0 0, L_00000143c4114e80;  1 drivers
v00000143c40a1f60_0 .net *"_ivl_8", 0 0, L_00000143c40b8bc0;  1 drivers
v00000143c40a3360_0 .net "w", 0 0, v00000143c40a2000_0;  alias, 1 drivers
v00000143c40a3400_0 .net "y", 6 1, v00000143c40a2320_0;  alias, 1 drivers
L_00000143c41166e0 .part v00000143c40a2320_0, 2, 1;
L_00000143c4114e80 .part v00000143c40a2320_0, 4, 1;
L_00000143c4115600 .part v00000143c40a2320_0, 5, 1;
L_00000143c4116460 .part v00000143c40a2320_0, 0, 1;
L_00000143c4115ce0 .part v00000143c40a2320_0, 1, 1;
L_00000143c41168c0 .part v00000143c40a2320_0, 2, 1;
L_00000143c4116000 .part v00000143c40a2320_0, 5, 1;
S_00000143c40a72f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 85, 3 85 0, S_00000143c4059a30;
 .timescale -12 -12;
E_00000143c40ba0e0 .event edge, v00000143c4116a00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v00000143c4116a00_0;
    %nor/r;
    %assign/vec4 v00000143c4116a00_0, 0;
    %wait E_00000143c40ba0e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_00000143c40a6fd0;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000143c40ba3e0;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 17 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v00000143c40a2320_0, 0;
    %vpi_func 3 18 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v00000143c40a2000_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 21 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000143c4059a30;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000143c4115e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000143c4116a00_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_00000143c4059a30;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v00000143c4115e20_0;
    %inv;
    %store/vec4 v00000143c4115e20_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_00000143c4059a30;
T_4 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v00000143c40a1d80_0, v00000143c4116320_0, v00000143c4115ec0_0, v00000143c41156a0_0, v00000143c40a2500_0, v00000143c40a2460_0, v00000143c4115100_0, v00000143c4115380_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000143c4059a30;
T_5 ;
    %load/vec4 v00000143c4115060_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %vpi_call/w 3 94 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y2", &PV<v00000143c4115060_0, 128, 32>, &PV<v00000143c4115060_0, 96, 32> {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 95 "$display", "Hint: Output '%s' has no mismatches.", "Y2" {0 0 0};
T_5.1 ;
    %load/vec4 v00000143c4115060_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %vpi_call/w 3 96 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y4", &PV<v00000143c4115060_0, 64, 32>, &PV<v00000143c4115060_0, 32, 32> {0 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 97 "$display", "Hint: Output '%s' has no mismatches.", "Y4" {0 0 0};
T_5.3 ;
    %vpi_call/w 3 99 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v00000143c4115060_0, 192, 32>, &PV<v00000143c4115060_0, 0, 32> {0 0 0};
    %vpi_call/w 3 100 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 101 "$display", "Mismatches: %1d in %1d samples", &PV<v00000143c4115060_0, 192, 32>, &PV<v00000143c4115060_0, 0, 32> {0 0 0};
    %end;
    .thread T_5, $final;
    .scope S_00000143c4059a30;
T_6 ;
    %wait E_00000143c40ba3e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000143c4115060_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000143c4115060_0, 4, 32;
    %load/vec4 v00000143c4116280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000143c4115060_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000143c4115060_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000143c4115060_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000143c4115060_0, 4, 32;
T_6.0 ;
    %load/vec4 v00000143c40a2500_0;
    %load/vec4 v00000143c40a2500_0;
    %load/vec4 v00000143c40a2460_0;
    %xor;
    %load/vec4 v00000143c40a2500_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v00000143c4115060_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 116 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000143c4115060_0, 4, 32;
T_6.6 ;
    %load/vec4 v00000143c4115060_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000143c4115060_0, 4, 32;
T_6.4 ;
    %load/vec4 v00000143c4115100_0;
    %load/vec4 v00000143c4115100_0;
    %load/vec4 v00000143c4115380_0;
    %xor;
    %load/vec4 v00000143c4115100_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v00000143c4115060_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_func 3 119 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000143c4115060_0, 4, 32;
T_6.10 ;
    %load/vec4 v00000143c4115060_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000143c4115060_0, 4, 32;
T_6.8 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000143c4059a30;
T_7 ;
    %delay 1000000, 0;
    %vpi_call/w 3 127 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 128 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob099_m2014_q6c_test.sv";
    "dataset_code-complete-iccad2023/Prob099_m2014_q6c_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob099_m2014_q6c/Prob099_m2014_q6c_sample01.sv";
