mvn r0, r1 
bic r2, r2, r0 
mov r1, r2, lsl #4 
add r2, r3, r1, ror #3 
mvn r1, r2 
mvn r3, r1 
