Reg_No,Internal,External,Total,Grade,Time,Year,Type,Code,Credit,Title,Cut-Off-S,Cut-Off-A,Cut-Off-B,Cut-Off-C,Cut-Off-D,Cut-Off-E,Directory,Absentees,Malpractices,Detentions,NA,appeared
201600031,29.80,32.5,63.00,C,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201600158,24.80,22.5,48.00,D,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201600233,26.15,17.5,44.00,E,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201600254,18.65,12.75,32.00,F,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201600477,16.45,22,39.00,E,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201600700,17.90,25.5,44.00,E,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201700095,26.65,34,61.00,C,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201700114,36.60,39.5,77.00,A,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201700133,21.35,28.5,50.00,D,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201700154,37.10,36.5,74.00,B,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201700163,24.65,21,46.00,D,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201700176,34.65,46,81.00,A,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201700177,20.65,21.5,43.00,E,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201700202,33.85,21.5,56.00,C,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201700212,41.45,45,87.00,S,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201700216,35.60,31,67.00,B,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201700221,28.20,17.5,46.00,D,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201700230,29.60,32.5,63.00,C,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201700234,41.85,39.5,82.00,A,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201700235,31.25,28,60.00,C,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201700242,43.30,43,87.00,S,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201700244,45.45,46.5,92.00,S,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201700245,34.90,42,77.00,A,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201700258,29.30,36.5,66.00,B,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201700276,27.85,31,59.00,C,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201700278,32.45,36,69.00,B,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201700388,34.60,25,60.00,C,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201700422,32.55,33.5,67.00,B,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201700452,31.55,42.5,75.00,B,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201700486,0.00,DT,0.00,DT,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201700496,24.70,38.5,64.00,C,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201700500,24.40,32,57.00,C,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201700504,37.05,33.5,71.00,B,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201700505,42.85,39,82.00,A,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201700507,24.75,25,50.00,D,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201700520,34.70,33,68.00,B,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
201700568,37.05,37.5,75.00,B,NOV-DEC,2018,NORMAL,IT1304,3.0,DIGITAL CIRCUITS AND LOGIC DESIGN,86.000000,76.000000,66.000000,55.000000,45.000000,35.000000,NOV-DEC-2018,0,0,1,0,36
