###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Fri Dec  2 17:41:40 2022
#  Design:            Integrator
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix Integrator_postRoute -outDir ../Reports/timingReports
###############################################################
Path 1: MET Setup Check with Pin Delay2_reg_reg[0][21]/C 
Endpoint:   Delay2_reg_reg[0][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.965
- Setup                         0.559
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.206
- Arrival Time                 20.528
= Slack Time                   29.677
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   29.677 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   29.680 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.744 |   0.746 |   30.424 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.747 |   30.425 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.763 |   1.511 |   31.188 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.511 |   31.188 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.887 |   2.398 |   32.075 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.398 |   32.076 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.877 |   3.276 |   32.953 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.276 |   32.953 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.012 |   4.287 |   33.965 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.288 |   33.965 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.166 |   34.844 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.001 |   5.167 |   34.844 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.919 |   6.086 |   35.764 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.087 |   35.764 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.928 |   7.015 |   36.692 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.016 |   36.693 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |   7.903 |   37.580 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.903 |   37.581 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.841 |   38.519 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.842 |   38.520 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |   9.751 |   39.429 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.752 |   39.429 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.046 |  10.798 |   40.475 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.799 |   40.476 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.873 |  11.672 |   41.349 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.672 |   41.350 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.840 |  12.512 |   42.189 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.512 |   42.190 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  13.353 |   43.030 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.353 |   43.030 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.850 |  14.203 |   43.880 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.203 |   43.880 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.838 |  15.041 |   44.718 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.042 |   44.719 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.857 |  15.899 |   45.576 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  15.899 |   45.577 | 
     | add_123_40/g521/CO                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.839 |  16.738 |   46.416 | 
     | add_123_40/g520/CI                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  16.739 |   46.416 | 
     | add_123_40/g520/CO                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.836 |  17.575 |   47.252 | 
     | add_123_40/g519/CI                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  17.575 |   47.252 | 
     | add_123_40/g519/CO                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.825 |  18.400 |   48.077 | 
     | add_123_40/g518/CI                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  18.400 |   48.078 | 
     | add_123_40/g518/CO                 |   v   | add_123_40/n_38                  | FA_5VX1    | 0.832 |  19.232 |   48.910 | 
     | add_123_40/g517/CI                 |   v   | add_123_40/n_38                  | FA_5VX1    | 0.000 |  19.233 |   48.910 | 
     | add_123_40/g517/CO                 |   v   | add_123_40/n_40                  | FA_5VX1    | 0.737 |  19.969 |   49.647 | 
     | add_123_40/g516/A                  |   v   | add_123_40/n_40                  | EO3_5VX1   | 0.000 |  19.969 |   49.647 | 
     | add_123_40/g516/Q                  |   v   | Out[21]                          | EO3_5VX1   | 0.558 |  20.528 |   50.205 | 
     | Delay2_reg_reg[0][21]/D            |   v   | Out[21]                          | DFRRQ_5VX1 | 0.000 |  20.528 |   50.206 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -29.677 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -29.677 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -29.228 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.452 |  -29.226 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.509 |   0.960 |  -28.717 | 
     | Delay2_reg_reg[0][21]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.965 |  -28.713 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Delay2_reg_reg[0][20]/C 
Endpoint:   Delay2_reg_reg[0][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.965
- Setup                         0.425
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.340
- Arrival Time                 20.361
= Slack Time                   29.979
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   29.979 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   29.982 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.744 |   0.746 |   30.726 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.747 |   30.727 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.763 |   1.511 |   31.490 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.511 |   31.490 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.887 |   2.398 |   32.377 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.398 |   32.378 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.877 |   3.276 |   33.255 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.276 |   33.255 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.012 |   4.287 |   34.267 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.288 |   34.267 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.166 |   35.146 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.001 |   5.167 |   35.146 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.919 |   6.086 |   36.066 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.087 |   36.066 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.928 |   7.015 |   36.994 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.016 |   36.995 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |   7.903 |   37.882 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.903 |   37.883 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.841 |   38.821 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.842 |   38.822 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |   9.751 |   39.731 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.752 |   39.731 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.046 |  10.798 |   40.777 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.799 |   40.778 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.873 |  11.672 |   41.652 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.672 |   41.652 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.840 |  12.512 |   42.491 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.512 |   42.492 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  13.353 |   43.332 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.353 |   43.333 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.850 |  14.203 |   44.183 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.203 |   44.183 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.838 |  15.041 |   45.021 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.042 |   45.021 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.857 |  15.899 |   45.878 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  15.899 |   45.879 | 
     | add_123_40/g521/CO                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.839 |  16.738 |   46.718 | 
     | add_123_40/g520/CI                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  16.739 |   46.718 | 
     | add_123_40/g520/CO                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.836 |  17.575 |   47.554 | 
     | add_123_40/g519/CI                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  17.575 |   47.554 | 
     | add_123_40/g519/CO                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.825 |  18.400 |   48.379 | 
     | add_123_40/g518/CI                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  18.400 |   48.380 | 
     | add_123_40/g518/CO                 |   v   | add_123_40/n_38                  | FA_5VX1    | 0.832 |  19.232 |   49.212 | 
     | add_123_40/g517/CI                 |   v   | add_123_40/n_38                  | FA_5VX1    | 0.000 |  19.233 |   49.212 | 
     | add_123_40/g517/S                  |   ^   | Out[20]                          | FA_5VX1    | 1.128 |  20.360 |   50.340 | 
     | Delay2_reg_reg[0][20]/D            |   ^   | Out[20]                          | DFRRQ_5VX1 | 0.000 |  20.361 |   50.340 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -29.979 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -29.979 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -29.530 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.452 |  -29.528 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.509 |   0.960 |  -29.019 | 
     | Delay2_reg_reg[0][20]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.965 |  -29.015 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Delay2_reg_reg[0][19]/C 
Endpoint:   Delay2_reg_reg[0][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.965
- Setup                         0.424
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.341
- Arrival Time                 19.523
= Slack Time                   30.817
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   30.818 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   30.820 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.744 |   0.746 |   31.564 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.747 |   31.565 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.763 |   1.511 |   32.328 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.511 |   32.328 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.887 |   2.398 |   33.215 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.398 |   33.216 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.877 |   3.276 |   34.093 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.276 |   34.093 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.012 |   4.287 |   35.105 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.288 |   35.105 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.166 |   35.984 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.001 |   5.167 |   35.984 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.919 |   6.086 |   36.904 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.087 |   36.904 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.928 |   7.015 |   37.832 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.016 |   37.833 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |   7.903 |   38.720 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.903 |   38.721 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.841 |   39.659 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.842 |   39.660 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |   9.751 |   40.569 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.752 |   40.569 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.046 |  10.798 |   41.615 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.799 |   41.616 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.873 |  11.672 |   42.490 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.672 |   42.490 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.840 |  12.512 |   43.329 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.512 |   43.330 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  13.353 |   44.170 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.353 |   44.171 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.850 |  14.203 |   45.021 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.203 |   45.021 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.838 |  15.041 |   45.859 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.042 |   45.859 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.857 |  15.899 |   46.716 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  15.899 |   46.717 | 
     | add_123_40/g521/CO                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.839 |  16.738 |   47.556 | 
     | add_123_40/g520/CI                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  16.739 |   47.556 | 
     | add_123_40/g520/CO                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.836 |  17.575 |   48.392 | 
     | add_123_40/g519/CI                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  17.575 |   48.392 | 
     | add_123_40/g519/CO                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.825 |  18.400 |   49.217 | 
     | add_123_40/g518/CI                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  18.400 |   49.218 | 
     | add_123_40/g518/S                  |   ^   | Out[19]                          | FA_5VX1    | 1.123 |  19.523 |   50.341 | 
     | Delay2_reg_reg[0][19]/D            |   ^   | Out[19]                          | DFRRQ_5VX1 | 0.000 |  19.523 |   50.341 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -30.817 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -30.817 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -30.368 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.452 |  -30.366 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.509 |   0.960 |  -29.857 | 
     | Delay2_reg_reg[0][19]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.965 |  -29.853 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Delay2_reg_reg[0][18]/C 
Endpoint:   Delay2_reg_reg[0][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.965
- Setup                         0.425
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.340
- Arrival Time                 18.708
= Slack Time                   31.632
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   31.632 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   31.634 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.744 |   0.746 |   32.378 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.747 |   32.379 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.763 |   1.511 |   33.142 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.511 |   33.143 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.887 |   2.398 |   34.029 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.398 |   34.030 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.877 |   3.276 |   34.907 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.276 |   34.908 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.012 |   4.287 |   35.919 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.288 |   35.920 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.166 |   36.798 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.001 |   5.167 |   36.799 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.919 |   6.086 |   37.718 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.087 |   37.718 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.928 |   7.015 |   38.646 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.016 |   38.647 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |   7.903 |   39.535 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.903 |   39.535 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.841 |   40.473 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.842 |   40.474 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |   9.751 |   41.383 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.752 |   41.384 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.046 |  10.798 |   42.429 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.799 |   42.431 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.873 |  11.672 |   43.304 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.672 |   43.304 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.840 |  12.512 |   44.144 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.512 |   44.144 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  13.353 |   44.984 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.353 |   44.985 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.850 |  14.203 |   45.835 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.203 |   45.835 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.838 |  15.041 |   46.673 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.042 |   46.673 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.857 |  15.899 |   47.531 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  15.899 |   47.531 | 
     | add_123_40/g521/CO                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.839 |  16.738 |   48.370 | 
     | add_123_40/g520/CI                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  16.739 |   48.370 | 
     | add_123_40/g520/CO                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.836 |  17.575 |   49.206 | 
     | add_123_40/g519/CI                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  17.575 |   49.207 | 
     | add_123_40/g519/S                  |   ^   | Out[18]                          | FA_5VX1    | 1.133 |  18.708 |   50.340 | 
     | Delay2_reg_reg[0][18]/D            |   ^   | Out[18]                          | DFRRQ_5VX1 | 0.000 |  18.708 |   50.340 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -31.632 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -31.632 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -31.183 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.452 |  -31.180 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.509 |   0.960 |  -30.671 | 
     | Delay2_reg_reg[0][18]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.965 |  -30.667 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Delay2_reg_reg[0][17]/C 
Endpoint:   Delay2_reg_reg[0][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.964
- Setup                         0.420
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.344
- Arrival Time                 17.837
= Slack Time                   32.507
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   32.507 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   32.509 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.744 |   0.746 |   33.253 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.747 |   33.254 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.763 |   1.511 |   34.017 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.511 |   34.018 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.887 |   2.398 |   34.905 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.398 |   34.905 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.877 |   3.276 |   35.782 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.276 |   35.783 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.012 |   4.287 |   36.794 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.288 |   36.795 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.166 |   37.673 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.001 |   5.167 |   37.674 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.919 |   6.086 |   38.593 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.087 |   38.594 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.928 |   7.015 |   39.522 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.016 |   39.522 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |   7.903 |   40.410 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.903 |   40.410 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.841 |   41.348 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.842 |   41.349 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |   9.751 |   42.258 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.752 |   42.259 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.046 |  10.798 |   43.304 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.799 |   43.306 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.873 |  11.672 |   44.179 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.672 |   44.179 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.840 |  12.512 |   45.019 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.512 |   45.019 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  13.353 |   45.860 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.353 |   45.860 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.850 |  14.203 |   46.710 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.203 |   46.710 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.838 |  15.041 |   47.548 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.042 |   47.548 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.857 |  15.899 |   48.406 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  15.899 |   48.406 | 
     | add_123_40/g521/CO                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.839 |  16.738 |   49.245 | 
     | add_123_40/g520/CI                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  16.739 |   49.245 | 
     | add_123_40/g520/S                  |   ^   | Out[17]                          | FA_5VX1    | 1.098 |  17.837 |   50.344 | 
     | Delay2_reg_reg[0][17]/D            |   ^   | Out[17]                          | DFRRQ_5VX1 | 0.000 |  17.837 |   50.344 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -32.507 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -32.507 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -32.058 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.452 |  -32.055 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.509 |   0.960 |  -31.546 | 
     | Delay2_reg_reg[0][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.964 |  -31.543 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Delay2_reg_reg[0][16]/C 
Endpoint:   Delay2_reg_reg[0][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.963
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.342
- Arrival Time                 17.014
= Slack Time                   33.328
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   33.328 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   33.331 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.744 |   0.746 |   34.075 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.747 |   34.076 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.763 |   1.511 |   34.839 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.511 |   34.839 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.887 |   2.398 |   35.726 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.398 |   35.727 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.877 |   3.276 |   36.604 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.276 |   36.604 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.012 |   4.287 |   37.616 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.288 |   37.616 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.166 |   38.495 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.001 |   5.167 |   38.495 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.919 |   6.086 |   39.415 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.087 |   39.415 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.928 |   7.015 |   40.343 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.015 |   40.344 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |   7.903 |   41.231 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.903 |   41.232 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.841 |   42.170 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.842 |   42.171 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |   9.751 |   43.080 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.752 |   43.080 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.046 |  10.798 |   44.126 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.799 |   44.127 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.873 |  11.672 |   45.000 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.672 |   45.001 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.840 |  12.512 |   45.840 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.512 |   45.841 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  13.353 |   46.681 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.353 |   46.682 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.850 |  14.203 |   47.532 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.203 |   47.532 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.838 |  15.041 |   48.370 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.042 |   48.370 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.857 |  15.899 |   49.227 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  15.899 |   49.228 | 
     | add_123_40/g521/S                  |   ^   | Out[16]                          | FA_5VX1    | 1.114 |  17.014 |   50.342 | 
     | Delay2_reg_reg[0][16]/D            |   ^   | Out[16]                          | DFRRQ_5VX1 | 0.000 |  17.014 |   50.342 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -33.328 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -33.328 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -32.879 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.452 |  -32.877 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.509 |   0.960 |  -32.368 | 
     | Delay2_reg_reg[0][16]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.003 |   0.964 |  -32.365 | 
     +----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Delay2_reg_reg[0][15]/C 
Endpoint:   Delay2_reg_reg[0][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.962
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.341
- Arrival Time                 16.146
= Slack Time                   34.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   34.195 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   34.197 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.744 |   0.746 |   34.941 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.747 |   34.942 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.763 |   1.510 |   35.706 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.511 |   35.706 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.887 |   2.398 |   36.593 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.398 |   36.593 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.877 |   3.276 |   37.471 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.276 |   37.471 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.012 |   4.287 |   38.482 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.288 |   38.483 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.166 |   39.361 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.001 |   5.167 |   39.362 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.919 |   6.086 |   40.281 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.087 |   40.282 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.928 |   7.015 |   41.210 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.015 |   41.211 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |   7.903 |   42.098 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.903 |   42.098 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.841 |   43.036 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.842 |   43.037 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |   9.751 |   43.946 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.752 |   43.947 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.046 |  10.798 |   44.993 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.799 |   44.994 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.873 |  11.672 |   45.867 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.672 |   45.867 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.840 |  12.512 |   46.707 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.512 |   46.707 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  13.353 |   47.548 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.353 |   47.548 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.850 |  14.203 |   48.398 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.203 |   48.398 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.838 |  15.041 |   49.236 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.041 |   49.237 | 
     | add_123_40/g522/S                  |   ^   | Out[15]                          | FA_5VX1    | 1.105 |  16.146 |   50.341 | 
     | Delay2_reg_reg[0][15]/D            |   ^   | Out[15]                          | DFRRQ_5VX1 | 0.000 |  16.146 |   50.341 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -34.195 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -34.195 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -33.746 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.452 |  -33.743 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.508 |   0.960 |  -33.235 | 
     | Delay2_reg_reg[0][15]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.002 |   0.962 |  -33.233 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Delay2_reg_reg[0][14]/C 
Endpoint:   Delay2_reg_reg[0][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.962
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.342
- Arrival Time                 15.307
= Slack Time                   35.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   35.035 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   35.037 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.744 |   0.746 |   35.781 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.747 |   35.782 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.763 |   1.511 |   36.545 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.511 |   36.546 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.887 |   2.398 |   37.432 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.398 |   37.433 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.877 |   3.276 |   38.310 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.276 |   38.311 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.012 |   4.287 |   39.322 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.288 |   39.323 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.166 |   40.201 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.001 |   5.167 |   40.201 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.919 |   6.086 |   41.121 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.087 |   41.121 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.928 |   7.015 |   42.049 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.016 |   42.050 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |   7.903 |   42.938 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.903 |   42.938 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.841 |   43.876 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.842 |   43.877 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |   9.751 |   44.786 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.752 |   44.787 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.046 |  10.798 |   45.832 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.799 |   45.834 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.873 |  11.672 |   46.707 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.672 |   46.707 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.840 |  12.512 |   47.547 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.512 |   47.547 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  13.353 |   48.387 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.353 |   48.388 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.850 |  14.203 |   49.238 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.203 |   49.238 | 
     | add_123_40/g523/S                  |   ^   | Out[14]                          | FA_5VX1    | 1.104 |  15.307 |   50.341 | 
     | Delay2_reg_reg[0][14]/D            |   ^   | Out[14]                          | DFRRQ_5VX1 | 0.000 |  15.307 |   50.342 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -35.035 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -35.035 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -34.586 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.452 |  -34.583 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.508 |   0.960 |  -34.075 | 
     | Delay2_reg_reg[0][14]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.002 |   0.962 |  -34.073 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin Delay2_reg_reg[0][13]/C 
Endpoint:   Delay2_reg_reg[0][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.963
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.341
- Arrival Time                 14.460
= Slack Time                   35.881
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   35.881 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   35.884 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.744 |   0.746 |   36.628 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.747 |   36.629 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.763 |   1.511 |   37.392 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.511 |   37.392 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.887 |   2.398 |   38.279 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.398 |   38.279 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.877 |   3.276 |   39.157 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.276 |   39.157 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.012 |   4.287 |   40.168 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.288 |   40.169 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.166 |   41.047 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.001 |   5.167 |   41.048 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.919 |   6.086 |   41.967 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.087 |   41.968 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.928 |   7.015 |   42.896 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.015 |   42.897 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |   7.903 |   43.784 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.903 |   43.784 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.841 |   44.722 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.842 |   44.723 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |   9.751 |   45.632 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.752 |   45.633 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.046 |  10.798 |   46.679 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.799 |   46.680 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.873 |  11.672 |   47.553 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.672 |   47.553 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.840 |  12.512 |   48.393 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.512 |   48.393 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  13.353 |   49.234 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.353 |   49.234 | 
     | add_123_40/g524/S                  |   ^   | Out[13]                          | FA_5VX1    | 1.107 |  14.460 |   50.341 | 
     | Delay2_reg_reg[0][13]/D            |   ^   | Out[13]                          | DFRRQ_5VX1 | 0.000 |  14.460 |   50.341 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -35.881 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -35.881 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -35.432 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.452 |  -35.430 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.508 |   0.960 |  -34.921 | 
     | Delay2_reg_reg[0][13]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.963 |  -34.918 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin Delay2_reg_reg[0][12]/C 
Endpoint:   Delay2_reg_reg[0][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.963
- Setup                         0.422
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.341
- Arrival Time                 13.645
= Slack Time                   36.696
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   36.696 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   36.699 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.744 |   0.746 |   37.443 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.747 |   37.444 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.763 |   1.511 |   38.207 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.511 |   38.207 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.887 |   2.398 |   39.094 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.398 |   39.094 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.877 |   3.276 |   39.972 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.276 |   39.972 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.012 |   4.287 |   40.984 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.288 |   40.984 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.166 |   41.862 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.001 |   5.167 |   41.863 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.919 |   6.086 |   42.782 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.087 |   42.783 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.928 |   7.015 |   43.711 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.015 |   43.712 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |   7.903 |   44.599 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.903 |   44.599 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.841 |   45.537 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.842 |   45.538 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |   9.751 |   46.447 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.752 |   46.448 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.046 |  10.798 |   47.494 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.799 |   47.495 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.873 |  11.672 |   48.368 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.672 |   48.368 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.840 |  12.512 |   49.208 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.512 |   49.208 | 
     | add_123_40/g525/S                  |   ^   | Out[12]                          | FA_5VX1    | 1.133 |  13.645 |   50.341 | 
     | Delay2_reg_reg[0][12]/D            |   ^   | Out[12]                          | DFRRQ_5VX1 | 0.000 |  13.645 |   50.341 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -36.696 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -36.696 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -36.247 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.452 |  -36.244 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.508 |   0.960 |  -35.736 | 
     | Delay2_reg_reg[0][12]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.963 |  -35.733 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin Delay2_reg_reg[0][11]/C 
Endpoint:   Delay2_reg_reg[0][11]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.963
- Setup                         0.422
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.341
- Arrival Time                 12.779
= Slack Time                   37.563
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   37.563 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   37.565 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.744 |   0.746 |   38.309 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.747 |   38.310 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.763 |   1.511 |   39.073 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.511 |   39.074 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.887 |   2.398 |   39.961 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.398 |   39.961 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.877 |   3.276 |   40.838 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.276 |   40.839 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.012 |   4.287 |   41.850 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.288 |   41.851 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.166 |   42.729 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.001 |   5.167 |   42.730 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.919 |   6.086 |   43.649 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.087 |   43.650 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.928 |   7.015 |   44.578 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.016 |   44.578 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |   7.903 |   45.466 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.903 |   45.466 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.841 |   46.404 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.842 |   46.405 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |   9.751 |   47.314 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.752 |   47.315 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.046 |  10.798 |   48.360 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.799 |   48.362 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.873 |  11.672 |   49.235 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.672 |   49.235 | 
     | add_123_40/g526/S                  |   ^   | Out[11]                          | FA_5VX1    | 1.106 |  12.778 |   50.341 | 
     | Delay2_reg_reg[0][11]/D            |   ^   | Out[11]                          | DFRRQ_5VX1 | 0.000 |  12.779 |   50.341 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -37.563 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -37.563 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -37.114 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.452 |  -37.111 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.508 |   0.960 |  -36.603 | 
     | Delay2_reg_reg[0][11]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.963 |  -36.600 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin Delay2_reg_reg[0][10]/C 
Endpoint:   Delay2_reg_reg[0][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.963
- Setup                         0.428
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.335
- Arrival Time                 12.006
= Slack Time                   38.330
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   38.330 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   38.332 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.744 |   0.746 |   39.076 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.747 |   39.077 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.763 |   1.511 |   39.840 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.511 |   39.841 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.887 |   2.398 |   40.727 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.398 |   40.728 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.877 |   3.276 |   41.605 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.276 |   41.605 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.012 |   4.287 |   42.617 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.288 |   42.618 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.166 |   43.496 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.001 |   5.167 |   43.496 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.919 |   6.086 |   44.416 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.087 |   44.416 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.928 |   7.015 |   45.344 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.015 |   45.345 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |   7.903 |   46.232 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.903 |   46.233 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.841 |   47.171 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.842 |   47.172 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |   9.751 |   48.081 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.752 |   48.081 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.046 |  10.798 |   49.127 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.799 |   49.128 | 
     | add_123_40/g527/S                  |   ^   | Out[10]                          | FA_5VX1    | 1.207 |  12.005 |   50.335 | 
     | Delay2_reg_reg[0][10]/D            |   ^   | Out[10]                          | DFRRQ_5VX1 | 0.000 |  12.006 |   50.335 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -38.330 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -38.330 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -37.881 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.452 |  -37.878 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.508 |   0.960 |  -37.370 | 
     | Delay2_reg_reg[0][10]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.963 |  -37.367 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin Delay2_reg_reg[0][9]/C 
Endpoint:   Delay2_reg_reg[0][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.973
- Setup                         0.448
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.325
- Arrival Time                 11.104
= Slack Time                   39.221
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   39.222 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   39.224 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.744 |   0.746 |   39.968 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.747 |   39.969 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.763 |   1.511 |   40.732 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.511 |   40.732 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.887 |   2.398 |   41.619 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.398 |   41.620 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.877 |   3.276 |   42.497 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.276 |   42.497 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.012 |   4.287 |   43.509 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.288 |   43.509 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.166 |   44.388 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.001 |   5.167 |   44.388 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.919 |   6.086 |   45.308 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.087 |   45.308 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.928 |   7.015 |   46.236 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.016 |   46.237 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |   7.903 |   47.124 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.903 |   47.125 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.841 |   48.063 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.842 |   48.064 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.909 |   9.751 |   48.973 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.752 |   48.973 | 
     | add_123_40/g528/S                  |   ^   | Out[9]                           | FA_5VX1    | 1.351 |  11.103 |   50.325 | 
     | Delay2_reg_reg[0][9]/D             |   ^   | Out[9]                           | DFRRQ_5VX1 | 0.001 |  11.104 |   50.325 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -39.221 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -39.221 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -38.772 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.452 |  -38.770 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.517 |   0.969 |  -38.252 | 
     | Delay2_reg_reg[0][9]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   0.973 |  -38.249 | 
     +---------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin Delay2_reg_reg[0][8]/C 
Endpoint:   Delay2_reg_reg[0][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.957
- Setup                         0.442
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.315
- Arrival Time                 10.171
= Slack Time                   40.144
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   40.144 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   40.147 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.744 |   0.746 |   40.891 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.747 |   40.892 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.763 |   1.511 |   41.655 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.511 |   41.655 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.887 |   2.398 |   42.542 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.398 |   42.543 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.877 |   3.276 |   43.420 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.276 |   43.420 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.012 |   4.287 |   44.432 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.288 |   44.432 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.166 |   45.311 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.001 |   5.167 |   45.311 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.919 |   6.086 |   46.231 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.087 |   46.231 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.928 |   7.015 |   47.159 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.016 |   47.160 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |   7.903 |   48.047 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.903 |   48.048 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.841 |   48.986 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.842 |   48.987 | 
     | add_123_40/g529/S                  |   ^   | Out[8]                           | FA_5VX1    | 1.328 |  10.171 |   50.315 | 
     | Delay2_reg_reg[0][8]/D             |   ^   | Out[8]                           | DFRRQ_5VX1 | 0.001 |  10.171 |   50.315 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -40.144 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -40.144 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -39.695 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.453 |  -39.692 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.503 |   0.956 |  -39.188 | 
     | Delay2_reg_reg[0][8]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.958 |  -39.187 | 
     +---------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin Delay2_reg_reg[0][7]/C 
Endpoint:   Delay2_reg_reg[0][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.957
- Setup                         0.432
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.325
- Arrival Time                  9.128
= Slack Time                   41.197
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   41.197 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   41.199 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.744 |   0.746 |   41.943 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.747 |   41.944 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.763 |   1.511 |   42.708 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.511 |   42.708 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.887 |   2.398 |   43.595 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.398 |   43.595 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.877 |   3.276 |   44.473 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.276 |   44.473 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.012 |   4.287 |   45.484 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.288 |   45.485 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.166 |   46.363 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.001 |   5.167 |   46.364 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.919 |   6.086 |   47.283 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.087 |   47.284 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.928 |   7.015 |   48.212 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.015 |   48.212 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.887 |   7.903 |   49.100 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.903 |   49.100 | 
     | add_123_40/g530/S                  |   ^   | Out[7]                           | FA_5VX1    | 1.224 |   9.127 |   50.324 | 
     | Delay2_reg_reg[0][7]/D             |   ^   | Out[7]                           | DFRRQ_5VX1 | 0.000 |   9.128 |   50.325 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -41.197 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -41.197 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -40.748 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.453 |  -40.744 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.503 |   0.956 |  -40.241 | 
     | Delay2_reg_reg[0][7]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.957 |  -40.240 | 
     +---------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin Delay2_reg_reg[0][6]/C 
Endpoint:   Delay2_reg_reg[0][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.957
- Setup                         0.430
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.327
- Arrival Time                  8.233
= Slack Time                   42.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   42.094 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   42.096 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.744 |   0.746 |   42.840 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.747 |   42.841 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.763 |   1.510 |   43.604 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.511 |   43.605 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.887 |   2.398 |   44.491 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.398 |   44.492 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.877 |   3.276 |   45.369 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.276 |   45.369 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.012 |   4.287 |   46.381 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.288 |   46.382 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.878 |   5.166 |   47.260 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.001 |   5.167 |   47.260 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.919 |   6.086 |   48.180 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.087 |   48.180 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.928 |   7.015 |   49.108 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.015 |   49.109 | 
     | add_123_40/g531/S                  |   ^   | Out[6]                           | FA_5VX1    | 1.218 |   8.233 |   50.327 | 
     | Delay2_reg_reg[0][6]/D             |   ^   | Out[6]                           | DFRRQ_5VX1 | 0.000 |   8.233 |   50.327 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -42.094 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -42.094 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -41.645 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.453 |  -41.641 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.503 |   0.956 |  -41.138 | 
     | Delay2_reg_reg[0][6]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.957 |  -41.136 | 
     +---------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Delay2_reg_reg[0][5]/C 
Endpoint:   Delay2_reg_reg[0][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.957
- Setup                         0.423
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.335
- Arrival Time                  7.291
= Slack Time                   43.043
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   43.043 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   43.046 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.744 |   0.746 |   43.790 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.747 |   43.791 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.763 |   1.511 |   44.554 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.511 |   44.554 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.887 |   2.398 |   45.441 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.398 |   45.442 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.877 |   3.276 |   46.319 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.276 |   46.319 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.833 |   4.109 |   47.152 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   4.109 |   47.153 | 
     | csa_tree_add_110_31_groupi/g502/CO |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.842 |   4.952 |   47.995 | 
     | csa_tree_add_110_31_groupi/g501/CI |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.000 |   4.952 |   47.995 | 
     | csa_tree_add_110_31_groupi/g501/S  |   ^   | Sum1_add_cast[5]                 | FA_5VX1    | 1.212 |   6.164 |   49.208 | 
     | add_123_40/g532/A                  |   ^   | Sum1_add_cast[5]                 | FA_5VX1    | 0.000 |   6.165 |   49.208 | 
     | add_123_40/g532/S                  |   ^   | Out[5]                           | FA_5VX1    | 1.127 |   7.291 |   50.334 | 
     | Delay2_reg_reg[0][5]/D             |   ^   | Out[5]                           | DFRRQ_5VX1 | 0.000 |   7.291 |   50.335 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -43.043 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -43.043 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -42.594 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.453 |  -42.591 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.503 |   0.956 |  -42.087 | 
     | Delay2_reg_reg[0][5]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.957 |  -42.086 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin Delay2_reg_reg[0][4]/C 
Endpoint:   Delay2_reg_reg[0][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.957
- Setup                         0.424
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.334
- Arrival Time                  6.509
= Slack Time                   43.825
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   43.825 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   43.827 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.744 |   0.746 |   44.571 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.747 |   44.572 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.763 |   1.511 |   45.335 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.511 |   45.336 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.887 |   2.398 |   46.222 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.398 |   46.223 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.877 |   3.276 |   47.100 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.276 |   47.100 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.833 |   4.109 |   47.934 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   4.109 |   47.934 | 
     | csa_tree_add_110_31_groupi/g502/S  |   ^   | Sum1_add_cast[4]                 | FA_5VX1    | 1.221 |   5.331 |   49.155 | 
     | add_123_40/g533/B                  |   ^   | Sum1_add_cast[4]                 | FA_5VX1    | 0.001 |   5.331 |   49.156 | 
     | add_123_40/g533/S                  |   ^   | Out[4]                           | FA_5VX1    | 1.178 |   6.509 |   50.334 | 
     | Delay2_reg_reg[0][4]/D             |   ^   | Out[4]                           | DFRRQ_5VX1 | 0.000 |   6.509 |   50.334 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -43.825 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -43.825 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -43.375 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.453 |  -43.372 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.503 |   0.956 |  -42.868 | 
     | Delay2_reg_reg[0][4]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.957 |  -42.867 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Delay2_reg_reg[0][3]/C 
Endpoint:   Delay2_reg_reg[0][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.957
- Setup                         0.423
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.334
- Arrival Time                  5.674
= Slack Time                   44.660
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   44.660 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   44.663 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.744 |   0.746 |   45.407 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.747 |   45.408 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.763 |   1.511 |   46.171 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.511 |   46.171 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.887 |   2.398 |   47.058 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.398 |   47.059 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.877 |   3.276 |   47.936 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.276 |   47.936 | 
     | csa_tree_add_110_31_groupi/g503/S  |   ^   | Sum1_add_cast[3]                 | FA_5VX1    | 1.215 |   4.491 |   49.152 | 
     | add_123_40/g534/B                  |   ^   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.492 |   49.152 | 
     | add_123_40/g534/S                  |   ^   | Out[3]                           | FA_5VX1    | 1.183 |   5.674 |   50.334 | 
     | Delay2_reg_reg[0][3]/D             |   ^   | Out[3]                           | DFRRQ_5VX1 | 0.000 |   5.674 |   50.334 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -44.660 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -44.660 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -44.211 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.453 |  -44.208 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.503 |   0.956 |  -43.704 | 
     | Delay2_reg_reg[0][3]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.958 |  -43.703 | 
     +---------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Delay2_reg_reg[0][2]/C 
Endpoint:   Delay2_reg_reg[0][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.958
- Setup                         0.422
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.336
- Arrival Time                  4.827
= Slack Time                   45.509
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   45.509 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   45.511 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.744 |   0.746 |   46.255 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.747 |   46.256 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.763 |   1.511 |   47.019 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.511 |   47.020 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.887 |   2.398 |   47.906 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.398 |   47.907 | 
     | csa_tree_add_110_31_groupi/g504/S  |   ^   | Sum1_add_cast[2]                 | FA_5VX1    | 1.253 |   3.652 |   49.160 | 
     | add_123_40/g535/B                  |   ^   | Sum1_add_cast[2]                 | FA_5VX1    | 0.000 |   3.652 |   49.161 | 
     | add_123_40/g535/S                  |   ^   | Out[2]                           | FA_5VX1    | 1.175 |   4.827 |   50.336 | 
     | Delay2_reg_reg[0][2]/D             |   ^   | Out[2]                           | DFRRQ_5VX1 | 0.000 |   4.827 |   50.336 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -45.509 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -45.509 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -45.060 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.453 |  -45.056 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.503 |   0.956 |  -44.553 | 
     | Delay2_reg_reg[0][2]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   0.958 |  -44.551 | 
     +---------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin Delay2_reg_reg[0][1]/C 
Endpoint:   Delay2_reg_reg[0][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.973
- Setup                         0.424
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.349
- Arrival Time                  3.894
= Slack Time                   46.455
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   46.455 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   46.457 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.744 |   0.746 |   47.201 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.747 |   47.202 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.763 |   1.510 |   47.965 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.511 |   47.966 | 
     | csa_tree_add_110_31_groupi/g505/S  |   ^   | Sum1_add_cast[1]                 | FA_5VX1    | 1.232 |   2.743 |   49.198 | 
     | add_123_40/g536/A                  |   ^   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   2.744 |   49.198 | 
     | add_123_40/g536/S                  |   ^   | Out[1]                           | FA_5VX1    | 1.151 |   3.894 |   50.349 | 
     | Delay2_reg_reg[0][1]/D             |   ^   | Out[1]                           | DFRRQ_5VX1 | 0.000 |   3.894 |   50.349 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -46.455 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.455 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -46.006 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.452 |  -46.003 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.517 |   0.969 |  -45.486 | 
     | Delay2_reg_reg[0][1]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   0.973 |  -45.482 | 
     +---------------------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin Delay1_out1_reg[15]/C 
Endpoint:   Delay1_out1_reg[15]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.518
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.252
- Arrival Time                  3.633
= Slack Time                   46.620
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   46.620 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.620 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.515 |   1.515 |   48.135 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.032 |   1.547 |   48.167 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.047 |   3.594 |   50.214 | 
     | Delay1_out1_reg[15]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.039 |   3.633 |   50.252 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -46.620 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.620 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -46.171 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.452 |  -46.168 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.515 |   0.968 |  -45.652 | 
     | Delay1_out1_reg[15]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.003 |   0.971 |  -45.649 | 
     +--------------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin Delay_out1_reg[16]/C 
Endpoint:   Delay_out1_reg[16]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.518
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.253
- Arrival Time                  3.633
= Slack Time                   46.620
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.620 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.620 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.515 |   1.515 |   48.135 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.032 |   1.547 |   48.167 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.047 |   3.594 |   50.214 | 
     | Delay_out1_reg[16]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.039 |   3.633 |   50.253 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.620 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.620 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -46.171 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.452 |  -46.168 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.515 |   0.968 |  -45.652 | 
     | Delay_out1_reg[16]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.003 |   0.971 |  -45.649 | 
     +-------------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin Delay1_out1_reg[10]/C 
Endpoint:   Delay1_out1_reg[10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.518
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.253
- Arrival Time                  3.633
= Slack Time                   46.620
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   46.620 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.620 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.515 |   1.515 |   48.135 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.032 |   1.547 |   48.167 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.047 |   3.594 |   50.214 | 
     | Delay1_out1_reg[10]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.039 |   3.633 |   50.253 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -46.620 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.620 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -46.171 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.453 |  -46.167 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.515 |   0.967 |  -45.653 | 
     | Delay1_out1_reg[10]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.971 |  -45.649 | 
     +--------------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin Delay1_out1_reg[9]/C 
Endpoint:   Delay1_out1_reg[9]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.518
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.253
- Arrival Time                  3.633
= Slack Time                   46.620
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.620 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.620 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.515 |   1.515 |   48.135 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.032 |   1.547 |   48.167 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.047 |   3.594 |   50.214 | 
     | Delay1_out1_reg[9]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.039 |   3.633 |   50.253 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.620 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.620 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -46.171 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.452 |  -46.168 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.515 |   0.968 |  -45.653 | 
     | Delay1_out1_reg[9]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.003 |   0.971 |  -45.649 | 
     +-------------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin Delay_out1_reg[14]/C 
Endpoint:   Delay_out1_reg[14]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.518
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.253
- Arrival Time                  3.632
= Slack Time                   46.620
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.620 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.621 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.515 |   1.515 |   48.136 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.032 |   1.547 |   48.167 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.047 |   3.594 |   50.214 | 
     | Delay_out1_reg[14]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.038 |   3.632 |   50.253 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.620 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.620 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -46.171 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.452 |  -46.168 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.515 |   0.968 |  -45.653 | 
     | Delay_out1_reg[14]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.003 |   0.971 |  -45.649 | 
     +-------------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin Delay1_out1_reg[13]/C 
Endpoint:   Delay1_out1_reg[13]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.518
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.253
- Arrival Time                  3.632
= Slack Time                   46.620
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   46.620 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.621 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.515 |   1.515 |   48.136 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.032 |   1.547 |   48.167 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.047 |   3.594 |   50.214 | 
     | Delay1_out1_reg[13]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.038 |   3.632 |   50.253 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -46.620 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.620 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -46.171 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.452 |  -46.168 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.515 |   0.968 |  -45.653 | 
     | Delay1_out1_reg[13]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.003 |   0.971 |  -45.649 | 
     +--------------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin Delay_out1_reg[13]/C 
Endpoint:   Delay_out1_reg[13]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.518
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.253
- Arrival Time                  3.632
= Slack Time                   46.620
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.620 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.621 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.515 |   1.515 |   48.136 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.032 |   1.547 |   48.167 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.047 |   3.594 |   50.215 | 
     | Delay_out1_reg[13]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.038 |   3.632 |   50.253 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.620 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.620 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -46.171 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.453 |  -46.168 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.515 |   0.967 |  -45.653 | 
     | Delay_out1_reg[13]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.971 |  -45.649 | 
     +-------------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin Delay1_out1_reg[14]/C 
Endpoint:   Delay1_out1_reg[14]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.518
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.253
- Arrival Time                  3.632
= Slack Time                   46.621
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   46.621 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.621 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.515 |   1.515 |   48.136 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.032 |   1.547 |   48.168 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.047 |   3.594 |   50.215 | 
     | Delay1_out1_reg[14]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.038 |   3.632 |   50.253 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -46.621 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.621 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -46.172 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.453 |  -46.168 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.515 |   0.967 |  -45.654 | 
     | Delay1_out1_reg[14]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.971 |  -45.650 | 
     +--------------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin Delay_out1_reg[9]/C 
Endpoint:   Delay_out1_reg[9]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.518
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.253
- Arrival Time                  3.632
= Slack Time                   46.621
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   46.621 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.622 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.515 |   1.515 |   48.136 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.032 |   1.547 |   48.168 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.047 |   3.594 |   50.215 | 
     | Delay_out1_reg[9]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.038 |   3.632 |   50.253 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -46.621 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.621 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -46.172 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.453 |  -46.169 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   | 0.515 |   0.967 |  -45.654 | 
     | Delay_out1_reg[9]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.971 |  -45.650 | 
     +------------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin Delay_out1_reg[12]/C 
Endpoint:   Delay_out1_reg[12]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.518
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.253
- Arrival Time                  3.631
= Slack Time                   46.622
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.622 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.623 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.515 |   1.515 |   48.138 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.032 |   1.547 |   48.169 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.047 |   3.594 |   50.216 | 
     | Delay_out1_reg[12]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.037 |   3.631 |   50.253 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.622 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.622 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -46.173 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.453 |  -46.170 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.515 |   0.967 |  -45.655 | 
     | Delay_out1_reg[12]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.972 |  -45.651 | 
     +-------------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin Delay1_out1_reg[12]/C 
Endpoint:   Delay1_out1_reg[12]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.518
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.253
- Arrival Time                  3.631
= Slack Time                   46.623
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   46.622 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.623 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.515 |   1.515 |   48.138 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.032 |   1.547 |   48.169 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.047 |   3.594 |   50.216 | 
     | Delay1_out1_reg[12]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.037 |   3.631 |   50.253 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -46.623 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.623 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -46.173 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.453 |  -46.170 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.515 |   0.967 |  -45.655 | 
     | Delay1_out1_reg[12]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.972 |  -45.651 | 
     +--------------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin Delay_out1_reg[11]/C 
Endpoint:   Delay_out1_reg[11]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.518
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.253
- Arrival Time                  3.631
= Slack Time                   46.623
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.623 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.623 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.515 |   1.515 |   48.138 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.032 |   1.547 |   48.170 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.047 |   3.594 |   50.217 | 
     | Delay_out1_reg[11]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.037 |   3.631 |   50.253 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.623 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.623 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -46.174 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.453 |  -46.170 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.515 |   0.967 |  -45.655 | 
     | Delay_out1_reg[11]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.972 |  -45.651 | 
     +-------------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin Delay_out1_reg[8]/C 
Endpoint:   Delay_out1_reg[8]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.518
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.253
- Arrival Time                  3.630
= Slack Time                   46.623
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   46.623 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.624 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.515 |   1.515 |   48.139 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.032 |   1.547 |   48.170 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.047 |   3.594 |   50.217 | 
     | Delay_out1_reg[8]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.036 |   3.630 |   50.253 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -46.623 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.623 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -46.174 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.453 |  -46.171 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   | 0.515 |   0.967 |  -45.656 | 
     | Delay_out1_reg[8]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.971 |  -45.652 | 
     +------------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin Delay_out1_reg[10]/C 
Endpoint:   Delay_out1_reg[10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.518
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.253
- Arrival Time                  3.630
= Slack Time                   46.624
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.624 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.624 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.515 |   1.515 |   48.139 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.032 |   1.547 |   48.171 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.047 |   3.594 |   50.218 | 
     | Delay_out1_reg[10]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.036 |   3.630 |   50.253 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.624 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.624 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -46.174 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.453 |  -46.171 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.515 |   0.967 |  -45.656 | 
     | Delay_out1_reg[10]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.971 |  -45.652 | 
     +-------------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin Delay_out1_reg[7]/C 
Endpoint:   Delay_out1_reg[7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.518
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.253
- Arrival Time                  3.627
= Slack Time                   46.626
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   46.626 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.626 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.515 |   1.515 |   48.141 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.032 |   1.547 |   48.173 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.047 |   3.594 |   50.220 | 
     | Delay_out1_reg[7]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.033 |   3.627 |   50.253 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -46.626 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.626 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -46.177 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.453 |  -46.173 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   | 0.515 |   0.967 |  -45.658 | 
     | Delay_out1_reg[7]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.971 |  -45.654 | 
     +------------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin Delay1_out1_reg[7]/C 
Endpoint:   Delay1_out1_reg[7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.518
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.253
- Arrival Time                  3.627
= Slack Time                   46.626
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.626 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.626 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.515 |   1.515 |   48.141 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.032 |   1.547 |   48.173 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.047 |   3.594 |   50.220 | 
     | Delay1_out1_reg[7]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.033 |   3.627 |   50.253 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.626 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.626 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -46.177 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.453 |  -46.173 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.515 |   0.967 |  -45.659 | 
     | Delay1_out1_reg[7]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.971 |  -45.654 | 
     +-------------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin Delay1_out1_reg[8]/C 
Endpoint:   Delay1_out1_reg[8]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.972
- Recovery                      0.518
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.253
- Arrival Time                  3.627
= Slack Time                   46.626
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.626 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.626 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.515 |   1.515 |   48.141 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.032 |   1.547 |   48.173 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.047 |   3.594 |   50.220 | 
     | Delay1_out1_reg[8]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.033 |   3.627 |   50.253 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.626 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.626 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -46.177 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.453 |  -46.173 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.515 |   0.967 |  -45.659 | 
     | Delay1_out1_reg[8]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.972 |  -45.654 | 
     +-------------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin Delay_out1_reg[4]/C 
Endpoint:   Delay_out1_reg[4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.972
- Recovery                      0.518
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.253
- Arrival Time                  3.627
= Slack Time                   46.626
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   46.626 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.627 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.515 |   1.515 |   48.142 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.032 |   1.547 |   48.173 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.047 |   3.594 |   50.220 | 
     | Delay_out1_reg[4]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.033 |   3.627 |   50.253 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -46.626 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.626 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -46.177 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.453 |  -46.174 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   | 0.515 |   0.967 |  -45.659 | 
     | Delay_out1_reg[4]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.972 |  -45.655 | 
     +------------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin Delay_out1_reg[5]/C 
Endpoint:   Delay_out1_reg[5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.972
- Recovery                      0.518
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.253
- Arrival Time                  3.627
= Slack Time                   46.627
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   46.627 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.627 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.515 |   1.515 |   48.142 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.032 |   1.547 |   48.174 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.047 |   3.594 |   50.221 | 
     | Delay_out1_reg[5]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.033 |   3.627 |   50.253 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -46.627 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.627 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -46.178 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.453 |  -46.174 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   | 0.515 |   0.967 |  -45.660 | 
     | Delay_out1_reg[5]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.972 |  -45.655 | 
     +------------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin Delay2_reg_reg[0][10]/C 
Endpoint:   Delay2_reg_reg[0][10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.963
- Recovery                      0.519
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.244
- Arrival Time                  3.614
= Slack Time                   46.630
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                          |       |             |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset       |            |       |   0.000 |   46.630 | 
     | g62/A                    |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.630 | 
     | g62/Q                    |   ^   | n_0         | IN_5VX4    | 1.515 |   1.515 |   48.145 | 
     | FE_OFC0_n_0/A            |   ^   | n_0         | BU_5VX2    | 0.032 |   1.547 |   48.177 | 
     | FE_OFC0_n_0/Q            |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.047 |   3.594 |   50.224 | 
     | Delay2_reg_reg[0][10]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.020 |   3.614 |   50.244 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -46.630 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.630 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -46.181 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.452 |  -46.178 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.508 |   0.960 |  -45.670 | 
     | Delay2_reg_reg[0][10]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.963 |  -45.667 | 
     +----------------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin Delay1_out1_reg[4]/C 
Endpoint:   Delay1_out1_reg[4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.972
- Recovery                      0.518
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.254
- Arrival Time                  3.622
= Slack Time                   46.632
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.632 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.633 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.515 |   1.515 |   48.148 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.032 |   1.547 |   48.179 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.047 |   3.594 |   50.226 | 
     | Delay1_out1_reg[4]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.028 |   3.622 |   50.254 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.632 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.632 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -46.183 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.452 |  -46.181 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.517 |   0.969 |  -45.663 | 
     | Delay1_out1_reg[4]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   0.972 |  -45.660 | 
     +-------------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin Delay_out1_reg[6]/C 
Endpoint:   Delay_out1_reg[6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.972
- Recovery                      0.518
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.254
- Arrival Time                  3.621
= Slack Time                   46.633
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   46.633 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.634 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.515 |   1.515 |   48.149 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.032 |   1.547 |   48.180 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.047 |   3.594 |   50.227 | 
     | Delay_out1_reg[6]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.027 |   3.621 |   50.254 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -46.633 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.633 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -46.184 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.452 |  -46.182 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | IN_5VX16   | 0.517 |   0.969 |  -45.664 | 
     | Delay_out1_reg[6]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   0.972 |  -45.661 | 
     +------------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin Delay1_out1_reg[3]/C 
Endpoint:   Delay1_out1_reg[3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.972
- Recovery                      0.518
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.254
- Arrival Time                  3.615
= Slack Time                   46.639
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.639 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.639 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.515 |   1.515 |   48.154 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.032 |   1.547 |   48.186 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.047 |   3.594 |   50.233 | 
     | Delay1_out1_reg[3]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.021 |   3.615 |   50.254 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.639 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.639 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -46.190 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.452 |  -46.187 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.517 |   0.969 |  -45.670 | 
     | Delay1_out1_reg[3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   0.972 |  -45.667 | 
     +-------------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin Delay_out1_reg[3]/C 
Endpoint:   Delay_out1_reg[3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.972
- Recovery                      0.518
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.254
- Arrival Time                  3.615
= Slack Time                   46.639
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   46.639 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.640 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.515 |   1.515 |   48.154 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.032 |   1.547 |   48.186 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.047 |   3.594 |   50.233 | 
     | Delay_out1_reg[3]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.021 |   3.615 |   50.254 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -46.639 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.639 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -46.190 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.452 |  -46.188 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | IN_5VX16   | 0.517 |   0.969 |  -45.670 | 
     | Delay_out1_reg[3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   0.972 |  -45.667 | 
     +------------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin Delay_out1_reg[2]/C 
Endpoint:   Delay_out1_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.972
- Recovery                      0.518
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.254
- Arrival Time                  3.614
= Slack Time                   46.640
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   46.640 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.640 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.515 |   1.515 |   48.155 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.032 |   1.547 |   48.187 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.047 |   3.594 |   50.234 | 
     | Delay_out1_reg[2]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.020 |   3.614 |   50.254 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -46.640 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.640 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -46.191 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.452 |  -46.188 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | IN_5VX16   | 0.517 |   0.969 |  -45.671 | 
     | Delay_out1_reg[2]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   0.972 |  -45.668 | 
     +------------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin Delay1_out1_reg[5]/C 
Endpoint:   Delay1_out1_reg[5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.972
- Recovery                      0.518
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.254
- Arrival Time                  3.611
= Slack Time                   46.643
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.643 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.643 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.515 |   1.515 |   48.158 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.032 |   1.547 |   48.190 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.047 |   3.594 |   50.237 | 
     | Delay1_out1_reg[5]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.017 |   3.611 |   50.254 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.643 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.643 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -46.194 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.452 |  -46.191 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.517 |   0.969 |  -45.674 | 
     | Delay1_out1_reg[5]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   0.972 |  -45.671 | 
     +-------------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin Delay1_out1_reg[6]/C 
Endpoint:   Delay1_out1_reg[6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.518
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.253
- Arrival Time                  3.609
= Slack Time                   46.644
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.644 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.644 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.515 |   1.515 |   48.159 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.032 |   1.547 |   48.191 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.047 |   3.594 |   50.238 | 
     | Delay1_out1_reg[6]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.015 |   3.609 |   50.253 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.644 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.644 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -46.195 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.452 |  -46.192 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.517 |   0.969 |  -45.675 | 
     | Delay1_out1_reg[6]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.002 |   0.971 |  -45.673 | 
     +-------------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin Delay1_out1_reg[2]/C 
Endpoint:   Delay1_out1_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Recovery                      0.518
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.253
- Arrival Time                  3.609
= Slack Time                   46.645
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   46.645 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.000 |   0.000 |   46.645 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.515 |   1.515 |   48.160 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.032 |   1.547 |   48.192 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.047 |   3.594 |   50.239 | 
     | Delay1_out1_reg[2]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.014 |   3.609 |   50.253 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -46.645 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -46.645 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -46.196 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.002 |   0.452 |  -46.193 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.517 |   0.969 |  -45.676 | 
     | Delay1_out1_reg[2]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.002 |   0.971 |  -45.673 | 
     +-------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin Delay_out1_reg[13]/C 
Endpoint:   Delay_out1_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[13]               (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.971
- Setup                         0.539
+ Phase Shift                  50.000
- Uncertainty                   0.200
= Required Time                50.232
- Arrival Time                  2.837
= Slack Time                   47.395
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                      |       |                 |            |       |  Time   |   Time   | 
     |----------------------+-------+-----------------+------------+-------+---------+----------| 
     | In[13]               |   v   | In[13]          |            |       |   0.000 |   47.395 | 
     | FE_PHC10_In_13_/A    |   v   | In[13]          | DLY2_5VX1  | 0.001 |   0.001 |   47.396 | 
     | FE_PHC10_In_13_/Q    |   v   | FE_PHN10_In_13_ | DLY2_5VX1  | 2.836 |   2.837 |   50.232 | 
     | Delay_out1_reg[13]/D |   v   | FE_PHN10_In_13_ | DFRRQ_5VX1 | 0.000 |   2.837 |   50.232 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -47.395 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -47.395 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.449 |   0.449 |  -46.946 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.453 |  -46.942 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.515 |   0.967 |  -46.428 | 
     | Delay_out1_reg[13]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.971 |  -46.424 | 
     +-------------------------------------------------------------------------------------+ 

