*----------------------------------------------------------------------------------------
*	First Encounter 08.10-p004_1 (32bit) 11/04/2008 14:34 (Linux 2.6)
*	
*
* 	Date & Time:	2025-Oct-10 13:04:09 (2025-Oct-10 11:04:09 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: SYS_TOP
*
*	Liberty Libraries used: 
*	        ../std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib
*
*	Power Domain used: 
*		Rail:        VDD 	Voltage:       1.08 
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: N.A.
*
*       Clock Gates Enable Activity: N.A.
*
*       Primary Input Activity: 0.200000
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -outfile report/power.rpt
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:      0.3401      70.41%
Total Switching Power:     0.1296      26.82%
Total Leakage Power:      0.01336      2.766%
Total Power:                0.483 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.2424     0.02176    0.004533      0.2687       55.63 
Macro                                  0           0           0           0           0 
IO                                     0           0           0           0           0 
Combinational                    0.09766      0.1078    0.008828      0.2143       44.37 
-----------------------------------------------------------------------------------------
Total                             0.3401      0.1296     0.01336       0.483         100 
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                      1.08     0.3401      0.1296     0.01336       0.483         100 


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
rx_clk                         0.0007566    0.001031   0.0001672    0.001955      0.4047 
tx_clk                         1.281e-05   2.068e-05   0.0001041   0.0001375     0.02847 
Gated_Clock                     0.003559    0.004556   2.924e-05    0.008144       1.686 
scan_clk                         0.04911     0.09294    0.001476      0.1435       29.71 
ref_clk                          0.03503     0.04795   0.0004919     0.08348       17.28 
uart_clk                        0.002318    0.001456    0.000433    0.004207       0.871 
-----------------------------------------------------------------------------------------
Total                            0.09078       0.148    0.002702      0.2414       49.98 
-----------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:          ref_clock__L4_I1 (CLKINVX40M): 	   0.01308 
* 		Highest Leakage Power:         uart_clock__L4_I0 (CLKBUFX40M): 	 5.483e-05 
* 		Total Cap: 	1.76622e-11 F
* 		Total instances in design:  1513
* 		Total instances in design with no power:     8
*          Total instances in design with no activty:     8
* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------

