{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1494607730766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1494607730767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 17:48:50 2017 " "Processing started: Fri May 12 17:48:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1494607730767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1494607730767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUdiseno -c CPUdiseno " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUdiseno -c CPUdiseno" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1494607730768 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1494607731066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/EntregaFinal (Prog)/uc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/EntregaFinal (Prog)/uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "../Descargas/EntregaFinal (Prog)/uc.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/uc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494607731142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494607731142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/EntregaFinal (Prog)/microc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/EntregaFinal (Prog)/microc.v" { { "Info" "ISGN_ENTITY_NAME" "1 microc " "Found entity 1: microc" {  } { { "../Descargas/EntregaFinal (Prog)/microc.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/microc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494607731144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494607731144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/EntregaFinal (Prog)/memprog.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/EntregaFinal (Prog)/memprog.v" { { "Info" "ISGN_ENTITY_NAME" "1 memprog " "Found entity 1: memprog" {  } { { "../Descargas/EntregaFinal (Prog)/memprog.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/memprog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494607731145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494607731145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/EntregaFinal (Prog)/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/EntregaFinal (Prog)/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../Descargas/EntregaFinal (Prog)/cpu.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494607731146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494607731146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v 7 7 " "Found 7 design units, including 7 entities, in source file /home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494607731148 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1 " "Found entity 2: mux4_1" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494607731148 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec2_4 " "Found entity 3: dec2_4" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494607731148 ""} { "Info" "ISGN_ENTITY_NAME" "4 sum " "Found entity 4: sum" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494607731148 ""} { "Info" "ISGN_ENTITY_NAME" "5 registro " "Found entity 5: registro" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494607731148 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux2 " "Found entity 6: mux2" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494607731148 ""} { "Info" "ISGN_ENTITY_NAME" "7 registro_jal " "Found entity 7: registro_jal" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494607731148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494607731148 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(15) " "Verilog HDL warning at alu.v(15): extended using \"x\" or \"z\"" {  } { { "../Descargas/EntregaFinal (Prog)/alu.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/alu.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1494607731149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/EntregaFinal (Prog)/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/EntregaFinal (Prog)/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../Descargas/EntregaFinal (Prog)/alu.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494607731150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494607731150 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1494607731215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microc microc:camino " "Elaborating entity \"microc\" for hierarchy \"microc:camino\"" {  } { { "../Descargas/EntregaFinal (Prog)/cpu.v" "camino" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/cpu.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494607731219 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Pe1_modify microc.v(9) " "Verilog HDL or VHDL warning at microc.v(9): object \"Pe1_modify\" assigned a value but never read" {  } { { "../Descargas/EntregaFinal (Prog)/microc.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/microc.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1494607731221 "|cpu|microc:camino"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro microc:camino\|registro:PC " "Elaborating entity \"registro\" for hierarchy \"microc:camino\|registro:PC\"" {  } { { "../Descargas/EntregaFinal (Prog)/microc.v" "PC" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/microc.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494607731222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_jal microc:camino\|registro_jal:reg_jal " "Elaborating entity \"registro_jal\" for hierarchy \"microc:camino\|registro_jal:reg_jal\"" {  } { { "../Descargas/EntregaFinal (Prog)/microc.v" "reg_jal" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/microc.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494607731224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum microc:camino\|sum:sumadorJAL " "Elaborating entity \"sum\" for hierarchy \"microc:camino\|sum:sumadorJAL\"" {  } { { "../Descargas/EntregaFinal (Prog)/microc.v" "sumadorJAL" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/microc.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494607731226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 microc:camino\|mux2:mux_jal " "Elaborating entity \"mux2\" for hierarchy \"microc:camino\|mux2:mux_jal\"" {  } { { "../Descargas/EntregaFinal (Prog)/microc.v" "mux_jal" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/microc.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494607731227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memprog microc:camino\|memprog:memory " "Elaborating entity \"memprog\" for hierarchy \"microc:camino\|memprog:memory\"" {  } { { "../Descargas/EntregaFinal (Prog)/microc.v" "memory" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/microc.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494607731231 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "24 0 1023 memprog.v(9) " "Verilog HDL warning at memprog.v(9): number of words (24) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "../Descargas/EntregaFinal (Prog)/memprog.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/memprog.v" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1494607731236 "|cpu|microc:camino|memprog:memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 progfile.dat(3) " "Verilog HDL assignment warning at progfile.dat(3): truncated value with size 17 to match size of target (16)" {  } { { "../Descargas/EntregaFinal (Prog)/progfile.dat" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/progfile.dat" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1494607731236 "|cpu|microc:camino|memprog:memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 memprog.v(4) " "Net \"mem.data_a\" at memprog.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "../Descargas/EntregaFinal (Prog)/memprog.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/memprog.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1494607731252 "|cpu|microc:camino|memprog:memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 memprog.v(4) " "Net \"mem.waddr_a\" at memprog.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "../Descargas/EntregaFinal (Prog)/memprog.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/memprog.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1494607731253 "|cpu|microc:camino|memprog:memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 memprog.v(4) " "Net \"mem.we_a\" at memprog.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "../Descargas/EntregaFinal (Prog)/memprog.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/memprog.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1494607731253 "|cpu|microc:camino|memprog:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile microc:camino\|regfile:banco " "Elaborating entity \"regfile\" for hierarchy \"microc:camino\|regfile:banco\"" {  } { { "../Descargas/EntregaFinal (Prog)/microc.v" "banco" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/microc.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494607731267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu microc:camino\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"microc:camino\|alu:alu0\"" {  } { { "../Descargas/EntregaFinal (Prog)/microc.v" "alu0" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/microc.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494607731269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 microc:camino\|mux2:muxREG " "Elaborating entity \"mux2\" for hierarchy \"microc:camino\|mux2:muxREG\"" {  } { { "../Descargas/EntregaFinal (Prog)/microc.v" "muxREG" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/microc.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494607731270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2_4 microc:camino\|dec2_4:decodificador " "Elaborating entity \"dec2_4\" for hierarchy \"microc:camino\|dec2_4:decodificador\"" {  } { { "../Descargas/EntregaFinal (Prog)/microc.v" "decodificador" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/microc.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494607731273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_jal microc:camino\|registro_jal:port_sal0 " "Elaborating entity \"registro_jal\" for hierarchy \"microc:camino\|registro_jal:port_sal0\"" {  } { { "../Descargas/EntregaFinal (Prog)/microc.v" "port_sal0" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/microc.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494607731274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 microc:camino\|mux4_1:EntPort " "Elaborating entity \"mux4_1\" for hierarchy \"microc:camino\|mux4_1:EntPort\"" {  } { { "../Descargas/EntregaFinal (Prog)/microc.v" "EntPort" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/microc.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494607731278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc uc:uc0 " "Elaborating entity \"uc\" for hierarchy \"uc:uc0\"" {  } { { "../Descargas/EntregaFinal (Prog)/cpu.v" "uc0" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/cpu.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494607731281 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "microc:camino\|regfile:banco\|regb " "RAM logic \"microc:camino\|regfile:banco\|regb\" is uninferred due to asynchronous read logic" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "regb" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1494607731457 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1494607731457 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/alumno/DisenoProcesador/db/CPUdiseno.ram0_memprog_5f24dd89.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/alumno/DisenoProcesador/db/CPUdiseno.ram0_memprog_5f24dd89.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1494607731476 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1494607732074 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/alumno/DisenoProcesador/output_files/CPUdiseno.map.smsg " "Generated suppressed messages file /home/alumno/DisenoProcesador/output_files/CPUdiseno.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1494607733000 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1494607733103 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1494607733103 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pe1\[3\] " "No output dependent on input pin \"Pe1\[3\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1494607733161 "|cpu|Pe1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pe1\[4\] " "No output dependent on input pin \"Pe1\[4\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1494607733161 "|cpu|Pe1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pe1\[5\] " "No output dependent on input pin \"Pe1\[5\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1494607733161 "|cpu|Pe1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pe1\[6\] " "No output dependent on input pin \"Pe1\[6\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1494607733161 "|cpu|Pe1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pe1\[7\] " "No output dependent on input pin \"Pe1\[7\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1494607733161 "|cpu|Pe1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pe2\[0\] " "No output dependent on input pin \"Pe2\[0\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1494607733161 "|cpu|Pe2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pe2\[1\] " "No output dependent on input pin \"Pe2\[1\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1494607733161 "|cpu|Pe2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pe2\[2\] " "No output dependent on input pin \"Pe2\[2\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1494607733161 "|cpu|Pe2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pe2\[3\] " "No output dependent on input pin \"Pe2\[3\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1494607733161 "|cpu|Pe2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pe2\[4\] " "No output dependent on input pin \"Pe2\[4\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1494607733161 "|cpu|Pe2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pe2\[5\] " "No output dependent on input pin \"Pe2\[5\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1494607733161 "|cpu|Pe2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pe2\[6\] " "No output dependent on input pin \"Pe2\[6\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1494607733161 "|cpu|Pe2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pe2\[7\] " "No output dependent on input pin \"Pe2\[7\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1494607733161 "|cpu|Pe2[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1494607733161 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "589 " "Implemented 589 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1494607733162 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1494607733162 ""} { "Info" "ICUT_CUT_TM_LCELLS" "513 " "Implemented 513 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1494607733162 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1494607733162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "328 " "Peak virtual memory: 328 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1494607733177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 17:48:53 2017 " "Processing ended: Fri May 12 17:48:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1494607733177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1494607733177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1494607733177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1494607733177 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1494607735034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1494607735035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 17:48:54 2017 " "Processing started: Fri May 12 17:48:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1494607735035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1494607735035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPUdiseno -c CPUdiseno " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPUdiseno -c CPUdiseno" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1494607735035 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1494607735155 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPUdiseno EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"CPUdiseno\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1494607735166 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1494607735188 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1494607735188 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1494607735360 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1494607735371 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1494607735725 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1494607735725 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1494607735725 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1494607735725 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 701 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1494607735732 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 702 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1494607735732 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 703 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1494607735732 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1494607735732 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "46 76 " "No exact pin location assignment(s) for 46 pins of 76 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pe1\[3\] " "Pin Pe1\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { Pe1[3] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Pe1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 43 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pe1\[4\] " "Pin Pe1\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { Pe1[4] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Pe1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 44 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pe1\[5\] " "Pin Pe1\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { Pe1[5] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Pe1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 45 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pe1\[6\] " "Pin Pe1\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { Pe1[6] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Pe1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 46 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pe1\[7\] " "Pin Pe1\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { Pe1[7] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Pe1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 47 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pe2\[0\] " "Pin Pe2\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { Pe2[0] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Pe2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 48 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pe2\[1\] " "Pin Pe2\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { Pe2[1] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Pe2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 49 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pe2\[2\] " "Pin Pe2\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { Pe2[2] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Pe2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 50 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pe2\[3\] " "Pin Pe2\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { Pe2[3] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Pe2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 51 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pe2\[4\] " "Pin Pe2\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { Pe2[4] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Pe2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 52 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pe2\[5\] " "Pin Pe2\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { Pe2[5] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Pe2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 53 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pe2\[6\] " "Pin Pe2\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { Pe2[6] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Pe2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 54 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pe2\[7\] " "Pin Pe2\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { Pe2[7] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Pe2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 55 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ps1\[0\] " "Pin ps1\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ps1[0] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ps1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 72 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ps1\[1\] " "Pin ps1\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ps1[1] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ps1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 73 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ps1\[2\] " "Pin ps1\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ps1[2] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ps1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 74 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ps1\[3\] " "Pin ps1\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ps1[3] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ps1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 75 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ps1\[4\] " "Pin ps1\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ps1[4] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ps1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 76 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ps1\[5\] " "Pin ps1\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ps1[5] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ps1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 77 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ps1\[6\] " "Pin ps1\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ps1[6] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ps1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 78 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ps1\[7\] " "Pin ps1\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ps1[7] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ps1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 79 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ps2\[0\] " "Pin ps2\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ps2[0] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ps2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 80 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ps2\[1\] " "Pin ps2\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ps2[1] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ps2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 81 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ps2\[2\] " "Pin ps2\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ps2[2] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ps2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 82 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ps2\[3\] " "Pin ps2\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ps2[3] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ps2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 83 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ps2\[4\] " "Pin ps2\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ps2[4] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ps2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 84 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ps2\[5\] " "Pin ps2\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ps2[5] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ps2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 85 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ps2\[6\] " "Pin ps2\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ps2[6] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ps2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 86 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ps2\[7\] " "Pin ps2\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ps2[7] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ps2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 87 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ps3\[0\] " "Pin ps3\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ps3[0] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ps3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 88 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ps3\[1\] " "Pin ps3\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ps3[1] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ps3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 89 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ps3\[2\] " "Pin ps3\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ps3[2] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ps3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 90 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ps3\[3\] " "Pin ps3\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ps3[3] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ps3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 91 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ps3\[4\] " "Pin ps3\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ps3[4] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ps3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 92 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ps3\[5\] " "Pin ps3\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ps3[5] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ps3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 93 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ps3\[6\] " "Pin ps3\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ps3[6] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ps3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 94 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ps3\[7\] " "Pin ps3\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ps3[7] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ps3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 95 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { reset } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 107 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pe3\[0\] " "Pin Pe3\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { Pe3[0] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Pe3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 56 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pe3\[1\] " "Pin Pe3\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { Pe3[1] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Pe3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 57 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pe3\[2\] " "Pin Pe3\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { Pe3[2] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Pe3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 58 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pe3\[3\] " "Pin Pe3\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { Pe3[3] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Pe3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 59 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pe3\[4\] " "Pin Pe3\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { Pe3[4] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Pe3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 60 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pe3\[5\] " "Pin Pe3\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { Pe3[5] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Pe3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 61 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pe3\[6\] " "Pin Pe3\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { Pe3[6] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Pe3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 62 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pe3\[7\] " "Pin Pe3\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { Pe3[7] } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Pe3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 63 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1494607735793 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1494607735793 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1494607735884 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPUdiseno.sdc " "Synopsys Design Constraints File file not found: 'CPUdiseno.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1494607735886 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1494607735886 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camino\|memory\|mem~20  from: dataa  to: combout " "Cell: camino\|memory\|mem~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1494607735893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camino\|memory\|mem~21  from: datad  to: combout " "Cell: camino\|memory\|mem~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1494607735893 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1494607735893 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1494607735897 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN D12 (CLK10, LVDSCLK5n, Input)) " "Automatically promoted node clk (placed in PIN D12 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1494607735949 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:camino\|registro:PC\|q\[1\] " "Destination node microc:camino\|registro:PC\|q\[1\]" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 45 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:camino|registro:PC|q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 163 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494607735949 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:camino\|registro:PC\|q\[2\] " "Destination node microc:camino\|registro:PC\|q\[2\]" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 45 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:camino|registro:PC|q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 162 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494607735949 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:camino\|registro:PC\|q\[3\] " "Destination node microc:camino\|registro:PC\|q\[3\]" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 45 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:camino|registro:PC|q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 161 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494607735949 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:camino\|registro:PC\|q\[4\] " "Destination node microc:camino\|registro:PC\|q\[4\]" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 45 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:camino|registro:PC|q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 160 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494607735949 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:camino\|registro:PC\|q\[5\] " "Destination node microc:camino\|registro:PC\|q\[5\]" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 45 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:camino|registro:PC|q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 159 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494607735949 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:camino\|registro:PC\|q\[6\] " "Destination node microc:camino\|registro:PC\|q\[6\]" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 45 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:camino|registro:PC|q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 158 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494607735949 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:camino\|registro:PC\|q\[7\] " "Destination node microc:camino\|registro:PC\|q\[7\]" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 45 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:camino|registro:PC|q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 157 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494607735949 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:camino\|registro:PC\|q\[8\] " "Destination node microc:camino\|registro:PC\|q\[8\]" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 45 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:camino|registro:PC|q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 156 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494607735949 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:camino\|registro:PC\|q\[9\] " "Destination node microc:camino\|registro:PC\|q\[9\]" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 45 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:camino|registro:PC|q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 155 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494607735949 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1494607735949 ""}  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { clk } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 106 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1494607735949 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node reset (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1494607735950 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uc:uc0\|s_epe~0 " "Destination node uc:uc0\|s_epe~0" {  } { { "../Descargas/EntregaFinal (Prog)/uc.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/uc.v" 1 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { uc:uc0|s_epe~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 372 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494607735950 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:camino\|dec2_4:decodificador\|sal0~2 " "Destination node microc:camino\|dec2_4:decodificador\|sal0~2" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 29 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:camino|dec2_4:decodificador|sal0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 385 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494607735950 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:camino\|dec2_4:decodificador\|sal1~2 " "Destination node microc:camino\|dec2_4:decodificador\|sal1~2" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 29 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:camino|dec2_4:decodificador|sal1~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 473 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494607735950 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:camino\|registro:PC\|q\[1\]~13 " "Destination node microc:camino\|registro:PC\|q\[1\]~13" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 45 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:camino|registro:PC|q[1]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 482 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494607735950 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uc:uc0\|s_inm~0 " "Destination node uc:uc0\|s_inm~0" {  } { { "../Descargas/EntregaFinal (Prog)/uc.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/uc.v" 1 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { uc:uc0|s_inm~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 534 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494607735950 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:camino\|regfile:banco\|regb~219 " "Destination node microc:camino\|regfile:banco\|regb~219" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 6 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:camino|regfile:banco|regb~219 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 538 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494607735950 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:camino\|regfile:banco\|regb~221 " "Destination node microc:camino\|regfile:banco\|regb~221" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 6 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:camino|regfile:banco|regb~221 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 540 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494607735950 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:camino\|regfile:banco\|regb~223 " "Destination node microc:camino\|regfile:banco\|regb~223" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 6 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:camino|regfile:banco|regb~223 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 542 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494607735950 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:camino\|regfile:banco\|regb~225 " "Destination node microc:camino\|regfile:banco\|regb~225" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 6 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:camino|regfile:banco|regb~225 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 544 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494607735950 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:camino\|regfile:banco\|regb~227 " "Destination node microc:camino\|regfile:banco\|regb~227" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 6 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:camino|regfile:banco|regb~227 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 546 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494607735950 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1494607735950 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1494607735950 ""}  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { reset } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 0 { 0 ""} 0 107 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1494607735950 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1494607736042 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1494607736044 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1494607736044 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1494607736047 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1494607736049 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1494607736050 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1494607736050 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1494607736052 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1494607736093 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1494607736094 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1494607736094 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "45 unused 3.3V 21 24 0 " "Number of I/O pins in group: 45 (unused VREF, 3.3V VCCIO, 21 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1494607736099 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1494607736099 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1494607736099 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1494607736102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1494607736102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1494607736102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1494607736102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1494607736102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 23 13 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1494607736102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1494607736102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1494607736102 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1494607736102 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1494607736102 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1494607736130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1494607737118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1494607737308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1494607737313 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1494607739302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1494607739302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1494607739709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "/home/alumno/DisenoProcesador/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1494607740893 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1494607740893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1494607742557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1494607742559 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1494607742559 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1494607742582 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "42 " "Found 42 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps0\[0\] 0 " "Pin \"ps0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps0\[1\] 0 " "Pin \"ps0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps0\[2\] 0 " "Pin \"ps0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps0\[3\] 0 " "Pin \"ps0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps0\[4\] 0 " "Pin \"ps0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps0\[5\] 0 " "Pin \"ps0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps0\[6\] 0 " "Pin \"ps0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps0\[7\] 0 " "Pin \"ps0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps1\[0\] 0 " "Pin \"ps1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps1\[1\] 0 " "Pin \"ps1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps1\[2\] 0 " "Pin \"ps1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps1\[3\] 0 " "Pin \"ps1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps1\[4\] 0 " "Pin \"ps1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps1\[5\] 0 " "Pin \"ps1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps1\[6\] 0 " "Pin \"ps1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps1\[7\] 0 " "Pin \"ps1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps2\[0\] 0 " "Pin \"ps2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps2\[1\] 0 " "Pin \"ps2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps2\[2\] 0 " "Pin \"ps2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps2\[3\] 0 " "Pin \"ps2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps2\[4\] 0 " "Pin \"ps2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps2\[5\] 0 " "Pin \"ps2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps2\[6\] 0 " "Pin \"ps2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps2\[7\] 0 " "Pin \"ps2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps3\[0\] 0 " "Pin \"ps3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps3\[1\] 0 " "Pin \"ps3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps3\[2\] 0 " "Pin \"ps3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps3\[3\] 0 " "Pin \"ps3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps3\[4\] 0 " "Pin \"ps3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps3\[5\] 0 " "Pin \"ps3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps3\[6\] 0 " "Pin \"ps3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps3\[7\] 0 " "Pin \"ps3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[0\] 0 " "Pin \"PC_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[1\] 0 " "Pin \"PC_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[2\] 0 " "Pin \"PC_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[3\] 0 " "Pin \"PC_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[4\] 0 " "Pin \"PC_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[5\] 0 " "Pin \"PC_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[6\] 0 " "Pin \"PC_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[7\] 0 " "Pin \"PC_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[8\] 0 " "Pin \"PC_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_out\[9\] 0 " "Pin \"PC_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1494607742604 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1494607742604 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1494607742906 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1494607742949 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1494607743268 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1494607743550 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1494607743595 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/alumno/DisenoProcesador/output_files/CPUdiseno.fit.smsg " "Generated suppressed messages file /home/alumno/DisenoProcesador/output_files/CPUdiseno.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1494607743728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "406 " "Peak virtual memory: 406 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1494607743914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 17:49:03 2017 " "Processing ended: Fri May 12 17:49:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1494607743914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1494607743914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1494607743914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1494607743914 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1494607745946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1494607745947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 17:49:05 2017 " "Processing started: Fri May 12 17:49:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1494607745947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1494607745947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPUdiseno -c CPUdiseno " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPUdiseno -c CPUdiseno" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1494607745948 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1494607746890 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1494607746921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "327 " "Peak virtual memory: 327 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1494607747289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 17:49:07 2017 " "Processing ended: Fri May 12 17:49:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1494607747289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1494607747289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1494607747289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1494607747289 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1494607747864 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1494607749017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1494607749018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 17:49:08 2017 " "Processing started: Fri May 12 17:49:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1494607749018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1494607749018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPUdiseno -c CPUdiseno " "Command: quartus_sta CPUdiseno -c CPUdiseno" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1494607749019 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1494607749053 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1494607749188 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1494607749213 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1494607749213 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1494607749299 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPUdiseno.sdc " "Synopsys Design Constraints File file not found: 'CPUdiseno.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1494607749309 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1494607749309 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1494607749313 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name microc:camino\|registro:PC\|q\[0\] microc:camino\|registro:PC\|q\[0\] " "create_clock -period 1.000 -name microc:camino\|registro:PC\|q\[0\] microc:camino\|registro:PC\|q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1494607749313 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1494607749313 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camino\|memory\|mem~20  from: datad  to: combout " "Cell: camino\|memory\|mem~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1494607749316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camino\|memory\|mem~21  from: datab  to: combout " "Cell: camino\|memory\|mem~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1494607749316 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1494607749316 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1494607749319 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1494607749326 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1494607749341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.840 " "Worst-case setup slack is -12.840" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494607749342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494607749342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.840     -1964.583 clk  " "  -12.840     -1964.583 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494607749342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.286       -12.286 microc:camino\|registro:PC\|q\[0\]  " "  -12.286       -12.286 microc:camino\|registro:PC\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494607749342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1494607749342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.764 " "Worst-case hold slack is -1.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494607749350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494607749350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.764        -5.666 clk  " "   -1.764        -5.666 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494607749350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.797         0.000 microc:camino\|registro:PC\|q\[0\]  " "    1.797         0.000 microc:camino\|registro:PC\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494607749350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1494607749350 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1494607749351 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1494607749351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494607749352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494607749352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631      -221.591 clk  " "   -1.631      -221.591 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494607749352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 microc:camino\|registro:PC\|q\[0\]  " "    0.500         0.000 microc:camino\|registro:PC\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494607749352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1494607749352 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1494607749462 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1494607749463 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camino\|memory\|mem~20  from: datad  to: combout " "Cell: camino\|memory\|mem~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1494607749492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: camino\|memory\|mem~21  from: datab  to: combout " "Cell: camino\|memory\|mem~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1494607749492 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1494607749492 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1494607749499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.168 " "Worst-case setup slack is -4.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494607749502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494607749502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.168        -4.168 microc:camino\|registro:PC\|q\[0\]  " "   -4.168        -4.168 microc:camino\|registro:PC\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494607749502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.759      -545.655 clk  " "   -3.759      -545.655 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494607749502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1494607749502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.354 " "Worst-case hold slack is -1.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494607749510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494607749510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.354       -25.987 clk  " "   -1.354       -25.987 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494607749510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.678         0.000 microc:camino\|registro:PC\|q\[0\]  " "    0.678         0.000 microc:camino\|registro:PC\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494607749510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1494607749510 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1494607749512 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1494607749515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494607749517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494607749517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -181.380 clk  " "   -1.380      -181.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494607749517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 microc:camino\|registro:PC\|q\[0\]  " "    0.500         0.000 microc:camino\|registro:PC\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494607749517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1494607749517 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1494607749633 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1494607749662 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1494607749663 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "290 " "Peak virtual memory: 290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1494607749722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 17:49:09 2017 " "Processing ended: Fri May 12 17:49:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1494607749722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1494607749722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1494607749722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1494607749722 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1494607751923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1494607751924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 17:49:11 2017 " "Processing started: Fri May 12 17:49:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1494607751924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1494607751924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPUdiseno -c CPUdiseno " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPUdiseno -c CPUdiseno" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1494607751924 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "CPUdiseno.vho\", \"CPUdiseno_fast.vho CPUdiseno_vhd.sdo CPUdiseno_vhd_fast.sdo /home/alumno/DisenoProcesador/simulation/modelsim/ simulation " "Generated files \"CPUdiseno.vho\", \"CPUdiseno_fast.vho\", \"CPUdiseno_vhd.sdo\" and \"CPUdiseno_vhd_fast.sdo\" in directory \"/home/alumno/DisenoProcesador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1494607752458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "302 " "Peak virtual memory: 302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1494607752499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 17:49:12 2017 " "Processing ended: Fri May 12 17:49:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1494607752499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1494607752499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1494607752499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1494607752499 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 35 s " "Quartus II Full Compilation was successful. 0 errors, 35 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1494607753131 ""}
