{
    "code": "```verilog\nmodule DLatch (\n    input wire d,      // Data input\n    input wire ena,    // Enable input\n    output reg q       // Data output\n);\n\n    initial begin\n        q = 1'b0; // Initial state of the output\n    end\n\n    always @(*) begin\n        if (ena) begin\n            q <= d; // Latch data when enabled\n        end\n        // Retain previous state when not enabled\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}