package adept.idecode

import chisel3._
import chisel3.util._

import adept.config.AdeptConfig

class DecoderALUOut(val config: AdeptConfig) extends Bundle {
  // Immediate, is sign extended
  val imm     = Output(SInt(config.XLen.W))
  // Operation
  val op      = Output(UInt(config.funct.W))
  val op_code = Output(UInt(config.op_code.W))

  override def cloneType: this.type = {
    new DecoderALUOut(config).asInstanceOf[this.type];
  }
}

class DecoderRegisterOut(val config: AdeptConfig) extends Bundle {
  // Registers
  val rs1_sel = Output(UInt(config.rs_len.W))
  val rs2_sel = Output(UInt(config.rs_len.W))
  val rsd_sel = Output(UInt(config.rs_len.W))
  val we      = Ouput(Bool())

  override def cloneType: this.type = {
    new DecoderRegisterOut(config).asInstanceOf[this.type];
  }
}

////////////////////////////////////////////////////////////////////////////////
// BE WARNED! THIS IS TERRIBLE CODE, READ AT YOUR OWN PERIL!
////////////////////////////////////////////////////////////////////////////////
class InstructionDecoder(config: AdeptConfig) extends Module {
  val io = IO(new Bundle{
                // Input
                val instruction = Input(UInt(config.XLen.W))

                // Output
                val registers = new DecoderRegisterOut(config)
                val alu       = new DecoderALUOut(config)
                val sel_operand_b = Output(UInt(1.W))
                val sel_rf_wb     = Output(UInt(1.W))
                val imm_b_offset  = Output(SInt(config.XLen.W))
                val mem_we        = Output(Bool())
              })

  // BTW this is a bad implementation, but its OK to start off.
  // Optimizations will be done down the line.
  val op_code = io.instruction(6, 0)
  val rsd_sel = io.instruction(11, 7)
  val op      = io.instruction(14, 12)
  val rs1_sel = io.instruction(19, 15)
  val rs2_sel = io.instruction(24, 20)
  val imm     = io.instruction(31, 20)
  io.alu.op_code := op_code

  // I-Type Decode => OP Code: 0010011 of instruction for immediate and 0000011
  // Load instructions
  when (op_code === "b0010011".U || op_code === "b0000011".U || op_code === "b1100111".U) {
    io.registers.rs1_sel := rs1_sel
    // Shift instructions don't have rs2. In that case rs2 contains the shift
    // amount.
    io.registers.rs2_sel := rs2_sel
    io.registers.rsd_sel := rsd_sel
    // Shift instructions have a special code in the immediate, in the ALU check
    // the two LSBs of the OP
    io.alu.imm       := imm
    io.alu.op        := op
    io.imm_b_offset  := 0.U
    io.registers.we  := true.B
    io.sel_operand_a := 0.U
    io.mem_we        := false.B
    // Selects the ALU result to be written to the Register File when it is not
    // a load instruction
    when (op_code =/= "b0000011".U) {
      io.sel_rf_wb     := 0.U
    } .otherwise {
      io.sel_rf_wb     := 1.U
    }
  } .elsewhen (op_code === "b0110011".U) {
    // R-Type Decode => OP Code: 0110011 of instruction
    io.registers.rs1_sel := rs1_sel
    io.registers.rs2_sel := rs2_sel
    io.registers.rsd_sel := rsd_sel
    // Shift instructions and Add/Sub have a special code in the immediate, in
    // the ALU check the two LSBs of the OP
    io.alu.imm      := imm
    io.alu.op       := op
    io.imm_b_offset := 0.U
    io.registers.we := true.B
    // Select RS1 and write the ALU result to the register file
    io.sel_operand_a := 0.U
    io.sel_rf_wb     := 0.U
    io.mem_we        := false.B
  } .elsewhen (op_code === "b0100011".U) {
    // S-Type Decode => OP Code: 0100011 of instruction
    io.registers.rs1_sel := rs1_sel
    io.registers.rs2_sel := rs2_sel
    io.registers.rsd_sel := 0.U
    io.alu.imm           := Cat(imm(11, 5), rsd_sel)
    io.alu.op            := op
    io.registers.we      := false.B
    io.imm_b_offset      := 0.U
    io.sel_operand_a     := 0.U
    // This is don't care. Register File write enable is set to false
    io.sel_rf_wb         := 0.U
    io.mem_we            := true.B
  } .elsewhen (op_code === "b1100011") {
    // B-Type Decode => OP Code: 1100011 of instruction
    io.registers.rs1_sel := rs1_sel
    io.registers.rs2_sel := rs2_sel
    io.registers.rsd_sel := 0.U
    io.imm_b_offset      := Cat(imm(11), rsd_sel(0), imm(10, 5), rsd_sel(4, 1), 0.asUInt(1.W))
    io.alu.imm           := 1024.U

    when (op === "b000".U || op === "b001".U) {
      io.alu.op := "b000".U
    } .elsewhen (op === "b100".U || op === "b101".U) {
      io.alu.op := "b010".U
    } .otherwise {
      io.alu.op := "b011".U
    }

    io.registers.we      := false.B
    io.sel_operand_a     := 0.U
    // This is don't care. Register File write enable is set to false
    io.sel_rf_wb         := 0.U
    io.mem_we            := false.B
  } .elsewhen (op_code === "b0010111".U || op_code === "b0110111".U) {
    // U-Type Decode => OP Code: 0010111 or 0110111 of instruction
    io.registers.rs1_sel := 0.U
    io.registers.rs2_sel := 0.U
    io.registers.rsd_sel := rsd_sel
    io.alu.imm           := Cat(imm, rs1_sel, op, Fill(12, "b0".U))
    io.alu.op            := 0.U
    io.imm_b_offset      := 0.U
    when (op_code(5) === false.B) {
      io.registers.we := false.B
    } .otherwise {
      io.registers.we := true.B
    }
    io.sel_operand_a     := 1.U
    // This is don't care. Register File write enable is set to false
    io.sel_rf_wb         := 0.U
    io.mem_we            := false.B
  } .otherwise {
    // J-Type Decode => OP Code: 1101111 of instruction
    io.registers.rs1_sel := 0.U
    io.registers.rs2_sel := 0.U
    io.registers.rsd_sel := rsd_sel
    io.imm_b_offset      := 0.U
    io.alu.imm           := Cat(imm(11), rs1_sel, op, imm(0), imm(10, 1), 0.asUInt(1.W))
    io.alu.op            := 0.U
    io.registers.we      := true.B
    io.sel_operand_a     := 0.U
    // This is don't care. Register File write enable is set to false
    io.sel_rf_wb         := 0.U
    io.mem_we            := false.B
  }
}
