// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="backsub,hls_ip_2015_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.750000,HLS_SYN_LAT=172839,HLS_SYN_TPT=none,HLS_SYN_MEM=192,HLS_SYN_DSP=13,HLS_SYN_FF=9065,HLS_SYN_LUT=12280}" *)

module backsub (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        m_axi_gmem_offset_AWVALID,
        m_axi_gmem_offset_AWREADY,
        m_axi_gmem_offset_AWADDR,
        m_axi_gmem_offset_AWID,
        m_axi_gmem_offset_AWLEN,
        m_axi_gmem_offset_AWSIZE,
        m_axi_gmem_offset_AWBURST,
        m_axi_gmem_offset_AWLOCK,
        m_axi_gmem_offset_AWCACHE,
        m_axi_gmem_offset_AWPROT,
        m_axi_gmem_offset_AWQOS,
        m_axi_gmem_offset_AWREGION,
        m_axi_gmem_offset_AWUSER,
        m_axi_gmem_offset_WVALID,
        m_axi_gmem_offset_WREADY,
        m_axi_gmem_offset_WDATA,
        m_axi_gmem_offset_WSTRB,
        m_axi_gmem_offset_WLAST,
        m_axi_gmem_offset_WID,
        m_axi_gmem_offset_WUSER,
        m_axi_gmem_offset_ARVALID,
        m_axi_gmem_offset_ARREADY,
        m_axi_gmem_offset_ARADDR,
        m_axi_gmem_offset_ARID,
        m_axi_gmem_offset_ARLEN,
        m_axi_gmem_offset_ARSIZE,
        m_axi_gmem_offset_ARBURST,
        m_axi_gmem_offset_ARLOCK,
        m_axi_gmem_offset_ARCACHE,
        m_axi_gmem_offset_ARPROT,
        m_axi_gmem_offset_ARQOS,
        m_axi_gmem_offset_ARREGION,
        m_axi_gmem_offset_ARUSER,
        m_axi_gmem_offset_RVALID,
        m_axi_gmem_offset_RREADY,
        m_axi_gmem_offset_RDATA,
        m_axi_gmem_offset_RLAST,
        m_axi_gmem_offset_RID,
        m_axi_gmem_offset_RUSER,
        m_axi_gmem_offset_RRESP,
        m_axi_gmem_offset_BVALID,
        m_axi_gmem_offset_BREADY,
        m_axi_gmem_offset_BRESP,
        m_axi_gmem_offset_BID,
        m_axi_gmem_offset_BUSER,
        frame_Addr_A,
        frame_EN_A,
        frame_WEN_A,
        frame_Din_A,
        frame_Dout_A,
        frame_Clk_A,
        frame_Rst_A,
        frame_Addr_B,
        frame_EN_B,
        frame_WEN_B,
        frame_Din_B,
        frame_Dout_B,
        frame_Clk_B,
        frame_Rst_B,
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP,
        s_axi_CRTL_BUS_AWVALID,
        s_axi_CRTL_BUS_AWREADY,
        s_axi_CRTL_BUS_AWADDR,
        s_axi_CRTL_BUS_WVALID,
        s_axi_CRTL_BUS_WREADY,
        s_axi_CRTL_BUS_WDATA,
        s_axi_CRTL_BUS_WSTRB,
        s_axi_CRTL_BUS_ARVALID,
        s_axi_CRTL_BUS_ARREADY,
        s_axi_CRTL_BUS_ARADDR,
        s_axi_CRTL_BUS_RVALID,
        s_axi_CRTL_BUS_RREADY,
        s_axi_CRTL_BUS_RDATA,
        s_axi_CRTL_BUS_RRESP,
        s_axi_CRTL_BUS_BVALID,
        s_axi_CRTL_BUS_BREADY,
        s_axi_CRTL_BUS_BRESP,
        interrupt
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 65'b1;
parameter    ap_ST_st2_fsm_1 = 65'b10;
parameter    ap_ST_st3_fsm_2 = 65'b100;
parameter    ap_ST_st4_fsm_3 = 65'b1000;
parameter    ap_ST_st5_fsm_4 = 65'b10000;
parameter    ap_ST_st6_fsm_5 = 65'b100000;
parameter    ap_ST_st7_fsm_6 = 65'b1000000;
parameter    ap_ST_st8_fsm_7 = 65'b10000000;
parameter    ap_ST_pp0_stg0_fsm_8 = 65'b100000000;
parameter    ap_ST_st12_fsm_9 = 65'b1000000000;
parameter    ap_ST_pp1_stg0_fsm_10 = 65'b10000000000;
parameter    ap_ST_pp1_stg1_fsm_11 = 65'b100000000000;
parameter    ap_ST_pp1_stg2_fsm_12 = 65'b1000000000000;
parameter    ap_ST_pp1_stg3_fsm_13 = 65'b10000000000000;
parameter    ap_ST_pp1_stg4_fsm_14 = 65'b100000000000000;
parameter    ap_ST_pp1_stg5_fsm_15 = 65'b1000000000000000;
parameter    ap_ST_pp1_stg6_fsm_16 = 65'b10000000000000000;
parameter    ap_ST_pp1_stg7_fsm_17 = 65'b100000000000000000;
parameter    ap_ST_pp1_stg8_fsm_18 = 65'b1000000000000000000;
parameter    ap_ST_pp1_stg9_fsm_19 = 65'b10000000000000000000;
parameter    ap_ST_pp1_stg10_fsm_20 = 65'b100000000000000000000;
parameter    ap_ST_pp1_stg11_fsm_21 = 65'b1000000000000000000000;
parameter    ap_ST_pp1_stg12_fsm_22 = 65'b10000000000000000000000;
parameter    ap_ST_pp1_stg13_fsm_23 = 65'b100000000000000000000000;
parameter    ap_ST_pp1_stg14_fsm_24 = 65'b1000000000000000000000000;
parameter    ap_ST_pp1_stg15_fsm_25 = 65'b10000000000000000000000000;
parameter    ap_ST_pp1_stg16_fsm_26 = 65'b100000000000000000000000000;
parameter    ap_ST_pp1_stg17_fsm_27 = 65'b1000000000000000000000000000;
parameter    ap_ST_pp1_stg18_fsm_28 = 65'b10000000000000000000000000000;
parameter    ap_ST_pp1_stg19_fsm_29 = 65'b100000000000000000000000000000;
parameter    ap_ST_pp1_stg20_fsm_30 = 65'b1000000000000000000000000000000;
parameter    ap_ST_pp1_stg21_fsm_31 = 65'b10000000000000000000000000000000;
parameter    ap_ST_pp1_stg22_fsm_32 = 65'b100000000000000000000000000000000;
parameter    ap_ST_pp1_stg23_fsm_33 = 65'b1000000000000000000000000000000000;
parameter    ap_ST_pp1_stg24_fsm_34 = 65'b10000000000000000000000000000000000;
parameter    ap_ST_pp1_stg25_fsm_35 = 65'b100000000000000000000000000000000000;
parameter    ap_ST_pp1_stg26_fsm_36 = 65'b1000000000000000000000000000000000000;
parameter    ap_ST_pp1_stg27_fsm_37 = 65'b10000000000000000000000000000000000000;
parameter    ap_ST_pp1_stg28_fsm_38 = 65'b100000000000000000000000000000000000000;
parameter    ap_ST_pp1_stg29_fsm_39 = 65'b1000000000000000000000000000000000000000;
parameter    ap_ST_pp1_stg30_fsm_40 = 65'b10000000000000000000000000000000000000000;
parameter    ap_ST_pp1_stg31_fsm_41 = 65'b100000000000000000000000000000000000000000;
parameter    ap_ST_pp2_stg0_fsm_42 = 65'b1000000000000000000000000000000000000000000;
parameter    ap_ST_pp2_stg1_fsm_43 = 65'b10000000000000000000000000000000000000000000;
parameter    ap_ST_pp2_stg2_fsm_44 = 65'b100000000000000000000000000000000000000000000;
parameter    ap_ST_pp2_stg3_fsm_45 = 65'b1000000000000000000000000000000000000000000000;
parameter    ap_ST_pp2_stg4_fsm_46 = 65'b10000000000000000000000000000000000000000000000;
parameter    ap_ST_pp2_stg5_fsm_47 = 65'b100000000000000000000000000000000000000000000000;
parameter    ap_ST_pp2_stg6_fsm_48 = 65'b1000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp2_stg7_fsm_49 = 65'b10000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp2_stg8_fsm_50 = 65'b100000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp2_stg9_fsm_51 = 65'b1000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp2_stg10_fsm_52 = 65'b10000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp2_stg11_fsm_53 = 65'b100000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp2_stg12_fsm_54 = 65'b1000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp2_stg13_fsm_55 = 65'b10000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp2_stg14_fsm_56 = 65'b100000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp2_stg15_fsm_57 = 65'b1000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st102_fsm_58 = 65'b10000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp3_stg0_fsm_59 = 65'b100000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st106_fsm_60 = 65'b1000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st107_fsm_61 = 65'b10000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st108_fsm_62 = 65'b100000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st109_fsm_63 = 65'b1000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st110_fsm_64 = 65'b10000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    ap_const_int64_8 = 8;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_CRTL_BUS_DATA_WIDTH = 32;
parameter    C_S_AXI_CRTL_BUS_ADDR_WIDTH = 6;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 32;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM_OFFSET_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_OFFSET_ADDR_WIDTH = 32;
parameter    C_M_AXI_GMEM_OFFSET_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_OFFSET_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_OFFSET_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_OFFSET_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_OFFSET_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_OFFSET_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_OFFSET_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_OFFSET_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_OFFSET_CACHE_VALUE = 3;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv32_2C = 32'b101100;
parameter    ap_const_lv32_2E = 32'b101110;
parameter    ap_const_lv32_32 = 32'b110010;
parameter    ap_const_lv32_2D = 32'b101101;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_31 = 32'b110001;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_21 = 32'b100001;
parameter    ap_const_lv32_25 = 32'b100101;
parameter    ap_const_lv32_29 = 32'b101001;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_const_lv32_26 = 32'b100110;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_24 = 32'b100100;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2A = 32'b101010;
parameter    ap_const_lv32_39 = 32'b111001;
parameter    ap_const_lv32_3A = 32'b111010;
parameter    ap_const_lv32_3B = 32'b111011;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv17_0 = 17'b00000000000000000;
parameter    ap_const_lv32_33 = 32'b110011;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv32_35 = 32'b110101;
parameter    ap_const_lv32_36 = 32'b110110;
parameter    ap_const_lv32_37 = 32'b110111;
parameter    ap_const_lv32_38 = 32'b111000;
parameter    ap_const_lv32_9600 = 32'b1001011000000000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv32_12C00 = 32'b10010110000000000;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv32_3DCCCCCD = 32'b111101110011001100110011001101;
parameter    ap_const_lv32_3E4CCCCD = 32'b111110010011001100110011001101;
parameter    ap_const_lv32_3F333333 = 32'b111111001100110011001100110011;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv16_9600 = 16'b1001011000000000;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_const_lv17_12C00 = 17'b10010110000000000;
parameter    ap_const_lv17_1 = 17'b1;
parameter    ap_const_lv17_2 = 17'b10;
parameter    ap_const_lv17_3 = 17'b11;
parameter    ap_const_lv17_4 = 17'b100;
parameter    ap_const_lv17_6 = 17'b110;
parameter    ap_const_lv17_5 = 17'b101;
parameter    ap_const_lv17_8 = 17'b1000;
parameter    ap_const_lv17_A = 17'b1010;
parameter    ap_const_lv17_7 = 17'b111;
parameter    ap_const_lv17_C = 17'b1100;
parameter    ap_const_lv17_E = 17'b1110;
parameter    ap_const_lv17_9 = 17'b1001;
parameter    ap_const_lv17_10 = 17'b10000;
parameter    ap_const_lv17_12 = 17'b10010;
parameter    ap_const_lv17_B = 17'b1011;
parameter    ap_const_lv17_14 = 17'b10100;
parameter    ap_const_lv17_16 = 17'b10110;
parameter    ap_const_lv17_D = 17'b1101;
parameter    ap_const_lv17_18 = 17'b11000;
parameter    ap_const_lv17_1A = 17'b11010;
parameter    ap_const_lv17_F = 17'b1111;
parameter    ap_const_lv17_1C = 17'b11100;
parameter    ap_const_lv17_1E = 17'b11110;
parameter    ap_const_lv17_11 = 17'b10001;
parameter    ap_const_lv17_13 = 17'b10011;
parameter    ap_const_lv17_15 = 17'b10101;
parameter    ap_const_lv17_17 = 17'b10111;
parameter    ap_const_lv17_19 = 17'b11001;
parameter    ap_const_lv17_1B = 17'b11011;
parameter    ap_const_lv17_1D = 17'b11101;
parameter    ap_const_lv17_1F = 17'b11111;
parameter    ap_const_lv17_20 = 17'b100000;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv9_E = 9'b1110;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_true = 1'b1;
parameter    C_S_AXI_AXILITES_WSTRB_WIDTH = (C_S_AXI_AXILITES_DATA_WIDTH / ap_const_int64_8);
parameter    C_S_AXI_WSTRB_WIDTH = (C_S_AXI_DATA_WIDTH / ap_const_int64_8);
parameter    C_S_AXI_CRTL_BUS_WSTRB_WIDTH = (C_S_AXI_CRTL_BUS_DATA_WIDTH / ap_const_int64_8);
parameter    C_M_AXI_GMEM_WSTRB_WIDTH = (C_M_AXI_GMEM_DATA_WIDTH / ap_const_int64_8);
parameter    C_M_AXI_WSTRB_WIDTH = (C_M_AXI_DATA_WIDTH / ap_const_int64_8);
parameter    C_M_AXI_GMEM_OFFSET_WSTRB_WIDTH = (C_M_AXI_GMEM_OFFSET_DATA_WIDTH / ap_const_int64_8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1 : 0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1 : 0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1 : 0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1 : 0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1 : 0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1 : 0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1 : 0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1 : 0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1 : 0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1 : 0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1 : 0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1 : 0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1 : 0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1 : 0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1 : 0] m_axi_gmem_BUSER;
output   m_axi_gmem_offset_AWVALID;
input   m_axi_gmem_offset_AWREADY;
output  [C_M_AXI_GMEM_OFFSET_ADDR_WIDTH - 1 : 0] m_axi_gmem_offset_AWADDR;
output  [C_M_AXI_GMEM_OFFSET_ID_WIDTH - 1 : 0] m_axi_gmem_offset_AWID;
output  [7:0] m_axi_gmem_offset_AWLEN;
output  [2:0] m_axi_gmem_offset_AWSIZE;
output  [1:0] m_axi_gmem_offset_AWBURST;
output  [1:0] m_axi_gmem_offset_AWLOCK;
output  [3:0] m_axi_gmem_offset_AWCACHE;
output  [2:0] m_axi_gmem_offset_AWPROT;
output  [3:0] m_axi_gmem_offset_AWQOS;
output  [3:0] m_axi_gmem_offset_AWREGION;
output  [C_M_AXI_GMEM_OFFSET_AWUSER_WIDTH - 1 : 0] m_axi_gmem_offset_AWUSER;
output   m_axi_gmem_offset_WVALID;
input   m_axi_gmem_offset_WREADY;
output  [C_M_AXI_GMEM_OFFSET_DATA_WIDTH - 1 : 0] m_axi_gmem_offset_WDATA;
output  [C_M_AXI_GMEM_OFFSET_WSTRB_WIDTH - 1 : 0] m_axi_gmem_offset_WSTRB;
output   m_axi_gmem_offset_WLAST;
output  [C_M_AXI_GMEM_OFFSET_ID_WIDTH - 1 : 0] m_axi_gmem_offset_WID;
output  [C_M_AXI_GMEM_OFFSET_WUSER_WIDTH - 1 : 0] m_axi_gmem_offset_WUSER;
output   m_axi_gmem_offset_ARVALID;
input   m_axi_gmem_offset_ARREADY;
output  [C_M_AXI_GMEM_OFFSET_ADDR_WIDTH - 1 : 0] m_axi_gmem_offset_ARADDR;
output  [C_M_AXI_GMEM_OFFSET_ID_WIDTH - 1 : 0] m_axi_gmem_offset_ARID;
output  [7:0] m_axi_gmem_offset_ARLEN;
output  [2:0] m_axi_gmem_offset_ARSIZE;
output  [1:0] m_axi_gmem_offset_ARBURST;
output  [1:0] m_axi_gmem_offset_ARLOCK;
output  [3:0] m_axi_gmem_offset_ARCACHE;
output  [2:0] m_axi_gmem_offset_ARPROT;
output  [3:0] m_axi_gmem_offset_ARQOS;
output  [3:0] m_axi_gmem_offset_ARREGION;
output  [C_M_AXI_GMEM_OFFSET_ARUSER_WIDTH - 1 : 0] m_axi_gmem_offset_ARUSER;
input   m_axi_gmem_offset_RVALID;
output   m_axi_gmem_offset_RREADY;
input  [C_M_AXI_GMEM_OFFSET_DATA_WIDTH - 1 : 0] m_axi_gmem_offset_RDATA;
input   m_axi_gmem_offset_RLAST;
input  [C_M_AXI_GMEM_OFFSET_ID_WIDTH - 1 : 0] m_axi_gmem_offset_RID;
input  [C_M_AXI_GMEM_OFFSET_RUSER_WIDTH - 1 : 0] m_axi_gmem_offset_RUSER;
input  [1:0] m_axi_gmem_offset_RRESP;
input   m_axi_gmem_offset_BVALID;
output   m_axi_gmem_offset_BREADY;
input  [1:0] m_axi_gmem_offset_BRESP;
input  [C_M_AXI_GMEM_OFFSET_ID_WIDTH - 1 : 0] m_axi_gmem_offset_BID;
input  [C_M_AXI_GMEM_OFFSET_BUSER_WIDTH - 1 : 0] m_axi_gmem_offset_BUSER;
output  [31:0] frame_Addr_A;
output   frame_EN_A;
output  [1:0] frame_WEN_A;
output  [15:0] frame_Din_A;
input  [15:0] frame_Dout_A;
output   frame_Clk_A;
output   frame_Rst_A;
output  [31:0] frame_Addr_B;
output   frame_EN_B;
output  [1:0] frame_WEN_B;
output  [15:0] frame_Din_B;
input  [15:0] frame_Dout_B;
output   frame_Clk_B;
output   frame_Rst_B;
input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1 : 0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1 : 0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1 : 0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1 : 0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1 : 0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;
input   s_axi_CRTL_BUS_AWVALID;
output   s_axi_CRTL_BUS_AWREADY;
input  [C_S_AXI_CRTL_BUS_ADDR_WIDTH - 1 : 0] s_axi_CRTL_BUS_AWADDR;
input   s_axi_CRTL_BUS_WVALID;
output   s_axi_CRTL_BUS_WREADY;
input  [C_S_AXI_CRTL_BUS_DATA_WIDTH - 1 : 0] s_axi_CRTL_BUS_WDATA;
input  [C_S_AXI_CRTL_BUS_WSTRB_WIDTH - 1 : 0] s_axi_CRTL_BUS_WSTRB;
input   s_axi_CRTL_BUS_ARVALID;
output   s_axi_CRTL_BUS_ARREADY;
input  [C_S_AXI_CRTL_BUS_ADDR_WIDTH - 1 : 0] s_axi_CRTL_BUS_ARADDR;
output   s_axi_CRTL_BUS_RVALID;
input   s_axi_CRTL_BUS_RREADY;
output  [C_S_AXI_CRTL_BUS_DATA_WIDTH - 1 : 0] s_axi_CRTL_BUS_RDATA;
output  [1:0] s_axi_CRTL_BUS_RRESP;
output   s_axi_CRTL_BUS_BVALID;
input   s_axi_CRTL_BUS_BREADY;
output  [1:0] s_axi_CRTL_BUS_BRESP;
output   interrupt;

reg frame_EN_A;
reg[1:0] frame_WEN_A;
reg[15:0] frame_Din_A;
reg frame_EN_B;
reg[1:0] frame_WEN_B;
reg[15:0] frame_Din_B;
reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [64:0] ap_CS_fsm = 65'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_83;
reg    ap_ready;
wire   [31:0] frame_in;
wire   [31:0] frame_out;
wire    init;
wire   [31:0] ap_return;
wire    backsub_AXILiteS_s_axi_U_ap_dummy_ce;
wire    backsub_CRTL_BUS_s_axi_U_ap_dummy_ce;
wire    gmem_AWVALID;
wire    gmem_AWREADY;
wire   [31:0] gmem_AWADDR;
wire   [0:0] gmem_AWID;
wire   [31:0] gmem_AWLEN;
wire   [2:0] gmem_AWSIZE;
wire   [1:0] gmem_AWBURST;
wire   [1:0] gmem_AWLOCK;
wire   [3:0] gmem_AWCACHE;
wire   [2:0] gmem_AWPROT;
wire   [3:0] gmem_AWQOS;
wire   [3:0] gmem_AWREGION;
wire   [0:0] gmem_AWUSER;
wire    gmem_WVALID;
wire    gmem_WREADY;
wire   [31:0] gmem_WDATA;
wire   [3:0] gmem_WSTRB;
wire    gmem_WLAST;
wire   [0:0] gmem_WID;
wire   [0:0] gmem_WUSER;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
wire   [31:0] gmem_ARADDR;
wire   [0:0] gmem_ARID;
wire   [31:0] gmem_ARLEN;
wire   [2:0] gmem_ARSIZE;
wire   [1:0] gmem_ARBURST;
wire   [1:0] gmem_ARLOCK;
wire   [3:0] gmem_ARCACHE;
wire   [2:0] gmem_ARPROT;
wire   [3:0] gmem_ARQOS;
wire   [3:0] gmem_ARREGION;
wire   [0:0] gmem_ARUSER;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [31:0] gmem_RDATA;
wire    gmem_RLAST;
wire   [0:0] gmem_RID;
wire   [0:0] gmem_RUSER;
wire   [1:0] gmem_RRESP;
wire    gmem_BVALID;
wire    gmem_BREADY;
wire   [1:0] gmem_BRESP;
wire   [0:0] gmem_BID;
wire   [0:0] gmem_BUSER;
wire    backsub_gmem_m_axi_U_ap_dummy_ce;
reg    gmem_offset_AWVALID;
wire    gmem_offset_AWREADY;
wire   [31:0] gmem_offset_AWADDR;
wire   [0:0] gmem_offset_AWID;
wire   [31:0] gmem_offset_AWLEN;
wire   [2:0] gmem_offset_AWSIZE;
wire   [1:0] gmem_offset_AWBURST;
wire   [1:0] gmem_offset_AWLOCK;
wire   [3:0] gmem_offset_AWCACHE;
wire   [2:0] gmem_offset_AWPROT;
wire   [3:0] gmem_offset_AWQOS;
wire   [3:0] gmem_offset_AWREGION;
wire   [0:0] gmem_offset_AWUSER;
reg    gmem_offset_WVALID;
wire    gmem_offset_WREADY;
wire   [7:0] gmem_offset_WDATA;
wire   [0:0] gmem_offset_WSTRB;
wire    gmem_offset_WLAST;
wire   [0:0] gmem_offset_WID;
wire   [0:0] gmem_offset_WUSER;
wire    gmem_offset_ARVALID;
wire    gmem_offset_ARREADY;
wire   [31:0] gmem_offset_ARADDR;
wire   [0:0] gmem_offset_ARID;
wire   [31:0] gmem_offset_ARLEN;
wire   [2:0] gmem_offset_ARSIZE;
wire   [1:0] gmem_offset_ARBURST;
wire   [1:0] gmem_offset_ARLOCK;
wire   [3:0] gmem_offset_ARCACHE;
wire   [2:0] gmem_offset_ARPROT;
wire   [3:0] gmem_offset_ARQOS;
wire   [3:0] gmem_offset_ARREGION;
wire   [0:0] gmem_offset_ARUSER;
wire    gmem_offset_RVALID;
wire    gmem_offset_RREADY;
wire   [7:0] gmem_offset_RDATA;
wire    gmem_offset_RLAST;
wire   [0:0] gmem_offset_RID;
wire   [0:0] gmem_offset_RUSER;
wire   [1:0] gmem_offset_RRESP;
wire    gmem_offset_BVALID;
reg    gmem_offset_BREADY;
wire   [1:0] gmem_offset_BRESP;
wire   [0:0] gmem_offset_BID;
wire   [0:0] gmem_offset_BUSER;
wire    backsub_gmem_offset_m_axi_U_ap_dummy_ce;
reg   [15:0] indvar_reg_1482;
reg   [15:0] ap_reg_ppstg_indvar_reg_1482_pp0_it1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_8;
reg    ap_sig_bdd_431;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [0:0] exitcond_reg_5864;
reg    ap_sig_bdd_440;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg   [16:0] i1_reg_1494;
reg   [16:0] i_reg_1506;
reg   [16:0] indvar8_reg_1518;
reg   [7:0] reg_1613;
reg    ap_sig_cseq_ST_pp1_stg1_fsm_11;
reg    ap_sig_bdd_461;
reg    ap_reg_ppiten_pp1_it0 = 1'b0;
reg    ap_reg_ppiten_pp1_it1 = 1'b0;
reg    ap_reg_ppiten_pp1_it2 = 1'b0;
reg   [0:0] tmp_5_reg_5878;
reg   [7:0] ap_reg_ppstg_reg_1613_pp1_it1;
reg    ap_sig_cseq_ST_pp2_stg1_fsm_43;
reg    ap_sig_bdd_481;
reg    ap_reg_ppiten_pp2_it0 = 1'b0;
reg   [0:0] tmp_3_reg_7687;
reg    ap_sig_cseq_ST_pp2_stg2_fsm_44;
reg    ap_sig_bdd_496;
reg    ap_sig_cseq_ST_pp2_stg4_fsm_46;
reg    ap_sig_bdd_506;
reg    ap_sig_cseq_ST_pp2_stg8_fsm_50;
reg    ap_sig_bdd_516;
wire   [7:0] grp_fu_1602_p4;
reg   [7:0] reg_1619;
reg   [7:0] ap_reg_ppstg_reg_1619_pp1_it1;
reg    ap_sig_cseq_ST_pp2_stg3_fsm_45;
reg    ap_sig_bdd_531;
reg    ap_sig_cseq_ST_pp2_stg5_fsm_47;
reg    ap_sig_bdd_541;
reg   [7:0] reg_1624;
reg    ap_sig_cseq_ST_pp1_stg2_fsm_12;
reg    ap_sig_bdd_552;
reg   [7:0] ap_reg_ppstg_reg_1624_pp1_it1;
reg    ap_sig_cseq_ST_pp2_stg7_fsm_49;
reg    ap_sig_bdd_564;
reg   [7:0] reg_1629;
reg   [7:0] ap_reg_ppstg_reg_1629_pp1_it1;
reg    ap_sig_cseq_ST_pp2_stg6_fsm_48;
reg    ap_sig_bdd_578;
reg   [7:0] reg_1634;
reg    ap_sig_cseq_ST_pp1_stg3_fsm_13;
reg    ap_sig_bdd_589;
reg   [7:0] ap_reg_ppstg_reg_1634_pp1_it1;
reg   [7:0] reg_1639;
reg   [7:0] ap_reg_ppstg_reg_1639_pp1_it1;
reg   [7:0] reg_1644;
reg    ap_sig_cseq_ST_pp1_stg4_fsm_14;
reg    ap_sig_bdd_606;
reg   [7:0] ap_reg_ppstg_reg_1644_pp1_it1;
reg   [7:0] reg_1649;
reg   [7:0] ap_reg_ppstg_reg_1649_pp1_it1;
wire   [31:0] grp_fu_1563_p1;
reg   [31:0] reg_1654;
reg    ap_sig_cseq_ST_pp1_stg7_fsm_17;
reg    ap_sig_bdd_624;
reg    ap_sig_cseq_ST_pp1_stg11_fsm_21;
reg    ap_sig_bdd_633;
reg    ap_sig_cseq_ST_pp1_stg15_fsm_25;
reg    ap_sig_bdd_643;
reg    ap_sig_cseq_ST_pp1_stg19_fsm_29;
reg    ap_sig_bdd_653;
reg    ap_sig_cseq_ST_pp1_stg23_fsm_33;
reg    ap_sig_bdd_663;
reg    ap_sig_cseq_ST_pp1_stg27_fsm_37;
reg    ap_sig_bdd_673;
reg    ap_sig_cseq_ST_pp1_stg31_fsm_41;
reg    ap_sig_bdd_683;
reg   [0:0] ap_reg_ppstg_tmp_5_reg_5878_pp1_it1;
wire   [31:0] grp_fu_1566_p1;
reg   [31:0] reg_1659;
wire   [31:0] grp_fu_1569_p1;
reg   [31:0] reg_1664;
reg   [31:0] reg_1669;
reg    ap_sig_cseq_ST_pp1_stg8_fsm_18;
reg    ap_sig_bdd_704;
reg    ap_sig_cseq_ST_pp1_stg12_fsm_22;
reg    ap_sig_bdd_713;
reg    ap_sig_cseq_ST_pp1_stg16_fsm_26;
reg    ap_sig_bdd_723;
reg    ap_sig_cseq_ST_pp1_stg20_fsm_30;
reg    ap_sig_bdd_733;
reg    ap_sig_cseq_ST_pp1_stg24_fsm_34;
reg    ap_sig_bdd_743;
reg    ap_sig_cseq_ST_pp1_stg28_fsm_38;
reg    ap_sig_bdd_753;
reg    ap_sig_cseq_ST_pp1_stg0_fsm_10;
reg    ap_sig_bdd_763;
reg   [31:0] reg_1674;
reg   [31:0] reg_1679;
reg   [31:0] reg_1684;
reg    ap_sig_cseq_ST_pp1_stg9_fsm_19;
reg    ap_sig_bdd_779;
reg    ap_sig_cseq_ST_pp1_stg13_fsm_23;
reg    ap_sig_bdd_788;
reg    ap_sig_cseq_ST_pp1_stg17_fsm_27;
reg    ap_sig_bdd_798;
reg    ap_sig_cseq_ST_pp1_stg21_fsm_31;
reg    ap_sig_bdd_808;
reg    ap_sig_cseq_ST_pp1_stg25_fsm_35;
reg    ap_sig_bdd_818;
reg    ap_sig_cseq_ST_pp1_stg29_fsm_39;
reg    ap_sig_bdd_828;
reg    ap_sig_cseq_ST_pp1_stg5_fsm_15;
reg    ap_sig_bdd_841;
reg   [31:0] reg_1689;
reg   [31:0] reg_1694;
reg   [31:0] reg_1699;
reg    ap_sig_cseq_ST_pp1_stg10_fsm_20;
reg    ap_sig_bdd_854;
reg    ap_sig_cseq_ST_pp1_stg14_fsm_24;
reg    ap_sig_bdd_863;
reg    ap_sig_cseq_ST_pp1_stg18_fsm_28;
reg    ap_sig_bdd_873;
reg    ap_sig_cseq_ST_pp1_stg22_fsm_32;
reg    ap_sig_bdd_883;
reg    ap_sig_cseq_ST_pp1_stg26_fsm_36;
reg    ap_sig_bdd_893;
reg    ap_sig_cseq_ST_pp1_stg30_fsm_40;
reg    ap_sig_bdd_903;
reg    ap_sig_cseq_ST_pp1_stg6_fsm_16;
reg    ap_sig_bdd_916;
reg   [31:0] reg_1704;
reg   [31:0] reg_1709;
wire   [31:0] grp_fu_1542_p2;
reg   [31:0] reg_1714;
wire   [31:0] grp_fu_1547_p2;
reg   [31:0] reg_1720;
wire   [31:0] grp_fu_1552_p2;
reg   [31:0] reg_1727;
reg   [31:0] reg_1733;
reg   [31:0] reg_1740;
reg   [31:0] reg_1746;
reg   [31:0] reg_1752;
reg   [31:0] reg_1759;
reg   [31:0] reg_1765;
reg   [31:0] reg_1772;
reg   [31:0] reg_1778;
reg   [31:0] reg_1785;
reg   [31:0] reg_1790;
reg   [31:0] reg_1797;
reg   [31:0] reg_1803;
wire   [31:0] grp_fu_1534_p2;
reg   [31:0] reg_1809;
reg   [31:0] reg_1815;
reg   [31:0] reg_1821;
wire   [31:0] grp_fu_1538_p2;
reg   [31:0] reg_1827;
reg   [31:0] reg_1833;
reg   [31:0] reg_1839;
reg   [31:0] reg_1845;
reg   [31:0] reg_1851;
reg   [31:0] reg_1857;
reg   [31:0] reg_1863;
reg   [31:0] reg_1869;
reg   [31:0] reg_1875;
reg   [31:0] reg_1881;
reg   [31:0] reg_1887;
reg   [31:0] reg_1893;
reg   [31:0] reg_1899;
reg   [31:0] reg_1905;
reg   [31:0] reg_1911;
reg   [31:0] reg_1917;
reg   [0:0] ap_reg_ppstg_tmp_5_reg_5878_pp1_it2;
reg   [31:0] reg_1923;
reg   [31:0] reg_1928;
wire   [0:0] init_read_read_fu_222_p2;
reg   [0:0] init_read_reg_5844;
reg   [31:0] frame_out_read_reg_5848;
reg   [29:0] tmp_13_reg_5853;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_1090;
reg    ap_sig_ioackin_gmem_ARREADY;
wire   [0:0] exitcond_fu_1953_p2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5864_pp0_it1;
wire   [15:0] indvar_next_fu_1959_p2;
reg   [15:0] indvar_next_reg_5868;
reg   [31:0] gmem_addr_read_reg_5873;
wire   [0:0] tmp_5_fu_1970_p2;
wire   [63:0] tmp_12_fu_1991_p1;
reg   [63:0] tmp_12_reg_5887;
reg   [63:0] ap_reg_ppstg_tmp_12_reg_5887_pp1_it1;
reg   [16:0] frame_addr_32_reg_5892;
wire   [63:0] tmp_15_fu_2002_p1;
reg   [63:0] tmp_15_reg_5897;
reg   [63:0] ap_reg_ppstg_tmp_15_reg_5897_pp1_it1;
reg   [16:0] frame_addr_33_reg_5902;
wire   [16:0] i_2_s_fu_2007_p2;
reg   [16:0] i_2_s_reg_5907;
wire   [7:0] tmp_59_fu_2028_p1;
reg   [7:0] tmp_59_reg_5917;
reg   [7:0] ap_reg_ppstg_tmp_59_reg_5917_pp1_it1;
wire   [7:0] tmp_60_fu_2032_p1;
reg   [7:0] tmp_60_reg_5924;
reg   [7:0] pix_1_reg_5930;
wire   [7:0] tmp_61_fu_2036_p1;
reg   [7:0] tmp_61_reg_5935;
reg   [7:0] pix_3_reg_5941;
wire   [7:0] tmp_62_fu_2040_p1;
reg   [7:0] tmp_62_reg_5946;
reg   [7:0] ap_reg_ppstg_tmp_62_reg_5946_pp1_it1;
wire   [63:0] tmp_27_1_fu_2044_p1;
reg   [63:0] tmp_27_1_reg_5953;
reg   [63:0] ap_reg_ppstg_tmp_27_1_reg_5953_pp1_it1;
reg   [16:0] frame_addr_34_reg_5958;
wire   [63:0] tmp_30_1_fu_2054_p1;
reg   [63:0] tmp_30_1_reg_5963;
reg   [63:0] ap_reg_ppstg_tmp_30_1_reg_5963_pp1_it1;
reg   [16:0] frame_addr_35_reg_5968;
wire   [16:0] i_2_1_fu_2059_p2;
reg   [16:0] i_2_1_reg_5973;
wire   [16:0] i_2_2_fu_2080_p2;
reg   [16:0] i_2_2_reg_5983;
wire   [31:0] tmp_19_fu_2101_p1;
wire   [31:0] tmp_22_fu_2105_p1;
wire   [31:0] tmp_30_fu_2109_p1;
wire   [7:0] tmp_63_fu_2114_p1;
reg   [7:0] tmp_63_reg_6008;
reg   [7:0] pix_13_1_reg_6014;
wire   [7:0] tmp_64_fu_2118_p1;
reg   [7:0] tmp_64_reg_6019;
reg   [7:0] pix_23_1_reg_6025;
wire   [7:0] tmp_65_fu_2122_p1;
reg   [7:0] tmp_65_reg_6030;
reg   [7:0] ap_reg_ppstg_tmp_65_reg_6030_pp1_it1;
wire   [63:0] tmp_27_2_fu_2126_p1;
reg   [63:0] tmp_27_2_reg_6037;
reg   [63:0] ap_reg_ppstg_tmp_27_2_reg_6037_pp1_it1;
reg   [16:0] frame_addr_36_reg_6042;
wire   [63:0] tmp_30_2_fu_2136_p1;
reg   [63:0] tmp_30_2_reg_6047;
reg   [63:0] ap_reg_ppstg_tmp_30_2_reg_6047_pp1_it1;
reg   [16:0] frame_addr_37_reg_6052;
wire   [7:0] tmp_68_fu_2141_p1;
reg   [7:0] tmp_68_reg_6057;
reg   [7:0] ap_reg_ppstg_tmp_68_reg_6057_pp1_it1;
wire   [16:0] i_2_3_fu_2145_p2;
reg   [16:0] i_2_3_reg_6064;
wire   [16:0] i_2_4_fu_2166_p2;
reg   [16:0] i_2_4_reg_6074;
wire   [31:0] tmp_33_fu_2187_p1;
wire   [31:0] tmp_40_1_fu_2191_p1;
wire   [31:0] tmp_43_1_fu_2195_p1;
wire   [7:0] tmp_66_fu_2199_p1;
reg   [7:0] tmp_66_reg_6099;
reg   [7:0] pix_13_2_reg_6105;
wire   [7:0] tmp_67_fu_2203_p1;
reg   [7:0] tmp_67_reg_6110;
reg   [7:0] pix_23_2_reg_6116;
wire   [63:0] tmp_27_3_fu_2207_p1;
reg   [63:0] tmp_27_3_reg_6121;
reg   [63:0] ap_reg_ppstg_tmp_27_3_reg_6121_pp1_it1;
reg   [16:0] frame_addr_38_reg_6126;
wire   [63:0] tmp_30_3_fu_2217_p1;
reg   [63:0] tmp_30_3_reg_6131;
reg   [63:0] ap_reg_ppstg_tmp_30_3_reg_6131_pp1_it1;
reg   [16:0] frame_addr_39_reg_6136;
wire   [7:0] tmp_71_fu_2222_p1;
reg   [7:0] tmp_71_reg_6141;
reg   [7:0] ap_reg_ppstg_tmp_71_reg_6141_pp1_it1;
wire   [7:0] tmp_74_fu_2226_p1;
reg   [7:0] tmp_74_reg_6148;
reg   [7:0] ap_reg_ppstg_tmp_74_reg_6148_pp1_it1;
wire   [16:0] i_2_5_fu_2230_p2;
reg   [16:0] i_2_5_reg_6155;
wire   [16:0] i_2_6_fu_2251_p2;
reg   [16:0] i_2_6_reg_6165;
wire   [31:0] tmp_51_1_fu_2272_p1;
wire   [31:0] tmp_54_1_fu_2277_p1;
wire   [31:0] tmp_40_2_fu_2281_p1;
wire   [7:0] tmp_69_fu_2285_p1;
reg   [7:0] tmp_69_reg_6190;
reg   [7:0] pix_13_3_reg_6196;
wire   [7:0] tmp_70_fu_2289_p1;
reg   [7:0] tmp_70_reg_6201;
reg   [7:0] pix_23_3_reg_6207;
wire   [63:0] tmp_27_4_fu_2293_p1;
reg   [63:0] tmp_27_4_reg_6212;
reg   [63:0] ap_reg_ppstg_tmp_27_4_reg_6212_pp1_it1;
reg   [16:0] frame_addr_40_reg_6217;
wire   [63:0] tmp_30_4_fu_2303_p1;
reg   [63:0] tmp_30_4_reg_6222;
reg   [63:0] ap_reg_ppstg_tmp_30_4_reg_6222_pp1_it1;
reg   [16:0] frame_addr_41_reg_6227;
wire   [7:0] tmp_77_fu_2308_p1;
reg   [7:0] tmp_77_reg_6232;
reg   [7:0] ap_reg_ppstg_tmp_77_reg_6232_pp1_it1;
wire   [7:0] tmp_80_fu_2312_p1;
reg   [7:0] tmp_80_reg_6239;
reg   [7:0] ap_reg_ppstg_tmp_80_reg_6239_pp1_it1;
wire   [16:0] i_2_7_fu_2316_p2;
reg   [16:0] i_2_7_reg_6246;
wire   [16:0] i_2_8_fu_2337_p2;
reg   [16:0] i_2_8_reg_6256;
wire   [31:0] tmp_43_2_fu_2358_p1;
wire   [31:0] tmp_51_2_fu_2362_p1;
wire   [31:0] tmp_54_2_fu_2367_p1;
wire   [7:0] tmp_72_fu_2371_p1;
reg   [7:0] tmp_72_reg_6281;
reg   [7:0] pix_13_4_reg_6287;
wire   [7:0] tmp_73_fu_2375_p1;
reg   [7:0] tmp_73_reg_6292;
reg   [7:0] pix_23_4_reg_6298;
wire   [63:0] tmp_27_5_fu_2379_p1;
reg   [63:0] tmp_27_5_reg_6303;
reg   [63:0] ap_reg_ppstg_tmp_27_5_reg_6303_pp1_it1;
reg   [16:0] frame_addr_42_reg_6308;
wire   [63:0] tmp_30_5_fu_2389_p1;
reg   [63:0] tmp_30_5_reg_6313;
reg   [63:0] ap_reg_ppstg_tmp_30_5_reg_6313_pp1_it1;
reg   [16:0] frame_addr_43_reg_6318;
wire   [7:0] tmp_83_fu_2394_p1;
reg   [7:0] tmp_83_reg_6323;
reg   [7:0] ap_reg_ppstg_tmp_83_reg_6323_pp1_it1;
reg   [7:0] yuv_struct_y2_write_assign_23_reg_6330;
reg   [7:0] ap_reg_ppstg_yuv_struct_y2_write_assign_23_reg_6330_pp1_it1;
wire   [7:0] tmp_86_fu_2398_p1;
reg   [7:0] tmp_86_reg_6337;
reg   [7:0] ap_reg_ppstg_tmp_86_reg_6337_pp1_it1;
reg   [7:0] yuv_struct_y2_write_assign_24_reg_6344;
reg   [7:0] ap_reg_ppstg_yuv_struct_y2_write_assign_24_reg_6344_pp1_it1;
wire   [16:0] i_2_9_fu_2402_p2;
reg   [16:0] i_2_9_reg_6351;
wire   [16:0] i_2_10_fu_2423_p2;
reg   [16:0] i_2_10_reg_6361;
wire   [31:0] tmp_40_3_fu_2444_p1;
wire   [31:0] tmp_43_3_fu_2448_p1;
wire   [31:0] tmp_51_3_fu_2452_p1;
wire   [7:0] tmp_75_fu_2457_p1;
reg   [7:0] tmp_75_reg_6386;
reg   [7:0] pix_13_5_reg_6392;
wire   [7:0] tmp_76_fu_2461_p1;
reg   [7:0] tmp_76_reg_6397;
reg   [7:0] pix_23_5_reg_6403;
wire   [63:0] tmp_27_6_fu_2465_p1;
reg   [63:0] tmp_27_6_reg_6408;
reg   [63:0] ap_reg_ppstg_tmp_27_6_reg_6408_pp1_it1;
reg   [16:0] frame_addr_44_reg_6413;
wire   [63:0] tmp_30_6_fu_2475_p1;
reg   [63:0] tmp_30_6_reg_6418;
reg   [63:0] ap_reg_ppstg_tmp_30_6_reg_6418_pp1_it1;
reg   [16:0] frame_addr_45_reg_6423;
wire   [7:0] tmp_89_fu_2480_p1;
reg   [7:0] tmp_89_reg_6428;
reg   [7:0] ap_reg_ppstg_tmp_89_reg_6428_pp1_it1;
reg   [7:0] yuv_struct_y2_write_assign_25_reg_6435;
reg   [7:0] ap_reg_ppstg_yuv_struct_y2_write_assign_25_reg_6435_pp1_it1;
wire   [7:0] tmp_92_fu_2484_p1;
reg   [7:0] tmp_92_reg_6442;
reg   [7:0] ap_reg_ppstg_tmp_92_reg_6442_pp1_it1;
reg   [7:0] yuv_struct_y2_write_assign_26_reg_6449;
reg   [7:0] ap_reg_ppstg_yuv_struct_y2_write_assign_26_reg_6449_pp1_it1;
wire   [16:0] i_2_11_fu_2488_p2;
reg   [16:0] i_2_11_reg_6456;
wire   [16:0] i_2_12_fu_2509_p2;
reg   [16:0] i_2_12_reg_6466;
wire   [31:0] tmp_54_3_fu_2530_p1;
wire   [31:0] tmp_40_4_fu_2534_p1;
wire   [31:0] tmp_43_4_fu_2538_p1;
wire   [7:0] tmp_78_fu_2542_p1;
reg   [7:0] tmp_78_reg_6491;
reg   [7:0] pix_13_6_reg_6497;
wire   [7:0] tmp_79_fu_2546_p1;
reg   [7:0] tmp_79_reg_6502;
reg   [7:0] pix_23_6_reg_6508;
wire   [63:0] tmp_27_7_fu_2550_p1;
reg   [63:0] tmp_27_7_reg_6513;
reg   [63:0] ap_reg_ppstg_tmp_27_7_reg_6513_pp1_it1;
reg   [16:0] frame_addr_46_reg_6518;
wire   [63:0] tmp_30_7_fu_2560_p1;
reg   [63:0] tmp_30_7_reg_6523;
reg   [63:0] ap_reg_ppstg_tmp_30_7_reg_6523_pp1_it1;
reg   [16:0] frame_addr_47_reg_6528;
wire   [7:0] tmp_95_fu_2565_p1;
reg   [7:0] tmp_95_reg_6533;
reg   [7:0] ap_reg_ppstg_tmp_95_reg_6533_pp1_it1;
reg   [7:0] yuv_struct_y2_write_assign_27_reg_6540;
reg   [7:0] ap_reg_ppstg_yuv_struct_y2_write_assign_27_reg_6540_pp1_it1;
wire   [7:0] tmp_98_fu_2569_p1;
reg   [7:0] tmp_98_reg_6547;
reg   [7:0] ap_reg_ppstg_tmp_98_reg_6547_pp1_it1;
reg   [7:0] yuv_struct_y2_write_assign_28_reg_6554;
reg   [7:0] ap_reg_ppstg_yuv_struct_y2_write_assign_28_reg_6554_pp1_it1;
wire   [16:0] i_2_13_fu_2573_p2;
reg   [16:0] i_2_13_reg_6561;
wire   [16:0] i_2_14_fu_2594_p2;
reg   [16:0] i_2_14_reg_6571;
wire   [31:0] tmp_51_4_fu_2615_p1;
wire   [31:0] tmp_54_4_fu_2620_p1;
wire   [31:0] tmp_40_5_fu_2624_p1;
wire   [7:0] tmp_81_fu_2628_p1;
reg   [7:0] tmp_81_reg_6596;
reg   [7:0] pix_13_7_reg_6602;
wire   [7:0] tmp_82_fu_2632_p1;
reg   [7:0] tmp_82_reg_6607;
reg   [7:0] pix_23_7_reg_6613;
wire   [63:0] tmp_27_8_fu_2636_p1;
reg   [63:0] tmp_27_8_reg_6618;
reg   [63:0] ap_reg_ppstg_tmp_27_8_reg_6618_pp1_it1;
reg   [16:0] frame_addr_48_reg_6623;
wire   [63:0] tmp_30_8_fu_2646_p1;
reg   [63:0] tmp_30_8_reg_6628;
reg   [63:0] ap_reg_ppstg_tmp_30_8_reg_6628_pp1_it1;
reg   [16:0] frame_addr_49_reg_6633;
wire   [7:0] tmp_101_fu_2651_p1;
reg   [7:0] tmp_101_reg_6638;
reg   [7:0] ap_reg_ppstg_tmp_101_reg_6638_pp1_it1;
reg   [7:0] yuv_struct_y2_write_assign_29_reg_6645;
reg   [7:0] ap_reg_ppstg_yuv_struct_y2_write_assign_29_reg_6645_pp1_it1;
wire   [7:0] tmp_104_fu_2655_p1;
reg   [7:0] tmp_104_reg_6652;
reg   [7:0] ap_reg_ppstg_tmp_104_reg_6652_pp1_it1;
reg   [7:0] yuv_struct_y2_write_assign_30_reg_6659;
reg   [7:0] ap_reg_ppstg_yuv_struct_y2_write_assign_30_reg_6659_pp1_it1;
wire   [31:0] tmp_43_5_fu_2659_p1;
wire   [31:0] tmp_51_5_fu_2663_p1;
wire   [31:0] tmp_54_5_fu_2668_p1;
wire   [7:0] tmp_84_fu_2672_p1;
reg   [7:0] tmp_84_reg_6681;
reg   [7:0] pix_13_8_reg_6687;
wire   [7:0] tmp_85_fu_2676_p1;
reg   [7:0] tmp_85_reg_6692;
reg   [7:0] pix_23_8_reg_6698;
wire   [63:0] tmp_27_9_fu_2680_p1;
reg   [63:0] tmp_27_9_reg_6703;
reg   [63:0] ap_reg_ppstg_tmp_27_9_reg_6703_pp1_it1;
reg   [16:0] frame_addr_50_reg_6708;
wire   [63:0] tmp_30_9_fu_2690_p1;
reg   [63:0] tmp_30_9_reg_6713;
reg   [63:0] ap_reg_ppstg_tmp_30_9_reg_6713_pp1_it1;
reg   [16:0] frame_addr_51_reg_6718;
wire   [31:0] tmp_40_6_fu_2695_p1;
wire   [31:0] tmp_43_6_fu_2699_p1;
wire   [31:0] tmp_51_6_fu_2703_p1;
wire   [7:0] tmp_87_fu_2708_p1;
reg   [7:0] tmp_87_reg_6738;
reg   [7:0] pix_13_9_reg_6744;
wire   [7:0] tmp_88_fu_2712_p1;
reg   [7:0] tmp_88_reg_6749;
reg   [7:0] pix_23_9_reg_6755;
wire   [63:0] tmp_27_s_fu_2716_p1;
reg   [63:0] tmp_27_s_reg_6760;
reg   [63:0] ap_reg_ppstg_tmp_27_s_reg_6760_pp1_it1;
reg   [16:0] frame_addr_52_reg_6765;
wire   [63:0] tmp_30_s_fu_2726_p1;
reg   [63:0] tmp_30_s_reg_6770;
reg   [63:0] ap_reg_ppstg_tmp_30_s_reg_6770_pp1_it1;
reg   [16:0] frame_addr_53_reg_6775;
wire   [31:0] tmp_54_6_fu_2731_p1;
wire   [31:0] tmp_40_7_fu_2735_p1;
wire   [31:0] tmp_43_7_fu_2739_p1;
wire   [7:0] tmp_90_fu_2743_p1;
reg   [7:0] tmp_90_reg_6795;
reg   [7:0] pix_13_s_reg_6801;
wire   [7:0] tmp_91_fu_2747_p1;
reg   [7:0] tmp_91_reg_6806;
reg   [7:0] pix_23_s_reg_6812;
wire   [63:0] tmp_27_10_fu_2751_p1;
reg   [63:0] tmp_27_10_reg_6817;
reg   [63:0] ap_reg_ppstg_tmp_27_10_reg_6817_pp1_it1;
reg   [16:0] frame_addr_54_reg_6822;
wire   [63:0] tmp_30_10_fu_2761_p1;
reg   [63:0] tmp_30_10_reg_6827;
reg   [63:0] ap_reg_ppstg_tmp_30_10_reg_6827_pp1_it1;
reg   [16:0] frame_addr_55_reg_6832;
wire   [31:0] tmp_51_7_fu_2766_p1;
wire   [31:0] tmp_54_7_fu_2771_p1;
wire   [31:0] tmp_40_8_fu_2775_p1;
wire   [7:0] tmp_93_fu_2779_p1;
reg   [7:0] tmp_93_reg_6852;
reg   [7:0] pix_13_10_reg_6858;
wire   [7:0] tmp_94_fu_2783_p1;
reg   [7:0] tmp_94_reg_6863;
reg   [7:0] pix_23_10_reg_6869;
wire   [63:0] tmp_27_11_fu_2787_p1;
reg   [63:0] tmp_27_11_reg_6874;
reg   [63:0] ap_reg_ppstg_tmp_27_11_reg_6874_pp1_it1;
reg   [16:0] frame_addr_56_reg_6879;
wire   [63:0] tmp_30_11_fu_2797_p1;
reg   [63:0] tmp_30_11_reg_6884;
reg   [63:0] ap_reg_ppstg_tmp_30_11_reg_6884_pp1_it1;
reg   [16:0] frame_addr_57_reg_6889;
wire   [31:0] tmp_43_8_fu_2802_p1;
wire   [31:0] tmp_51_8_fu_2806_p1;
wire   [31:0] tmp_54_8_fu_2810_p1;
wire   [7:0] tmp_96_fu_2814_p1;
reg   [7:0] tmp_96_reg_6909;
reg   [7:0] pix_13_11_reg_6915;
wire   [7:0] tmp_97_fu_2818_p1;
reg   [7:0] tmp_97_reg_6920;
reg   [7:0] pix_23_11_reg_6926;
wire   [63:0] tmp_27_12_fu_2822_p1;
reg   [63:0] tmp_27_12_reg_6931;
reg   [63:0] ap_reg_ppstg_tmp_27_12_reg_6931_pp1_it1;
reg   [16:0] frame_addr_58_reg_6936;
wire   [63:0] tmp_30_12_fu_2832_p1;
reg   [63:0] tmp_30_12_reg_6941;
reg   [63:0] ap_reg_ppstg_tmp_30_12_reg_6941_pp1_it1;
reg   [16:0] frame_addr_59_reg_6946;
wire   [31:0] tmp_40_9_fu_2837_p1;
wire   [31:0] tmp_43_9_fu_2841_p1;
wire   [31:0] tmp_51_9_fu_2845_p1;
wire   [7:0] tmp_99_fu_2849_p1;
reg   [7:0] tmp_99_reg_6966;
reg   [7:0] pix_13_12_reg_6972;
wire   [7:0] tmp_100_fu_2853_p1;
reg   [7:0] tmp_100_reg_6977;
reg   [7:0] pix_23_12_reg_6983;
wire   [63:0] tmp_27_13_fu_2857_p1;
reg   [63:0] tmp_27_13_reg_6988;
reg   [63:0] ap_reg_ppstg_tmp_27_13_reg_6988_pp1_it1;
reg   [16:0] frame_addr_60_reg_6993;
wire   [63:0] tmp_30_13_fu_2867_p1;
reg   [63:0] tmp_30_13_reg_6998;
reg   [63:0] ap_reg_ppstg_tmp_30_13_reg_6998_pp1_it1;
reg   [16:0] frame_addr_61_reg_7003;
wire   [16:0] tmp_29_14_fu_2872_p2;
reg   [16:0] tmp_29_14_reg_7008;
wire   [16:0] i_2_15_fu_2878_p2;
reg   [16:0] i_2_15_reg_7013;
wire   [31:0] tmp_54_9_fu_2884_p1;
wire   [31:0] tmp_40_s_fu_2888_p1;
wire   [31:0] tmp_43_s_fu_2892_p1;
wire   [7:0] tmp_102_fu_2896_p1;
reg   [7:0] tmp_102_reg_7033;
reg   [7:0] pix_13_13_reg_7039;
wire   [7:0] tmp_103_fu_2900_p1;
reg   [7:0] tmp_103_reg_7044;
reg   [7:0] pix_23_13_reg_7050;
wire   [63:0] tmp_27_14_fu_2904_p1;
reg   [63:0] tmp_27_14_reg_7055;
reg   [63:0] ap_reg_ppstg_tmp_27_14_reg_7055_pp1_it1;
reg   [16:0] frame_addr_62_reg_7060;
wire   [63:0] tmp_30_14_fu_2908_p1;
reg   [63:0] tmp_30_14_reg_7065;
reg   [63:0] ap_reg_ppstg_tmp_30_14_reg_7065_pp1_it1;
reg   [16:0] frame_addr_63_reg_7070;
wire   [31:0] tmp_51_s_fu_2927_p1;
wire   [31:0] tmp_54_s_fu_2931_p1;
wire   [31:0] tmp_40_10_fu_2935_p1;
wire   [7:0] tmp_105_fu_2939_p1;
reg   [7:0] tmp_105_reg_7090;
reg   [7:0] pix_13_14_reg_7096;
wire   [7:0] tmp_106_fu_2943_p1;
reg   [7:0] tmp_106_reg_7101;
reg   [7:0] pix_23_14_reg_7107;
wire   [31:0] tmp_43_10_fu_2962_p1;
wire   [31:0] tmp_51_10_fu_2966_p1;
wire   [31:0] tmp_54_10_fu_2970_p1;
wire   [31:0] tmp_40_11_fu_2989_p1;
wire   [31:0] tmp_43_11_fu_2993_p1;
wire   [31:0] tmp_51_11_fu_2997_p1;
wire   [31:0] tmp_54_11_fu_3016_p1;
wire   [31:0] tmp_40_12_fu_3020_p1;
wire   [31:0] tmp_43_12_fu_3024_p1;
reg   [31:0] tmp_46_3_reg_7157;
wire   [31:0] tmp_51_12_fu_3043_p1;
wire   [31:0] tmp_54_12_fu_3047_p1;
wire   [31:0] tmp_40_13_fu_3051_p1;
wire   [31:0] tmp_43_13_fu_3070_p1;
wire   [31:0] tmp_51_13_fu_3074_p1;
wire   [31:0] tmp_54_13_fu_3078_p1;
reg   [31:0] tmp_57_4_reg_7192;
wire   [31:0] tmp_40_14_fu_3097_p1;
wire   [31:0] tmp_43_14_fu_3101_p1;
wire   [31:0] tmp_51_14_fu_3105_p1;
wire   [31:0] tmp_26_fu_3109_p1;
wire   [31:0] tmp_37_fu_3113_p1;
wire   [31:0] tmp_54_14_fu_3132_p1;
wire   [31:0] tmp_47_1_fu_3136_p1;
wire   [31:0] tmp_58_1_fu_3140_p1;
wire   [31:0] tmp_47_2_fu_3144_p1;
reg   [31:0] tmp_46_6_reg_7242;
wire   [31:0] tmp_58_2_fu_3162_p1;
wire   [31:0] tmp_47_3_fu_3166_p1;
wire   [31:0] tmp_58_3_fu_3170_p1;
wire   [31:0] tmp_47_4_fu_3188_p1;
wire   [31:0] tmp_58_4_fu_3192_p1;
wire   [31:0] tmp_47_5_fu_3196_p1;
reg   [31:0] tmp_57_7_reg_7277;
wire   [31:0] tmp_58_5_fu_3214_p1;
wire   [31:0] tmp_47_6_fu_3218_p1;
wire   [31:0] tmp_58_6_fu_3222_p1;
reg   [31:0] tmp_46_8_reg_7297;
wire   [31:0] tmp_47_7_fu_3240_p1;
wire   [31:0] tmp_58_7_fu_3244_p1;
wire   [31:0] tmp_47_8_fu_3248_p1;
reg   [31:0] tmp_46_9_reg_7317;
wire   [31:0] tmp_58_8_fu_3266_p1;
wire   [31:0] tmp_47_9_fu_3270_p1;
reg   [31:0] tmp_57_9_reg_7332;
wire   [31:0] tmp_58_9_fu_3274_p1;
wire   [31:0] tmp_47_s_fu_3292_p1;
reg   [31:0] tmp_57_s_reg_7347;
wire   [31:0] tmp_58_s_fu_3296_p1;
wire   [31:0] tmp_47_10_fu_3300_p1;
reg   [31:0] tmp_46_10_reg_7362;
wire   [31:0] tmp_58_10_fu_3318_p1;
wire   [31:0] tmp_47_11_fu_3322_p1;
wire   [31:0] tmp_58_11_fu_3326_p1;
reg   [31:0] tmp_46_11_reg_7382;
wire   [31:0] tmp_47_12_fu_3344_p1;
wire   [31:0] tmp_58_12_fu_3348_p1;
wire   [31:0] tmp_47_13_fu_3352_p1;
reg   [31:0] tmp_57_11_reg_7402;
wire   [31:0] tmp_58_13_fu_3356_p1;
wire   [31:0] tmp_47_14_fu_3360_p1;
wire   [31:0] tmp_58_14_fu_3364_p1;
reg   [31:0] tmp_57_12_reg_7422;
reg   [31:0] tmp_46_13_reg_7427;
reg   [31:0] tmp_46_14_reg_7432;
reg   [31:0] tmp_60_7_reg_7437;
reg   [31:0] tmp_60_8_reg_7442;
reg   [31:0] tmp_49_9_reg_7447;
reg   [31:0] tmp_60_9_reg_7452;
wire   [0:0] not_tmp_s_fu_3401_p2;
reg   [0:0] not_tmp_s_reg_7457;
reg   [31:0] tmp_49_s_reg_7462;
reg   [31:0] tmp_60_s_reg_7467;
reg   [31:0] tmp_49_10_reg_7472;
wire   [0:0] not_tmp_1_fu_3449_p2;
reg   [0:0] not_tmp_1_reg_7477;
reg   [31:0] tmp_60_10_reg_7482;
reg   [31:0] tmp_49_11_reg_7487;
reg   [31:0] tmp_60_11_reg_7492;
wire   [0:0] not_tmp_65_1_fu_3496_p2;
reg   [0:0] not_tmp_65_1_reg_7497;
reg   [31:0] tmp_49_12_reg_7502;
reg   [31:0] tmp_60_12_reg_7507;
reg   [31:0] tmp_49_13_reg_7512;
wire   [0:0] not_tmp_69_1_fu_3544_p2;
reg   [0:0] not_tmp_69_1_reg_7517;
reg   [31:0] tmp_60_13_reg_7522;
reg   [31:0] tmp_49_14_reg_7527;
reg   [31:0] tmp_60_14_reg_7532;
wire   [0:0] not_tmp_65_2_fu_3591_p2;
reg   [0:0] not_tmp_65_2_reg_7537;
wire   [0:0] not_tmp_69_2_fu_3639_p2;
reg   [0:0] not_tmp_69_2_reg_7542;
wire   [0:0] not_tmp_65_3_fu_3686_p2;
reg   [0:0] not_tmp_65_3_reg_7547;
wire   [0:0] not_tmp_69_3_fu_3734_p2;
reg   [0:0] not_tmp_69_3_reg_7552;
wire   [0:0] not_tmp_65_4_fu_3781_p2;
reg   [0:0] not_tmp_65_4_reg_7557;
wire   [0:0] not_tmp_69_4_fu_3829_p2;
reg   [0:0] not_tmp_69_4_reg_7562;
wire   [0:0] not_tmp_65_5_fu_3876_p2;
reg   [0:0] not_tmp_65_5_reg_7567;
wire   [0:0] not_tmp_69_5_fu_3924_p2;
reg   [0:0] not_tmp_69_5_reg_7572;
reg   [31:0] tmp_50_10_reg_7577;
wire   [0:0] not_tmp_65_6_fu_3971_p2;
reg   [0:0] not_tmp_65_6_reg_7582;
wire   [0:0] not_tmp_69_6_fu_4019_p2;
reg   [0:0] not_tmp_69_6_reg_7587;
wire   [0:0] not_tmp_65_7_fu_4066_p2;
reg   [0:0] not_tmp_65_7_reg_7592;
wire   [0:0] not_tmp_69_7_fu_4114_p2;
reg   [0:0] not_tmp_69_7_reg_7597;
wire   [0:0] not_tmp_65_8_fu_4161_p2;
reg   [0:0] not_tmp_65_8_reg_7602;
wire   [0:0] not_tmp_69_8_fu_4208_p2;
reg   [0:0] not_tmp_69_8_reg_7607;
reg   [31:0] tmp_61_11_reg_7612;
wire   [0:0] not_tmp_65_9_fu_4255_p2;
reg   [0:0] not_tmp_65_9_reg_7617;
wire   [0:0] not_tmp_69_9_fu_4302_p2;
reg   [0:0] not_tmp_69_9_reg_7622;
wire   [0:0] not_tmp_65_s_fu_4349_p2;
reg   [0:0] not_tmp_65_s_reg_7627;
wire   [0:0] not_tmp_69_s_fu_4396_p2;
reg   [0:0] not_tmp_69_s_reg_7632;
wire   [0:0] not_tmp_65_10_fu_4443_p2;
reg   [0:0] not_tmp_65_10_reg_7637;
wire   [0:0] not_tmp_69_10_fu_4490_p2;
reg   [0:0] not_tmp_69_10_reg_7642;
wire   [0:0] not_tmp_65_11_fu_4537_p2;
reg   [0:0] not_tmp_65_11_reg_7647;
wire   [0:0] not_tmp_69_11_fu_4584_p2;
reg   [0:0] not_tmp_69_11_reg_7652;
wire   [0:0] not_tmp_65_12_fu_4631_p2;
reg   [0:0] not_tmp_65_12_reg_7657;
wire   [0:0] not_tmp_69_12_fu_4678_p2;
reg   [0:0] not_tmp_69_12_reg_7662;
wire   [0:0] not_tmp_65_13_fu_4725_p2;
reg   [0:0] not_tmp_65_13_reg_7667;
wire   [0:0] not_tmp_69_13_fu_4772_p2;
reg   [0:0] not_tmp_69_13_reg_7672;
wire   [0:0] not_tmp_65_14_fu_4819_p2;
reg   [0:0] not_tmp_65_14_reg_7677;
wire   [0:0] not_tmp_69_14_fu_4866_p2;
reg   [0:0] not_tmp_69_14_reg_7682;
wire   [0:0] tmp_3_fu_4880_p2;
reg    ap_sig_cseq_ST_pp2_stg0_fsm_42;
reg    ap_sig_bdd_1922;
reg    ap_reg_ppiten_pp2_it1 = 1'b0;
wire   [16:0] i_1_s_fu_4901_p2;
reg   [16:0] i_1_s_reg_7696;
wire   [7:0] tmp_43_fu_4963_p1;
reg   [7:0] tmp_43_reg_7706;
wire   [16:0] i_1_1_fu_4967_p2;
reg   [16:0] i_1_1_reg_7713;
wire   [16:0] i_1_2_fu_4988_p2;
reg   [16:0] i_1_2_reg_7723;
wire   [7:0] tmp_44_fu_5042_p1;
reg   [7:0] tmp_44_reg_7733;
wire   [7:0] tmp_45_fu_5046_p1;
reg   [7:0] tmp_45_reg_7740;
wire   [16:0] i_1_3_fu_5050_p2;
reg   [16:0] i_1_3_reg_7747;
wire   [16:0] i_1_4_fu_5071_p2;
reg   [16:0] i_1_4_reg_7757;
wire   [7:0] tmp_46_fu_5125_p1;
reg   [7:0] tmp_46_reg_7767;
wire   [7:0] tmp_47_fu_5129_p1;
reg   [7:0] tmp_47_reg_7774;
wire   [16:0] i_1_5_fu_5133_p2;
reg   [16:0] i_1_5_reg_7781;
wire   [16:0] i_1_6_fu_5154_p2;
reg   [16:0] i_1_6_reg_7791;
wire   [7:0] tmp_48_fu_5208_p1;
reg   [7:0] tmp_48_reg_7801;
wire   [7:0] tmp_49_fu_5212_p1;
reg   [7:0] tmp_49_reg_7808;
wire   [16:0] i_1_7_fu_5216_p2;
reg   [16:0] i_1_7_reg_7815;
wire   [16:0] i_1_8_fu_5237_p2;
reg   [16:0] i_1_8_reg_7825;
wire   [7:0] tmp_50_fu_5291_p1;
reg   [7:0] tmp_50_reg_7835;
wire   [7:0] tmp_51_fu_5295_p1;
reg   [7:0] tmp_51_reg_7842;
wire   [16:0] i_1_9_fu_5299_p2;
reg   [16:0] i_1_9_reg_7849;
wire   [16:0] i_1_10_fu_5320_p2;
reg   [16:0] i_1_10_reg_7859;
wire   [7:0] tmp_52_fu_5374_p1;
reg   [7:0] tmp_52_reg_7869;
wire   [7:0] tmp_53_fu_5378_p1;
reg   [7:0] tmp_53_reg_7876;
wire   [16:0] i_1_11_fu_5382_p2;
reg   [16:0] i_1_11_reg_7883;
wire   [16:0] i_1_12_fu_5403_p2;
reg   [16:0] i_1_12_reg_7893;
wire   [7:0] tmp_54_fu_5457_p1;
reg   [7:0] tmp_54_reg_7903;
wire   [7:0] tmp_55_fu_5461_p1;
reg   [7:0] tmp_55_reg_7910;
wire   [16:0] i_1_13_fu_5465_p2;
reg   [16:0] i_1_13_reg_7917;
wire   [16:0] i_1_14_fu_5486_p2;
reg   [16:0] i_1_14_reg_7927;
wire   [7:0] tmp_56_fu_5540_p1;
reg   [7:0] tmp_56_reg_7937;
wire   [7:0] tmp_57_fu_5544_p1;
reg   [7:0] tmp_57_reg_7944;
wire   [16:0] tmp_21_14_fu_5779_p2;
reg   [16:0] tmp_21_14_reg_7951;
reg    ap_sig_cseq_ST_pp2_stg15_fsm_57;
reg    ap_sig_bdd_2036;
wire   [16:0] i_1_15_fu_5785_p2;
reg   [16:0] i_1_15_reg_7956;
reg    ap_sig_cseq_ST_st102_fsm_58;
reg    ap_sig_bdd_2050;
reg    ap_sig_ioackin_gmem_offset_AWREADY;
wire   [0:0] exitcond1_fu_5827_p2;
reg   [0:0] exitcond1_reg_7966;
reg    ap_sig_cseq_ST_pp3_stg0_fsm_59;
reg    ap_sig_bdd_2063;
reg    ap_reg_ppiten_pp3_it0 = 1'b0;
reg    ap_reg_ppiten_pp3_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_7966_pp3_it1;
reg    ap_sig_ioackin_gmem_offset_WREADY;
reg    ap_reg_ppiten_pp3_it2 = 1'b0;
wire   [16:0] indvar_next9_fu_5833_p2;
wire   [7:0] grey_frame_q1;
reg   [7:0] grey_frame_load_reg_7980;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_2099;
reg    ap_sig_cseq_ST_st12_fsm_9;
reg    ap_sig_bdd_2111;
reg   [15:0] yuv_frame_address0;
reg    yuv_frame_ce0;
reg    yuv_frame_we0;
wire   [31:0] yuv_frame_d0;
wire   [31:0] yuv_frame_q0;
reg   [15:0] yuv_frame_address1;
reg    yuv_frame_ce1;
wire   [31:0] yuv_frame_q1;
reg   [16:0] grey_frame_address0;
reg    grey_frame_ce0;
reg    grey_frame_we0;
reg   [7:0] grey_frame_d0;
reg   [16:0] grey_frame_address1;
reg    grey_frame_ce1;
reg    grey_frame_we1;
reg   [7:0] grey_frame_d1;
reg   [31:0] grp_backsub_hls_fptoui_float_i8_fu_1529_x;
wire   [7:0] grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;
reg    grp_backsub_hls_fptoui_float_i8_fu_1529_ap_ce;
reg   [15:0] indvar_phi_fu_1486_p4;
reg   [16:0] i1_phi_fu_1498_p4;
reg   [16:0] i_phi_fu_1510_p4;
wire   [63:0] tmp_s_fu_1965_p1;
wire   [63:0] tmp_11_fu_1986_p1;
wire   [63:0] tmp_26_1_fu_2023_p1;
wire   [63:0] tmp_26_2_fu_2075_p1;
wire   [63:0] tmp_26_3_fu_2096_p1;
wire   [63:0] tmp_26_4_fu_2161_p1;
wire   [63:0] tmp_26_5_fu_2182_p1;
wire   [63:0] tmp_26_6_fu_2246_p1;
wire   [63:0] tmp_26_7_fu_2267_p1;
wire   [63:0] tmp_26_8_fu_2332_p1;
wire   [63:0] tmp_26_9_fu_2353_p1;
wire   [63:0] tmp_26_s_fu_2418_p1;
wire   [63:0] tmp_26_10_fu_2439_p1;
wire   [63:0] tmp_26_11_fu_2504_p1;
wire   [63:0] tmp_26_12_fu_2525_p1;
wire   [63:0] tmp_26_13_fu_2589_p1;
wire   [63:0] tmp_26_14_fu_2610_p1;
wire   [63:0] tmp_7_fu_4896_p1;
wire   [63:0] tmp_17_1_fu_4917_p1;
wire   [63:0] tmp_9_fu_4927_p1;
wire   [63:0] tmp_4_fu_4939_p1;
wire   [63:0] tmp_17_2_fu_4983_p1;
wire   [63:0] tmp_17_3_fu_5004_p1;
wire   [63:0] tmp_19_1_fu_5009_p1;
wire   [63:0] tmp_22_1_fu_5020_p1;
wire   [63:0] tmp_17_4_fu_5066_p1;
wire   [63:0] tmp_17_5_fu_5087_p1;
wire   [63:0] tmp_19_2_fu_5092_p1;
wire   [63:0] tmp_22_2_fu_5103_p1;
wire   [63:0] tmp_17_6_fu_5149_p1;
wire   [63:0] tmp_17_7_fu_5170_p1;
wire   [63:0] tmp_19_3_fu_5175_p1;
wire   [63:0] tmp_22_3_fu_5186_p1;
wire   [63:0] tmp_17_8_fu_5232_p1;
wire   [63:0] tmp_17_9_fu_5253_p1;
wire   [63:0] tmp_19_4_fu_5258_p1;
wire   [63:0] tmp_22_4_fu_5269_p1;
wire   [63:0] tmp_17_s_fu_5315_p1;
wire   [63:0] tmp_17_10_fu_5336_p1;
wire   [63:0] tmp_19_5_fu_5341_p1;
wire   [63:0] tmp_22_5_fu_5352_p1;
wire   [63:0] tmp_17_11_fu_5398_p1;
wire   [63:0] tmp_17_12_fu_5419_p1;
wire   [63:0] tmp_19_6_fu_5424_p1;
wire   [63:0] tmp_22_6_fu_5435_p1;
wire   [63:0] tmp_17_13_fu_5481_p1;
wire   [63:0] tmp_17_14_fu_5502_p1;
wire   [63:0] tmp_19_7_fu_5507_p1;
wire   [63:0] tmp_22_7_fu_5518_p1;
wire   [63:0] tmp_19_8_fu_5548_p1;
reg    ap_sig_cseq_ST_pp2_stg9_fsm_51;
reg    ap_sig_bdd_2367;
wire   [63:0] tmp_22_8_fu_5559_p1;
wire   [63:0] tmp_19_9_fu_5581_p1;
reg    ap_sig_cseq_ST_pp2_stg10_fsm_52;
reg    ap_sig_bdd_2382;
wire   [63:0] tmp_22_9_fu_5592_p1;
wire   [63:0] tmp_19_s_fu_5614_p1;
reg    ap_sig_cseq_ST_pp2_stg11_fsm_53;
reg    ap_sig_bdd_2397;
wire   [63:0] tmp_22_s_fu_5625_p1;
wire   [63:0] tmp_19_10_fu_5647_p1;
reg    ap_sig_cseq_ST_pp2_stg12_fsm_54;
reg    ap_sig_bdd_2412;
wire   [63:0] tmp_22_10_fu_5658_p1;
wire   [63:0] tmp_19_11_fu_5680_p1;
reg    ap_sig_cseq_ST_pp2_stg13_fsm_55;
reg    ap_sig_bdd_2427;
wire   [63:0] tmp_22_11_fu_5691_p1;
wire   [63:0] tmp_19_12_fu_5713_p1;
reg    ap_sig_cseq_ST_pp2_stg14_fsm_56;
reg    ap_sig_bdd_2442;
wire   [63:0] tmp_22_12_fu_5724_p1;
wire   [63:0] tmp_19_13_fu_5746_p1;
wire   [63:0] tmp_22_13_fu_5757_p1;
wire   [63:0] tmp_19_14_fu_5791_p1;
wire   [63:0] tmp_22_14_fu_5796_p1;
wire   [63:0] tmp_42_fu_5839_p1;
wire   [63:0] tmp_16_fu_1943_p1;
wire  signed [63:0] tmp_58_fu_5817_p1;
reg    ap_reg_ioackin_gmem_ARREADY = 1'b0;
reg    ap_reg_ioackin_gmem_offset_AWREADY = 1'b0;
reg    ap_reg_ioackin_gmem_offset_WREADY = 1'b0;
reg    ap_sig_cseq_ST_st110_fsm_64;
reg    ap_sig_bdd_2497;
reg   [31:0] frame_Addr_A_orig;
wire   [15:0] tmp_17_fu_2912_p3;
wire   [15:0] tmp_35_1_fu_2947_p3;
wire   [15:0] tmp_35_2_fu_2974_p3;
wire   [15:0] tmp_35_3_fu_3001_p3;
wire   [15:0] tmp_35_4_fu_3028_p3;
wire   [15:0] tmp_35_5_fu_3055_p3;
wire   [15:0] tmp_35_6_fu_3082_p3;
wire   [15:0] tmp_35_7_fu_3117_p3;
wire   [15:0] tmp_35_8_fu_3148_p3;
wire   [15:0] tmp_35_9_fu_3174_p3;
wire   [15:0] tmp_35_s_fu_3200_p3;
wire   [15:0] tmp_35_10_fu_3226_p3;
wire   [15:0] tmp_35_11_fu_3252_p3;
wire   [15:0] tmp_35_12_fu_3278_p3;
wire   [15:0] tmp_35_13_fu_3304_p3;
wire   [15:0] tmp_35_14_fu_3330_p3;
wire   [15:0] tmp_6_fu_4945_p3;
wire   [15:0] tmp_23_1_fu_5026_p3;
wire   [15:0] tmp_23_2_fu_5109_p3;
wire   [15:0] tmp_23_3_fu_5192_p3;
wire   [15:0] tmp_23_4_fu_5275_p3;
wire   [15:0] tmp_23_5_fu_5358_p3;
wire   [15:0] tmp_23_6_fu_5441_p3;
wire   [15:0] tmp_23_7_fu_5524_p3;
wire   [15:0] tmp_23_8_fu_5565_p3;
wire   [15:0] tmp_23_9_fu_5598_p3;
wire   [15:0] tmp_23_s_fu_5631_p3;
wire   [15:0] tmp_23_10_fu_5664_p3;
wire   [15:0] tmp_23_11_fu_5697_p3;
wire   [15:0] tmp_23_12_fu_5730_p3;
wire   [15:0] tmp_23_13_fu_5763_p3;
wire   [15:0] tmp_23_14_fu_5801_p3;
reg   [31:0] frame_Addr_B_orig;
wire   [15:0] tmp_18_fu_2919_p3;
wire   [15:0] tmp_39_1_fu_2954_p3;
wire   [15:0] tmp_39_2_fu_2981_p3;
wire   [15:0] tmp_39_3_fu_3008_p3;
wire   [15:0] tmp_39_4_fu_3035_p3;
wire   [15:0] tmp_39_5_fu_3062_p3;
wire   [15:0] tmp_39_6_fu_3089_p3;
wire   [15:0] tmp_39_7_fu_3124_p3;
wire   [15:0] tmp_39_8_fu_3155_p3;
wire   [15:0] tmp_39_9_fu_3181_p3;
wire   [15:0] tmp_39_s_fu_3207_p3;
wire   [15:0] tmp_39_10_fu_3233_p3;
wire   [15:0] tmp_39_11_fu_3259_p3;
wire   [15:0] tmp_39_12_fu_3285_p3;
wire   [15:0] tmp_39_13_fu_3311_p3;
wire   [15:0] tmp_39_14_fu_3337_p3;
wire   [15:0] tmp_8_fu_4954_p3;
wire   [15:0] tmp_24_1_fu_5033_p3;
wire   [15:0] tmp_24_2_fu_5116_p3;
wire   [15:0] tmp_24_3_fu_5199_p3;
wire   [15:0] tmp_24_4_fu_5282_p3;
wire   [15:0] tmp_24_5_fu_5365_p3;
wire   [15:0] tmp_24_6_fu_5448_p3;
wire   [15:0] tmp_24_7_fu_5531_p3;
wire   [15:0] tmp_24_8_fu_5572_p3;
wire   [15:0] tmp_24_9_fu_5605_p3;
wire   [15:0] tmp_24_s_fu_5638_p3;
wire   [15:0] tmp_24_10_fu_5671_p3;
wire   [15:0] tmp_24_11_fu_5704_p3;
wire   [15:0] tmp_24_12_fu_5737_p3;
wire   [15:0] tmp_24_13_fu_5770_p3;
wire   [15:0] tmp_24_14_fu_5808_p3;
wire   [7:0] p_36_cast_fu_3411_p3;
wire   [7:0] p_cast_fu_3455_p3;
wire   [7:0] p_38_cast_fu_3506_p3;
wire   [7:0] p_37_cast_fu_3550_p3;
wire   [7:0] p_40_cast_fu_3601_p3;
wire   [7:0] p_39_cast_fu_3645_p3;
wire   [7:0] p_42_cast_fu_3696_p3;
wire   [7:0] p_41_cast_fu_3740_p3;
wire   [7:0] p_44_cast_fu_3791_p3;
wire   [7:0] p_43_cast_fu_3835_p3;
wire   [7:0] p_46_cast_fu_3886_p3;
wire   [7:0] p_45_cast_fu_3930_p3;
wire   [7:0] p_48_cast_fu_3981_p3;
wire   [7:0] p_47_cast_fu_4025_p3;
wire   [7:0] p_50_cast_fu_4076_p3;
wire   [7:0] p_49_cast_fu_4120_p3;
wire   [7:0] p_52_cast_fu_4170_p3;
wire   [7:0] p_51_cast_fu_4214_p3;
wire   [7:0] p_54_cast_fu_4264_p3;
wire   [7:0] p_53_cast_fu_4308_p3;
wire   [7:0] p_56_cast_fu_4358_p3;
wire   [7:0] p_55_cast_fu_4402_p3;
wire   [7:0] p_58_cast_fu_4452_p3;
wire   [7:0] p_57_cast_fu_4496_p3;
wire   [7:0] p_60_cast_fu_4546_p3;
wire   [7:0] p_59_cast_fu_4590_p3;
wire   [7:0] p_62_cast_fu_4640_p3;
wire   [7:0] p_61_cast_fu_4684_p3;
wire   [7:0] p_64_cast_fu_4734_p3;
wire   [7:0] p_63_cast_fu_4778_p3;
wire   [7:0] p_66_cast_fu_4828_p3;
wire   [7:0] p_65_cast_fu_4872_p3;
wire   [7:0] tmp_41_fu_4922_p1;
reg   [31:0] grp_fu_1534_p0;
reg   [31:0] grp_fu_1534_p1;
reg   [31:0] grp_fu_1538_p0;
reg   [31:0] grp_fu_1538_p1;
reg   [31:0] grp_fu_1542_p0;
reg   [31:0] grp_fu_1542_p1;
reg   [31:0] grp_fu_1547_p0;
reg   [31:0] grp_fu_1547_p1;
reg   [31:0] grp_fu_1552_p0;
reg   [31:0] grp_fu_1552_p1;
reg   [31:0] grp_fu_1563_p0;
reg   [31:0] grp_fu_1566_p0;
reg   [31:0] grp_fu_1569_p0;
wire   [15:0] p_lshr_f1_cast_fu_1976_p4;
wire   [16:0] tmp_14_fu_1996_p2;
wire   [15:0] p_lshr_f32_1_cast_fu_2013_p4;
wire   [16:0] tmp_29_1_fu_2048_p2;
wire   [15:0] p_lshr_f32_2_cast_fu_2065_p4;
wire   [15:0] p_lshr_f32_3_cast_fu_2086_p4;
wire   [16:0] tmp_29_2_fu_2130_p2;
wire   [15:0] p_lshr_f32_4_cast_fu_2151_p4;
wire   [15:0] p_lshr_f32_5_cast_fu_2172_p4;
wire   [16:0] tmp_29_3_fu_2211_p2;
wire   [15:0] p_lshr_f32_6_cast_fu_2236_p4;
wire   [15:0] p_lshr_f32_7_cast_fu_2257_p4;
wire   [16:0] tmp_29_4_fu_2297_p2;
wire   [15:0] p_lshr_f32_8_cast_fu_2322_p4;
wire   [15:0] p_lshr_f32_9_cast_fu_2343_p4;
wire   [16:0] tmp_29_5_fu_2383_p2;
wire   [15:0] p_lshr_f32_cast_fu_2408_p4;
wire   [15:0] p_lshr_f32_10_cast_fu_2429_p4;
wire   [16:0] tmp_29_6_fu_2469_p2;
wire   [15:0] p_lshr_f32_11_cast_fu_2494_p4;
wire   [15:0] p_lshr_f32_12_cast_fu_2515_p4;
wire   [16:0] tmp_29_7_fu_2554_p2;
wire   [15:0] p_lshr_f32_13_cast_fu_2579_p4;
wire   [15:0] p_lshr_f32_14_cast_fu_2600_p4;
wire   [16:0] tmp_29_8_fu_2640_p2;
wire   [16:0] tmp_29_9_fu_2684_p2;
wire   [16:0] tmp_29_s_fu_2720_p2;
wire   [16:0] tmp_29_10_fu_2755_p2;
wire   [16:0] tmp_29_11_fu_2791_p2;
wire   [16:0] tmp_29_12_fu_2826_p2;
wire   [16:0] tmp_29_13_fu_2861_p2;
wire   [8:0] tmp_36_cast_fu_3368_p1;
wire   [8:0] tmp_58_cast_fu_3371_p1;
wire   [8:0] x_assign_fu_3375_p2;
wire   [0:0] abscond_i1_fu_3387_p2;
wire   [8:0] neg_i1_fu_3381_p2;
wire   [8:0] abs_i1_fu_3393_p3;
wire   [8:0] tmp_47_cast_fu_3407_p1;
wire   [8:0] tmp_61_cast_fu_3419_p1;
wire   [8:0] x_assign_1_fu_3423_p2;
wire   [0:0] abscond_i2_fu_3435_p2;
wire   [8:0] neg_i2_fu_3429_p2;
wire   [8:0] abs_i2_fu_3441_p3;
wire   [8:0] tmp_40_1_cast_fu_3463_p1;
wire   [8:0] tmp_62_1_cast_fu_3466_p1;
wire   [8:0] x_assign_2_fu_3470_p2;
wire   [0:0] abscond_i_fu_3482_p2;
wire   [8:0] neg_i_fu_3476_p2;
wire   [8:0] abs_i_fu_3488_p3;
wire   [8:0] tmp_51_1_cast_fu_3502_p1;
wire   [8:0] tmp_66_1_cast_fu_3514_p1;
wire   [8:0] x_assign_3_fu_3518_p2;
wire   [0:0] abscond_i3_fu_3530_p2;
wire   [8:0] neg_i3_fu_3524_p2;
wire   [8:0] abs_i3_fu_3536_p3;
wire   [8:0] tmp_40_2_cast_fu_3558_p1;
wire   [8:0] tmp_62_2_cast_fu_3561_p1;
wire   [8:0] x_assign_4_fu_3565_p2;
wire   [0:0] abscond_i4_fu_3577_p2;
wire   [8:0] neg_i4_fu_3571_p2;
wire   [8:0] abs_i4_fu_3583_p3;
wire   [8:0] tmp_51_2_cast_fu_3597_p1;
wire   [8:0] tmp_66_2_cast_fu_3609_p1;
wire   [8:0] x_assign_5_fu_3613_p2;
wire   [0:0] abscond_i5_fu_3625_p2;
wire   [8:0] neg_i5_fu_3619_p2;
wire   [8:0] abs_i5_fu_3631_p3;
wire   [8:0] tmp_40_3_cast_fu_3653_p1;
wire   [8:0] tmp_62_3_cast_fu_3656_p1;
wire   [8:0] x_assign_6_fu_3660_p2;
wire   [0:0] abscond_i6_fu_3672_p2;
wire   [8:0] neg_i6_fu_3666_p2;
wire   [8:0] abs_i6_fu_3678_p3;
wire   [8:0] tmp_51_3_cast_fu_3692_p1;
wire   [8:0] tmp_66_3_cast_fu_3704_p1;
wire   [8:0] x_assign_7_fu_3708_p2;
wire   [0:0] abscond_i7_fu_3720_p2;
wire   [8:0] neg_i7_fu_3714_p2;
wire   [8:0] abs_i7_fu_3726_p3;
wire   [8:0] tmp_40_4_cast_fu_3748_p1;
wire   [8:0] tmp_62_4_cast_fu_3751_p1;
wire   [8:0] x_assign_8_fu_3755_p2;
wire   [0:0] abscond_i8_fu_3767_p2;
wire   [8:0] neg_i8_fu_3761_p2;
wire   [8:0] abs_i8_fu_3773_p3;
wire   [8:0] tmp_51_4_cast_fu_3787_p1;
wire   [8:0] tmp_66_4_cast_fu_3799_p1;
wire   [8:0] x_assign_9_fu_3803_p2;
wire   [0:0] abscond_i9_fu_3815_p2;
wire   [8:0] neg_i9_fu_3809_p2;
wire   [8:0] abs_i9_fu_3821_p3;
wire   [8:0] tmp_40_5_cast_fu_3843_p1;
wire   [8:0] tmp_62_5_cast_fu_3846_p1;
wire   [8:0] x_assign_s_fu_3850_p2;
wire   [0:0] abscond_i10_fu_3862_p2;
wire   [8:0] neg_i10_fu_3856_p2;
wire   [8:0] abs_i10_fu_3868_p3;
wire   [8:0] tmp_51_5_cast_fu_3882_p1;
wire   [8:0] tmp_66_5_cast_fu_3894_p1;
wire   [8:0] x_assign_10_fu_3898_p2;
wire   [0:0] abscond_i11_fu_3910_p2;
wire   [8:0] neg_i11_fu_3904_p2;
wire   [8:0] abs_i11_fu_3916_p3;
wire   [8:0] tmp_40_6_cast_fu_3938_p1;
wire   [8:0] tmp_62_6_cast_fu_3941_p1;
wire   [8:0] x_assign_11_fu_3945_p2;
wire   [0:0] abscond_i12_fu_3957_p2;
wire   [8:0] neg_i12_fu_3951_p2;
wire   [8:0] abs_i12_fu_3963_p3;
wire   [8:0] tmp_51_6_cast_fu_3977_p1;
wire   [8:0] tmp_66_6_cast_fu_3989_p1;
wire   [8:0] x_assign_12_fu_3993_p2;
wire   [0:0] abscond_i13_fu_4005_p2;
wire   [8:0] neg_i13_fu_3999_p2;
wire   [8:0] abs_i13_fu_4011_p3;
wire   [8:0] tmp_40_7_cast_fu_4033_p1;
wire   [8:0] tmp_62_7_cast_fu_4036_p1;
wire   [8:0] x_assign_13_fu_4040_p2;
wire   [0:0] abscond_i14_fu_4052_p2;
wire   [8:0] neg_i14_fu_4046_p2;
wire   [8:0] abs_i14_fu_4058_p3;
wire   [8:0] tmp_51_7_cast_fu_4072_p1;
wire   [8:0] tmp_66_7_cast_fu_4084_p1;
wire   [8:0] x_assign_14_fu_4088_p2;
wire   [0:0] abscond_i15_fu_4100_p2;
wire   [8:0] neg_i15_fu_4094_p2;
wire   [8:0] abs_i15_fu_4106_p3;
wire   [8:0] tmp_40_8_cast_fu_4128_p1;
wire   [8:0] tmp_62_8_cast_fu_4131_p1;
wire   [8:0] x_assign_15_fu_4135_p2;
wire   [0:0] abscond_i16_fu_4147_p2;
wire   [8:0] neg_i16_fu_4141_p2;
wire   [8:0] abs_i16_fu_4153_p3;
wire   [8:0] tmp_51_8_cast_fu_4167_p1;
wire   [8:0] tmp_66_8_cast_fu_4178_p1;
wire   [8:0] x_assign_16_fu_4182_p2;
wire   [0:0] abscond_i17_fu_4194_p2;
wire   [8:0] neg_i17_fu_4188_p2;
wire   [8:0] abs_i17_fu_4200_p3;
wire   [8:0] tmp_40_9_cast_fu_4222_p1;
wire   [8:0] tmp_62_9_cast_fu_4225_p1;
wire   [8:0] x_assign_17_fu_4229_p2;
wire   [0:0] abscond_i18_fu_4241_p2;
wire   [8:0] neg_i18_fu_4235_p2;
wire   [8:0] abs_i18_fu_4247_p3;
wire   [8:0] tmp_51_9_cast_fu_4261_p1;
wire   [8:0] tmp_66_9_cast_fu_4272_p1;
wire   [8:0] x_assign_18_fu_4276_p2;
wire   [0:0] abscond_i19_fu_4288_p2;
wire   [8:0] neg_i19_fu_4282_p2;
wire   [8:0] abs_i19_fu_4294_p3;
wire   [8:0] tmp_40_cast_fu_4316_p1;
wire   [8:0] tmp_62_cast_fu_4319_p1;
wire   [8:0] x_assign_19_fu_4323_p2;
wire   [0:0] abscond_i20_fu_4335_p2;
wire   [8:0] neg_i20_fu_4329_p2;
wire   [8:0] abs_i20_fu_4341_p3;
wire   [8:0] tmp_51_cast_fu_4355_p1;
wire   [8:0] tmp_66_cast_fu_4366_p1;
wire   [8:0] x_assign_20_fu_4370_p2;
wire   [0:0] abscond_i21_fu_4382_p2;
wire   [8:0] neg_i21_fu_4376_p2;
wire   [8:0] abs_i21_fu_4388_p3;
wire   [8:0] tmp_40_10_cast_fu_4410_p1;
wire   [8:0] tmp_62_10_cast_fu_4413_p1;
wire   [8:0] x_assign_21_fu_4417_p2;
wire   [0:0] abscond_i22_fu_4429_p2;
wire   [8:0] neg_i22_fu_4423_p2;
wire   [8:0] abs_i22_fu_4435_p3;
wire   [8:0] tmp_51_10_cast_fu_4449_p1;
wire   [8:0] tmp_66_10_cast_fu_4460_p1;
wire   [8:0] x_assign_22_fu_4464_p2;
wire   [0:0] abscond_i23_fu_4476_p2;
wire   [8:0] neg_i23_fu_4470_p2;
wire   [8:0] abs_i23_fu_4482_p3;
wire   [8:0] tmp_40_11_cast_fu_4504_p1;
wire   [8:0] tmp_62_11_cast_fu_4507_p1;
wire   [8:0] x_assign_23_fu_4511_p2;
wire   [0:0] abscond_i24_fu_4523_p2;
wire   [8:0] neg_i24_fu_4517_p2;
wire   [8:0] abs_i24_fu_4529_p3;
wire   [8:0] tmp_51_11_cast_fu_4543_p1;
wire   [8:0] tmp_66_11_cast_fu_4554_p1;
wire   [8:0] x_assign_24_fu_4558_p2;
wire   [0:0] abscond_i25_fu_4570_p2;
wire   [8:0] neg_i25_fu_4564_p2;
wire   [8:0] abs_i25_fu_4576_p3;
wire   [8:0] tmp_40_12_cast_fu_4598_p1;
wire   [8:0] tmp_62_12_cast_fu_4601_p1;
wire   [8:0] x_assign_25_fu_4605_p2;
wire   [0:0] abscond_i26_fu_4617_p2;
wire   [8:0] neg_i26_fu_4611_p2;
wire   [8:0] abs_i26_fu_4623_p3;
wire   [8:0] tmp_51_12_cast_fu_4637_p1;
wire   [8:0] tmp_66_12_cast_fu_4648_p1;
wire   [8:0] x_assign_26_fu_4652_p2;
wire   [0:0] abscond_i27_fu_4664_p2;
wire   [8:0] neg_i27_fu_4658_p2;
wire   [8:0] abs_i27_fu_4670_p3;
wire   [8:0] tmp_40_13_cast_fu_4692_p1;
wire   [8:0] tmp_62_13_cast_fu_4695_p1;
wire   [8:0] x_assign_27_fu_4699_p2;
wire   [0:0] abscond_i28_fu_4711_p2;
wire   [8:0] neg_i28_fu_4705_p2;
wire   [8:0] abs_i28_fu_4717_p3;
wire   [8:0] tmp_51_13_cast_fu_4731_p1;
wire   [8:0] tmp_66_13_cast_fu_4742_p1;
wire   [8:0] x_assign_28_fu_4746_p2;
wire   [0:0] abscond_i29_fu_4758_p2;
wire   [8:0] neg_i29_fu_4752_p2;
wire   [8:0] abs_i29_fu_4764_p3;
wire   [8:0] tmp_40_14_cast_fu_4786_p1;
wire   [8:0] tmp_62_14_cast_fu_4789_p1;
wire   [8:0] x_assign_29_fu_4793_p2;
wire   [0:0] abscond_i30_fu_4805_p2;
wire   [8:0] neg_i30_fu_4799_p2;
wire   [8:0] abs_i30_fu_4811_p3;
wire   [8:0] tmp_51_14_cast_fu_4825_p1;
wire   [8:0] tmp_66_14_cast_fu_4836_p1;
wire   [8:0] x_assign_30_fu_4840_p2;
wire   [0:0] abscond_i31_fu_4852_p2;
wire   [8:0] neg_i31_fu_4846_p2;
wire   [8:0] abs_i31_fu_4858_p3;
wire   [15:0] p_lshr_f_cast_fu_4886_p4;
wire   [15:0] p_lshr_f_1_cast_fu_4907_p4;
wire   [16:0] tmp_2_fu_4933_p2;
wire   [15:0] p_lshr_f_2_cast_fu_4973_p4;
wire   [15:0] p_lshr_f_3_cast_fu_4994_p4;
wire   [16:0] tmp_21_1_fu_5014_p2;
wire   [15:0] p_lshr_f_4_cast_fu_5056_p4;
wire   [15:0] p_lshr_f_5_cast_fu_5077_p4;
wire   [16:0] tmp_21_2_fu_5097_p2;
wire   [15:0] p_lshr_f_6_cast_fu_5139_p4;
wire   [15:0] p_lshr_f_7_cast_fu_5160_p4;
wire   [16:0] tmp_21_3_fu_5180_p2;
wire   [15:0] p_lshr_f_8_cast_fu_5222_p4;
wire   [15:0] p_lshr_f_9_cast_fu_5243_p4;
wire   [16:0] tmp_21_4_fu_5263_p2;
wire   [15:0] p_lshr_f_cast_16_fu_5305_p4;
wire   [15:0] p_lshr_f_10_cast_fu_5326_p4;
wire   [16:0] tmp_21_5_fu_5346_p2;
wire   [15:0] p_lshr_f_11_cast_fu_5388_p4;
wire   [15:0] p_lshr_f_12_cast_fu_5409_p4;
wire   [16:0] tmp_21_6_fu_5429_p2;
wire   [15:0] p_lshr_f_13_cast_fu_5471_p4;
wire   [15:0] p_lshr_f_14_cast_fu_5492_p4;
wire   [16:0] tmp_21_7_fu_5512_p2;
wire   [16:0] tmp_21_8_fu_5553_p2;
wire   [16:0] tmp_21_9_fu_5586_p2;
wire   [16:0] tmp_21_s_fu_5619_p2;
wire   [16:0] tmp_21_10_fu_5652_p2;
wire   [16:0] tmp_21_11_fu_5685_p2;
wire   [16:0] tmp_21_12_fu_5718_p2;
wire   [16:0] tmp_21_13_fu_5751_p2;
wire    grp_fu_1534_ce;
wire    grp_fu_1538_ce;
wire    grp_fu_1542_ce;
wire    grp_fu_1547_ce;
wire    grp_fu_1552_ce;
wire    grp_fu_1563_ce;
wire    grp_fu_1566_ce;
wire    grp_fu_1569_ce;
reg   [64:0] ap_NS_fsm;
reg    ap_sig_bdd_2486;


backsub_AXILiteS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
backsub_AXILiteS_s_axi_U(
    .AWVALID( s_axi_AXILiteS_AWVALID ),
    .AWREADY( s_axi_AXILiteS_AWREADY ),
    .AWADDR( s_axi_AXILiteS_AWADDR ),
    .WVALID( s_axi_AXILiteS_WVALID ),
    .WREADY( s_axi_AXILiteS_WREADY ),
    .WDATA( s_axi_AXILiteS_WDATA ),
    .WSTRB( s_axi_AXILiteS_WSTRB ),
    .ARVALID( s_axi_AXILiteS_ARVALID ),
    .ARREADY( s_axi_AXILiteS_ARREADY ),
    .ARADDR( s_axi_AXILiteS_ARADDR ),
    .RVALID( s_axi_AXILiteS_RVALID ),
    .RREADY( s_axi_AXILiteS_RREADY ),
    .RDATA( s_axi_AXILiteS_RDATA ),
    .RRESP( s_axi_AXILiteS_RRESP ),
    .BVALID( s_axi_AXILiteS_BVALID ),
    .BREADY( s_axi_AXILiteS_BREADY ),
    .BRESP( s_axi_AXILiteS_BRESP ),
    .ACLK( ap_clk ),
    .ARESET( ap_rst_n_inv ),
    .ACLK_EN( backsub_AXILiteS_s_axi_U_ap_dummy_ce ),
    .frame_in( frame_in ),
    .frame_out( frame_out )
);

backsub_CRTL_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CRTL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CRTL_BUS_DATA_WIDTH ))
backsub_CRTL_BUS_s_axi_U(
    .AWVALID( s_axi_CRTL_BUS_AWVALID ),
    .AWREADY( s_axi_CRTL_BUS_AWREADY ),
    .AWADDR( s_axi_CRTL_BUS_AWADDR ),
    .WVALID( s_axi_CRTL_BUS_WVALID ),
    .WREADY( s_axi_CRTL_BUS_WREADY ),
    .WDATA( s_axi_CRTL_BUS_WDATA ),
    .WSTRB( s_axi_CRTL_BUS_WSTRB ),
    .ARVALID( s_axi_CRTL_BUS_ARVALID ),
    .ARREADY( s_axi_CRTL_BUS_ARREADY ),
    .ARADDR( s_axi_CRTL_BUS_ARADDR ),
    .RVALID( s_axi_CRTL_BUS_RVALID ),
    .RREADY( s_axi_CRTL_BUS_RREADY ),
    .RDATA( s_axi_CRTL_BUS_RDATA ),
    .RRESP( s_axi_CRTL_BUS_RRESP ),
    .BVALID( s_axi_CRTL_BUS_BVALID ),
    .BREADY( s_axi_CRTL_BUS_BREADY ),
    .BRESP( s_axi_CRTL_BUS_BRESP ),
    .ACLK( ap_clk ),
    .ARESET( ap_rst_n_inv ),
    .ACLK_EN( backsub_CRTL_BUS_s_axi_U_ap_dummy_ce ),
    .ap_start( ap_start ),
    .interrupt( interrupt ),
    .ap_ready( ap_ready ),
    .ap_done( ap_done ),
    .ap_idle( ap_idle ),
    .ap_return( ap_return ),
    .init( init )
);

backsub_gmem_m_axi #(
    .USER_DW( 32 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ))
backsub_gmem_m_axi_U(
    .AWVALID( m_axi_gmem_AWVALID ),
    .AWREADY( m_axi_gmem_AWREADY ),
    .AWADDR( m_axi_gmem_AWADDR ),
    .AWID( m_axi_gmem_AWID ),
    .AWLEN( m_axi_gmem_AWLEN ),
    .AWSIZE( m_axi_gmem_AWSIZE ),
    .AWBURST( m_axi_gmem_AWBURST ),
    .AWLOCK( m_axi_gmem_AWLOCK ),
    .AWCACHE( m_axi_gmem_AWCACHE ),
    .AWPROT( m_axi_gmem_AWPROT ),
    .AWQOS( m_axi_gmem_AWQOS ),
    .AWREGION( m_axi_gmem_AWREGION ),
    .AWUSER( m_axi_gmem_AWUSER ),
    .WVALID( m_axi_gmem_WVALID ),
    .WREADY( m_axi_gmem_WREADY ),
    .WDATA( m_axi_gmem_WDATA ),
    .WSTRB( m_axi_gmem_WSTRB ),
    .WLAST( m_axi_gmem_WLAST ),
    .WID( m_axi_gmem_WID ),
    .WUSER( m_axi_gmem_WUSER ),
    .ARVALID( m_axi_gmem_ARVALID ),
    .ARREADY( m_axi_gmem_ARREADY ),
    .ARADDR( m_axi_gmem_ARADDR ),
    .ARID( m_axi_gmem_ARID ),
    .ARLEN( m_axi_gmem_ARLEN ),
    .ARSIZE( m_axi_gmem_ARSIZE ),
    .ARBURST( m_axi_gmem_ARBURST ),
    .ARLOCK( m_axi_gmem_ARLOCK ),
    .ARCACHE( m_axi_gmem_ARCACHE ),
    .ARPROT( m_axi_gmem_ARPROT ),
    .ARQOS( m_axi_gmem_ARQOS ),
    .ARREGION( m_axi_gmem_ARREGION ),
    .ARUSER( m_axi_gmem_ARUSER ),
    .RVALID( m_axi_gmem_RVALID ),
    .RREADY( m_axi_gmem_RREADY ),
    .RDATA( m_axi_gmem_RDATA ),
    .RLAST( m_axi_gmem_RLAST ),
    .RID( m_axi_gmem_RID ),
    .RUSER( m_axi_gmem_RUSER ),
    .RRESP( m_axi_gmem_RRESP ),
    .BVALID( m_axi_gmem_BVALID ),
    .BREADY( m_axi_gmem_BREADY ),
    .BRESP( m_axi_gmem_BRESP ),
    .BID( m_axi_gmem_BID ),
    .BUSER( m_axi_gmem_BUSER ),
    .ACLK( ap_clk ),
    .ARESET( ap_rst_n_inv ),
    .ACLK_EN( backsub_gmem_m_axi_U_ap_dummy_ce ),
    .I_ARVALID( gmem_ARVALID ),
    .I_ARREADY( gmem_ARREADY ),
    .I_ARADDR( gmem_ARADDR ),
    .I_ARID( gmem_ARID ),
    .I_ARLEN( gmem_ARLEN ),
    .I_ARSIZE( gmem_ARSIZE ),
    .I_ARLOCK( gmem_ARLOCK ),
    .I_ARCACHE( gmem_ARCACHE ),
    .I_ARQOS( gmem_ARQOS ),
    .I_ARPROT( gmem_ARPROT ),
    .I_ARUSER( gmem_ARUSER ),
    .I_ARBURST( gmem_ARBURST ),
    .I_ARREGION( gmem_ARREGION ),
    .I_RVALID( gmem_RVALID ),
    .I_RREADY( gmem_RREADY ),
    .I_RDATA( gmem_RDATA ),
    .I_RID( gmem_RID ),
    .I_RUSER( gmem_RUSER ),
    .I_RRESP( gmem_RRESP ),
    .I_RLAST( gmem_RLAST ),
    .I_AWVALID( gmem_AWVALID ),
    .I_AWREADY( gmem_AWREADY ),
    .I_AWADDR( gmem_AWADDR ),
    .I_AWID( gmem_AWID ),
    .I_AWLEN( gmem_AWLEN ),
    .I_AWSIZE( gmem_AWSIZE ),
    .I_AWLOCK( gmem_AWLOCK ),
    .I_AWCACHE( gmem_AWCACHE ),
    .I_AWQOS( gmem_AWQOS ),
    .I_AWPROT( gmem_AWPROT ),
    .I_AWUSER( gmem_AWUSER ),
    .I_AWBURST( gmem_AWBURST ),
    .I_AWREGION( gmem_AWREGION ),
    .I_WVALID( gmem_WVALID ),
    .I_WREADY( gmem_WREADY ),
    .I_WDATA( gmem_WDATA ),
    .I_WID( gmem_WID ),
    .I_WUSER( gmem_WUSER ),
    .I_WLAST( gmem_WLAST ),
    .I_WSTRB( gmem_WSTRB ),
    .I_BVALID( gmem_BVALID ),
    .I_BREADY( gmem_BREADY ),
    .I_BRESP( gmem_BRESP ),
    .I_BID( gmem_BID ),
    .I_BUSER( gmem_BUSER )
);

backsub_gmem_offset_m_axi #(
    .USER_DW( 8 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_OFFSET_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_OFFSET_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_OFFSET_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_OFFSET_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_OFFSET_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_OFFSET_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_OFFSET_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_OFFSET_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_OFFSET_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_OFFSET_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_OFFSET_CACHE_VALUE ))
backsub_gmem_offset_m_axi_U(
    .AWVALID( m_axi_gmem_offset_AWVALID ),
    .AWREADY( m_axi_gmem_offset_AWREADY ),
    .AWADDR( m_axi_gmem_offset_AWADDR ),
    .AWID( m_axi_gmem_offset_AWID ),
    .AWLEN( m_axi_gmem_offset_AWLEN ),
    .AWSIZE( m_axi_gmem_offset_AWSIZE ),
    .AWBURST( m_axi_gmem_offset_AWBURST ),
    .AWLOCK( m_axi_gmem_offset_AWLOCK ),
    .AWCACHE( m_axi_gmem_offset_AWCACHE ),
    .AWPROT( m_axi_gmem_offset_AWPROT ),
    .AWQOS( m_axi_gmem_offset_AWQOS ),
    .AWREGION( m_axi_gmem_offset_AWREGION ),
    .AWUSER( m_axi_gmem_offset_AWUSER ),
    .WVALID( m_axi_gmem_offset_WVALID ),
    .WREADY( m_axi_gmem_offset_WREADY ),
    .WDATA( m_axi_gmem_offset_WDATA ),
    .WSTRB( m_axi_gmem_offset_WSTRB ),
    .WLAST( m_axi_gmem_offset_WLAST ),
    .WID( m_axi_gmem_offset_WID ),
    .WUSER( m_axi_gmem_offset_WUSER ),
    .ARVALID( m_axi_gmem_offset_ARVALID ),
    .ARREADY( m_axi_gmem_offset_ARREADY ),
    .ARADDR( m_axi_gmem_offset_ARADDR ),
    .ARID( m_axi_gmem_offset_ARID ),
    .ARLEN( m_axi_gmem_offset_ARLEN ),
    .ARSIZE( m_axi_gmem_offset_ARSIZE ),
    .ARBURST( m_axi_gmem_offset_ARBURST ),
    .ARLOCK( m_axi_gmem_offset_ARLOCK ),
    .ARCACHE( m_axi_gmem_offset_ARCACHE ),
    .ARPROT( m_axi_gmem_offset_ARPROT ),
    .ARQOS( m_axi_gmem_offset_ARQOS ),
    .ARREGION( m_axi_gmem_offset_ARREGION ),
    .ARUSER( m_axi_gmem_offset_ARUSER ),
    .RVALID( m_axi_gmem_offset_RVALID ),
    .RREADY( m_axi_gmem_offset_RREADY ),
    .RDATA( m_axi_gmem_offset_RDATA ),
    .RLAST( m_axi_gmem_offset_RLAST ),
    .RID( m_axi_gmem_offset_RID ),
    .RUSER( m_axi_gmem_offset_RUSER ),
    .RRESP( m_axi_gmem_offset_RRESP ),
    .BVALID( m_axi_gmem_offset_BVALID ),
    .BREADY( m_axi_gmem_offset_BREADY ),
    .BRESP( m_axi_gmem_offset_BRESP ),
    .BID( m_axi_gmem_offset_BID ),
    .BUSER( m_axi_gmem_offset_BUSER ),
    .ACLK( ap_clk ),
    .ARESET( ap_rst_n_inv ),
    .ACLK_EN( backsub_gmem_offset_m_axi_U_ap_dummy_ce ),
    .I_ARVALID( gmem_offset_ARVALID ),
    .I_ARREADY( gmem_offset_ARREADY ),
    .I_ARADDR( gmem_offset_ARADDR ),
    .I_ARID( gmem_offset_ARID ),
    .I_ARLEN( gmem_offset_ARLEN ),
    .I_ARSIZE( gmem_offset_ARSIZE ),
    .I_ARLOCK( gmem_offset_ARLOCK ),
    .I_ARCACHE( gmem_offset_ARCACHE ),
    .I_ARQOS( gmem_offset_ARQOS ),
    .I_ARPROT( gmem_offset_ARPROT ),
    .I_ARUSER( gmem_offset_ARUSER ),
    .I_ARBURST( gmem_offset_ARBURST ),
    .I_ARREGION( gmem_offset_ARREGION ),
    .I_RVALID( gmem_offset_RVALID ),
    .I_RREADY( gmem_offset_RREADY ),
    .I_RDATA( gmem_offset_RDATA ),
    .I_RID( gmem_offset_RID ),
    .I_RUSER( gmem_offset_RUSER ),
    .I_RRESP( gmem_offset_RRESP ),
    .I_RLAST( gmem_offset_RLAST ),
    .I_AWVALID( gmem_offset_AWVALID ),
    .I_AWREADY( gmem_offset_AWREADY ),
    .I_AWADDR( gmem_offset_AWADDR ),
    .I_AWID( gmem_offset_AWID ),
    .I_AWLEN( gmem_offset_AWLEN ),
    .I_AWSIZE( gmem_offset_AWSIZE ),
    .I_AWLOCK( gmem_offset_AWLOCK ),
    .I_AWCACHE( gmem_offset_AWCACHE ),
    .I_AWQOS( gmem_offset_AWQOS ),
    .I_AWPROT( gmem_offset_AWPROT ),
    .I_AWUSER( gmem_offset_AWUSER ),
    .I_AWBURST( gmem_offset_AWBURST ),
    .I_AWREGION( gmem_offset_AWREGION ),
    .I_WVALID( gmem_offset_WVALID ),
    .I_WREADY( gmem_offset_WREADY ),
    .I_WDATA( gmem_offset_WDATA ),
    .I_WID( gmem_offset_WID ),
    .I_WUSER( gmem_offset_WUSER ),
    .I_WLAST( gmem_offset_WLAST ),
    .I_WSTRB( gmem_offset_WSTRB ),
    .I_BVALID( gmem_offset_BVALID ),
    .I_BREADY( gmem_offset_BREADY ),
    .I_BRESP( gmem_offset_BRESP ),
    .I_BID( gmem_offset_BID ),
    .I_BUSER( gmem_offset_BUSER )
);

backsub_yuv_frame #(
    .DataWidth( 32 ),
    .AddressRange( 38400 ),
    .AddressWidth( 16 ))
yuv_frame_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( yuv_frame_address0 ),
    .ce0( yuv_frame_ce0 ),
    .we0( yuv_frame_we0 ),
    .d0( yuv_frame_d0 ),
    .q0( yuv_frame_q0 ),
    .address1( yuv_frame_address1 ),
    .ce1( yuv_frame_ce1 ),
    .q1( yuv_frame_q1 )
);

backsub_grey_frame #(
    .DataWidth( 8 ),
    .AddressRange( 76800 ),
    .AddressWidth( 17 ))
grey_frame_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( grey_frame_address0 ),
    .ce0( grey_frame_ce0 ),
    .we0( grey_frame_we0 ),
    .d0( grey_frame_d0 ),
    .address1( grey_frame_address1 ),
    .ce1( grey_frame_ce1 ),
    .we1( grey_frame_we1 ),
    .d1( grey_frame_d1 ),
    .q1( grey_frame_q1 )
);

backsub_hls_fptoui_float_i8 grp_backsub_hls_fptoui_float_i8_fu_1529(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .x( grp_backsub_hls_fptoui_float_i8_fu_1529_x ),
    .ap_return( grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return ),
    .ap_ce( grp_backsub_hls_fptoui_float_i8_fu_1529_ap_ce )
);

backsub_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
backsub_fadd_32ns_32ns_32_5_full_dsp_U1(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( grp_fu_1534_p0 ),
    .din1( grp_fu_1534_p1 ),
    .ce( grp_fu_1534_ce ),
    .dout( grp_fu_1534_p2 )
);

backsub_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
backsub_fadd_32ns_32ns_32_5_full_dsp_U2(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( grp_fu_1538_p0 ),
    .din1( grp_fu_1538_p1 ),
    .ce( grp_fu_1538_ce ),
    .dout( grp_fu_1538_p2 )
);

backsub_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
backsub_fmul_32ns_32ns_32_4_max_dsp_U3(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( grp_fu_1542_p0 ),
    .din1( grp_fu_1542_p1 ),
    .ce( grp_fu_1542_ce ),
    .dout( grp_fu_1542_p2 )
);

backsub_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
backsub_fmul_32ns_32ns_32_4_max_dsp_U4(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( grp_fu_1547_p0 ),
    .din1( grp_fu_1547_p1 ),
    .ce( grp_fu_1547_ce ),
    .dout( grp_fu_1547_p2 )
);

backsub_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
backsub_fmul_32ns_32ns_32_4_max_dsp_U5(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( grp_fu_1552_p0 ),
    .din1( grp_fu_1552_p1 ),
    .ce( grp_fu_1552_ce ),
    .dout( grp_fu_1552_p2 )
);

backsub_sitofp_32ns_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
backsub_sitofp_32ns_32_6_U6(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( grp_fu_1563_p0 ),
    .ce( grp_fu_1563_ce ),
    .dout( grp_fu_1563_p1 )
);

backsub_sitofp_32ns_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
backsub_sitofp_32ns_32_6_U7(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( grp_fu_1566_p0 ),
    .ce( grp_fu_1566_ce ),
    .dout( grp_fu_1566_p1 )
);

backsub_sitofp_32ns_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
backsub_sitofp_32ns_32_6_U8(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( grp_fu_1569_p0 ),
    .ce( grp_fu_1569_ce ),
    .dout( grp_fu_1569_p1 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_gmem_ARREADY
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_gmem_ARREADY <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_gmem_ARREADY)) begin
                ap_reg_ioackin_gmem_ARREADY <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == gmem_ARREADY)) begin
                ap_reg_ioackin_gmem_ARREADY <= ap_const_logic_1;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_gmem_offset_AWREADY
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_gmem_offset_AWREADY <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_st102_fsm_58)) begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_gmem_offset_AWREADY)) begin
                ap_reg_ioackin_gmem_offset_AWREADY <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == gmem_offset_AWREADY)) begin
                ap_reg_ioackin_gmem_offset_AWREADY <= ap_const_logic_1;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_gmem_offset_WREADY
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_gmem_offset_WREADY <= ap_const_logic_0;
    end else begin
        if (ap_sig_bdd_2486) begin
            if (~((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_7966_pp3_it1) & (ap_const_logic_0 == ap_sig_ioackin_gmem_offset_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it2))) begin
                ap_reg_ioackin_gmem_offset_WREADY <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == gmem_offset_WREADY)) begin
                ap_reg_ioackin_gmem_offset_WREADY <= ap_const_logic_1;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_8) & ~(ap_sig_bdd_440 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond_fu_1953_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_8) & ~(ap_sig_bdd_440 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (ap_const_lv1_0 == exitcond_fu_1953_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_8) & ~(ap_sig_bdd_440 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond_fu_1953_p2)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_440 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10) & (ap_const_lv1_0 == tmp_5_fu_1970_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_9) & (ap_const_lv1_0 == init_read_reg_5844))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it1
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
    end else begin
        if ((~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_9) & (ap_const_lv1_0 == init_read_reg_5844)) | ((ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41)))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it2
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it2 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41)) begin
            ap_reg_ppiten_pp1_it2 <= ap_reg_ppiten_pp1_it1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_9) & (ap_const_lv1_0 == init_read_reg_5844))) begin
            ap_reg_ppiten_pp1_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_42) & (ap_const_lv1_0 == tmp_3_fu_4880_p2))) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_9) & ~(ap_const_lv1_0 == init_read_reg_5844))) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it1
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
    end else begin
        if ((~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg15_fsm_57))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_9) & ~(ap_const_lv1_0 == init_read_reg_5844)) | ((ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg15_fsm_57)))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp3_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_59) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_7966_pp3_it1) & (ap_const_logic_0 == ap_sig_ioackin_gmem_offset_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it2)) & ~(ap_const_lv1_0 == exitcond1_fu_5827_p2))) begin
            ap_reg_ppiten_pp3_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st102_fsm_58) & ~(ap_const_logic_0 == ap_sig_ioackin_gmem_offset_AWREADY))) begin
            ap_reg_ppiten_pp3_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it1
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp3_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_59) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_7966_pp3_it1) & (ap_const_logic_0 == ap_sig_ioackin_gmem_offset_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it2)) & (ap_const_lv1_0 == exitcond1_fu_5827_p2))) begin
            ap_reg_ppiten_pp3_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st102_fsm_58) & ~(ap_const_logic_0 == ap_sig_ioackin_gmem_offset_AWREADY)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_59) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_7966_pp3_it1) & (ap_const_logic_0 == ap_sig_ioackin_gmem_offset_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it2)) & ~(ap_const_lv1_0 == exitcond1_fu_5827_p2)))) begin
            ap_reg_ppiten_pp3_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp3_it2
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp3_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_7966_pp3_it1) & (ap_const_logic_0 == ap_sig_ioackin_gmem_offset_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it2))) begin
            ap_reg_ppiten_pp3_it2 <= ap_reg_ppiten_pp3_it1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st102_fsm_58) & ~(ap_const_logic_0 == ap_sig_ioackin_gmem_offset_AWREADY))) begin
            ap_reg_ppiten_pp3_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_9) & (ap_const_lv1_0 == init_read_reg_5844))) begin
        i1_reg_1494 <= ap_const_lv17_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10))) begin
        i1_reg_1494 <= i_2_15_reg_7013;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_9) & ~(ap_const_lv1_0 == init_read_reg_5844))) begin
        i_reg_1506 <= ap_const_lv17_0;
    end else if ((~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_42) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1))) begin
        i_reg_1506 <= i_1_15_reg_7956;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_59) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_7966_pp3_it1) & (ap_const_logic_0 == ap_sig_ioackin_gmem_offset_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it2)) & (ap_const_lv1_0 == exitcond1_fu_5827_p2))) begin
        indvar8_reg_1518 <= indvar_next9_fu_5833_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st102_fsm_58) & ~(ap_const_logic_0 == ap_sig_ioackin_gmem_offset_AWREADY))) begin
        indvar8_reg_1518 <= ap_const_lv17_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_8) & (exitcond_reg_5864 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_440 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        indvar_reg_1482 <= indvar_next_reg_5868;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        indvar_reg_1482 <= ap_const_lv16_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_59) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_7966_pp3_it1) & (ap_const_logic_0 == ap_sig_ioackin_gmem_offset_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it2)))) begin
        ap_reg_ppstg_exitcond1_reg_7966_pp3_it1 <= exitcond1_reg_7966;
        exitcond1_reg_7966 <= exitcond1_fu_5827_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_8) & ~(ap_sig_bdd_440 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        ap_reg_ppstg_exitcond_reg_5864_pp0_it1 <= exitcond_reg_5864;
        ap_reg_ppstg_indvar_reg_1482_pp0_it1 <= indvar_reg_1482;
        exitcond_reg_5864 <= exitcond_fu_1953_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11)) begin
        ap_reg_ppstg_reg_1613_pp1_it1 <= reg_1613;
        ap_reg_ppstg_reg_1619_pp1_it1 <= reg_1619;
        ap_reg_ppstg_tmp_27_1_reg_5953_pp1_it1[0] <= tmp_27_1_reg_5953[0];ap_reg_ppstg_tmp_27_1_reg_5953_pp1_it1[16 : 2] <= tmp_27_1_reg_5953[16 : 2];
        ap_reg_ppstg_tmp_30_1_reg_5963_pp1_it1[16 : 2] <= tmp_30_1_reg_5963[16 : 2];
        ap_reg_ppstg_tmp_59_reg_5917_pp1_it1 <= tmp_59_reg_5917;
        ap_reg_ppstg_tmp_62_reg_5946_pp1_it1 <= tmp_62_reg_5946;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12)) begin
        ap_reg_ppstg_reg_1624_pp1_it1 <= reg_1624;
        ap_reg_ppstg_reg_1629_pp1_it1 <= reg_1629;
        ap_reg_ppstg_tmp_27_2_reg_6037_pp1_it1[1 : 0] <= tmp_27_2_reg_6037[1 : 0];ap_reg_ppstg_tmp_27_2_reg_6037_pp1_it1[16 : 3] <= tmp_27_2_reg_6037[16 : 3];
        ap_reg_ppstg_tmp_30_2_reg_6047_pp1_it1[1] <= tmp_30_2_reg_6047[1];ap_reg_ppstg_tmp_30_2_reg_6047_pp1_it1[16 : 3] <= tmp_30_2_reg_6047[16 : 3];
        ap_reg_ppstg_tmp_65_reg_6030_pp1_it1 <= tmp_65_reg_6030;
        ap_reg_ppstg_tmp_68_reg_6057_pp1_it1 <= tmp_68_reg_6057;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13)) begin
        ap_reg_ppstg_reg_1634_pp1_it1 <= reg_1634;
        ap_reg_ppstg_reg_1639_pp1_it1 <= reg_1639;
        ap_reg_ppstg_tmp_27_3_reg_6121_pp1_it1[0] <= tmp_27_3_reg_6121[0];ap_reg_ppstg_tmp_27_3_reg_6121_pp1_it1[16 : 3] <= tmp_27_3_reg_6121[16 : 3];
        ap_reg_ppstg_tmp_30_3_reg_6131_pp1_it1[16 : 3] <= tmp_30_3_reg_6131[16 : 3];
        ap_reg_ppstg_tmp_71_reg_6141_pp1_it1 <= tmp_71_reg_6141;
        ap_reg_ppstg_tmp_74_reg_6148_pp1_it1 <= tmp_74_reg_6148;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14)) begin
        ap_reg_ppstg_reg_1644_pp1_it1 <= reg_1644;
        ap_reg_ppstg_reg_1649_pp1_it1 <= reg_1649;
        ap_reg_ppstg_tmp_27_4_reg_6212_pp1_it1[2 : 0] <= tmp_27_4_reg_6212[2 : 0];ap_reg_ppstg_tmp_27_4_reg_6212_pp1_it1[16 : 4] <= tmp_27_4_reg_6212[16 : 4];
        ap_reg_ppstg_tmp_30_4_reg_6222_pp1_it1[2 : 1] <= tmp_30_4_reg_6222[2 : 1];ap_reg_ppstg_tmp_30_4_reg_6222_pp1_it1[16 : 4] <= tmp_30_4_reg_6222[16 : 4];
        ap_reg_ppstg_tmp_77_reg_6232_pp1_it1 <= tmp_77_reg_6232;
        ap_reg_ppstg_tmp_80_reg_6239_pp1_it1 <= tmp_80_reg_6239;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_18)) begin
        ap_reg_ppstg_tmp_101_reg_6638_pp1_it1 <= tmp_101_reg_6638;
        ap_reg_ppstg_tmp_104_reg_6652_pp1_it1 <= tmp_104_reg_6652;
        ap_reg_ppstg_tmp_27_8_reg_6618_pp1_it1[3 : 0] <= tmp_27_8_reg_6618[3 : 0];ap_reg_ppstg_tmp_27_8_reg_6618_pp1_it1[16 : 5] <= tmp_27_8_reg_6618[16 : 5];
        ap_reg_ppstg_tmp_30_8_reg_6628_pp1_it1[3 : 1] <= tmp_30_8_reg_6628[3 : 1];ap_reg_ppstg_tmp_30_8_reg_6628_pp1_it1[16 : 5] <= tmp_30_8_reg_6628[16 : 5];
        ap_reg_ppstg_yuv_struct_y2_write_assign_29_reg_6645_pp1_it1 <= yuv_struct_y2_write_assign_29_reg_6645;
        ap_reg_ppstg_yuv_struct_y2_write_assign_30_reg_6659_pp1_it1 <= yuv_struct_y2_write_assign_30_reg_6659;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10)) begin
        ap_reg_ppstg_tmp_12_reg_5887_pp1_it1[16 : 0] <= tmp_12_reg_5887[16 : 0];
        ap_reg_ppstg_tmp_15_reg_5897_pp1_it1[16 : 1] <= tmp_15_reg_5897[16 : 1];
        ap_reg_ppstg_tmp_5_reg_5878_pp1_it1 <= tmp_5_reg_5878;
        ap_reg_ppstg_tmp_5_reg_5878_pp1_it2 <= ap_reg_ppstg_tmp_5_reg_5878_pp1_it1;
        tmp_5_reg_5878 <= tmp_5_fu_1970_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21)) begin
        ap_reg_ppstg_tmp_27_10_reg_6817_pp1_it1[0] <= tmp_27_10_reg_6817[0];ap_reg_ppstg_tmp_27_10_reg_6817_pp1_it1[3] <= tmp_27_10_reg_6817[3];ap_reg_ppstg_tmp_27_10_reg_6817_pp1_it1[16 : 5] <= tmp_27_10_reg_6817[16 : 5];
        ap_reg_ppstg_tmp_30_10_reg_6827_pp1_it1[3] <= tmp_30_10_reg_6827[3];ap_reg_ppstg_tmp_30_10_reg_6827_pp1_it1[16 : 5] <= tmp_30_10_reg_6827[16 : 5];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22)) begin
        ap_reg_ppstg_tmp_27_11_reg_6874_pp1_it1[2 : 0] <= tmp_27_11_reg_6874[2 : 0];ap_reg_ppstg_tmp_27_11_reg_6874_pp1_it1[16 : 5] <= tmp_27_11_reg_6874[16 : 5];
        ap_reg_ppstg_tmp_30_11_reg_6884_pp1_it1[2 : 1] <= tmp_30_11_reg_6884[2 : 1];ap_reg_ppstg_tmp_30_11_reg_6884_pp1_it1[16 : 5] <= tmp_30_11_reg_6884[16 : 5];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23)) begin
        ap_reg_ppstg_tmp_27_12_reg_6931_pp1_it1[0] <= tmp_27_12_reg_6931[0];ap_reg_ppstg_tmp_27_12_reg_6931_pp1_it1[2] <= tmp_27_12_reg_6931[2];ap_reg_ppstg_tmp_27_12_reg_6931_pp1_it1[16 : 5] <= tmp_27_12_reg_6931[16 : 5];
        ap_reg_ppstg_tmp_30_12_reg_6941_pp1_it1[2] <= tmp_30_12_reg_6941[2];ap_reg_ppstg_tmp_30_12_reg_6941_pp1_it1[16 : 5] <= tmp_30_12_reg_6941[16 : 5];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24)) begin
        ap_reg_ppstg_tmp_27_13_reg_6988_pp1_it1[1 : 0] <= tmp_27_13_reg_6988[1 : 0];ap_reg_ppstg_tmp_27_13_reg_6988_pp1_it1[16 : 5] <= tmp_27_13_reg_6988[16 : 5];
        ap_reg_ppstg_tmp_30_13_reg_6998_pp1_it1[1] <= tmp_30_13_reg_6998[1];ap_reg_ppstg_tmp_30_13_reg_6998_pp1_it1[16 : 5] <= tmp_30_13_reg_6998[16 : 5];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25)) begin
        ap_reg_ppstg_tmp_27_14_reg_7055_pp1_it1[0] <= tmp_27_14_reg_7055[0];ap_reg_ppstg_tmp_27_14_reg_7055_pp1_it1[16 : 5] <= tmp_27_14_reg_7055[16 : 5];
        ap_reg_ppstg_tmp_30_14_reg_7065_pp1_it1[16 : 5] <= tmp_30_14_reg_7065[16 : 5];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15)) begin
        ap_reg_ppstg_tmp_27_5_reg_6303_pp1_it1[0] <= tmp_27_5_reg_6303[0];ap_reg_ppstg_tmp_27_5_reg_6303_pp1_it1[2] <= tmp_27_5_reg_6303[2];ap_reg_ppstg_tmp_27_5_reg_6303_pp1_it1[16 : 4] <= tmp_27_5_reg_6303[16 : 4];
        ap_reg_ppstg_tmp_30_5_reg_6313_pp1_it1[2] <= tmp_30_5_reg_6313[2];ap_reg_ppstg_tmp_30_5_reg_6313_pp1_it1[16 : 4] <= tmp_30_5_reg_6313[16 : 4];
        ap_reg_ppstg_tmp_83_reg_6323_pp1_it1 <= tmp_83_reg_6323;
        ap_reg_ppstg_tmp_86_reg_6337_pp1_it1 <= tmp_86_reg_6337;
        ap_reg_ppstg_yuv_struct_y2_write_assign_23_reg_6330_pp1_it1 <= yuv_struct_y2_write_assign_23_reg_6330;
        ap_reg_ppstg_yuv_struct_y2_write_assign_24_reg_6344_pp1_it1 <= yuv_struct_y2_write_assign_24_reg_6344;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16)) begin
        ap_reg_ppstg_tmp_27_6_reg_6408_pp1_it1[1 : 0] <= tmp_27_6_reg_6408[1 : 0];ap_reg_ppstg_tmp_27_6_reg_6408_pp1_it1[16 : 4] <= tmp_27_6_reg_6408[16 : 4];
        ap_reg_ppstg_tmp_30_6_reg_6418_pp1_it1[1] <= tmp_30_6_reg_6418[1];ap_reg_ppstg_tmp_30_6_reg_6418_pp1_it1[16 : 4] <= tmp_30_6_reg_6418[16 : 4];
        ap_reg_ppstg_tmp_89_reg_6428_pp1_it1 <= tmp_89_reg_6428;
        ap_reg_ppstg_tmp_92_reg_6442_pp1_it1 <= tmp_92_reg_6442;
        ap_reg_ppstg_yuv_struct_y2_write_assign_25_reg_6435_pp1_it1 <= yuv_struct_y2_write_assign_25_reg_6435;
        ap_reg_ppstg_yuv_struct_y2_write_assign_26_reg_6449_pp1_it1 <= yuv_struct_y2_write_assign_26_reg_6449;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17)) begin
        ap_reg_ppstg_tmp_27_7_reg_6513_pp1_it1[0] <= tmp_27_7_reg_6513[0];ap_reg_ppstg_tmp_27_7_reg_6513_pp1_it1[16 : 4] <= tmp_27_7_reg_6513[16 : 4];
        ap_reg_ppstg_tmp_30_7_reg_6523_pp1_it1[16 : 4] <= tmp_30_7_reg_6523[16 : 4];
        ap_reg_ppstg_tmp_95_reg_6533_pp1_it1 <= tmp_95_reg_6533;
        ap_reg_ppstg_tmp_98_reg_6547_pp1_it1 <= tmp_98_reg_6547;
        ap_reg_ppstg_yuv_struct_y2_write_assign_27_reg_6540_pp1_it1 <= yuv_struct_y2_write_assign_27_reg_6540;
        ap_reg_ppstg_yuv_struct_y2_write_assign_28_reg_6554_pp1_it1 <= yuv_struct_y2_write_assign_28_reg_6554;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_19)) begin
        ap_reg_ppstg_tmp_27_9_reg_6703_pp1_it1[0] <= tmp_27_9_reg_6703[0];ap_reg_ppstg_tmp_27_9_reg_6703_pp1_it1[3 : 2] <= tmp_27_9_reg_6703[3 : 2];ap_reg_ppstg_tmp_27_9_reg_6703_pp1_it1[16 : 5] <= tmp_27_9_reg_6703[16 : 5];
        ap_reg_ppstg_tmp_30_9_reg_6713_pp1_it1[3 : 2] <= tmp_30_9_reg_6713[3 : 2];ap_reg_ppstg_tmp_30_9_reg_6713_pp1_it1[16 : 5] <= tmp_30_9_reg_6713[16 : 5];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_20)) begin
        ap_reg_ppstg_tmp_27_s_reg_6760_pp1_it1[1 : 0] <= tmp_27_s_reg_6760[1 : 0];ap_reg_ppstg_tmp_27_s_reg_6760_pp1_it1[3] <= tmp_27_s_reg_6760[3];ap_reg_ppstg_tmp_27_s_reg_6760_pp1_it1[16 : 5] <= tmp_27_s_reg_6760[16 : 5];
        ap_reg_ppstg_tmp_30_s_reg_6770_pp1_it1[1] <= tmp_30_s_reg_6770[1];ap_reg_ppstg_tmp_30_s_reg_6770_pp1_it1[3] <= tmp_30_s_reg_6770[3];ap_reg_ppstg_tmp_30_s_reg_6770_pp1_it1[16 : 5] <= tmp_30_s_reg_6770[16 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10) & ~(ap_const_lv1_0 == tmp_5_fu_1970_p2))) begin
        frame_addr_32_reg_5892 <= tmp_12_fu_1991_p1;
        frame_addr_33_reg_5902[16 : 1] <= tmp_15_fu_2002_p1[16 : 1];
        i_2_s_reg_5907[0] <= i_2_s_fu_2007_p2[0];i_2_s_reg_5907[16 : 2] <= i_2_s_fu_2007_p2[16 : 2];
        tmp_12_reg_5887[16 : 0] <= tmp_12_fu_1991_p1[16 : 0];
        tmp_15_reg_5897[16 : 1] <= tmp_15_fu_2002_p1[16 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & ~(ap_const_lv1_0 == tmp_5_reg_5878))) begin
        frame_addr_34_reg_5958[0] <= tmp_27_1_fu_2044_p1[0];frame_addr_34_reg_5958[16 : 2] <= tmp_27_1_fu_2044_p1[16 : 2];
        frame_addr_35_reg_5968[16 : 2] <= tmp_30_1_fu_2054_p1[16 : 2];
        i_2_1_reg_5973[1 : 0] <= i_2_1_fu_2059_p2[1 : 0];i_2_1_reg_5973[16 : 3] <= i_2_1_fu_2059_p2[16 : 3];
        i_2_2_reg_5983[0] <= i_2_2_fu_2080_p2[0];i_2_2_reg_5983[16 : 3] <= i_2_2_fu_2080_p2[16 : 3];
        tmp_27_1_reg_5953[0] <= tmp_27_1_fu_2044_p1[0];tmp_27_1_reg_5953[16 : 2] <= tmp_27_1_fu_2044_p1[16 : 2];
        tmp_30_1_reg_5963[16 : 2] <= tmp_30_1_fu_2054_p1[16 : 2];
        tmp_59_reg_5917 <= tmp_59_fu_2028_p1;
        tmp_60_reg_5924 <= tmp_60_fu_2032_p1;
        tmp_61_reg_5935 <= tmp_61_fu_2036_p1;
        tmp_62_reg_5946 <= tmp_62_fu_2040_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12))) begin
        frame_addr_36_reg_6042[1 : 0] <= tmp_27_2_fu_2126_p1[1 : 0];frame_addr_36_reg_6042[16 : 3] <= tmp_27_2_fu_2126_p1[16 : 3];
        frame_addr_37_reg_6052[1] <= tmp_30_2_fu_2136_p1[1];frame_addr_37_reg_6052[16 : 3] <= tmp_30_2_fu_2136_p1[16 : 3];
        i_2_3_reg_6064[2 : 0] <= i_2_3_fu_2145_p2[2 : 0];i_2_3_reg_6064[16 : 4] <= i_2_3_fu_2145_p2[16 : 4];
        i_2_4_reg_6074[0] <= i_2_4_fu_2166_p2[0];i_2_4_reg_6074[2] <= i_2_4_fu_2166_p2[2];i_2_4_reg_6074[16 : 4] <= i_2_4_fu_2166_p2[16 : 4];
        tmp_27_2_reg_6037[1 : 0] <= tmp_27_2_fu_2126_p1[1 : 0];tmp_27_2_reg_6037[16 : 3] <= tmp_27_2_fu_2126_p1[16 : 3];
        tmp_30_2_reg_6047[1] <= tmp_30_2_fu_2136_p1[1];tmp_30_2_reg_6047[16 : 3] <= tmp_30_2_fu_2136_p1[16 : 3];
        tmp_63_reg_6008 <= tmp_63_fu_2114_p1;
        tmp_64_reg_6019 <= tmp_64_fu_2118_p1;
        tmp_65_reg_6030 <= tmp_65_fu_2122_p1;
        tmp_68_reg_6057 <= tmp_68_fu_2141_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13))) begin
        frame_addr_38_reg_6126[0] <= tmp_27_3_fu_2207_p1[0];frame_addr_38_reg_6126[16 : 3] <= tmp_27_3_fu_2207_p1[16 : 3];
        frame_addr_39_reg_6136[16 : 3] <= tmp_30_3_fu_2217_p1[16 : 3];
        i_2_5_reg_6155[1 : 0] <= i_2_5_fu_2230_p2[1 : 0];i_2_5_reg_6155[16 : 4] <= i_2_5_fu_2230_p2[16 : 4];
        i_2_6_reg_6165[0] <= i_2_6_fu_2251_p2[0];i_2_6_reg_6165[16 : 4] <= i_2_6_fu_2251_p2[16 : 4];
        tmp_27_3_reg_6121[0] <= tmp_27_3_fu_2207_p1[0];tmp_27_3_reg_6121[16 : 3] <= tmp_27_3_fu_2207_p1[16 : 3];
        tmp_30_3_reg_6131[16 : 3] <= tmp_30_3_fu_2217_p1[16 : 3];
        tmp_66_reg_6099 <= tmp_66_fu_2199_p1;
        tmp_67_reg_6110 <= tmp_67_fu_2203_p1;
        tmp_71_reg_6141 <= tmp_71_fu_2222_p1;
        tmp_74_reg_6148 <= tmp_74_fu_2226_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14))) begin
        frame_addr_40_reg_6217[2 : 0] <= tmp_27_4_fu_2293_p1[2 : 0];frame_addr_40_reg_6217[16 : 4] <= tmp_27_4_fu_2293_p1[16 : 4];
        frame_addr_41_reg_6227[2 : 1] <= tmp_30_4_fu_2303_p1[2 : 1];frame_addr_41_reg_6227[16 : 4] <= tmp_30_4_fu_2303_p1[16 : 4];
        i_2_7_reg_6246[3 : 0] <= i_2_7_fu_2316_p2[3 : 0];i_2_7_reg_6246[16 : 5] <= i_2_7_fu_2316_p2[16 : 5];
        i_2_8_reg_6256[0] <= i_2_8_fu_2337_p2[0];i_2_8_reg_6256[3 : 2] <= i_2_8_fu_2337_p2[3 : 2];i_2_8_reg_6256[16 : 5] <= i_2_8_fu_2337_p2[16 : 5];
        tmp_27_4_reg_6212[2 : 0] <= tmp_27_4_fu_2293_p1[2 : 0];tmp_27_4_reg_6212[16 : 4] <= tmp_27_4_fu_2293_p1[16 : 4];
        tmp_30_4_reg_6222[2 : 1] <= tmp_30_4_fu_2303_p1[2 : 1];tmp_30_4_reg_6222[16 : 4] <= tmp_30_4_fu_2303_p1[16 : 4];
        tmp_69_reg_6190 <= tmp_69_fu_2285_p1;
        tmp_70_reg_6201 <= tmp_70_fu_2289_p1;
        tmp_77_reg_6232 <= tmp_77_fu_2308_p1;
        tmp_80_reg_6239 <= tmp_80_fu_2312_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15))) begin
        frame_addr_42_reg_6308[0] <= tmp_27_5_fu_2379_p1[0];frame_addr_42_reg_6308[2] <= tmp_27_5_fu_2379_p1[2];frame_addr_42_reg_6308[16 : 4] <= tmp_27_5_fu_2379_p1[16 : 4];
        frame_addr_43_reg_6318[2] <= tmp_30_5_fu_2389_p1[2];frame_addr_43_reg_6318[16 : 4] <= tmp_30_5_fu_2389_p1[16 : 4];
        i_2_10_reg_6361[0] <= i_2_10_fu_2423_p2[0];i_2_10_reg_6361[3] <= i_2_10_fu_2423_p2[3];i_2_10_reg_6361[16 : 5] <= i_2_10_fu_2423_p2[16 : 5];
        i_2_9_reg_6351[1 : 0] <= i_2_9_fu_2402_p2[1 : 0];i_2_9_reg_6351[3] <= i_2_9_fu_2402_p2[3];i_2_9_reg_6351[16 : 5] <= i_2_9_fu_2402_p2[16 : 5];
        tmp_27_5_reg_6303[0] <= tmp_27_5_fu_2379_p1[0];tmp_27_5_reg_6303[2] <= tmp_27_5_fu_2379_p1[2];tmp_27_5_reg_6303[16 : 4] <= tmp_27_5_fu_2379_p1[16 : 4];
        tmp_30_5_reg_6313[2] <= tmp_30_5_fu_2389_p1[2];tmp_30_5_reg_6313[16 : 4] <= tmp_30_5_fu_2389_p1[16 : 4];
        tmp_72_reg_6281 <= tmp_72_fu_2371_p1;
        tmp_73_reg_6292 <= tmp_73_fu_2375_p1;
        tmp_83_reg_6323 <= tmp_83_fu_2394_p1;
        tmp_86_reg_6337 <= tmp_86_fu_2398_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16))) begin
        frame_addr_44_reg_6413[1 : 0] <= tmp_27_6_fu_2465_p1[1 : 0];frame_addr_44_reg_6413[16 : 4] <= tmp_27_6_fu_2465_p1[16 : 4];
        frame_addr_45_reg_6423[1] <= tmp_30_6_fu_2475_p1[1];frame_addr_45_reg_6423[16 : 4] <= tmp_30_6_fu_2475_p1[16 : 4];
        i_2_11_reg_6456[2 : 0] <= i_2_11_fu_2488_p2[2 : 0];i_2_11_reg_6456[16 : 5] <= i_2_11_fu_2488_p2[16 : 5];
        i_2_12_reg_6466[0] <= i_2_12_fu_2509_p2[0];i_2_12_reg_6466[2] <= i_2_12_fu_2509_p2[2];i_2_12_reg_6466[16 : 5] <= i_2_12_fu_2509_p2[16 : 5];
        tmp_27_6_reg_6408[1 : 0] <= tmp_27_6_fu_2465_p1[1 : 0];tmp_27_6_reg_6408[16 : 4] <= tmp_27_6_fu_2465_p1[16 : 4];
        tmp_30_6_reg_6418[1] <= tmp_30_6_fu_2475_p1[1];tmp_30_6_reg_6418[16 : 4] <= tmp_30_6_fu_2475_p1[16 : 4];
        tmp_75_reg_6386 <= tmp_75_fu_2457_p1;
        tmp_76_reg_6397 <= tmp_76_fu_2461_p1;
        tmp_89_reg_6428 <= tmp_89_fu_2480_p1;
        tmp_92_reg_6442 <= tmp_92_fu_2484_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17))) begin
        frame_addr_46_reg_6518[0] <= tmp_27_7_fu_2550_p1[0];frame_addr_46_reg_6518[16 : 4] <= tmp_27_7_fu_2550_p1[16 : 4];
        frame_addr_47_reg_6528[16 : 4] <= tmp_30_7_fu_2560_p1[16 : 4];
        i_2_13_reg_6561[1 : 0] <= i_2_13_fu_2573_p2[1 : 0];i_2_13_reg_6561[16 : 5] <= i_2_13_fu_2573_p2[16 : 5];
        i_2_14_reg_6571[0] <= i_2_14_fu_2594_p2[0];i_2_14_reg_6571[16 : 5] <= i_2_14_fu_2594_p2[16 : 5];
        tmp_27_7_reg_6513[0] <= tmp_27_7_fu_2550_p1[0];tmp_27_7_reg_6513[16 : 4] <= tmp_27_7_fu_2550_p1[16 : 4];
        tmp_30_7_reg_6523[16 : 4] <= tmp_30_7_fu_2560_p1[16 : 4];
        tmp_78_reg_6491 <= tmp_78_fu_2542_p1;
        tmp_79_reg_6502 <= tmp_79_fu_2546_p1;
        tmp_95_reg_6533 <= tmp_95_fu_2565_p1;
        tmp_98_reg_6547 <= tmp_98_fu_2569_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_18))) begin
        frame_addr_48_reg_6623[3 : 0] <= tmp_27_8_fu_2636_p1[3 : 0];frame_addr_48_reg_6623[16 : 5] <= tmp_27_8_fu_2636_p1[16 : 5];
        frame_addr_49_reg_6633[3 : 1] <= tmp_30_8_fu_2646_p1[3 : 1];frame_addr_49_reg_6633[16 : 5] <= tmp_30_8_fu_2646_p1[16 : 5];
        tmp_101_reg_6638 <= tmp_101_fu_2651_p1;
        tmp_104_reg_6652 <= tmp_104_fu_2655_p1;
        tmp_27_8_reg_6618[3 : 0] <= tmp_27_8_fu_2636_p1[3 : 0];tmp_27_8_reg_6618[16 : 5] <= tmp_27_8_fu_2636_p1[16 : 5];
        tmp_30_8_reg_6628[3 : 1] <= tmp_30_8_fu_2646_p1[3 : 1];tmp_30_8_reg_6628[16 : 5] <= tmp_30_8_fu_2646_p1[16 : 5];
        tmp_81_reg_6596 <= tmp_81_fu_2628_p1;
        tmp_82_reg_6607 <= tmp_82_fu_2632_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_19))) begin
        frame_addr_50_reg_6708[0] <= tmp_27_9_fu_2680_p1[0];frame_addr_50_reg_6708[3 : 2] <= tmp_27_9_fu_2680_p1[3 : 2];frame_addr_50_reg_6708[16 : 5] <= tmp_27_9_fu_2680_p1[16 : 5];
        frame_addr_51_reg_6718[3 : 2] <= tmp_30_9_fu_2690_p1[3 : 2];frame_addr_51_reg_6718[16 : 5] <= tmp_30_9_fu_2690_p1[16 : 5];
        tmp_27_9_reg_6703[0] <= tmp_27_9_fu_2680_p1[0];tmp_27_9_reg_6703[3 : 2] <= tmp_27_9_fu_2680_p1[3 : 2];tmp_27_9_reg_6703[16 : 5] <= tmp_27_9_fu_2680_p1[16 : 5];
        tmp_30_9_reg_6713[3 : 2] <= tmp_30_9_fu_2690_p1[3 : 2];tmp_30_9_reg_6713[16 : 5] <= tmp_30_9_fu_2690_p1[16 : 5];
        tmp_84_reg_6681 <= tmp_84_fu_2672_p1;
        tmp_85_reg_6692 <= tmp_85_fu_2676_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_20))) begin
        frame_addr_52_reg_6765[1 : 0] <= tmp_27_s_fu_2716_p1[1 : 0];frame_addr_52_reg_6765[3] <= tmp_27_s_fu_2716_p1[3];frame_addr_52_reg_6765[16 : 5] <= tmp_27_s_fu_2716_p1[16 : 5];
        frame_addr_53_reg_6775[1] <= tmp_30_s_fu_2726_p1[1];frame_addr_53_reg_6775[3] <= tmp_30_s_fu_2726_p1[3];frame_addr_53_reg_6775[16 : 5] <= tmp_30_s_fu_2726_p1[16 : 5];
        tmp_27_s_reg_6760[1 : 0] <= tmp_27_s_fu_2716_p1[1 : 0];tmp_27_s_reg_6760[3] <= tmp_27_s_fu_2716_p1[3];tmp_27_s_reg_6760[16 : 5] <= tmp_27_s_fu_2716_p1[16 : 5];
        tmp_30_s_reg_6770[1] <= tmp_30_s_fu_2726_p1[1];tmp_30_s_reg_6770[3] <= tmp_30_s_fu_2726_p1[3];tmp_30_s_reg_6770[16 : 5] <= tmp_30_s_fu_2726_p1[16 : 5];
        tmp_87_reg_6738 <= tmp_87_fu_2708_p1;
        tmp_88_reg_6749 <= tmp_88_fu_2712_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21))) begin
        frame_addr_54_reg_6822[0] <= tmp_27_10_fu_2751_p1[0];frame_addr_54_reg_6822[3] <= tmp_27_10_fu_2751_p1[3];frame_addr_54_reg_6822[16 : 5] <= tmp_27_10_fu_2751_p1[16 : 5];
        frame_addr_55_reg_6832[3] <= tmp_30_10_fu_2761_p1[3];frame_addr_55_reg_6832[16 : 5] <= tmp_30_10_fu_2761_p1[16 : 5];
        tmp_27_10_reg_6817[0] <= tmp_27_10_fu_2751_p1[0];tmp_27_10_reg_6817[3] <= tmp_27_10_fu_2751_p1[3];tmp_27_10_reg_6817[16 : 5] <= tmp_27_10_fu_2751_p1[16 : 5];
        tmp_30_10_reg_6827[3] <= tmp_30_10_fu_2761_p1[3];tmp_30_10_reg_6827[16 : 5] <= tmp_30_10_fu_2761_p1[16 : 5];
        tmp_90_reg_6795 <= tmp_90_fu_2743_p1;
        tmp_91_reg_6806 <= tmp_91_fu_2747_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22))) begin
        frame_addr_56_reg_6879[2 : 0] <= tmp_27_11_fu_2787_p1[2 : 0];frame_addr_56_reg_6879[16 : 5] <= tmp_27_11_fu_2787_p1[16 : 5];
        frame_addr_57_reg_6889[2 : 1] <= tmp_30_11_fu_2797_p1[2 : 1];frame_addr_57_reg_6889[16 : 5] <= tmp_30_11_fu_2797_p1[16 : 5];
        tmp_27_11_reg_6874[2 : 0] <= tmp_27_11_fu_2787_p1[2 : 0];tmp_27_11_reg_6874[16 : 5] <= tmp_27_11_fu_2787_p1[16 : 5];
        tmp_30_11_reg_6884[2 : 1] <= tmp_30_11_fu_2797_p1[2 : 1];tmp_30_11_reg_6884[16 : 5] <= tmp_30_11_fu_2797_p1[16 : 5];
        tmp_93_reg_6852 <= tmp_93_fu_2779_p1;
        tmp_94_reg_6863 <= tmp_94_fu_2783_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23))) begin
        frame_addr_58_reg_6936[0] <= tmp_27_12_fu_2822_p1[0];frame_addr_58_reg_6936[2] <= tmp_27_12_fu_2822_p1[2];frame_addr_58_reg_6936[16 : 5] <= tmp_27_12_fu_2822_p1[16 : 5];
        frame_addr_59_reg_6946[2] <= tmp_30_12_fu_2832_p1[2];frame_addr_59_reg_6946[16 : 5] <= tmp_30_12_fu_2832_p1[16 : 5];
        tmp_27_12_reg_6931[0] <= tmp_27_12_fu_2822_p1[0];tmp_27_12_reg_6931[2] <= tmp_27_12_fu_2822_p1[2];tmp_27_12_reg_6931[16 : 5] <= tmp_27_12_fu_2822_p1[16 : 5];
        tmp_30_12_reg_6941[2] <= tmp_30_12_fu_2832_p1[2];tmp_30_12_reg_6941[16 : 5] <= tmp_30_12_fu_2832_p1[16 : 5];
        tmp_96_reg_6909 <= tmp_96_fu_2814_p1;
        tmp_97_reg_6920 <= tmp_97_fu_2818_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24))) begin
        frame_addr_60_reg_6993[1 : 0] <= tmp_27_13_fu_2857_p1[1 : 0];frame_addr_60_reg_6993[16 : 5] <= tmp_27_13_fu_2857_p1[16 : 5];
        frame_addr_61_reg_7003[1] <= tmp_30_13_fu_2867_p1[1];frame_addr_61_reg_7003[16 : 5] <= tmp_30_13_fu_2867_p1[16 : 5];
        tmp_100_reg_6977 <= tmp_100_fu_2853_p1;
        tmp_27_13_reg_6988[1 : 0] <= tmp_27_13_fu_2857_p1[1 : 0];tmp_27_13_reg_6988[16 : 5] <= tmp_27_13_fu_2857_p1[16 : 5];
        tmp_29_14_reg_7008[16 : 5] <= tmp_29_14_fu_2872_p2[16 : 5];
        tmp_30_13_reg_6998[1] <= tmp_30_13_fu_2867_p1[1];tmp_30_13_reg_6998[16 : 5] <= tmp_30_13_fu_2867_p1[16 : 5];
        tmp_99_reg_6966 <= tmp_99_fu_2849_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25))) begin
        frame_addr_62_reg_7060[0] <= tmp_27_14_fu_2904_p1[0];frame_addr_62_reg_7060[16 : 5] <= tmp_27_14_fu_2904_p1[16 : 5];
        frame_addr_63_reg_7070[16 : 5] <= tmp_30_14_fu_2908_p1[16 : 5];
        tmp_102_reg_7033 <= tmp_102_fu_2896_p1;
        tmp_103_reg_7044 <= tmp_103_fu_2900_p1;
        tmp_27_14_reg_7055[0] <= tmp_27_14_fu_2904_p1[0];tmp_27_14_reg_7055[16 : 5] <= tmp_27_14_fu_2904_p1[16 : 5];
        tmp_30_14_reg_7065[16 : 5] <= tmp_30_14_fu_2908_p1[16 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        frame_out_read_reg_5848 <= frame_out;
        init_read_reg_5844 <= init_read_read_fu_222_p2;
        tmp_13_reg_5853 <= {{frame_in[ap_const_lv32_1F : ap_const_lv32_2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_8) & (exitcond_reg_5864 == ap_const_lv1_0) & ~(ap_sig_bdd_440 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        gmem_addr_read_reg_5873 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_59) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_7966_pp3_it1) & (ap_const_logic_0 == ap_sig_ioackin_gmem_offset_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it2)) & (ap_const_lv1_0 == exitcond1_reg_7966))) begin
        grey_frame_load_reg_7980 <= grey_frame_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg5_fsm_47))) begin
        i_1_10_reg_7859[0] <= i_1_10_fu_5320_p2[0];i_1_10_reg_7859[3] <= i_1_10_fu_5320_p2[3];i_1_10_reg_7859[16 : 5] <= i_1_10_fu_5320_p2[16 : 5];
        i_1_9_reg_7849[1 : 0] <= i_1_9_fu_5299_p2[1 : 0];i_1_9_reg_7849[3] <= i_1_9_fu_5299_p2[3];i_1_9_reg_7849[16 : 5] <= i_1_9_fu_5299_p2[16 : 5];
        tmp_50_reg_7835 <= tmp_50_fu_5291_p1;
        tmp_51_reg_7842 <= tmp_51_fu_5295_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg6_fsm_48))) begin
        i_1_11_reg_7883[2 : 0] <= i_1_11_fu_5382_p2[2 : 0];i_1_11_reg_7883[16 : 5] <= i_1_11_fu_5382_p2[16 : 5];
        i_1_12_reg_7893[0] <= i_1_12_fu_5403_p2[0];i_1_12_reg_7893[2] <= i_1_12_fu_5403_p2[2];i_1_12_reg_7893[16 : 5] <= i_1_12_fu_5403_p2[16 : 5];
        tmp_52_reg_7869 <= tmp_52_fu_5374_p1;
        tmp_53_reg_7876 <= tmp_53_fu_5378_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg7_fsm_49))) begin
        i_1_13_reg_7917[1 : 0] <= i_1_13_fu_5465_p2[1 : 0];i_1_13_reg_7917[16 : 5] <= i_1_13_fu_5465_p2[16 : 5];
        i_1_14_reg_7927[0] <= i_1_14_fu_5486_p2[0];i_1_14_reg_7927[16 : 5] <= i_1_14_fu_5486_p2[16 : 5];
        tmp_54_reg_7903 <= tmp_54_fu_5457_p1;
        tmp_55_reg_7910 <= tmp_55_fu_5461_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg15_fsm_57))) begin
        i_1_15_reg_7956 <= i_1_15_fu_5785_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_43) & ~(ap_const_lv1_0 == tmp_3_reg_7687))) begin
        i_1_1_reg_7713[1 : 0] <= i_1_1_fu_4967_p2[1 : 0];i_1_1_reg_7713[16 : 3] <= i_1_1_fu_4967_p2[16 : 3];
        i_1_2_reg_7723[0] <= i_1_2_fu_4988_p2[0];i_1_2_reg_7723[16 : 3] <= i_1_2_fu_4988_p2[16 : 3];
        tmp_43_reg_7706 <= tmp_43_fu_4963_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg2_fsm_44))) begin
        i_1_3_reg_7747[2 : 0] <= i_1_3_fu_5050_p2[2 : 0];i_1_3_reg_7747[16 : 4] <= i_1_3_fu_5050_p2[16 : 4];
        i_1_4_reg_7757[0] <= i_1_4_fu_5071_p2[0];i_1_4_reg_7757[2] <= i_1_4_fu_5071_p2[2];i_1_4_reg_7757[16 : 4] <= i_1_4_fu_5071_p2[16 : 4];
        tmp_44_reg_7733 <= tmp_44_fu_5042_p1;
        tmp_45_reg_7740 <= tmp_45_fu_5046_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg3_fsm_45))) begin
        i_1_5_reg_7781[1 : 0] <= i_1_5_fu_5133_p2[1 : 0];i_1_5_reg_7781[16 : 4] <= i_1_5_fu_5133_p2[16 : 4];
        i_1_6_reg_7791[0] <= i_1_6_fu_5154_p2[0];i_1_6_reg_7791[16 : 4] <= i_1_6_fu_5154_p2[16 : 4];
        tmp_46_reg_7767 <= tmp_46_fu_5125_p1;
        tmp_47_reg_7774 <= tmp_47_fu_5129_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg4_fsm_46))) begin
        i_1_7_reg_7815[3 : 0] <= i_1_7_fu_5216_p2[3 : 0];i_1_7_reg_7815[16 : 5] <= i_1_7_fu_5216_p2[16 : 5];
        i_1_8_reg_7825[0] <= i_1_8_fu_5237_p2[0];i_1_8_reg_7825[3 : 2] <= i_1_8_fu_5237_p2[3 : 2];i_1_8_reg_7825[16 : 5] <= i_1_8_fu_5237_p2[16 : 5];
        tmp_48_reg_7801 <= tmp_48_fu_5208_p1;
        tmp_49_reg_7808 <= tmp_49_fu_5212_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_42) & ~(ap_const_lv1_0 == tmp_3_fu_4880_p2))) begin
        i_1_s_reg_7696[0] <= i_1_s_fu_4901_p2[0];i_1_s_reg_7696[16 : 2] <= i_1_s_fu_4901_p2[16 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24))) begin
        i_2_15_reg_7013 <= i_2_15_fu_2878_p2;
        pix_13_12_reg_6972 <= {{frame_Dout_A[ap_const_lv32_F : ap_const_lv32_8]}};
        pix_23_12_reg_6983 <= {{frame_Dout_B[ap_const_lv32_F : ap_const_lv32_8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_8) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_440 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        indvar_next_reg_5868 <= indvar_next_fu_1959_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_18))) begin
        not_tmp_1_reg_7477 <= not_tmp_1_fu_3449_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39))) begin
        not_tmp_65_10_reg_7637 <= not_tmp_65_10_fu_4443_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1))) begin
        not_tmp_65_11_reg_7647 <= not_tmp_65_11_fu_4537_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it2))) begin
        not_tmp_65_12_reg_7657 <= not_tmp_65_12_fu_4631_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it2))) begin
        not_tmp_65_13_reg_7667 <= not_tmp_65_13_fu_4725_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it2))) begin
        not_tmp_65_14_reg_7677 <= not_tmp_65_14_fu_4819_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_19))) begin
        not_tmp_65_1_reg_7497 <= not_tmp_65_1_fu_3496_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1))) begin
        not_tmp_65_2_reg_7537 <= not_tmp_65_2_fu_3591_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23))) begin
        not_tmp_65_3_reg_7547 <= not_tmp_65_3_fu_3686_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1))) begin
        not_tmp_65_4_reg_7557 <= not_tmp_65_4_fu_3781_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27))) begin
        not_tmp_65_5_reg_7567 <= not_tmp_65_5_fu_3876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1))) begin
        not_tmp_65_6_reg_7582 <= not_tmp_65_6_fu_3971_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31))) begin
        not_tmp_65_7_reg_7592 <= not_tmp_65_7_fu_4066_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1))) begin
        not_tmp_65_8_reg_7602 <= not_tmp_65_8_fu_4161_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35))) begin
        not_tmp_65_9_reg_7617 <= not_tmp_65_9_fu_4255_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1))) begin
        not_tmp_65_s_reg_7627 <= not_tmp_65_s_fu_4349_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40))) begin
        not_tmp_69_10_reg_7642 <= not_tmp_69_10_fu_4490_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10))) begin
        not_tmp_69_11_reg_7652 <= not_tmp_69_11_fu_4584_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it2))) begin
        not_tmp_69_12_reg_7662 <= not_tmp_69_12_fu_4678_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it2))) begin
        not_tmp_69_13_reg_7672 <= not_tmp_69_13_fu_4772_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it2))) begin
        not_tmp_69_14_reg_7682 <= not_tmp_69_14_fu_4866_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_20))) begin
        not_tmp_69_1_reg_7517 <= not_tmp_69_1_fu_3544_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22))) begin
        not_tmp_69_2_reg_7542 <= not_tmp_69_2_fu_3639_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24))) begin
        not_tmp_69_3_reg_7552 <= not_tmp_69_3_fu_3734_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26))) begin
        not_tmp_69_4_reg_7562 <= not_tmp_69_4_fu_3829_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28))) begin
        not_tmp_69_5_reg_7572 <= not_tmp_69_5_fu_3924_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30))) begin
        not_tmp_69_6_reg_7587 <= not_tmp_69_6_fu_4019_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32))) begin
        not_tmp_69_7_reg_7597 <= not_tmp_69_7_fu_4114_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34))) begin
        not_tmp_69_8_reg_7607 <= not_tmp_69_8_fu_4208_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36))) begin
        not_tmp_69_9_reg_7622 <= not_tmp_69_9_fu_4302_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38))) begin
        not_tmp_69_s_reg_7632 <= not_tmp_69_s_fu_4396_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1))) begin
        not_tmp_s_reg_7457 <= not_tmp_s_fu_3401_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22))) begin
        pix_13_10_reg_6858 <= {{frame_Dout_A[ap_const_lv32_F : ap_const_lv32_8]}};
        pix_23_10_reg_6869 <= {{frame_Dout_B[ap_const_lv32_F : ap_const_lv32_8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23))) begin
        pix_13_11_reg_6915 <= {{frame_Dout_A[ap_const_lv32_F : ap_const_lv32_8]}};
        pix_23_11_reg_6926 <= {{frame_Dout_B[ap_const_lv32_F : ap_const_lv32_8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25))) begin
        pix_13_13_reg_7039 <= {{frame_Dout_A[ap_const_lv32_F : ap_const_lv32_8]}};
        pix_23_13_reg_7050 <= {{frame_Dout_B[ap_const_lv32_F : ap_const_lv32_8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26))) begin
        pix_13_14_reg_7096 <= {{frame_Dout_A[ap_const_lv32_F : ap_const_lv32_8]}};
        pix_23_14_reg_7107 <= {{frame_Dout_B[ap_const_lv32_F : ap_const_lv32_8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12))) begin
        pix_13_1_reg_6014 <= {{frame_Dout_A[ap_const_lv32_F : ap_const_lv32_8]}};
        pix_23_1_reg_6025 <= {{frame_Dout_B[ap_const_lv32_F : ap_const_lv32_8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13))) begin
        pix_13_2_reg_6105 <= {{frame_Dout_A[ap_const_lv32_F : ap_const_lv32_8]}};
        pix_23_2_reg_6116 <= {{frame_Dout_B[ap_const_lv32_F : ap_const_lv32_8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14))) begin
        pix_13_3_reg_6196 <= {{frame_Dout_A[ap_const_lv32_F : ap_const_lv32_8]}};
        pix_23_3_reg_6207 <= {{frame_Dout_B[ap_const_lv32_F : ap_const_lv32_8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15))) begin
        pix_13_4_reg_6287 <= {{frame_Dout_A[ap_const_lv32_F : ap_const_lv32_8]}};
        pix_23_4_reg_6298 <= {{frame_Dout_B[ap_const_lv32_F : ap_const_lv32_8]}};
        yuv_struct_y2_write_assign_23_reg_6330 <= {{yuv_frame_q1[ap_const_lv32_17 : ap_const_lv32_10]}};
        yuv_struct_y2_write_assign_24_reg_6344 <= {{yuv_frame_q0[ap_const_lv32_17 : ap_const_lv32_10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16))) begin
        pix_13_5_reg_6392 <= {{frame_Dout_A[ap_const_lv32_F : ap_const_lv32_8]}};
        pix_23_5_reg_6403 <= {{frame_Dout_B[ap_const_lv32_F : ap_const_lv32_8]}};
        yuv_struct_y2_write_assign_25_reg_6435 <= {{yuv_frame_q1[ap_const_lv32_17 : ap_const_lv32_10]}};
        yuv_struct_y2_write_assign_26_reg_6449 <= {{yuv_frame_q0[ap_const_lv32_17 : ap_const_lv32_10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17))) begin
        pix_13_6_reg_6497 <= {{frame_Dout_A[ap_const_lv32_F : ap_const_lv32_8]}};
        pix_23_6_reg_6508 <= {{frame_Dout_B[ap_const_lv32_F : ap_const_lv32_8]}};
        yuv_struct_y2_write_assign_27_reg_6540 <= {{yuv_frame_q1[ap_const_lv32_17 : ap_const_lv32_10]}};
        yuv_struct_y2_write_assign_28_reg_6554 <= {{yuv_frame_q0[ap_const_lv32_17 : ap_const_lv32_10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_18))) begin
        pix_13_7_reg_6602 <= {{frame_Dout_A[ap_const_lv32_F : ap_const_lv32_8]}};
        pix_23_7_reg_6613 <= {{frame_Dout_B[ap_const_lv32_F : ap_const_lv32_8]}};
        yuv_struct_y2_write_assign_29_reg_6645 <= {{yuv_frame_q1[ap_const_lv32_17 : ap_const_lv32_10]}};
        yuv_struct_y2_write_assign_30_reg_6659 <= {{yuv_frame_q0[ap_const_lv32_17 : ap_const_lv32_10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_19))) begin
        pix_13_8_reg_6687 <= {{frame_Dout_A[ap_const_lv32_F : ap_const_lv32_8]}};
        pix_23_8_reg_6698 <= {{frame_Dout_B[ap_const_lv32_F : ap_const_lv32_8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_20))) begin
        pix_13_9_reg_6744 <= {{frame_Dout_A[ap_const_lv32_F : ap_const_lv32_8]}};
        pix_23_9_reg_6755 <= {{frame_Dout_B[ap_const_lv32_F : ap_const_lv32_8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21))) begin
        pix_13_s_reg_6801 <= {{frame_Dout_A[ap_const_lv32_F : ap_const_lv32_8]}};
        pix_23_s_reg_6812 <= {{frame_Dout_B[ap_const_lv32_F : ap_const_lv32_8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878))) begin
        pix_1_reg_5930 <= {{frame_Dout_A[ap_const_lv32_F : ap_const_lv32_8]}};
        pix_3_reg_5941 <= {{frame_Dout_B[ap_const_lv32_F : ap_const_lv32_8]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_43) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg2_fsm_44)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg4_fsm_46)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg8_fsm_50)))) begin
        reg_1613 <= {{yuv_frame_q0[ap_const_lv32_17 : ap_const_lv32_10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg2_fsm_44)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg3_fsm_45)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg5_fsm_47)))) begin
        reg_1619 <= {{yuv_frame_q1[ap_const_lv32_17 : ap_const_lv32_10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg4_fsm_46)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg7_fsm_49)))) begin
        reg_1624 <= {{yuv_frame_q1[ap_const_lv32_17 : ap_const_lv32_10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg3_fsm_45)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg6_fsm_48)))) begin
        reg_1629 <= {{yuv_frame_q0[ap_const_lv32_17 : ap_const_lv32_10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg6_fsm_48)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13)))) begin
        reg_1634 <= {{yuv_frame_q1[ap_const_lv32_17 : ap_const_lv32_10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg5_fsm_47)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13)))) begin
        reg_1639 <= {{yuv_frame_q0[ap_const_lv32_17 : ap_const_lv32_10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg8_fsm_50)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14)))) begin
        reg_1644 <= {{yuv_frame_q1[ap_const_lv32_17 : ap_const_lv32_10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg7_fsm_49)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14)))) begin
        reg_1649 <= {{yuv_frame_q0[ap_const_lv32_17 : ap_const_lv32_10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1)))) begin
        reg_1654 <= grp_fu_1563_p1;
        reg_1659 <= grp_fu_1566_p1;
        reg_1664 <= grp_fu_1569_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1)))) begin
        reg_1669 <= grp_fu_1563_p1;
        reg_1674 <= grp_fu_1566_p1;
        reg_1679 <= grp_fu_1569_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15)))) begin
        reg_1684 <= grp_fu_1563_p1;
        reg_1689 <= grp_fu_1566_p1;
        reg_1694 <= grp_fu_1569_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16)))) begin
        reg_1699 <= grp_fu_1563_p1;
        reg_1704 <= grp_fu_1566_p1;
        reg_1709 <= grp_fu_1569_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36)))) begin
        reg_1714 <= grp_fu_1542_p2;
        reg_1720 <= grp_fu_1547_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39)))) begin
        reg_1727 <= grp_fu_1552_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32)))) begin
        reg_1733 <= grp_fu_1542_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32)))) begin
        reg_1740 <= grp_fu_1547_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40)))) begin
        reg_1746 <= grp_fu_1552_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28)))) begin
        reg_1752 <= grp_fu_1542_p2;
        reg_1759 <= grp_fu_1547_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15)))) begin
        reg_1765 <= grp_fu_1552_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1)))) begin
        reg_1772 <= grp_fu_1542_p2;
        reg_1778 <= grp_fu_1547_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36)))) begin
        reg_1785 <= grp_fu_1552_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40)))) begin
        reg_1790 <= grp_fu_1542_p2;
        reg_1797 <= grp_fu_1547_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1)))) begin
        reg_1803 <= grp_fu_1552_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_19)))) begin
        reg_1809 <= grp_fu_1534_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1)))) begin
        reg_1815 <= grp_fu_1552_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1)))) begin
        reg_1821 <= grp_fu_1534_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_18)))) begin
        reg_1827 <= grp_fu_1538_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_20)))) begin
        reg_1833 <= grp_fu_1534_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22)))) begin
        reg_1839 <= grp_fu_1534_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_19)))) begin
        reg_1845 <= grp_fu_1538_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23)))) begin
        reg_1851 <= grp_fu_1534_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_20)))) begin
        reg_1857 <= grp_fu_1538_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24)))) begin
        reg_1863 <= grp_fu_1534_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1)))) begin
        reg_1869 <= grp_fu_1538_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1)))) begin
        reg_1875 <= grp_fu_1534_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22)))) begin
        reg_1881 <= grp_fu_1538_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24)))) begin
        reg_1887 <= grp_fu_1538_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1)))) begin
        reg_1893 <= grp_fu_1538_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30)))) begin
        reg_1899 <= grp_fu_1538_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36)))) begin
        reg_1905 <= grp_fu_1538_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10)))) begin
        reg_1911 <= grp_fu_1538_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it2)))) begin
        reg_1917 <= grp_fu_1538_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it2)))) begin
        reg_1923 <= grp_fu_1538_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38)))) begin
        reg_1928 <= grp_fu_1538_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26))) begin
        tmp_105_reg_7090 <= tmp_105_fu_2939_p1;
        tmp_106_reg_7101 <= tmp_106_fu_2943_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg15_fsm_57))) begin
        tmp_21_14_reg_7951[16 : 5] <= tmp_21_14_fu_5779_p2[16 : 5];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_42)) begin
        tmp_3_reg_7687 <= tmp_3_fu_4880_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41))) begin
        tmp_46_10_reg_7362 <= grp_fu_1534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10))) begin
        tmp_46_11_reg_7382 <= grp_fu_1534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1))) begin
        tmp_46_13_reg_7427 <= grp_fu_1534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1))) begin
        tmp_46_14_reg_7432 <= grp_fu_1534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30))) begin
        tmp_46_3_reg_7157 <= grp_fu_1534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34))) begin
        tmp_46_6_reg_7242 <= grp_fu_1534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37))) begin
        tmp_46_8_reg_7297 <= grp_fu_1534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38))) begin
        tmp_46_9_reg_7317 <= grp_fu_1534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1))) begin
        tmp_49_10_reg_7472 <= grp_fu_1552_p2;
        tmp_49_s_reg_7462 <= grp_fu_1542_p2;
        tmp_60_s_reg_7467 <= grp_fu_1547_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_18))) begin
        tmp_49_11_reg_7487 <= grp_fu_1547_p2;
        tmp_60_10_reg_7482 <= grp_fu_1542_p2;
        tmp_60_11_reg_7492 <= grp_fu_1552_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_19))) begin
        tmp_49_12_reg_7502 <= grp_fu_1542_p2;
        tmp_49_13_reg_7512 <= grp_fu_1552_p2;
        tmp_60_12_reg_7507 <= grp_fu_1547_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_20))) begin
        tmp_49_14_reg_7527 <= grp_fu_1547_p2;
        tmp_60_13_reg_7522 <= grp_fu_1542_p2;
        tmp_60_14_reg_7532 <= grp_fu_1552_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16))) begin
        tmp_49_9_reg_7447 <= grp_fu_1547_p2;
        tmp_60_8_reg_7442 <= grp_fu_1542_p2;
        tmp_60_9_reg_7452 <= grp_fu_1552_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28))) begin
        tmp_50_10_reg_7577 <= grp_fu_1538_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg8_fsm_50))) begin
        tmp_56_reg_7937 <= tmp_56_fu_5540_p1;
        tmp_57_reg_7944 <= tmp_57_fu_5544_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1))) begin
        tmp_57_11_reg_7402 <= grp_fu_1534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1))) begin
        tmp_57_12_reg_7422 <= grp_fu_1534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32))) begin
        tmp_57_4_reg_7192 <= grp_fu_1534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36))) begin
        tmp_57_7_reg_7277 <= grp_fu_1534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39))) begin
        tmp_57_9_reg_7332 <= grp_fu_1534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40))) begin
        tmp_57_s_reg_7347 <= grp_fu_1534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15))) begin
        tmp_60_7_reg_7437 <= grp_fu_1547_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34))) begin
        tmp_61_11_reg_7612 <= grp_fu_1538_p2;
    end
end

always @ (gmem_offset_BVALID or ap_sig_cseq_ST_st110_fsm_64) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st110_fsm_64) & ~(gmem_offset_BVALID == ap_const_logic_0))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (gmem_offset_BVALID or ap_sig_cseq_ST_st110_fsm_64) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st110_fsm_64) & ~(gmem_offset_BVALID == ap_const_logic_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_431) begin
    if (ap_sig_bdd_431) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_8 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_763) begin
    if (ap_sig_bdd_763) begin
        ap_sig_cseq_ST_pp1_stg0_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg0_fsm_10 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_854) begin
    if (ap_sig_bdd_854) begin
        ap_sig_cseq_ST_pp1_stg10_fsm_20 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg10_fsm_20 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_633) begin
    if (ap_sig_bdd_633) begin
        ap_sig_cseq_ST_pp1_stg11_fsm_21 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg11_fsm_21 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_713) begin
    if (ap_sig_bdd_713) begin
        ap_sig_cseq_ST_pp1_stg12_fsm_22 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg12_fsm_22 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_788) begin
    if (ap_sig_bdd_788) begin
        ap_sig_cseq_ST_pp1_stg13_fsm_23 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg13_fsm_23 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_863) begin
    if (ap_sig_bdd_863) begin
        ap_sig_cseq_ST_pp1_stg14_fsm_24 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg14_fsm_24 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_643) begin
    if (ap_sig_bdd_643) begin
        ap_sig_cseq_ST_pp1_stg15_fsm_25 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg15_fsm_25 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_723) begin
    if (ap_sig_bdd_723) begin
        ap_sig_cseq_ST_pp1_stg16_fsm_26 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg16_fsm_26 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_798) begin
    if (ap_sig_bdd_798) begin
        ap_sig_cseq_ST_pp1_stg17_fsm_27 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg17_fsm_27 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_873) begin
    if (ap_sig_bdd_873) begin
        ap_sig_cseq_ST_pp1_stg18_fsm_28 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg18_fsm_28 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_653) begin
    if (ap_sig_bdd_653) begin
        ap_sig_cseq_ST_pp1_stg19_fsm_29 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg19_fsm_29 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_461) begin
    if (ap_sig_bdd_461) begin
        ap_sig_cseq_ST_pp1_stg1_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg1_fsm_11 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_733) begin
    if (ap_sig_bdd_733) begin
        ap_sig_cseq_ST_pp1_stg20_fsm_30 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg20_fsm_30 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_808) begin
    if (ap_sig_bdd_808) begin
        ap_sig_cseq_ST_pp1_stg21_fsm_31 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg21_fsm_31 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_883) begin
    if (ap_sig_bdd_883) begin
        ap_sig_cseq_ST_pp1_stg22_fsm_32 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg22_fsm_32 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_663) begin
    if (ap_sig_bdd_663) begin
        ap_sig_cseq_ST_pp1_stg23_fsm_33 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg23_fsm_33 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_743) begin
    if (ap_sig_bdd_743) begin
        ap_sig_cseq_ST_pp1_stg24_fsm_34 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg24_fsm_34 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_818) begin
    if (ap_sig_bdd_818) begin
        ap_sig_cseq_ST_pp1_stg25_fsm_35 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg25_fsm_35 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_893) begin
    if (ap_sig_bdd_893) begin
        ap_sig_cseq_ST_pp1_stg26_fsm_36 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg26_fsm_36 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_673) begin
    if (ap_sig_bdd_673) begin
        ap_sig_cseq_ST_pp1_stg27_fsm_37 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg27_fsm_37 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_753) begin
    if (ap_sig_bdd_753) begin
        ap_sig_cseq_ST_pp1_stg28_fsm_38 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg28_fsm_38 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_828) begin
    if (ap_sig_bdd_828) begin
        ap_sig_cseq_ST_pp1_stg29_fsm_39 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg29_fsm_39 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_552) begin
    if (ap_sig_bdd_552) begin
        ap_sig_cseq_ST_pp1_stg2_fsm_12 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg2_fsm_12 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_903) begin
    if (ap_sig_bdd_903) begin
        ap_sig_cseq_ST_pp1_stg30_fsm_40 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg30_fsm_40 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_683) begin
    if (ap_sig_bdd_683) begin
        ap_sig_cseq_ST_pp1_stg31_fsm_41 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg31_fsm_41 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_589) begin
    if (ap_sig_bdd_589) begin
        ap_sig_cseq_ST_pp1_stg3_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg3_fsm_13 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_606) begin
    if (ap_sig_bdd_606) begin
        ap_sig_cseq_ST_pp1_stg4_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg4_fsm_14 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_841) begin
    if (ap_sig_bdd_841) begin
        ap_sig_cseq_ST_pp1_stg5_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg5_fsm_15 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_916) begin
    if (ap_sig_bdd_916) begin
        ap_sig_cseq_ST_pp1_stg6_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg6_fsm_16 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_624) begin
    if (ap_sig_bdd_624) begin
        ap_sig_cseq_ST_pp1_stg7_fsm_17 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg7_fsm_17 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_704) begin
    if (ap_sig_bdd_704) begin
        ap_sig_cseq_ST_pp1_stg8_fsm_18 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg8_fsm_18 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_779) begin
    if (ap_sig_bdd_779) begin
        ap_sig_cseq_ST_pp1_stg9_fsm_19 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg9_fsm_19 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1922) begin
    if (ap_sig_bdd_1922) begin
        ap_sig_cseq_ST_pp2_stg0_fsm_42 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp2_stg0_fsm_42 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_2382) begin
    if (ap_sig_bdd_2382) begin
        ap_sig_cseq_ST_pp2_stg10_fsm_52 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp2_stg10_fsm_52 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_2397) begin
    if (ap_sig_bdd_2397) begin
        ap_sig_cseq_ST_pp2_stg11_fsm_53 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp2_stg11_fsm_53 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_2412) begin
    if (ap_sig_bdd_2412) begin
        ap_sig_cseq_ST_pp2_stg12_fsm_54 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp2_stg12_fsm_54 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_2427) begin
    if (ap_sig_bdd_2427) begin
        ap_sig_cseq_ST_pp2_stg13_fsm_55 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp2_stg13_fsm_55 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_2442) begin
    if (ap_sig_bdd_2442) begin
        ap_sig_cseq_ST_pp2_stg14_fsm_56 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp2_stg14_fsm_56 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_2036) begin
    if (ap_sig_bdd_2036) begin
        ap_sig_cseq_ST_pp2_stg15_fsm_57 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp2_stg15_fsm_57 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_481) begin
    if (ap_sig_bdd_481) begin
        ap_sig_cseq_ST_pp2_stg1_fsm_43 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp2_stg1_fsm_43 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_496) begin
    if (ap_sig_bdd_496) begin
        ap_sig_cseq_ST_pp2_stg2_fsm_44 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp2_stg2_fsm_44 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_531) begin
    if (ap_sig_bdd_531) begin
        ap_sig_cseq_ST_pp2_stg3_fsm_45 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp2_stg3_fsm_45 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_506) begin
    if (ap_sig_bdd_506) begin
        ap_sig_cseq_ST_pp2_stg4_fsm_46 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp2_stg4_fsm_46 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_541) begin
    if (ap_sig_bdd_541) begin
        ap_sig_cseq_ST_pp2_stg5_fsm_47 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp2_stg5_fsm_47 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_578) begin
    if (ap_sig_bdd_578) begin
        ap_sig_cseq_ST_pp2_stg6_fsm_48 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp2_stg6_fsm_48 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_564) begin
    if (ap_sig_bdd_564) begin
        ap_sig_cseq_ST_pp2_stg7_fsm_49 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp2_stg7_fsm_49 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_516) begin
    if (ap_sig_bdd_516) begin
        ap_sig_cseq_ST_pp2_stg8_fsm_50 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp2_stg8_fsm_50 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_2367) begin
    if (ap_sig_bdd_2367) begin
        ap_sig_cseq_ST_pp2_stg9_fsm_51 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp2_stg9_fsm_51 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_2063) begin
    if (ap_sig_bdd_2063) begin
        ap_sig_cseq_ST_pp3_stg0_fsm_59 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp3_stg0_fsm_59 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_2050) begin
    if (ap_sig_bdd_2050) begin
        ap_sig_cseq_ST_st102_fsm_58 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st102_fsm_58 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_2497) begin
    if (ap_sig_bdd_2497) begin
        ap_sig_cseq_ST_st110_fsm_64 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st110_fsm_64 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_2111) begin
    if (ap_sig_bdd_2111) begin
        ap_sig_cseq_ST_st12_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_9 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_83) begin
    if (ap_sig_bdd_83) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1090) begin
    if (ap_sig_bdd_1090) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_2099) begin
    if (ap_sig_bdd_2099) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

always @ (gmem_ARREADY or ap_reg_ioackin_gmem_ARREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_gmem_ARREADY)) begin
        ap_sig_ioackin_gmem_ARREADY = gmem_ARREADY;
    end else begin
        ap_sig_ioackin_gmem_ARREADY = ap_const_logic_1;
    end
end

always @ (gmem_offset_AWREADY or ap_reg_ioackin_gmem_offset_AWREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_gmem_offset_AWREADY)) begin
        ap_sig_ioackin_gmem_offset_AWREADY = gmem_offset_AWREADY;
    end else begin
        ap_sig_ioackin_gmem_offset_AWREADY = ap_const_logic_1;
    end
end

always @ (gmem_offset_WREADY or ap_reg_ioackin_gmem_offset_WREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_gmem_offset_WREADY)) begin
        ap_sig_ioackin_gmem_offset_WREADY = gmem_offset_WREADY;
    end else begin
        ap_sig_ioackin_gmem_offset_WREADY = ap_const_logic_1;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg1_fsm_11 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_pp2_stg1_fsm_43 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp2_stg2_fsm_44 or ap_sig_cseq_ST_pp2_stg4_fsm_46 or ap_sig_cseq_ST_pp2_stg8_fsm_50 or ap_sig_cseq_ST_pp2_stg3_fsm_45 or ap_sig_cseq_ST_pp2_stg5_fsm_47 or ap_sig_cseq_ST_pp1_stg2_fsm_12 or ap_sig_cseq_ST_pp2_stg7_fsm_49 or ap_sig_cseq_ST_pp2_stg6_fsm_48 or ap_sig_cseq_ST_pp1_stg3_fsm_13 or ap_sig_cseq_ST_pp1_stg4_fsm_14 or ap_sig_cseq_ST_pp1_stg7_fsm_17 or ap_sig_cseq_ST_pp1_stg11_fsm_21 or ap_sig_cseq_ST_pp1_stg15_fsm_25 or ap_sig_cseq_ST_pp1_stg19_fsm_29 or ap_sig_cseq_ST_pp1_stg23_fsm_33 or ap_sig_cseq_ST_pp1_stg27_fsm_37 or ap_sig_cseq_ST_pp1_stg31_fsm_41 or ap_sig_cseq_ST_pp1_stg8_fsm_18 or ap_sig_cseq_ST_pp1_stg12_fsm_22 or ap_sig_cseq_ST_pp1_stg16_fsm_26 or ap_sig_cseq_ST_pp1_stg20_fsm_30 or ap_sig_cseq_ST_pp1_stg24_fsm_34 or ap_sig_cseq_ST_pp1_stg28_fsm_38 or ap_sig_cseq_ST_pp1_stg0_fsm_10 or ap_sig_cseq_ST_pp1_stg9_fsm_19 or ap_sig_cseq_ST_pp1_stg13_fsm_23 or ap_sig_cseq_ST_pp1_stg17_fsm_27 or ap_sig_cseq_ST_pp1_stg21_fsm_31 or ap_sig_cseq_ST_pp1_stg25_fsm_35 or ap_sig_cseq_ST_pp1_stg29_fsm_39 or ap_sig_cseq_ST_pp1_stg5_fsm_15 or ap_sig_cseq_ST_pp1_stg10_fsm_20 or ap_sig_cseq_ST_pp1_stg14_fsm_24 or ap_sig_cseq_ST_pp1_stg18_fsm_28 or ap_sig_cseq_ST_pp1_stg22_fsm_32 or ap_sig_cseq_ST_pp1_stg26_fsm_36 or ap_sig_cseq_ST_pp1_stg30_fsm_40 or ap_sig_cseq_ST_pp1_stg6_fsm_16 or tmp_12_fu_1991_p1 or frame_addr_32_reg_5892 or tmp_27_1_fu_2044_p1 or frame_addr_34_reg_5958 or tmp_27_2_fu_2126_p1 or frame_addr_36_reg_6042 or tmp_27_3_fu_2207_p1 or frame_addr_38_reg_6126 or tmp_27_4_fu_2293_p1 or frame_addr_40_reg_6217 or tmp_27_5_fu_2379_p1 or frame_addr_42_reg_6308 or tmp_27_6_fu_2465_p1 or frame_addr_44_reg_6413 or tmp_27_7_fu_2550_p1 or frame_addr_46_reg_6518 or tmp_27_8_fu_2636_p1 or frame_addr_48_reg_6623 or tmp_27_9_fu_2680_p1 or frame_addr_50_reg_6708 or tmp_27_s_fu_2716_p1 or frame_addr_52_reg_6765 or tmp_27_10_fu_2751_p1 or frame_addr_54_reg_6822 or tmp_27_11_fu_2787_p1 or frame_addr_56_reg_6879 or tmp_27_12_fu_2822_p1 or frame_addr_58_reg_6936 or tmp_27_13_fu_2857_p1 or frame_addr_60_reg_6993 or tmp_27_14_fu_2904_p1 or frame_addr_62_reg_7060 or ap_sig_cseq_ST_pp2_stg0_fsm_42 or ap_reg_ppiten_pp2_it1 or ap_sig_cseq_ST_pp2_stg15_fsm_57 or tmp_9_fu_4927_p1 or tmp_19_1_fu_5009_p1 or tmp_19_2_fu_5092_p1 or tmp_19_3_fu_5175_p1 or tmp_19_4_fu_5258_p1 or tmp_19_5_fu_5341_p1 or tmp_19_6_fu_5424_p1 or tmp_19_7_fu_5507_p1 or tmp_19_8_fu_5548_p1 or ap_sig_cseq_ST_pp2_stg9_fsm_51 or tmp_19_9_fu_5581_p1 or ap_sig_cseq_ST_pp2_stg10_fsm_52 or tmp_19_s_fu_5614_p1 or ap_sig_cseq_ST_pp2_stg11_fsm_53 or tmp_19_10_fu_5647_p1 or ap_sig_cseq_ST_pp2_stg12_fsm_54 or tmp_19_11_fu_5680_p1 or ap_sig_cseq_ST_pp2_stg13_fsm_55 or tmp_19_12_fu_5713_p1 or ap_sig_cseq_ST_pp2_stg14_fsm_56 or tmp_19_13_fu_5746_p1 or tmp_19_14_fu_5791_p1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_42) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1))) begin
        frame_Addr_A_orig = tmp_19_14_fu_5791_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg15_fsm_57))) begin
        frame_Addr_A_orig = tmp_19_13_fu_5746_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg14_fsm_56))) begin
        frame_Addr_A_orig = tmp_19_12_fu_5713_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg13_fsm_55))) begin
        frame_Addr_A_orig = tmp_19_11_fu_5680_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg12_fsm_54))) begin
        frame_Addr_A_orig = tmp_19_10_fu_5647_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg11_fsm_53))) begin
        frame_Addr_A_orig = tmp_19_s_fu_5614_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg10_fsm_52))) begin
        frame_Addr_A_orig = tmp_19_9_fu_5581_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg9_fsm_51))) begin
        frame_Addr_A_orig = tmp_19_8_fu_5548_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg8_fsm_50))) begin
        frame_Addr_A_orig = tmp_19_7_fu_5507_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg7_fsm_49))) begin
        frame_Addr_A_orig = tmp_19_6_fu_5424_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg6_fsm_48))) begin
        frame_Addr_A_orig = tmp_19_5_fu_5341_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg5_fsm_47))) begin
        frame_Addr_A_orig = tmp_19_4_fu_5258_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg4_fsm_46))) begin
        frame_Addr_A_orig = tmp_19_3_fu_5175_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg3_fsm_45))) begin
        frame_Addr_A_orig = tmp_19_2_fu_5092_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg2_fsm_44))) begin
        frame_Addr_A_orig = tmp_19_1_fu_5009_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_43) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
        frame_Addr_A_orig = tmp_9_fu_4927_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41))) begin
        frame_Addr_A_orig = frame_addr_62_reg_7060;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40))) begin
        frame_Addr_A_orig = frame_addr_60_reg_6993;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39))) begin
        frame_Addr_A_orig = frame_addr_58_reg_6936;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38))) begin
        frame_Addr_A_orig = frame_addr_56_reg_6879;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37))) begin
        frame_Addr_A_orig = frame_addr_54_reg_6822;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36))) begin
        frame_Addr_A_orig = frame_addr_52_reg_6765;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35))) begin
        frame_Addr_A_orig = frame_addr_50_reg_6708;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34))) begin
        frame_Addr_A_orig = frame_addr_48_reg_6623;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33))) begin
        frame_Addr_A_orig = frame_addr_46_reg_6518;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32))) begin
        frame_Addr_A_orig = frame_addr_44_reg_6413;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31))) begin
        frame_Addr_A_orig = frame_addr_42_reg_6308;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30))) begin
        frame_Addr_A_orig = frame_addr_40_reg_6217;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29))) begin
        frame_Addr_A_orig = frame_addr_38_reg_6126;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28))) begin
        frame_Addr_A_orig = frame_addr_36_reg_6042;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27))) begin
        frame_Addr_A_orig = frame_addr_34_reg_5958;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26))) begin
        frame_Addr_A_orig = frame_addr_32_reg_5892;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25))) begin
        frame_Addr_A_orig = tmp_27_14_fu_2904_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24))) begin
        frame_Addr_A_orig = tmp_27_13_fu_2857_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23))) begin
        frame_Addr_A_orig = tmp_27_12_fu_2822_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22))) begin
        frame_Addr_A_orig = tmp_27_11_fu_2787_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21))) begin
        frame_Addr_A_orig = tmp_27_10_fu_2751_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_20))) begin
        frame_Addr_A_orig = tmp_27_s_fu_2716_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_19))) begin
        frame_Addr_A_orig = tmp_27_9_fu_2680_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_18))) begin
        frame_Addr_A_orig = tmp_27_8_fu_2636_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17))) begin
        frame_Addr_A_orig = tmp_27_7_fu_2550_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16))) begin
        frame_Addr_A_orig = tmp_27_6_fu_2465_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15))) begin
        frame_Addr_A_orig = tmp_27_5_fu_2379_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14))) begin
        frame_Addr_A_orig = tmp_27_4_fu_2293_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13))) begin
        frame_Addr_A_orig = tmp_27_3_fu_2207_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12))) begin
        frame_Addr_A_orig = tmp_27_2_fu_2126_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0))) begin
        frame_Addr_A_orig = tmp_27_1_fu_2044_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10))) begin
        frame_Addr_A_orig = tmp_12_fu_1991_p1;
    end else begin
        frame_Addr_A_orig = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg1_fsm_11 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_pp2_stg1_fsm_43 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp2_stg2_fsm_44 or ap_sig_cseq_ST_pp2_stg4_fsm_46 or ap_sig_cseq_ST_pp2_stg8_fsm_50 or ap_sig_cseq_ST_pp2_stg3_fsm_45 or ap_sig_cseq_ST_pp2_stg5_fsm_47 or ap_sig_cseq_ST_pp1_stg2_fsm_12 or ap_sig_cseq_ST_pp2_stg7_fsm_49 or ap_sig_cseq_ST_pp2_stg6_fsm_48 or ap_sig_cseq_ST_pp1_stg3_fsm_13 or ap_sig_cseq_ST_pp1_stg4_fsm_14 or ap_sig_cseq_ST_pp1_stg7_fsm_17 or ap_sig_cseq_ST_pp1_stg11_fsm_21 or ap_sig_cseq_ST_pp1_stg15_fsm_25 or ap_sig_cseq_ST_pp1_stg19_fsm_29 or ap_sig_cseq_ST_pp1_stg23_fsm_33 or ap_sig_cseq_ST_pp1_stg27_fsm_37 or ap_sig_cseq_ST_pp1_stg31_fsm_41 or ap_sig_cseq_ST_pp1_stg8_fsm_18 or ap_sig_cseq_ST_pp1_stg12_fsm_22 or ap_sig_cseq_ST_pp1_stg16_fsm_26 or ap_sig_cseq_ST_pp1_stg20_fsm_30 or ap_sig_cseq_ST_pp1_stg24_fsm_34 or ap_sig_cseq_ST_pp1_stg28_fsm_38 or ap_sig_cseq_ST_pp1_stg0_fsm_10 or ap_sig_cseq_ST_pp1_stg9_fsm_19 or ap_sig_cseq_ST_pp1_stg13_fsm_23 or ap_sig_cseq_ST_pp1_stg17_fsm_27 or ap_sig_cseq_ST_pp1_stg21_fsm_31 or ap_sig_cseq_ST_pp1_stg25_fsm_35 or ap_sig_cseq_ST_pp1_stg29_fsm_39 or ap_sig_cseq_ST_pp1_stg5_fsm_15 or ap_sig_cseq_ST_pp1_stg10_fsm_20 or ap_sig_cseq_ST_pp1_stg14_fsm_24 or ap_sig_cseq_ST_pp1_stg18_fsm_28 or ap_sig_cseq_ST_pp1_stg22_fsm_32 or ap_sig_cseq_ST_pp1_stg26_fsm_36 or ap_sig_cseq_ST_pp1_stg30_fsm_40 or ap_sig_cseq_ST_pp1_stg6_fsm_16 or tmp_15_fu_2002_p1 or frame_addr_33_reg_5902 or tmp_30_1_fu_2054_p1 or frame_addr_35_reg_5968 or tmp_30_2_fu_2136_p1 or frame_addr_37_reg_6052 or tmp_30_3_fu_2217_p1 or frame_addr_39_reg_6136 or tmp_30_4_fu_2303_p1 or frame_addr_41_reg_6227 or tmp_30_5_fu_2389_p1 or frame_addr_43_reg_6318 or tmp_30_6_fu_2475_p1 or frame_addr_45_reg_6423 or tmp_30_7_fu_2560_p1 or frame_addr_47_reg_6528 or tmp_30_8_fu_2646_p1 or frame_addr_49_reg_6633 or tmp_30_9_fu_2690_p1 or frame_addr_51_reg_6718 or tmp_30_s_fu_2726_p1 or frame_addr_53_reg_6775 or tmp_30_10_fu_2761_p1 or frame_addr_55_reg_6832 or tmp_30_11_fu_2797_p1 or frame_addr_57_reg_6889 or tmp_30_12_fu_2832_p1 or frame_addr_59_reg_6946 or tmp_30_13_fu_2867_p1 or frame_addr_61_reg_7003 or tmp_30_14_fu_2908_p1 or frame_addr_63_reg_7070 or ap_sig_cseq_ST_pp2_stg0_fsm_42 or ap_reg_ppiten_pp2_it1 or ap_sig_cseq_ST_pp2_stg15_fsm_57 or tmp_4_fu_4939_p1 or tmp_22_1_fu_5020_p1 or tmp_22_2_fu_5103_p1 or tmp_22_3_fu_5186_p1 or tmp_22_4_fu_5269_p1 or tmp_22_5_fu_5352_p1 or tmp_22_6_fu_5435_p1 or tmp_22_7_fu_5518_p1 or ap_sig_cseq_ST_pp2_stg9_fsm_51 or tmp_22_8_fu_5559_p1 or ap_sig_cseq_ST_pp2_stg10_fsm_52 or tmp_22_9_fu_5592_p1 or ap_sig_cseq_ST_pp2_stg11_fsm_53 or tmp_22_s_fu_5625_p1 or ap_sig_cseq_ST_pp2_stg12_fsm_54 or tmp_22_10_fu_5658_p1 or ap_sig_cseq_ST_pp2_stg13_fsm_55 or tmp_22_11_fu_5691_p1 or ap_sig_cseq_ST_pp2_stg14_fsm_56 or tmp_22_12_fu_5724_p1 or tmp_22_13_fu_5757_p1 or tmp_22_14_fu_5796_p1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_42) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1))) begin
        frame_Addr_B_orig = tmp_22_14_fu_5796_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg15_fsm_57))) begin
        frame_Addr_B_orig = tmp_22_13_fu_5757_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg14_fsm_56))) begin
        frame_Addr_B_orig = tmp_22_12_fu_5724_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg13_fsm_55))) begin
        frame_Addr_B_orig = tmp_22_11_fu_5691_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg12_fsm_54))) begin
        frame_Addr_B_orig = tmp_22_10_fu_5658_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg11_fsm_53))) begin
        frame_Addr_B_orig = tmp_22_s_fu_5625_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg10_fsm_52))) begin
        frame_Addr_B_orig = tmp_22_9_fu_5592_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg9_fsm_51))) begin
        frame_Addr_B_orig = tmp_22_8_fu_5559_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg8_fsm_50))) begin
        frame_Addr_B_orig = tmp_22_7_fu_5518_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg7_fsm_49))) begin
        frame_Addr_B_orig = tmp_22_6_fu_5435_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg6_fsm_48))) begin
        frame_Addr_B_orig = tmp_22_5_fu_5352_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg5_fsm_47))) begin
        frame_Addr_B_orig = tmp_22_4_fu_5269_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg4_fsm_46))) begin
        frame_Addr_B_orig = tmp_22_3_fu_5186_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg3_fsm_45))) begin
        frame_Addr_B_orig = tmp_22_2_fu_5103_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg2_fsm_44))) begin
        frame_Addr_B_orig = tmp_22_1_fu_5020_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_43) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
        frame_Addr_B_orig = tmp_4_fu_4939_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41))) begin
        frame_Addr_B_orig = frame_addr_63_reg_7070;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40))) begin
        frame_Addr_B_orig = frame_addr_61_reg_7003;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39))) begin
        frame_Addr_B_orig = frame_addr_59_reg_6946;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38))) begin
        frame_Addr_B_orig = frame_addr_57_reg_6889;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37))) begin
        frame_Addr_B_orig = frame_addr_55_reg_6832;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36))) begin
        frame_Addr_B_orig = frame_addr_53_reg_6775;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35))) begin
        frame_Addr_B_orig = frame_addr_51_reg_6718;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34))) begin
        frame_Addr_B_orig = frame_addr_49_reg_6633;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33))) begin
        frame_Addr_B_orig = frame_addr_47_reg_6528;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32))) begin
        frame_Addr_B_orig = frame_addr_45_reg_6423;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31))) begin
        frame_Addr_B_orig = frame_addr_43_reg_6318;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30))) begin
        frame_Addr_B_orig = frame_addr_41_reg_6227;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29))) begin
        frame_Addr_B_orig = frame_addr_39_reg_6136;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28))) begin
        frame_Addr_B_orig = frame_addr_37_reg_6052;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27))) begin
        frame_Addr_B_orig = frame_addr_35_reg_5968;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26))) begin
        frame_Addr_B_orig = frame_addr_33_reg_5902;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25))) begin
        frame_Addr_B_orig = tmp_30_14_fu_2908_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24))) begin
        frame_Addr_B_orig = tmp_30_13_fu_2867_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23))) begin
        frame_Addr_B_orig = tmp_30_12_fu_2832_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22))) begin
        frame_Addr_B_orig = tmp_30_11_fu_2797_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21))) begin
        frame_Addr_B_orig = tmp_30_10_fu_2761_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_20))) begin
        frame_Addr_B_orig = tmp_30_s_fu_2726_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_19))) begin
        frame_Addr_B_orig = tmp_30_9_fu_2690_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_18))) begin
        frame_Addr_B_orig = tmp_30_8_fu_2646_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17))) begin
        frame_Addr_B_orig = tmp_30_7_fu_2560_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16))) begin
        frame_Addr_B_orig = tmp_30_6_fu_2475_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15))) begin
        frame_Addr_B_orig = tmp_30_5_fu_2389_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14))) begin
        frame_Addr_B_orig = tmp_30_4_fu_2303_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13))) begin
        frame_Addr_B_orig = tmp_30_3_fu_2217_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12))) begin
        frame_Addr_B_orig = tmp_30_2_fu_2136_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0))) begin
        frame_Addr_B_orig = tmp_30_1_fu_2054_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10))) begin
        frame_Addr_B_orig = tmp_15_fu_2002_p1;
    end else begin
        frame_Addr_B_orig = 'bx;
    end
end

always @ (ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_pp2_stg1_fsm_43 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp2_stg2_fsm_44 or ap_sig_cseq_ST_pp2_stg4_fsm_46 or ap_sig_cseq_ST_pp2_stg8_fsm_50 or ap_sig_cseq_ST_pp2_stg3_fsm_45 or ap_sig_cseq_ST_pp2_stg5_fsm_47 or ap_sig_cseq_ST_pp2_stg7_fsm_49 or ap_sig_cseq_ST_pp2_stg6_fsm_48 or ap_sig_cseq_ST_pp1_stg19_fsm_29 or ap_sig_cseq_ST_pp1_stg23_fsm_33 or ap_sig_cseq_ST_pp1_stg27_fsm_37 or ap_sig_cseq_ST_pp1_stg31_fsm_41 or ap_sig_cseq_ST_pp1_stg16_fsm_26 or ap_sig_cseq_ST_pp1_stg20_fsm_30 or ap_sig_cseq_ST_pp1_stg24_fsm_34 or ap_sig_cseq_ST_pp1_stg28_fsm_38 or ap_sig_cseq_ST_pp1_stg17_fsm_27 or ap_sig_cseq_ST_pp1_stg21_fsm_31 or ap_sig_cseq_ST_pp1_stg25_fsm_35 or ap_sig_cseq_ST_pp1_stg29_fsm_39 or ap_sig_cseq_ST_pp1_stg18_fsm_28 or ap_sig_cseq_ST_pp1_stg22_fsm_32 or ap_sig_cseq_ST_pp1_stg26_fsm_36 or ap_sig_cseq_ST_pp1_stg30_fsm_40 or ap_sig_cseq_ST_pp2_stg0_fsm_42 or ap_reg_ppiten_pp2_it1 or ap_sig_cseq_ST_pp2_stg15_fsm_57 or ap_sig_cseq_ST_pp2_stg9_fsm_51 or ap_sig_cseq_ST_pp2_stg10_fsm_52 or ap_sig_cseq_ST_pp2_stg11_fsm_53 or ap_sig_cseq_ST_pp2_stg12_fsm_54 or ap_sig_cseq_ST_pp2_stg13_fsm_55 or ap_sig_cseq_ST_pp2_stg14_fsm_56 or tmp_17_fu_2912_p3 or tmp_35_1_fu_2947_p3 or tmp_35_2_fu_2974_p3 or tmp_35_3_fu_3001_p3 or tmp_35_4_fu_3028_p3 or tmp_35_5_fu_3055_p3 or tmp_35_6_fu_3082_p3 or tmp_35_7_fu_3117_p3 or tmp_35_8_fu_3148_p3 or tmp_35_9_fu_3174_p3 or tmp_35_s_fu_3200_p3 or tmp_35_10_fu_3226_p3 or tmp_35_11_fu_3252_p3 or tmp_35_12_fu_3278_p3 or tmp_35_13_fu_3304_p3 or tmp_35_14_fu_3330_p3 or tmp_6_fu_4945_p3 or tmp_23_1_fu_5026_p3 or tmp_23_2_fu_5109_p3 or tmp_23_3_fu_5192_p3 or tmp_23_4_fu_5275_p3 or tmp_23_5_fu_5358_p3 or tmp_23_6_fu_5441_p3 or tmp_23_7_fu_5524_p3 or tmp_23_8_fu_5565_p3 or tmp_23_9_fu_5598_p3 or tmp_23_s_fu_5631_p3 or tmp_23_10_fu_5664_p3 or tmp_23_11_fu_5697_p3 or tmp_23_12_fu_5730_p3 or tmp_23_13_fu_5763_p3 or tmp_23_14_fu_5801_p3) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_42) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1))) begin
        frame_Din_A = tmp_23_14_fu_5801_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg15_fsm_57))) begin
        frame_Din_A = tmp_23_13_fu_5763_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg14_fsm_56))) begin
        frame_Din_A = tmp_23_12_fu_5730_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg13_fsm_55))) begin
        frame_Din_A = tmp_23_11_fu_5697_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg12_fsm_54))) begin
        frame_Din_A = tmp_23_10_fu_5664_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg11_fsm_53))) begin
        frame_Din_A = tmp_23_s_fu_5631_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg10_fsm_52))) begin
        frame_Din_A = tmp_23_9_fu_5598_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg9_fsm_51))) begin
        frame_Din_A = tmp_23_8_fu_5565_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg8_fsm_50))) begin
        frame_Din_A = tmp_23_7_fu_5524_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg7_fsm_49))) begin
        frame_Din_A = tmp_23_6_fu_5441_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg6_fsm_48))) begin
        frame_Din_A = tmp_23_5_fu_5358_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg5_fsm_47))) begin
        frame_Din_A = tmp_23_4_fu_5275_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg4_fsm_46))) begin
        frame_Din_A = tmp_23_3_fu_5192_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg3_fsm_45))) begin
        frame_Din_A = tmp_23_2_fu_5109_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg2_fsm_44))) begin
        frame_Din_A = tmp_23_1_fu_5026_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_43) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
        frame_Din_A = tmp_6_fu_4945_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41))) begin
        frame_Din_A = tmp_35_14_fu_3330_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40))) begin
        frame_Din_A = tmp_35_13_fu_3304_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39))) begin
        frame_Din_A = tmp_35_12_fu_3278_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38))) begin
        frame_Din_A = tmp_35_11_fu_3252_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37))) begin
        frame_Din_A = tmp_35_10_fu_3226_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36))) begin
        frame_Din_A = tmp_35_s_fu_3200_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35))) begin
        frame_Din_A = tmp_35_9_fu_3174_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34))) begin
        frame_Din_A = tmp_35_8_fu_3148_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33))) begin
        frame_Din_A = tmp_35_7_fu_3117_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32))) begin
        frame_Din_A = tmp_35_6_fu_3082_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31))) begin
        frame_Din_A = tmp_35_5_fu_3055_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30))) begin
        frame_Din_A = tmp_35_4_fu_3028_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29))) begin
        frame_Din_A = tmp_35_3_fu_3001_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28))) begin
        frame_Din_A = tmp_35_2_fu_2974_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27))) begin
        frame_Din_A = tmp_35_1_fu_2947_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26))) begin
        frame_Din_A = tmp_17_fu_2912_p3;
    end else begin
        frame_Din_A = 'bx;
    end
end

always @ (ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_pp2_stg1_fsm_43 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp2_stg2_fsm_44 or ap_sig_cseq_ST_pp2_stg4_fsm_46 or ap_sig_cseq_ST_pp2_stg8_fsm_50 or ap_sig_cseq_ST_pp2_stg3_fsm_45 or ap_sig_cseq_ST_pp2_stg5_fsm_47 or ap_sig_cseq_ST_pp2_stg7_fsm_49 or ap_sig_cseq_ST_pp2_stg6_fsm_48 or ap_sig_cseq_ST_pp1_stg19_fsm_29 or ap_sig_cseq_ST_pp1_stg23_fsm_33 or ap_sig_cseq_ST_pp1_stg27_fsm_37 or ap_sig_cseq_ST_pp1_stg31_fsm_41 or ap_sig_cseq_ST_pp1_stg16_fsm_26 or ap_sig_cseq_ST_pp1_stg20_fsm_30 or ap_sig_cseq_ST_pp1_stg24_fsm_34 or ap_sig_cseq_ST_pp1_stg28_fsm_38 or ap_sig_cseq_ST_pp1_stg17_fsm_27 or ap_sig_cseq_ST_pp1_stg21_fsm_31 or ap_sig_cseq_ST_pp1_stg25_fsm_35 or ap_sig_cseq_ST_pp1_stg29_fsm_39 or ap_sig_cseq_ST_pp1_stg18_fsm_28 or ap_sig_cseq_ST_pp1_stg22_fsm_32 or ap_sig_cseq_ST_pp1_stg26_fsm_36 or ap_sig_cseq_ST_pp1_stg30_fsm_40 or ap_sig_cseq_ST_pp2_stg0_fsm_42 or ap_reg_ppiten_pp2_it1 or ap_sig_cseq_ST_pp2_stg15_fsm_57 or ap_sig_cseq_ST_pp2_stg9_fsm_51 or ap_sig_cseq_ST_pp2_stg10_fsm_52 or ap_sig_cseq_ST_pp2_stg11_fsm_53 or ap_sig_cseq_ST_pp2_stg12_fsm_54 or ap_sig_cseq_ST_pp2_stg13_fsm_55 or ap_sig_cseq_ST_pp2_stg14_fsm_56 or tmp_18_fu_2919_p3 or tmp_39_1_fu_2954_p3 or tmp_39_2_fu_2981_p3 or tmp_39_3_fu_3008_p3 or tmp_39_4_fu_3035_p3 or tmp_39_5_fu_3062_p3 or tmp_39_6_fu_3089_p3 or tmp_39_7_fu_3124_p3 or tmp_39_8_fu_3155_p3 or tmp_39_9_fu_3181_p3 or tmp_39_s_fu_3207_p3 or tmp_39_10_fu_3233_p3 or tmp_39_11_fu_3259_p3 or tmp_39_12_fu_3285_p3 or tmp_39_13_fu_3311_p3 or tmp_39_14_fu_3337_p3 or tmp_8_fu_4954_p3 or tmp_24_1_fu_5033_p3 or tmp_24_2_fu_5116_p3 or tmp_24_3_fu_5199_p3 or tmp_24_4_fu_5282_p3 or tmp_24_5_fu_5365_p3 or tmp_24_6_fu_5448_p3 or tmp_24_7_fu_5531_p3 or tmp_24_8_fu_5572_p3 or tmp_24_9_fu_5605_p3 or tmp_24_s_fu_5638_p3 or tmp_24_10_fu_5671_p3 or tmp_24_11_fu_5704_p3 or tmp_24_12_fu_5737_p3 or tmp_24_13_fu_5770_p3 or tmp_24_14_fu_5808_p3) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_42) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1))) begin
        frame_Din_B = tmp_24_14_fu_5808_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg15_fsm_57))) begin
        frame_Din_B = tmp_24_13_fu_5770_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg14_fsm_56))) begin
        frame_Din_B = tmp_24_12_fu_5737_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg13_fsm_55))) begin
        frame_Din_B = tmp_24_11_fu_5704_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg12_fsm_54))) begin
        frame_Din_B = tmp_24_10_fu_5671_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg11_fsm_53))) begin
        frame_Din_B = tmp_24_s_fu_5638_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg10_fsm_52))) begin
        frame_Din_B = tmp_24_9_fu_5605_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg9_fsm_51))) begin
        frame_Din_B = tmp_24_8_fu_5572_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg8_fsm_50))) begin
        frame_Din_B = tmp_24_7_fu_5531_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg7_fsm_49))) begin
        frame_Din_B = tmp_24_6_fu_5448_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg6_fsm_48))) begin
        frame_Din_B = tmp_24_5_fu_5365_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg5_fsm_47))) begin
        frame_Din_B = tmp_24_4_fu_5282_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg4_fsm_46))) begin
        frame_Din_B = tmp_24_3_fu_5199_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg3_fsm_45))) begin
        frame_Din_B = tmp_24_2_fu_5116_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg2_fsm_44))) begin
        frame_Din_B = tmp_24_1_fu_5033_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_43) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
        frame_Din_B = tmp_8_fu_4954_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41))) begin
        frame_Din_B = tmp_39_14_fu_3337_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40))) begin
        frame_Din_B = tmp_39_13_fu_3311_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39))) begin
        frame_Din_B = tmp_39_12_fu_3285_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38))) begin
        frame_Din_B = tmp_39_11_fu_3259_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37))) begin
        frame_Din_B = tmp_39_10_fu_3233_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36))) begin
        frame_Din_B = tmp_39_s_fu_3207_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35))) begin
        frame_Din_B = tmp_39_9_fu_3181_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34))) begin
        frame_Din_B = tmp_39_8_fu_3155_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33))) begin
        frame_Din_B = tmp_39_7_fu_3124_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32))) begin
        frame_Din_B = tmp_39_6_fu_3089_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31))) begin
        frame_Din_B = tmp_39_5_fu_3062_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30))) begin
        frame_Din_B = tmp_39_4_fu_3035_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29))) begin
        frame_Din_B = tmp_39_3_fu_3008_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28))) begin
        frame_Din_B = tmp_39_2_fu_2981_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27))) begin
        frame_Din_B = tmp_39_1_fu_2954_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26))) begin
        frame_Din_B = tmp_18_fu_2919_p3;
    end else begin
        frame_Din_B = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg1_fsm_11 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_pp2_stg1_fsm_43 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp2_stg2_fsm_44 or ap_sig_cseq_ST_pp2_stg4_fsm_46 or ap_sig_cseq_ST_pp2_stg8_fsm_50 or ap_sig_cseq_ST_pp2_stg3_fsm_45 or ap_sig_cseq_ST_pp2_stg5_fsm_47 or ap_sig_cseq_ST_pp1_stg2_fsm_12 or ap_sig_cseq_ST_pp2_stg7_fsm_49 or ap_sig_cseq_ST_pp2_stg6_fsm_48 or ap_sig_cseq_ST_pp1_stg3_fsm_13 or ap_sig_cseq_ST_pp1_stg4_fsm_14 or ap_sig_cseq_ST_pp1_stg7_fsm_17 or ap_sig_cseq_ST_pp1_stg11_fsm_21 or ap_sig_cseq_ST_pp1_stg15_fsm_25 or ap_sig_cseq_ST_pp1_stg19_fsm_29 or ap_sig_cseq_ST_pp1_stg23_fsm_33 or ap_sig_cseq_ST_pp1_stg27_fsm_37 or ap_sig_cseq_ST_pp1_stg31_fsm_41 or ap_sig_cseq_ST_pp1_stg8_fsm_18 or ap_sig_cseq_ST_pp1_stg12_fsm_22 or ap_sig_cseq_ST_pp1_stg16_fsm_26 or ap_sig_cseq_ST_pp1_stg20_fsm_30 or ap_sig_cseq_ST_pp1_stg24_fsm_34 or ap_sig_cseq_ST_pp1_stg28_fsm_38 or ap_sig_cseq_ST_pp1_stg0_fsm_10 or ap_sig_cseq_ST_pp1_stg9_fsm_19 or ap_sig_cseq_ST_pp1_stg13_fsm_23 or ap_sig_cseq_ST_pp1_stg17_fsm_27 or ap_sig_cseq_ST_pp1_stg21_fsm_31 or ap_sig_cseq_ST_pp1_stg25_fsm_35 or ap_sig_cseq_ST_pp1_stg29_fsm_39 or ap_sig_cseq_ST_pp1_stg5_fsm_15 or ap_sig_cseq_ST_pp1_stg10_fsm_20 or ap_sig_cseq_ST_pp1_stg14_fsm_24 or ap_sig_cseq_ST_pp1_stg18_fsm_28 or ap_sig_cseq_ST_pp1_stg22_fsm_32 or ap_sig_cseq_ST_pp1_stg26_fsm_36 or ap_sig_cseq_ST_pp1_stg30_fsm_40 or ap_sig_cseq_ST_pp1_stg6_fsm_16 or ap_sig_cseq_ST_pp2_stg0_fsm_42 or ap_reg_ppiten_pp2_it1 or ap_sig_cseq_ST_pp2_stg15_fsm_57 or ap_sig_cseq_ST_pp2_stg9_fsm_51 or ap_sig_cseq_ST_pp2_stg10_fsm_52 or ap_sig_cseq_ST_pp2_stg11_fsm_53 or ap_sig_cseq_ST_pp2_stg12_fsm_54 or ap_sig_cseq_ST_pp2_stg13_fsm_55 or ap_sig_cseq_ST_pp2_stg14_fsm_56) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_43) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg2_fsm_44)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg4_fsm_46)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg8_fsm_50)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg3_fsm_45)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg5_fsm_47)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg7_fsm_49)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg6_fsm_48)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg15_fsm_57)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_42) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg9_fsm_51)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg10_fsm_52)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg11_fsm_53)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg12_fsm_54)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg13_fsm_55)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg14_fsm_56)))) begin
        frame_EN_A = ap_const_logic_1;
    end else begin
        frame_EN_A = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg1_fsm_11 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_pp2_stg1_fsm_43 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp2_stg2_fsm_44 or ap_sig_cseq_ST_pp2_stg4_fsm_46 or ap_sig_cseq_ST_pp2_stg8_fsm_50 or ap_sig_cseq_ST_pp2_stg3_fsm_45 or ap_sig_cseq_ST_pp2_stg5_fsm_47 or ap_sig_cseq_ST_pp1_stg2_fsm_12 or ap_sig_cseq_ST_pp2_stg7_fsm_49 or ap_sig_cseq_ST_pp2_stg6_fsm_48 or ap_sig_cseq_ST_pp1_stg3_fsm_13 or ap_sig_cseq_ST_pp1_stg4_fsm_14 or ap_sig_cseq_ST_pp1_stg7_fsm_17 or ap_sig_cseq_ST_pp1_stg11_fsm_21 or ap_sig_cseq_ST_pp1_stg15_fsm_25 or ap_sig_cseq_ST_pp1_stg19_fsm_29 or ap_sig_cseq_ST_pp1_stg23_fsm_33 or ap_sig_cseq_ST_pp1_stg27_fsm_37 or ap_sig_cseq_ST_pp1_stg31_fsm_41 or ap_sig_cseq_ST_pp1_stg8_fsm_18 or ap_sig_cseq_ST_pp1_stg12_fsm_22 or ap_sig_cseq_ST_pp1_stg16_fsm_26 or ap_sig_cseq_ST_pp1_stg20_fsm_30 or ap_sig_cseq_ST_pp1_stg24_fsm_34 or ap_sig_cseq_ST_pp1_stg28_fsm_38 or ap_sig_cseq_ST_pp1_stg0_fsm_10 or ap_sig_cseq_ST_pp1_stg9_fsm_19 or ap_sig_cseq_ST_pp1_stg13_fsm_23 or ap_sig_cseq_ST_pp1_stg17_fsm_27 or ap_sig_cseq_ST_pp1_stg21_fsm_31 or ap_sig_cseq_ST_pp1_stg25_fsm_35 or ap_sig_cseq_ST_pp1_stg29_fsm_39 or ap_sig_cseq_ST_pp1_stg5_fsm_15 or ap_sig_cseq_ST_pp1_stg10_fsm_20 or ap_sig_cseq_ST_pp1_stg14_fsm_24 or ap_sig_cseq_ST_pp1_stg18_fsm_28 or ap_sig_cseq_ST_pp1_stg22_fsm_32 or ap_sig_cseq_ST_pp1_stg26_fsm_36 or ap_sig_cseq_ST_pp1_stg30_fsm_40 or ap_sig_cseq_ST_pp1_stg6_fsm_16 or ap_sig_cseq_ST_pp2_stg0_fsm_42 or ap_reg_ppiten_pp2_it1 or ap_sig_cseq_ST_pp2_stg15_fsm_57 or ap_sig_cseq_ST_pp2_stg9_fsm_51 or ap_sig_cseq_ST_pp2_stg10_fsm_52 or ap_sig_cseq_ST_pp2_stg11_fsm_53 or ap_sig_cseq_ST_pp2_stg12_fsm_54 or ap_sig_cseq_ST_pp2_stg13_fsm_55 or ap_sig_cseq_ST_pp2_stg14_fsm_56) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_43) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg2_fsm_44)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg4_fsm_46)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg8_fsm_50)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg3_fsm_45)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg5_fsm_47)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg7_fsm_49)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg6_fsm_48)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg15_fsm_57)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_42) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg9_fsm_51)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg10_fsm_52)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg11_fsm_53)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg12_fsm_54)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg13_fsm_55)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg14_fsm_56)))) begin
        frame_EN_B = ap_const_logic_1;
    end else begin
        frame_EN_B = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp1_it0 or tmp_5_reg_5878 or ap_sig_cseq_ST_pp2_stg1_fsm_43 or ap_reg_ppiten_pp2_it0 or tmp_3_reg_7687 or ap_sig_cseq_ST_pp2_stg2_fsm_44 or ap_sig_cseq_ST_pp2_stg4_fsm_46 or ap_sig_cseq_ST_pp2_stg8_fsm_50 or ap_sig_cseq_ST_pp2_stg3_fsm_45 or ap_sig_cseq_ST_pp2_stg5_fsm_47 or ap_sig_cseq_ST_pp2_stg7_fsm_49 or ap_sig_cseq_ST_pp2_stg6_fsm_48 or ap_sig_cseq_ST_pp1_stg19_fsm_29 or ap_sig_cseq_ST_pp1_stg23_fsm_33 or ap_sig_cseq_ST_pp1_stg27_fsm_37 or ap_sig_cseq_ST_pp1_stg31_fsm_41 or ap_sig_cseq_ST_pp1_stg16_fsm_26 or ap_sig_cseq_ST_pp1_stg20_fsm_30 or ap_sig_cseq_ST_pp1_stg24_fsm_34 or ap_sig_cseq_ST_pp1_stg28_fsm_38 or ap_sig_cseq_ST_pp1_stg17_fsm_27 or ap_sig_cseq_ST_pp1_stg21_fsm_31 or ap_sig_cseq_ST_pp1_stg25_fsm_35 or ap_sig_cseq_ST_pp1_stg29_fsm_39 or ap_sig_cseq_ST_pp1_stg18_fsm_28 or ap_sig_cseq_ST_pp1_stg22_fsm_32 or ap_sig_cseq_ST_pp1_stg26_fsm_36 or ap_sig_cseq_ST_pp1_stg30_fsm_40 or ap_sig_cseq_ST_pp2_stg0_fsm_42 or ap_reg_ppiten_pp2_it1 or ap_sig_cseq_ST_pp2_stg15_fsm_57 or ap_sig_cseq_ST_pp2_stg9_fsm_51 or ap_sig_cseq_ST_pp2_stg10_fsm_52 or ap_sig_cseq_ST_pp2_stg11_fsm_53 or ap_sig_cseq_ST_pp2_stg12_fsm_54 or ap_sig_cseq_ST_pp2_stg13_fsm_55 or ap_sig_cseq_ST_pp2_stg14_fsm_56) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_43) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg2_fsm_44)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg4_fsm_46)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg8_fsm_50)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg3_fsm_45)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg5_fsm_47)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg7_fsm_49)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg6_fsm_48)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg15_fsm_57)) | (~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_42) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg9_fsm_51)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg10_fsm_52)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg11_fsm_53)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg12_fsm_54)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg13_fsm_55)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg14_fsm_56)))) begin
        frame_WEN_A = ap_const_lv2_3;
    end else begin
        frame_WEN_A = ap_const_lv2_0;
    end
end

always @ (ap_reg_ppiten_pp1_it0 or tmp_5_reg_5878 or ap_sig_cseq_ST_pp2_stg1_fsm_43 or ap_reg_ppiten_pp2_it0 or tmp_3_reg_7687 or ap_sig_cseq_ST_pp2_stg2_fsm_44 or ap_sig_cseq_ST_pp2_stg4_fsm_46 or ap_sig_cseq_ST_pp2_stg8_fsm_50 or ap_sig_cseq_ST_pp2_stg3_fsm_45 or ap_sig_cseq_ST_pp2_stg5_fsm_47 or ap_sig_cseq_ST_pp2_stg7_fsm_49 or ap_sig_cseq_ST_pp2_stg6_fsm_48 or ap_sig_cseq_ST_pp1_stg19_fsm_29 or ap_sig_cseq_ST_pp1_stg23_fsm_33 or ap_sig_cseq_ST_pp1_stg27_fsm_37 or ap_sig_cseq_ST_pp1_stg31_fsm_41 or ap_sig_cseq_ST_pp1_stg16_fsm_26 or ap_sig_cseq_ST_pp1_stg20_fsm_30 or ap_sig_cseq_ST_pp1_stg24_fsm_34 or ap_sig_cseq_ST_pp1_stg28_fsm_38 or ap_sig_cseq_ST_pp1_stg17_fsm_27 or ap_sig_cseq_ST_pp1_stg21_fsm_31 or ap_sig_cseq_ST_pp1_stg25_fsm_35 or ap_sig_cseq_ST_pp1_stg29_fsm_39 or ap_sig_cseq_ST_pp1_stg18_fsm_28 or ap_sig_cseq_ST_pp1_stg22_fsm_32 or ap_sig_cseq_ST_pp1_stg26_fsm_36 or ap_sig_cseq_ST_pp1_stg30_fsm_40 or ap_sig_cseq_ST_pp2_stg0_fsm_42 or ap_reg_ppiten_pp2_it1 or ap_sig_cseq_ST_pp2_stg15_fsm_57 or ap_sig_cseq_ST_pp2_stg9_fsm_51 or ap_sig_cseq_ST_pp2_stg10_fsm_52 or ap_sig_cseq_ST_pp2_stg11_fsm_53 or ap_sig_cseq_ST_pp2_stg12_fsm_54 or ap_sig_cseq_ST_pp2_stg13_fsm_55 or ap_sig_cseq_ST_pp2_stg14_fsm_56) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_43) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg2_fsm_44)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg4_fsm_46)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg8_fsm_50)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg3_fsm_45)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg5_fsm_47)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg7_fsm_49)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg6_fsm_48)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg15_fsm_57)) | (~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_42) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg9_fsm_51)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg10_fsm_52)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg11_fsm_53)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg12_fsm_54)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg13_fsm_55)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg14_fsm_56)))) begin
        frame_WEN_B = ap_const_lv2_3;
    end else begin
        frame_WEN_B = ap_const_lv2_0;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1 or ap_reg_ioackin_gmem_ARREADY) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_logic_0 == ap_reg_ioackin_gmem_ARREADY))) begin
        gmem_ARVALID = ap_const_logic_1;
    end else begin
        gmem_ARVALID = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_8 or exitcond_reg_5864 or ap_sig_bdd_440 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_8) & (exitcond_reg_5864 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_440 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        gmem_RREADY = ap_const_logic_1;
    end else begin
        gmem_RREADY = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st102_fsm_58 or ap_reg_ioackin_gmem_offset_AWREADY) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st102_fsm_58) & (ap_const_logic_0 == ap_reg_ioackin_gmem_offset_AWREADY))) begin
        gmem_offset_AWVALID = ap_const_logic_1;
    end else begin
        gmem_offset_AWVALID = ap_const_logic_0;
    end
end

always @ (gmem_offset_BVALID or ap_sig_cseq_ST_st110_fsm_64) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st110_fsm_64) & ~(gmem_offset_BVALID == ap_const_logic_0))) begin
        gmem_offset_BREADY = ap_const_logic_1;
    end else begin
        gmem_offset_BREADY = ap_const_logic_0;
    end
end

always @ (ap_reg_ppstg_exitcond1_reg_7966_pp3_it1 or ap_reg_ppiten_pp3_it2 or ap_reg_ioackin_gmem_offset_WREADY) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_7966_pp3_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it2) & (ap_const_logic_0 == ap_reg_ioackin_gmem_offset_WREADY))) begin
        gmem_offset_WVALID = ap_const_logic_1;
    end else begin
        gmem_offset_WVALID = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg1_fsm_11 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_sig_cseq_ST_pp2_stg1_fsm_43 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp2_stg2_fsm_44 or ap_sig_cseq_ST_pp2_stg4_fsm_46 or ap_sig_cseq_ST_pp2_stg8_fsm_50 or ap_sig_cseq_ST_pp2_stg3_fsm_45 or ap_sig_cseq_ST_pp2_stg5_fsm_47 or ap_sig_cseq_ST_pp1_stg2_fsm_12 or ap_sig_cseq_ST_pp2_stg7_fsm_49 or ap_sig_cseq_ST_pp2_stg6_fsm_48 or ap_sig_cseq_ST_pp1_stg3_fsm_13 or ap_sig_cseq_ST_pp1_stg4_fsm_14 or ap_sig_cseq_ST_pp1_stg7_fsm_17 or ap_sig_cseq_ST_pp1_stg11_fsm_21 or ap_sig_cseq_ST_pp1_stg15_fsm_25 or ap_sig_cseq_ST_pp1_stg19_fsm_29 or ap_sig_cseq_ST_pp1_stg23_fsm_33 or ap_sig_cseq_ST_pp1_stg27_fsm_37 or ap_sig_cseq_ST_pp1_stg31_fsm_41 or ap_sig_cseq_ST_pp1_stg8_fsm_18 or ap_sig_cseq_ST_pp1_stg12_fsm_22 or ap_sig_cseq_ST_pp1_stg16_fsm_26 or ap_sig_cseq_ST_pp1_stg20_fsm_30 or ap_sig_cseq_ST_pp1_stg24_fsm_34 or ap_sig_cseq_ST_pp1_stg28_fsm_38 or ap_sig_cseq_ST_pp1_stg0_fsm_10 or ap_sig_cseq_ST_pp1_stg9_fsm_19 or ap_sig_cseq_ST_pp1_stg13_fsm_23 or ap_sig_cseq_ST_pp1_stg17_fsm_27 or ap_sig_cseq_ST_pp1_stg21_fsm_31 or ap_sig_cseq_ST_pp1_stg25_fsm_35 or ap_sig_cseq_ST_pp1_stg29_fsm_39 or ap_sig_cseq_ST_pp1_stg5_fsm_15 or ap_sig_cseq_ST_pp1_stg10_fsm_20 or ap_sig_cseq_ST_pp1_stg14_fsm_24 or ap_sig_cseq_ST_pp1_stg18_fsm_28 or ap_sig_cseq_ST_pp1_stg22_fsm_32 or ap_sig_cseq_ST_pp1_stg26_fsm_36 or ap_sig_cseq_ST_pp1_stg30_fsm_40 or ap_sig_cseq_ST_pp1_stg6_fsm_16 or ap_reg_ppstg_tmp_12_reg_5887_pp1_it1 or ap_reg_ppstg_tmp_15_reg_5897_pp1_it1 or ap_reg_ppstg_tmp_27_1_reg_5953_pp1_it1 or ap_reg_ppstg_tmp_30_1_reg_5963_pp1_it1 or ap_reg_ppstg_tmp_27_2_reg_6037_pp1_it1 or ap_reg_ppstg_tmp_30_2_reg_6047_pp1_it1 or ap_reg_ppstg_tmp_27_3_reg_6121_pp1_it1 or ap_reg_ppstg_tmp_30_3_reg_6131_pp1_it1 or ap_reg_ppstg_tmp_27_4_reg_6212_pp1_it1 or ap_reg_ppstg_tmp_30_4_reg_6222_pp1_it1 or ap_reg_ppstg_tmp_27_5_reg_6303_pp1_it1 or ap_reg_ppstg_tmp_30_5_reg_6313_pp1_it1 or ap_reg_ppstg_tmp_27_6_reg_6408_pp1_it1 or ap_reg_ppstg_tmp_30_6_reg_6418_pp1_it1 or ap_reg_ppstg_tmp_27_7_reg_6513_pp1_it1 or ap_reg_ppstg_tmp_30_7_reg_6523_pp1_it1 or ap_reg_ppstg_tmp_27_8_reg_6618_pp1_it1 or ap_reg_ppstg_tmp_30_8_reg_6628_pp1_it1 or ap_reg_ppstg_tmp_27_9_reg_6703_pp1_it1 or ap_reg_ppstg_tmp_30_9_reg_6713_pp1_it1 or ap_reg_ppstg_tmp_27_s_reg_6760_pp1_it1 or ap_reg_ppstg_tmp_30_s_reg_6770_pp1_it1 or ap_reg_ppstg_tmp_27_10_reg_6817_pp1_it1 or ap_reg_ppstg_tmp_30_10_reg_6827_pp1_it1 or ap_reg_ppstg_tmp_27_11_reg_6874_pp1_it1 or ap_reg_ppstg_tmp_30_11_reg_6884_pp1_it1 or ap_reg_ppstg_tmp_27_12_reg_6931_pp1_it1 or ap_reg_ppstg_tmp_30_12_reg_6941_pp1_it1 or ap_reg_ppstg_tmp_27_13_reg_6988_pp1_it1 or ap_reg_ppstg_tmp_30_13_reg_6998_pp1_it1 or ap_reg_ppstg_tmp_27_14_reg_7055_pp1_it1 or ap_reg_ppstg_tmp_30_14_reg_7065_pp1_it1 or ap_sig_cseq_ST_pp2_stg0_fsm_42 or ap_reg_ppiten_pp2_it1 or ap_sig_cseq_ST_pp2_stg15_fsm_57 or tmp_4_fu_4939_p1 or tmp_22_1_fu_5020_p1 or tmp_22_2_fu_5103_p1 or tmp_22_3_fu_5186_p1 or tmp_22_4_fu_5269_p1 or tmp_22_5_fu_5352_p1 or tmp_22_6_fu_5435_p1 or tmp_22_7_fu_5518_p1 or ap_sig_cseq_ST_pp2_stg9_fsm_51 or tmp_22_8_fu_5559_p1 or ap_sig_cseq_ST_pp2_stg10_fsm_52 or tmp_22_9_fu_5592_p1 or ap_sig_cseq_ST_pp2_stg11_fsm_53 or tmp_22_s_fu_5625_p1 or ap_sig_cseq_ST_pp2_stg12_fsm_54 or tmp_22_10_fu_5658_p1 or ap_sig_cseq_ST_pp2_stg13_fsm_55 or tmp_22_11_fu_5691_p1 or ap_sig_cseq_ST_pp2_stg14_fsm_56 or tmp_22_12_fu_5724_p1 or tmp_22_13_fu_5757_p1 or tmp_19_14_fu_5791_p1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_42) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1))) begin
        grey_frame_address0 = tmp_19_14_fu_5791_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg15_fsm_57))) begin
        grey_frame_address0 = tmp_22_13_fu_5757_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg14_fsm_56))) begin
        grey_frame_address0 = tmp_22_12_fu_5724_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg13_fsm_55))) begin
        grey_frame_address0 = tmp_22_11_fu_5691_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg12_fsm_54))) begin
        grey_frame_address0 = tmp_22_10_fu_5658_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg11_fsm_53))) begin
        grey_frame_address0 = tmp_22_s_fu_5625_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg10_fsm_52))) begin
        grey_frame_address0 = tmp_22_9_fu_5592_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg9_fsm_51))) begin
        grey_frame_address0 = tmp_22_8_fu_5559_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg8_fsm_50))) begin
        grey_frame_address0 = tmp_22_7_fu_5518_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg7_fsm_49))) begin
        grey_frame_address0 = tmp_22_6_fu_5435_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg6_fsm_48))) begin
        grey_frame_address0 = tmp_22_5_fu_5352_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg5_fsm_47))) begin
        grey_frame_address0 = tmp_22_4_fu_5269_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg4_fsm_46))) begin
        grey_frame_address0 = tmp_22_3_fu_5186_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg3_fsm_45))) begin
        grey_frame_address0 = tmp_22_2_fu_5103_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg2_fsm_44))) begin
        grey_frame_address0 = tmp_22_1_fu_5020_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_43) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
        grey_frame_address0 = tmp_4_fu_4939_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_30_14_reg_7065_pp1_it1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_27_14_reg_7055_pp1_it1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_30_13_reg_6998_pp1_it1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_27_13_reg_6988_pp1_it1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_30_12_reg_6941_pp1_it1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_27_12_reg_6931_pp1_it1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it2))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_30_11_reg_6884_pp1_it1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_27_11_reg_6874_pp1_it1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_30_10_reg_6827_pp1_it1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_27_10_reg_6817_pp1_it1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_30_s_reg_6770_pp1_it1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_27_s_reg_6760_pp1_it1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_30_9_reg_6713_pp1_it1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_27_9_reg_6703_pp1_it1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_30_8_reg_6628_pp1_it1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_27_8_reg_6618_pp1_it1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_30_7_reg_6523_pp1_it1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_27_7_reg_6513_pp1_it1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_30_6_reg_6418_pp1_it1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_27_6_reg_6408_pp1_it1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_30_5_reg_6313_pp1_it1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_27_5_reg_6303_pp1_it1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_30_4_reg_6222_pp1_it1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_27_4_reg_6212_pp1_it1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_30_3_reg_6131_pp1_it1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_27_3_reg_6121_pp1_it1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_30_2_reg_6047_pp1_it1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_27_2_reg_6037_pp1_it1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_30_1_reg_5963_pp1_it1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_20))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_27_1_reg_5953_pp1_it1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_19))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_15_reg_5897_pp1_it1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_18))) begin
        grey_frame_address0 = ap_reg_ppstg_tmp_12_reg_5887_pp1_it1;
    end else begin
        grey_frame_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp2_stg1_fsm_43 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp2_stg2_fsm_44 or ap_sig_cseq_ST_pp2_stg4_fsm_46 or ap_sig_cseq_ST_pp2_stg8_fsm_50 or ap_sig_cseq_ST_pp2_stg3_fsm_45 or ap_sig_cseq_ST_pp2_stg5_fsm_47 or ap_sig_cseq_ST_pp2_stg7_fsm_49 or ap_sig_cseq_ST_pp2_stg6_fsm_48 or ap_sig_cseq_ST_pp2_stg0_fsm_42 or ap_reg_ppiten_pp2_it1 or ap_sig_cseq_ST_pp2_stg15_fsm_57 or ap_sig_cseq_ST_pp3_stg0_fsm_59 or ap_reg_ppiten_pp3_it0 or tmp_9_fu_4927_p1 or tmp_19_1_fu_5009_p1 or tmp_19_2_fu_5092_p1 or tmp_19_3_fu_5175_p1 or tmp_19_4_fu_5258_p1 or tmp_19_5_fu_5341_p1 or tmp_19_6_fu_5424_p1 or tmp_19_7_fu_5507_p1 or tmp_19_8_fu_5548_p1 or ap_sig_cseq_ST_pp2_stg9_fsm_51 or tmp_19_9_fu_5581_p1 or ap_sig_cseq_ST_pp2_stg10_fsm_52 or tmp_19_s_fu_5614_p1 or ap_sig_cseq_ST_pp2_stg11_fsm_53 or tmp_19_10_fu_5647_p1 or ap_sig_cseq_ST_pp2_stg12_fsm_54 or tmp_19_11_fu_5680_p1 or ap_sig_cseq_ST_pp2_stg13_fsm_55 or tmp_19_12_fu_5713_p1 or ap_sig_cseq_ST_pp2_stg14_fsm_56 or tmp_19_13_fu_5746_p1 or tmp_22_14_fu_5796_p1 or tmp_42_fu_5839_p1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_42) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1))) begin
        grey_frame_address1 = tmp_22_14_fu_5796_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg15_fsm_57))) begin
        grey_frame_address1 = tmp_19_13_fu_5746_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg14_fsm_56))) begin
        grey_frame_address1 = tmp_19_12_fu_5713_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg13_fsm_55))) begin
        grey_frame_address1 = tmp_19_11_fu_5680_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg12_fsm_54))) begin
        grey_frame_address1 = tmp_19_10_fu_5647_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg11_fsm_53))) begin
        grey_frame_address1 = tmp_19_s_fu_5614_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg10_fsm_52))) begin
        grey_frame_address1 = tmp_19_9_fu_5581_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg9_fsm_51))) begin
        grey_frame_address1 = tmp_19_8_fu_5548_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg8_fsm_50))) begin
        grey_frame_address1 = tmp_19_7_fu_5507_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg7_fsm_49))) begin
        grey_frame_address1 = tmp_19_6_fu_5424_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg6_fsm_48))) begin
        grey_frame_address1 = tmp_19_5_fu_5341_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg5_fsm_47))) begin
        grey_frame_address1 = tmp_19_4_fu_5258_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg4_fsm_46))) begin
        grey_frame_address1 = tmp_19_3_fu_5175_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg3_fsm_45))) begin
        grey_frame_address1 = tmp_19_2_fu_5092_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg2_fsm_44))) begin
        grey_frame_address1 = tmp_19_1_fu_5009_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_43) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
        grey_frame_address1 = tmp_9_fu_4927_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_59) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it0))) begin
        grey_frame_address1 = tmp_42_fu_5839_p1;
    end else begin
        grey_frame_address1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg1_fsm_11 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_sig_cseq_ST_pp2_stg1_fsm_43 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp2_stg2_fsm_44 or ap_sig_cseq_ST_pp2_stg4_fsm_46 or ap_sig_cseq_ST_pp2_stg8_fsm_50 or ap_sig_cseq_ST_pp2_stg3_fsm_45 or ap_sig_cseq_ST_pp2_stg5_fsm_47 or ap_sig_cseq_ST_pp1_stg2_fsm_12 or ap_sig_cseq_ST_pp2_stg7_fsm_49 or ap_sig_cseq_ST_pp2_stg6_fsm_48 or ap_sig_cseq_ST_pp1_stg3_fsm_13 or ap_sig_cseq_ST_pp1_stg4_fsm_14 or ap_sig_cseq_ST_pp1_stg7_fsm_17 or ap_sig_cseq_ST_pp1_stg11_fsm_21 or ap_sig_cseq_ST_pp1_stg15_fsm_25 or ap_sig_cseq_ST_pp1_stg19_fsm_29 or ap_sig_cseq_ST_pp1_stg23_fsm_33 or ap_sig_cseq_ST_pp1_stg27_fsm_37 or ap_sig_cseq_ST_pp1_stg31_fsm_41 or ap_sig_cseq_ST_pp1_stg8_fsm_18 or ap_sig_cseq_ST_pp1_stg12_fsm_22 or ap_sig_cseq_ST_pp1_stg16_fsm_26 or ap_sig_cseq_ST_pp1_stg20_fsm_30 or ap_sig_cseq_ST_pp1_stg24_fsm_34 or ap_sig_cseq_ST_pp1_stg28_fsm_38 or ap_sig_cseq_ST_pp1_stg0_fsm_10 or ap_sig_cseq_ST_pp1_stg9_fsm_19 or ap_sig_cseq_ST_pp1_stg13_fsm_23 or ap_sig_cseq_ST_pp1_stg17_fsm_27 or ap_sig_cseq_ST_pp1_stg21_fsm_31 or ap_sig_cseq_ST_pp1_stg25_fsm_35 or ap_sig_cseq_ST_pp1_stg29_fsm_39 or ap_sig_cseq_ST_pp1_stg5_fsm_15 or ap_sig_cseq_ST_pp1_stg10_fsm_20 or ap_sig_cseq_ST_pp1_stg14_fsm_24 or ap_sig_cseq_ST_pp1_stg18_fsm_28 or ap_sig_cseq_ST_pp1_stg22_fsm_32 or ap_sig_cseq_ST_pp1_stg26_fsm_36 or ap_sig_cseq_ST_pp1_stg30_fsm_40 or ap_sig_cseq_ST_pp1_stg6_fsm_16 or ap_sig_cseq_ST_pp2_stg0_fsm_42 or ap_reg_ppiten_pp2_it1 or ap_sig_cseq_ST_pp2_stg15_fsm_57 or ap_sig_cseq_ST_pp2_stg9_fsm_51 or ap_sig_cseq_ST_pp2_stg10_fsm_52 or ap_sig_cseq_ST_pp2_stg11_fsm_53 or ap_sig_cseq_ST_pp2_stg12_fsm_54 or ap_sig_cseq_ST_pp2_stg13_fsm_55 or ap_sig_cseq_ST_pp2_stg14_fsm_56) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_43) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg2_fsm_44)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg4_fsm_46)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg8_fsm_50)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg3_fsm_45)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg5_fsm_47)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg7_fsm_49)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg6_fsm_48)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg15_fsm_57)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_42) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg9_fsm_51)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg10_fsm_52)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg11_fsm_53)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg12_fsm_54)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg13_fsm_55)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg14_fsm_56)))) begin
        grey_frame_ce0 = ap_const_logic_1;
    end else begin
        grey_frame_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp2_stg1_fsm_43 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp2_stg2_fsm_44 or ap_sig_cseq_ST_pp2_stg4_fsm_46 or ap_sig_cseq_ST_pp2_stg8_fsm_50 or ap_sig_cseq_ST_pp2_stg3_fsm_45 or ap_sig_cseq_ST_pp2_stg5_fsm_47 or ap_sig_cseq_ST_pp2_stg7_fsm_49 or ap_sig_cseq_ST_pp2_stg6_fsm_48 or ap_sig_cseq_ST_pp2_stg0_fsm_42 or ap_reg_ppiten_pp2_it1 or ap_sig_cseq_ST_pp2_stg15_fsm_57 or ap_sig_cseq_ST_pp3_stg0_fsm_59 or ap_reg_ppiten_pp3_it0 or ap_reg_ppstg_exitcond1_reg_7966_pp3_it1 or ap_sig_ioackin_gmem_offset_WREADY or ap_reg_ppiten_pp3_it2 or ap_sig_cseq_ST_pp2_stg9_fsm_51 or ap_sig_cseq_ST_pp2_stg10_fsm_52 or ap_sig_cseq_ST_pp2_stg11_fsm_53 or ap_sig_cseq_ST_pp2_stg12_fsm_54 or ap_sig_cseq_ST_pp2_stg13_fsm_55 or ap_sig_cseq_ST_pp2_stg14_fsm_56) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_43) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg2_fsm_44)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg4_fsm_46)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg8_fsm_50)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg3_fsm_45)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg5_fsm_47)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg7_fsm_49)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg6_fsm_48)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg15_fsm_57)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_59) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_7966_pp3_it1) & (ap_const_logic_0 == ap_sig_ioackin_gmem_offset_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it2))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_42) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg9_fsm_51)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg10_fsm_52)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg11_fsm_53)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg12_fsm_54)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg13_fsm_55)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg14_fsm_56)))) begin
        grey_frame_ce1 = ap_const_logic_1;
    end else begin
        grey_frame_ce1 = ap_const_logic_0;
    end
end

always @ (reg_1613 or ap_sig_cseq_ST_pp1_stg1_fsm_11 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_sig_cseq_ST_pp2_stg1_fsm_43 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp2_stg2_fsm_44 or ap_sig_cseq_ST_pp2_stg4_fsm_46 or ap_sig_cseq_ST_pp2_stg8_fsm_50 or reg_1619 or ap_sig_cseq_ST_pp2_stg3_fsm_45 or ap_sig_cseq_ST_pp2_stg5_fsm_47 or reg_1624 or ap_sig_cseq_ST_pp1_stg2_fsm_12 or ap_sig_cseq_ST_pp2_stg7_fsm_49 or reg_1629 or ap_sig_cseq_ST_pp2_stg6_fsm_48 or reg_1634 or ap_sig_cseq_ST_pp1_stg3_fsm_13 or reg_1639 or reg_1644 or ap_sig_cseq_ST_pp1_stg4_fsm_14 or reg_1649 or ap_sig_cseq_ST_pp1_stg7_fsm_17 or ap_sig_cseq_ST_pp1_stg11_fsm_21 or ap_sig_cseq_ST_pp1_stg15_fsm_25 or ap_sig_cseq_ST_pp1_stg19_fsm_29 or ap_sig_cseq_ST_pp1_stg23_fsm_33 or ap_sig_cseq_ST_pp1_stg27_fsm_37 or ap_sig_cseq_ST_pp1_stg31_fsm_41 or ap_sig_cseq_ST_pp1_stg8_fsm_18 or ap_sig_cseq_ST_pp1_stg12_fsm_22 or ap_sig_cseq_ST_pp1_stg16_fsm_26 or ap_sig_cseq_ST_pp1_stg20_fsm_30 or ap_sig_cseq_ST_pp1_stg24_fsm_34 or ap_sig_cseq_ST_pp1_stg28_fsm_38 or ap_sig_cseq_ST_pp1_stg0_fsm_10 or ap_sig_cseq_ST_pp1_stg9_fsm_19 or ap_sig_cseq_ST_pp1_stg13_fsm_23 or ap_sig_cseq_ST_pp1_stg17_fsm_27 or ap_sig_cseq_ST_pp1_stg21_fsm_31 or ap_sig_cseq_ST_pp1_stg25_fsm_35 or ap_sig_cseq_ST_pp1_stg29_fsm_39 or ap_sig_cseq_ST_pp1_stg5_fsm_15 or ap_sig_cseq_ST_pp1_stg10_fsm_20 or ap_sig_cseq_ST_pp1_stg14_fsm_24 or ap_sig_cseq_ST_pp1_stg18_fsm_28 or ap_sig_cseq_ST_pp1_stg22_fsm_32 or ap_sig_cseq_ST_pp1_stg26_fsm_36 or ap_sig_cseq_ST_pp1_stg30_fsm_40 or ap_sig_cseq_ST_pp1_stg6_fsm_16 or ap_sig_cseq_ST_pp2_stg0_fsm_42 or ap_reg_ppiten_pp2_it1 or tmp_57_reg_7944 or ap_sig_cseq_ST_pp2_stg15_fsm_57 or yuv_frame_q1 or ap_sig_cseq_ST_pp2_stg9_fsm_51 or ap_sig_cseq_ST_pp2_stg10_fsm_52 or ap_sig_cseq_ST_pp2_stg11_fsm_53 or ap_sig_cseq_ST_pp2_stg12_fsm_54 or ap_sig_cseq_ST_pp2_stg13_fsm_55 or ap_sig_cseq_ST_pp2_stg14_fsm_56 or p_36_cast_fu_3411_p3 or p_cast_fu_3455_p3 or p_38_cast_fu_3506_p3 or p_37_cast_fu_3550_p3 or p_40_cast_fu_3601_p3 or p_39_cast_fu_3645_p3 or p_42_cast_fu_3696_p3 or p_41_cast_fu_3740_p3 or p_44_cast_fu_3791_p3 or p_43_cast_fu_3835_p3 or p_46_cast_fu_3886_p3 or p_45_cast_fu_3930_p3 or p_48_cast_fu_3981_p3 or p_47_cast_fu_4025_p3 or p_50_cast_fu_4076_p3 or p_49_cast_fu_4120_p3 or p_52_cast_fu_4170_p3 or p_51_cast_fu_4214_p3 or p_54_cast_fu_4264_p3 or p_53_cast_fu_4308_p3 or p_56_cast_fu_4358_p3 or p_55_cast_fu_4402_p3 or p_58_cast_fu_4452_p3 or p_57_cast_fu_4496_p3 or p_60_cast_fu_4546_p3 or p_59_cast_fu_4590_p3 or p_62_cast_fu_4640_p3 or p_61_cast_fu_4684_p3 or p_64_cast_fu_4734_p3 or p_63_cast_fu_4778_p3 or p_66_cast_fu_4828_p3 or p_65_cast_fu_4872_p3) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_42) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1))) begin
        grey_frame_d0 = tmp_57_reg_7944;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg15_fsm_57))) begin
        grey_frame_d0 = reg_1644;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg14_fsm_56))) begin
        grey_frame_d0 = reg_1649;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg11_fsm_53))) begin
        grey_frame_d0 = reg_1634;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg10_fsm_52))) begin
        grey_frame_d0 = reg_1639;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg7_fsm_49)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg13_fsm_55)))) begin
        grey_frame_d0 = reg_1624;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg6_fsm_48)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg12_fsm_54)))) begin
        grey_frame_d0 = reg_1629;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg3_fsm_45)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg5_fsm_47)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg9_fsm_51)))) begin
        grey_frame_d0 = reg_1619;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg2_fsm_44)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg4_fsm_46)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg8_fsm_50)))) begin
        grey_frame_d0 = reg_1613;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_43) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
        grey_frame_d0 = {{yuv_frame_q1[ap_const_lv32_17 : ap_const_lv32_10]}};
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17))) begin
        grey_frame_d0 = p_65_cast_fu_4872_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16))) begin
        grey_frame_d0 = p_66_cast_fu_4828_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15))) begin
        grey_frame_d0 = p_63_cast_fu_4778_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14))) begin
        grey_frame_d0 = p_64_cast_fu_4734_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13))) begin
        grey_frame_d0 = p_61_cast_fu_4684_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12))) begin
        grey_frame_d0 = p_62_cast_fu_4640_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it2))) begin
        grey_frame_d0 = p_59_cast_fu_4590_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10))) begin
        grey_frame_d0 = p_60_cast_fu_4546_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41))) begin
        grey_frame_d0 = p_57_cast_fu_4496_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40))) begin
        grey_frame_d0 = p_58_cast_fu_4452_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39))) begin
        grey_frame_d0 = p_55_cast_fu_4402_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38))) begin
        grey_frame_d0 = p_56_cast_fu_4358_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37))) begin
        grey_frame_d0 = p_53_cast_fu_4308_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36))) begin
        grey_frame_d0 = p_54_cast_fu_4264_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35))) begin
        grey_frame_d0 = p_51_cast_fu_4214_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34))) begin
        grey_frame_d0 = p_52_cast_fu_4170_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33))) begin
        grey_frame_d0 = p_49_cast_fu_4120_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32))) begin
        grey_frame_d0 = p_50_cast_fu_4076_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31))) begin
        grey_frame_d0 = p_47_cast_fu_4025_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30))) begin
        grey_frame_d0 = p_48_cast_fu_3981_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29))) begin
        grey_frame_d0 = p_45_cast_fu_3930_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28))) begin
        grey_frame_d0 = p_46_cast_fu_3886_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27))) begin
        grey_frame_d0 = p_43_cast_fu_3835_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26))) begin
        grey_frame_d0 = p_44_cast_fu_3791_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25))) begin
        grey_frame_d0 = p_41_cast_fu_3740_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24))) begin
        grey_frame_d0 = p_42_cast_fu_3696_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23))) begin
        grey_frame_d0 = p_39_cast_fu_3645_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22))) begin
        grey_frame_d0 = p_40_cast_fu_3601_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21))) begin
        grey_frame_d0 = p_37_cast_fu_3550_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_20))) begin
        grey_frame_d0 = p_38_cast_fu_3506_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_19))) begin
        grey_frame_d0 = p_cast_fu_3455_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_18))) begin
        grey_frame_d0 = p_36_cast_fu_3411_p3;
    end else begin
        grey_frame_d0 = 'bx;
    end
end

always @ (reg_1613 or ap_sig_cseq_ST_pp2_stg1_fsm_43 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp2_stg2_fsm_44 or ap_sig_cseq_ST_pp2_stg4_fsm_46 or ap_sig_cseq_ST_pp2_stg8_fsm_50 or ap_sig_cseq_ST_pp2_stg3_fsm_45 or ap_sig_cseq_ST_pp2_stg5_fsm_47 or ap_sig_cseq_ST_pp2_stg7_fsm_49 or ap_sig_cseq_ST_pp2_stg6_fsm_48 or ap_sig_cseq_ST_pp2_stg0_fsm_42 or ap_reg_ppiten_pp2_it1 or tmp_43_reg_7706 or tmp_44_reg_7733 or tmp_45_reg_7740 or tmp_46_reg_7767 or tmp_47_reg_7774 or tmp_48_reg_7801 or tmp_49_reg_7808 or tmp_50_reg_7835 or tmp_51_reg_7842 or tmp_52_reg_7869 or tmp_53_reg_7876 or tmp_54_reg_7903 or tmp_55_reg_7910 or tmp_56_reg_7937 or ap_sig_cseq_ST_pp2_stg15_fsm_57 or ap_sig_cseq_ST_pp2_stg9_fsm_51 or ap_sig_cseq_ST_pp2_stg10_fsm_52 or ap_sig_cseq_ST_pp2_stg11_fsm_53 or ap_sig_cseq_ST_pp2_stg12_fsm_54 or ap_sig_cseq_ST_pp2_stg13_fsm_55 or ap_sig_cseq_ST_pp2_stg14_fsm_56 or tmp_41_fu_4922_p1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_42) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1))) begin
        grey_frame_d1 = reg_1613;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg15_fsm_57))) begin
        grey_frame_d1 = tmp_56_reg_7937;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg14_fsm_56))) begin
        grey_frame_d1 = tmp_55_reg_7910;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg13_fsm_55))) begin
        grey_frame_d1 = tmp_54_reg_7903;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg12_fsm_54))) begin
        grey_frame_d1 = tmp_53_reg_7876;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg11_fsm_53))) begin
        grey_frame_d1 = tmp_52_reg_7869;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg10_fsm_52))) begin
        grey_frame_d1 = tmp_51_reg_7842;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg9_fsm_51))) begin
        grey_frame_d1 = tmp_50_reg_7835;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg8_fsm_50))) begin
        grey_frame_d1 = tmp_49_reg_7808;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg7_fsm_49))) begin
        grey_frame_d1 = tmp_48_reg_7801;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg6_fsm_48))) begin
        grey_frame_d1 = tmp_47_reg_7774;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg5_fsm_47))) begin
        grey_frame_d1 = tmp_46_reg_7767;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg4_fsm_46))) begin
        grey_frame_d1 = tmp_45_reg_7740;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg3_fsm_45))) begin
        grey_frame_d1 = tmp_44_reg_7733;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg2_fsm_44))) begin
        grey_frame_d1 = tmp_43_reg_7706;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_43) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
        grey_frame_d1 = tmp_41_fu_4922_p1;
    end else begin
        grey_frame_d1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg1_fsm_11 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_sig_cseq_ST_pp2_stg1_fsm_43 or ap_reg_ppiten_pp2_it0 or tmp_3_reg_7687 or ap_sig_cseq_ST_pp2_stg2_fsm_44 or ap_sig_cseq_ST_pp2_stg4_fsm_46 or ap_sig_cseq_ST_pp2_stg8_fsm_50 or ap_sig_cseq_ST_pp2_stg3_fsm_45 or ap_sig_cseq_ST_pp2_stg5_fsm_47 or ap_sig_cseq_ST_pp1_stg2_fsm_12 or ap_sig_cseq_ST_pp2_stg7_fsm_49 or ap_sig_cseq_ST_pp2_stg6_fsm_48 or ap_sig_cseq_ST_pp1_stg3_fsm_13 or ap_sig_cseq_ST_pp1_stg4_fsm_14 or ap_sig_cseq_ST_pp1_stg7_fsm_17 or ap_sig_cseq_ST_pp1_stg11_fsm_21 or ap_sig_cseq_ST_pp1_stg15_fsm_25 or ap_sig_cseq_ST_pp1_stg19_fsm_29 or ap_sig_cseq_ST_pp1_stg23_fsm_33 or ap_sig_cseq_ST_pp1_stg27_fsm_37 or ap_sig_cseq_ST_pp1_stg31_fsm_41 or ap_reg_ppstg_tmp_5_reg_5878_pp1_it1 or ap_sig_cseq_ST_pp1_stg8_fsm_18 or ap_sig_cseq_ST_pp1_stg12_fsm_22 or ap_sig_cseq_ST_pp1_stg16_fsm_26 or ap_sig_cseq_ST_pp1_stg20_fsm_30 or ap_sig_cseq_ST_pp1_stg24_fsm_34 or ap_sig_cseq_ST_pp1_stg28_fsm_38 or ap_sig_cseq_ST_pp1_stg0_fsm_10 or ap_sig_cseq_ST_pp1_stg9_fsm_19 or ap_sig_cseq_ST_pp1_stg13_fsm_23 or ap_sig_cseq_ST_pp1_stg17_fsm_27 or ap_sig_cseq_ST_pp1_stg21_fsm_31 or ap_sig_cseq_ST_pp1_stg25_fsm_35 or ap_sig_cseq_ST_pp1_stg29_fsm_39 or ap_sig_cseq_ST_pp1_stg5_fsm_15 or ap_sig_cseq_ST_pp1_stg10_fsm_20 or ap_sig_cseq_ST_pp1_stg14_fsm_24 or ap_sig_cseq_ST_pp1_stg18_fsm_28 or ap_sig_cseq_ST_pp1_stg22_fsm_32 or ap_sig_cseq_ST_pp1_stg26_fsm_36 or ap_sig_cseq_ST_pp1_stg30_fsm_40 or ap_sig_cseq_ST_pp1_stg6_fsm_16 or ap_reg_ppstg_tmp_5_reg_5878_pp1_it2 or ap_sig_cseq_ST_pp2_stg0_fsm_42 or ap_reg_ppiten_pp2_it1 or ap_sig_cseq_ST_pp2_stg15_fsm_57 or ap_sig_cseq_ST_pp2_stg9_fsm_51 or ap_sig_cseq_ST_pp2_stg10_fsm_52 or ap_sig_cseq_ST_pp2_stg11_fsm_53 or ap_sig_cseq_ST_pp2_stg12_fsm_54 or ap_sig_cseq_ST_pp2_stg13_fsm_55 or ap_sig_cseq_ST_pp2_stg14_fsm_56) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_43) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg2_fsm_44)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg4_fsm_46)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg8_fsm_50)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg3_fsm_45)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg5_fsm_47)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg7_fsm_49)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg6_fsm_48)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg15_fsm_57)) | (~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_42) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg9_fsm_51)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg10_fsm_52)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg11_fsm_53)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg12_fsm_54)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg13_fsm_55)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg14_fsm_56)))) begin
        grey_frame_we0 = ap_const_logic_1;
    end else begin
        grey_frame_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp2_stg1_fsm_43 or ap_reg_ppiten_pp2_it0 or tmp_3_reg_7687 or ap_sig_cseq_ST_pp2_stg2_fsm_44 or ap_sig_cseq_ST_pp2_stg4_fsm_46 or ap_sig_cseq_ST_pp2_stg8_fsm_50 or ap_sig_cseq_ST_pp2_stg3_fsm_45 or ap_sig_cseq_ST_pp2_stg5_fsm_47 or ap_sig_cseq_ST_pp2_stg7_fsm_49 or ap_sig_cseq_ST_pp2_stg6_fsm_48 or ap_sig_cseq_ST_pp2_stg0_fsm_42 or ap_reg_ppiten_pp2_it1 or ap_sig_cseq_ST_pp2_stg15_fsm_57 or ap_sig_cseq_ST_pp2_stg9_fsm_51 or ap_sig_cseq_ST_pp2_stg10_fsm_52 or ap_sig_cseq_ST_pp2_stg11_fsm_53 or ap_sig_cseq_ST_pp2_stg12_fsm_54 or ap_sig_cseq_ST_pp2_stg13_fsm_55 or ap_sig_cseq_ST_pp2_stg14_fsm_56) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_43) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg2_fsm_44)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg4_fsm_46)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg8_fsm_50)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg3_fsm_45)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg5_fsm_47)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg7_fsm_49)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg6_fsm_48)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg15_fsm_57)) | (~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_42) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg9_fsm_51)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg10_fsm_52)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg11_fsm_53)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg12_fsm_54)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg13_fsm_55)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg14_fsm_56)))) begin
        grey_frame_we1 = ap_const_logic_1;
    end else begin
        grey_frame_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg1_fsm_11 or ap_sig_cseq_ST_pp1_stg2_fsm_12 or ap_sig_cseq_ST_pp1_stg3_fsm_13 or ap_sig_cseq_ST_pp1_stg4_fsm_14 or ap_sig_cseq_ST_pp1_stg7_fsm_17 or ap_sig_cseq_ST_pp1_stg11_fsm_21 or ap_sig_cseq_ST_pp1_stg15_fsm_25 or ap_sig_cseq_ST_pp1_stg19_fsm_29 or ap_sig_cseq_ST_pp1_stg23_fsm_33 or ap_sig_cseq_ST_pp1_stg27_fsm_37 or ap_sig_cseq_ST_pp1_stg31_fsm_41 or ap_sig_cseq_ST_pp1_stg8_fsm_18 or ap_sig_cseq_ST_pp1_stg12_fsm_22 or ap_sig_cseq_ST_pp1_stg16_fsm_26 or ap_sig_cseq_ST_pp1_stg20_fsm_30 or ap_sig_cseq_ST_pp1_stg24_fsm_34 or ap_sig_cseq_ST_pp1_stg28_fsm_38 or ap_sig_cseq_ST_pp1_stg0_fsm_10 or ap_sig_cseq_ST_pp1_stg9_fsm_19 or ap_sig_cseq_ST_pp1_stg13_fsm_23 or ap_sig_cseq_ST_pp1_stg17_fsm_27 or ap_sig_cseq_ST_pp1_stg21_fsm_31 or ap_sig_cseq_ST_pp1_stg25_fsm_35 or ap_sig_cseq_ST_pp1_stg29_fsm_39 or ap_sig_cseq_ST_pp1_stg5_fsm_15 or ap_sig_cseq_ST_pp1_stg10_fsm_20 or ap_sig_cseq_ST_pp1_stg14_fsm_24 or ap_sig_cseq_ST_pp1_stg18_fsm_28 or ap_sig_cseq_ST_pp1_stg22_fsm_32 or ap_sig_cseq_ST_pp1_stg26_fsm_36 or ap_sig_cseq_ST_pp1_stg30_fsm_40 or ap_sig_cseq_ST_pp1_stg6_fsm_16) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) | (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12) | (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13) | (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14) | (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17) | (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21) | (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25) | (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29) | (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33) | (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37) | (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41) | (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_18) | (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22) | (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26) | (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30) | (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34) | (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38) | (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10) | (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_19) | (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23) | (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27) | (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31) | (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35) | (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39) | (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15) | (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_20) | (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24) | (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28) | (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32) | (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36) | (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40) | (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16))) begin
        grp_backsub_hls_fptoui_float_i8_fu_1529_ap_ce = ap_const_logic_1;
    end else begin
        grp_backsub_hls_fptoui_float_i8_fu_1529_ap_ce = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg1_fsm_11 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_sig_cseq_ST_pp1_stg2_fsm_12 or ap_sig_cseq_ST_pp1_stg3_fsm_13 or ap_sig_cseq_ST_pp1_stg4_fsm_14 or ap_sig_cseq_ST_pp1_stg7_fsm_17 or ap_sig_cseq_ST_pp1_stg11_fsm_21 or ap_sig_cseq_ST_pp1_stg15_fsm_25 or ap_sig_cseq_ST_pp1_stg19_fsm_29 or ap_sig_cseq_ST_pp1_stg23_fsm_33 or ap_sig_cseq_ST_pp1_stg27_fsm_37 or ap_sig_cseq_ST_pp1_stg31_fsm_41 or ap_reg_ppstg_tmp_5_reg_5878_pp1_it1 or ap_sig_cseq_ST_pp1_stg8_fsm_18 or ap_sig_cseq_ST_pp1_stg12_fsm_22 or ap_sig_cseq_ST_pp1_stg16_fsm_26 or ap_sig_cseq_ST_pp1_stg20_fsm_30 or ap_sig_cseq_ST_pp1_stg24_fsm_34 or ap_sig_cseq_ST_pp1_stg28_fsm_38 or ap_sig_cseq_ST_pp1_stg0_fsm_10 or ap_sig_cseq_ST_pp1_stg9_fsm_19 or ap_sig_cseq_ST_pp1_stg13_fsm_23 or ap_sig_cseq_ST_pp1_stg17_fsm_27 or ap_sig_cseq_ST_pp1_stg21_fsm_31 or ap_sig_cseq_ST_pp1_stg25_fsm_35 or ap_sig_cseq_ST_pp1_stg29_fsm_39 or ap_sig_cseq_ST_pp1_stg5_fsm_15 or ap_sig_cseq_ST_pp1_stg10_fsm_20 or ap_sig_cseq_ST_pp1_stg14_fsm_24 or ap_sig_cseq_ST_pp1_stg18_fsm_28 or ap_sig_cseq_ST_pp1_stg22_fsm_32 or ap_sig_cseq_ST_pp1_stg26_fsm_36 or ap_sig_cseq_ST_pp1_stg30_fsm_40 or ap_sig_cseq_ST_pp1_stg6_fsm_16 or reg_1809 or reg_1821 or reg_1827 or reg_1833 or reg_1839 or reg_1845 or reg_1851 or reg_1857 or reg_1863 or reg_1869 or reg_1875 or reg_1881 or reg_1887 or reg_1893 or reg_1899 or reg_1905 or reg_1911 or reg_1917 or ap_reg_ppstg_tmp_5_reg_5878_pp1_it2 or reg_1923 or reg_1928 or tmp_50_10_reg_7577 or tmp_61_11_reg_7612) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it2))) begin
        grp_backsub_hls_fptoui_float_i8_fu_1529_x = reg_1917;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it2))) begin
        grp_backsub_hls_fptoui_float_i8_fu_1529_x = reg_1911;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10))) begin
        grp_backsub_hls_fptoui_float_i8_fu_1529_x = reg_1905;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1))) begin
        grp_backsub_hls_fptoui_float_i8_fu_1529_x = tmp_61_11_reg_7612;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39))) begin
        grp_backsub_hls_fptoui_float_i8_fu_1529_x = reg_1899;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38))) begin
        grp_backsub_hls_fptoui_float_i8_fu_1529_x = tmp_50_10_reg_7577;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it2)))) begin
        grp_backsub_hls_fptoui_float_i8_fu_1529_x = reg_1928;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36))) begin
        grp_backsub_hls_fptoui_float_i8_fu_1529_x = reg_1893;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35))) begin
        grp_backsub_hls_fptoui_float_i8_fu_1529_x = reg_1875;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34))) begin
        grp_backsub_hls_fptoui_float_i8_fu_1529_x = reg_1887;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1))) begin
        grp_backsub_hls_fptoui_float_i8_fu_1529_x = reg_1863;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31))) begin
        grp_backsub_hls_fptoui_float_i8_fu_1529_x = reg_1851;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30))) begin
        grp_backsub_hls_fptoui_float_i8_fu_1529_x = reg_1881;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1))) begin
        grp_backsub_hls_fptoui_float_i8_fu_1529_x = reg_1839;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28))) begin
        grp_backsub_hls_fptoui_float_i8_fu_1529_x = reg_1869;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26))) begin
        grp_backsub_hls_fptoui_float_i8_fu_1529_x = reg_1857;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1))) begin
        grp_backsub_hls_fptoui_float_i8_fu_1529_x = reg_1833;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24))) begin
        grp_backsub_hls_fptoui_float_i8_fu_1529_x = reg_1845;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27)))) begin
        grp_backsub_hls_fptoui_float_i8_fu_1529_x = reg_1821;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it2)))) begin
        grp_backsub_hls_fptoui_float_i8_fu_1529_x = reg_1923;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22)))) begin
        grp_backsub_hls_fptoui_float_i8_fu_1529_x = reg_1827;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_5878_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23)))) begin
        grp_backsub_hls_fptoui_float_i8_fu_1529_x = reg_1809;
    end else begin
        grp_backsub_hls_fptoui_float_i8_fu_1529_x = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg1_fsm_11 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_pp1_stg2_fsm_12 or ap_sig_cseq_ST_pp1_stg3_fsm_13 or ap_sig_cseq_ST_pp1_stg4_fsm_14 or ap_sig_cseq_ST_pp1_stg7_fsm_17 or ap_sig_cseq_ST_pp1_stg11_fsm_21 or ap_sig_cseq_ST_pp1_stg15_fsm_25 or ap_sig_cseq_ST_pp1_stg19_fsm_29 or ap_sig_cseq_ST_pp1_stg23_fsm_33 or ap_sig_cseq_ST_pp1_stg27_fsm_37 or ap_sig_cseq_ST_pp1_stg31_fsm_41 or ap_sig_cseq_ST_pp1_stg8_fsm_18 or ap_sig_cseq_ST_pp1_stg12_fsm_22 or ap_sig_cseq_ST_pp1_stg16_fsm_26 or ap_sig_cseq_ST_pp1_stg20_fsm_30 or ap_sig_cseq_ST_pp1_stg24_fsm_34 or ap_sig_cseq_ST_pp1_stg28_fsm_38 or ap_sig_cseq_ST_pp1_stg0_fsm_10 or ap_sig_cseq_ST_pp1_stg9_fsm_19 or ap_sig_cseq_ST_pp1_stg13_fsm_23 or ap_sig_cseq_ST_pp1_stg17_fsm_27 or ap_sig_cseq_ST_pp1_stg21_fsm_31 or ap_sig_cseq_ST_pp1_stg25_fsm_35 or ap_sig_cseq_ST_pp1_stg29_fsm_39 or ap_sig_cseq_ST_pp1_stg5_fsm_15 or ap_sig_cseq_ST_pp1_stg10_fsm_20 or ap_sig_cseq_ST_pp1_stg14_fsm_24 or ap_sig_cseq_ST_pp1_stg18_fsm_28 or ap_sig_cseq_ST_pp1_stg22_fsm_32 or ap_sig_cseq_ST_pp1_stg26_fsm_36 or ap_sig_cseq_ST_pp1_stg30_fsm_40 or ap_sig_cseq_ST_pp1_stg6_fsm_16 or reg_1714 or reg_1727 or reg_1733 or reg_1752 or reg_1765 or reg_1772 or reg_1790 or reg_1803 or reg_1809 or reg_1821 or reg_1833 or reg_1845 or reg_1851 or reg_1869 or reg_1875 or reg_1887 or tmp_57_4_reg_7192 or tmp_57_7_reg_7277 or tmp_57_9_reg_7332) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21))) begin
        grp_fu_1534_p0 = tmp_57_9_reg_7332;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_20))) begin
        grp_fu_1534_p0 = reg_1887;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_19))) begin
        grp_fu_1534_p0 = tmp_57_7_reg_7277;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_18))) begin
        grp_fu_1534_p0 = reg_1875;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17))) begin
        grp_fu_1534_p0 = reg_1869;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16))) begin
        grp_fu_1534_p0 = tmp_57_4_reg_7192;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15))) begin
        grp_fu_1534_p0 = reg_1851;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14))) begin
        grp_fu_1534_p0 = reg_1845;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13))) begin
        grp_fu_1534_p0 = reg_1833;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12))) begin
        grp_fu_1534_p0 = reg_1821;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        grp_fu_1534_p0 = reg_1809;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40)))) begin
        grp_fu_1534_p0 = reg_1772;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28)))) begin
        grp_fu_1534_p0 = reg_1733;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39)))) begin
        grp_fu_1534_p0 = reg_1803;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36)))) begin
        grp_fu_1534_p0 = reg_1790;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31)))) begin
        grp_fu_1534_p0 = reg_1765;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24)))) begin
        grp_fu_1534_p0 = reg_1752;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35)))) begin
        grp_fu_1534_p0 = reg_1727;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32)))) begin
        grp_fu_1534_p0 = reg_1714;
    end else begin
        grp_fu_1534_p0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg1_fsm_11 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_pp1_stg2_fsm_12 or ap_sig_cseq_ST_pp1_stg3_fsm_13 or ap_sig_cseq_ST_pp1_stg4_fsm_14 or ap_sig_cseq_ST_pp1_stg7_fsm_17 or ap_sig_cseq_ST_pp1_stg11_fsm_21 or ap_sig_cseq_ST_pp1_stg15_fsm_25 or ap_sig_cseq_ST_pp1_stg19_fsm_29 or ap_sig_cseq_ST_pp1_stg23_fsm_33 or ap_sig_cseq_ST_pp1_stg27_fsm_37 or ap_sig_cseq_ST_pp1_stg31_fsm_41 or ap_sig_cseq_ST_pp1_stg8_fsm_18 or ap_sig_cseq_ST_pp1_stg12_fsm_22 or ap_sig_cseq_ST_pp1_stg16_fsm_26 or ap_sig_cseq_ST_pp1_stg20_fsm_30 or ap_sig_cseq_ST_pp1_stg24_fsm_34 or ap_sig_cseq_ST_pp1_stg28_fsm_38 or ap_sig_cseq_ST_pp1_stg0_fsm_10 or ap_sig_cseq_ST_pp1_stg9_fsm_19 or ap_sig_cseq_ST_pp1_stg13_fsm_23 or ap_sig_cseq_ST_pp1_stg17_fsm_27 or ap_sig_cseq_ST_pp1_stg21_fsm_31 or ap_sig_cseq_ST_pp1_stg25_fsm_35 or ap_sig_cseq_ST_pp1_stg29_fsm_39 or ap_sig_cseq_ST_pp1_stg5_fsm_15 or ap_sig_cseq_ST_pp1_stg10_fsm_20 or ap_sig_cseq_ST_pp1_stg14_fsm_24 or ap_sig_cseq_ST_pp1_stg18_fsm_28 or ap_sig_cseq_ST_pp1_stg22_fsm_32 or ap_sig_cseq_ST_pp1_stg26_fsm_36 or ap_sig_cseq_ST_pp1_stg30_fsm_40 or ap_sig_cseq_ST_pp1_stg6_fsm_16 or reg_1714 or reg_1720 or reg_1733 or reg_1740 or reg_1746 or reg_1752 or reg_1759 or reg_1772 or reg_1778 or reg_1790 or reg_1797 or reg_1815 or tmp_60_7_reg_7437 or tmp_60_8_reg_7442 or tmp_60_9_reg_7452) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21))) begin
        grp_fu_1534_p1 = tmp_60_9_reg_7452;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_20))) begin
        grp_fu_1534_p1 = tmp_60_8_reg_7442;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_19))) begin
        grp_fu_1534_p1 = tmp_60_7_reg_7437;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_18))) begin
        grp_fu_1534_p1 = reg_1746;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15))) begin
        grp_fu_1534_p1 = reg_1815;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31)))) begin
        grp_fu_1534_p1 = reg_1790;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40)))) begin
        grp_fu_1534_p1 = reg_1778;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39)))) begin
        grp_fu_1534_p1 = reg_1752;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12)))) begin
        grp_fu_1534_p1 = reg_1740;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17)))) begin
        grp_fu_1534_p1 = reg_1714;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16)))) begin
        grp_fu_1534_p1 = reg_1797;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35)))) begin
        grp_fu_1534_p1 = reg_1772;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24)))) begin
        grp_fu_1534_p1 = reg_1759;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
        grp_fu_1534_p1 = reg_1733;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32)))) begin
        grp_fu_1534_p1 = reg_1720;
    end else begin
        grp_fu_1534_p1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg1_fsm_11 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_sig_cseq_ST_pp1_stg2_fsm_12 or ap_sig_cseq_ST_pp1_stg3_fsm_13 or ap_sig_cseq_ST_pp1_stg4_fsm_14 or ap_sig_cseq_ST_pp1_stg7_fsm_17 or ap_sig_cseq_ST_pp1_stg11_fsm_21 or ap_sig_cseq_ST_pp1_stg15_fsm_25 or ap_sig_cseq_ST_pp1_stg19_fsm_29 or ap_sig_cseq_ST_pp1_stg23_fsm_33 or ap_sig_cseq_ST_pp1_stg27_fsm_37 or ap_sig_cseq_ST_pp1_stg31_fsm_41 or ap_sig_cseq_ST_pp1_stg8_fsm_18 or ap_sig_cseq_ST_pp1_stg12_fsm_22 or ap_sig_cseq_ST_pp1_stg16_fsm_26 or ap_sig_cseq_ST_pp1_stg20_fsm_30 or ap_sig_cseq_ST_pp1_stg24_fsm_34 or ap_sig_cseq_ST_pp1_stg28_fsm_38 or ap_sig_cseq_ST_pp1_stg0_fsm_10 or ap_sig_cseq_ST_pp1_stg9_fsm_19 or ap_sig_cseq_ST_pp1_stg13_fsm_23 or ap_sig_cseq_ST_pp1_stg17_fsm_27 or ap_sig_cseq_ST_pp1_stg21_fsm_31 or ap_sig_cseq_ST_pp1_stg25_fsm_35 or ap_sig_cseq_ST_pp1_stg29_fsm_39 or ap_sig_cseq_ST_pp1_stg5_fsm_15 or ap_sig_cseq_ST_pp1_stg10_fsm_20 or ap_sig_cseq_ST_pp1_stg14_fsm_24 or ap_sig_cseq_ST_pp1_stg18_fsm_28 or ap_sig_cseq_ST_pp1_stg22_fsm_32 or ap_sig_cseq_ST_pp1_stg26_fsm_36 or ap_sig_cseq_ST_pp1_stg30_fsm_40 or ap_sig_cseq_ST_pp1_stg6_fsm_16 or reg_1720 or reg_1740 or reg_1759 or reg_1765 or reg_1778 or reg_1797 or reg_1827 or reg_1839 or reg_1857 or reg_1863 or reg_1881 or reg_1893 or reg_1899 or reg_1905 or reg_1911 or reg_1917 or tmp_46_3_reg_7157 or tmp_46_6_reg_7242 or tmp_46_8_reg_7297 or tmp_46_9_reg_7317 or tmp_57_s_reg_7347 or tmp_46_10_reg_7362 or tmp_46_11_reg_7382 or tmp_57_11_reg_7402 or tmp_57_12_reg_7422 or tmp_46_13_reg_7427 or tmp_46_14_reg_7432) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10))) begin
        grp_fu_1538_p0 = reg_1917;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40))) begin
        grp_fu_1538_p0 = tmp_46_14_reg_7432;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38))) begin
        grp_fu_1538_p0 = reg_1911;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36))) begin
        grp_fu_1538_p0 = tmp_46_13_reg_7427;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34))) begin
        grp_fu_1538_p0 = tmp_57_12_reg_7422;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32))) begin
        grp_fu_1538_p0 = reg_1905;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30))) begin
        grp_fu_1538_p0 = tmp_57_11_reg_7402;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28))) begin
        grp_fu_1538_p0 = tmp_46_11_reg_7382;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26))) begin
        grp_fu_1538_p0 = reg_1899;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24))) begin
        grp_fu_1538_p0 = tmp_46_10_reg_7362;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22))) begin
        grp_fu_1538_p0 = tmp_57_s_reg_7347;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21))) begin
        grp_fu_1538_p0 = reg_1893;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_20))) begin
        grp_fu_1538_p0 = tmp_46_9_reg_7317;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_19))) begin
        grp_fu_1538_p0 = tmp_46_8_reg_7297;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_18))) begin
        grp_fu_1538_p0 = reg_1881;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17))) begin
        grp_fu_1538_p0 = tmp_46_6_reg_7242;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16))) begin
        grp_fu_1538_p0 = reg_1863;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15))) begin
        grp_fu_1538_p0 = reg_1857;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14))) begin
        grp_fu_1538_p0 = tmp_46_3_reg_7157;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13))) begin
        grp_fu_1538_p0 = reg_1839;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12))) begin
        grp_fu_1538_p0 = reg_1827;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        grp_fu_1538_p0 = reg_1765;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31)))) begin
        grp_fu_1538_p0 = reg_1797;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39)))) begin
        grp_fu_1538_p0 = reg_1759;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27)))) begin
        grp_fu_1538_p0 = reg_1720;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35)))) begin
        grp_fu_1538_p0 = reg_1778;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23)))) begin
        grp_fu_1538_p0 = reg_1740;
    end else begin
        grp_fu_1538_p0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg1_fsm_11 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_sig_cseq_ST_pp1_stg2_fsm_12 or ap_sig_cseq_ST_pp1_stg3_fsm_13 or ap_sig_cseq_ST_pp1_stg4_fsm_14 or ap_sig_cseq_ST_pp1_stg7_fsm_17 or ap_sig_cseq_ST_pp1_stg11_fsm_21 or ap_sig_cseq_ST_pp1_stg15_fsm_25 or ap_sig_cseq_ST_pp1_stg19_fsm_29 or ap_sig_cseq_ST_pp1_stg23_fsm_33 or ap_sig_cseq_ST_pp1_stg27_fsm_37 or ap_sig_cseq_ST_pp1_stg31_fsm_41 or ap_sig_cseq_ST_pp1_stg8_fsm_18 or ap_sig_cseq_ST_pp1_stg12_fsm_22 or ap_sig_cseq_ST_pp1_stg16_fsm_26 or ap_sig_cseq_ST_pp1_stg20_fsm_30 or ap_sig_cseq_ST_pp1_stg24_fsm_34 or ap_sig_cseq_ST_pp1_stg28_fsm_38 or ap_sig_cseq_ST_pp1_stg0_fsm_10 or ap_sig_cseq_ST_pp1_stg9_fsm_19 or ap_sig_cseq_ST_pp1_stg13_fsm_23 or ap_sig_cseq_ST_pp1_stg17_fsm_27 or ap_sig_cseq_ST_pp1_stg21_fsm_31 or ap_sig_cseq_ST_pp1_stg25_fsm_35 or ap_sig_cseq_ST_pp1_stg29_fsm_39 or ap_sig_cseq_ST_pp1_stg5_fsm_15 or ap_sig_cseq_ST_pp1_stg10_fsm_20 or ap_sig_cseq_ST_pp1_stg14_fsm_24 or ap_sig_cseq_ST_pp1_stg18_fsm_28 or ap_sig_cseq_ST_pp1_stg22_fsm_32 or ap_sig_cseq_ST_pp1_stg26_fsm_36 or ap_sig_cseq_ST_pp1_stg30_fsm_40 or ap_sig_cseq_ST_pp1_stg6_fsm_16 or reg_1720 or reg_1727 or reg_1733 or reg_1746 or reg_1752 or reg_1765 or reg_1778 or reg_1785 or reg_1790 or reg_1803 or reg_1815 or tmp_49_9_reg_7447 or tmp_49_s_reg_7462 or tmp_60_s_reg_7467 or tmp_49_10_reg_7472 or tmp_60_10_reg_7482 or tmp_49_11_reg_7487 or tmp_60_11_reg_7492 or tmp_49_12_reg_7502 or tmp_60_12_reg_7507 or tmp_49_13_reg_7512 or tmp_60_13_reg_7522 or tmp_49_14_reg_7527 or tmp_60_14_reg_7532) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10))) begin
        grp_fu_1538_p1 = tmp_60_14_reg_7532;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40))) begin
        grp_fu_1538_p1 = tmp_49_14_reg_7527;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38))) begin
        grp_fu_1538_p1 = tmp_60_13_reg_7522;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36))) begin
        grp_fu_1538_p1 = tmp_49_13_reg_7512;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34))) begin
        grp_fu_1538_p1 = tmp_60_12_reg_7507;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32))) begin
        grp_fu_1538_p1 = tmp_49_12_reg_7502;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30))) begin
        grp_fu_1538_p1 = tmp_60_11_reg_7492;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28))) begin
        grp_fu_1538_p1 = tmp_49_11_reg_7487;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26))) begin
        grp_fu_1538_p1 = tmp_60_10_reg_7482;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24))) begin
        grp_fu_1538_p1 = tmp_49_10_reg_7472;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22))) begin
        grp_fu_1538_p1 = tmp_60_s_reg_7467;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21))) begin
        grp_fu_1538_p1 = tmp_49_s_reg_7462;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_20))) begin
        grp_fu_1538_p1 = tmp_49_9_reg_7447;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_19))) begin
        grp_fu_1538_p1 = reg_1765;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_18))) begin
        grp_fu_1538_p1 = reg_1733;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17))) begin
        grp_fu_1538_p1 = reg_1720;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16))) begin
        grp_fu_1538_p1 = reg_1727;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15))) begin
        grp_fu_1538_p1 = reg_1790;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14))) begin
        grp_fu_1538_p1 = reg_1778;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13))) begin
        grp_fu_1538_p1 = reg_1803;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12))) begin
        grp_fu_1538_p1 = reg_1752;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39)))) begin
        grp_fu_1538_p1 = reg_1815;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
        grp_fu_1538_p1 = reg_1785;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35)))) begin
        grp_fu_1538_p1 = reg_1746;
    end else begin
        grp_fu_1538_p1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg1_fsm_11 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_pp1_stg2_fsm_12 or ap_sig_cseq_ST_pp1_stg3_fsm_13 or ap_sig_cseq_ST_pp1_stg4_fsm_14 or reg_1654 or ap_sig_cseq_ST_pp1_stg7_fsm_17 or ap_sig_cseq_ST_pp1_stg11_fsm_21 or ap_sig_cseq_ST_pp1_stg15_fsm_25 or ap_sig_cseq_ST_pp1_stg19_fsm_29 or ap_sig_cseq_ST_pp1_stg23_fsm_33 or ap_sig_cseq_ST_pp1_stg27_fsm_37 or ap_sig_cseq_ST_pp1_stg31_fsm_41 or reg_1669 or ap_sig_cseq_ST_pp1_stg8_fsm_18 or ap_sig_cseq_ST_pp1_stg12_fsm_22 or ap_sig_cseq_ST_pp1_stg16_fsm_26 or ap_sig_cseq_ST_pp1_stg20_fsm_30 or ap_sig_cseq_ST_pp1_stg24_fsm_34 or ap_sig_cseq_ST_pp1_stg28_fsm_38 or ap_sig_cseq_ST_pp1_stg0_fsm_10 or reg_1684 or ap_sig_cseq_ST_pp1_stg9_fsm_19 or ap_sig_cseq_ST_pp1_stg13_fsm_23 or ap_sig_cseq_ST_pp1_stg17_fsm_27 or ap_sig_cseq_ST_pp1_stg21_fsm_31 or ap_sig_cseq_ST_pp1_stg25_fsm_35 or ap_sig_cseq_ST_pp1_stg29_fsm_39 or ap_sig_cseq_ST_pp1_stg5_fsm_15 or reg_1699 or ap_sig_cseq_ST_pp1_stg10_fsm_20 or ap_sig_cseq_ST_pp1_stg14_fsm_24 or ap_sig_cseq_ST_pp1_stg18_fsm_28 or ap_sig_cseq_ST_pp1_stg22_fsm_32 or ap_sig_cseq_ST_pp1_stg26_fsm_36 or ap_sig_cseq_ST_pp1_stg30_fsm_40 or ap_sig_cseq_ST_pp1_stg6_fsm_16) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17)))) begin
        grp_fu_1542_p0 = reg_1699;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16)))) begin
        grp_fu_1542_p0 = reg_1684;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15)))) begin
        grp_fu_1542_p0 = reg_1669;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14)))) begin
        grp_fu_1542_p0 = reg_1654;
    end else begin
        grp_fu_1542_p0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg1_fsm_11 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_pp1_stg2_fsm_12 or ap_sig_cseq_ST_pp1_stg3_fsm_13 or ap_sig_cseq_ST_pp1_stg4_fsm_14 or ap_sig_cseq_ST_pp1_stg7_fsm_17 or ap_sig_cseq_ST_pp1_stg11_fsm_21 or ap_sig_cseq_ST_pp1_stg15_fsm_25 or ap_sig_cseq_ST_pp1_stg19_fsm_29 or ap_sig_cseq_ST_pp1_stg23_fsm_33 or ap_sig_cseq_ST_pp1_stg27_fsm_37 or ap_sig_cseq_ST_pp1_stg31_fsm_41 or ap_sig_cseq_ST_pp1_stg8_fsm_18 or ap_sig_cseq_ST_pp1_stg12_fsm_22 or ap_sig_cseq_ST_pp1_stg16_fsm_26 or ap_sig_cseq_ST_pp1_stg20_fsm_30 or ap_sig_cseq_ST_pp1_stg24_fsm_34 or ap_sig_cseq_ST_pp1_stg28_fsm_38 or ap_sig_cseq_ST_pp1_stg0_fsm_10 or ap_sig_cseq_ST_pp1_stg9_fsm_19 or ap_sig_cseq_ST_pp1_stg13_fsm_23 or ap_sig_cseq_ST_pp1_stg17_fsm_27 or ap_sig_cseq_ST_pp1_stg21_fsm_31 or ap_sig_cseq_ST_pp1_stg25_fsm_35 or ap_sig_cseq_ST_pp1_stg29_fsm_39 or ap_sig_cseq_ST_pp1_stg5_fsm_15 or ap_sig_cseq_ST_pp1_stg10_fsm_20 or ap_sig_cseq_ST_pp1_stg14_fsm_24 or ap_sig_cseq_ST_pp1_stg18_fsm_28 or ap_sig_cseq_ST_pp1_stg22_fsm_32 or ap_sig_cseq_ST_pp1_stg26_fsm_36 or ap_sig_cseq_ST_pp1_stg30_fsm_40 or ap_sig_cseq_ST_pp1_stg6_fsm_16) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17)))) begin
        grp_fu_1542_p1 = ap_const_lv32_3F333333;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35)))) begin
        grp_fu_1542_p1 = ap_const_lv32_3E4CCCCD;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36)))) begin
        grp_fu_1542_p1 = ap_const_lv32_3DCCCCCD;
    end else begin
        grp_fu_1542_p1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg1_fsm_11 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_pp1_stg2_fsm_12 or ap_sig_cseq_ST_pp1_stg3_fsm_13 or ap_sig_cseq_ST_pp1_stg4_fsm_14 or ap_sig_cseq_ST_pp1_stg7_fsm_17 or ap_sig_cseq_ST_pp1_stg11_fsm_21 or ap_sig_cseq_ST_pp1_stg15_fsm_25 or ap_sig_cseq_ST_pp1_stg19_fsm_29 or ap_sig_cseq_ST_pp1_stg23_fsm_33 or ap_sig_cseq_ST_pp1_stg27_fsm_37 or ap_sig_cseq_ST_pp1_stg31_fsm_41 or reg_1659 or ap_sig_cseq_ST_pp1_stg8_fsm_18 or ap_sig_cseq_ST_pp1_stg12_fsm_22 or ap_sig_cseq_ST_pp1_stg16_fsm_26 or ap_sig_cseq_ST_pp1_stg20_fsm_30 or ap_sig_cseq_ST_pp1_stg24_fsm_34 or ap_sig_cseq_ST_pp1_stg28_fsm_38 or ap_sig_cseq_ST_pp1_stg0_fsm_10 or reg_1674 or ap_sig_cseq_ST_pp1_stg9_fsm_19 or ap_sig_cseq_ST_pp1_stg13_fsm_23 or ap_sig_cseq_ST_pp1_stg17_fsm_27 or ap_sig_cseq_ST_pp1_stg21_fsm_31 or ap_sig_cseq_ST_pp1_stg25_fsm_35 or ap_sig_cseq_ST_pp1_stg29_fsm_39 or ap_sig_cseq_ST_pp1_stg5_fsm_15 or reg_1689 or ap_sig_cseq_ST_pp1_stg10_fsm_20 or ap_sig_cseq_ST_pp1_stg14_fsm_24 or ap_sig_cseq_ST_pp1_stg18_fsm_28 or ap_sig_cseq_ST_pp1_stg22_fsm_32 or ap_sig_cseq_ST_pp1_stg26_fsm_36 or ap_sig_cseq_ST_pp1_stg30_fsm_40 or ap_sig_cseq_ST_pp1_stg6_fsm_16 or reg_1704) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17)))) begin
        grp_fu_1547_p0 = reg_1704;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16)))) begin
        grp_fu_1547_p0 = reg_1689;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15)))) begin
        grp_fu_1547_p0 = reg_1674;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14)))) begin
        grp_fu_1547_p0 = reg_1659;
    end else begin
        grp_fu_1547_p0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg1_fsm_11 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_pp1_stg2_fsm_12 or ap_sig_cseq_ST_pp1_stg3_fsm_13 or ap_sig_cseq_ST_pp1_stg4_fsm_14 or ap_sig_cseq_ST_pp1_stg7_fsm_17 or ap_sig_cseq_ST_pp1_stg11_fsm_21 or ap_sig_cseq_ST_pp1_stg15_fsm_25 or ap_sig_cseq_ST_pp1_stg19_fsm_29 or ap_sig_cseq_ST_pp1_stg23_fsm_33 or ap_sig_cseq_ST_pp1_stg27_fsm_37 or ap_sig_cseq_ST_pp1_stg31_fsm_41 or ap_sig_cseq_ST_pp1_stg8_fsm_18 or ap_sig_cseq_ST_pp1_stg12_fsm_22 or ap_sig_cseq_ST_pp1_stg16_fsm_26 or ap_sig_cseq_ST_pp1_stg20_fsm_30 or ap_sig_cseq_ST_pp1_stg24_fsm_34 or ap_sig_cseq_ST_pp1_stg28_fsm_38 or ap_sig_cseq_ST_pp1_stg0_fsm_10 or ap_sig_cseq_ST_pp1_stg9_fsm_19 or ap_sig_cseq_ST_pp1_stg13_fsm_23 or ap_sig_cseq_ST_pp1_stg17_fsm_27 or ap_sig_cseq_ST_pp1_stg21_fsm_31 or ap_sig_cseq_ST_pp1_stg25_fsm_35 or ap_sig_cseq_ST_pp1_stg29_fsm_39 or ap_sig_cseq_ST_pp1_stg5_fsm_15 or ap_sig_cseq_ST_pp1_stg10_fsm_20 or ap_sig_cseq_ST_pp1_stg14_fsm_24 or ap_sig_cseq_ST_pp1_stg18_fsm_28 or ap_sig_cseq_ST_pp1_stg22_fsm_32 or ap_sig_cseq_ST_pp1_stg26_fsm_36 or ap_sig_cseq_ST_pp1_stg30_fsm_40 or ap_sig_cseq_ST_pp1_stg6_fsm_16) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17)))) begin
        grp_fu_1547_p1 = ap_const_lv32_3F333333;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35)))) begin
        grp_fu_1547_p1 = ap_const_lv32_3DCCCCCD;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36)))) begin
        grp_fu_1547_p1 = ap_const_lv32_3E4CCCCD;
    end else begin
        grp_fu_1547_p1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg1_fsm_11 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_pp1_stg2_fsm_12 or ap_sig_cseq_ST_pp1_stg3_fsm_13 or ap_sig_cseq_ST_pp1_stg4_fsm_14 or ap_sig_cseq_ST_pp1_stg7_fsm_17 or ap_sig_cseq_ST_pp1_stg11_fsm_21 or ap_sig_cseq_ST_pp1_stg15_fsm_25 or ap_sig_cseq_ST_pp1_stg19_fsm_29 or ap_sig_cseq_ST_pp1_stg23_fsm_33 or ap_sig_cseq_ST_pp1_stg27_fsm_37 or ap_sig_cseq_ST_pp1_stg31_fsm_41 or reg_1664 or ap_sig_cseq_ST_pp1_stg8_fsm_18 or ap_sig_cseq_ST_pp1_stg12_fsm_22 or ap_sig_cseq_ST_pp1_stg16_fsm_26 or ap_sig_cseq_ST_pp1_stg20_fsm_30 or ap_sig_cseq_ST_pp1_stg24_fsm_34 or ap_sig_cseq_ST_pp1_stg28_fsm_38 or ap_sig_cseq_ST_pp1_stg0_fsm_10 or reg_1679 or ap_sig_cseq_ST_pp1_stg9_fsm_19 or ap_sig_cseq_ST_pp1_stg13_fsm_23 or ap_sig_cseq_ST_pp1_stg17_fsm_27 or ap_sig_cseq_ST_pp1_stg21_fsm_31 or ap_sig_cseq_ST_pp1_stg25_fsm_35 or ap_sig_cseq_ST_pp1_stg29_fsm_39 or ap_sig_cseq_ST_pp1_stg5_fsm_15 or reg_1694 or ap_sig_cseq_ST_pp1_stg10_fsm_20 or ap_sig_cseq_ST_pp1_stg14_fsm_24 or ap_sig_cseq_ST_pp1_stg18_fsm_28 or ap_sig_cseq_ST_pp1_stg22_fsm_32 or ap_sig_cseq_ST_pp1_stg26_fsm_36 or ap_sig_cseq_ST_pp1_stg30_fsm_40 or ap_sig_cseq_ST_pp1_stg6_fsm_16 or reg_1709) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17)))) begin
        grp_fu_1552_p0 = reg_1709;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16)))) begin
        grp_fu_1552_p0 = reg_1694;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15)))) begin
        grp_fu_1552_p0 = reg_1679;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14)))) begin
        grp_fu_1552_p0 = reg_1664;
    end else begin
        grp_fu_1552_p0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg1_fsm_11 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_pp1_stg2_fsm_12 or ap_sig_cseq_ST_pp1_stg3_fsm_13 or ap_sig_cseq_ST_pp1_stg4_fsm_14 or ap_sig_cseq_ST_pp1_stg7_fsm_17 or ap_sig_cseq_ST_pp1_stg11_fsm_21 or ap_sig_cseq_ST_pp1_stg15_fsm_25 or ap_sig_cseq_ST_pp1_stg19_fsm_29 or ap_sig_cseq_ST_pp1_stg23_fsm_33 or ap_sig_cseq_ST_pp1_stg27_fsm_37 or ap_sig_cseq_ST_pp1_stg31_fsm_41 or ap_sig_cseq_ST_pp1_stg8_fsm_18 or ap_sig_cseq_ST_pp1_stg12_fsm_22 or ap_sig_cseq_ST_pp1_stg16_fsm_26 or ap_sig_cseq_ST_pp1_stg20_fsm_30 or ap_sig_cseq_ST_pp1_stg24_fsm_34 or ap_sig_cseq_ST_pp1_stg28_fsm_38 or ap_sig_cseq_ST_pp1_stg0_fsm_10 or ap_sig_cseq_ST_pp1_stg9_fsm_19 or ap_sig_cseq_ST_pp1_stg13_fsm_23 or ap_sig_cseq_ST_pp1_stg17_fsm_27 or ap_sig_cseq_ST_pp1_stg21_fsm_31 or ap_sig_cseq_ST_pp1_stg25_fsm_35 or ap_sig_cseq_ST_pp1_stg29_fsm_39 or ap_sig_cseq_ST_pp1_stg5_fsm_15 or ap_sig_cseq_ST_pp1_stg10_fsm_20 or ap_sig_cseq_ST_pp1_stg14_fsm_24 or ap_sig_cseq_ST_pp1_stg18_fsm_28 or ap_sig_cseq_ST_pp1_stg22_fsm_32 or ap_sig_cseq_ST_pp1_stg26_fsm_36 or ap_sig_cseq_ST_pp1_stg30_fsm_40 or ap_sig_cseq_ST_pp1_stg6_fsm_16) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17)))) begin
        grp_fu_1552_p1 = ap_const_lv32_3F333333;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39)))) begin
        grp_fu_1552_p1 = ap_const_lv32_3E4CCCCD;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36)))) begin
        grp_fu_1552_p1 = ap_const_lv32_3DCCCCCD;
    end else begin
        grp_fu_1552_p1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg1_fsm_11 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_pp1_stg2_fsm_12 or ap_sig_cseq_ST_pp1_stg3_fsm_13 or ap_sig_cseq_ST_pp1_stg4_fsm_14 or ap_sig_cseq_ST_pp1_stg7_fsm_17 or ap_sig_cseq_ST_pp1_stg11_fsm_21 or ap_sig_cseq_ST_pp1_stg15_fsm_25 or ap_sig_cseq_ST_pp1_stg19_fsm_29 or ap_sig_cseq_ST_pp1_stg23_fsm_33 or ap_sig_cseq_ST_pp1_stg27_fsm_37 or ap_sig_cseq_ST_pp1_stg31_fsm_41 or ap_sig_cseq_ST_pp1_stg8_fsm_18 or ap_sig_cseq_ST_pp1_stg12_fsm_22 or ap_sig_cseq_ST_pp1_stg16_fsm_26 or ap_sig_cseq_ST_pp1_stg20_fsm_30 or ap_sig_cseq_ST_pp1_stg24_fsm_34 or ap_sig_cseq_ST_pp1_stg28_fsm_38 or ap_sig_cseq_ST_pp1_stg0_fsm_10 or ap_sig_cseq_ST_pp1_stg9_fsm_19 or ap_sig_cseq_ST_pp1_stg13_fsm_23 or ap_sig_cseq_ST_pp1_stg17_fsm_27 or ap_sig_cseq_ST_pp1_stg21_fsm_31 or ap_sig_cseq_ST_pp1_stg25_fsm_35 or ap_sig_cseq_ST_pp1_stg29_fsm_39 or ap_sig_cseq_ST_pp1_stg5_fsm_15 or ap_sig_cseq_ST_pp1_stg10_fsm_20 or ap_sig_cseq_ST_pp1_stg14_fsm_24 or ap_sig_cseq_ST_pp1_stg18_fsm_28 or ap_sig_cseq_ST_pp1_stg22_fsm_32 or ap_sig_cseq_ST_pp1_stg26_fsm_36 or ap_sig_cseq_ST_pp1_stg30_fsm_40 or ap_sig_cseq_ST_pp1_stg6_fsm_16 or tmp_19_fu_2101_p1 or tmp_33_fu_2187_p1 or tmp_51_1_fu_2272_p1 or tmp_43_2_fu_2358_p1 or tmp_40_3_fu_2444_p1 or tmp_54_3_fu_2530_p1 or tmp_51_4_fu_2615_p1 or tmp_43_5_fu_2659_p1 or tmp_40_6_fu_2695_p1 or tmp_54_6_fu_2731_p1 or tmp_51_7_fu_2766_p1 or tmp_43_8_fu_2802_p1 or tmp_40_9_fu_2837_p1 or tmp_54_9_fu_2884_p1 or tmp_51_s_fu_2927_p1 or tmp_43_10_fu_2962_p1 or tmp_40_11_fu_2989_p1 or tmp_54_11_fu_3016_p1 or tmp_51_12_fu_3043_p1 or tmp_43_13_fu_3070_p1 or tmp_40_14_fu_3097_p1 or tmp_26_fu_3109_p1 or tmp_47_1_fu_3136_p1 or tmp_58_2_fu_3162_p1 or tmp_47_4_fu_3188_p1 or tmp_58_5_fu_3214_p1 or tmp_47_7_fu_3240_p1 or tmp_58_8_fu_3266_p1 or tmp_47_s_fu_3292_p1 or tmp_58_10_fu_3318_p1 or tmp_47_12_fu_3344_p1 or tmp_58_13_fu_3356_p1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        grp_fu_1563_p0 = tmp_58_13_fu_3356_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10))) begin
        grp_fu_1563_p0 = tmp_47_12_fu_3344_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41))) begin
        grp_fu_1563_p0 = tmp_58_10_fu_3318_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40))) begin
        grp_fu_1563_p0 = tmp_47_s_fu_3292_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39))) begin
        grp_fu_1563_p0 = tmp_58_8_fu_3266_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38))) begin
        grp_fu_1563_p0 = tmp_47_7_fu_3240_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37))) begin
        grp_fu_1563_p0 = tmp_58_5_fu_3214_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36))) begin
        grp_fu_1563_p0 = tmp_47_4_fu_3188_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35))) begin
        grp_fu_1563_p0 = tmp_58_2_fu_3162_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34))) begin
        grp_fu_1563_p0 = tmp_47_1_fu_3136_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33))) begin
        grp_fu_1563_p0 = tmp_26_fu_3109_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32))) begin
        grp_fu_1563_p0 = tmp_40_14_fu_3097_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31))) begin
        grp_fu_1563_p0 = tmp_43_13_fu_3070_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30))) begin
        grp_fu_1563_p0 = tmp_51_12_fu_3043_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29))) begin
        grp_fu_1563_p0 = tmp_54_11_fu_3016_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28))) begin
        grp_fu_1563_p0 = tmp_40_11_fu_2989_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27))) begin
        grp_fu_1563_p0 = tmp_43_10_fu_2962_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26))) begin
        grp_fu_1563_p0 = tmp_51_s_fu_2927_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25))) begin
        grp_fu_1563_p0 = tmp_54_9_fu_2884_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24))) begin
        grp_fu_1563_p0 = tmp_40_9_fu_2837_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23))) begin
        grp_fu_1563_p0 = tmp_43_8_fu_2802_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22))) begin
        grp_fu_1563_p0 = tmp_51_7_fu_2766_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21))) begin
        grp_fu_1563_p0 = tmp_54_6_fu_2731_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_20))) begin
        grp_fu_1563_p0 = tmp_40_6_fu_2695_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_19))) begin
        grp_fu_1563_p0 = tmp_43_5_fu_2659_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_18))) begin
        grp_fu_1563_p0 = tmp_51_4_fu_2615_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17))) begin
        grp_fu_1563_p0 = tmp_54_3_fu_2530_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16))) begin
        grp_fu_1563_p0 = tmp_40_3_fu_2444_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15))) begin
        grp_fu_1563_p0 = tmp_43_2_fu_2358_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14))) begin
        grp_fu_1563_p0 = tmp_51_1_fu_2272_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13))) begin
        grp_fu_1563_p0 = tmp_33_fu_2187_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12))) begin
        grp_fu_1563_p0 = tmp_19_fu_2101_p1;
    end else begin
        grp_fu_1563_p0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg1_fsm_11 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_pp1_stg2_fsm_12 or ap_sig_cseq_ST_pp1_stg3_fsm_13 or ap_sig_cseq_ST_pp1_stg4_fsm_14 or ap_sig_cseq_ST_pp1_stg7_fsm_17 or ap_sig_cseq_ST_pp1_stg11_fsm_21 or ap_sig_cseq_ST_pp1_stg15_fsm_25 or ap_sig_cseq_ST_pp1_stg19_fsm_29 or ap_sig_cseq_ST_pp1_stg23_fsm_33 or ap_sig_cseq_ST_pp1_stg27_fsm_37 or ap_sig_cseq_ST_pp1_stg31_fsm_41 or ap_sig_cseq_ST_pp1_stg8_fsm_18 or ap_sig_cseq_ST_pp1_stg12_fsm_22 or ap_sig_cseq_ST_pp1_stg16_fsm_26 or ap_sig_cseq_ST_pp1_stg20_fsm_30 or ap_sig_cseq_ST_pp1_stg24_fsm_34 or ap_sig_cseq_ST_pp1_stg28_fsm_38 or ap_sig_cseq_ST_pp1_stg0_fsm_10 or ap_sig_cseq_ST_pp1_stg9_fsm_19 or ap_sig_cseq_ST_pp1_stg13_fsm_23 or ap_sig_cseq_ST_pp1_stg17_fsm_27 or ap_sig_cseq_ST_pp1_stg21_fsm_31 or ap_sig_cseq_ST_pp1_stg25_fsm_35 or ap_sig_cseq_ST_pp1_stg29_fsm_39 or ap_sig_cseq_ST_pp1_stg5_fsm_15 or ap_sig_cseq_ST_pp1_stg10_fsm_20 or ap_sig_cseq_ST_pp1_stg14_fsm_24 or ap_sig_cseq_ST_pp1_stg18_fsm_28 or ap_sig_cseq_ST_pp1_stg22_fsm_32 or ap_sig_cseq_ST_pp1_stg26_fsm_36 or ap_sig_cseq_ST_pp1_stg30_fsm_40 or ap_sig_cseq_ST_pp1_stg6_fsm_16 or tmp_22_fu_2105_p1 or tmp_40_1_fu_2191_p1 or tmp_54_1_fu_2277_p1 or tmp_51_2_fu_2362_p1 or tmp_43_3_fu_2448_p1 or tmp_40_4_fu_2534_p1 or tmp_54_4_fu_2620_p1 or tmp_51_5_fu_2663_p1 or tmp_43_6_fu_2699_p1 or tmp_40_7_fu_2735_p1 or tmp_54_7_fu_2771_p1 or tmp_51_8_fu_2806_p1 or tmp_43_9_fu_2841_p1 or tmp_40_s_fu_2888_p1 or tmp_54_s_fu_2931_p1 or tmp_51_10_fu_2966_p1 or tmp_43_11_fu_2993_p1 or tmp_40_12_fu_3020_p1 or tmp_54_12_fu_3047_p1 or tmp_51_13_fu_3074_p1 or tmp_43_14_fu_3101_p1 or tmp_37_fu_3113_p1 or tmp_58_1_fu_3140_p1 or tmp_47_3_fu_3166_p1 or tmp_58_4_fu_3192_p1 or tmp_47_6_fu_3218_p1 or tmp_58_7_fu_3244_p1 or tmp_47_9_fu_3270_p1 or tmp_58_s_fu_3296_p1 or tmp_47_11_fu_3322_p1 or tmp_58_12_fu_3348_p1 or tmp_47_14_fu_3360_p1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        grp_fu_1566_p0 = tmp_47_14_fu_3360_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10))) begin
        grp_fu_1566_p0 = tmp_58_12_fu_3348_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41))) begin
        grp_fu_1566_p0 = tmp_47_11_fu_3322_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40))) begin
        grp_fu_1566_p0 = tmp_58_s_fu_3296_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39))) begin
        grp_fu_1566_p0 = tmp_47_9_fu_3270_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38))) begin
        grp_fu_1566_p0 = tmp_58_7_fu_3244_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37))) begin
        grp_fu_1566_p0 = tmp_47_6_fu_3218_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36))) begin
        grp_fu_1566_p0 = tmp_58_4_fu_3192_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35))) begin
        grp_fu_1566_p0 = tmp_47_3_fu_3166_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34))) begin
        grp_fu_1566_p0 = tmp_58_1_fu_3140_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33))) begin
        grp_fu_1566_p0 = tmp_37_fu_3113_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32))) begin
        grp_fu_1566_p0 = tmp_43_14_fu_3101_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31))) begin
        grp_fu_1566_p0 = tmp_51_13_fu_3074_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30))) begin
        grp_fu_1566_p0 = tmp_54_12_fu_3047_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29))) begin
        grp_fu_1566_p0 = tmp_40_12_fu_3020_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28))) begin
        grp_fu_1566_p0 = tmp_43_11_fu_2993_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27))) begin
        grp_fu_1566_p0 = tmp_51_10_fu_2966_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26))) begin
        grp_fu_1566_p0 = tmp_54_s_fu_2931_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25))) begin
        grp_fu_1566_p0 = tmp_40_s_fu_2888_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24))) begin
        grp_fu_1566_p0 = tmp_43_9_fu_2841_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23))) begin
        grp_fu_1566_p0 = tmp_51_8_fu_2806_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22))) begin
        grp_fu_1566_p0 = tmp_54_7_fu_2771_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21))) begin
        grp_fu_1566_p0 = tmp_40_7_fu_2735_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_20))) begin
        grp_fu_1566_p0 = tmp_43_6_fu_2699_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_19))) begin
        grp_fu_1566_p0 = tmp_51_5_fu_2663_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_18))) begin
        grp_fu_1566_p0 = tmp_54_4_fu_2620_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17))) begin
        grp_fu_1566_p0 = tmp_40_4_fu_2534_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16))) begin
        grp_fu_1566_p0 = tmp_43_3_fu_2448_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15))) begin
        grp_fu_1566_p0 = tmp_51_2_fu_2362_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14))) begin
        grp_fu_1566_p0 = tmp_54_1_fu_2277_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13))) begin
        grp_fu_1566_p0 = tmp_40_1_fu_2191_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12))) begin
        grp_fu_1566_p0 = tmp_22_fu_2105_p1;
    end else begin
        grp_fu_1566_p0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg1_fsm_11 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_pp1_stg2_fsm_12 or ap_sig_cseq_ST_pp1_stg3_fsm_13 or ap_sig_cseq_ST_pp1_stg4_fsm_14 or ap_sig_cseq_ST_pp1_stg7_fsm_17 or ap_sig_cseq_ST_pp1_stg11_fsm_21 or ap_sig_cseq_ST_pp1_stg15_fsm_25 or ap_sig_cseq_ST_pp1_stg19_fsm_29 or ap_sig_cseq_ST_pp1_stg23_fsm_33 or ap_sig_cseq_ST_pp1_stg27_fsm_37 or ap_sig_cseq_ST_pp1_stg31_fsm_41 or ap_sig_cseq_ST_pp1_stg8_fsm_18 or ap_sig_cseq_ST_pp1_stg12_fsm_22 or ap_sig_cseq_ST_pp1_stg16_fsm_26 or ap_sig_cseq_ST_pp1_stg20_fsm_30 or ap_sig_cseq_ST_pp1_stg24_fsm_34 or ap_sig_cseq_ST_pp1_stg28_fsm_38 or ap_sig_cseq_ST_pp1_stg0_fsm_10 or ap_sig_cseq_ST_pp1_stg9_fsm_19 or ap_sig_cseq_ST_pp1_stg13_fsm_23 or ap_sig_cseq_ST_pp1_stg17_fsm_27 or ap_sig_cseq_ST_pp1_stg21_fsm_31 or ap_sig_cseq_ST_pp1_stg25_fsm_35 or ap_sig_cseq_ST_pp1_stg29_fsm_39 or ap_sig_cseq_ST_pp1_stg5_fsm_15 or ap_sig_cseq_ST_pp1_stg10_fsm_20 or ap_sig_cseq_ST_pp1_stg14_fsm_24 or ap_sig_cseq_ST_pp1_stg18_fsm_28 or ap_sig_cseq_ST_pp1_stg22_fsm_32 or ap_sig_cseq_ST_pp1_stg26_fsm_36 or ap_sig_cseq_ST_pp1_stg30_fsm_40 or ap_sig_cseq_ST_pp1_stg6_fsm_16 or tmp_30_fu_2109_p1 or tmp_43_1_fu_2195_p1 or tmp_40_2_fu_2281_p1 or tmp_54_2_fu_2367_p1 or tmp_51_3_fu_2452_p1 or tmp_43_4_fu_2538_p1 or tmp_40_5_fu_2624_p1 or tmp_54_5_fu_2668_p1 or tmp_51_6_fu_2703_p1 or tmp_43_7_fu_2739_p1 or tmp_40_8_fu_2775_p1 or tmp_54_8_fu_2810_p1 or tmp_51_9_fu_2845_p1 or tmp_43_s_fu_2892_p1 or tmp_40_10_fu_2935_p1 or tmp_54_10_fu_2970_p1 or tmp_51_11_fu_2997_p1 or tmp_43_12_fu_3024_p1 or tmp_40_13_fu_3051_p1 or tmp_54_13_fu_3078_p1 or tmp_51_14_fu_3105_p1 or tmp_54_14_fu_3132_p1 or tmp_47_2_fu_3144_p1 or tmp_58_3_fu_3170_p1 or tmp_47_5_fu_3196_p1 or tmp_58_6_fu_3222_p1 or tmp_47_8_fu_3248_p1 or tmp_58_9_fu_3274_p1 or tmp_47_10_fu_3300_p1 or tmp_58_11_fu_3326_p1 or tmp_47_13_fu_3352_p1 or tmp_58_14_fu_3364_p1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        grp_fu_1569_p0 = tmp_58_14_fu_3364_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10))) begin
        grp_fu_1569_p0 = tmp_47_13_fu_3352_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg31_fsm_41))) begin
        grp_fu_1569_p0 = tmp_58_11_fu_3326_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg30_fsm_40))) begin
        grp_fu_1569_p0 = tmp_47_10_fu_3300_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg29_fsm_39))) begin
        grp_fu_1569_p0 = tmp_58_9_fu_3274_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg28_fsm_38))) begin
        grp_fu_1569_p0 = tmp_47_8_fu_3248_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg27_fsm_37))) begin
        grp_fu_1569_p0 = tmp_58_6_fu_3222_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg26_fsm_36))) begin
        grp_fu_1569_p0 = tmp_47_5_fu_3196_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg25_fsm_35))) begin
        grp_fu_1569_p0 = tmp_58_3_fu_3170_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg24_fsm_34))) begin
        grp_fu_1569_p0 = tmp_47_2_fu_3144_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg23_fsm_33))) begin
        grp_fu_1569_p0 = tmp_54_14_fu_3132_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg22_fsm_32))) begin
        grp_fu_1569_p0 = tmp_51_14_fu_3105_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg21_fsm_31))) begin
        grp_fu_1569_p0 = tmp_54_13_fu_3078_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg20_fsm_30))) begin
        grp_fu_1569_p0 = tmp_40_13_fu_3051_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg19_fsm_29))) begin
        grp_fu_1569_p0 = tmp_43_12_fu_3024_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg18_fsm_28))) begin
        grp_fu_1569_p0 = tmp_51_11_fu_2997_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg17_fsm_27))) begin
        grp_fu_1569_p0 = tmp_54_10_fu_2970_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg16_fsm_26))) begin
        grp_fu_1569_p0 = tmp_40_10_fu_2935_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg15_fsm_25))) begin
        grp_fu_1569_p0 = tmp_43_s_fu_2892_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg14_fsm_24))) begin
        grp_fu_1569_p0 = tmp_51_9_fu_2845_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg13_fsm_23))) begin
        grp_fu_1569_p0 = tmp_54_8_fu_2810_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg12_fsm_22))) begin
        grp_fu_1569_p0 = tmp_40_8_fu_2775_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg11_fsm_21))) begin
        grp_fu_1569_p0 = tmp_43_7_fu_2739_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg10_fsm_20))) begin
        grp_fu_1569_p0 = tmp_51_6_fu_2703_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg9_fsm_19))) begin
        grp_fu_1569_p0 = tmp_54_5_fu_2668_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_18))) begin
        grp_fu_1569_p0 = tmp_40_5_fu_2624_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17))) begin
        grp_fu_1569_p0 = tmp_43_4_fu_2538_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16))) begin
        grp_fu_1569_p0 = tmp_51_3_fu_2452_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15))) begin
        grp_fu_1569_p0 = tmp_54_2_fu_2367_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14))) begin
        grp_fu_1569_p0 = tmp_40_2_fu_2281_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13))) begin
        grp_fu_1569_p0 = tmp_43_1_fu_2195_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12))) begin
        grp_fu_1569_p0 = tmp_30_fu_2109_p1;
    end else begin
        grp_fu_1569_p0 = 'bx;
    end
end

always @ (i1_reg_1494 or ap_reg_ppiten_pp1_it1 or tmp_5_reg_5878 or ap_sig_cseq_ST_pp1_stg0_fsm_10 or i_2_15_reg_7013) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == tmp_5_reg_5878) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10))) begin
        i1_phi_fu_1498_p4 = i_2_15_reg_7013;
    end else begin
        i1_phi_fu_1498_p4 = i1_reg_1494;
    end
end

always @ (i_reg_1506 or tmp_3_reg_7687 or ap_sig_cseq_ST_pp2_stg0_fsm_42 or ap_reg_ppiten_pp2_it1 or i_1_15_reg_7956) begin
    if ((~(ap_const_lv1_0 == tmp_3_reg_7687) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_42) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1))) begin
        i_phi_fu_1510_p4 = i_1_15_reg_7956;
    end else begin
        i_phi_fu_1510_p4 = i_reg_1506;
    end
end

always @ (indvar_reg_1482 or ap_sig_cseq_ST_pp0_stg0_fsm_8 or exitcond_reg_5864 or ap_reg_ppiten_pp0_it1 or indvar_next_reg_5868) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_8) & (exitcond_reg_5864 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        indvar_phi_fu_1486_p4 = indvar_next_reg_5868;
    end else begin
        indvar_phi_fu_1486_p4 = indvar_reg_1482;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_sig_cseq_ST_pp1_stg1_fsm_11 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_pp2_stg1_fsm_43 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp2_stg2_fsm_44 or ap_sig_cseq_ST_pp2_stg4_fsm_46 or ap_sig_cseq_ST_pp2_stg3_fsm_45 or ap_sig_cseq_ST_pp2_stg5_fsm_47 or ap_sig_cseq_ST_pp1_stg2_fsm_12 or ap_sig_cseq_ST_pp2_stg7_fsm_49 or ap_sig_cseq_ST_pp2_stg6_fsm_48 or ap_sig_cseq_ST_pp1_stg3_fsm_13 or ap_sig_cseq_ST_pp1_stg4_fsm_14 or ap_sig_cseq_ST_pp1_stg7_fsm_17 or ap_sig_cseq_ST_pp1_stg0_fsm_10 or ap_sig_cseq_ST_pp1_stg5_fsm_15 or ap_sig_cseq_ST_pp1_stg6_fsm_16 or ap_sig_cseq_ST_pp2_stg0_fsm_42 or tmp_s_fu_1965_p1 or tmp_11_fu_1986_p1 or tmp_26_3_fu_2096_p1 or tmp_26_5_fu_2182_p1 or tmp_26_7_fu_2267_p1 or tmp_26_9_fu_2353_p1 or tmp_26_10_fu_2439_p1 or tmp_26_12_fu_2525_p1 or tmp_26_14_fu_2610_p1 or tmp_17_1_fu_4917_p1 or tmp_17_3_fu_5004_p1 or tmp_17_5_fu_5087_p1 or tmp_17_7_fu_5170_p1 or tmp_17_9_fu_5253_p1 or tmp_17_10_fu_5336_p1 or tmp_17_12_fu_5419_p1 or tmp_17_14_fu_5502_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        yuv_frame_address0 = tmp_s_fu_1965_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg7_fsm_49))) begin
        yuv_frame_address0 = tmp_17_14_fu_5502_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg6_fsm_48))) begin
        yuv_frame_address0 = tmp_17_12_fu_5419_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg5_fsm_47))) begin
        yuv_frame_address0 = tmp_17_10_fu_5336_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg4_fsm_46))) begin
        yuv_frame_address0 = tmp_17_9_fu_5253_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg3_fsm_45))) begin
        yuv_frame_address0 = tmp_17_7_fu_5170_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg2_fsm_44))) begin
        yuv_frame_address0 = tmp_17_5_fu_5087_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_43) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
        yuv_frame_address0 = tmp_17_3_fu_5004_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_42))) begin
        yuv_frame_address0 = tmp_17_1_fu_4917_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17))) begin
        yuv_frame_address0 = tmp_26_14_fu_2610_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16))) begin
        yuv_frame_address0 = tmp_26_12_fu_2525_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15))) begin
        yuv_frame_address0 = tmp_26_10_fu_2439_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14))) begin
        yuv_frame_address0 = tmp_26_9_fu_2353_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13))) begin
        yuv_frame_address0 = tmp_26_7_fu_2267_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12))) begin
        yuv_frame_address0 = tmp_26_5_fu_2182_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0))) begin
        yuv_frame_address0 = tmp_26_3_fu_2096_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10))) begin
        yuv_frame_address0 = tmp_11_fu_1986_p1;
    end else begin
        yuv_frame_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg1_fsm_11 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_pp2_stg1_fsm_43 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp2_stg2_fsm_44 or ap_sig_cseq_ST_pp2_stg4_fsm_46 or ap_sig_cseq_ST_pp2_stg3_fsm_45 or ap_sig_cseq_ST_pp2_stg5_fsm_47 or ap_sig_cseq_ST_pp1_stg2_fsm_12 or ap_sig_cseq_ST_pp2_stg7_fsm_49 or ap_sig_cseq_ST_pp2_stg6_fsm_48 or ap_sig_cseq_ST_pp1_stg3_fsm_13 or ap_sig_cseq_ST_pp1_stg4_fsm_14 or ap_sig_cseq_ST_pp1_stg7_fsm_17 or ap_sig_cseq_ST_pp1_stg0_fsm_10 or ap_sig_cseq_ST_pp1_stg5_fsm_15 or ap_sig_cseq_ST_pp1_stg6_fsm_16 or ap_sig_cseq_ST_pp2_stg0_fsm_42 or tmp_26_1_fu_2023_p1 or tmp_26_2_fu_2075_p1 or tmp_26_4_fu_2161_p1 or tmp_26_6_fu_2246_p1 or tmp_26_8_fu_2332_p1 or tmp_26_s_fu_2418_p1 or tmp_26_11_fu_2504_p1 or tmp_26_13_fu_2589_p1 or tmp_7_fu_4896_p1 or tmp_17_2_fu_4983_p1 or tmp_17_4_fu_5066_p1 or tmp_17_6_fu_5149_p1 or tmp_17_8_fu_5232_p1 or tmp_17_s_fu_5315_p1 or tmp_17_11_fu_5398_p1 or tmp_17_13_fu_5481_p1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg7_fsm_49))) begin
        yuv_frame_address1 = tmp_17_13_fu_5481_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg6_fsm_48))) begin
        yuv_frame_address1 = tmp_17_11_fu_5398_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg5_fsm_47))) begin
        yuv_frame_address1 = tmp_17_s_fu_5315_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg4_fsm_46))) begin
        yuv_frame_address1 = tmp_17_8_fu_5232_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg3_fsm_45))) begin
        yuv_frame_address1 = tmp_17_6_fu_5149_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg2_fsm_44))) begin
        yuv_frame_address1 = tmp_17_4_fu_5066_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_43) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
        yuv_frame_address1 = tmp_17_2_fu_4983_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_42))) begin
        yuv_frame_address1 = tmp_7_fu_4896_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17))) begin
        yuv_frame_address1 = tmp_26_13_fu_2589_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16))) begin
        yuv_frame_address1 = tmp_26_11_fu_2504_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15))) begin
        yuv_frame_address1 = tmp_26_s_fu_2418_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14))) begin
        yuv_frame_address1 = tmp_26_8_fu_2332_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13))) begin
        yuv_frame_address1 = tmp_26_6_fu_2246_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12))) begin
        yuv_frame_address1 = tmp_26_4_fu_2161_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0))) begin
        yuv_frame_address1 = tmp_26_2_fu_2075_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10))) begin
        yuv_frame_address1 = tmp_26_1_fu_2023_p1;
    end else begin
        yuv_frame_address1 = 'bx;
    end
end

always @ (ap_sig_bdd_440 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_cseq_ST_pp1_stg1_fsm_11 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_pp2_stg1_fsm_43 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp2_stg2_fsm_44 or ap_sig_cseq_ST_pp2_stg4_fsm_46 or ap_sig_cseq_ST_pp2_stg3_fsm_45 or ap_sig_cseq_ST_pp2_stg5_fsm_47 or ap_sig_cseq_ST_pp1_stg2_fsm_12 or ap_sig_cseq_ST_pp2_stg7_fsm_49 or ap_sig_cseq_ST_pp2_stg6_fsm_48 or ap_sig_cseq_ST_pp1_stg3_fsm_13 or ap_sig_cseq_ST_pp1_stg4_fsm_14 or ap_sig_cseq_ST_pp1_stg7_fsm_17 or ap_sig_cseq_ST_pp1_stg0_fsm_10 or ap_sig_cseq_ST_pp1_stg5_fsm_15 or ap_sig_cseq_ST_pp1_stg6_fsm_16 or ap_sig_cseq_ST_pp2_stg0_fsm_42) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_43) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg2_fsm_44)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg4_fsm_46)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg3_fsm_45)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg5_fsm_47)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg7_fsm_49)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg6_fsm_48)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_42)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_sig_bdd_440 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        yuv_frame_ce0 = ap_const_logic_1;
    end else begin
        yuv_frame_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp1_stg1_fsm_11 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_pp2_stg1_fsm_43 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp2_stg2_fsm_44 or ap_sig_cseq_ST_pp2_stg4_fsm_46 or ap_sig_cseq_ST_pp2_stg3_fsm_45 or ap_sig_cseq_ST_pp2_stg5_fsm_47 or ap_sig_cseq_ST_pp1_stg2_fsm_12 or ap_sig_cseq_ST_pp2_stg7_fsm_49 or ap_sig_cseq_ST_pp2_stg6_fsm_48 or ap_sig_cseq_ST_pp1_stg3_fsm_13 or ap_sig_cseq_ST_pp1_stg4_fsm_14 or ap_sig_cseq_ST_pp1_stg7_fsm_17 or ap_sig_cseq_ST_pp1_stg0_fsm_10 or ap_sig_cseq_ST_pp1_stg5_fsm_15 or ap_sig_cseq_ST_pp1_stg6_fsm_16 or ap_sig_cseq_ST_pp2_stg0_fsm_42) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_11) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_43) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg2_fsm_44)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg4_fsm_46)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg3_fsm_45)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg5_fsm_47)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg7_fsm_49)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg6_fsm_48)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_14)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_42)))) begin
        yuv_frame_ce1 = ap_const_logic_1;
    end else begin
        yuv_frame_ce1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_440 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_exitcond_reg_5864_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_sig_bdd_440 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5864_pp0_it1))) begin
        yuv_frame_we0 = ap_const_logic_1;
    end else begin
        yuv_frame_we0 = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or gmem_offset_BVALID or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_440 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it2 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp1_stg7_fsm_17 or init_read_reg_5844 or ap_sig_ioackin_gmem_ARREADY or exitcond_fu_1953_p2 or tmp_5_fu_1970_p2 or tmp_3_fu_4880_p2 or ap_sig_ioackin_gmem_offset_AWREADY or exitcond1_fu_5827_p2 or ap_reg_ppiten_pp3_it0 or ap_reg_ppiten_pp3_it1 or ap_reg_ppstg_exitcond1_reg_7966_pp3_it1 or ap_sig_ioackin_gmem_offset_WREADY or ap_reg_ppiten_pp3_it2) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_gmem_ARREADY)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_8;
        end
        ap_ST_pp0_stg0_fsm_8 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_sig_bdd_440 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_440 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond_fu_1953_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_8;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_sig_bdd_440 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_440 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(ap_const_lv1_0 == exitcond_fu_1953_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st12_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_8;
            end
        end
        ap_ST_st12_fsm_9 : 
        begin
            if (~(ap_const_lv1_0 == init_read_reg_5844)) begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_42;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_10;
            end
        end
        ap_ST_pp1_stg0_fsm_10 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == tmp_5_fu_1970_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
                ap_NS_fsm = ap_ST_pp1_stg1_fsm_11;
            end else begin
                ap_NS_fsm = ap_ST_st102_fsm_58;
            end
        end
        ap_ST_pp1_stg1_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg2_fsm_12;
        end
        ap_ST_pp1_stg2_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg3_fsm_13;
        end
        ap_ST_pp1_stg3_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg4_fsm_14;
        end
        ap_ST_pp1_stg4_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg5_fsm_15;
        end
        ap_ST_pp1_stg5_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg6_fsm_16;
        end
        ap_ST_pp1_stg6_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg7_fsm_17;
        end
        ap_ST_pp1_stg7_fsm_17 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp1_it2) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_17) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
                ap_NS_fsm = ap_ST_pp1_stg8_fsm_18;
            end else begin
                ap_NS_fsm = ap_ST_st102_fsm_58;
            end
        end
        ap_ST_pp1_stg8_fsm_18 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg9_fsm_19;
        end
        ap_ST_pp1_stg9_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg10_fsm_20;
        end
        ap_ST_pp1_stg10_fsm_20 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg11_fsm_21;
        end
        ap_ST_pp1_stg11_fsm_21 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg12_fsm_22;
        end
        ap_ST_pp1_stg12_fsm_22 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg13_fsm_23;
        end
        ap_ST_pp1_stg13_fsm_23 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg14_fsm_24;
        end
        ap_ST_pp1_stg14_fsm_24 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg15_fsm_25;
        end
        ap_ST_pp1_stg15_fsm_25 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg16_fsm_26;
        end
        ap_ST_pp1_stg16_fsm_26 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg17_fsm_27;
        end
        ap_ST_pp1_stg17_fsm_27 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg18_fsm_28;
        end
        ap_ST_pp1_stg18_fsm_28 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg19_fsm_29;
        end
        ap_ST_pp1_stg19_fsm_29 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg20_fsm_30;
        end
        ap_ST_pp1_stg20_fsm_30 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg21_fsm_31;
        end
        ap_ST_pp1_stg21_fsm_31 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg22_fsm_32;
        end
        ap_ST_pp1_stg22_fsm_32 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg23_fsm_33;
        end
        ap_ST_pp1_stg23_fsm_33 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg24_fsm_34;
        end
        ap_ST_pp1_stg24_fsm_34 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg25_fsm_35;
        end
        ap_ST_pp1_stg25_fsm_35 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg26_fsm_36;
        end
        ap_ST_pp1_stg26_fsm_36 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg27_fsm_37;
        end
        ap_ST_pp1_stg27_fsm_37 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg28_fsm_38;
        end
        ap_ST_pp1_stg28_fsm_38 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg29_fsm_39;
        end
        ap_ST_pp1_stg29_fsm_39 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg30_fsm_40;
        end
        ap_ST_pp1_stg30_fsm_40 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg31_fsm_41;
        end
        ap_ST_pp1_stg31_fsm_41 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg0_fsm_10;
        end
        ap_ST_pp2_stg0_fsm_42 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_lv1_0 == tmp_3_fu_4880_p2))) begin
                ap_NS_fsm = ap_ST_pp2_stg1_fsm_43;
            end else begin
                ap_NS_fsm = ap_ST_st102_fsm_58;
            end
        end
        ap_ST_pp2_stg1_fsm_43 : 
        begin
            ap_NS_fsm = ap_ST_pp2_stg2_fsm_44;
        end
        ap_ST_pp2_stg2_fsm_44 : 
        begin
            ap_NS_fsm = ap_ST_pp2_stg3_fsm_45;
        end
        ap_ST_pp2_stg3_fsm_45 : 
        begin
            ap_NS_fsm = ap_ST_pp2_stg4_fsm_46;
        end
        ap_ST_pp2_stg4_fsm_46 : 
        begin
            ap_NS_fsm = ap_ST_pp2_stg5_fsm_47;
        end
        ap_ST_pp2_stg5_fsm_47 : 
        begin
            ap_NS_fsm = ap_ST_pp2_stg6_fsm_48;
        end
        ap_ST_pp2_stg6_fsm_48 : 
        begin
            ap_NS_fsm = ap_ST_pp2_stg7_fsm_49;
        end
        ap_ST_pp2_stg7_fsm_49 : 
        begin
            ap_NS_fsm = ap_ST_pp2_stg8_fsm_50;
        end
        ap_ST_pp2_stg8_fsm_50 : 
        begin
            ap_NS_fsm = ap_ST_pp2_stg9_fsm_51;
        end
        ap_ST_pp2_stg9_fsm_51 : 
        begin
            ap_NS_fsm = ap_ST_pp2_stg10_fsm_52;
        end
        ap_ST_pp2_stg10_fsm_52 : 
        begin
            ap_NS_fsm = ap_ST_pp2_stg11_fsm_53;
        end
        ap_ST_pp2_stg11_fsm_53 : 
        begin
            ap_NS_fsm = ap_ST_pp2_stg12_fsm_54;
        end
        ap_ST_pp2_stg12_fsm_54 : 
        begin
            ap_NS_fsm = ap_ST_pp2_stg13_fsm_55;
        end
        ap_ST_pp2_stg13_fsm_55 : 
        begin
            ap_NS_fsm = ap_ST_pp2_stg14_fsm_56;
        end
        ap_ST_pp2_stg14_fsm_56 : 
        begin
            ap_NS_fsm = ap_ST_pp2_stg15_fsm_57;
        end
        ap_ST_pp2_stg15_fsm_57 : 
        begin
            ap_NS_fsm = ap_ST_pp2_stg0_fsm_42;
        end
        ap_ST_st102_fsm_58 : 
        begin
            if (~(ap_const_logic_0 == ap_sig_ioackin_gmem_offset_AWREADY)) begin
                ap_NS_fsm = ap_ST_pp3_stg0_fsm_59;
            end else begin
                ap_NS_fsm = ap_ST_st102_fsm_58;
            end
        end
        ap_ST_pp3_stg0_fsm_59 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp3_it2) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_7966_pp3_it1) & (ap_const_logic_0 == ap_sig_ioackin_gmem_offset_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_7966_pp3_it1) & (ap_const_logic_0 == ap_sig_ioackin_gmem_offset_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it2)) & ~(ap_const_lv1_0 == exitcond1_fu_5827_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it1)))) begin
                ap_NS_fsm = ap_ST_pp3_stg0_fsm_59;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp3_it2) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_7966_pp3_it1) & (ap_const_logic_0 == ap_sig_ioackin_gmem_offset_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ~((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_7966_pp3_it1) & (ap_const_logic_0 == ap_sig_ioackin_gmem_offset_WREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it2)) & ~(ap_const_lv1_0 == exitcond1_fu_5827_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it1)))) begin
                ap_NS_fsm = ap_ST_st106_fsm_60;
            end else begin
                ap_NS_fsm = ap_ST_pp3_stg0_fsm_59;
            end
        end
        ap_ST_st106_fsm_60 : 
        begin
            ap_NS_fsm = ap_ST_st107_fsm_61;
        end
        ap_ST_st107_fsm_61 : 
        begin
            ap_NS_fsm = ap_ST_st108_fsm_62;
        end
        ap_ST_st108_fsm_62 : 
        begin
            ap_NS_fsm = ap_ST_st109_fsm_63;
        end
        ap_ST_st109_fsm_63 : 
        begin
            ap_NS_fsm = ap_ST_st110_fsm_64;
        end
        ap_ST_st110_fsm_64 : 
        begin
            if (~(gmem_offset_BVALID == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st110_fsm_64;
            end
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign abs_i10_fu_3868_p3 = ((abscond_i10_fu_3862_p2[0:0] === 1'b1) ? x_assign_s_fu_3850_p2 : neg_i10_fu_3856_p2);

assign abs_i11_fu_3916_p3 = ((abscond_i11_fu_3910_p2[0:0] === 1'b1) ? x_assign_10_fu_3898_p2 : neg_i11_fu_3904_p2);

assign abs_i12_fu_3963_p3 = ((abscond_i12_fu_3957_p2[0:0] === 1'b1) ? x_assign_11_fu_3945_p2 : neg_i12_fu_3951_p2);

assign abs_i13_fu_4011_p3 = ((abscond_i13_fu_4005_p2[0:0] === 1'b1) ? x_assign_12_fu_3993_p2 : neg_i13_fu_3999_p2);

assign abs_i14_fu_4058_p3 = ((abscond_i14_fu_4052_p2[0:0] === 1'b1) ? x_assign_13_fu_4040_p2 : neg_i14_fu_4046_p2);

assign abs_i15_fu_4106_p3 = ((abscond_i15_fu_4100_p2[0:0] === 1'b1) ? x_assign_14_fu_4088_p2 : neg_i15_fu_4094_p2);

assign abs_i16_fu_4153_p3 = ((abscond_i16_fu_4147_p2[0:0] === 1'b1) ? x_assign_15_fu_4135_p2 : neg_i16_fu_4141_p2);

assign abs_i17_fu_4200_p3 = ((abscond_i17_fu_4194_p2[0:0] === 1'b1) ? x_assign_16_fu_4182_p2 : neg_i17_fu_4188_p2);

assign abs_i18_fu_4247_p3 = ((abscond_i18_fu_4241_p2[0:0] === 1'b1) ? x_assign_17_fu_4229_p2 : neg_i18_fu_4235_p2);

assign abs_i19_fu_4294_p3 = ((abscond_i19_fu_4288_p2[0:0] === 1'b1) ? x_assign_18_fu_4276_p2 : neg_i19_fu_4282_p2);

assign abs_i1_fu_3393_p3 = ((abscond_i1_fu_3387_p2[0:0] === 1'b1) ? x_assign_fu_3375_p2 : neg_i1_fu_3381_p2);

assign abs_i20_fu_4341_p3 = ((abscond_i20_fu_4335_p2[0:0] === 1'b1) ? x_assign_19_fu_4323_p2 : neg_i20_fu_4329_p2);

assign abs_i21_fu_4388_p3 = ((abscond_i21_fu_4382_p2[0:0] === 1'b1) ? x_assign_20_fu_4370_p2 : neg_i21_fu_4376_p2);

assign abs_i22_fu_4435_p3 = ((abscond_i22_fu_4429_p2[0:0] === 1'b1) ? x_assign_21_fu_4417_p2 : neg_i22_fu_4423_p2);

assign abs_i23_fu_4482_p3 = ((abscond_i23_fu_4476_p2[0:0] === 1'b1) ? x_assign_22_fu_4464_p2 : neg_i23_fu_4470_p2);

assign abs_i24_fu_4529_p3 = ((abscond_i24_fu_4523_p2[0:0] === 1'b1) ? x_assign_23_fu_4511_p2 : neg_i24_fu_4517_p2);

assign abs_i25_fu_4576_p3 = ((abscond_i25_fu_4570_p2[0:0] === 1'b1) ? x_assign_24_fu_4558_p2 : neg_i25_fu_4564_p2);

assign abs_i26_fu_4623_p3 = ((abscond_i26_fu_4617_p2[0:0] === 1'b1) ? x_assign_25_fu_4605_p2 : neg_i26_fu_4611_p2);

assign abs_i27_fu_4670_p3 = ((abscond_i27_fu_4664_p2[0:0] === 1'b1) ? x_assign_26_fu_4652_p2 : neg_i27_fu_4658_p2);

assign abs_i28_fu_4717_p3 = ((abscond_i28_fu_4711_p2[0:0] === 1'b1) ? x_assign_27_fu_4699_p2 : neg_i28_fu_4705_p2);

assign abs_i29_fu_4764_p3 = ((abscond_i29_fu_4758_p2[0:0] === 1'b1) ? x_assign_28_fu_4746_p2 : neg_i29_fu_4752_p2);

assign abs_i2_fu_3441_p3 = ((abscond_i2_fu_3435_p2[0:0] === 1'b1) ? x_assign_1_fu_3423_p2 : neg_i2_fu_3429_p2);

assign abs_i30_fu_4811_p3 = ((abscond_i30_fu_4805_p2[0:0] === 1'b1) ? x_assign_29_fu_4793_p2 : neg_i30_fu_4799_p2);

assign abs_i31_fu_4858_p3 = ((abscond_i31_fu_4852_p2[0:0] === 1'b1) ? x_assign_30_fu_4840_p2 : neg_i31_fu_4846_p2);

assign abs_i3_fu_3536_p3 = ((abscond_i3_fu_3530_p2[0:0] === 1'b1) ? x_assign_3_fu_3518_p2 : neg_i3_fu_3524_p2);

assign abs_i4_fu_3583_p3 = ((abscond_i4_fu_3577_p2[0:0] === 1'b1) ? x_assign_4_fu_3565_p2 : neg_i4_fu_3571_p2);

assign abs_i5_fu_3631_p3 = ((abscond_i5_fu_3625_p2[0:0] === 1'b1) ? x_assign_5_fu_3613_p2 : neg_i5_fu_3619_p2);

assign abs_i6_fu_3678_p3 = ((abscond_i6_fu_3672_p2[0:0] === 1'b1) ? x_assign_6_fu_3660_p2 : neg_i6_fu_3666_p2);

assign abs_i7_fu_3726_p3 = ((abscond_i7_fu_3720_p2[0:0] === 1'b1) ? x_assign_7_fu_3708_p2 : neg_i7_fu_3714_p2);

assign abs_i8_fu_3773_p3 = ((abscond_i8_fu_3767_p2[0:0] === 1'b1) ? x_assign_8_fu_3755_p2 : neg_i8_fu_3761_p2);

assign abs_i9_fu_3821_p3 = ((abscond_i9_fu_3815_p2[0:0] === 1'b1) ? x_assign_9_fu_3803_p2 : neg_i9_fu_3809_p2);

assign abs_i_fu_3488_p3 = ((abscond_i_fu_3482_p2[0:0] === 1'b1) ? x_assign_2_fu_3470_p2 : neg_i_fu_3476_p2);

assign abscond_i10_fu_3862_p2 = ($signed(x_assign_s_fu_3850_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i11_fu_3910_p2 = ($signed(x_assign_10_fu_3898_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i12_fu_3957_p2 = ($signed(x_assign_11_fu_3945_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i13_fu_4005_p2 = ($signed(x_assign_12_fu_3993_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i14_fu_4052_p2 = ($signed(x_assign_13_fu_4040_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i15_fu_4100_p2 = ($signed(x_assign_14_fu_4088_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i16_fu_4147_p2 = ($signed(x_assign_15_fu_4135_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i17_fu_4194_p2 = ($signed(x_assign_16_fu_4182_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i18_fu_4241_p2 = ($signed(x_assign_17_fu_4229_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i19_fu_4288_p2 = ($signed(x_assign_18_fu_4276_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i1_fu_3387_p2 = ($signed(x_assign_fu_3375_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i20_fu_4335_p2 = ($signed(x_assign_19_fu_4323_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i21_fu_4382_p2 = ($signed(x_assign_20_fu_4370_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i22_fu_4429_p2 = ($signed(x_assign_21_fu_4417_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i23_fu_4476_p2 = ($signed(x_assign_22_fu_4464_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i24_fu_4523_p2 = ($signed(x_assign_23_fu_4511_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i25_fu_4570_p2 = ($signed(x_assign_24_fu_4558_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i26_fu_4617_p2 = ($signed(x_assign_25_fu_4605_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i27_fu_4664_p2 = ($signed(x_assign_26_fu_4652_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i28_fu_4711_p2 = ($signed(x_assign_27_fu_4699_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i29_fu_4758_p2 = ($signed(x_assign_28_fu_4746_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i2_fu_3435_p2 = ($signed(x_assign_1_fu_3423_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i30_fu_4805_p2 = ($signed(x_assign_29_fu_4793_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i31_fu_4852_p2 = ($signed(x_assign_30_fu_4840_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i3_fu_3530_p2 = ($signed(x_assign_3_fu_3518_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i4_fu_3577_p2 = ($signed(x_assign_4_fu_3565_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i5_fu_3625_p2 = ($signed(x_assign_5_fu_3613_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i6_fu_3672_p2 = ($signed(x_assign_6_fu_3660_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i7_fu_3720_p2 = ($signed(x_assign_7_fu_3708_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i8_fu_3767_p2 = ($signed(x_assign_8_fu_3755_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i9_fu_3815_p2 = ($signed(x_assign_9_fu_3803_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign abscond_i_fu_3482_p2 = ($signed(x_assign_2_fu_3470_p2) > $signed(9'b000000000)? 1'b1: 1'b0);

assign ap_return = ap_const_lv32_0;


always @ (ap_rst_n) begin
    ap_rst_n_inv = ~ap_rst_n;
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1090 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1922 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_2036 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_39]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_2050 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_2063 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_2099 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_2111 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_2367 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_33]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_2382 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_34]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_2397 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_35]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_2412 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_36]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_2427 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_37]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_2442 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_38]);
end


always @ (ap_reg_ppstg_exitcond1_reg_7966_pp3_it1 or ap_reg_ppiten_pp3_it2) begin
    ap_sig_bdd_2486 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_7966_pp3_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it2));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_2497 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_40]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_431 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end


always @ (gmem_RVALID or exitcond_reg_5864) begin
    ap_sig_bdd_440 = ((gmem_RVALID == ap_const_logic_0) & (exitcond_reg_5864 == ap_const_lv1_0));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_461 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_481 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_496 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_506 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_516 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_32]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_531 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_541 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_552 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_564 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_31]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_578 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_30]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_589 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_606 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_624 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_11]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_633 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_15]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_643 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_19]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_653 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_663 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_21]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_673 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_25]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_683 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_29]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_704 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_12]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_713 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_16]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_723 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_733 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_743 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_22]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_753 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_26]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_763 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_779 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_13]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_788 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_17]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_798 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_808 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_818 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_23]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_828 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_27]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_83 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_841 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_854 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_14]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_863 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_18]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_873 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_883 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_20]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_893 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_24]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_903 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_28]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_916 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end

assign backsub_AXILiteS_s_axi_U_ap_dummy_ce = ap_const_logic_1;

assign backsub_CRTL_BUS_s_axi_U_ap_dummy_ce = ap_const_logic_1;

assign backsub_gmem_m_axi_U_ap_dummy_ce = ap_const_logic_1;

assign backsub_gmem_offset_m_axi_U_ap_dummy_ce = ap_const_logic_1;

assign exitcond1_fu_5827_p2 = (indvar8_reg_1518 == ap_const_lv17_12C00? 1'b1: 1'b0);

assign exitcond_fu_1953_p2 = (indvar_phi_fu_1486_p4 == ap_const_lv16_9600? 1'b1: 1'b0);

assign frame_Addr_A = frame_Addr_A_orig << ap_const_lv32_1;

assign frame_Addr_B = frame_Addr_B_orig << ap_const_lv32_1;

assign frame_Clk_A = ap_clk;

assign frame_Clk_B = ap_clk;

assign frame_Rst_A = ap_rst_n_inv;

assign frame_Rst_B = ap_rst_n_inv;

assign gmem_ARADDR = tmp_16_fu_1943_p1;

assign gmem_ARBURST = ap_const_lv2_0;

assign gmem_ARCACHE = ap_const_lv4_0;

assign gmem_ARID = ap_const_lv1_0;

assign gmem_ARLEN = ap_const_lv32_9600;

assign gmem_ARLOCK = ap_const_lv2_0;

assign gmem_ARPROT = ap_const_lv3_0;

assign gmem_ARQOS = ap_const_lv4_0;

assign gmem_ARREGION = ap_const_lv4_0;

assign gmem_ARSIZE = ap_const_lv3_0;

assign gmem_ARUSER = ap_const_lv1_0;

assign gmem_AWADDR = ap_const_lv32_0;

assign gmem_AWBURST = ap_const_lv2_0;

assign gmem_AWCACHE = ap_const_lv4_0;

assign gmem_AWID = ap_const_lv1_0;

assign gmem_AWLEN = ap_const_lv32_0;

assign gmem_AWLOCK = ap_const_lv2_0;

assign gmem_AWPROT = ap_const_lv3_0;

assign gmem_AWQOS = ap_const_lv4_0;

assign gmem_AWREGION = ap_const_lv4_0;

assign gmem_AWSIZE = ap_const_lv3_0;

assign gmem_AWUSER = ap_const_lv1_0;

assign gmem_AWVALID = ap_const_logic_0;

assign gmem_BREADY = ap_const_logic_0;

assign gmem_WDATA = ap_const_lv32_0;

assign gmem_WID = ap_const_lv1_0;

assign gmem_WLAST = ap_const_logic_0;

assign gmem_WSTRB = ap_const_lv4_0;

assign gmem_WUSER = ap_const_lv1_0;

assign gmem_WVALID = ap_const_logic_0;

assign gmem_offset_ARADDR = ap_const_lv32_0;

assign gmem_offset_ARBURST = ap_const_lv2_0;

assign gmem_offset_ARCACHE = ap_const_lv4_0;

assign gmem_offset_ARID = ap_const_lv1_0;

assign gmem_offset_ARLEN = ap_const_lv32_0;

assign gmem_offset_ARLOCK = ap_const_lv2_0;

assign gmem_offset_ARPROT = ap_const_lv3_0;

assign gmem_offset_ARQOS = ap_const_lv4_0;

assign gmem_offset_ARREGION = ap_const_lv4_0;

assign gmem_offset_ARSIZE = ap_const_lv3_0;

assign gmem_offset_ARUSER = ap_const_lv1_0;

assign gmem_offset_ARVALID = ap_const_logic_0;

assign gmem_offset_AWADDR = tmp_58_fu_5817_p1;

assign gmem_offset_AWBURST = ap_const_lv2_0;

assign gmem_offset_AWCACHE = ap_const_lv4_0;

assign gmem_offset_AWID = ap_const_lv1_0;

assign gmem_offset_AWLEN = ap_const_lv32_12C00;

assign gmem_offset_AWLOCK = ap_const_lv2_0;

assign gmem_offset_AWPROT = ap_const_lv3_0;

assign gmem_offset_AWQOS = ap_const_lv4_0;

assign gmem_offset_AWREGION = ap_const_lv4_0;

assign gmem_offset_AWSIZE = ap_const_lv3_0;

assign gmem_offset_AWUSER = ap_const_lv1_0;

assign gmem_offset_RREADY = ap_const_logic_0;

assign gmem_offset_WDATA = grey_frame_load_reg_7980;

assign gmem_offset_WID = ap_const_lv1_0;

assign gmem_offset_WLAST = ap_const_logic_0;

assign gmem_offset_WSTRB = ap_const_lv1_1;

assign gmem_offset_WUSER = ap_const_lv1_0;

assign grp_fu_1534_ce = ap_const_logic_1;

assign grp_fu_1538_ce = ap_const_logic_1;

assign grp_fu_1542_ce = ap_const_logic_1;

assign grp_fu_1547_ce = ap_const_logic_1;

assign grp_fu_1552_ce = ap_const_logic_1;

assign grp_fu_1563_ce = ap_const_logic_1;

assign grp_fu_1566_ce = ap_const_logic_1;

assign grp_fu_1569_ce = ap_const_logic_1;

assign grp_fu_1602_p4 = {{yuv_frame_q1[ap_const_lv32_17 : ap_const_lv32_10]}};

assign i_1_10_fu_5320_p2 = (i_reg_1506 | ap_const_lv17_16);

assign i_1_11_fu_5382_p2 = (i_reg_1506 | ap_const_lv17_18);

assign i_1_12_fu_5403_p2 = (i_reg_1506 | ap_const_lv17_1A);

assign i_1_13_fu_5465_p2 = (i_reg_1506 | ap_const_lv17_1C);

assign i_1_14_fu_5486_p2 = (i_reg_1506 | ap_const_lv17_1E);

assign i_1_15_fu_5785_p2 = (ap_const_lv17_20 + i_reg_1506);

assign i_1_1_fu_4967_p2 = (i_reg_1506 | ap_const_lv17_4);

assign i_1_2_fu_4988_p2 = (i_reg_1506 | ap_const_lv17_6);

assign i_1_3_fu_5050_p2 = (i_reg_1506 | ap_const_lv17_8);

assign i_1_4_fu_5071_p2 = (i_reg_1506 | ap_const_lv17_A);

assign i_1_5_fu_5133_p2 = (i_reg_1506 | ap_const_lv17_C);

assign i_1_6_fu_5154_p2 = (i_reg_1506 | ap_const_lv17_E);

assign i_1_7_fu_5216_p2 = (i_reg_1506 | ap_const_lv17_10);

assign i_1_8_fu_5237_p2 = (i_reg_1506 | ap_const_lv17_12);

assign i_1_9_fu_5299_p2 = (i_reg_1506 | ap_const_lv17_14);

assign i_1_s_fu_4901_p2 = (i_phi_fu_1510_p4 | ap_const_lv17_2);

assign i_2_10_fu_2423_p2 = (i1_reg_1494 | ap_const_lv17_16);

assign i_2_11_fu_2488_p2 = (i1_reg_1494 | ap_const_lv17_18);

assign i_2_12_fu_2509_p2 = (i1_reg_1494 | ap_const_lv17_1A);

assign i_2_13_fu_2573_p2 = (i1_reg_1494 | ap_const_lv17_1C);

assign i_2_14_fu_2594_p2 = (i1_reg_1494 | ap_const_lv17_1E);

assign i_2_15_fu_2878_p2 = (ap_const_lv17_20 + i1_reg_1494);

assign i_2_1_fu_2059_p2 = (i1_reg_1494 | ap_const_lv17_4);

assign i_2_2_fu_2080_p2 = (i1_reg_1494 | ap_const_lv17_6);

assign i_2_3_fu_2145_p2 = (i1_reg_1494 | ap_const_lv17_8);

assign i_2_4_fu_2166_p2 = (i1_reg_1494 | ap_const_lv17_A);

assign i_2_5_fu_2230_p2 = (i1_reg_1494 | ap_const_lv17_C);

assign i_2_6_fu_2251_p2 = (i1_reg_1494 | ap_const_lv17_E);

assign i_2_7_fu_2316_p2 = (i1_reg_1494 | ap_const_lv17_10);

assign i_2_8_fu_2337_p2 = (i1_reg_1494 | ap_const_lv17_12);

assign i_2_9_fu_2402_p2 = (i1_reg_1494 | ap_const_lv17_14);

assign i_2_s_fu_2007_p2 = (i1_phi_fu_1498_p4 | ap_const_lv17_2);

assign indvar_next9_fu_5833_p2 = (indvar8_reg_1518 + ap_const_lv17_1);

assign indvar_next_fu_1959_p2 = (indvar_phi_fu_1486_p4 + ap_const_lv16_1);

assign init_read_read_fu_222_p2 = init;

assign neg_i10_fu_3856_p2 = (ap_const_lv9_0 - x_assign_s_fu_3850_p2);

assign neg_i11_fu_3904_p2 = (ap_const_lv9_0 - x_assign_10_fu_3898_p2);

assign neg_i12_fu_3951_p2 = (ap_const_lv9_0 - x_assign_11_fu_3945_p2);

assign neg_i13_fu_3999_p2 = (ap_const_lv9_0 - x_assign_12_fu_3993_p2);

assign neg_i14_fu_4046_p2 = (ap_const_lv9_0 - x_assign_13_fu_4040_p2);

assign neg_i15_fu_4094_p2 = (ap_const_lv9_0 - x_assign_14_fu_4088_p2);

assign neg_i16_fu_4141_p2 = (ap_const_lv9_0 - x_assign_15_fu_4135_p2);

assign neg_i17_fu_4188_p2 = (ap_const_lv9_0 - x_assign_16_fu_4182_p2);

assign neg_i18_fu_4235_p2 = (ap_const_lv9_0 - x_assign_17_fu_4229_p2);

assign neg_i19_fu_4282_p2 = (ap_const_lv9_0 - x_assign_18_fu_4276_p2);

assign neg_i1_fu_3381_p2 = (ap_const_lv9_0 - x_assign_fu_3375_p2);

assign neg_i20_fu_4329_p2 = (ap_const_lv9_0 - x_assign_19_fu_4323_p2);

assign neg_i21_fu_4376_p2 = (ap_const_lv9_0 - x_assign_20_fu_4370_p2);

assign neg_i22_fu_4423_p2 = (ap_const_lv9_0 - x_assign_21_fu_4417_p2);

assign neg_i23_fu_4470_p2 = (ap_const_lv9_0 - x_assign_22_fu_4464_p2);

assign neg_i24_fu_4517_p2 = (ap_const_lv9_0 - x_assign_23_fu_4511_p2);

assign neg_i25_fu_4564_p2 = (ap_const_lv9_0 - x_assign_24_fu_4558_p2);

assign neg_i26_fu_4611_p2 = (ap_const_lv9_0 - x_assign_25_fu_4605_p2);

assign neg_i27_fu_4658_p2 = (ap_const_lv9_0 - x_assign_26_fu_4652_p2);

assign neg_i28_fu_4705_p2 = (ap_const_lv9_0 - x_assign_27_fu_4699_p2);

assign neg_i29_fu_4752_p2 = (ap_const_lv9_0 - x_assign_28_fu_4746_p2);

assign neg_i2_fu_3429_p2 = (ap_const_lv9_0 - x_assign_1_fu_3423_p2);

assign neg_i30_fu_4799_p2 = (ap_const_lv9_0 - x_assign_29_fu_4793_p2);

assign neg_i31_fu_4846_p2 = (ap_const_lv9_0 - x_assign_30_fu_4840_p2);

assign neg_i3_fu_3524_p2 = (ap_const_lv9_0 - x_assign_3_fu_3518_p2);

assign neg_i4_fu_3571_p2 = (ap_const_lv9_0 - x_assign_4_fu_3565_p2);

assign neg_i5_fu_3619_p2 = (ap_const_lv9_0 - x_assign_5_fu_3613_p2);

assign neg_i6_fu_3666_p2 = (ap_const_lv9_0 - x_assign_6_fu_3660_p2);

assign neg_i7_fu_3714_p2 = (ap_const_lv9_0 - x_assign_7_fu_3708_p2);

assign neg_i8_fu_3761_p2 = (ap_const_lv9_0 - x_assign_8_fu_3755_p2);

assign neg_i9_fu_3809_p2 = (ap_const_lv9_0 - x_assign_9_fu_3803_p2);

assign neg_i_fu_3476_p2 = (ap_const_lv9_0 - x_assign_2_fu_3470_p2);

assign not_tmp_1_fu_3449_p2 = ($signed(abs_i2_fu_3441_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign not_tmp_65_10_fu_4443_p2 = ($signed(abs_i22_fu_4435_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign not_tmp_65_11_fu_4537_p2 = ($signed(abs_i24_fu_4529_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign not_tmp_65_12_fu_4631_p2 = ($signed(abs_i26_fu_4623_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign not_tmp_65_13_fu_4725_p2 = ($signed(abs_i28_fu_4717_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign not_tmp_65_14_fu_4819_p2 = ($signed(abs_i30_fu_4811_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign not_tmp_65_1_fu_3496_p2 = ($signed(abs_i_fu_3488_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign not_tmp_65_2_fu_3591_p2 = ($signed(abs_i4_fu_3583_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign not_tmp_65_3_fu_3686_p2 = ($signed(abs_i6_fu_3678_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign not_tmp_65_4_fu_3781_p2 = ($signed(abs_i8_fu_3773_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign not_tmp_65_5_fu_3876_p2 = ($signed(abs_i10_fu_3868_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign not_tmp_65_6_fu_3971_p2 = ($signed(abs_i12_fu_3963_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign not_tmp_65_7_fu_4066_p2 = ($signed(abs_i14_fu_4058_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign not_tmp_65_8_fu_4161_p2 = ($signed(abs_i16_fu_4153_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign not_tmp_65_9_fu_4255_p2 = ($signed(abs_i18_fu_4247_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign not_tmp_65_s_fu_4349_p2 = ($signed(abs_i20_fu_4341_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign not_tmp_69_10_fu_4490_p2 = ($signed(abs_i23_fu_4482_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign not_tmp_69_11_fu_4584_p2 = ($signed(abs_i25_fu_4576_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign not_tmp_69_12_fu_4678_p2 = ($signed(abs_i27_fu_4670_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign not_tmp_69_13_fu_4772_p2 = ($signed(abs_i29_fu_4764_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign not_tmp_69_14_fu_4866_p2 = ($signed(abs_i31_fu_4858_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign not_tmp_69_1_fu_3544_p2 = ($signed(abs_i3_fu_3536_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign not_tmp_69_2_fu_3639_p2 = ($signed(abs_i5_fu_3631_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign not_tmp_69_3_fu_3734_p2 = ($signed(abs_i7_fu_3726_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign not_tmp_69_4_fu_3829_p2 = ($signed(abs_i9_fu_3821_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign not_tmp_69_5_fu_3924_p2 = ($signed(abs_i11_fu_3916_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign not_tmp_69_6_fu_4019_p2 = ($signed(abs_i13_fu_4011_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign not_tmp_69_7_fu_4114_p2 = ($signed(abs_i15_fu_4106_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign not_tmp_69_8_fu_4208_p2 = ($signed(abs_i17_fu_4200_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign not_tmp_69_9_fu_4302_p2 = ($signed(abs_i19_fu_4294_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign not_tmp_69_s_fu_4396_p2 = ($signed(abs_i21_fu_4388_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign not_tmp_s_fu_3401_p2 = ($signed(abs_i1_fu_3393_p3) > $signed(9'b1110)? 1'b1: 1'b0);

assign p_36_cast_fu_3411_p3 = ((not_tmp_s_reg_7457[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_37_cast_fu_3550_p3 = ((not_tmp_69_1_reg_7517[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_38_cast_fu_3506_p3 = ((not_tmp_65_1_reg_7497[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_39_cast_fu_3645_p3 = ((not_tmp_69_2_reg_7542[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_40_cast_fu_3601_p3 = ((not_tmp_65_2_reg_7537[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_41_cast_fu_3740_p3 = ((not_tmp_69_3_reg_7552[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_42_cast_fu_3696_p3 = ((not_tmp_65_3_reg_7547[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_43_cast_fu_3835_p3 = ((not_tmp_69_4_reg_7562[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_44_cast_fu_3791_p3 = ((not_tmp_65_4_reg_7557[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_45_cast_fu_3930_p3 = ((not_tmp_69_5_reg_7572[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_46_cast_fu_3886_p3 = ((not_tmp_65_5_reg_7567[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_47_cast_fu_4025_p3 = ((not_tmp_69_6_reg_7587[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_48_cast_fu_3981_p3 = ((not_tmp_65_6_reg_7582[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_49_cast_fu_4120_p3 = ((not_tmp_69_7_reg_7597[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_50_cast_fu_4076_p3 = ((not_tmp_65_7_reg_7592[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_51_cast_fu_4214_p3 = ((not_tmp_69_8_reg_7607[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_52_cast_fu_4170_p3 = ((not_tmp_65_8_reg_7602[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_53_cast_fu_4308_p3 = ((not_tmp_69_9_reg_7622[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_54_cast_fu_4264_p3 = ((not_tmp_65_9_reg_7617[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_55_cast_fu_4402_p3 = ((not_tmp_69_s_reg_7632[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_56_cast_fu_4358_p3 = ((not_tmp_65_s_reg_7627[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_57_cast_fu_4496_p3 = ((not_tmp_69_10_reg_7642[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_58_cast_fu_4452_p3 = ((not_tmp_65_10_reg_7637[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_59_cast_fu_4590_p3 = ((not_tmp_69_11_reg_7652[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_60_cast_fu_4546_p3 = ((not_tmp_65_11_reg_7647[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_61_cast_fu_4684_p3 = ((not_tmp_69_12_reg_7662[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_62_cast_fu_4640_p3 = ((not_tmp_65_12_reg_7657[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_63_cast_fu_4778_p3 = ((not_tmp_69_13_reg_7672[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_64_cast_fu_4734_p3 = ((not_tmp_65_13_reg_7667[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_65_cast_fu_4872_p3 = ((not_tmp_69_14_reg_7682[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_66_cast_fu_4828_p3 = ((not_tmp_65_14_reg_7677[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_cast_fu_3455_p3 = ((not_tmp_1_reg_7477[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_lshr_f1_cast_fu_1976_p4 = {{i1_phi_fu_1498_p4[ap_const_lv32_10 : ap_const_lv32_1]}};

assign p_lshr_f32_10_cast_fu_2429_p4 = {{i_2_10_fu_2423_p2[ap_const_lv32_10 : ap_const_lv32_1]}};

assign p_lshr_f32_11_cast_fu_2494_p4 = {{i_2_11_fu_2488_p2[ap_const_lv32_10 : ap_const_lv32_1]}};

assign p_lshr_f32_12_cast_fu_2515_p4 = {{i_2_12_fu_2509_p2[ap_const_lv32_10 : ap_const_lv32_1]}};

assign p_lshr_f32_13_cast_fu_2579_p4 = {{i_2_13_fu_2573_p2[ap_const_lv32_10 : ap_const_lv32_1]}};

assign p_lshr_f32_14_cast_fu_2600_p4 = {{i_2_14_fu_2594_p2[ap_const_lv32_10 : ap_const_lv32_1]}};

assign p_lshr_f32_1_cast_fu_2013_p4 = {{i_2_s_fu_2007_p2[ap_const_lv32_10 : ap_const_lv32_1]}};

assign p_lshr_f32_2_cast_fu_2065_p4 = {{i_2_1_fu_2059_p2[ap_const_lv32_10 : ap_const_lv32_1]}};

assign p_lshr_f32_3_cast_fu_2086_p4 = {{i_2_2_fu_2080_p2[ap_const_lv32_10 : ap_const_lv32_1]}};

assign p_lshr_f32_4_cast_fu_2151_p4 = {{i_2_3_fu_2145_p2[ap_const_lv32_10 : ap_const_lv32_1]}};

assign p_lshr_f32_5_cast_fu_2172_p4 = {{i_2_4_fu_2166_p2[ap_const_lv32_10 : ap_const_lv32_1]}};

assign p_lshr_f32_6_cast_fu_2236_p4 = {{i_2_5_fu_2230_p2[ap_const_lv32_10 : ap_const_lv32_1]}};

assign p_lshr_f32_7_cast_fu_2257_p4 = {{i_2_6_fu_2251_p2[ap_const_lv32_10 : ap_const_lv32_1]}};

assign p_lshr_f32_8_cast_fu_2322_p4 = {{i_2_7_fu_2316_p2[ap_const_lv32_10 : ap_const_lv32_1]}};

assign p_lshr_f32_9_cast_fu_2343_p4 = {{i_2_8_fu_2337_p2[ap_const_lv32_10 : ap_const_lv32_1]}};

assign p_lshr_f32_cast_fu_2408_p4 = {{i_2_9_fu_2402_p2[ap_const_lv32_10 : ap_const_lv32_1]}};

assign p_lshr_f_10_cast_fu_5326_p4 = {{i_1_10_fu_5320_p2[ap_const_lv32_10 : ap_const_lv32_1]}};

assign p_lshr_f_11_cast_fu_5388_p4 = {{i_1_11_fu_5382_p2[ap_const_lv32_10 : ap_const_lv32_1]}};

assign p_lshr_f_12_cast_fu_5409_p4 = {{i_1_12_fu_5403_p2[ap_const_lv32_10 : ap_const_lv32_1]}};

assign p_lshr_f_13_cast_fu_5471_p4 = {{i_1_13_fu_5465_p2[ap_const_lv32_10 : ap_const_lv32_1]}};

assign p_lshr_f_14_cast_fu_5492_p4 = {{i_1_14_fu_5486_p2[ap_const_lv32_10 : ap_const_lv32_1]}};

assign p_lshr_f_1_cast_fu_4907_p4 = {{i_1_s_fu_4901_p2[ap_const_lv32_10 : ap_const_lv32_1]}};

assign p_lshr_f_2_cast_fu_4973_p4 = {{i_1_1_fu_4967_p2[ap_const_lv32_10 : ap_const_lv32_1]}};

assign p_lshr_f_3_cast_fu_4994_p4 = {{i_1_2_fu_4988_p2[ap_const_lv32_10 : ap_const_lv32_1]}};

assign p_lshr_f_4_cast_fu_5056_p4 = {{i_1_3_fu_5050_p2[ap_const_lv32_10 : ap_const_lv32_1]}};

assign p_lshr_f_5_cast_fu_5077_p4 = {{i_1_4_fu_5071_p2[ap_const_lv32_10 : ap_const_lv32_1]}};

assign p_lshr_f_6_cast_fu_5139_p4 = {{i_1_5_fu_5133_p2[ap_const_lv32_10 : ap_const_lv32_1]}};

assign p_lshr_f_7_cast_fu_5160_p4 = {{i_1_6_fu_5154_p2[ap_const_lv32_10 : ap_const_lv32_1]}};

assign p_lshr_f_8_cast_fu_5222_p4 = {{i_1_7_fu_5216_p2[ap_const_lv32_10 : ap_const_lv32_1]}};

assign p_lshr_f_9_cast_fu_5243_p4 = {{i_1_8_fu_5237_p2[ap_const_lv32_10 : ap_const_lv32_1]}};

assign p_lshr_f_cast_16_fu_5305_p4 = {{i_1_9_fu_5299_p2[ap_const_lv32_10 : ap_const_lv32_1]}};

assign p_lshr_f_cast_fu_4886_p4 = {{i_phi_fu_1510_p4[ap_const_lv32_10 : ap_const_lv32_1]}};

assign tmp_100_fu_2853_p1 = frame_Dout_B[7:0];

assign tmp_101_fu_2651_p1 = yuv_frame_q1[7:0];

assign tmp_102_fu_2896_p1 = frame_Dout_A[7:0];

assign tmp_103_fu_2900_p1 = frame_Dout_B[7:0];

assign tmp_104_fu_2655_p1 = yuv_frame_q0[7:0];

assign tmp_105_fu_2939_p1 = frame_Dout_A[7:0];

assign tmp_106_fu_2943_p1 = frame_Dout_B[7:0];

assign tmp_11_fu_1986_p1 = p_lshr_f1_cast_fu_1976_p4;

assign tmp_12_fu_1991_p1 = i1_phi_fu_1498_p4;

assign tmp_14_fu_1996_p2 = (i1_phi_fu_1498_p4 | ap_const_lv17_1);

assign tmp_15_fu_2002_p1 = tmp_14_fu_1996_p2;

assign tmp_16_fu_1943_p1 = tmp_13_reg_5853;

assign tmp_17_10_fu_5336_p1 = p_lshr_f_10_cast_fu_5326_p4;

assign tmp_17_11_fu_5398_p1 = p_lshr_f_11_cast_fu_5388_p4;

assign tmp_17_12_fu_5419_p1 = p_lshr_f_12_cast_fu_5409_p4;

assign tmp_17_13_fu_5481_p1 = p_lshr_f_13_cast_fu_5471_p4;

assign tmp_17_14_fu_5502_p1 = p_lshr_f_14_cast_fu_5492_p4;

assign tmp_17_1_fu_4917_p1 = p_lshr_f_1_cast_fu_4907_p4;

assign tmp_17_2_fu_4983_p1 = p_lshr_f_2_cast_fu_4973_p4;

assign tmp_17_3_fu_5004_p1 = p_lshr_f_3_cast_fu_4994_p4;

assign tmp_17_4_fu_5066_p1 = p_lshr_f_4_cast_fu_5056_p4;

assign tmp_17_5_fu_5087_p1 = p_lshr_f_5_cast_fu_5077_p4;

assign tmp_17_6_fu_5149_p1 = p_lshr_f_6_cast_fu_5139_p4;

assign tmp_17_7_fu_5170_p1 = p_lshr_f_7_cast_fu_5160_p4;

assign tmp_17_8_fu_5232_p1 = p_lshr_f_8_cast_fu_5222_p4;

assign tmp_17_9_fu_5253_p1 = p_lshr_f_9_cast_fu_5243_p4;

assign tmp_17_fu_2912_p3 = {{tmp_60_reg_5924}, {tmp_59_reg_5917}};

assign tmp_17_s_fu_5315_p1 = p_lshr_f_cast_16_fu_5305_p4;

assign tmp_18_fu_2919_p3 = {{tmp_61_reg_5935}, {reg_1613}};

assign tmp_19_10_fu_5647_p1 = i_1_10_reg_7859;

assign tmp_19_11_fu_5680_p1 = i_1_11_reg_7883;

assign tmp_19_12_fu_5713_p1 = i_1_12_reg_7893;

assign tmp_19_13_fu_5746_p1 = i_1_13_reg_7917;

assign tmp_19_14_fu_5791_p1 = i_1_14_reg_7927;

assign tmp_19_1_fu_5009_p1 = i_1_s_reg_7696;

assign tmp_19_2_fu_5092_p1 = i_1_1_reg_7713;

assign tmp_19_3_fu_5175_p1 = i_1_2_reg_7723;

assign tmp_19_4_fu_5258_p1 = i_1_3_reg_7747;

assign tmp_19_5_fu_5341_p1 = i_1_4_reg_7757;

assign tmp_19_6_fu_5424_p1 = i_1_5_reg_7781;

assign tmp_19_7_fu_5507_p1 = i_1_6_reg_7791;

assign tmp_19_8_fu_5548_p1 = i_1_7_reg_7815;

assign tmp_19_9_fu_5581_p1 = i_1_8_reg_7825;

assign tmp_19_fu_2101_p1 = tmp_59_reg_5917;

assign tmp_19_s_fu_5614_p1 = i_1_9_reg_7849;

assign tmp_21_10_fu_5652_p2 = (i_reg_1506 | ap_const_lv17_17);

assign tmp_21_11_fu_5685_p2 = (i_reg_1506 | ap_const_lv17_19);

assign tmp_21_12_fu_5718_p2 = (i_reg_1506 | ap_const_lv17_1B);

assign tmp_21_13_fu_5751_p2 = (i_reg_1506 | ap_const_lv17_1D);

assign tmp_21_14_fu_5779_p2 = (i_reg_1506 | ap_const_lv17_1F);

assign tmp_21_1_fu_5014_p2 = (i_reg_1506 | ap_const_lv17_3);

assign tmp_21_2_fu_5097_p2 = (i_reg_1506 | ap_const_lv17_5);

assign tmp_21_3_fu_5180_p2 = (i_reg_1506 | ap_const_lv17_7);

assign tmp_21_4_fu_5263_p2 = (i_reg_1506 | ap_const_lv17_9);

assign tmp_21_5_fu_5346_p2 = (i_reg_1506 | ap_const_lv17_B);

assign tmp_21_6_fu_5429_p2 = (i_reg_1506 | ap_const_lv17_D);

assign tmp_21_7_fu_5512_p2 = (i_reg_1506 | ap_const_lv17_F);

assign tmp_21_8_fu_5553_p2 = (i_reg_1506 | ap_const_lv17_11);

assign tmp_21_9_fu_5586_p2 = (i_reg_1506 | ap_const_lv17_13);

assign tmp_21_s_fu_5619_p2 = (i_reg_1506 | ap_const_lv17_15);

assign tmp_22_10_fu_5658_p1 = tmp_21_10_fu_5652_p2;

assign tmp_22_11_fu_5691_p1 = tmp_21_11_fu_5685_p2;

assign tmp_22_12_fu_5724_p1 = tmp_21_12_fu_5718_p2;

assign tmp_22_13_fu_5757_p1 = tmp_21_13_fu_5751_p2;

assign tmp_22_14_fu_5796_p1 = tmp_21_14_reg_7951;

assign tmp_22_1_fu_5020_p1 = tmp_21_1_fu_5014_p2;

assign tmp_22_2_fu_5103_p1 = tmp_21_2_fu_5097_p2;

assign tmp_22_3_fu_5186_p1 = tmp_21_3_fu_5180_p2;

assign tmp_22_4_fu_5269_p1 = tmp_21_4_fu_5263_p2;

assign tmp_22_5_fu_5352_p1 = tmp_21_5_fu_5346_p2;

assign tmp_22_6_fu_5435_p1 = tmp_21_6_fu_5429_p2;

assign tmp_22_7_fu_5518_p1 = tmp_21_7_fu_5512_p2;

assign tmp_22_8_fu_5559_p1 = tmp_21_8_fu_5553_p2;

assign tmp_22_9_fu_5592_p1 = tmp_21_9_fu_5586_p2;

assign tmp_22_fu_2105_p1 = tmp_60_reg_5924;

assign tmp_22_s_fu_5625_p1 = tmp_21_s_fu_5619_p2;

assign tmp_23_10_fu_5664_p3 = {{tmp_53_reg_7876}, {tmp_53_reg_7876}};

assign tmp_23_11_fu_5697_p3 = {{tmp_54_reg_7903}, {tmp_54_reg_7903}};

assign tmp_23_12_fu_5730_p3 = {{tmp_55_reg_7910}, {tmp_55_reg_7910}};

assign tmp_23_13_fu_5763_p3 = {{tmp_56_reg_7937}, {tmp_56_reg_7937}};

assign tmp_23_14_fu_5801_p3 = {{tmp_57_reg_7944}, {tmp_57_reg_7944}};

assign tmp_23_1_fu_5026_p3 = {{tmp_43_reg_7706}, {tmp_43_reg_7706}};

assign tmp_23_2_fu_5109_p3 = {{tmp_44_reg_7733}, {tmp_44_reg_7733}};

assign tmp_23_3_fu_5192_p3 = {{tmp_45_reg_7740}, {tmp_45_reg_7740}};

assign tmp_23_4_fu_5275_p3 = {{tmp_46_reg_7767}, {tmp_46_reg_7767}};

assign tmp_23_5_fu_5358_p3 = {{tmp_47_reg_7774}, {tmp_47_reg_7774}};

assign tmp_23_6_fu_5441_p3 = {{tmp_48_reg_7801}, {tmp_48_reg_7801}};

assign tmp_23_7_fu_5524_p3 = {{tmp_49_reg_7808}, {tmp_49_reg_7808}};

assign tmp_23_8_fu_5565_p3 = {{tmp_50_reg_7835}, {tmp_50_reg_7835}};

assign tmp_23_9_fu_5598_p3 = {{tmp_51_reg_7842}, {tmp_51_reg_7842}};

assign tmp_23_s_fu_5631_p3 = {{tmp_52_reg_7869}, {tmp_52_reg_7869}};

assign tmp_24_10_fu_5671_p3 = {{reg_1629}, {reg_1629}};

assign tmp_24_11_fu_5704_p3 = {{reg_1624}, {reg_1624}};

assign tmp_24_12_fu_5737_p3 = {{reg_1649}, {reg_1649}};

assign tmp_24_13_fu_5770_p3 = {{reg_1644}, {reg_1644}};

assign tmp_24_14_fu_5808_p3 = {{reg_1613}, {reg_1613}};

assign tmp_24_1_fu_5033_p3 = {{reg_1613}, {reg_1613}};

assign tmp_24_2_fu_5116_p3 = {{reg_1619}, {reg_1619}};

assign tmp_24_3_fu_5199_p3 = {{reg_1613}, {reg_1613}};

assign tmp_24_4_fu_5282_p3 = {{reg_1619}, {reg_1619}};

assign tmp_24_5_fu_5365_p3 = {{reg_1629}, {reg_1629}};

assign tmp_24_6_fu_5448_p3 = {{reg_1624}, {reg_1624}};

assign tmp_24_7_fu_5531_p3 = {{reg_1613}, {reg_1613}};

assign tmp_24_8_fu_5572_p3 = {{reg_1619}, {reg_1619}};

assign tmp_24_9_fu_5605_p3 = {{reg_1639}, {reg_1639}};

assign tmp_24_s_fu_5638_p3 = {{reg_1634}, {reg_1634}};

assign tmp_26_10_fu_2439_p1 = p_lshr_f32_10_cast_fu_2429_p4;

assign tmp_26_11_fu_2504_p1 = p_lshr_f32_11_cast_fu_2494_p4;

assign tmp_26_12_fu_2525_p1 = p_lshr_f32_12_cast_fu_2515_p4;

assign tmp_26_13_fu_2589_p1 = p_lshr_f32_13_cast_fu_2579_p4;

assign tmp_26_14_fu_2610_p1 = p_lshr_f32_14_cast_fu_2600_p4;

assign tmp_26_1_fu_2023_p1 = p_lshr_f32_1_cast_fu_2013_p4;

assign tmp_26_2_fu_2075_p1 = p_lshr_f32_2_cast_fu_2065_p4;

assign tmp_26_3_fu_2096_p1 = p_lshr_f32_3_cast_fu_2086_p4;

assign tmp_26_4_fu_2161_p1 = p_lshr_f32_4_cast_fu_2151_p4;

assign tmp_26_5_fu_2182_p1 = p_lshr_f32_5_cast_fu_2172_p4;

assign tmp_26_6_fu_2246_p1 = p_lshr_f32_6_cast_fu_2236_p4;

assign tmp_26_7_fu_2267_p1 = p_lshr_f32_7_cast_fu_2257_p4;

assign tmp_26_8_fu_2332_p1 = p_lshr_f32_8_cast_fu_2322_p4;

assign tmp_26_9_fu_2353_p1 = p_lshr_f32_9_cast_fu_2343_p4;

assign tmp_26_fu_3109_p1 = pix_1_reg_5930;

assign tmp_26_s_fu_2418_p1 = p_lshr_f32_cast_fu_2408_p4;

assign tmp_27_10_fu_2751_p1 = i_2_10_reg_6361;

assign tmp_27_11_fu_2787_p1 = i_2_11_reg_6456;

assign tmp_27_12_fu_2822_p1 = i_2_12_reg_6466;

assign tmp_27_13_fu_2857_p1 = i_2_13_reg_6561;

assign tmp_27_14_fu_2904_p1 = i_2_14_reg_6571;

assign tmp_27_1_fu_2044_p1 = i_2_s_reg_5907;

assign tmp_27_2_fu_2126_p1 = i_2_1_reg_5973;

assign tmp_27_3_fu_2207_p1 = i_2_2_reg_5983;

assign tmp_27_4_fu_2293_p1 = i_2_3_reg_6064;

assign tmp_27_5_fu_2379_p1 = i_2_4_reg_6074;

assign tmp_27_6_fu_2465_p1 = i_2_5_reg_6155;

assign tmp_27_7_fu_2550_p1 = i_2_6_reg_6165;

assign tmp_27_8_fu_2636_p1 = i_2_7_reg_6246;

assign tmp_27_9_fu_2680_p1 = i_2_8_reg_6256;

assign tmp_27_s_fu_2716_p1 = i_2_9_reg_6351;

assign tmp_29_10_fu_2755_p2 = (i1_reg_1494 | ap_const_lv17_17);

assign tmp_29_11_fu_2791_p2 = (i1_reg_1494 | ap_const_lv17_19);

assign tmp_29_12_fu_2826_p2 = (i1_reg_1494 | ap_const_lv17_1B);

assign tmp_29_13_fu_2861_p2 = (i1_reg_1494 | ap_const_lv17_1D);

assign tmp_29_14_fu_2872_p2 = (i1_reg_1494 | ap_const_lv17_1F);

assign tmp_29_1_fu_2048_p2 = (i1_reg_1494 | ap_const_lv17_3);

assign tmp_29_2_fu_2130_p2 = (i1_reg_1494 | ap_const_lv17_5);

assign tmp_29_3_fu_2211_p2 = (i1_reg_1494 | ap_const_lv17_7);

assign tmp_29_4_fu_2297_p2 = (i1_reg_1494 | ap_const_lv17_9);

assign tmp_29_5_fu_2383_p2 = (i1_reg_1494 | ap_const_lv17_B);

assign tmp_29_6_fu_2469_p2 = (i1_reg_1494 | ap_const_lv17_D);

assign tmp_29_7_fu_2554_p2 = (i1_reg_1494 | ap_const_lv17_F);

assign tmp_29_8_fu_2640_p2 = (i1_reg_1494 | ap_const_lv17_11);

assign tmp_29_9_fu_2684_p2 = (i1_reg_1494 | ap_const_lv17_13);

assign tmp_29_s_fu_2720_p2 = (i1_reg_1494 | ap_const_lv17_15);

assign tmp_2_fu_4933_p2 = (i_reg_1506 | ap_const_lv17_1);

assign tmp_30_10_fu_2761_p1 = tmp_29_10_fu_2755_p2;

assign tmp_30_11_fu_2797_p1 = tmp_29_11_fu_2791_p2;

assign tmp_30_12_fu_2832_p1 = tmp_29_12_fu_2826_p2;

assign tmp_30_13_fu_2867_p1 = tmp_29_13_fu_2861_p2;

assign tmp_30_14_fu_2908_p1 = tmp_29_14_reg_7008;

assign tmp_30_1_fu_2054_p1 = tmp_29_1_fu_2048_p2;

assign tmp_30_2_fu_2136_p1 = tmp_29_2_fu_2130_p2;

assign tmp_30_3_fu_2217_p1 = tmp_29_3_fu_2211_p2;

assign tmp_30_4_fu_2303_p1 = tmp_29_4_fu_2297_p2;

assign tmp_30_5_fu_2389_p1 = tmp_29_5_fu_2383_p2;

assign tmp_30_6_fu_2475_p1 = tmp_29_6_fu_2469_p2;

assign tmp_30_7_fu_2560_p1 = tmp_29_7_fu_2554_p2;

assign tmp_30_8_fu_2646_p1 = tmp_29_8_fu_2640_p2;

assign tmp_30_9_fu_2690_p1 = tmp_29_9_fu_2684_p2;

assign tmp_30_fu_2109_p1 = reg_1613;

assign tmp_30_s_fu_2726_p1 = tmp_29_s_fu_2720_p2;

assign tmp_33_fu_2187_p1 = tmp_61_reg_5935;

assign tmp_35_10_fu_3226_p3 = {{tmp_93_reg_6852}, {tmp_92_reg_6442}};

assign tmp_35_11_fu_3252_p3 = {{tmp_96_reg_6909}, {tmp_95_reg_6533}};

assign tmp_35_12_fu_3278_p3 = {{tmp_99_reg_6966}, {tmp_98_reg_6547}};

assign tmp_35_13_fu_3304_p3 = {{tmp_102_reg_7033}, {tmp_101_reg_6638}};

assign tmp_35_14_fu_3330_p3 = {{tmp_105_reg_7090}, {tmp_104_reg_6652}};

assign tmp_35_1_fu_2947_p3 = {{tmp_63_reg_6008}, {tmp_62_reg_5946}};

assign tmp_35_2_fu_2974_p3 = {{tmp_66_reg_6099}, {tmp_65_reg_6030}};

assign tmp_35_3_fu_3001_p3 = {{tmp_69_reg_6190}, {tmp_68_reg_6057}};

assign tmp_35_4_fu_3028_p3 = {{tmp_72_reg_6281}, {tmp_71_reg_6141}};

assign tmp_35_5_fu_3055_p3 = {{tmp_75_reg_6386}, {tmp_74_reg_6148}};

assign tmp_35_6_fu_3082_p3 = {{tmp_78_reg_6491}, {tmp_77_reg_6232}};

assign tmp_35_7_fu_3117_p3 = {{tmp_81_reg_6596}, {tmp_80_reg_6239}};

assign tmp_35_8_fu_3148_p3 = {{tmp_84_reg_6681}, {tmp_83_reg_6323}};

assign tmp_35_9_fu_3174_p3 = {{tmp_87_reg_6738}, {tmp_86_reg_6337}};

assign tmp_35_s_fu_3200_p3 = {{tmp_90_reg_6795}, {tmp_89_reg_6428}};

assign tmp_36_cast_fu_3368_p1 = ap_reg_ppstg_tmp_59_reg_5917_pp1_it1;

assign tmp_37_fu_3113_p1 = pix_3_reg_5941;

assign tmp_39_10_fu_3233_p3 = {{tmp_94_reg_6863}, {yuv_struct_y2_write_assign_26_reg_6449}};

assign tmp_39_11_fu_3259_p3 = {{tmp_97_reg_6920}, {yuv_struct_y2_write_assign_27_reg_6540}};

assign tmp_39_12_fu_3285_p3 = {{tmp_100_reg_6977}, {yuv_struct_y2_write_assign_28_reg_6554}};

assign tmp_39_13_fu_3311_p3 = {{tmp_103_reg_7044}, {yuv_struct_y2_write_assign_29_reg_6645}};

assign tmp_39_14_fu_3337_p3 = {{tmp_106_reg_7101}, {yuv_struct_y2_write_assign_30_reg_6659}};

assign tmp_39_1_fu_2954_p3 = {{tmp_64_reg_6019}, {reg_1619}};

assign tmp_39_2_fu_2981_p3 = {{tmp_67_reg_6110}, {reg_1624}};

assign tmp_39_3_fu_3008_p3 = {{tmp_70_reg_6201}, {reg_1629}};

assign tmp_39_4_fu_3035_p3 = {{tmp_73_reg_6292}, {reg_1634}};

assign tmp_39_5_fu_3062_p3 = {{tmp_76_reg_6397}, {reg_1639}};

assign tmp_39_6_fu_3089_p3 = {{tmp_79_reg_6502}, {reg_1644}};

assign tmp_39_7_fu_3124_p3 = {{tmp_82_reg_6607}, {reg_1649}};

assign tmp_39_8_fu_3155_p3 = {{tmp_85_reg_6692}, {yuv_struct_y2_write_assign_23_reg_6330}};

assign tmp_39_9_fu_3181_p3 = {{tmp_88_reg_6749}, {yuv_struct_y2_write_assign_24_reg_6344}};

assign tmp_39_s_fu_3207_p3 = {{tmp_91_reg_6806}, {yuv_struct_y2_write_assign_25_reg_6435}};

assign tmp_3_fu_4880_p2 = (i_phi_fu_1510_p4 < ap_const_lv17_12C00? 1'b1: 1'b0);

assign tmp_40_10_cast_fu_4410_p1 = ap_reg_ppstg_tmp_92_reg_6442_pp1_it1;

assign tmp_40_10_fu_2935_p1 = tmp_92_reg_6442;

assign tmp_40_11_cast_fu_4504_p1 = ap_reg_ppstg_tmp_95_reg_6533_pp1_it1;

assign tmp_40_11_fu_2989_p1 = tmp_95_reg_6533;

assign tmp_40_12_cast_fu_4598_p1 = ap_reg_ppstg_tmp_98_reg_6547_pp1_it1;

assign tmp_40_12_fu_3020_p1 = tmp_98_reg_6547;

assign tmp_40_13_cast_fu_4692_p1 = ap_reg_ppstg_tmp_101_reg_6638_pp1_it1;

assign tmp_40_13_fu_3051_p1 = tmp_101_reg_6638;

assign tmp_40_14_cast_fu_4786_p1 = ap_reg_ppstg_tmp_104_reg_6652_pp1_it1;

assign tmp_40_14_fu_3097_p1 = tmp_104_reg_6652;

assign tmp_40_1_cast_fu_3463_p1 = ap_reg_ppstg_tmp_62_reg_5946_pp1_it1;

assign tmp_40_1_fu_2191_p1 = tmp_62_reg_5946;

assign tmp_40_2_cast_fu_3558_p1 = ap_reg_ppstg_tmp_65_reg_6030_pp1_it1;

assign tmp_40_2_fu_2281_p1 = tmp_65_reg_6030;

assign tmp_40_3_cast_fu_3653_p1 = ap_reg_ppstg_tmp_68_reg_6057_pp1_it1;

assign tmp_40_3_fu_2444_p1 = tmp_68_reg_6057;

assign tmp_40_4_cast_fu_3748_p1 = ap_reg_ppstg_tmp_71_reg_6141_pp1_it1;

assign tmp_40_4_fu_2534_p1 = tmp_71_reg_6141;

assign tmp_40_5_cast_fu_3843_p1 = ap_reg_ppstg_tmp_74_reg_6148_pp1_it1;

assign tmp_40_5_fu_2624_p1 = tmp_74_reg_6148;

assign tmp_40_6_cast_fu_3938_p1 = ap_reg_ppstg_tmp_77_reg_6232_pp1_it1;

assign tmp_40_6_fu_2695_p1 = tmp_77_reg_6232;

assign tmp_40_7_cast_fu_4033_p1 = ap_reg_ppstg_tmp_80_reg_6239_pp1_it1;

assign tmp_40_7_fu_2735_p1 = tmp_80_reg_6239;

assign tmp_40_8_cast_fu_4128_p1 = ap_reg_ppstg_tmp_83_reg_6323_pp1_it1;

assign tmp_40_8_fu_2775_p1 = tmp_83_reg_6323;

assign tmp_40_9_cast_fu_4222_p1 = ap_reg_ppstg_tmp_86_reg_6337_pp1_it1;

assign tmp_40_9_fu_2837_p1 = tmp_86_reg_6337;

assign tmp_40_cast_fu_4316_p1 = ap_reg_ppstg_tmp_89_reg_6428_pp1_it1;

assign tmp_40_s_fu_2888_p1 = tmp_89_reg_6428;

assign tmp_41_fu_4922_p1 = yuv_frame_q1[7:0];

assign tmp_42_fu_5839_p1 = indvar8_reg_1518;

assign tmp_43_10_fu_2962_p1 = tmp_93_reg_6852;

assign tmp_43_11_fu_2993_p1 = tmp_96_reg_6909;

assign tmp_43_12_fu_3024_p1 = tmp_99_reg_6966;

assign tmp_43_13_fu_3070_p1 = tmp_102_reg_7033;

assign tmp_43_14_fu_3101_p1 = tmp_105_reg_7090;

assign tmp_43_1_fu_2195_p1 = tmp_63_reg_6008;

assign tmp_43_2_fu_2358_p1 = tmp_66_reg_6099;

assign tmp_43_3_fu_2448_p1 = tmp_69_reg_6190;

assign tmp_43_4_fu_2538_p1 = tmp_72_reg_6281;

assign tmp_43_5_fu_2659_p1 = tmp_75_reg_6386;

assign tmp_43_6_fu_2699_p1 = tmp_78_reg_6491;

assign tmp_43_7_fu_2739_p1 = tmp_81_reg_6596;

assign tmp_43_8_fu_2802_p1 = tmp_84_reg_6681;

assign tmp_43_9_fu_2841_p1 = tmp_87_reg_6738;

assign tmp_43_fu_4963_p1 = yuv_frame_q0[7:0];

assign tmp_43_s_fu_2892_p1 = tmp_90_reg_6795;

assign tmp_44_fu_5042_p1 = yuv_frame_q1[7:0];

assign tmp_45_fu_5046_p1 = yuv_frame_q0[7:0];

assign tmp_46_fu_5125_p1 = yuv_frame_q1[7:0];

assign tmp_47_10_fu_3300_p1 = pix_13_10_reg_6858;

assign tmp_47_11_fu_3322_p1 = pix_13_11_reg_6915;

assign tmp_47_12_fu_3344_p1 = pix_13_12_reg_6972;

assign tmp_47_13_fu_3352_p1 = pix_13_13_reg_7039;

assign tmp_47_14_fu_3360_p1 = pix_13_14_reg_7096;

assign tmp_47_1_fu_3136_p1 = pix_13_1_reg_6014;

assign tmp_47_2_fu_3144_p1 = pix_13_2_reg_6105;

assign tmp_47_3_fu_3166_p1 = pix_13_3_reg_6196;

assign tmp_47_4_fu_3188_p1 = pix_13_4_reg_6287;

assign tmp_47_5_fu_3196_p1 = pix_13_5_reg_6392;

assign tmp_47_6_fu_3218_p1 = pix_13_6_reg_6497;

assign tmp_47_7_fu_3240_p1 = pix_13_7_reg_6602;

assign tmp_47_8_fu_3248_p1 = pix_13_8_reg_6687;

assign tmp_47_9_fu_3270_p1 = pix_13_9_reg_6744;

assign tmp_47_cast_fu_3407_p1 = ap_reg_ppstg_reg_1613_pp1_it1;

assign tmp_47_fu_5129_p1 = yuv_frame_q0[7:0];

assign tmp_47_s_fu_3292_p1 = pix_13_s_reg_6801;

assign tmp_48_fu_5208_p1 = yuv_frame_q1[7:0];

assign tmp_49_fu_5212_p1 = yuv_frame_q0[7:0];

assign tmp_4_fu_4939_p1 = tmp_2_fu_4933_p2;

assign tmp_50_fu_5291_p1 = yuv_frame_q1[7:0];

assign tmp_51_10_cast_fu_4449_p1 = ap_reg_ppstg_yuv_struct_y2_write_assign_26_reg_6449_pp1_it1;

assign tmp_51_10_fu_2966_p1 = yuv_struct_y2_write_assign_26_reg_6449;

assign tmp_51_11_cast_fu_4543_p1 = ap_reg_ppstg_yuv_struct_y2_write_assign_27_reg_6540_pp1_it1;

assign tmp_51_11_fu_2997_p1 = yuv_struct_y2_write_assign_27_reg_6540;

assign tmp_51_12_cast_fu_4637_p1 = ap_reg_ppstg_yuv_struct_y2_write_assign_28_reg_6554_pp1_it1;

assign tmp_51_12_fu_3043_p1 = yuv_struct_y2_write_assign_28_reg_6554;

assign tmp_51_13_cast_fu_4731_p1 = ap_reg_ppstg_yuv_struct_y2_write_assign_29_reg_6645_pp1_it1;

assign tmp_51_13_fu_3074_p1 = yuv_struct_y2_write_assign_29_reg_6645;

assign tmp_51_14_cast_fu_4825_p1 = ap_reg_ppstg_yuv_struct_y2_write_assign_30_reg_6659_pp1_it1;

assign tmp_51_14_fu_3105_p1 = yuv_struct_y2_write_assign_30_reg_6659;

assign tmp_51_1_cast_fu_3502_p1 = ap_reg_ppstg_reg_1619_pp1_it1;

assign tmp_51_1_fu_2272_p1 = reg_1619;

assign tmp_51_2_cast_fu_3597_p1 = ap_reg_ppstg_reg_1624_pp1_it1;

assign tmp_51_2_fu_2362_p1 = reg_1624;

assign tmp_51_3_cast_fu_3692_p1 = ap_reg_ppstg_reg_1629_pp1_it1;

assign tmp_51_3_fu_2452_p1 = reg_1629;

assign tmp_51_4_cast_fu_3787_p1 = ap_reg_ppstg_reg_1634_pp1_it1;

assign tmp_51_4_fu_2615_p1 = reg_1634;

assign tmp_51_5_cast_fu_3882_p1 = ap_reg_ppstg_reg_1639_pp1_it1;

assign tmp_51_5_fu_2663_p1 = reg_1639;

assign tmp_51_6_cast_fu_3977_p1 = ap_reg_ppstg_reg_1644_pp1_it1;

assign tmp_51_6_fu_2703_p1 = reg_1644;

assign tmp_51_7_cast_fu_4072_p1 = ap_reg_ppstg_reg_1649_pp1_it1;

assign tmp_51_7_fu_2766_p1 = reg_1649;

assign tmp_51_8_cast_fu_4167_p1 = ap_reg_ppstg_yuv_struct_y2_write_assign_23_reg_6330_pp1_it1;

assign tmp_51_8_fu_2806_p1 = yuv_struct_y2_write_assign_23_reg_6330;

assign tmp_51_9_cast_fu_4261_p1 = ap_reg_ppstg_yuv_struct_y2_write_assign_24_reg_6344_pp1_it1;

assign tmp_51_9_fu_2845_p1 = yuv_struct_y2_write_assign_24_reg_6344;

assign tmp_51_cast_fu_4355_p1 = ap_reg_ppstg_yuv_struct_y2_write_assign_25_reg_6435_pp1_it1;

assign tmp_51_fu_5295_p1 = yuv_frame_q0[7:0];

assign tmp_51_s_fu_2927_p1 = yuv_struct_y2_write_assign_25_reg_6435;

assign tmp_52_fu_5374_p1 = yuv_frame_q1[7:0];

assign tmp_53_fu_5378_p1 = yuv_frame_q0[7:0];

assign tmp_54_10_fu_2970_p1 = tmp_94_reg_6863;

assign tmp_54_11_fu_3016_p1 = tmp_97_reg_6920;

assign tmp_54_12_fu_3047_p1 = tmp_100_reg_6977;

assign tmp_54_13_fu_3078_p1 = tmp_103_reg_7044;

assign tmp_54_14_fu_3132_p1 = tmp_106_reg_7101;

assign tmp_54_1_fu_2277_p1 = tmp_64_reg_6019;

assign tmp_54_2_fu_2367_p1 = tmp_67_reg_6110;

assign tmp_54_3_fu_2530_p1 = tmp_70_reg_6201;

assign tmp_54_4_fu_2620_p1 = tmp_73_reg_6292;

assign tmp_54_5_fu_2668_p1 = tmp_76_reg_6397;

assign tmp_54_6_fu_2731_p1 = tmp_79_reg_6502;

assign tmp_54_7_fu_2771_p1 = tmp_82_reg_6607;

assign tmp_54_8_fu_2810_p1 = tmp_85_reg_6692;

assign tmp_54_9_fu_2884_p1 = tmp_88_reg_6749;

assign tmp_54_fu_5457_p1 = yuv_frame_q1[7:0];

assign tmp_54_s_fu_2931_p1 = tmp_91_reg_6806;

assign tmp_55_fu_5461_p1 = yuv_frame_q0[7:0];

assign tmp_56_fu_5540_p1 = yuv_frame_q1[7:0];

assign tmp_57_fu_5544_p1 = yuv_frame_q0[7:0];

assign tmp_58_10_fu_3318_p1 = pix_23_10_reg_6869;

assign tmp_58_11_fu_3326_p1 = pix_23_11_reg_6926;

assign tmp_58_12_fu_3348_p1 = pix_23_12_reg_6983;

assign tmp_58_13_fu_3356_p1 = pix_23_13_reg_7050;

assign tmp_58_14_fu_3364_p1 = pix_23_14_reg_7107;

assign tmp_58_1_fu_3140_p1 = pix_23_1_reg_6025;

assign tmp_58_2_fu_3162_p1 = pix_23_2_reg_6116;

assign tmp_58_3_fu_3170_p1 = pix_23_3_reg_6207;

assign tmp_58_4_fu_3192_p1 = pix_23_4_reg_6298;

assign tmp_58_5_fu_3214_p1 = pix_23_5_reg_6403;

assign tmp_58_6_fu_3222_p1 = pix_23_6_reg_6508;

assign tmp_58_7_fu_3244_p1 = pix_23_7_reg_6613;

assign tmp_58_8_fu_3266_p1 = pix_23_8_reg_6698;

assign tmp_58_9_fu_3274_p1 = pix_23_9_reg_6755;

assign tmp_58_cast_fu_3371_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_58_fu_5817_p1 = $signed(frame_out_read_reg_5848);

assign tmp_58_s_fu_3296_p1 = pix_23_s_reg_6812;

assign tmp_59_fu_2028_p1 = yuv_frame_q0[7:0];

assign tmp_5_fu_1970_p2 = (i1_phi_fu_1498_p4 < ap_const_lv17_12C00? 1'b1: 1'b0);

assign tmp_60_fu_2032_p1 = frame_Dout_A[7:0];

assign tmp_61_cast_fu_3419_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_61_fu_2036_p1 = frame_Dout_B[7:0];

assign tmp_62_10_cast_fu_4413_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_62_11_cast_fu_4507_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_62_12_cast_fu_4601_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_62_13_cast_fu_4695_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_62_14_cast_fu_4789_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_62_1_cast_fu_3466_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_62_2_cast_fu_3561_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_62_3_cast_fu_3656_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_62_4_cast_fu_3751_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_62_5_cast_fu_3846_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_62_6_cast_fu_3941_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_62_7_cast_fu_4036_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_62_8_cast_fu_4131_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_62_9_cast_fu_4225_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_62_cast_fu_4319_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_62_fu_2040_p1 = yuv_frame_q1[7:0];

assign tmp_63_fu_2114_p1 = frame_Dout_A[7:0];

assign tmp_64_fu_2118_p1 = frame_Dout_B[7:0];

assign tmp_65_fu_2122_p1 = yuv_frame_q1[7:0];

assign tmp_66_10_cast_fu_4460_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_66_11_cast_fu_4554_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_66_12_cast_fu_4648_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_66_13_cast_fu_4742_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_66_14_cast_fu_4836_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_66_1_cast_fu_3514_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_66_2_cast_fu_3609_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_66_3_cast_fu_3704_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_66_4_cast_fu_3799_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_66_5_cast_fu_3894_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_66_6_cast_fu_3989_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_66_7_cast_fu_4084_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_66_8_cast_fu_4178_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_66_9_cast_fu_4272_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_66_cast_fu_4366_p1 = grp_backsub_hls_fptoui_float_i8_fu_1529_ap_return;

assign tmp_66_fu_2199_p1 = frame_Dout_A[7:0];

assign tmp_67_fu_2203_p1 = frame_Dout_B[7:0];

assign tmp_68_fu_2141_p1 = yuv_frame_q0[7:0];

assign tmp_69_fu_2285_p1 = frame_Dout_A[7:0];

assign tmp_6_fu_4945_p3 = {{tmp_41_fu_4922_p1}, {tmp_41_fu_4922_p1}};

assign tmp_70_fu_2289_p1 = frame_Dout_B[7:0];

assign tmp_71_fu_2222_p1 = yuv_frame_q1[7:0];

assign tmp_72_fu_2371_p1 = frame_Dout_A[7:0];

assign tmp_73_fu_2375_p1 = frame_Dout_B[7:0];

assign tmp_74_fu_2226_p1 = yuv_frame_q0[7:0];

assign tmp_75_fu_2457_p1 = frame_Dout_A[7:0];

assign tmp_76_fu_2461_p1 = frame_Dout_B[7:0];

assign tmp_77_fu_2308_p1 = yuv_frame_q1[7:0];

assign tmp_78_fu_2542_p1 = frame_Dout_A[7:0];

assign tmp_79_fu_2546_p1 = frame_Dout_B[7:0];

assign tmp_7_fu_4896_p1 = p_lshr_f_cast_fu_4886_p4;

assign tmp_80_fu_2312_p1 = yuv_frame_q0[7:0];

assign tmp_81_fu_2628_p1 = frame_Dout_A[7:0];

assign tmp_82_fu_2632_p1 = frame_Dout_B[7:0];

assign tmp_83_fu_2394_p1 = yuv_frame_q1[7:0];

assign tmp_84_fu_2672_p1 = frame_Dout_A[7:0];

assign tmp_85_fu_2676_p1 = frame_Dout_B[7:0];

assign tmp_86_fu_2398_p1 = yuv_frame_q0[7:0];

assign tmp_87_fu_2708_p1 = frame_Dout_A[7:0];

assign tmp_88_fu_2712_p1 = frame_Dout_B[7:0];

assign tmp_89_fu_2480_p1 = yuv_frame_q1[7:0];

assign tmp_8_fu_4954_p3 = {{grp_fu_1602_p4}, {grp_fu_1602_p4}};

assign tmp_90_fu_2743_p1 = frame_Dout_A[7:0];

assign tmp_91_fu_2747_p1 = frame_Dout_B[7:0];

assign tmp_92_fu_2484_p1 = yuv_frame_q0[7:0];

assign tmp_93_fu_2779_p1 = frame_Dout_A[7:0];

assign tmp_94_fu_2783_p1 = frame_Dout_B[7:0];

assign tmp_95_fu_2565_p1 = yuv_frame_q1[7:0];

assign tmp_96_fu_2814_p1 = frame_Dout_A[7:0];

assign tmp_97_fu_2818_p1 = frame_Dout_B[7:0];

assign tmp_98_fu_2569_p1 = yuv_frame_q0[7:0];

assign tmp_99_fu_2849_p1 = frame_Dout_A[7:0];

assign tmp_9_fu_4927_p1 = i_reg_1506;

assign tmp_s_fu_1965_p1 = ap_reg_ppstg_indvar_reg_1482_pp0_it1;

assign x_assign_10_fu_3898_p2 = (tmp_51_5_cast_fu_3882_p1 - tmp_66_5_cast_fu_3894_p1);

assign x_assign_11_fu_3945_p2 = (tmp_40_6_cast_fu_3938_p1 - tmp_62_6_cast_fu_3941_p1);

assign x_assign_12_fu_3993_p2 = (tmp_51_6_cast_fu_3977_p1 - tmp_66_6_cast_fu_3989_p1);

assign x_assign_13_fu_4040_p2 = (tmp_40_7_cast_fu_4033_p1 - tmp_62_7_cast_fu_4036_p1);

assign x_assign_14_fu_4088_p2 = (tmp_51_7_cast_fu_4072_p1 - tmp_66_7_cast_fu_4084_p1);

assign x_assign_15_fu_4135_p2 = (tmp_40_8_cast_fu_4128_p1 - tmp_62_8_cast_fu_4131_p1);

assign x_assign_16_fu_4182_p2 = (tmp_51_8_cast_fu_4167_p1 - tmp_66_8_cast_fu_4178_p1);

assign x_assign_17_fu_4229_p2 = (tmp_40_9_cast_fu_4222_p1 - tmp_62_9_cast_fu_4225_p1);

assign x_assign_18_fu_4276_p2 = (tmp_51_9_cast_fu_4261_p1 - tmp_66_9_cast_fu_4272_p1);

assign x_assign_19_fu_4323_p2 = (tmp_40_cast_fu_4316_p1 - tmp_62_cast_fu_4319_p1);

assign x_assign_1_fu_3423_p2 = (tmp_47_cast_fu_3407_p1 - tmp_61_cast_fu_3419_p1);

assign x_assign_20_fu_4370_p2 = (tmp_51_cast_fu_4355_p1 - tmp_66_cast_fu_4366_p1);

assign x_assign_21_fu_4417_p2 = (tmp_40_10_cast_fu_4410_p1 - tmp_62_10_cast_fu_4413_p1);

assign x_assign_22_fu_4464_p2 = (tmp_51_10_cast_fu_4449_p1 - tmp_66_10_cast_fu_4460_p1);

assign x_assign_23_fu_4511_p2 = (tmp_40_11_cast_fu_4504_p1 - tmp_62_11_cast_fu_4507_p1);

assign x_assign_24_fu_4558_p2 = (tmp_51_11_cast_fu_4543_p1 - tmp_66_11_cast_fu_4554_p1);

assign x_assign_25_fu_4605_p2 = (tmp_40_12_cast_fu_4598_p1 - tmp_62_12_cast_fu_4601_p1);

assign x_assign_26_fu_4652_p2 = (tmp_51_12_cast_fu_4637_p1 - tmp_66_12_cast_fu_4648_p1);

assign x_assign_27_fu_4699_p2 = (tmp_40_13_cast_fu_4692_p1 - tmp_62_13_cast_fu_4695_p1);

assign x_assign_28_fu_4746_p2 = (tmp_51_13_cast_fu_4731_p1 - tmp_66_13_cast_fu_4742_p1);

assign x_assign_29_fu_4793_p2 = (tmp_40_14_cast_fu_4786_p1 - tmp_62_14_cast_fu_4789_p1);

assign x_assign_2_fu_3470_p2 = (tmp_40_1_cast_fu_3463_p1 - tmp_62_1_cast_fu_3466_p1);

assign x_assign_30_fu_4840_p2 = (tmp_51_14_cast_fu_4825_p1 - tmp_66_14_cast_fu_4836_p1);

assign x_assign_3_fu_3518_p2 = (tmp_51_1_cast_fu_3502_p1 - tmp_66_1_cast_fu_3514_p1);

assign x_assign_4_fu_3565_p2 = (tmp_40_2_cast_fu_3558_p1 - tmp_62_2_cast_fu_3561_p1);

assign x_assign_5_fu_3613_p2 = (tmp_51_2_cast_fu_3597_p1 - tmp_66_2_cast_fu_3609_p1);

assign x_assign_6_fu_3660_p2 = (tmp_40_3_cast_fu_3653_p1 - tmp_62_3_cast_fu_3656_p1);

assign x_assign_7_fu_3708_p2 = (tmp_51_3_cast_fu_3692_p1 - tmp_66_3_cast_fu_3704_p1);

assign x_assign_8_fu_3755_p2 = (tmp_40_4_cast_fu_3748_p1 - tmp_62_4_cast_fu_3751_p1);

assign x_assign_9_fu_3803_p2 = (tmp_51_4_cast_fu_3787_p1 - tmp_66_4_cast_fu_3799_p1);

assign x_assign_fu_3375_p2 = (tmp_36_cast_fu_3368_p1 - tmp_58_cast_fu_3371_p1);

assign x_assign_s_fu_3850_p2 = (tmp_40_5_cast_fu_3843_p1 - tmp_62_5_cast_fu_3846_p1);

assign yuv_frame_d0 = gmem_addr_read_reg_5873;
always @ (posedge ap_clk) begin
    tmp_12_reg_5887[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_12_reg_5887_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    tmp_15_reg_5897[0] <= 1'b1;
    tmp_15_reg_5897[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_15_reg_5897_pp1_it1[0] <= 1'b1;
    ap_reg_ppstg_tmp_15_reg_5897_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    frame_addr_33_reg_5902[0] <= 1'b1;
    i_2_s_reg_5907[1] <= 1'b1;
    tmp_27_1_reg_5953[1] <= 1'b1;
    tmp_27_1_reg_5953[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_27_1_reg_5953_pp1_it1[1] <= 1'b1;
    ap_reg_ppstg_tmp_27_1_reg_5953_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    frame_addr_34_reg_5958[1] <= 1'b1;
    tmp_30_1_reg_5963[1:0] <= 2'b11;
    tmp_30_1_reg_5963[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_30_1_reg_5963_pp1_it1[1:0] <= 2'b11;
    ap_reg_ppstg_tmp_30_1_reg_5963_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    frame_addr_35_reg_5968[1:0] <= 2'b11;
    i_2_1_reg_5973[2] <= 1'b1;
    i_2_2_reg_5983[2:1] <= 2'b11;
    tmp_27_2_reg_6037[2] <= 1'b1;
    tmp_27_2_reg_6037[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_27_2_reg_6037_pp1_it1[2] <= 1'b1;
    ap_reg_ppstg_tmp_27_2_reg_6037_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    frame_addr_36_reg_6042[2] <= 1'b1;
    tmp_30_2_reg_6047[0] <= 1'b1;
    tmp_30_2_reg_6047[2:2] <= 1'b1;
    tmp_30_2_reg_6047[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_30_2_reg_6047_pp1_it1[0] <= 1'b1;
    ap_reg_ppstg_tmp_30_2_reg_6047_pp1_it1[2:2] <= 1'b1;
    ap_reg_ppstg_tmp_30_2_reg_6047_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    frame_addr_37_reg_6052[0] <= 1'b1;
    frame_addr_37_reg_6052[2] <= 1'b1;
    i_2_3_reg_6064[3] <= 1'b1;
    i_2_4_reg_6074[1] <= 1'b1;
    i_2_4_reg_6074[3] <= 1'b1;
    tmp_27_3_reg_6121[2:1] <= 2'b11;
    tmp_27_3_reg_6121[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_27_3_reg_6121_pp1_it1[2:1] <= 2'b11;
    ap_reg_ppstg_tmp_27_3_reg_6121_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    frame_addr_38_reg_6126[2:1] <= 2'b11;
    tmp_30_3_reg_6131[2:0] <= 3'b111;
    tmp_30_3_reg_6131[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_30_3_reg_6131_pp1_it1[2:0] <= 3'b111;
    ap_reg_ppstg_tmp_30_3_reg_6131_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    frame_addr_39_reg_6136[2:0] <= 3'b111;
    i_2_5_reg_6155[3:2] <= 2'b11;
    i_2_6_reg_6165[3:1] <= 3'b111;
    tmp_27_4_reg_6212[3] <= 1'b1;
    tmp_27_4_reg_6212[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_27_4_reg_6212_pp1_it1[3] <= 1'b1;
    ap_reg_ppstg_tmp_27_4_reg_6212_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    frame_addr_40_reg_6217[3] <= 1'b1;
    tmp_30_4_reg_6222[0] <= 1'b1;
    tmp_30_4_reg_6222[3:3] <= 1'b1;
    tmp_30_4_reg_6222[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_30_4_reg_6222_pp1_it1[0] <= 1'b1;
    ap_reg_ppstg_tmp_30_4_reg_6222_pp1_it1[3:3] <= 1'b1;
    ap_reg_ppstg_tmp_30_4_reg_6222_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    frame_addr_41_reg_6227[0] <= 1'b1;
    frame_addr_41_reg_6227[3] <= 1'b1;
    i_2_7_reg_6246[4] <= 1'b1;
    i_2_8_reg_6256[1] <= 1'b1;
    i_2_8_reg_6256[4] <= 1'b1;
    tmp_27_5_reg_6303[1] <= 1'b1;
    tmp_27_5_reg_6303[3:3] <= 1'b1;
    tmp_27_5_reg_6303[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_27_5_reg_6303_pp1_it1[1] <= 1'b1;
    ap_reg_ppstg_tmp_27_5_reg_6303_pp1_it1[3:3] <= 1'b1;
    ap_reg_ppstg_tmp_27_5_reg_6303_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    frame_addr_42_reg_6308[1] <= 1'b1;
    frame_addr_42_reg_6308[3] <= 1'b1;
    tmp_30_5_reg_6313[1:0] <= 2'b11;
    tmp_30_5_reg_6313[3:3] <= 1'b1;
    tmp_30_5_reg_6313[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_30_5_reg_6313_pp1_it1[1:0] <= 2'b11;
    ap_reg_ppstg_tmp_30_5_reg_6313_pp1_it1[3:3] <= 1'b1;
    ap_reg_ppstg_tmp_30_5_reg_6313_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    frame_addr_43_reg_6318[1:0] <= 2'b11;
    frame_addr_43_reg_6318[3] <= 1'b1;
    i_2_9_reg_6351[2] <= 1'b1;
    i_2_9_reg_6351[4] <= 1'b1;
    i_2_10_reg_6361[2:1] <= 2'b11;
    i_2_10_reg_6361[4] <= 1'b1;
    tmp_27_6_reg_6408[3:2] <= 2'b11;
    tmp_27_6_reg_6408[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_27_6_reg_6408_pp1_it1[3:2] <= 2'b11;
    ap_reg_ppstg_tmp_27_6_reg_6408_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    frame_addr_44_reg_6413[3:2] <= 2'b11;
    tmp_30_6_reg_6418[0] <= 1'b1;
    tmp_30_6_reg_6418[3:2] <= 2'b11;
    tmp_30_6_reg_6418[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_30_6_reg_6418_pp1_it1[0] <= 1'b1;
    ap_reg_ppstg_tmp_30_6_reg_6418_pp1_it1[3:2] <= 2'b11;
    ap_reg_ppstg_tmp_30_6_reg_6418_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    frame_addr_45_reg_6423[0] <= 1'b1;
    frame_addr_45_reg_6423[3:2] <= 2'b11;
    i_2_11_reg_6456[4:3] <= 2'b11;
    i_2_12_reg_6466[1] <= 1'b1;
    i_2_12_reg_6466[4:3] <= 2'b11;
    tmp_27_7_reg_6513[3:1] <= 3'b111;
    tmp_27_7_reg_6513[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_27_7_reg_6513_pp1_it1[3:1] <= 3'b111;
    ap_reg_ppstg_tmp_27_7_reg_6513_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    frame_addr_46_reg_6518[3:1] <= 3'b111;
    tmp_30_7_reg_6523[3:0] <= 4'b1111;
    tmp_30_7_reg_6523[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_30_7_reg_6523_pp1_it1[3:0] <= 4'b1111;
    ap_reg_ppstg_tmp_30_7_reg_6523_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    frame_addr_47_reg_6528[3:0] <= 4'b1111;
    i_2_13_reg_6561[4:2] <= 3'b111;
    i_2_14_reg_6571[4:1] <= 4'b1111;
    tmp_27_8_reg_6618[4] <= 1'b1;
    tmp_27_8_reg_6618[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_27_8_reg_6618_pp1_it1[4] <= 1'b1;
    ap_reg_ppstg_tmp_27_8_reg_6618_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    frame_addr_48_reg_6623[4] <= 1'b1;
    tmp_30_8_reg_6628[0] <= 1'b1;
    tmp_30_8_reg_6628[4:4] <= 1'b1;
    tmp_30_8_reg_6628[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_30_8_reg_6628_pp1_it1[0] <= 1'b1;
    ap_reg_ppstg_tmp_30_8_reg_6628_pp1_it1[4:4] <= 1'b1;
    ap_reg_ppstg_tmp_30_8_reg_6628_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    frame_addr_49_reg_6633[0] <= 1'b1;
    frame_addr_49_reg_6633[4] <= 1'b1;
    tmp_27_9_reg_6703[1] <= 1'b1;
    tmp_27_9_reg_6703[4:4] <= 1'b1;
    tmp_27_9_reg_6703[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_27_9_reg_6703_pp1_it1[1] <= 1'b1;
    ap_reg_ppstg_tmp_27_9_reg_6703_pp1_it1[4:4] <= 1'b1;
    ap_reg_ppstg_tmp_27_9_reg_6703_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    frame_addr_50_reg_6708[1] <= 1'b1;
    frame_addr_50_reg_6708[4] <= 1'b1;
    tmp_30_9_reg_6713[1:0] <= 2'b11;
    tmp_30_9_reg_6713[4:4] <= 1'b1;
    tmp_30_9_reg_6713[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_30_9_reg_6713_pp1_it1[1:0] <= 2'b11;
    ap_reg_ppstg_tmp_30_9_reg_6713_pp1_it1[4:4] <= 1'b1;
    ap_reg_ppstg_tmp_30_9_reg_6713_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    frame_addr_51_reg_6718[1:0] <= 2'b11;
    frame_addr_51_reg_6718[4] <= 1'b1;
    tmp_27_s_reg_6760[2] <= 1'b1;
    tmp_27_s_reg_6760[4:4] <= 1'b1;
    tmp_27_s_reg_6760[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_27_s_reg_6760_pp1_it1[2] <= 1'b1;
    ap_reg_ppstg_tmp_27_s_reg_6760_pp1_it1[4:4] <= 1'b1;
    ap_reg_ppstg_tmp_27_s_reg_6760_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    frame_addr_52_reg_6765[2] <= 1'b1;
    frame_addr_52_reg_6765[4] <= 1'b1;
    tmp_30_s_reg_6770[0] <= 1'b1;
    tmp_30_s_reg_6770[2:2] <= 1'b1;
    tmp_30_s_reg_6770[4:4] <= 1'b1;
    tmp_30_s_reg_6770[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_30_s_reg_6770_pp1_it1[0] <= 1'b1;
    ap_reg_ppstg_tmp_30_s_reg_6770_pp1_it1[2:2] <= 1'b1;
    ap_reg_ppstg_tmp_30_s_reg_6770_pp1_it1[4:4] <= 1'b1;
    ap_reg_ppstg_tmp_30_s_reg_6770_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    frame_addr_53_reg_6775[0] <= 1'b1;
    frame_addr_53_reg_6775[2:2] <= 1'b1;
    frame_addr_53_reg_6775[4] <= 1'b1;
    tmp_27_10_reg_6817[2:1] <= 2'b11;
    tmp_27_10_reg_6817[4:4] <= 1'b1;
    tmp_27_10_reg_6817[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_27_10_reg_6817_pp1_it1[2:1] <= 2'b11;
    ap_reg_ppstg_tmp_27_10_reg_6817_pp1_it1[4:4] <= 1'b1;
    ap_reg_ppstg_tmp_27_10_reg_6817_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    frame_addr_54_reg_6822[2:1] <= 2'b11;
    frame_addr_54_reg_6822[4] <= 1'b1;
    tmp_30_10_reg_6827[2:0] <= 3'b111;
    tmp_30_10_reg_6827[4:4] <= 1'b1;
    tmp_30_10_reg_6827[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_30_10_reg_6827_pp1_it1[2:0] <= 3'b111;
    ap_reg_ppstg_tmp_30_10_reg_6827_pp1_it1[4:4] <= 1'b1;
    ap_reg_ppstg_tmp_30_10_reg_6827_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    frame_addr_55_reg_6832[2:0] <= 3'b111;
    frame_addr_55_reg_6832[4] <= 1'b1;
    tmp_27_11_reg_6874[4:3] <= 2'b11;
    tmp_27_11_reg_6874[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_27_11_reg_6874_pp1_it1[4:3] <= 2'b11;
    ap_reg_ppstg_tmp_27_11_reg_6874_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    frame_addr_56_reg_6879[4:3] <= 2'b11;
    tmp_30_11_reg_6884[0] <= 1'b1;
    tmp_30_11_reg_6884[4:3] <= 2'b11;
    tmp_30_11_reg_6884[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_30_11_reg_6884_pp1_it1[0] <= 1'b1;
    ap_reg_ppstg_tmp_30_11_reg_6884_pp1_it1[4:3] <= 2'b11;
    ap_reg_ppstg_tmp_30_11_reg_6884_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    frame_addr_57_reg_6889[0] <= 1'b1;
    frame_addr_57_reg_6889[4:3] <= 2'b11;
    tmp_27_12_reg_6931[1] <= 1'b1;
    tmp_27_12_reg_6931[4:3] <= 2'b11;
    tmp_27_12_reg_6931[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_27_12_reg_6931_pp1_it1[1] <= 1'b1;
    ap_reg_ppstg_tmp_27_12_reg_6931_pp1_it1[4:3] <= 2'b11;
    ap_reg_ppstg_tmp_27_12_reg_6931_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    frame_addr_58_reg_6936[1] <= 1'b1;
    frame_addr_58_reg_6936[4:3] <= 2'b11;
    tmp_30_12_reg_6941[1:0] <= 2'b11;
    tmp_30_12_reg_6941[4:3] <= 2'b11;
    tmp_30_12_reg_6941[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_30_12_reg_6941_pp1_it1[1:0] <= 2'b11;
    ap_reg_ppstg_tmp_30_12_reg_6941_pp1_it1[4:3] <= 2'b11;
    ap_reg_ppstg_tmp_30_12_reg_6941_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    frame_addr_59_reg_6946[1:0] <= 2'b11;
    frame_addr_59_reg_6946[4:3] <= 2'b11;
    tmp_27_13_reg_6988[4:2] <= 3'b111;
    tmp_27_13_reg_6988[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_27_13_reg_6988_pp1_it1[4:2] <= 3'b111;
    ap_reg_ppstg_tmp_27_13_reg_6988_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    frame_addr_60_reg_6993[4:2] <= 3'b111;
    tmp_30_13_reg_6998[0] <= 1'b1;
    tmp_30_13_reg_6998[4:2] <= 3'b111;
    tmp_30_13_reg_6998[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_30_13_reg_6998_pp1_it1[0] <= 1'b1;
    ap_reg_ppstg_tmp_30_13_reg_6998_pp1_it1[4:2] <= 3'b111;
    ap_reg_ppstg_tmp_30_13_reg_6998_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    frame_addr_61_reg_7003[0] <= 1'b1;
    frame_addr_61_reg_7003[4:2] <= 3'b111;
    tmp_29_14_reg_7008[4:0] <= 5'b11111;
    tmp_27_14_reg_7055[4:1] <= 4'b1111;
    tmp_27_14_reg_7055[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_27_14_reg_7055_pp1_it1[4:1] <= 4'b1111;
    ap_reg_ppstg_tmp_27_14_reg_7055_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    frame_addr_62_reg_7060[4:1] <= 4'b1111;
    tmp_30_14_reg_7065[4:0] <= 5'b11111;
    tmp_30_14_reg_7065[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_30_14_reg_7065_pp1_it1[4:0] <= 5'b11111;
    ap_reg_ppstg_tmp_30_14_reg_7065_pp1_it1[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    frame_addr_63_reg_7070[4:0] <= 5'b11111;
    i_1_s_reg_7696[1] <= 1'b1;
    i_1_1_reg_7713[2] <= 1'b1;
    i_1_2_reg_7723[2:1] <= 2'b11;
    i_1_3_reg_7747[3] <= 1'b1;
    i_1_4_reg_7757[1] <= 1'b1;
    i_1_4_reg_7757[3] <= 1'b1;
    i_1_5_reg_7781[3:2] <= 2'b11;
    i_1_6_reg_7791[3:1] <= 3'b111;
    i_1_7_reg_7815[4] <= 1'b1;
    i_1_8_reg_7825[1] <= 1'b1;
    i_1_8_reg_7825[4] <= 1'b1;
    i_1_9_reg_7849[2] <= 1'b1;
    i_1_9_reg_7849[4] <= 1'b1;
    i_1_10_reg_7859[2:1] <= 2'b11;
    i_1_10_reg_7859[4] <= 1'b1;
    i_1_11_reg_7883[4:3] <= 2'b11;
    i_1_12_reg_7893[1] <= 1'b1;
    i_1_12_reg_7893[4:3] <= 2'b11;
    i_1_13_reg_7917[4:2] <= 3'b111;
    i_1_14_reg_7927[4:1] <= 4'b1111;
    tmp_21_14_reg_7951[4:0] <= 5'b11111;
end



endmodule //backsub

