Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sun Mar 29 18:29:44 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_max.rpt
| Design       : mkPktMerge
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.197ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.254ns (36.896%)  route 0.434ns (63.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.296 - 1.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.434     1.461    fo/fifo_3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/rp_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 r  fo/fifo_3/rp_reg[4]/Q
                         net (fo=5, unplaced)         0.434     2.150    fo/fifo_3/ram3/Q[4]
                         RAMB36E1                                     r  fo/fifo_3/ram3/mem_reg_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     1.399 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     1.812    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     1.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.413     2.296    fo/fifo_3/ram3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/ram3/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.143     2.439    
                         clock uncertainty           -0.035     2.404    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.451     1.953    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          1.953    
                         arrival time                          -2.150    
  -------------------------------------------------------------------
                         slack                                 -0.197    

Slack (VIOLATED) :        -0.197ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.254ns (36.896%)  route 0.434ns (63.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.296 - 1.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.434     1.461    fo/fifo_3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/rp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 r  fo/fifo_3/rp_reg[0]/Q
                         net (fo=9, unplaced)         0.434     2.150    fo/fifo_3/ram3/Q[0]
                         RAMB36E1                                     r  fo/fifo_3/ram3/mem_reg_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     1.399 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     1.812    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     1.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.413     2.296    fo/fifo_3/ram3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/ram3/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.143     2.439    
                         clock uncertainty           -0.035     2.404    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.451     1.953    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          1.953    
                         arrival time                          -2.150    
  -------------------------------------------------------------------
                         slack                                 -0.197    

Slack (VIOLATED) :        -0.197ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.254ns (36.896%)  route 0.434ns (63.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.296 - 1.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.434     1.461    fo/fifo_3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/rp_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 r  fo/fifo_3/rp_reg[1]/Q
                         net (fo=8, unplaced)         0.434     2.150    fo/fifo_3/ram3/Q[1]
                         RAMB36E1                                     r  fo/fifo_3/ram3/mem_reg_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     1.399 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     1.812    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     1.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.413     2.296    fo/fifo_3/ram3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/ram3/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.143     2.439    
                         clock uncertainty           -0.035     2.404    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.451     1.953    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          1.953    
                         arrival time                          -2.150    
  -------------------------------------------------------------------
                         slack                                 -0.197    

Slack (VIOLATED) :        -0.197ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.254ns (36.896%)  route 0.434ns (63.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.296 - 1.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.434     1.461    fo/fifo_3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 r  fo/fifo_3/rp_reg[2]/Q
                         net (fo=7, unplaced)         0.434     2.150    fo/fifo_3/ram3/Q[2]
                         RAMB36E1                                     r  fo/fifo_3/ram3/mem_reg_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     1.399 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     1.812    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     1.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.413     2.296    fo/fifo_3/ram3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/ram3/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.143     2.439    
                         clock uncertainty           -0.035     2.404    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.451     1.953    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          1.953    
                         arrival time                          -2.150    
  -------------------------------------------------------------------
                         slack                                 -0.197    

Slack (VIOLATED) :        -0.197ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.254ns (36.896%)  route 0.434ns (63.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.296 - 1.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.434     1.461    fo/fifo_3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/rp_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 r  fo/fifo_3/rp_reg[3]/Q
                         net (fo=6, unplaced)         0.434     2.150    fo/fifo_3/ram3/Q[3]
                         RAMB36E1                                     r  fo/fifo_3/ram3/mem_reg_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     1.399 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     1.812    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     1.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.413     2.296    fo/fifo_3/ram3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/ram3/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.143     2.439    
                         clock uncertainty           -0.035     2.404    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.451     1.953    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          1.953    
                         arrival time                          -2.150    
  -------------------------------------------------------------------
                         slack                                 -0.197    

Slack (VIOLATED) :        -0.197ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.254ns (36.896%)  route 0.434ns (63.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.296 - 1.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.434     1.461    fo/fifo_3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/rp_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 r  fo/fifo_3/rp_reg[4]/Q
                         net (fo=5, unplaced)         0.434     2.150    fo/fifo_3/ram3/Q[4]
                         RAMB36E1                                     r  fo/fifo_3/ram3/mem_reg_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     1.399 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     1.812    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     1.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.413     2.296    fo/fifo_3/ram3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/ram3/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.143     2.439    
                         clock uncertainty           -0.035     2.404    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.451     1.953    fo/fifo_3/ram3/mem_reg_1
  -------------------------------------------------------------------
                         required time                          1.953    
                         arrival time                          -2.150    
  -------------------------------------------------------------------
                         slack                                 -0.197    

Slack (VIOLATED) :        -0.197ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.254ns (36.896%)  route 0.434ns (63.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.296 - 1.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.434     1.461    fo/fifo_3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/rp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 r  fo/fifo_3/rp_reg[0]/Q
                         net (fo=9, unplaced)         0.434     2.150    fo/fifo_3/ram3/Q[0]
                         RAMB36E1                                     r  fo/fifo_3/ram3/mem_reg_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     1.399 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     1.812    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     1.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.413     2.296    fo/fifo_3/ram3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/ram3/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.143     2.439    
                         clock uncertainty           -0.035     2.404    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.451     1.953    fo/fifo_3/ram3/mem_reg_1
  -------------------------------------------------------------------
                         required time                          1.953    
                         arrival time                          -2.150    
  -------------------------------------------------------------------
                         slack                                 -0.197    

Slack (VIOLATED) :        -0.197ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.254ns (36.896%)  route 0.434ns (63.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.296 - 1.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.434     1.461    fo/fifo_3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/rp_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 r  fo/fifo_3/rp_reg[1]/Q
                         net (fo=8, unplaced)         0.434     2.150    fo/fifo_3/ram3/Q[1]
                         RAMB36E1                                     r  fo/fifo_3/ram3/mem_reg_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     1.399 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     1.812    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     1.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.413     2.296    fo/fifo_3/ram3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/ram3/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.143     2.439    
                         clock uncertainty           -0.035     2.404    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.451     1.953    fo/fifo_3/ram3/mem_reg_1
  -------------------------------------------------------------------
                         required time                          1.953    
                         arrival time                          -2.150    
  -------------------------------------------------------------------
                         slack                                 -0.197    

Slack (VIOLATED) :        -0.197ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.254ns (36.896%)  route 0.434ns (63.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.296 - 1.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.434     1.461    fo/fifo_3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 r  fo/fifo_3/rp_reg[2]/Q
                         net (fo=7, unplaced)         0.434     2.150    fo/fifo_3/ram3/Q[2]
                         RAMB36E1                                     r  fo/fifo_3/ram3/mem_reg_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     1.399 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     1.812    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     1.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.413     2.296    fo/fifo_3/ram3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/ram3/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.143     2.439    
                         clock uncertainty           -0.035     2.404    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.451     1.953    fo/fifo_3/ram3/mem_reg_1
  -------------------------------------------------------------------
                         required time                          1.953    
                         arrival time                          -2.150    
  -------------------------------------------------------------------
                         slack                                 -0.197    

Slack (VIOLATED) :        -0.197ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.254ns (36.896%)  route 0.434ns (63.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.296 - 1.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.434     1.461    fo/fifo_3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/rp_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 r  fo/fifo_3/rp_reg[3]/Q
                         net (fo=6, unplaced)         0.434     2.150    fo/fifo_3/ram3/Q[3]
                         RAMB36E1                                     r  fo/fifo_3/ram3/mem_reg_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     1.399 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     1.812    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     1.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.413     2.296    fo/fifo_3/ram3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/ram3/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.143     2.439    
                         clock uncertainty           -0.035     2.404    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.451     1.953    fo/fifo_3/ram3/mem_reg_1
  -------------------------------------------------------------------
                         required time                          1.953    
                         arrival time                          -2.150    
  -------------------------------------------------------------------
                         slack                                 -0.197    




