library IEEE;
use IEEE STD_LOGIC_1164.all;

ENTITY ManchesterDec is
PORT(	clock, entrada, reset:	IN STD_LOGIC;
		saida:						OUT STD_LOGIC_VECTOR (3 downto 0);
)
END ManchesterDec;

Architecture RTL of ManchesterDec is
TYPE State_type IS (A, B, C, D, E, F, G, H, I);
SYGNAL State: State_type;

BEGIN
	PROCESS(clock, reset)
	BEGIN
	IF(reset = '1') THEN
		State <= A;
	
	ELSIF rising_edge(clock) THEN
		
		CASE State is
			
			WHEN A =>
				
				IF entrada = '0' THEN
					State <= B;
					saida <= '0000';
					
				ELSIF entrada = '1' THEN
					State <= D;
					saida <= '0000';
					
				END IF;
			
			WHEN B =>
				
				IF entrada = '0' THEN
					State <= C;
					saida <= '0000';
					
				ELSIF entrada = '1' THEN
					State <= A;
					saida <= '0100';
					
				END IF;
				
			WHEN C =>
				IF entrada = '0' THEN
					State <= A;
					saida <= '1000';
					
				ELSIF entrada = '1' THEN
					State <= E;
					saida <= '0110';
					
				END IF;
			
			WHEN D =>
				IF entrada = '0' THEN
					State <= A;
					saida <= '0111';
					
				ELSIF entrada = '1' THEN
					State <= E;
					saida <= '0000';
				
				END IF;
				
			WHEN E =>
				IF entrada = '0' THEN
					State <= A;
					saida <= '0101';
				
				ELSIF entrada = '1' THEN
					State <= A;
					saida <= '1000';			
			
			WHEN others =>
				State <= A;
				saida <= '0000';
		
		END CASE;
		
	END IF;
	
END PROCESS;
			

			
				
				
				
				
	