; SMT-LIBv2 description generated by Yosys 0.51 (git sha1 c4b5190229616f7ebf8197f43990b4429de3e420, g++ 14.2.1 -fPIC -O3)
; yosys-smt2-module eq_top
(declare-sort |eq_top_s| 0)
(declare-fun |eq_top_is| (|eq_top_s|) Bool)
; yosys-smt2-witness {"offset": 0, "path": ["\\gate", "\\_31513453_", "\\r"], "smtname": 0, "smtoffset": 0, "type": "reg", "width": 32}
(declare-fun |eq_top#0| (|eq_top_s|) (_ BitVec 32)) ; \gate._31513453_.r
; yosys-smt2-register gate._31513453_.r 32
(define-fun |eq_top_n gate._31513453_.r| ((state |eq_top_s|)) (_ BitVec 32) (|eq_top#0| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\gold", "\\_31513453_", "\\r"], "smtname": 1, "smtoffset": 0, "type": "reg", "width": 32}
(declare-fun |eq_top#1| (|eq_top_s|) (_ BitVec 32)) ; \gold._31513453_.r
; yosys-smt2-register gold._31513453_.r 32
(define-fun |eq_top_n gold._31513453_.r| ((state |eq_top_s|)) (_ BitVec 32) (|eq_top#1| state))
(define-fun |eq_top#2| ((state |eq_top_s|)) (_ BitVec 1) (ite true #b0 #b1)) ; $flatten\gold.\_143_.$ternary$hardware/xilinx/cell_sim.v:192$1796_Y
(define-fun |eq_top#3| ((state |eq_top_s|)) (_ BitVec 1) ((_ extract 0 0) (bvlshr (|eq_top#1| state) (concat #b000000000000000000000000000000 (concat (|eq_top#2| state) #b1))))) ; $flatten\gold.\_31513453_.$shiftx$hardware/xilinx/cell_sim.v:0$1793_Y
(define-fun |eq_top#4| ((state |eq_top_s|)) (_ BitVec 1) ((_ extract 0 0) (bvlshr (|eq_top#0| state) #b00000000000000000000000000000000))) ; $flatten\gate.\_31513453_.$shiftx$hardware/xilinx/cell_sim.v:0$1793_Y
(define-fun |eq_top#5| ((state |eq_top_s|)) Bool (= (|eq_top#3| state) (|eq_top#4| state))) ; $auto$miter.cc:242:create_miter_equiv$1782
(define-fun |eq_top#6| ((state |eq_top_s|)) (_ BitVec 1) ((_ extract 0 0) (bvlshr (|eq_top#1| state) (concat #b000000000000000000000000000000 (concat (|eq_top#2| state) #b1))))) ; $flatten\gold.\_31513453_.$shiftx$hardware/xilinx/cell_sim.v:0$1792_Y
(define-fun |eq_top#7| ((state |eq_top_s|)) (_ BitVec 1) ((_ extract 0 0) (bvlshr (|eq_top#0| state) #b00000000000000000000000000000000))) ; $flatten\gate.\_31513453_.$shiftx$hardware/xilinx/cell_sim.v:0$1792_Y
(define-fun |eq_top#8| ((state |eq_top_s|)) Bool (= (|eq_top#6| state) (|eq_top#7| state))) ; $auto$miter.cc:242:create_miter_equiv$1784
(define-fun |eq_top#9| ((state |eq_top_s|)) Bool (= ((_ extract 31 31) (|eq_top#1| state)) ((_ extract 31 31) (|eq_top#0| state)))) ; $auto$miter.cc:242:create_miter_equiv$1786
(define-fun |eq_top#10| ((state |eq_top_s|)) Bool (and  (|eq_top#5| state) (|eq_top#8| state) (|eq_top#9| state))) ; $auto$miter.cc:269:create_miter_equiv$1788
(define-fun |eq_top#11| ((state |eq_top_s|)) (_ BitVec 1) (bvnot (ite (|eq_top#10| state) #b1 #b0))) ; \trigger
; yosys-smt2-output trigger 1
(define-fun |eq_top_n trigger| ((state |eq_top_s|)) Bool (= ((_ extract 0 0) (|eq_top#11| state)) #b1))
(declare-fun |eq_top#12| (|eq_top_s|) Bool) ; \in_clk
; yosys-smt2-input in_clk 1
; yosys-smt2-witness {"offset": 0, "path": ["\\in_clk"], "smtname": "in_clk", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |eq_top_n in_clk| ((state |eq_top_s|)) Bool (|eq_top#12| state))
(declare-fun |eq_top#13| (|eq_top_s|) Bool) ; \in__01_
; yosys-smt2-input in__01_ 1
; yosys-smt2-witness {"offset": 0, "path": ["\\in__01_"], "smtname": "in__01_", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |eq_top_n in__01_| ((state |eq_top_s|)) Bool (|eq_top#13| state))
(declare-fun |eq_top#14| (|eq_top_s|) Bool) ; \in__02_
; yosys-smt2-input in__02_ 1
; yosys-smt2-witness {"offset": 0, "path": ["\\in__02_"], "smtname": "in__02_", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |eq_top_n in__02_| ((state |eq_top_s|)) Bool (|eq_top#14| state))
; yosys-smt2-assert 0 $auto$miter.cc:274:create_miter_equiv$1789
(define-fun |eq_top_a 0| ((state |eq_top_s|)) Bool (or (|eq_top#10| state) (not true))) ; $auto$miter.cc:274:create_miter_equiv$1789
(define-fun |eq_top#15| ((state |eq_top_s|)) (_ BitVec 32) (ite true (concat ((_ extract 30 0) (|eq_top#1| state)) (ite (|eq_top#14| state) #b1 #b0)) (|eq_top#1| state))) ; $flatten\gold.\_31513453_.$procmux$1799_Y
(define-fun |eq_top#16| ((state |eq_top_s|)) (_ BitVec 32) (ite true (concat ((_ extract 30 0) (|eq_top#0| state)) (ite (|eq_top#14| state) #b1 #b0)) (|eq_top#0| state))) ; $flatten\gate.\_31513453_.$procmux$1799_Y
(define-fun |eq_top_a| ((state |eq_top_s|)) Bool 
  (|eq_top_a 0| state)
)
(define-fun |eq_top_u| ((state |eq_top_s|)) Bool true)
(define-fun |eq_top_i| ((state |eq_top_s|)) Bool (and
  (= (|eq_top#0| state) #b11110100001101111100100110011000) ; gate._31513453_.r
  (= (|eq_top#1| state) #b11110100001101111100100110011000) ; gold._31513453_.r
))
(define-fun |eq_top_h| ((state |eq_top_s|)) Bool true)
(define-fun |eq_top_t| ((state |eq_top_s|) (next_state |eq_top_s|)) Bool (and
  (= (|eq_top#15| state) (|eq_top#1| next_state)) ; $flatten/gold./_31513453_.$procdff$1801 \gold._31513453_.r
  (= (|eq_top#16| state) (|eq_top#0| next_state)) ; $flatten/gate./_31513453_.$procdff$1801 \gate._31513453_.r
)) ; end of module eq_top
; yosys-smt2-topmod eq_top
; end of yosys output
