<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/sparc/remote_gdb.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_e8c39d4b544d7c2848b26cb06875cdea.html">sparc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">remote_gdb.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arch_2sparc_2remote__gdb_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright 2015 LabWare</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright 2014 Google, Inc.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2002-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * Authors: Nathan Binkert</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *          Boris Shingarov</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * Copyright (c) 1990, 1993 The Regents of the University of California</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * This software was developed by the Computer Systems Engineering group</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * at Lawrence Berkeley Laboratory under DARPA contract BG 91-66 and</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * contributed to Berkeley.</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * All advertising materials mentioning features or use of this software</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> * must display the following acknowledgement:</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *      This product includes software developed by the University of</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> *      California, Lawrence Berkeley Laboratories.</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> * 3. All advertising materials mentioning features or use of this software</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> *    must display the following acknowledgement:</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> *      This product includes software developed by the University of</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> *      California, Berkeley and its contributors.</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> * 4. Neither the name of the University nor the names of its contributors</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"> *    may be used to endorse or promote products derived from this software</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS&#39;&#39; AND</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"> * SUCH DAMAGE.</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> *      @(#)kgdb_stub.c 8.4 (Berkeley) 1/12/94</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/*-</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> * Copyright (c) 2001 The NetBSD Foundation, Inc.</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"> * This code is derived from software contributed to The NetBSD Foundation</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"> * by Jason R. Thorpe.</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * 3. All advertising materials mentioning features or use of this software</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> *    must display the following acknowledgement:</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> *      This product includes software developed by the NetBSD</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> *      Foundation, Inc. and its contributors.</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * 4. Neither the name of The NetBSD Foundation nor the names of its</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> *    contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> * ``AS IS&#39;&#39; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"> * $NetBSD: kgdb_stub.c,v 1.8 2001/07/07 22:58:00 wdk Exp $</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"> * Taken from NetBSD</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"> * &quot;Stub&quot; to allow remote cpu to debug over a serial line using gdb.</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2sparc_2remote__gdb_8hh.html">arch/sparc/remote_gdb.hh</a>&quot;</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#include &lt;sys/signal.h&gt;</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#include &lt;unistd.h&gt;</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#include &lt;csignal&gt;</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#include &quot;arch/vtophys.hh&quot;</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="intmath_8hh.html">base/intmath.hh</a>&quot;</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2remote__gdb_8hh.html">base/remote_gdb.hh</a>&quot;</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="socket_8hh.html">base/socket.hh</a>&quot;</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2trace_8hh.html">base/trace.hh</a>&quot;</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2static__inst_8hh.html">cpu/static_inst.hh</a>&quot;</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#include &quot;debug/GDBAcc.hh&quot;</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#include &quot;debug/GDBRead.hh&quot;</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="page__table_8hh.html">mem/page_table.hh</a>&quot;</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="physical_8hh.html">mem/physical.hh</a>&quot;</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mem_2port_8hh.html">mem/port.hh</a>&quot;</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="byteswap_8hh.html">sim/byteswap.hh</a>&quot;</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2process_8hh.html">sim/process.hh</a>&quot;</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2system_8hh.html">sim/system.hh</a>&quot;</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacestd.html">std</a>;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespaceSparcISA.html">SparcISA</a>;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="classSparcISA_1_1RemoteGDB.html#a393fc88cbb0f655d41aa3f6914d6812e">  150</a></span>&#160;RemoteGDB::RemoteGDB(<a class="code" href="classSystem.html">System</a> *_system, <a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">c</a>, <span class="keywordtype">int</span> _port)</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    : <a class="code" href="classBaseRemoteGDB.html">BaseRemoteGDB</a>(_system, c, _port), regCache32(this), regCache64(this)</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;{}</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">// RemoteGDB::acc</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">//      Determine if the mapping at va..(va+len) is valid.</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="classSparcISA_1_1RemoteGDB.html#a6ed18171d0c8344be8f6868b990528c1">  160</a></span>&#160;<a class="code" href="classSparcISA_1_1RemoteGDB.html#a6ed18171d0c8344be8f6868b990528c1">RemoteGDB::acc</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#aa9331aab1c34d5babc25ea53e521b708">va</a>, <span class="keywordtype">size_t</span> <a class="code" href="namespaceArmISA.html#a2d396f5e0cc216049797d715fee89de1">len</a>)</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;{</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="comment">//@Todo In NetBSD, this function checks if all addresses</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="comment">// from va to va + len have valid page map entries. Not</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="comment">// sure how this will work for other OSes or in general.</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        <span class="keywordflow">return</span> va != 0;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        <span class="comment">// Check to make sure the first byte is mapped into the processes</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        <span class="comment">// address space.</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classBaseRemoteGDB.html#a740fec86191399c25c1f04383046bf90">context</a>()-&gt;<a class="code" href="classThreadContext.html#a578034e4f174170011007e9908ca666d">getProcessPtr</a>()-&gt;<a class="code" href="classProcess.html#aeb1f0636e741b206059ffdbbc72bcf01">pTable</a>-&gt;<a class="code" href="classEmulationPageTable.html#a692ce97e35ba203ca11d981c61b60716">lookup</a>(va) != <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    }</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;}</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="classSparcISA_1_1RemoteGDB_1_1SPARCGdbRegCache.html#aa1e86e573069c14be27c8aafbc4f0dc2">  175</a></span>&#160;<a class="code" href="classSparcISA_1_1RemoteGDB_1_1SPARCGdbRegCache.html#aa1e86e573069c14be27c8aafbc4f0dc2">RemoteGDB::SPARCGdbRegCache::getRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="classBaseRemoteGDB.html#a740fec86191399c25c1f04383046bf90">context</a>)</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;{</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GDBAcc, <span class="stringliteral">&quot;getRegs in remotegdb \n&quot;</span>);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 32; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = <a class="code" href="byteswap_8hh.html#ad2b0ea7bd668bd99c9129bb1699109be">htobe</a>((uint32_t)context-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <a class="code" href="classGenericISA_1_1DelaySlotUPCState.html">PCState</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a> = context-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>();</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.pc = <a class="code" href="byteswap_8hh.html#ad2b0ea7bd668bd99c9129bb1699109be">htobe</a>((uint32_t)pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#a227b993ac419e080ec54dee0dcb1626b">pc</a>());</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.npc = <a class="code" href="byteswap_8hh.html#ad2b0ea7bd668bd99c9129bb1699109be">htobe</a>((uint32_t)pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#a27933143813a79b65b4183ff1360909b">npc</a>());</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.y = <a class="code" href="byteswap_8hh.html#ad2b0ea7bd668bd99c9129bb1699109be">htobe</a>((uint32_t)context-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceSparcISA.html#a7089b8c5cf16cf29783fce9b9957fe47">NumIntArchRegs</a> + 1));</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    PSTATE pstate = context-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aefa8cc4d142456a03053100c3dc5253c">MISCREG_PSTATE</a>);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.psr = <a class="code" href="byteswap_8hh.html#ad2b0ea7bd668bd99c9129bb1699109be">htobe</a>((uint32_t)pstate);</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.fsr = <a class="code" href="byteswap_8hh.html#ad2b0ea7bd668bd99c9129bb1699109be">htobe</a>((uint32_t)context-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13afbc73bf75f6c3c011082b62644917a3a">MISCREG_FSR</a>));</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.csr = <a class="code" href="byteswap_8hh.html#ad2b0ea7bd668bd99c9129bb1699109be">htobe</a>((uint32_t)context-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceSparcISA.html#a7089b8c5cf16cf29783fce9b9957fe47">NumIntArchRegs</a> + 2));</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;}</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="classSparcISA_1_1RemoteGDB_1_1SPARC64GdbRegCache.html#aa997f0f35c891f4bf6f2940a251cce0b">  190</a></span>&#160;<a class="code" href="classSparcISA_1_1RemoteGDB_1_1SPARC64GdbRegCache.html#aa997f0f35c891f4bf6f2940a251cce0b">RemoteGDB::SPARC64GdbRegCache::getRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="classBaseRemoteGDB.html#a740fec86191399c25c1f04383046bf90">context</a>)</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;{</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GDBAcc, <span class="stringliteral">&quot;getRegs in remotegdb \n&quot;</span>);</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 32; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = <a class="code" href="byteswap_8hh.html#ad2b0ea7bd668bd99c9129bb1699109be">htobe</a>(context-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 32; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.fpr[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = 0;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <a class="code" href="classGenericISA_1_1DelaySlotUPCState.html">PCState</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a> = context-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>();</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.pc = <a class="code" href="byteswap_8hh.html#ad2b0ea7bd668bd99c9129bb1699109be">htobe</a>(<a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>.pc());</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.npc = <a class="code" href="byteswap_8hh.html#ad2b0ea7bd668bd99c9129bb1699109be">htobe</a>(<a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>.npc());</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.fsr = <a class="code" href="byteswap_8hh.html#ad2b0ea7bd668bd99c9129bb1699109be">htobe</a>(context-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13afbc73bf75f6c3c011082b62644917a3a">MISCREG_FSR</a>));</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.fprs = <a class="code" href="byteswap_8hh.html#ad2b0ea7bd668bd99c9129bb1699109be">htobe</a>(context-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ab85ef8f45d48b56b04f471e837070cab">MISCREG_FPRS</a>));</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.y = <a class="code" href="byteswap_8hh.html#ad2b0ea7bd668bd99c9129bb1699109be">htobe</a>(context-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceSparcISA.html#a7089b8c5cf16cf29783fce9b9957fe47">NumIntArchRegs</a> + 1));</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    PSTATE pstate = context-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aefa8cc4d142456a03053100c3dc5253c">MISCREG_PSTATE</a>);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.state = <a class="code" href="byteswap_8hh.html#ad2b0ea7bd668bd99c9129bb1699109be">htobe</a>(</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        context-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a8d40d476faf25b4ffeeecdfba72dfca2">MISCREG_CWP</a>) |</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        pstate &lt;&lt; 8 |</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        context-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a831a392f415b647f33b4be99e14fd733">MISCREG_ASI</a>) &lt;&lt; 24 |</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        context-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceSparcISA.html#a7089b8c5cf16cf29783fce9b9957fe47">NumIntArchRegs</a> + 2) &lt;&lt; 32);</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;}</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="classSparcISA_1_1RemoteGDB_1_1SPARCGdbRegCache.html#aa6dc7ada9c83be4307dc0aa73b0f11e1">  210</a></span>&#160;<a class="code" href="classSparcISA_1_1RemoteGDB_1_1SPARCGdbRegCache.html#aa6dc7ada9c83be4307dc0aa73b0f11e1">RemoteGDB::SPARCGdbRegCache::setRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="classBaseRemoteGDB.html#a740fec86191399c25c1f04383046bf90">context</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 32; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) context-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <a class="code" href="classGenericISA_1_1DelaySlotUPCState.html">PCState</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#a227b993ac419e080ec54dee0dcb1626b">pc</a>(<a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.pc);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#a27933143813a79b65b4183ff1360909b">npc</a>(<a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.npc);</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    pc.<a class="code" href="classGenericISA_1_1DelaySlotPCState.html#aa6acdfa9b78912cad8949560a1d46f79">nnpc</a>(pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#a27933143813a79b65b4183ff1360909b">npc</a>() + <span class="keyword">sizeof</span>(<a class="code" href="namespaceSparcISA.html#a1651b2405ef642b8feeb7a37dd43a969">MachInst</a>));</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    pc.<a class="code" href="classGenericISA_1_1DelaySlotUPCState.html#a578e01246023c270547cbf937dfdabea">upc</a>(0);</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    pc.<a class="code" href="classGenericISA_1_1DelaySlotUPCState.html#a2d95152548236e5261eb66763b69afb5">nupc</a>(1);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    context-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(pc);</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="comment">// Floating point registers are left at 0 in netbsd</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="comment">// All registers other than the pc, npc and int regs</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="comment">// are ignored as well.</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;}</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="classSparcISA_1_1RemoteGDB_1_1SPARC64GdbRegCache.html#a38664b536abb8ec605160893f89b54e8">  226</a></span>&#160;<a class="code" href="classSparcISA_1_1RemoteGDB_1_1SPARC64GdbRegCache.html#a38664b536abb8ec605160893f89b54e8">RemoteGDB::SPARC64GdbRegCache::setRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="classBaseRemoteGDB.html#a740fec86191399c25c1f04383046bf90">context</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 32; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) context-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.gpr[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <a class="code" href="classGenericISA_1_1DelaySlotUPCState.html">PCState</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#a227b993ac419e080ec54dee0dcb1626b">pc</a>(<a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.pc);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#a27933143813a79b65b4183ff1360909b">npc</a>(<a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>.npc);</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    pc.<a class="code" href="classGenericISA_1_1DelaySlotPCState.html#aa6acdfa9b78912cad8949560a1d46f79">nnpc</a>(pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#a27933143813a79b65b4183ff1360909b">npc</a>() + <span class="keyword">sizeof</span>(<a class="code" href="namespaceSparcISA.html#a1651b2405ef642b8feeb7a37dd43a969">MachInst</a>));</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    pc.<a class="code" href="classGenericISA_1_1DelaySlotUPCState.html#a578e01246023c270547cbf937dfdabea">upc</a>(0);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    pc.<a class="code" href="classGenericISA_1_1DelaySlotUPCState.html#a2d95152548236e5261eb66763b69afb5">nupc</a>(1);</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    context-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(pc);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="comment">// Floating point registers are left at 0 in netbsd</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="comment">// All registers other than the pc, npc and int regs</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="comment">// are ignored as well.</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;}</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<a class="code" href="classBaseGdbRegCache.html">BaseGdbRegCache</a>*</div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="classSparcISA_1_1RemoteGDB.html#a32f58ab851a7b3b21d9404538ce6a15b">  243</a></span>&#160;<a class="code" href="classSparcISA_1_1RemoteGDB.html#a32f58ab851a7b3b21d9404538ce6a15b">RemoteGDB::gdbRegs</a>()</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;{</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    PSTATE pstate = <a class="code" href="classBaseRemoteGDB.html#a740fec86191399c25c1f04383046bf90">context</a>()-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aefa8cc4d142456a03053100c3dc5253c">MISCREG_PSTATE</a>);</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="keywordflow">if</span> (pstate.am) {</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        <span class="keywordflow">return</span> &amp;<a class="code" href="classSparcISA_1_1RemoteGDB.html#a960038406904e082a13b10f266359dc1">regCache32</a>;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        <span class="keywordflow">return</span> &amp;<a class="code" href="classSparcISA_1_1RemoteGDB.html#aa6f5fe930457e710817b1bc4fbb8a9aa">regCache64</a>;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    }</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;}</div><div class="ttc" id="intmath_8hh_html"><div class="ttname"><a href="intmath_8hh.html">intmath.hh</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="classThreadContext_html_ae23e31fe8b229b8fa7c246539a530a4b"><div class="ttname"><a href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState</a></div><div class="ttdeci">virtual TheISA::PCState pcState() const =0</div></div>
<div class="ttc" id="classThreadContext_html_aaa39c3080c92b37f7f740e264338c4a4"><div class="ttname"><a href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">ThreadContext::readIntReg</a></div><div class="ttdeci">virtual RegVal readIntReg(RegIndex reg_idx) const =0</div></div>
<div class="ttc" id="namespaceSparcISA_html_a1651b2405ef642b8feeb7a37dd43a969"><div class="ttname"><a href="namespaceSparcISA.html#a1651b2405ef642b8feeb7a37dd43a969">SparcISA::MachInst</a></div><div class="ttdeci">uint32_t MachInst</div><div class="ttdef"><b>Definition:</b> <a href="arch_2sparc_2types_8hh_source.html#l00040">types.hh:40</a></div></div>
<div class="ttc" id="classSparcISA_1_1RemoteGDB_1_1SPARC64GdbRegCache_html_aa997f0f35c891f4bf6f2940a251cce0b"><div class="ttname"><a href="classSparcISA_1_1RemoteGDB_1_1SPARC64GdbRegCache.html#aa997f0f35c891f4bf6f2940a251cce0b">SparcISA::RemoteGDB::SPARC64GdbRegCache::getRegs</a></div><div class="ttdeci">void getRegs(ThreadContext *)</div><div class="ttdoc">Fill the raw buffer from the registers in the ThreadContext. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2sparc_2remote__gdb_8cc_source.html#l00190">remote_gdb.cc:190</a></div></div>
<div class="ttc" id="full__system_8hh_html_af929576af6f85c8849704b66d04b8370"><div class="ttname"><a href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a></div><div class="ttdeci">bool FullSystem</div><div class="ttdoc">The FullSystem variable can be used to determine the current mode of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="root_8cc_source.html#l00136">root.cc:136</a></div></div>
<div class="ttc" id="classThreadContext_html_a578034e4f174170011007e9908ca666d"><div class="ttname"><a href="classThreadContext.html#a578034e4f174170011007e9908ca666d">ThreadContext::getProcessPtr</a></div><div class="ttdeci">virtual Process * getProcessPtr()=0</div></div>
<div class="ttc" id="classSystem_html"><div class="ttname"><a href="classSystem.html">System</a></div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00077">system.hh:77</a></div></div>
<div class="ttc" id="namespacestd_html"><div class="ttname"><a href="namespacestd.html">std</a></div><div class="ttdoc">Overload hash function for BasicBlockRange type. </div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00585">vec_reg.hh:585</a></div></div>
<div class="ttc" id="byteswap_8hh_html"><div class="ttname"><a href="byteswap_8hh.html">byteswap.hh</a></div></div>
<div class="ttc" id="classSparcISA_1_1RemoteGDB_1_1SPARCGdbRegCache_html_aa6dc7ada9c83be4307dc0aa73b0f11e1"><div class="ttname"><a href="classSparcISA_1_1RemoteGDB_1_1SPARCGdbRegCache.html#aa6dc7ada9c83be4307dc0aa73b0f11e1">SparcISA::RemoteGDB::SPARCGdbRegCache::setRegs</a></div><div class="ttdeci">void setRegs(ThreadContext *) const</div><div class="ttdoc">Set the ThreadContext&amp;#39;s registers from the values in the raw buffer. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2sparc_2remote__gdb_8cc_source.html#l00210">remote_gdb.cc:210</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="base_2remote__gdb_8hh_html"><div class="ttname"><a href="base_2remote__gdb_8hh.html">remote_gdb.hh</a></div></div>
<div class="ttc" id="classSparcISA_1_1RemoteGDB_html_a960038406904e082a13b10f266359dc1"><div class="ttname"><a href="classSparcISA_1_1RemoteGDB.html#a960038406904e082a13b10f266359dc1">SparcISA::RemoteGDB::regCache32</a></div><div class="ttdeci">SPARCGdbRegCache regCache32</div><div class="ttdef"><b>Definition:</b> <a href="arch_2sparc_2remote__gdb_8hh_source.html#l00105">remote_gdb.hh:105</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13aefa8cc4d142456a03053100c3dc5253c"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aefa8cc4d142456a03053100c3dc5253c">SparcISA::MISCREG_PSTATE</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00065">miscregs.hh:65</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_a227b993ac419e080ec54dee0dcb1626b"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#a227b993ac419e080ec54dee0dcb1626b">GenericISA::SimplePCState::pc</a></div><div class="ttdeci">Addr pc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00148">types.hh:148</a></div></div>
<div class="ttc" id="base_2trace_8hh_html"><div class="ttname"><a href="base_2trace_8hh.html">trace.hh</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotUPCState_html_a578e01246023c270547cbf937dfdabea"><div class="ttname"><a href="classGenericISA_1_1DelaySlotUPCState.html#a578e01246023c270547cbf937dfdabea">GenericISA::DelaySlotUPCState::upc</a></div><div class="ttdeci">MicroPC upc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00383">types.hh:383</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a7089b8c5cf16cf29783fce9b9957fe47"><div class="ttname"><a href="namespaceSparcISA.html#a7089b8c5cf16cf29783fce9b9957fe47">SparcISA::NumIntArchRegs</a></div><div class="ttdeci">const int NumIntArchRegs</div><div class="ttdef"><b>Definition:</b> <a href="sparc_2registers_8hh_source.html#l00075">registers.hh:75</a></div></div>
<div class="ttc" id="sim_2process_8hh_html"><div class="ttname"><a href="sim_2process_8hh.html">process.hh</a></div></div>
<div class="ttc" id="classSparcISA_1_1RemoteGDB_html_a32f58ab851a7b3b21d9404538ce6a15b"><div class="ttname"><a href="classSparcISA_1_1RemoteGDB.html#a32f58ab851a7b3b21d9404538ce6a15b">SparcISA::RemoteGDB::gdbRegs</a></div><div class="ttdeci">BaseGdbRegCache * gdbRegs()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2sparc_2remote__gdb_8cc_source.html#l00243">remote_gdb.cc:243</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a4f7ed975e7137b5c369214789649451f"><div class="ttname"><a href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">MipsISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="socket_8hh_html"><div class="ttname"><a href="socket_8hh.html">socket.hh</a></div></div>
<div class="ttc" id="physical_8hh_html"><div class="ttname"><a href="physical_8hh.html">physical.hh</a></div></div>
<div class="ttc" id="cpu_2static__inst_8hh_html"><div class="ttname"><a href="cpu_2static__inst_8hh.html">static_inst.hh</a></div></div>
<div class="ttc" id="classBaseGdbRegCache_html"><div class="ttname"><a href="classBaseGdbRegCache.html">BaseGdbRegCache</a></div><div class="ttdoc">Concrete subclasses of this abstract class represent how the register values are transmitted on the w...</div><div class="ttdef"><b>Definition:</b> <a href="base_2remote__gdb_8hh_source.html#l00073">remote_gdb.hh:73</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a8d40d476faf25b4ffeeecdfba72dfca2"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a8d40d476faf25b4ffeeecdfba72dfca2">SparcISA::MISCREG_CWP</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00068">miscregs.hh:68</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a2d396f5e0cc216049797d715fee89de1"><div class="ttname"><a href="namespaceArmISA.html#a2d396f5e0cc216049797d715fee89de1">ArmISA::len</a></div><div class="ttdeci">Bitfield&lt; 18, 16 &gt; len</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00418">miscregs_types.hh:418</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotUPCState_html_a2d95152548236e5261eb66763b69afb5"><div class="ttname"><a href="classGenericISA_1_1DelaySlotUPCState.html#a2d95152548236e5261eb66763b69afb5">GenericISA::DelaySlotUPCState::nupc</a></div><div class="ttdeci">MicroPC nupc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00386">types.hh:386</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a3c3acc97fbea659dbde9afcf8ecd1380"><div class="ttname"><a href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">MipsISA::r</a></div><div class="ttdeci">r</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00097">pra_constants.hh:97</a></div></div>
<div class="ttc" id="mem_2port_8hh_html"><div class="ttname"><a href="mem_2port_8hh.html">port.hh</a></div><div class="ttdoc">Port Object Declaration. </div></div>
<div class="ttc" id="classThreadContext_html_a49c3ce8c24de55ea52f307a9f7929ab4"><div class="ttname"><a href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">ThreadContext::setIntReg</a></div><div class="ttdeci">virtual void setIntReg(RegIndex reg_idx, RegVal val)=0</div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aa9331aab1c34d5babc25ea53e521b708"><div class="ttname"><a href="namespaceArmISA.html#aa9331aab1c34d5babc25ea53e521b708">ArmISA::va</a></div><div class="ttdeci">Bitfield&lt; 8 &gt; va</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00263">miscregs_types.hh:263</a></div></div>
<div class="ttc" id="arch_2sparc_2remote__gdb_8hh_html"><div class="ttname"><a href="arch_2sparc_2remote__gdb_8hh.html">remote_gdb.hh</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_a27933143813a79b65b4183ff1360909b"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#a27933143813a79b65b4183ff1360909b">GenericISA::SimplePCState::npc</a></div><div class="ttdeci">Addr npc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00151">types.hh:151</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a831a392f415b647f33b4be99e14fd733"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a831a392f415b647f33b4be99e14fd733">SparcISA::MISCREG_ASI</a></div><div class="ttdoc">Ancillary State Registers. </div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00045">miscregs.hh:45</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotPCState_html_aa6acdfa9b78912cad8949560a1d46f79"><div class="ttname"><a href="classGenericISA_1_1DelaySlotPCState.html#aa6acdfa9b78912cad8949560a1d46f79">GenericISA::DelaySlotPCState::nnpc</a></div><div class="ttdeci">Addr nnpc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00303">types.hh:303</a></div></div>
<div class="ttc" id="classBaseRemoteGDB_html_a740fec86191399c25c1f04383046bf90"><div class="ttname"><a href="classBaseRemoteGDB.html#a740fec86191399c25c1f04383046bf90">BaseRemoteGDB::context</a></div><div class="ttdeci">ThreadContext * context()</div><div class="ttdef"><b>Definition:</b> <a href="base_2remote__gdb_8hh_source.html#l00287">remote_gdb.hh:287</a></div></div>
<div class="ttc" id="classSparcISA_1_1RemoteGDB_html_a6ed18171d0c8344be8f6868b990528c1"><div class="ttname"><a href="classSparcISA_1_1RemoteGDB.html#a6ed18171d0c8344be8f6868b990528c1">SparcISA::RemoteGDB::acc</a></div><div class="ttdeci">bool acc(Addr addr, size_t len)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2sparc_2remote__gdb_8cc_source.html#l00160">remote_gdb.cc:160</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="classProcess_html_aeb1f0636e741b206059ffdbbc72bcf01"><div class="ttname"><a href="classProcess.html#aeb1f0636e741b206059ffdbbc72bcf01">Process::pTable</a></div><div class="ttdeci">EmulationPageTable * pTable</div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8hh_source.html#l00182">process.hh:182</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a21f7b327cbedf079597394ec2c3f2a6d"><div class="ttname"><a href="namespaceArmISA.html#a21f7b327cbedf079597394ec2c3f2a6d">ArmISA::c</a></div><div class="ttdeci">Bitfield&lt; 29 &gt; c</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00053">miscregs_types.hh:53</a></div></div>
<div class="ttc" id="page__table_8hh_html"><div class="ttname"><a href="page__table_8hh.html">page_table.hh</a></div><div class="ttdoc">Declarations of a non-full system Page Table. </div></div>
<div class="ttc" id="byteswap_8hh_html_ad2b0ea7bd668bd99c9129bb1699109be"><div class="ttname"><a href="byteswap_8hh.html#ad2b0ea7bd668bd99c9129bb1699109be">htobe</a></div><div class="ttdeci">T htobe(T value)</div><div class="ttdef"><b>Definition:</b> <a href="byteswap_8hh_source.html#l00146">byteswap.hh:146</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotUPCState_html"><div class="ttname"><a href="classGenericISA_1_1DelaySlotUPCState.html">GenericISA::DelaySlotUPCState</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00373">types.hh:373</a></div></div>
<div class="ttc" id="namespaceSparcISA_html"><div class="ttname"><a href="namespaceSparcISA.html">SparcISA</a></div><div class="ttdef"><b>Definition:</b> <a href="asi_8cc_source.html#l00034">asi.cc:34</a></div></div>
<div class="ttc" id="classSparcISA_1_1RemoteGDB_html_aa6f5fe930457e710817b1bc4fbb8a9aa"><div class="ttname"><a href="classSparcISA_1_1RemoteGDB.html#aa6f5fe930457e710817b1bc4fbb8a9aa">SparcISA::RemoteGDB::regCache64</a></div><div class="ttdeci">SPARC64GdbRegCache regCache64</div><div class="ttdef"><b>Definition:</b> <a href="arch_2sparc_2remote__gdb_8hh_source.html#l00106">remote_gdb.hh:106</a></div></div>
<div class="ttc" id="sim_2system_8hh_html"><div class="ttname"><a href="sim_2system_8hh.html">system.hh</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13ab85ef8f45d48b56b04f471e837070cab"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ab85ef8f45d48b56b04f471e837070cab">SparcISA::MISCREG_FPRS</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00047">miscregs.hh:47</a></div></div>
<div class="ttc" id="classEmulationPageTable_html_a692ce97e35ba203ca11d981c61b60716"><div class="ttname"><a href="classEmulationPageTable.html#a692ce97e35ba203ca11d981c61b60716">EmulationPageTable::lookup</a></div><div class="ttdeci">const Entry * lookup(Addr vaddr)</div><div class="ttdoc">Lookup function. </div><div class="ttdef"><b>Definition:</b> <a href="page__table_8cc_source.html#l00134">page_table.cc:134</a></div></div>
<div class="ttc" id="classSparcISA_1_1RemoteGDB_1_1SPARCGdbRegCache_html_aa1e86e573069c14be27c8aafbc4f0dc2"><div class="ttname"><a href="classSparcISA_1_1RemoteGDB_1_1SPARCGdbRegCache.html#aa1e86e573069c14be27c8aafbc4f0dc2">SparcISA::RemoteGDB::SPARCGdbRegCache::getRegs</a></div><div class="ttdeci">void getRegs(ThreadContext *)</div><div class="ttdoc">Fill the raw buffer from the registers in the ThreadContext. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2sparc_2remote__gdb_8cc_source.html#l00175">remote_gdb.cc:175</a></div></div>
<div class="ttc" id="classThreadContext_html_adc42524bb7da19f70adecbafc401edea"><div class="ttname"><a href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg</a></div><div class="ttdeci">virtual RegVal readMiscReg(RegIndex misc_reg)=0</div></div>
<div class="ttc" id="classBaseRemoteGDB_html"><div class="ttname"><a href="classBaseRemoteGDB.html">BaseRemoteGDB</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2null_2remote__gdb_8hh_source.html#l00045">remote_gdb.hh:45</a></div></div>
<div class="ttc" id="classSparcISA_1_1RemoteGDB_1_1SPARC64GdbRegCache_html_a38664b536abb8ec605160893f89b54e8"><div class="ttname"><a href="classSparcISA_1_1RemoteGDB_1_1SPARC64GdbRegCache.html#a38664b536abb8ec605160893f89b54e8">SparcISA::RemoteGDB::SPARC64GdbRegCache::setRegs</a></div><div class="ttdeci">void setRegs(ThreadContext *) const</div><div class="ttdoc">Set the ThreadContext&amp;#39;s registers from the values in the raw buffer. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2sparc_2remote__gdb_8cc_source.html#l00226">remote_gdb.cc:226</a></div></div>
<div class="ttc" id="full__system_8hh_html"><div class="ttname"><a href="full__system_8hh.html">full_system.hh</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13afbc73bf75f6c3c011082b62644917a3a"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13afbc73bf75f6c3c011082b62644917a3a">SparcISA::MISCREG_FSR</a></div><div class="ttdoc">Floating Point Status Register. </div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00086">miscregs.hh:86</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
