{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 09:07:18 2019 " "Info: Processing started: Tue Apr 23 09:07:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Datapath -c Datapath " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Datapath -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file mux3to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3to1-behaviour " "Info (12022): Found design unit 1: Mux3to1-behaviour" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Mux3to1 " "Info (12023): Found entity 1: Mux3to1" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tflipflop.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file tflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tflipflop-structural " "Info (12022): Found design unit 1: tflipflop-structural" {  } { { "tflipflop.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/tflipflop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tflipflop " "Info (12023): Found entity 1: tflipflop" {  } { { "tflipflop.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/tflipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-Behavior " "Info (12022): Found design unit 1: dflipflop-Behavior" {  } { { "dflipflop.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/dflipflop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Info (12023): Found entity 1: dflipflop" {  } { { "dflipflop.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/dflipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regn-Behavior " "Info (12022): Found design unit 1: regn-Behavior" {  } { { "Reg.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regn " "Info (12023): Found entity 1: regn" {  } { { "Reg.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_nbit.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file counter_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_Nbit-structural " "Info (12022): Found design unit 1: counter_Nbit-structural" {  } { { "counter_Nbit.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/counter_Nbit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter_Nbit " "Info (12023): Found entity 1: counter_Nbit" {  } { { "counter_Nbit.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/counter_Nbit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-behaviour " "Info (12022): Found design unit 1: Adder-behaviour" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Info (12023): Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-behaviour " "Info (12022): Found design unit 1: Datapath-behaviour" {  } { { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Info (12023): Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rounder.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file rounder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rounder-behaviour " "Info (12022): Found design unit 1: rounder-behaviour" {  } { { "rounder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/rounder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rounder " "Info (12023): Found entity 1: rounder" {  } { { "rounder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/rounder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_positivi.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file counter_positivi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_positivi-behaviour " "Info (12022): Found design unit 1: Counter_positivi-behaviour" {  } { { "Counter_positivi.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Counter_positivi.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Counter_positivi " "Info (12023): Found entity 1: Counter_positivi" {  } { { "Counter_positivi.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Counter_positivi.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Info (12127): Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_Nbit counter_Nbit:counter " "Info (12128): Elaborating entity \"counter_Nbit\" for hierarchy \"counter_Nbit:counter\"" {  } { { "Datapath.vhd" "counter" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Q_neg counter_Nbit.vhd(16) " "Warning (10036): Verilog HDL or VHDL warning at counter_Nbit.vhd(16): object \"Q_neg\" assigned a value but never read" {  } { { "counter_Nbit.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/counter_Nbit.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tflipflop counter_Nbit:counter\|tflipflop:\\GEN_CNT:0:TFF_X " "Info (12128): Elaborating entity \"tflipflop\" for hierarchy \"counter_Nbit:counter\|tflipflop:\\GEN_CNT:0:TFF_X\"" {  } { { "counter_Nbit.vhd" "\\GEN_CNT:0:TFF_X" { Text "C:/Users/Angelo/Desktop/DATAPATH1/counter_Nbit.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop counter_Nbit:counter\|tflipflop:\\GEN_CNT:0:TFF_X\|dflipflop:ff " "Info (12128): Elaborating entity \"dflipflop\" for hierarchy \"counter_Nbit:counter\|tflipflop:\\GEN_CNT:0:TFF_X\|dflipflop:ff\"" {  } { { "tflipflop.vhd" "ff" { Text "C:/Users/Angelo/Desktop/DATAPATH1/tflipflop.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:ff1 " "Info (12128): Elaborating entity \"regn\" for hierarchy \"regn:ff1\"" {  } { { "Datapath.vhd" "ff1" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3to1 Mux3to1:mux_in1 " "Info (12128): Elaborating entity \"Mux3to1\" for hierarchy \"Mux3to1:mux_in1\"" {  } { { "Datapath.vhd" "mux_in1" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[0\] Mux3to1.vhd(14) " "Info (10041): Inferred latch for \"OUT_DATA\[0\]\" at Mux3to1.vhd(14)" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[1\] Mux3to1.vhd(14) " "Info (10041): Inferred latch for \"OUT_DATA\[1\]\" at Mux3to1.vhd(14)" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[2\] Mux3to1.vhd(14) " "Info (10041): Inferred latch for \"OUT_DATA\[2\]\" at Mux3to1.vhd(14)" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[3\] Mux3to1.vhd(14) " "Info (10041): Inferred latch for \"OUT_DATA\[3\]\" at Mux3to1.vhd(14)" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[4\] Mux3to1.vhd(14) " "Info (10041): Inferred latch for \"OUT_DATA\[4\]\" at Mux3to1.vhd(14)" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[5\] Mux3to1.vhd(14) " "Info (10041): Inferred latch for \"OUT_DATA\[5\]\" at Mux3to1.vhd(14)" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[6\] Mux3to1.vhd(14) " "Info (10041): Inferred latch for \"OUT_DATA\[6\]\" at Mux3to1.vhd(14)" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[7\] Mux3to1.vhd(14) " "Info (10041): Inferred latch for \"OUT_DATA\[7\]\" at Mux3to1.vhd(14)" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[8\] Mux3to1.vhd(14) " "Info (10041): Inferred latch for \"OUT_DATA\[8\]\" at Mux3to1.vhd(14)" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[9\] Mux3to1.vhd(14) " "Info (10041): Inferred latch for \"OUT_DATA\[9\]\" at Mux3to1.vhd(14)" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[10\] Mux3to1.vhd(14) " "Info (10041): Inferred latch for \"OUT_DATA\[10\]\" at Mux3to1.vhd(14)" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_DATA\[11\] Mux3to1.vhd(14) " "Info (10041): Inferred latch for \"OUT_DATA\[11\]\" at Mux3to1.vhd(14)" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:sommatore " "Info (12128): Elaborating entity \"Adder\" for hierarchy \"Adder:sommatore\"" {  } { { "Datapath.vhd" "sommatore" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_OUT Adder.vhd(20) " "Warning (10631): VHDL Process Statement warning at Adder.vhd(20): inferring latch(es) for signal or variable \"DATA_OUT\", which holds its previous value in one or more paths through the process" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[0\] Adder.vhd(20) " "Info (10041): Inferred latch for \"DATA_OUT\[0\]\" at Adder.vhd(20)" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[1\] Adder.vhd(20) " "Info (10041): Inferred latch for \"DATA_OUT\[1\]\" at Adder.vhd(20)" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[2\] Adder.vhd(20) " "Info (10041): Inferred latch for \"DATA_OUT\[2\]\" at Adder.vhd(20)" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[3\] Adder.vhd(20) " "Info (10041): Inferred latch for \"DATA_OUT\[3\]\" at Adder.vhd(20)" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[4\] Adder.vhd(20) " "Info (10041): Inferred latch for \"DATA_OUT\[4\]\" at Adder.vhd(20)" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[5\] Adder.vhd(20) " "Info (10041): Inferred latch for \"DATA_OUT\[5\]\" at Adder.vhd(20)" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[6\] Adder.vhd(20) " "Info (10041): Inferred latch for \"DATA_OUT\[6\]\" at Adder.vhd(20)" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[7\] Adder.vhd(20) " "Info (10041): Inferred latch for \"DATA_OUT\[7\]\" at Adder.vhd(20)" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[8\] Adder.vhd(20) " "Info (10041): Inferred latch for \"DATA_OUT\[8\]\" at Adder.vhd(20)" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[9\] Adder.vhd(20) " "Info (10041): Inferred latch for \"DATA_OUT\[9\]\" at Adder.vhd(20)" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[10\] Adder.vhd(20) " "Info (10041): Inferred latch for \"DATA_OUT\[10\]\" at Adder.vhd(20)" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[11\] Adder.vhd(20) " "Info (10041): Inferred latch for \"DATA_OUT\[11\]\" at Adder.vhd(20)" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rounder rounder:rounding " "Info (12128): Elaborating entity \"rounder\" for hierarchy \"rounder:rounding\"" {  } { { "Datapath.vhd" "rounding" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_positivi Counter_positivi:positivo " "Info (12128): Elaborating entity \"Counter_positivi\" for hierarchy \"Counter_positivi:positivo\"" {  } { { "Datapath.vhd" "positivo" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Counter_positivi:positivo\|Adder:Contatore " "Info (12128): Elaborating entity \"Adder\" for hierarchy \"Counter_positivi:positivo\|Adder:Contatore\"" {  } { { "Counter_positivi.vhd" "Contatore" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Counter_positivi.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_OUT Adder.vhd(20) " "Warning (10631): VHDL Process Statement warning at Adder.vhd(20): inferring latch(es) for signal or variable \"DATA_OUT\", which holds its previous value in one or more paths through the process" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[0\] Adder.vhd(20) " "Info (10041): Inferred latch for \"DATA_OUT\[0\]\" at Adder.vhd(20)" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[1\] Adder.vhd(20) " "Info (10041): Inferred latch for \"DATA_OUT\[1\]\" at Adder.vhd(20)" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[2\] Adder.vhd(20) " "Info (10041): Inferred latch for \"DATA_OUT\[2\]\" at Adder.vhd(20)" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[3\] Adder.vhd(20) " "Info (10041): Inferred latch for \"DATA_OUT\[3\]\" at Adder.vhd(20)" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[4\] Adder.vhd(20) " "Info (10041): Inferred latch for \"DATA_OUT\[4\]\" at Adder.vhd(20)" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[5\] Adder.vhd(20) " "Info (10041): Inferred latch for \"DATA_OUT\[5\]\" at Adder.vhd(20)" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[6\] Adder.vhd(20) " "Info (10041): Inferred latch for \"DATA_OUT\[6\]\" at Adder.vhd(20)" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[7\] Adder.vhd(20) " "Info (10041): Inferred latch for \"DATA_OUT\[7\]\" at Adder.vhd(20)" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[8\] Adder.vhd(20) " "Info (10041): Inferred latch for \"DATA_OUT\[8\]\" at Adder.vhd(20)" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[9\] Adder.vhd(20) " "Info (10041): Inferred latch for \"DATA_OUT\[9\]\" at Adder.vhd(20)" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn Counter_positivi:positivo\|regn:reg " "Info (12128): Elaborating entity \"regn\" for hierarchy \"Counter_positivi:positivo\|regn:reg\"" {  } { { "Counter_positivi.vhd" "reg" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Counter_positivi.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux3to1:mux_in2\|OUT_DATA\[0\] " "Warning (14026): LATCH primitive \"Mux3to1:mux_in2\|OUT_DATA\[0\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux3to1:mux_in2\|OUT_DATA\[1\] " "Warning (14026): LATCH primitive \"Mux3to1:mux_in2\|OUT_DATA\[1\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux3to1:mux_in2\|OUT_DATA\[2\] " "Warning (14026): LATCH primitive \"Mux3to1:mux_in2\|OUT_DATA\[2\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux3to1:mux_in2\|OUT_DATA\[3\] " "Warning (14026): LATCH primitive \"Mux3to1:mux_in2\|OUT_DATA\[3\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux3to1:mux_in2\|OUT_DATA\[4\] " "Warning (14026): LATCH primitive \"Mux3to1:mux_in2\|OUT_DATA\[4\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux3to1:mux_in2\|OUT_DATA\[5\] " "Warning (14026): LATCH primitive \"Mux3to1:mux_in2\|OUT_DATA\[5\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux3to1:mux_in2\|OUT_DATA\[6\] " "Warning (14026): LATCH primitive \"Mux3to1:mux_in2\|OUT_DATA\[6\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux3to1:mux_in2\|OUT_DATA\[7\] " "Warning (14026): LATCH primitive \"Mux3to1:mux_in2\|OUT_DATA\[7\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux3to1:mux_in2\|OUT_DATA\[8\] " "Warning (14026): LATCH primitive \"Mux3to1:mux_in2\|OUT_DATA\[8\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux3to1:mux_in2\|OUT_DATA\[9\] " "Warning (14026): LATCH primitive \"Mux3to1:mux_in2\|OUT_DATA\[9\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux3to1:mux_in2\|OUT_DATA\[10\] " "Warning (14026): LATCH primitive \"Mux3to1:mux_in2\|OUT_DATA\[10\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux3to1:mux_in2\|OUT_DATA\[11\] " "Warning (14026): LATCH primitive \"Mux3to1:mux_in2\|OUT_DATA\[11\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux3to1:mux_in1\|OUT_DATA\[0\] " "Warning (14026): LATCH primitive \"Mux3to1:mux_in1\|OUT_DATA\[0\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux3to1:mux_in1\|OUT_DATA\[1\] " "Warning (14026): LATCH primitive \"Mux3to1:mux_in1\|OUT_DATA\[1\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux3to1:mux_in1\|OUT_DATA\[2\] " "Warning (14026): LATCH primitive \"Mux3to1:mux_in1\|OUT_DATA\[2\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux3to1:mux_in1\|OUT_DATA\[3\] " "Warning (14026): LATCH primitive \"Mux3to1:mux_in1\|OUT_DATA\[3\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux3to1:mux_in1\|OUT_DATA\[4\] " "Warning (14026): LATCH primitive \"Mux3to1:mux_in1\|OUT_DATA\[4\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux3to1:mux_in1\|OUT_DATA\[5\] " "Warning (14026): LATCH primitive \"Mux3to1:mux_in1\|OUT_DATA\[5\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux3to1:mux_in1\|OUT_DATA\[6\] " "Warning (14026): LATCH primitive \"Mux3to1:mux_in1\|OUT_DATA\[6\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux3to1:mux_in1\|OUT_DATA\[7\] " "Warning (14026): LATCH primitive \"Mux3to1:mux_in1\|OUT_DATA\[7\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux3to1:mux_in1\|OUT_DATA\[8\] " "Warning (14026): LATCH primitive \"Mux3to1:mux_in1\|OUT_DATA\[8\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux3to1:mux_in1\|OUT_DATA\[9\] " "Warning (14026): LATCH primitive \"Mux3to1:mux_in1\|OUT_DATA\[9\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux3to1:mux_in1\|OUT_DATA\[10\] " "Warning (14026): LATCH primitive \"Mux3to1:mux_in1\|OUT_DATA\[10\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux3to1:mux_in1\|OUT_DATA\[11\] " "Warning (14026): LATCH primitive \"Mux3to1:mux_in1\|OUT_DATA\[11\]\" is permanently enabled" {  } { { "Mux3to1.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Mux3to1.vhd" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info (286030): Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "233 " "Info (21057): Implemented 233 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info (21058): Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Info (21059): Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "181 " "Info (21061): Implemented 181 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "372 " "Info: Peak virtual memory: 372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 09:07:35 2019 " "Info: Processing ended: Tue Apr 23 09:07:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 09:07:39 2019 " "Info: Processing started: Tue Apr 23 09:07:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Datapath -c Datapath " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Datapath -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Datapath EP4CGX22CF19C6 " "Info (119004): Automatically selected device EP4CGX22CF19C6 for design Datapath" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Info (176445): Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info (169124): Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Info (169125): Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 397 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Info (169125): Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 399 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Info (169125): Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 401 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Info (169125): Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 403 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Info (169125): Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 405 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "52 52 " "Critical Warning (169085): No exact pin location assignment(s) for 52 pins of 52 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TC " "Info (169086): Pin TC not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { TC } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 18 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 81 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[0\] " "Info (169086): Pin DATA_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DATA_OUT[0] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 19 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 53 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[1\] " "Info (169086): Pin DATA_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DATA_OUT[1] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 19 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 54 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[2\] " "Info (169086): Pin DATA_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DATA_OUT[2] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 19 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 55 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[3\] " "Info (169086): Pin DATA_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DATA_OUT[3] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 19 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 56 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[4\] " "Info (169086): Pin DATA_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DATA_OUT[4] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 19 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 57 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[5\] " "Info (169086): Pin DATA_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DATA_OUT[5] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 19 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 58 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[6\] " "Info (169086): Pin DATA_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DATA_OUT[6] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 19 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 59 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[7\] " "Info (169086): Pin DATA_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DATA_OUT[7] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 19 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 60 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADRESS_OUT\[0\] " "Info (169086): Pin ADRESS_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ADRESS_OUT[0] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 20 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADRESS_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 61 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADRESS_OUT\[1\] " "Info (169086): Pin ADRESS_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ADRESS_OUT[1] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 20 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADRESS_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 62 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADRESS_OUT\[2\] " "Info (169086): Pin ADRESS_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ADRESS_OUT[2] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 20 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADRESS_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 63 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADRESS_OUT\[3\] " "Info (169086): Pin ADRESS_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ADRESS_OUT[3] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 20 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADRESS_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 64 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADRESS_OUT\[4\] " "Info (169086): Pin ADRESS_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ADRESS_OUT[4] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 20 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADRESS_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 65 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADRESS_OUT\[5\] " "Info (169086): Pin ADRESS_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ADRESS_OUT[5] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 20 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADRESS_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 66 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADRESS_OUT\[6\] " "Info (169086): Pin ADRESS_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ADRESS_OUT[6] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 20 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADRESS_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 67 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADRESS_OUT\[7\] " "Info (169086): Pin ADRESS_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ADRESS_OUT[7] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 20 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADRESS_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 68 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADRESS_OUT\[8\] " "Info (169086): Pin ADRESS_OUT\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ADRESS_OUT[8] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 20 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADRESS_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 69 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADRESS_OUT\[9\] " "Info (169086): Pin ADRESS_OUT\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ADRESS_OUT[9] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 20 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADRESS_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 70 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONT_POSITIVI\[0\] " "Info (169086): Pin CONT_POSITIVI\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { CONT_POSITIVI[0] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 21 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONT_POSITIVI[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 71 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONT_POSITIVI\[1\] " "Info (169086): Pin CONT_POSITIVI\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { CONT_POSITIVI[1] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 21 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONT_POSITIVI[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 72 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONT_POSITIVI\[2\] " "Info (169086): Pin CONT_POSITIVI\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { CONT_POSITIVI[2] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 21 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONT_POSITIVI[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 73 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONT_POSITIVI\[3\] " "Info (169086): Pin CONT_POSITIVI\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { CONT_POSITIVI[3] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 21 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONT_POSITIVI[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 74 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONT_POSITIVI\[4\] " "Info (169086): Pin CONT_POSITIVI\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { CONT_POSITIVI[4] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 21 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONT_POSITIVI[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 75 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONT_POSITIVI\[5\] " "Info (169086): Pin CONT_POSITIVI\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { CONT_POSITIVI[5] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 21 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONT_POSITIVI[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 76 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONT_POSITIVI\[6\] " "Info (169086): Pin CONT_POSITIVI\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { CONT_POSITIVI[6] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 21 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONT_POSITIVI[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 77 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONT_POSITIVI\[7\] " "Info (169086): Pin CONT_POSITIVI\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { CONT_POSITIVI[7] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 21 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONT_POSITIVI[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 78 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONT_POSITIVI\[8\] " "Info (169086): Pin CONT_POSITIVI\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { CONT_POSITIVI[8] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 21 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONT_POSITIVI[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 79 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONT_POSITIVI\[9\] " "Info (169086): Pin CONT_POSITIVI\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { CONT_POSITIVI[9] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 21 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONT_POSITIVI[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 80 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN_COUNTER_p " "Info (169086): Pin EN_COUNTER_p not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { EN_COUNTER_p } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 11 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_COUNTER_p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 84 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info (169086): Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { CLK } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 9 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 82 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST_n " "Info (169086): Pin RST_n not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { RST_n } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 9 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 83 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN_R_p " "Info (169086): Pin EN_R_p not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { EN_R_p } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 13 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_R_p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 86 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN_P_p " "Info (169086): Pin EN_P_p not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { EN_P_p } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 14 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_P_p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 87 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEL_MUX2\[1\] " "Info (169086): Pin SEL_MUX2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SEL_MUX2[1] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 10 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEL_MUX2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 44 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADD_SUB " "Info (169086): Pin ADD_SUB not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ADD_SUB } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 16 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADD_SUB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 92 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEL_MUX2\[0\] " "Info (169086): Pin SEL_MUX2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SEL_MUX2[0] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 10 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEL_MUX2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 43 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEL_MUX1\[0\] " "Info (169086): Pin SEL_MUX1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SEL_MUX1[0] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 10 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEL_MUX1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 41 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[0\] " "Info (169086): Pin DATA_IN\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DATA_IN[0] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 17 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 45 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEL_MUX1\[1\] " "Info (169086): Pin SEL_MUX1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SEL_MUX1[1] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 10 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEL_MUX1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 42 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN_SUM_p " "Info (169086): Pin EN_SUM_p not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { EN_SUM_p } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 12 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_SUM_p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 85 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[7\] " "Info (169086): Pin DATA_IN\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DATA_IN[7] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 17 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 52 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[6\] " "Info (169086): Pin DATA_IN\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DATA_IN[6] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 17 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 51 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[5\] " "Info (169086): Pin DATA_IN\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DATA_IN[5] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 17 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 50 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[4\] " "Info (169086): Pin DATA_IN\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DATA_IN[4] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 17 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 49 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[3\] " "Info (169086): Pin DATA_IN\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DATA_IN[3] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 17 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 48 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[2\] " "Info (169086): Pin DATA_IN\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DATA_IN[2] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 17 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 47 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[1\] " "Info (169086): Pin DATA_IN\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DATA_IN[1] } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 17 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 46 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN_FF2_p " "Info (169086): Pin EN_FF2_p not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { EN_FF2_p } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 15 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_FF2_p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 89 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN_FF1_p " "Info (169086): Pin EN_FF1_p not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { EN_FF1_p } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 15 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_FF1_p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 88 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN_FF4_p " "Info (169086): Pin EN_FF4_p not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { EN_FF4_p } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 15 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_FF4_p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 91 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN_FF3_p " "Info (169086): Pin EN_FF3_p not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { EN_FF3_p } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 15 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_FF3_p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 90 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "sommatore\|DATA_OUT\[0\]\|combout " "Warning (335094): Node \"sommatore\|DATA_OUT\[0\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sommatore\|DATA_OUT\[2\]\|combout " "Warning (335094): Node \"sommatore\|DATA_OUT\[2\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sommatore\|DATA_OUT\[4\]\|combout " "Warning (335094): Node \"sommatore\|DATA_OUT\[4\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sommatore\|DATA_OUT\[1\]\|combout " "Warning (335094): Node \"sommatore\|DATA_OUT\[1\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sommatore\|DATA_OUT\[3\]\|combout " "Warning (335094): Node \"sommatore\|DATA_OUT\[3\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sommatore\|DATA_OUT\[6\]\|combout " "Warning (335094): Node \"sommatore\|DATA_OUT\[6\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sommatore\|DATA_OUT\[5\]\|combout " "Warning (335094): Node \"sommatore\|DATA_OUT\[5\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sommatore\|DATA_OUT\[8\]\|combout " "Warning (335094): Node \"sommatore\|DATA_OUT\[8\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sommatore\|DATA_OUT\[7\]\|combout " "Warning (335094): Node \"sommatore\|DATA_OUT\[7\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sommatore\|DATA_OUT\[10\]\|combout " "Warning (335094): Node \"sommatore\|DATA_OUT\[10\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sommatore\|DATA_OUT\[9\]\|combout " "Warning (335094): Node \"sommatore\|DATA_OUT\[9\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sommatore\|DATA_OUT\[11\]\|combout " "Warning (335094): Node \"sommatore\|DATA_OUT\[11\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "positivo\|Contatore\|DATA_OUT\[0\]\|combout " "Warning (335094): Node \"positivo\|Contatore\|DATA_OUT\[0\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "positivo\|Contatore\|DATA_OUT\[1\]\|combout " "Warning (335094): Node \"positivo\|Contatore\|DATA_OUT\[1\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "positivo\|Contatore\|DATA_OUT\[2\]\|combout " "Warning (335094): Node \"positivo\|Contatore\|DATA_OUT\[2\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "positivo\|Contatore\|DATA_OUT\[3\]\|combout " "Warning (335094): Node \"positivo\|Contatore\|DATA_OUT\[3\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "positivo\|Contatore\|DATA_OUT\[4\]\|combout " "Warning (335094): Node \"positivo\|Contatore\|DATA_OUT\[4\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "positivo\|Contatore\|DATA_OUT\[5\]\|combout " "Warning (335094): Node \"positivo\|Contatore\|DATA_OUT\[5\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "positivo\|Contatore\|DATA_OUT\[6\]\|combout " "Warning (335094): Node \"positivo\|Contatore\|DATA_OUT\[6\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "positivo\|Contatore\|DATA_OUT\[7\]\|combout " "Warning (335094): Node \"positivo\|Contatore\|DATA_OUT\[7\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "positivo\|Contatore\|DATA_OUT\[8\]\|combout " "Warning (335094): Node \"positivo\|Contatore\|DATA_OUT\[8\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "positivo\|Contatore\|DATA_OUT\[9\]\|combout " "Warning (335094): Node \"positivo\|Contatore\|DATA_OUT\[9\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 335093 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Datapath.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'Datapath.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info (332144): No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Info (176353): Automatically promoted node CLK~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 9 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 370 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EN_SUM_p~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Info (176353): Automatically promoted node EN_SUM_p~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 12 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_SUM_p~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 380 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EN_P_p~input (placed in PIN V12 (CLk15, DIFFCLK_6n)) " "Info (176353): Automatically promoted node EN_P_p~input (placed in PIN V12 (CLk15, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter_positivi:positivo\|regn:reg\|Q\[9\] " "Info (176357): Destination node Counter_positivi:positivo\|regn:reg\|Q\[9\]" {  } { { "Reg.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Reg.vhd" 17 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_positivi:positivo|regn:reg|Q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 94 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter_positivi:positivo\|regn:reg\|Q\[8\] " "Info (176357): Destination node Counter_positivi:positivo\|regn:reg\|Q\[8\]" {  } { { "Reg.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Reg.vhd" 17 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_positivi:positivo|regn:reg|Q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 95 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter_positivi:positivo\|regn:reg\|Q\[7\] " "Info (176357): Destination node Counter_positivi:positivo\|regn:reg\|Q\[7\]" {  } { { "Reg.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Reg.vhd" 17 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_positivi:positivo|regn:reg|Q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 96 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter_positivi:positivo\|regn:reg\|Q\[6\] " "Info (176357): Destination node Counter_positivi:positivo\|regn:reg\|Q\[6\]" {  } { { "Reg.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Reg.vhd" 17 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_positivi:positivo|regn:reg|Q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 97 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter_positivi:positivo\|regn:reg\|Q\[5\] " "Info (176357): Destination node Counter_positivi:positivo\|regn:reg\|Q\[5\]" {  } { { "Reg.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Reg.vhd" 17 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_positivi:positivo|regn:reg|Q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 98 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter_positivi:positivo\|regn:reg\|Q\[4\] " "Info (176357): Destination node Counter_positivi:positivo\|regn:reg\|Q\[4\]" {  } { { "Reg.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Reg.vhd" 17 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_positivi:positivo|regn:reg|Q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 99 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter_positivi:positivo\|regn:reg\|Q\[3\] " "Info (176357): Destination node Counter_positivi:positivo\|regn:reg\|Q\[3\]" {  } { { "Reg.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Reg.vhd" 17 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_positivi:positivo|regn:reg|Q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 100 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter_positivi:positivo\|regn:reg\|Q\[2\] " "Info (176357): Destination node Counter_positivi:positivo\|regn:reg\|Q\[2\]" {  } { { "Reg.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Reg.vhd" 17 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_positivi:positivo|regn:reg|Q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 101 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter_positivi:positivo\|regn:reg\|Q\[1\] " "Info (176357): Destination node Counter_positivi:positivo\|regn:reg\|Q\[1\]" {  } { { "Reg.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Reg.vhd" 17 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_positivi:positivo|regn:reg|Q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 102 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter_positivi:positivo\|regn:reg\|Q\[0\] " "Info (176357): Destination node Counter_positivi:positivo\|regn:reg\|Q\[0\]" {  } { { "Reg.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Reg.vhd" 17 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_positivi:positivo|regn:reg|Q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 103 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 14 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_P_p~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 373 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST_n~input (placed in PIN V11 (CLK14, DIFFCLK_6p)) " "Info (176353): Automatically promoted node RST_n~input (placed in PIN V11 (CLK14, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rounder:rounding\|DATA_OUT\[0\]~0 " "Info (176357): Destination node rounder:rounding\|DATA_OUT\[0\]~0" {  } { { "rounder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/rounder.vhd" 18 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rounder:rounding|DATA_OUT[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 223 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Adder:sommatore\|DATA_OUT\[0\] " "Info (176357): Destination node Adder:sommatore\|DATA_OUT\[0\]" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adder:sommatore|DATA_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 127 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Adder:sommatore\|DATA_OUT\[10\] " "Info (176357): Destination node Adder:sommatore\|DATA_OUT\[10\]" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adder:sommatore|DATA_OUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 137 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Adder:sommatore\|DATA_OUT\[9\] " "Info (176357): Destination node Adder:sommatore\|DATA_OUT\[9\]" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adder:sommatore|DATA_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 136 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Adder:sommatore\|DATA_OUT\[8\] " "Info (176357): Destination node Adder:sommatore\|DATA_OUT\[8\]" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adder:sommatore|DATA_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 135 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Adder:sommatore\|DATA_OUT\[11\] " "Info (176357): Destination node Adder:sommatore\|DATA_OUT\[11\]" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adder:sommatore|DATA_OUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 138 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Adder:sommatore\|DATA_OUT\[1\] " "Info (176357): Destination node Adder:sommatore\|DATA_OUT\[1\]" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adder:sommatore|DATA_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 128 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Adder:sommatore\|DATA_OUT\[2\] " "Info (176357): Destination node Adder:sommatore\|DATA_OUT\[2\]" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adder:sommatore|DATA_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 129 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Adder:sommatore\|DATA_OUT\[3\] " "Info (176357): Destination node Adder:sommatore\|DATA_OUT\[3\]" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adder:sommatore|DATA_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 130 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Adder:sommatore\|DATA_OUT\[4\] " "Info (176357): Destination node Adder:sommatore\|DATA_OUT\[4\]" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adder:sommatore|DATA_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 131 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info (176358): Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 9 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 371 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "48 unused 2.5V 19 29 0 " "Info (176211): Number of I/O pins in group: 48 (unused VREF, 2.5V VCCIO, 19 input, 29 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info (176212): I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info (176215): I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info (176214): Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "Info (176213): I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "Info (176213): I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 26 " "Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "Info (176213): I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "Info (176213): I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info (170195): Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X26_Y31 X38_Y41 " "Info (170196): Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X26_Y31 to location X38_Y41" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "Warning (169177): 2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 2.5 V M10 " "Info (169178): Pin CLK uses I/O standard 2.5 V at M10" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { CLK } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 9 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 82 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EN_SUM_p 2.5 V M9 " "Info (169178): Pin EN_SUM_p uses I/O standard 2.5 V at M9" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { EN_SUM_p } } } { "Datapath.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Datapath.vhd" 12 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_SUM_p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Angelo/Desktop/DATAPATH1/" { { 0 { 0 ""} 0 85 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 29 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "451 " "Info: Peak virtual memory: 451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 09:08:05 2019 " "Info: Processing ended: Tue Apr 23 09:08:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Info: Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Info: Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 09:08:10 2019 " "Info: Processing started: Tue Apr 23 09:08:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Datapath -c Datapath " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Datapath -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 09:08:09 2019 " "Info: Processing started: Tue Apr 23 09:08:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Datapath -c Datapath " "Info: Command: quartus_sta Datapath -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info (115031): Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info (115030): Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "sommatore\|DATA_OUT\[0\]\|combout " "Warning (335094): Node \"sommatore\|DATA_OUT\[0\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sommatore\|DATA_OUT\[2\]\|combout " "Warning (335094): Node \"sommatore\|DATA_OUT\[2\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sommatore\|DATA_OUT\[4\]\|combout " "Warning (335094): Node \"sommatore\|DATA_OUT\[4\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sommatore\|DATA_OUT\[1\]\|combout " "Warning (335094): Node \"sommatore\|DATA_OUT\[1\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sommatore\|DATA_OUT\[3\]\|combout " "Warning (335094): Node \"sommatore\|DATA_OUT\[3\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sommatore\|DATA_OUT\[6\]\|combout " "Warning (335094): Node \"sommatore\|DATA_OUT\[6\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sommatore\|DATA_OUT\[5\]\|combout " "Warning (335094): Node \"sommatore\|DATA_OUT\[5\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sommatore\|DATA_OUT\[8\]\|combout " "Warning (335094): Node \"sommatore\|DATA_OUT\[8\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sommatore\|DATA_OUT\[7\]\|combout " "Warning (335094): Node \"sommatore\|DATA_OUT\[7\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sommatore\|DATA_OUT\[10\]\|combout " "Warning (335094): Node \"sommatore\|DATA_OUT\[10\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sommatore\|DATA_OUT\[9\]\|combout " "Warning (335094): Node \"sommatore\|DATA_OUT\[9\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sommatore\|DATA_OUT\[11\]\|combout " "Warning (335094): Node \"sommatore\|DATA_OUT\[11\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "positivo\|Contatore\|DATA_OUT\[0\]\|combout " "Warning (335094): Node \"positivo\|Contatore\|DATA_OUT\[0\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "positivo\|Contatore\|DATA_OUT\[1\]\|combout " "Warning (335094): Node \"positivo\|Contatore\|DATA_OUT\[1\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "positivo\|Contatore\|DATA_OUT\[2\]\|combout " "Warning (335094): Node \"positivo\|Contatore\|DATA_OUT\[2\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "positivo\|Contatore\|DATA_OUT\[3\]\|combout " "Warning (335094): Node \"positivo\|Contatore\|DATA_OUT\[3\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "positivo\|Contatore\|DATA_OUT\[4\]\|combout " "Warning (335094): Node \"positivo\|Contatore\|DATA_OUT\[4\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "positivo\|Contatore\|DATA_OUT\[5\]\|combout " "Warning (335094): Node \"positivo\|Contatore\|DATA_OUT\[5\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "positivo\|Contatore\|DATA_OUT\[6\]\|combout " "Warning (335094): Node \"positivo\|Contatore\|DATA_OUT\[6\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "positivo\|Contatore\|DATA_OUT\[7\]\|combout " "Warning (335094): Node \"positivo\|Contatore\|DATA_OUT\[7\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "positivo\|Contatore\|DATA_OUT\[8\]\|combout " "Warning (335094): Node \"positivo\|Contatore\|DATA_OUT\[8\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "positivo\|Contatore\|DATA_OUT\[9\]\|combout " "Warning (335094): Node \"positivo\|Contatore\|DATA_OUT\[9\]\|combout\" is a latch" {  } { { "Adder.vhd" "" { Text "C:/Users/Angelo/Desktop/DATAPATH1/Adder.vhd" 20 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 335093 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "369 " "Info: Peak virtual memory: 369 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 09:08:15 2019 " "Info: Processing ended: Tue Apr 23 09:08:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Datapath.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'Datapath.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info (332105): Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "Info (332105): create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name EN_SUM_p EN_SUM_p " "Info (332105): create_clock -period 1.000 -name EN_SUM_p EN_SUM_p" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name EN_P_p EN_P_p " "Info (332105): create_clock -period 1.000 -name EN_P_p EN_P_p" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.614 " "Info (332146): Worst-case setup slack is -4.614" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.614       -51.775 EN_SUM_p  " "Info (332119):    -4.614       -51.775 EN_SUM_p " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.456       -22.330 EN_P_p  " "Info (332119):    -2.456       -22.330 EN_P_p " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.253       -25.952 CLK  " "Info (332119):    -2.253       -25.952 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.095 " "Info (332146): Worst-case hold slack is 0.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095         0.000 CLK  " "Info (332119):     0.095         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.070         0.000 EN_P_p  " "Info (332119):     1.070         0.000 EN_P_p " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.514         0.000 EN_SUM_p  " "Info (332119):     1.514         0.000 EN_SUM_p " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -69.000 CLK  " "Info (332119):    -3.000       -69.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 EN_P_p  " "Info (332119):    -3.000        -3.000 EN_P_p " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 EN_SUM_p  " "Info (332119):    -3.000        -3.000 EN_SUM_p " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.048 " "Info (332146): Worst-case setup slack is -4.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.048       -45.328 EN_SUM_p  " "Info (332119):    -4.048       -45.328 EN_SUM_p " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.127       -19.402 EN_P_p  " "Info (332119):    -2.127       -19.402 EN_P_p " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.964       -21.615 CLK  " "Info (332119):    -1.964       -21.615 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.109 " "Info (332146): Worst-case hold slack is 0.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109         0.000 CLK  " "Info (332119):     0.109         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.017         0.000 EN_P_p  " "Info (332119):     1.017         0.000 EN_P_p " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.424         0.000 EN_SUM_p  " "Info (332119):     1.424         0.000 EN_SUM_p " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -69.000 CLK  " "Info (332119):    -3.000       -69.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 EN_P_p  " "Info (332119):    -3.000        -3.000 EN_P_p " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 EN_SUM_p  " "Info (332119):    -3.000        -3.000 EN_SUM_p " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_SUM_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{EN_P_p\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_SUM_p\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_SUM_p\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -setup 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -setup 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{EN_P_p\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -hold 0.040 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{EN_P_p\}\] -hold 0.040" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.126 " "Info (332146): Worst-case setup slack is -2.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.126       -23.433 EN_SUM_p  " "Info (332119):    -2.126       -23.433 EN_SUM_p " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.418       -14.977 CLK  " "Info (332119):    -1.418       -14.977 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.869        -7.417 EN_P_p  " "Info (332119):    -0.869        -7.417 EN_P_p " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.062 " "Info (332146): Worst-case hold slack is 0.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062         0.000 CLK  " "Info (332119):     0.062         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475         0.000 EN_P_p  " "Info (332119):     0.475         0.000 EN_P_p " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.712         0.000 EN_SUM_p  " "Info (332119):     0.712         0.000 EN_SUM_p " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -70.814 CLK  " "Info (332119):    -3.000       -70.814 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 EN_P_p  " "Info (332119):    -3.000        -3.000 EN_P_p " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 EN_SUM_p  " "Info (332119):    -3.000        -3.000 EN_SUM_p " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 28 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "353 " "Info: Peak virtual memory: 353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 09:08:23 2019 " "Info: Processing ended: Tue Apr 23 09:08:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Info: Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 09:08:33 2019 " "Info: Processing started: Tue Apr 23 09:08:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Datapath -c Datapath " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off Datapath -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Datapath_6_1200mv_85c_slow.vho C:/Users/Angelo/Desktop/DATAPATH1/simulation/modelsim/ simulation " "Info (204019): Generated file Datapath_6_1200mv_85c_slow.vho in folder \"C:/Users/Angelo/Desktop/DATAPATH1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Datapath_6_1200mv_0c_slow.vho C:/Users/Angelo/Desktop/DATAPATH1/simulation/modelsim/ simulation " "Info (204019): Generated file Datapath_6_1200mv_0c_slow.vho in folder \"C:/Users/Angelo/Desktop/DATAPATH1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Datapath_min_1200mv_0c_fast.vho C:/Users/Angelo/Desktop/DATAPATH1/simulation/modelsim/ simulation " "Info (204019): Generated file Datapath_min_1200mv_0c_fast.vho in folder \"C:/Users/Angelo/Desktop/DATAPATH1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Datapath.vho C:/Users/Angelo/Desktop/DATAPATH1/simulation/modelsim/ simulation " "Info (204019): Generated file Datapath.vho in folder \"C:/Users/Angelo/Desktop/DATAPATH1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Datapath_6_1200mv_85c_vhd_slow.sdo C:/Users/Angelo/Desktop/DATAPATH1/simulation/modelsim/ simulation " "Info (204019): Generated file Datapath_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Angelo/Desktop/DATAPATH1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Datapath_6_1200mv_0c_vhd_slow.sdo C:/Users/Angelo/Desktop/DATAPATH1/simulation/modelsim/ simulation " "Info (204019): Generated file Datapath_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Angelo/Desktop/DATAPATH1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Datapath_min_1200mv_0c_vhd_fast.sdo C:/Users/Angelo/Desktop/DATAPATH1/simulation/modelsim/ simulation " "Info (204019): Generated file Datapath_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Angelo/Desktop/DATAPATH1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Datapath_vhd.sdo C:/Users/Angelo/Desktop/DATAPATH1/simulation/modelsim/ simulation " "Info (204019): Generated file Datapath_vhd.sdo in folder \"C:/Users/Angelo/Desktop/DATAPATH1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "310 " "Info: Peak virtual memory: 310 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 09:08:35 2019 " "Info: Processing ended: Tue Apr 23 09:08:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 85 s " "Info (293000): Quartus II Full Compilation was successful. 0 errors, 85 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
