{"vcs1":{"timestamp_begin":1747644736.785024557, "rt":10.56, "ut":10.81, "st":0.72}}
{"vcselab":{"timestamp_begin":1747644747.443315003, "rt":0.51, "ut":0.37, "st":0.14}}
{"link":{"timestamp_begin":1747644748.036661751, "rt":0.57, "ut":0.26, "st":0.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747644736.164787833}
{"VCS_COMP_START_TIME": 1747644736.164787833}
{"VCS_COMP_END_TIME": 1747644748.814299307}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488372}}
{"vcselab": {"peak_mem": 183884}}
