# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lucrarea 2.srcs/sources_1/new/afisare_7seg.v" \
"../../../../Lucrarea 2.srcs/sources_1/new/bin2bcd.v" \
"../../../../Lucrarea 2.srcs/sources_1/new/numarator.v" \
"../../../../Lucrarea 2.srcs/sources_1/new/top_circuit.v" \
"../../../../Lucrarea 2.srcs/sim_1/new/sim_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
