===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.3455 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3091 ( 18.4%)    0.3091 ( 23.0%)  FIR Parser
    1.0532 ( 62.7%)    0.7184 ( 53.4%)  'firrtl.circuit' Pipeline
    0.1288 (  7.7%)    0.0689 (  5.1%)    'firrtl.module' Pipeline
    0.1121 (  6.7%)    0.0599 (  4.5%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0167 (  1.0%)    0.0090 (  0.7%)      LowerCHIRRTL
    0.0110 (  0.7%)    0.0110 (  0.8%)    InferWidths
    0.0524 (  3.1%)    0.0524 (  3.9%)    InferResets
    0.0012 (  0.1%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0019 (  0.1%)    0.0019 (  0.1%)    PrefixModules
    0.0859 (  5.1%)    0.0859 (  6.4%)    LowerFIRRTLTypes
    0.5962 ( 35.5%)    0.3213 ( 23.9%)    'firrtl.module' Pipeline
    0.0854 (  5.1%)    0.0454 (  3.4%)      ExpandWhens
    0.5108 ( 30.4%)    0.2759 ( 20.5%)      Canonicalizer
    0.0214 (  1.3%)    0.0214 (  1.6%)    Inliner
    0.0270 (  1.6%)    0.0270 (  2.0%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1146 (  6.8%)    0.1146 (  8.5%)    'firrtl.module' Pipeline
    0.1146 (  6.8%)    0.1146 (  8.5%)      Canonicalizer
    0.0105 (  0.6%)    0.0105 (  0.8%)    CreateSiFiveMetadata
    0.0033 (  0.2%)    0.0033 (  0.2%)    EmitOMIR
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.1023 (  6.1%)    0.1023 (  7.6%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1386 (  8.2%)    0.1386 ( 10.3%)  'hw.module' Pipeline
    0.0164 (  1.0%)    0.0164 (  1.2%)    HWCleanup
    0.0309 (  1.8%)    0.0309 (  2.3%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0729 (  4.3%)    0.0729 (  5.4%)    Canonicalizer
    0.0012 (  0.1%)    0.0012 (  0.1%)    HWLegalizeModules
    0.0171 (  1.0%)    0.0171 (  1.3%)    PrettifyVerilog
    0.0760 (  4.5%)    0.0760 (  5.6%)  ExportVerilog
    0.0010 (  0.1%)    0.0010 (  0.1%)  Rest
    1.6803 (100.0%)    1.3455 (100.0%)  Total

{
  totalTime: 1.357,
  maxMemory: 71868416
}
