# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1460 0.000128 512 110 1180 148992 5.27018 3.51437 116.334 105.001 230.26 230.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 770 0.000128 2048 100 1820 133376 18.1494 14.3401 546.299 419.38 998.268 998.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1250 0.000512 1024 250 1130 33280 1.44102 1.66752 36.4099 59.3636 98.953 99.0311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 800 6.4e-05 512 170 250 233472 17.277 6.70746 37.6697 209.091 270.959 271.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1670 0.001024 1024 480 470 16448 0.694496 7.00826 26.2851 34.0302 34.0898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 890 0.001024 1024 280 540 13184 0.722336 0.697664 7.50483 26.3312 35.3245 35.4038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1470 6.4e-05 4096 250 10410 280832 81.5511 62.4769 12706.7 1846.24 14697.2 14697.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1360 0.000128 2048 190 3200 142080 17.8599 14.3418 1000.71 419.447 1452.47 1452.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1940 0.001024 1024 260 230 18240 0.745184 3.99686 51.2923 56.0812 56.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 600 0.000512 2048 200 1740 18944 5.07811 3.46474 72.6953 104.748 186.084 186.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1460 0.000128 512 110 1180 149184 5.27331 3.51562 136.309 104.973 250.211 250.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 770 0.000128 2048 100 1820 133344 18.1768 14.3932 628.13 419.28 1080.09 1080.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1250 0.000512 1024 250 1130 33264 1.44525 1.66499 42.5533 59.0509 104.788 104.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 800 6.4e-05 512 170 250 230400 17.2694 6.66429 42.4118 207.398 273.961 274.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1670 0.001024 1024 480 470 16416 0.692704 8.02394 26.6629 35.4225 35.4796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 890 0.001024 1024 280 540 13104 0.722944 0.695296 8.5655 26.3263 36.3812 36.4584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1470 6.4e-05 4096 250 10410 280512 81.826 62.6452 15211.8 1846.96 17203.5 17203.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1360 0.000128 2048 190 3200 141984 17.8904 14.4282 1170.87 423.915 1627.21 1627.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1940 0.001024 1024 260 230 18216 0.748256 4.55066 51.2772 56.6194 56.6682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 600 0.000512 2048 200 1740 18720 5.07898 3.468 83.3098 104.696 196.653 196.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1460 0.000128 512 110 1180 149120 5.26742 3.52099 142.777 105.027 256.732 256.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 770 0.000128 2048 100 1820 133440 18.1489 14.3896 657.171 419.467 1109.28 1109.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1250 0.000512 1024 250 1130 33280 1.44086 1.66496 44.4842 60.0107 107.674 107.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 800 6.4e-05 512 170 250 235520 17.2796 6.72371 45.2045 209.801 279.221 279.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1670 0.001024 1024 480 470 16400 0.694272 8.41296 27.836 36.9829 37.0402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 890 0.001024 1024 280 540 12960 0.7168 0.694208 8.87149 26.2251 36.5769 36.6522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1470 6.4e-05 4096 250 10410 280640 81.623 62.6234 15835.7 1847.73 17827.9 17828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1360 0.000128 2048 190 3200 142080 17.8381 14.3585 1221.8 419.556 1673.66 1673.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1940 0.001024 1024 260 230 18240 0.748032 4.82282 51.3176 56.9323 56.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 600 0.000512 2048 200 1740 18560 5.04522 3.44506 86.7366 104.285 199.614 199.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1460 0.000128 512 110 1180 148992 5.24915 3.51226 133.334 104.78 247.015 247.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 770 0.000128 2048 100 1820 132864 18.1113 14.3548 610.891 418.474 1061.93 1062.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1250 0.000512 1024 250 1130 33216 1.4336 1.66298 41.2308 59.9271 104.325 104.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 800 6.4e-05 512 170 250 227328 17.2506 6.62586 40.8011 206.215 271.106 271.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1670 0.001024 1024 480 470 16416 0.693696 7.85613 26.5437 35.1349 35.1926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 890 0.001024 1024 280 540 13056 0.718848 0.694272 8.3072 26.2697 36.0635 36.1405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1470 6.4e-05 4096 250 10410 280704 81.4211 62.484 14744.1 1844.57 16732.8 16733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1360 0.000128 2048 190 3200 141696 17.7931 14.3319 1135.81 418.543 1586.58 1586.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1940 0.001024 1024 260 230 18144 0.745152 4.37805 51.1892 56.3561 56.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 600 0.000512 2048 200 1740 18816 5.04144 3.45482 81.4551 104.414 194.467 194.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1460 0.000128 512 110 1180 148800 5.29254 3.52461 135.176 104.934 249.066 249.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 770 0.000128 2048 100 1820 133200 18.2381 14.4056 621.028 419.1 1072.87 1072.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1250 0.000512 1024 250 1130 33200 1.44573 1.65667 41.8241 59.9372 104.937 105.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 800 6.4e-05 512 170 250 230400 17.1125 6.80259 41.9486 206.395 272.471 272.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1670 0.001024 1024 480 470 16400 0.693152 7.95782 26.5872 35.2798 35.3377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 890 0.001024 1024 280 540 13000 0.723168 0.694272 8.4704 26.3082 36.2672 36.3439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1470 6.4e-05 4096 250 10410 280800 82.1064 62.7312 14989.6 1847.91 16982.6 16982.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1360 0.000128 2048 190 3200 141600 17.958 14.3831 1148.63 419.188 1600.26 1600.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1940 0.001024 1024 260 230 18200 0.747936 4.45091 51.2946 56.5373 56.5883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 600 0.000512 2048 200 1740 18800 5.07904 3.46726 82.5683 104.559 195.773 195.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1460 0.000128 512 110 1180 148736 5.25936 3.51434 138.09 104.867 251.868 251.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 770 0.000128 2048 100 1820 133056 18.1122 14.4105 635.837 418.839 1087.3 1087.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1250 0.000512 1024 250 1130 33152 1.43565 1.65715 43.1861 59.6461 105.998 106.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 800 6.4e-05 512 170 250 229376 17.2482 6.64317 43.2 207.061 274.369 274.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1670 0.001024 1024 480 470 16352 0.694272 8.17968 27.607 36.522 36.5796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 890 0.001024 1024 280 540 12992 0.716128 0.691776 8.72653 26.135 36.3405 36.4175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1470 6.4e-05 4096 250 10410 280448 81.6405 62.6561 15253.3 1852.62 17250.4 17250.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1360 0.000128 2048 190 3200 141568 17.8223 14.3647 1175.23 418.916 1626.44 1626.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1940 0.001024 1024 260 230 18144 0.743424 4.63053 51.2335 56.6502 56.6974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 600 0.000512 2048 200 1740 18368 5.0305 3.41834 83.0754 103.85 195.477 195.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1460 0.000128 512 110 1180 147840 5.27258 3.52051 139.611 104.532 253.074 253.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 770 0.000128 2048 100 1820 132960 18.2006 14.3605 638.169 418.797 1089.63 1089.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1250 0.000512 1024 250 1130 33120 1.44224 1.66502 43.1763 58.7333 105.089 105.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 800 6.4e-05 512 170 250 230400 17.1096 6.63098 43.4573 206.22 273.631 273.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1670 0.001024 1024 480 470 16320 0.690176 8.15923 26.167 35.0585 35.1171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 890 0.001024 1024 280 540 12720 0.716576 0.690176 8.56931 26.0418 36.0915 36.1668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1470 6.4e-05 4096 250 10410 280320 81.8415 62.5954 15384.5 1844.9 17374.1 17374.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1360 0.000128 2048 190 3200 141600 17.8893 14.3483 1184.52 421.282 1638.14 1638.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1940 0.001024 1024 260 230 18120 0.743424 4.63946 51.1931 56.6192 56.6683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 600 0.000512 2048 200 1740 18720 5.09222 3.47152 84.7153 104.737 198.118 198.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1460 0.000128 512 110 1180 148480 5.25309 3.512 135.814 104.732 249.446 249.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 770 0.000128 2048 100 1820 132608 18.1094 14.3421 615.69 418.293 1066.54 1066.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1250 0.000512 1024 250 1130 33280 1.44262 1.6713 42.1185 59.9286 105.234 105.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 800 6.4e-05 512 170 250 229376 17.6071 6.7095 41.9251 209.188 275.64 275.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1670 0.001024 1024 480 470 16384 0.694784 7.95603 26.7592 35.4528 35.5119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 890 0.001024 1024 280 540 12800 0.71344 0.693376 8.3272 26.08 35.8854 35.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1470 6.4e-05 4096 250 10410 280576 81.6357 62.5528 14907.9 1848.79 16901.1 16901.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1360 0.000128 2048 190 3200 141312 17.8055 14.3524 1143.76 418.355 1594.37 1594.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1940 0.001024 1024 260 230 18176 0.749376 4.51789 51.2967 56.6075 56.6559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 600 0.000512 2048 200 1740 18944 5.07638 3.48774 82.959 107.305 198.93 199.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1460 0.000128 512 110 1180 147456 5.26061 3.50813 136.402 104.344 249.645 249.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 770 0.000128 2048 100 1820 132864 18.1291 14.3497 621.371 418.805 1072.76 1072.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1250 0.000512 1024 250 1130 33024 1.43997 1.66867 42.1189 59.7466 105.046 105.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 800 6.4e-05 512 170 250 221184 17.7533 6.61504 40.8259 206.314 271.72 271.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1670 0.001024 1024 480 470 16320 0.698112 7.97494 26.5736 35.2893 35.3483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 890 0.001024 1024 280 540 12672 0.713728 0.691872 8.35581 26.1482 35.9821 36.0623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1470 6.4e-05 4096 250 10410 280320 81.406 62.4517 15042.7 1843.88 17030.7 17030.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1360 0.000128 2048 190 3200 141312 17.828 14.342 1151.95 418.887 1603.1 1603.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1940 0.001024 1024 260 230 18048 0.743616 4.47645 51.1956 56.4576 56.5095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 600 0.000512 2048 200 1740 18432 5.00835 3.41606 81.3711 103.664 193.56 193.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1460 0.000128 512 110 1180 147200 5.28298 3.51622 144.027 104.376 257.34 257.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 770 0.000128 2048 100 1820 132800 18.1976 14.4018 664.686 419.008 1116.4 1116.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1250 0.000512 1024 250 1130 33200 1.4479 1.66502 45.6737 58.8354 107.697 107.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 800 6.4e-05 512 170 250 230400 17.1238 6.62886 45.5231 206.281 275.77 275.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1670 0.001024 1024 480 470 16200 0.690176 8.5033 26.3711 35.6066 35.6646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 890 0.001024 1024 280 540 12800 0.718848 0.692224 8.9224 26.1475 36.5551 36.6326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1470 6.4e-05 4096 250 10410 280000 81.9507 62.6602 16019.2 1847.5 18011.5 18011.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1360 0.000128 2048 190 3200 141600 17.8898 14.4364 1237.86 419.108 1689.41 1689.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1940 0.001024 1024 260 230 18000 0.743936 4.88458 50.09 55.7627 55.8119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 600 0.000512 2048 200 1740 18400 5.02813 3.41738 86.9333 108.458 203.934 204.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1460 0.000128 512 110 1180 147456 5.28138 3.51408 163.918 104.731 277.588 277.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 770 0.000128 2048 100 1820 132096 18.133 14.3852 774.7 418.28 1225.6 1225.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1250 0.000512 1024 250 1130 32768 1.42611 1.65254 52.4736 58.1183 113.747 113.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 800 6.4e-05 512 170 250 229376 17.835 6.71078 53.302 209.091 287.16 287.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1670 0.001024 1024 480 470 16128 0.687872 9.90246 26.5409 37.1735 37.2361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 890 0.001024 1024 280 540 12288 0.71392 0.685728 9.89402 25.8867 37.2554 37.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1470 6.4e-05 4096 250 10410 279552 81.235 62.3458 18613.9 1843.21 20600.9 20601.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1360 0.000128 2048 190 3200 141312 17.8059 14.3877 1430.57 418.339 1881.2 1881.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1940 0.001024 1024 260 230 17920 0.7424 5.74918 50.0533 56.5903 56.6417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 600 0.000512 2048 200 1740 17408 5.00429 3.36259 96.0765 102.454 207 207.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1460 0.000128 512 110 1185 148992 5.25136 3.51334 118.29 104.998 232.193 232.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 770 0.000128 2048 100 1815 133376 18.1367 14.3802 539.13 419.354 991.105 991.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1250 0.000512 1024 250 1140 33408 1.4384 1.66992 35.8525 60.7893 99.8233 99.9002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 800 6.4e-05 512 170 255 235520 17.2005 6.7072 70.3098 209.102 303.536 303.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1670 0.001024 1024 480 480 16448 0.694656 12.9846 27.8692 41.5926 41.6507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 890 0.001024 1024 280 540 13056 0.719168 0.694272 13.3831 26.292 41.1571 41.2324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1470 6.4e-05 4096 250 10410 280960 81.4669 62.4927 13088 1846.85 15079.1 15079.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1360 0.000128 2048 190 3210 142080 17.834 14.3565 1004.39 419.41 1456.1 1456.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1940 0.001024 1024 260 225 18304 0.748704 3.75808 51.3103 55.859 55.9184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 600 0.000512 2048 200 1740 18816 5.08112 3.46416 80.2893 104.678 193.616 193.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1460 0.000128 512 110 1185 149120 5.29082 3.51846 118.486 105 232.437 232.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 770 0.000128 2048 100 1815 133440 18.2047 14.4328 544.96 419.37 997.071 997.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1250 0.000512 1024 250 1140 33360 1.44384 1.6632 36.7224 59.4368 99.3401 99.4158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 800 6.4e-05 512 170 255 235520 17.3707 6.73232 73.51 209.789 307.62 307.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1670 0.001024 1024 480 480 16440 0.698144 6.9825 26.547 34.271 34.3266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 890 0.001024 1024 280 540 13040 0.724032 0.694208 7.32835 26.2805 35.097 35.1703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1470 6.4e-05 4096 250 10410 280800 82.0043 62.6419 13177.7 1846.39 15168.9 15169.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1360 0.000128 2048 190 3210 142080 17.9251 14.436 1015.26 419.45 1467.18 1467.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1940 0.001024 1024 260 225 18280 0.768 3.82794 51.2941 55.934 55.9829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 600 0.000512 2048 200 1740 18720 5.09917 3.4711 70.9625 104.611 184.249 184.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1460 0.000128 512 110 1185 148608 5.26739 3.51539 119.242 104.846 233.011 233.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 770 0.000128 2048 100 1815 133248 18.149 14.4564 539.199 419.267 991.175 991.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1250 0.000512 1024 250 1140 33408 1.44352 1.66931 36.2337 60.4886 99.909 99.9854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 800 6.4e-05 512 170 255 233472 17.2142 6.68896 37.516 208.443 270.077 270.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1670 0.001024 1024 480 480 16416 0.696096 6.95104 27.9778 35.668 35.7242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 890 0.001024 1024 280 540 12960 0.717152 0.690176 7.24614 26.2245 34.9479 35.0252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1470 6.4e-05 4096 250 10410 280896 81.6716 62.5541 13159.2 1846.88 15150.5 15150.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1360 0.000128 2048 190 3210 141888 17.8419 14.3482 1007.93 419.32 1459.55 1459.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1940 0.001024 1024 260 225 18288 0.745504 3.85235 51.3122 55.9539 56.0009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 600 0.000512 2048 200 1740 18816 5.09594 3.47136 71.588 104.903 185.16 185.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1460 0.000128 512 110 1185 148736 5.2857 3.52051 120.788 104.755 234.485 234.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 770 0.000128 2048 100 1815 133280 18.2062 14.4138 554.116 418.966 1005.8 1005.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1250 0.000512 1024 250 1140 33376 1.44998 1.66502 37.3144 59.4781 99.9769 100.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 800 6.4e-05 512 170 255 236544 17.1631 6.72973 39.3525 209.275 272.731 272.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1670 0.001024 1024 480 480 16408 0.694016 7.17008 26.295 34.2028 34.2629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 890 0.001024 1024 280 540 12880 0.718848 0.689952 7.46154 26.1915 35.1349 35.2105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1470 6.4e-05 4096 250 10410 280672 81.9536 62.6238 13361.6 1845 15351.3 15351.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1360 0.000128 2048 190 3210 142016 17.9153 14.3957 1032.46 429.146 1494.02 1494.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1940 0.001024 1024 260 225 18256 0.745344 3.93216 51.2512 55.9735 56.0219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 600 0.000512 2048 200 1740 18816 5.11245 3.47408 72.6188 104.823 186.136 186.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1460 0.000128 512 110 1185 148992 5.26531 3.51027 121.343 104.906 235.166 235.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 770 0.000128 2048 100 1815 133376 18.1488 14.3949 563.708 418.983 1015.34 1015.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1250 0.000512 1024 250 1140 33280 1.43984 1.66816 37.9796 59.2462 100.404 100.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 800 6.4e-05 512 170 255 233472 17.2771 6.70717 39.7676 208.888 272.854 273.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1670 0.001024 1024 480 480 16384 0.69392 7.37939 26.8675 34.9815 35.0418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 890 0.001024 1024 280 540 13056 0.720192 0.694016 7.73277 26.3061 35.5255 35.6024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1470 6.4e-05 4096 250 10410 280832 81.5448 62.4711 13116.4 1844.46 15105.1 15105.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1360 0.000128 2048 190 3210 142080 17.8341 14.3362 1036.34 419.031 1487.65 1487.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1940 0.001024 1024 260 225 18240 0.745472 4.0047 51.2432 56.0355 56.0865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 600 0.000512 2048 200 1740 18688 5.07914 3.46758 74.3913 104.65 187.688 187.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1460 0.000128 512 110 1185 148608 5.27846 3.52042 139.609 104.894 253.443 253.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 770 0.000128 2048 100 1815 133344 18.1674 14.3831 643.123 418.933 1094.71 1094.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1250 0.000512 1024 250 1140 33264 1.44384 1.66298 44.058 58.8038 106.039 106.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 800 6.4e-05 512 170 255 230400 17.2624 6.66387 44.6351 207.227 276.003 276.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1670 0.001024 1024 480 480 16344 0.692224 8.40685 26.5062 35.6481 35.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 890 0.001024 1024 280 540 12960 0.723136 0.69504 8.82278 26.3027 36.6164 36.6897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1470 6.4e-05 4096 250 10410 280512 81.7727 62.6341 15415.9 1845.43 17405.9 17406.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1360 0.000128 2048 190 3210 141984 17.8816 14.3626 1193.84 419.006 1645.2 1645.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1940 0.001024 1024 260 225 18216 0.744832 4.53414 51.216 56.5379 56.5842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 600 0.000512 2048 200 1740 18720 5.08973 3.46522 85.3419 104.613 198.611 198.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1460 0.000128 512 110 1185 149120 5.26656 3.51456 136.796 104.927 250.641 250.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 770 0.000128 2048 100 1815 133440 18.1308 14.3648 628.668 419.056 1080.32 1080.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1250 0.000512 1024 250 1140 33280 1.4377 1.66678 43.0186 59.8759 106.069 106.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 800 6.4e-05 512 170 255 235520 17.2831 6.72598 44.4701 209.612 278.302 278.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1670 0.001024 1024 480 480 16400 0.693696 8.27667 26.9005 35.9132 35.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 890 0.001024 1024 280 540 12960 0.716992 0.690176 8.63846 26.2044 36.32 36.3991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1470 6.4e-05 4096 250 10410 280640 81.5909 62.6164 15006.3 1845.91 16996.6 16996.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1360 0.000128 2048 190 3210 142080 17.8413 14.3584 1166.57 419.146 1618.02 1618.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1940 0.001024 1024 260 225 18240 0.745472 4.45645 51.2575 56.5018 56.5534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 600 0.000512 2048 200 1740 18560 5.04502 3.44538 82.8632 104.663 196.12 196.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1460 0.000128 512 110 1185 148224 5.26182 3.50822 143.964 104.777 257.65 257.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 770 0.000128 2048 100 1815 132864 18.1046 14.3453 667.7 418.483 1118.73 1118.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1250 0.000512 1024 250 1140 33216 1.43005 1.66038 45.9603 60.6599 109.782 109.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 800 6.4e-05 512 170 255 227328 17.2544 6.61309 46.1106 206.21 276.4 276.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1670 0.001024 1024 480 480 16320 0.690272 8.77843 26.4643 35.9776 36.0386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 890 0.001024 1024 280 540 12864 0.718848 0.694272 9.0697 26.2698 36.8265 36.9049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1470 6.4e-05 4096 250 10410 280704 81.3762 62.4664 15956.6 1844.85 17945.5 17945.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1360 0.000128 2048 190 3210 141696 17.7874 14.439 1237.41 418.511 1688.25 1688.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1940 0.001024 1024 260 225 18240 0.743744 4.75136 51.2831 56.8218 56.8748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 600 0.000512 2048 200 1740 18432 5.04573 3.45626 87.3575 104.411 200.37 200.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1460 0.000128 512 110 1185 148800 5.28602 3.52154 145.239 104.847 259.031 259.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 770 0.000128 2048 100 1815 133200 18.2318 14.3743 663.362 418.744 1114.82 1114.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1250 0.000512 1024 250 1140 33200 1.44237 1.656 45.5267 59.7111 108.408 108.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 800 6.4e-05 512 170 255 230400 17.1044 6.63056 46.4097 206.211 276.569 276.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1670 0.001024 1024 480 480 16300 0.694112 8.71136 27.4931 36.9402 37.0004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 890 0.001024 1024 280 540 13000 0.72352 0.695712 9.15718 26.2842 36.9308 37.0074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1470 6.4e-05 4096 250 10410 280800 82.004 62.7168 15894.1 1846.41 17885.5 17885.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1360 0.000128 2048 190 3210 141600 17.9355 14.3872 1227 418.744 1678.17 1678.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1940 0.001024 1024 260 225 18200 0.741728 4.74755 51.2346 56.7677 56.8156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 600 0.000512 2048 200 1740 18400 5.08323 3.46874 86.4578 104.47 199.576 199.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1460 0.000128 512 110 1185 148736 5.26474 3.51264 145.67 104.803 259.387 259.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 770 0.000128 2048 100 1815 133056 18.1169 14.3565 668.627 418.581 1119.78 1119.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1250 0.000512 1024 250 1140 33152 1.43155 1.6552 45.8209 58.5523 107.533 107.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 800 6.4e-05 512 170 255 229376 17.2541 6.64285 46.4292 206.939 277.478 277.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1670 0.001024 1024 480 480 16352 0.694272 8.80323 27.6198 37.1612 37.2223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 890 0.001024 1024 280 540 12768 0.7168 0.690496 9.14314 26.1203 36.7438 36.8207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1470 6.4e-05 4096 250 10410 280448 81.6443 62.6295 15999.5 1847.21 17991.2 17991.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1360 0.000128 2048 190 3210 141568 17.8155 14.3779 1238.58 418.65 1689.53 1689.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1940 0.001024 1024 260 225 18144 0.742368 4.70189 51.1781 56.6653 56.7153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 600 0.000512 2048 200 1740 18368 5.02653 3.42221 87.1317 103.784 199.464 199.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1460 0.000128 512 110 1185 147840 5.27245 3.51642 142.48 104.511 255.918 256.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 770 0.000128 2048 100 1815 132960 18.1895 14.3755 655.837 418.68 1107.19 1107.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1250 0.000512 1024 250 1140 33120 1.44179 1.66656 44.9602 59.8426 107.986 108.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 800 6.4e-05 512 170 255 230400 17.118 6.63347 45.7404 206.171 275.869 276.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1670 0.001024 1024 480 480 16320 0.693024 8.61389 27.5484 36.8989 36.9573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 890 0.001024 1024 280 540 12720 0.716448 0.686752 8.97088 26.0335 36.4787 36.5525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1470 6.4e-05 4096 250 10410 280320 81.7614 62.591 15820.6 1844.39 17809.6 17809.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1360 0.000128 2048 190 3210 141600 17.8792 14.3532 1219.07 418.775 1670.18 1670.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1940 0.001024 1024 260 225 18120 0.743136 4.7184 50.0957 55.5988 55.6483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 600 0.000512 2048 200 1740 18720 5.09107 3.47213 87.4369 104.706 200.806 200.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1460 0.000128 512 110 1185 148480 5.25466 3.50755 137.383 104.646 250.931 251.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 770 0.000128 2048 100 1815 132608 18.1018 14.3367 627.398 417.935 1077.88 1077.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1250 0.000512 1024 250 1140 33280 1.44179 1.67322 43.3126 59.8322 106.332 106.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 800 6.4e-05 512 170 255 229376 17.5963 6.70614 43.698 209.004 277.214 277.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1670 0.001024 1024 480 480 16256 0.690912 8.23904 26.1781 35.1508 35.2106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 890 0.001024 1024 280 540 12800 0.714752 0.690176 8.55866 26.0582 36.0948 36.1695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1470 6.4e-05 4096 250 10410 280576 81.5799 62.5488 15161 1847.28 17152.7 17152.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1360 0.000128 2048 190 3210 141312 17.7845 14.3381 1164.05 417.995 1614.28 1614.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1940 0.001024 1024 260 225 18176 0.745472 4.49398 51.2424 56.5257 56.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 600 0.000512 2048 200 1740 18432 5.08314 3.48269 82.6077 104.855 196.133 196.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1460 0.000128 512 110 1185 147456 5.25962 3.50781 155.318 104.415 268.641 268.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 770 0.000128 2048 100 1815 132864 18.1128 14.3729 732.292 419.086 1183.97 1184.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1250 0.000512 1024 250 1140 33024 1.44144 1.67034 50.238 58.6111 112.034 112.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 800 6.4e-05 512 170 255 221184 17.7428 6.60957 49.525 206.445 280.539 280.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1670 0.001024 1024 480 480 16128 0.690176 9.59734 26.3269 36.656 36.7171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 890 0.001024 1024 280 540 12672 0.715296 0.688864 9.83894 26.1673 37.4827 37.5588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1470 6.4e-05 4096 250 10410 280320 81.3345 62.4401 17489.7 1845.16 19478.9 19479.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1360 0.000128 2048 190 3210 141312 17.8074 14.361 1350.54 419.27 1802.09 1802.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1940 0.001024 1024 260 225 18048 0.74352 5.27187 50.1195 56.1801 56.2276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 600 0.000512 2048 200 1740 17664 5.0361 3.41402 92.6644 103.73 204.946 205.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1460 0.000128 512 110 1185 147200 5.27046 3.51619 158.098 104.461 271.482 271.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 770 0.000128 2048 100 1815 132800 18.1943 14.3667 733.199 419.362 1185.22 1185.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1250 0.000512 1024 250 1140 33200 1.44605 1.66694 50.6283 59.7795 113.592 113.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 800 6.4e-05 512 170 255 230400 17.1249 6.63757 51.9067 206.449 282.332 282.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1670 0.001024 1024 480 480 16200 0.690176 9.73648 26.4315 36.8992 36.9584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 890 0.001024 1024 280 540 12800 0.716992 0.690176 9.98611 26.1775 37.6429 37.7179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1470 6.4e-05 4096 250 10410 280000 81.8641 62.6448 17670 1849.02 19663.8 19663.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1360 0.000128 2048 190 3210 141600 17.8849 14.377 1366.32 424.789 1823.47 1823.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1940 0.001024 1024 260 225 18000 0.741376 5.29613 50.0676 56.1472 56.1964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 600 0.000512 2048 200 1740 17600 5.05978 3.41882 92.4017 103.757 204.737 204.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1460 0.000128 512 110 1185 147456 5.28646 3.51424 145.392 104.73 259.06 259.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 770 0.000128 2048 100 1815 132096 18.1453 14.3354 667.404 418.286 1118.28 1118.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1250 0.000512 1024 250 1140 32768 1.42704 1.64659 45.7982 59.2288 108.174 108.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 800 6.4e-05 512 170 255 229376 17.6027 6.70781 47.1673 209.091 280.782 280.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1670 0.001024 1024 480 480 16128 0.693024 8.7736 26.6476 36.1574 36.2131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 890 0.001024 1024 280 540 12288 0.712704 0.683008 8.93824 25.8857 36.2908 36.3663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1470 6.4e-05 4096 250 10410 279552 81.2205 62.3677 16075.7 1843.2 18062.8 18063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1360 0.000128 2048 190 3210 141312 17.796 14.3483 1243.25 418.419 1693.92 1694.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1940 0.001024 1024 260 225 17920 0.739168 4.88448 50.0174 55.6846 55.7302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 600 0.000512 2048 200 1740 17408 5.01142 3.36282 83.8278 102.455 194.756 194.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1460 0.000128 512 110 1180 148992 5.25411 3.51434 112.678 105.006 226.591 226.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 770 0.000128 2048 100 1820 133376 18.1285 14.4671 509.312 419.403 961.421 961.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1250 0.000512 1024 250 1140 33344 1.44131 1.66656 34.1654 59.587 96.9338 97.0138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 800 6.4e-05 512 170 260 233472 17.3281 6.71334 66.7835 209.133 300.176 300.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1670 0.001024 1024 480 480 16448 0.69632 6.59344 26.6342 33.9662 34.0263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 890 0.001024 1024 280 540 13056 0.718848 0.695104 12.5394 26.2967 40.3207 40.3954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1470 6.4e-05 4096 250 10420 280960 81.5211 62.4985 12327.4 1847.02 14318.6 14318.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1360 0.000128 2048 190 3200 141952 17.8326 14.3432 945.85 419.46 1397.59 1397.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1940 0.001024 1024 260 240 18240 0.750496 3.78483 51.3282 55.9067 55.9659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 600 0.000512 2048 200 1740 18688 5.07728 3.46765 67.0725 104.688 180.409 180.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1460 0.000128 512 110 1180 149120 5.28627 3.52275 125.218 104.882 239.045 239.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 770 0.000128 2048 100 1820 133280 18.2027 14.377 574.008 418.908 1025.6 1025.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1250 0.000512 1024 250 1140 33360 1.44685 1.66502 38.8096 60.4485 102.442 102.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 800 6.4e-05 512 170 260 232960 17.4855 6.73587 40.4293 209.552 274.417 274.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1670 0.001024 1024 480 480 16440 0.696416 7.42314 26.3038 34.4644 34.5236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 890 0.001024 1024 280 540 13040 0.720832 0.694272 7.8096 26.2515 35.5446 35.6171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1470 6.4e-05 4096 250 10420 280800 81.8271 62.6037 13830.1 1844.33 15819 15819.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1360 0.000128 2048 190 3200 141920 17.9076 14.3794 1063.67 429.356 1525.42 1525.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1940 0.001024 1024 260 240 18200 0.745472 4.28723 51.2555 56.3306 56.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 600 0.000512 2048 200 1740 18720 5.08486 3.46522 75.8367 104.497 188.988 189.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1460 0.000128 512 110 1180 148608 5.26598 3.51926 116.505 104.748 230.181 230.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 770 0.000128 2048 100 1820 133248 18.134 14.349 535.797 418.868 987.258 987.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1250 0.000512 1024 250 1140 33312 1.44051 1.66707 36.0817 59.3786 98.641 98.7192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 800 6.4e-05 512 170 260 230400 17.4123 6.68528 37.0365 208.245 269.595 269.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1670 0.001024 1024 480 480 16416 0.694336 6.91814 26.2875 33.9421 34.0013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 890 0.001024 1024 280 540 12960 0.718848 0.692224 7.23677 26.2045 34.9235 35.0018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1470 6.4e-05 4096 250 10420 280896 81.6385 62.5749 12880 1845.08 14869.5 14869.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1360 0.000128 2048 190 3200 141888 17.8299 14.3521 992.24 418.948 1443.48 1443.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1940 0.001024 1024 260 240 18192 0.745152 3.95654 51.2613 56.0054 56.0543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 600 0.000512 2048 200 1740 18816 5.08157 3.47469 71.1092 104.801 184.569 184.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1460 0.000128 512 110 1180 148736 5.28352 3.51962 120.265 104.826 234.028 234.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 770 0.000128 2048 100 1820 133280 18.1978 14.3612 543.426 419.275 995.363 995.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1250 0.000512 1024 250 1140 33376 1.44806 1.66733 37.1851 60.4543 100.824 100.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 800 6.4e-05 512 170 260 232960 17.4229 6.73043 38.6963 209.433 272.492 272.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1670 0.001024 1024 480 480 16408 0.69584 7.13536 26.7952 34.6676 34.7265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 890 0.001024 1024 280 540 12880 0.71984 0.694272 7.45002 26.2109 35.145 35.2236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1470 6.4e-05 4096 250 10420 280672 81.8065 62.6176 13040.6 1846.35 15031.5 15031.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1360 0.000128 2048 190 3200 142016 17.8914 14.3605 1003.01 419.334 1454.69 1454.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1940 0.001024 1024 260 240 18200 0.743968 4.12909 51.3065 56.2245 56.2726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 600 0.000512 2048 200 1740 18816 5.10125 3.47638 72.2944 104.908 185.877 185.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1460 0.000128 512 110 1180 148992 5.26189 3.50822 117.195 104.944 231.045 231.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 770 0.000128 2048 100 1820 133376 18.1371 14.3951 547.841 419.146 999.622 999.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1250 0.000512 1024 250 1140 33280 1.43798 1.66864 36.8681 60.0608 100.107 100.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 800 6.4e-05 512 170 260 233472 17.2702 6.70678 38.9438 208.974 272.108 272.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1670 0.001024 1024 480 480 16384 0.694272 7.19398 27.7899 35.7186 35.7796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 890 0.001024 1024 280 540 13056 0.723456 0.69296 7.57005 26.3151 35.3735 35.4483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1470 6.4e-05 4096 250 10420 280832 81.4511 62.5321 12641 1845.2 14630.4 14630.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1360 0.000128 2048 190 3200 141824 17.8426 14.3506 997.371 419.213 1448.88 1448.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1940 0.001024 1024 260 240 18176 0.743712 4.16269 51.2633 56.2123 56.2606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 600 0.000512 2048 200 1740 18688 5.07296 3.46707 72.2038 104.689 185.532 185.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1460 0.000128 512 110 1180 148608 5.2743 3.51846 146.63 104.966 260.528 260.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 770 0.000128 2048 100 1820 133056 18.1803 14.3963 675.124 419.244 1127.05 1127.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1250 0.000512 1024 250 1140 33264 1.4417 1.66067 46.5454 58.7112 108.433 108.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 800 6.4e-05 512 170 260 230400 17.2676 6.66346 47.6096 207.379 279.129 279.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1670 0.001024 1024 480 480 16344 0.690784 8.93197 26.5178 36.1844 36.2435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 890 0.001024 1024 280 540 12960 0.722816 0.692384 9.29792 26.3206 37.1045 37.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1470 6.4e-05 4096 250 10420 280512 81.763 62.6553 16126.4 1846.81 18117.8 18118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1360 0.000128 2048 190 3200 141984 17.8557 14.408 1245.12 419.252 1696.74 1696.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1940 0.001024 1024 260 240 18144 0.744192 5.04861 51.2471 57.0852 57.1349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 600 0.000512 2048 200 1740 18720 5.0767 3.46928 89.4182 104.687 202.753 202.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1460 0.000128 512 110 1180 147456 5.26806 3.51232 107.081 104.66 220.66 220.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 770 0.000128 2048 100 1820 133056 18.1481 14.3631 470.42 419.518 922.552 922.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1250 0.000512 1024 250 1140 33120 1.44141 1.66736 32.4437 60.9199 96.5406 96.6183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 800 6.4e-05 512 170 260 221184 17.4409 6.57469 32.1142 204.38 260.719 260.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1670 0.001024 1024 480 480 16272 0.691584 6.19213 27.3467 34.2719 34.3286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 890 0.001024 1024 280 540 12672 0.718848 0.692736 6.42486 26.2241 34.1324 34.2087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1470 6.4e-05 4096 250 10420 280512 81.5838 62.613 11175.1 1847.86 13167.4 13167.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1360 0.000128 2048 190 3200 141696 17.8239 14.3544 863.751 419.598 1315.63 1315.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1940 0.001024 1024 260 240 18000 0.741728 3.67206 50.1 54.5574 54.6046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 600 0.000512 2048 200 1740 18432 5.0393 3.44064 61.7362 104.125 174.441 174.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1460 0.000128 512 110 1180 149120 5.26352 3.51942 142.673 105.013 256.611 256.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 770 0.000128 2048 100 1820 133120 18.1554 14.4503 651.391 419.424 1103.52 1103.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1250 0.000512 1024 250 1140 33280 1.4385 1.66502 44.5239 59.815 107.515 107.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 800 6.4e-05 512 170 260 230400 17.6278 6.72451 45.4499 209.779 279.792 279.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1670 0.001024 1024 480 480 16400 0.69632 8.56496 26.327 35.6306 35.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 890 0.001024 1024 280 540 12960 0.718848 0.692128 8.93699 26.2248 36.6416 36.7204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1470 6.4e-05 4096 250 10420 280640 81.5841 62.6135 15637.9 1847.73 17630.1 17630.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1360 0.000128 2048 190 3200 141760 17.8333 14.3604 1208.21 419.541 1660.04 1660.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1940 0.001024 1024 260 240 18160 0.748224 5.00531 51.2784 57.0765 57.1241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 600 0.000512 2048 200 1740 18560 5.04368 3.44797 86.1506 104.279 199.021 199.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1460 0.000128 512 110 1180 147200 5.23619 3.50624 104.628 104.232 217.742 217.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 770 0.000128 2048 100 1820 132480 18.0518 14.3606 452.313 418.019 902.847 902.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1250 0.000512 1024 250 1140 32960 1.43357 1.66368 31.3069 59.56 94.0381 94.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 800 6.4e-05 512 170 260 225280 17.4629 6.62118 31.6724 206.451 262.42 262.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1670 0.001024 1024 480 480 16320 0.697024 6.0231 26.3352 33.099 33.1551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 890 0.001024 1024 280 540 12800 0.716288 0.691008 6.36461 26.1193 33.9599 34.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1470 6.4e-05 4096 250 10420 280320 81.675 62.595 10835.9 1850.46 12830.8 12831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1360 0.000128 2048 190 3200 140800 17.7526 14.4028 831.44 418.022 1281.72 1281.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1940 0.001024 1024 260 240 18080 0.74736 3.44474 51.286 55.5219 55.5708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 600 0.000512 2048 200 1740 17920 5.01328 3.41194 58.2944 103.655 170.475 170.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1460 0.000128 512 110 1180 148224 5.25875 3.51053 133.057 104.781 246.747 246.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 770 0.000128 2048 100 1820 132864 18.1043 14.334 608.416 418.481 1059.44 1059.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1250 0.000512 1024 250 1140 33024 1.43338 1.66294 41.5234 58.6281 103.32 103.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 800 6.4e-05 512 170 260 227328 17.2527 6.61709 42.2124 206.215 272.51 272.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1670 0.001024 1024 480 480 16320 0.692416 7.99878 26.4321 35.1664 35.2225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 890 0.001024 1024 280 540 12864 0.71856 0.691072 8.33584 26.2673 36.0828 36.1585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1470 6.4e-05 4096 250 10420 280704 81.3127 62.5104 14671.6 1844.66 16660.3 16660.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1360 0.000128 2048 190 3200 141696 17.7929 14.3353 1129.03 418.547 1579.81 1579.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1940 0.001024 1024 260 240 18144 0.746752 4.6048 51.2652 56.659 56.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 600 0.000512 2048 200 1740 18432 5.05846 3.45834 80.1239 104.414 193.155 193.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1460 0.000128 512 110 1180 147456 5.25462 3.50902 99.3762 104.425 212.704 212.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 770 0.000128 2048 100 1820 132864 18.1313 14.3457 434.582 419.137 886.298 886.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1250 0.000512 1024 250 1140 33024 1.4377 1.66979 29.9628 59.7236 92.8689 92.9447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 800 6.4e-05 512 170 260 221184 17.7443 7.20691 29.9136 206.472 261.552 261.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1670 0.001024 1024 480 480 16128 0.690592 5.7305 26.3511 32.8163 32.8725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 890 0.001024 1024 280 540 12672 0.71712 0.688576 6.11363 26.1644 33.757 33.8347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1470 6.4e-05 4096 250 10420 280320 81.3519 62.4383 10356.9 1845.31 12346.2 12346.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1360 0.000128 2048 190 3200 141312 17.7981 14.3484 801.813 419.139 1253.21 1253.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1940 0.001024 1024 260 240 18048 0.745504 3.33427 51.2834 55.4064 55.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 600 0.000512 2048 200 1740 17664 5.03645 3.41811 54.9011 103.743 167.2 167.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1460 0.000128 512 110 1180 148800 5.2863 3.52144 138.848 104.843 252.64 252.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 770 0.000128 2048 100 1820 133200 18.2239 14.4431 637.535 418.748 1089.05 1089.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1250 0.000512 1024 250 1140 33200 1.4408 1.65606 43.8085 58.5891 105.561 105.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 800 6.4e-05 512 170 260 224000 17.5787 6.656 43.6592 206.209 274.311 274.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1670 0.001024 1024 480 480 16300 0.692736 8.40499 26.4367 35.5775 35.6353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 890 0.001024 1024 280 540 13000 0.7216 0.694272 8.86525 26.286 36.6379 36.7124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1470 6.4e-05 4096 250 10420 280800 82.0024 62.7032 15258.3 1846.42 17249.6 17249.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1360 0.000128 2048 190 3200 141600 17.9367 14.3746 1173.86 418.833 1625.11 1625.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1940 0.001024 1024 260 240 18100 0.743424 4.72771 51.2087 56.7241 56.7717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 600 0.000512 2048 200 1740 18400 5.08413 3.46896 83.1043 104.467 196.223 196.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1460 0.000128 512 110 1180 147200 5.28192 3.51642 100.775 104.464 214.181 214.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 770 0.000128 2048 100 1820 132800 18.205 14.383 448.149 419.37 900.214 900.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1250 0.000512 1024 250 1140 33200 1.44195 1.66435 31.1274 58.7766 93.0856 93.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 800 6.4e-05 512 170 260 217600 18.0544 6.63315 30.1641 206.688 261.758 261.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1670 0.001024 1024 480 480 16200 0.692416 5.94016 27.5132 34.1946 34.2505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 890 0.001024 1024 280 540 12800 0.717952 0.69072 6.3673 26.1693 34.0178 34.0951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1470 6.4e-05 4096 250 10420 280000 81.8881 62.6682 10659.7 1848.94 12653.4 12653.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1360 0.000128 2048 190 3200 141600 17.886 14.3708 823.857 419.435 1275.66 1275.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1940 0.001024 1024 260 240 18000 0.742496 3.39392 51.2286 55.4068 55.4554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 600 0.000512 2048 200 1740 17600 5.06125 3.42035 56.3941 103.755 168.738 168.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1460 0.000128 512 110 1180 148736 5.26038 3.5113 170.621 104.763 284.296 284.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 770 0.000128 2048 100 1820 133056 18.1106 14.3585 812.926 418.415 1263.92 1264.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1250 0.000512 1024 250 1140 33152 1.4336 1.65264 55.7989 58.4036 117.36 117.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 800 6.4e-05 512 170 260 229376 17.2509 6.64445 57.0705 206.855 288.04 288.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1670 0.001024 1024 480 480 16352 0.692576 10.7053 26.2824 37.7248 37.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 890 0.001024 1024 280 540 12768 0.713408 0.688416 11.1282 26.1115 38.7129 38.7814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1470 6.4e-05 4096 250 10420 280448 81.6315 62.5951 19282.9 1847.7 21275.1 21275.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1360 0.000128 2048 190 3200 141568 17.805 14.3502 1485.18 418.551 1936 1936.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1940 0.001024 1024 260 240 18144 0.75072 6.16838 51.2783 58.2405 58.2908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 600 0.000512 2048 200 1740 18368 5.02346 3.41914 105.875 103.746 218.163 218.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1460 0.000128 512 110 1180 148736 5.25725 3.50822 111.56 104.865 225.327 225.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 770 0.000128 2048 100 1820 132608 18.116 14.4508 526.26 418.814 977.748 977.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1250 0.000512 1024 250 1140 32704 1.42874 1.65274 35.9731 59.3249 98.4502 98.5313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 800 6.4e-05 512 170 260 215040 17.5117 8.47379 35.6088 202.184 263.992 264.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1670 0.001024 1024 480 480 16128 0.694784 6.9879 26.1335 33.861 33.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 890 0.001024 1024 280 540 12544 0.718912 0.696352 7.0816 26.2708 34.8394 34.9144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1470 6.4e-05 4096 250 10420 279552 81.6762 62.6128 12700.3 1847.98 14692.8 14693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1360 0.000128 2048 190 3200 141568 17.7692 14.3508 975.906 418.821 1426.95 1427.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1940 0.001024 1024 260 240 17920 0.743424 4.22093 50.0739 55.0818 55.1321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 600 0.000512 2048 200 1740 17920 5.04842 3.44717 67.0951 104.069 179.762 179.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1460 0.000128 512 110 1180 147840 5.27494 3.51875 164.517 104.529 277.987 278.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 770 0.000128 2048 100 1820 132960 18.1785 14.3571 775.981 418.786 1227.41 1227.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1250 0.000512 1024 250 1140 33120 1.44608 1.66547 53.1973 58.6017 114.985 115.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 800 6.4e-05 512 170 260 222720 17.6808 6.63574 53.2419 206.214 283.994 284.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1670 0.001024 1024 480 480 16320 0.694208 10.2748 26.2535 37.2643 37.3228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 890 0.001024 1024 280 540 12720 0.7168 0.68672 10.6593 26.0406 38.179 38.2576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1470 6.4e-05 4096 250 10420 280320 81.7084 62.5849 18595.3 1844.85 20584.6 20584.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1360 0.000128 2048 190 3200 141600 17.8738 14.3442 1425.79 418.863 1876.97 1877.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1940 0.001024 1024 260 240 18120 0.748672 5.97747 51.2651 58.0357 58.0874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 600 0.000512 2048 200 1740 18720 5.09258 3.47731 103.629 104.73 217.03 217.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1460 0.000128 512 110 1180 147840 5.27133 3.51062 117.045 104.703 230.666 230.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 770 0.000128 2048 100 1820 132480 18.1168 14.3478 525.006 418.364 975.936 976.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1250 0.000512 1024 250 1140 32640 1.4295 1.64278 35.8242 59.1832 98.149 98.2228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 800 6.4e-05 512 170 260 215040 18.2387 6.62589 34.995 206.481 266.553 266.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1670 0.001024 1024 480 480 16080 0.6912 6.92838 26.3272 33.9869 34.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 890 0.001024 1024 280 540 12480 0.720768 0.691712 7.12438 26.2215 34.8296 34.9047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1470 6.4e-05 4096 250 10420 280320 81.5458 62.5592 12573.6 1847.67 14565.5 14565.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1360 0.000128 2048 190 3200 141120 17.793 14.436 963.03 418.19 1413.55 1413.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1940 0.001024 1024 260 240 18000 0.742304 4.08733 51.284 56.1572 56.2057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 600 0.000512 2048 200 1740 18240 5.02384 3.41402 68.1891 106.933 183.657 183.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1460 0.000128 512 110 1180 148480 5.2577 3.50784 160.839 104.631 274.378 274.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 770 0.000128 2048 100 1820 132608 18.115 14.3561 749.555 417.872 1200.01 1200.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1250 0.000512 1024 250 1140 33280 1.44384 1.67203 51.8109 58.6259 113.626 113.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 800 6.4e-05 512 170 260 229376 17.6014 6.70925 53.2374 208.977 286.739 286.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1670 0.001024 1024 480 480 16256 0.691456 9.86928 26.1781 36.7809 36.8394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 890 0.001024 1024 280 540 12800 0.714784 0.692416 10.2772 26.0548 37.8123 37.8908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1470 6.4e-05 4096 250 10420 280576 81.5373 62.561 18126.4 1847.02 20117.8 20118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1360 0.000128 2048 190 3200 141312 17.778 14.3347 1381.55 417.88 1831.65 1831.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1940 0.001024 1024 260 240 18048 0.743456 5.69958 51.1765 57.6642 57.7132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 600 0.000512 2048 200 1740 18432 5.08339 3.4839 98.4125 104.846 211.928 212.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1460 0.000128 512 110 1180 147456 5.2831 3.51539 113.282 104.802 227.013 227.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 770 0.000128 2048 100 1820 132096 18.141 14.3363 505.855 418.573 957.009 957.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1250 0.000512 1024 250 1140 32768 1.42746 1.64864 34.7315 58.1536 96.031 96.1075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 800 6.4e-05 512 170 260 229376 17.608 6.7072 36.0106 209.245 269.782 269.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1670 0.001024 1024 480 480 16128 0.692 6.75075 26.1997 33.6854 33.7465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 890 0.001024 1024 280 540 12288 0.713248 0.682944 6.92931 25.9041 34.3032 34.3798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1470 6.4e-05 4096 250 10420 279552 81.2139 62.3846 12133.9 1844.41 14122.2 14122.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1360 0.000128 2048 190 3200 141312 17.7924 14.3482 929.108 418.579 1379.93 1380.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1940 0.001024 1024 260 240 17920 0.743456 3.9383 51.1955 55.9206 55.9698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 600 0.000512 2048 200 1740 17408 5.0057 3.36048 63.0979 102.529 174.092 174.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1460 0.000128 512 110 1180 147456 5.25584 3.50765 141.79 104.414 255.104 255.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 770 0.000128 2048 100 1820 132864 18.1206 14.3623 658.263 419.089 1109.93 1110.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1250 0.000512 1024 250 1140 33024 1.43955 1.66912 44.8733 59.7221 107.773 107.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 800 6.4e-05 512 170 260 221184 17.7568 6.61504 44.8053 206.446 275.832 276.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1670 0.001024 1024 480 480 16128 0.691328 8.5841 27.4017 36.7202 36.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 890 0.001024 1024 280 540 12672 0.7168 0.692224 9.13446 26.159 36.7728 36.8473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1470 6.4e-05 4096 250 10420 280320 81.3693 62.4619 15869.9 1845.18 17859.1 17859.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1360 0.000128 2048 190 3200 141312 17.8091 14.3357 1210.64 419.267 1662.16 1662.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1940 0.001024 1024 260 240 18048 0.745056 5.07334 51.2813 57.1429 57.1911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 600 0.000512 2048 200 1740 17664 5.03446 3.42 82.3417 103.727 194.625 194.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1460 0.000128 512 110 1180 144384 5.25094 3.49184 103.564 103.431 215.886 216.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 770 0.000128 2048 100 1820 132096 18.0816 14.3266 460.329 417.193 910.037 910.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1250 0.000512 1024 250 1140 32256 1.43341 1.65037 31.3828 60.3642 94.9022 94.9764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 800 6.4e-05 512 170 260 196608 18.2609 6.53331 28.4523 198.162 251.624 251.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1670 0.001024 1024 480 480 15744 0.685664 6.00112 26.4361 33.1655 33.2246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 890 0.001024 1024 280 540 11520 0.703552 0.672256 5.59898 25.3627 32.4077 32.4823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1470 6.4e-05 4096 250 10420 279552 81.8842 62.6402 10999.5 1849.9 12994.2 12994.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1360 0.000128 2048 190 3200 139776 17.8012 14.336 839.861 417.195 1289.3 1289.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1940 0.001024 1024 260 240 17664 0.739328 3.65773 49.9467 54.386 54.4358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 600 0.000512 2048 200 1740 16896 5.08771 3.44864 55.9413 104.155 168.735 168.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1460 0.000128 512 110 1180 147200 5.27878 3.51622 147.03 104.477 260.436 260.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 770 0.000128 2048 100 1820 132800 18.1936 14.3674 681.623 419.636 1133.92 1134.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1250 0.000512 1024 250 1140 33200 1.44064 1.66726 47.362 59.7818 110.324 110.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 800 6.4e-05 512 170 260 217600 18.045 6.63395 45.6257 206.476 276.997 277.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1670 0.001024 1024 480 480 16200 0.68912 8.99686 27.4902 37.2202 37.2739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 890 0.001024 1024 280 540 12800 0.717952 0.691776 9.56771 26.1731 37.2184 37.2922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1470 6.4e-05 4096 250 10420 280000 81.8874 62.6631 16225.9 1849.25 18220 18220.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1360 0.000128 2048 190 3200 141600 17.8825 14.364 1254.75 419.524 1706.62 1706.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1940 0.001024 1024 260 240 18000 0.7472 5.0801 51.2328 57.1036 57.1484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 600 0.000512 2048 200 1740 17600 5.05622 3.41606 85.9376 103.762 198.273 198.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1460 0.000128 512 110 1180 144000 5.26106 3.49104 109.978 103.535 222.401 222.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 770 0.000128 2048 100 1820 131200 18.1207 14.4937 479.813 417.803 930.33 930.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1250 0.000512 1024 250 1140 32800 1.43418 1.64499 33.654 58.3152 95.122 95.1999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 800 6.4e-05 512 170 260 204800 19.0426 6.62688 31.0562 206.619 263.551 263.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1670 0.001024 1024 480 480 16000 0.690464 6.45789 27.5013 34.6946 34.7504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 890 0.001024 1024 280 540 12000 0.704288 0.671008 6.10307 25.3686 32.9145 32.9892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1470 6.4e-05 4096 250 10420 280000 81.9428 62.6586 11720.1 1851.32 13716.2 13716.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1360 0.000128 2048 190 3200 140800 17.7691 14.3497 904.186 417.815 1354.23 1354.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1940 0.001024 1024 260 240 17600 0.737024 3.56346 49.9054 54.2473 54.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 600 0.000512 2048 200 1740 17600 5.06765 3.44474 61.1612 104.307 174.08 174.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1460 0.000128 512 110 1176 149248 5.24614 3.51027 111.58 105.009 225.485 225.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 770 0.000128 2048 100 1824 133376 18.1232 14.348 505.091 419.398 957.062 957.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1250 0.000512 1024 250 1152 33216 1.43824 1.66688 34.1818 59.2867 96.6456 96.7207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 800 6.4e-05 512 170 264 225280 17.9698 6.71334 66.4267 209.12 300.44 300.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1670 0.001024 1024 480 480 16448 0.700416 6.55651 27.6013 34.9008 34.9608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 890 0.001024 1024 280 552 13120 0.719424 0.69328 12.5681 26.3022 40.3532 40.4271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1470 6.4e-05 4096 250 10416 280832 81.5132 62.5505 12190.2 1847.7 14182.2 14182.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1360 0.000128 2048 190 3216 141952 17.8301 14.338 938.568 419.47 1390.31 1390.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1940 0.001024 1024 260 240 18240 0.7512 3.7473 51.327 55.8673 55.9268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 600 0.000512 2048 200 1752 18816 5.07251 3.46522 67.3785 104.689 180.708 180.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1460 0.000128 512 110 1176 149120 5.28294 3.52186 118.058 104.913 231.915 232.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 770 0.000128 2048 100 1824 133280 18.2067 14.3769 536.071 419.023 987.783 987.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1250 0.000512 1024 250 1152 33200 1.44432 1.66285 36.5644 59.1567 98.9005 98.9757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 800 6.4e-05 512 170 264 225280 18.0698 6.73203 38.2168 209.621 272.851 273.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1670 0.001024 1024 480 480 16440 0.694272 6.90586 27.9795 35.6231 35.6809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 890 0.001024 1024 280 552 13120 0.721504 0.694272 7.37651 26.2564 35.121 35.1949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1470 6.4e-05 4096 250 10416 280800 81.8972 62.6349 12819.1 1848.33 14812.2 14812.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1360 0.000128 2048 190 3216 141920 17.9187 14.3842 994.045 425.073 1451.53 1451.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1940 0.001024 1024 260 240 18200 0.745888 3.96902 51.2614 56.0211 56.0695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 600 0.000512 2048 200 1752 18720 5.0935 3.46522 70.7897 104.521 183.972 184.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1460 0.000128 512 110 1176 148992 5.26272 3.51994 115.514 104.824 229.263 229.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 770 0.000128 2048 100 1824 133248 18.1408 14.4572 528.838 419.178 980.713 980.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1250 0.000512 1024 250 1152 33216 1.44384 1.67322 36.4463 59.0333 98.6674 98.7464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 800 6.4e-05 512 170 264 224256 17.887 6.69488 37.7692 208.398 270.962 271.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1670 0.001024 1024 480 480 16416 0.693056 6.8983 26.3093 33.9443 34.0029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 890 0.001024 1024 280 552 13056 0.71952 0.692224 7.28582 26.2219 34.9887 35.0679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1470 6.4e-05 4096 250 10416 280704 81.6716 62.6289 12625.7 1847.5 14617.7 14618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1360 0.000128 2048 190 3216 141888 17.8176 14.3542 977.837 419.246 1429.36 1429.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1940 0.001024 1024 260 240 18192 0.747424 3.97942 51.2825 56.0546 56.1029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 600 0.000512 2048 200 1752 18816 5.08336 3.46621 70.4109 104.883 183.942 184.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1460 0.000128 512 110 1176 148992 5.2601 3.51251 82.5149 104.778 196.207 196.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 770 0.000128 2048 100 1824 132864 18.1104 14.3521 339.141 418.467 790.176 790.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1250 0.000512 1024 250 1152 33024 1.43466 1.66195 23.6341 59.8227 86.6247 86.7021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 800 6.4e-05 512 170 264 221184 17.71 6.61914 24.5147 206.395 255.448 255.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1670 0.001024 1024 480 480 16320 0.694272 4.47485 27.623 32.8335 32.8923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 890 0.001024 1024 280 552 13056 0.718848 0.697536 4.79139 26.2687 32.5451 32.6212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1470 6.4e-05 4096 250 10416 280320 81.548 62.6112 8160.65 1848.06 10153.1 10153.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1360 0.000128 2048 190 3216 141696 17.7884 14.4404 631.196 418.475 1082 1082.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1940 0.001024 1024 260 240 18144 0.743872 2.6449 51.2636 54.6966 54.7453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 600 0.000512 2048 200 1752 18432 5.05574 3.45859 44.8409 104.41 157.864 157.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1460 0.000128 512 110 1176 148736 5.28074 3.51981 132.453 104.751 246.14 246.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 770 0.000128 2048 100 1824 133280 18.1788 14.474 609.27 418.98 1061 1061.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1250 0.000512 1024 250 1152 33152 1.4472 1.66819 42.244 61.0268 106.456 106.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 800 6.4e-05 512 170 264 225792 17.9892 6.73008 44.5399 209.28 278.748 278.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1670 0.001024 1024 480 480 16408 0.693568 8.05466 27.8033 36.5917 36.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 890 0.001024 1024 280 552 12992 0.718624 0.691168 8.44061 26.1948 36.1179 36.1964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1470 6.4e-05 4096 250 10416 280672 81.6909 62.6362 14649.3 1845.11 16638.9 16639.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1360 0.000128 2048 190 3216 141792 17.8799 14.3749 1132.81 419.097 1584.26 1584.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1940 0.001024 1024 260 240 18200 0.747456 4.67354 51.2823 56.7456 56.7944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 600 0.000512 2048 200 1752 18816 5.09606 3.48243 81.394 104.823 194.898 194.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1460 0.000128 512 110 1176 148736 5.26016 3.512 91.7564 104.79 205.458 205.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 770 0.000128 2048 100 1824 133056 18.1217 14.5376 386.372 418.523 837.658 837.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1250 0.000512 1024 250 1152 32928 1.43325 1.66093 26.8944 59.7411 89.8028 89.8795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 800 6.4e-05 512 170 264 222208 17.8145 6.63827 28.3998 206.91 259.976 260.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1670 0.001024 1024 480 480 16352 0.69568 5.14077 26.6787 32.5581 32.6172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 890 0.001024 1024 280 552 12768 0.716864 0.692224 5.39258 26.1204 32.9935 33.0711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1470 6.4e-05 4096 250 10416 280448 81.6561 62.6254 9221.61 1849.04 11215.1 11215.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1360 0.000128 2048 190 3216 141568 17.8073 14.3521 712.239 418.524 1163.02 1163.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1940 0.001024 1024 260 240 18144 0.745056 2.97341 51.277 55.0391 55.0868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 600 0.000512 2048 200 1752 18368 5.01645 3.41773 50.6959 103.773 163.006 163.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1460 0.000128 512 110 1176 148992 5.26387 3.51747 124.415 104.924 238.266 238.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 770 0.000128 2048 100 1824 133376 18.1169 14.3483 591.191 419.073 1042.83 1042.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1250 0.000512 1024 250 1152 33152 1.44186 1.6711 40.4993 58.8733 102.559 102.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 800 6.4e-05 512 170 264 225280 17.9257 6.70675 43.0876 208.938 276.871 277.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1670 0.001024 1024 480 480 16384 0.696288 7.79453 26.7071 35.2391 35.2977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 890 0.001024 1024 280 552 13056 0.722496 0.694144 8.2265 26.3108 36.024 36.1018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1470 6.4e-05 4096 250 10416 280576 81.503 62.5803 13513 1846.35 15503.7 15503.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1360 0.000128 2048 190 3216 141824 17.8304 14.3791 1076.89 419.163 1528.37 1528.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1940 0.001024 1024 260 240 18176 0.747616 4.49242 51.2612 56.5444 56.5924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 600 0.000512 2048 200 1752 18688 5.07699 3.46931 78.5165 104.67 191.833 191.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1460 0.000128 512 110 1176 148480 5.26016 3.51123 87.8481 104.603 201.357 201.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 770 0.000128 2048 100 1824 132608 18.0963 14.334 387.121 417.77 837.426 837.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1250 0.000512 1024 250 1152 33024 1.44179 1.67091 26.8626 58.8752 88.924 89.0005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 800 6.4e-05 512 170 264 221184 18.2157 6.7072 28.8291 208.923 262.89 263.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1670 0.001024 1024 480 480 16256 0.695744 5.28877 26.7591 32.785 32.8414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 890 0.001024 1024 280 552 12800 0.714336 0.694432 5.5689 26.0497 33.0949 33.1716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1470 6.4e-05 4096 250 10416 280576 81.5511 62.5384 8630.63 1846.67 10621.6 10621.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1360 0.000128 2048 190 3216 141312 17.789 14.336 697.558 417.779 1147.57 1147.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1940 0.001024 1024 260 240 18048 0.742208 3.0167 51.1718 54.9761 55.0257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 600 0.000512 2048 200 1752 18432 5.07885 3.48538 51.379 104.816 164.858 164.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1460 0.000128 512 110 1176 149184 5.2751 3.5225 140.714 104.988 254.632 254.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 770 0.000128 2048 100 1824 133056 18.1714 14.4074 647.645 419.323 1099.65 1099.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1250 0.000512 1024 250 1152 33120 1.4431 1.66067 44.8565 59.7157 107.746 107.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 800 6.4e-05 512 170 264 221184 17.9807 6.66381 45.8805 207.419 278.152 278.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1670 0.001024 1024 480 480 16344 0.694272 8.45843 27.5497 36.7441 36.8012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 890 0.001024 1024 280 552 13104 0.721984 0.693344 9.07955 26.3235 36.8916 36.9664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1470 6.4e-05 4096 250 10416 280512 81.7359 62.6628 15506.8 1847.15 17498.5 17498.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1360 0.000128 2048 190 3216 141696 17.8726 14.3608 1201.51 419.501 1653.35 1653.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1940 0.001024 1024 260 240 18144 0.74752 4.92611 51.2516 56.9698 57.0164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 600 0.000512 2048 200 1752 18720 5.07939 3.46931 86.3882 104.708 199.745 199.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1460 0.000128 512 110 1176 148608 5.25757 3.50707 104.808 104.569 218.29 218.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 770 0.000128 2048 100 1824 133056 18.1508 14.4135 453.808 419.185 905.664 905.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1250 0.000512 1024 250 1152 33120 1.44173 1.66912 31.837 58.7741 93.795 93.8739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 800 6.4e-05 512 170 264 211968 18.132 6.57744 31.3716 204.216 260.514 260.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1670 0.001024 1024 480 480 16272 0.690176 6.03347 26.2767 33.0427 33.0999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 890 0.001024 1024 280 552 12960 0.717056 0.693504 6.41763 26.2067 34.1083 34.1866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1470 6.4e-05 4096 250 10416 280512 81.6174 62.5918 10845.7 1846.42 12836.5 12836.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1360 0.000128 2048 190 3216 141696 17.8309 14.377 840.582 419.239 1292.14 1292.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1940 0.001024 1024 260 240 18000 0.740416 3.47315 50.0826 54.3408 54.3908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 600 0.000512 2048 200 1752 18432 5.04294 3.43798 59.9933 104.049 172.627 172.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1460 0.000128 512 110 1176 149120 5.26883 3.51674 134.446 105.027 248.404 248.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 770 0.000128 2048 100 1824 133120 18.1484 14.3803 616.27 419.48 1068.38 1068.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1250 0.000512 1024 250 1152 33120 1.4375 1.66646 42.559 58.7692 104.505 104.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 800 6.4e-05 512 170 264 225280 18.0442 6.72019 44.1412 209.818 278.932 279.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1670 0.001024 1024 480 480 16400 0.694432 8.10042 26.8124 35.6511 35.7105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 890 0.001024 1024 280 552 12960 0.7168 0.690944 8.54019 26.2308 36.2533 36.3314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1470 6.4e-05 4096 250 10416 280640 81.5873 62.6049 14768.4 1847.76 16760.6 16760.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1360 0.000128 2048 190 3216 141760 17.8466 14.3664 1145.56 421.736 1599.62 1599.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1940 0.001024 1024 260 240 18160 0.747264 4.69021 51.2863 56.7644 56.8136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 600 0.000512 2048 200 1752 18560 5.04144 3.44269 81.8883 104.294 194.767 194.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1460 0.000128 512 110 1176 147200 5.23933 3.50579 99.4066 104.211 212.501 212.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 770 0.000128 2048 100 1824 132480 18.0618 14.3737 438.784 417.922 889.246 889.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1250 0.000512 1024 250 1152 32960 1.4336 1.66019 30.6748 58.4929 92.3303 92.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 800 6.4e-05 512 170 264 215040 18.206 6.61472 30.7518 206.402 262.186 262.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1670 0.001024 1024 480 480 16320 0.694176 5.85952 26.5654 33.1642 33.2206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 890 0.001024 1024 280 552 12800 0.717312 0.688576 6.28877 26.1125 33.8776 33.9538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1470 6.4e-05 4096 250 10416 280320 81.6383 62.6006 10468.7 1850.19 12463.3 12463.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1360 0.000128 2048 190 3216 140800 17.748 14.3861 809.072 417.932 1259.24 1259.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1940 0.001024 1024 260 240 18080 0.741888 3.3745 51.2797 55.4406 55.4884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 600 0.000512 2048 200 1752 17920 5.01546 3.41027 56.8364 103.632 168.991 169.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1460 0.000128 512 110 1176 148992 5.25142 3.5128 165.275 104.853 279.029 279.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 770 0.000128 2048 100 1824 132864 18.0954 14.4927 789.038 418.783 1240.51 1240.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1250 0.000512 1024 250 1152 33024 1.43341 1.66307 54.6914 58.4769 116.335 116.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 800 6.4e-05 512 170 264 221184 17.7268 6.61782 56.1759 206.361 287.096 287.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1670 0.001024 1024 480 480 16320 0.691392 10.3228 27.5046 38.5606 38.6177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 890 0.001024 1024 280 552 13056 0.720096 0.697344 10.9449 26.2882 38.7222 38.7987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1470 6.4e-05 4096 250 10416 280320 81.4917 62.5961 18663.6 1850.34 20658.2 20658.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1360 0.000128 2048 190 3216 141696 17.7749 14.334 1450.75 418.874 1901.83 1901.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1940 0.001024 1024 260 240 18144 0.745472 5.99757 51.2791 58.0653 58.1163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 600 0.000512 2048 200 1752 18432 5.05843 3.45366 103.584 104.491 216.688 216.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1460 0.000128 512 110 1176 147456 5.25242 3.50618 112.509 104.327 225.729 225.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 770 0.000128 2048 100 1824 132864 18.1249 14.3788 502.345 418.739 953.692 953.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1250 0.000512 1024 250 1152 33024 1.43872 1.66822 35.0662 59.6207 97.8634 97.9396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 800 6.4e-05 512 170 264 221184 17.7504 6.6192 36.8399 206.28 267.702 267.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1670 0.001024 1024 480 480 16128 0.691232 6.58842 27.3592 34.6789 34.7365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 890 0.001024 1024 280 552 12672 0.715648 0.690432 7.07574 26.1366 34.6894 34.7653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1470 6.4e-05 4096 250 10416 279552 81.7798 62.5886 12040.1 1847.67 14032.4 14032.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1360 0.000128 2048 190 3216 141312 17.8036 14.3855 931.986 418.737 1383.01 1383.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1940 0.001024 1024 260 240 18048 0.745824 3.9473 51.2615 55.999 56.0472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 600 0.000512 2048 200 1752 17664 5.03139 3.41328 63.8534 103.646 176.041 176.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1460 0.000128 512 110 1176 148800 5.28688 3.52461 163.283 104.937 277.17 277.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 770 0.000128 2048 100 1824 133200 18.2213 14.4979 776.501 419.133 1228.46 1228.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1250 0.000512 1024 250 1152 33000 1.44589 1.65667 53.6045 59.5651 116.345 116.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 800 6.4e-05 512 170 264 217600 18.0449 6.63107 54.5096 206.399 285.794 285.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1670 0.001024 1024 480 480 16300 0.691616 10.1949 26.4345 37.365 37.4231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 890 0.001024 1024 280 552 13000 0.720832 0.694176 10.8741 26.3123 38.672 38.7482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1470 6.4e-05 4096 250 10416 280800 81.9644 62.7458 18504.5 1848.13 20497.6 20497.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1360 0.000128 2048 190 3216 141600 17.9155 14.3942 1429.79 425.772 1887.97 1888.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1940 0.001024 1024 260 240 18100 0.743424 5.92867 51.2348 57.9507 58.0003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 600 0.000512 2048 200 1752 18400 5.0889 3.46429 102.068 104.563 215.284 215.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1460 0.000128 512 110 1176 147200 5.28112 3.51846 114.563 104.379 227.878 227.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 770 0.000128 2048 100 1824 132800 18.2081 14.3838 526.453 419.022 978.17 978.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1250 0.000512 1024 250 1152 32800 1.44384 1.66499 36.3302 58.678 98.1882 98.2627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 800 6.4e-05 512 170 264 217600 18.0514 6.63331 37.0317 206.29 268.22 268.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1670 0.001024 1024 480 480 16200 0.693088 6.92019 27.4663 35.1235 35.1826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 890 0.001024 1024 280 552 12800 0.718976 0.690176 7.39027 26.1486 35.0192 35.0942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1470 6.4e-05 4096 250 10416 280000 81.9363 62.6602 12497.7 1847.47 14490 14490.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1360 0.000128 2048 190 3216 141600 17.8791 14.3906 967.617 419.038 1419.03 1419.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1940 0.001024 1024 260 240 18000 0.742688 4.04707 51.2092 56.0428 56.0913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 600 0.000512 2048 200 1752 17600 5.05242 3.41968 66.1843 103.666 178.422 178.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1460 0.000128 512 110 1176 148736 5.25654 3.51795 154.621 104.876 268.41 268.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 770 0.000128 2048 100 1824 133056 18.107 14.4302 761.748 418.874 1213.26 1213.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1250 0.000512 1024 250 1152 32928 1.43626 1.65312 52.5008 59.5202 115.185 115.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 800 6.4e-05 512 170 264 222208 17.8076 6.64346 54.5361 207.083 286.284 286.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1670 0.001024 1024 480 480 16352 0.693632 10.0268 26.5571 37.3189 37.3754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 890 0.001024 1024 280 552 12768 0.714784 0.69008 10.3823 26.1386 37.9971 38.0683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1470 6.4e-05 4096 250 10416 280448 81.6505 62.6208 18156.6 1848.43 20149.5 20149.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1360 0.000128 2048 190 3216 141568 17.8135 14.387 1404.75 419.006 1856.06 1856.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1940 0.001024 1024 260 240 18144 0.745472 5.78765 51.3009 57.877 57.9256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 600 0.000512 2048 200 1752 18368 5.02202 3.41808 100.145 103.856 212.544 212.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1460 0.000128 512 110 1176 148736 5.25242 3.50768 112.708 104.924 226.529 226.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 770 0.000128 2048 100 1824 132608 18.0937 14.3319 502.4 419.08 954.007 954.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1250 0.000512 1024 250 1152 32704 1.42982 1.65069 34.8201 59.4083 97.3788 97.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 800 6.4e-05 512 170 264 215040 17.5123 6.56589 35.2545 202.309 261.853 262.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1670 0.001024 1024 480 480 16128 0.690912 6.69622 26.1574 33.5864 33.6456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 890 0.001024 1024 280 552 12544 0.72032 0.694272 6.71491 26.2879 34.49 34.5641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1470 6.4e-05 4096 250 10416 279552 81.6773 62.591 11917.6 1849.13 13911.2 13911.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1360 0.000128 2048 190 3216 141568 17.7729 14.3258 925.595 419.081 1376.88 1376.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1940 0.001024 1024 260 240 17920 0.741856 3.75603 50.0941 54.6352 54.6827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 600 0.000512 2048 200 1752 17920 5.04838 3.44269 64.3617 104.135 177.088 177.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1460 0.000128 512 110 1176 147840 5.27779 3.51574 153.227 104.625 266.788 266.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 770 0.000128 2048 100 1824 132960 18.1864 14.3766 737.524 419.161 1189.36 1189.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1250 0.000512 1024 250 1152 33120 1.44202 1.66195 51.3517 58.6541 113.18 113.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 800 6.4e-05 512 170 264 215040 18.2803 6.63312 51.2287 206.399 282.755 282.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1670 0.001024 1024 480 480 16320 0.692704 9.63994 26.4853 36.8615 36.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 890 0.001024 1024 280 552 12720 0.718848 0.688128 10.1005 26.0647 37.6422 37.7188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1470 6.4e-05 4096 250 10416 280320 81.7092 62.6109 17505.7 1851.19 19501.5 19501.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1360 0.000128 2048 190 3216 141600 17.8559 14.3749 1358.27 435.848 1826.46 1826.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1940 0.001024 1024 260 240 18120 0.743968 5.58694 51.3703 57.7457 57.7939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 600 0.000512 2048 200 1752 18720 5.09258 3.47216 98.0645 104.827 211.559 211.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1460 0.000128 512 110 1176 147840 5.26384 3.51162 108.477 104.617 222.005 222.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 770 0.000128 2048 100 1824 132480 18.1206 14.3616 475.885 417.833 926.303 926.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1250 0.000512 1024 250 1152 32640 1.42944 1.64406 32.7578 59.193 95.0958 95.1722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 800 6.4e-05 512 170 264 215040 18.2475 6.62678 33.5205 206.316 264.923 265.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1670 0.001024 1024 480 480 16080 0.689856 6.23411 27.3849 34.3504 34.4064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 890 0.001024 1024 280 552 12480 0.718848 0.692 6.54813 26.2017 34.2339 34.3063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1470 6.4e-05 4096 250 10416 280320 81.5759 62.5771 11268.4 1846.11 13258.9 13259.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1360 0.000128 2048 190 3216 141120 17.7916 14.4239 870.178 417.83 1320.33 1320.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1940 0.001024 1024 260 240 18000 0.745472 3.82717 51.2601 55.8765 55.9227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 600 0.000512 2048 200 1752 18240 5.02627 3.4192 62.4441 103.779 174.77 174.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1460 0.000128 512 110 1176 148480 5.24909 3.5111 148.89 104.617 262.403 262.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 770 0.000128 2048 100 1824 132608 18.0965 14.3399 703.808 417.818 1154.16 1154.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1250 0.000512 1024 250 1152 33024 1.44326 1.6697 49.0803 59.6624 111.927 112.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 800 6.4e-05 512 170 264 221184 18.1844 6.70106 50.4505 208.948 284.493 284.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1670 0.001024 1024 480 480 16256 0.6928 9.28563 27.6687 37.69 37.7483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 890 0.001024 1024 280 552 12800 0.714752 0.690272 9.78502 26.0495 37.3111 37.3862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1470 6.4e-05 4096 250 10416 280576 81.5379 62.5617 16747 1846.77 18738.1 18738.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1360 0.000128 2048 190 3216 141312 17.7801 14.3283 1293.56 418.008 1743.78 1743.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1940 0.001024 1024 260 240 18048 0.741632 5.27946 51.1632 57.23 57.2775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 600 0.000512 2048 200 1752 18432 5.08518 3.48253 92.5126 104.828 206.012 206.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1460 0.000128 512 110 1176 147456 5.28506 3.51379 108.403 104.713 222.054 222.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 770 0.000128 2048 100 1824 132096 18.1397 14.332 472.148 418.211 922.932 923.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1250 0.000512 1024 250 1152 32256 1.42906 1.64592 32.5506 59.2072 94.9037 94.9794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 800 6.4e-05 512 170 264 212992 18.8317 6.70678 33.302 209.067 268.12 268.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1670 0.001024 1024 480 480 16128 0.695168 6.25408 26.6419 33.6326 33.6914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 890 0.001024 1024 280 552 12288 0.710944 0.684416 6.48653 25.8807 33.8358 33.9116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1470 6.4e-05 4096 250 10416 279552 81.2351 62.3719 11375.6 1842.78 13362.3 13362.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1360 0.000128 2048 190 3216 141312 17.8057 14.3299 875.791 418.213 1326.24 1326.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1940 0.001024 1024 260 240 17920 0.744736 3.75398 51.171 55.7135 55.7609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 600 0.000512 2048 200 1752 17408 5.0065 3.36282 59.3694 102.439 170.277 170.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1460 0.000128 512 110 1175 149248 5.25574 3.51232 123.917 104.905 237.727 237.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 770 0.000128 2048 100 1825 133248 18.1081 14.3658 570.417 418.979 1021.97 1022.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1250 0.000512 1024 250 1150 33344 1.4377 1.67082 38.7914 60.0894 102.06 102.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 800 6.4e-05 512 170 250 225280 17.9484 6.70893 69.0659 208.915 302.852 303.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1670 0.001024 1024 480 475 16480 0.69904 7.38227 28.4568 36.5803 36.6361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 890 0.001024 1024 280 550 13056 0.718432 0.694944 14.1109 26.2659 41.8615 41.9328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1470 6.4e-05 4096 250 10425 280832 81.4693 62.5502 13739.7 1845.91 15729.9 15730.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1360 0.000128 2048 190 3200 142080 17.8064 14.4404 1057.92 419.064 1509.33 1509.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1940 0.001024 1024 260 225 18304 0.743552 4.03251 51.2836 56.1044 56.1603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 600 0.000512 2048 200 1750 18560 5.06877 3.46112 75.2513 104.581 188.461 188.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1460 0.000128 512 110 1175 149120 5.28698 3.5209 111.91 104.912 225.771 225.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 770 0.000128 2048 100 1825 133280 18.2092 14.3692 514.16 419.014 965.859 965.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1250 0.000512 1024 250 1150 33280 1.44384 1.66714 35.0407 60.201 98.4274 98.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 800 6.4e-05 512 170 250 225280 18.0698 6.73309 33.8257 209.618 268.463 268.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1670 0.001024 1024 480 475 16440 0.695936 6.57574 26.9164 34.2312 34.2903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 890 0.001024 1024 280 550 13040 0.721312 0.692416 7.06765 26.2571 34.8106 34.8897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1470 6.4e-05 4096 250 10425 280800 81.7947 62.6237 12340.6 1844.84 14330.1 14330.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1360 0.000128 2048 190 3200 142080 17.9146 14.3732 950.993 419.091 1402.48 1402.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1940 0.001024 1024 260 225 18280 0.745216 3.59322 51.2655 55.646 55.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 600 0.000512 2048 200 1750 18560 5.09242 3.47136 67.426 104.522 180.614 180.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1460 0.000128 512 110 1175 149120 5.26976 3.51674 78.9901 105.038 192.95 193.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 770 0.000128 2048 100 1825 133120 18.1682 14.3562 332.076 419.52 784.218 784.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1250 0.000512 1024 250 1150 33120 1.4392 1.664 23.0159 60.2768 86.4677 86.5479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 800 6.4e-05 512 170 250 225280 18.1044 6.72518 59.1626 209.828 294.031 294.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1670 0.001024 1024 480 475 16400 0.697728 4.39789 27.588 32.7257 32.7828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 890 0.001024 1024 280 550 12960 0.718592 0.695648 12.3988 26.2342 40.1212 40.2003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1470 6.4e-05 4096 250 10425 280640 81.6539 62.593 7960.18 1847.87 9952.51 9952.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1360 0.000128 2048 190 3200 142080 17.8343 14.3693 614.042 419.511 1065.87 1065.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1940 0.001024 1024 260 225 18240 0.745696 2.41107 51.2873 54.4874 54.5464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 600 0.000512 2048 200 1750 18240 5.05453 3.44666 43.0431 104.302 155.945 156.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1460 0.000128 512 110 1175 148992 5.26454 3.51853 120.145 104.848 233.912 234.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 770 0.000128 2048 100 1825 133056 18.1498 14.3523 545.111 419.259 996.98 997.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1250 0.000512 1024 250 1150 33312 1.44208 1.66563 37.5059 58.9732 99.66 99.7392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 800 6.4e-05 512 170 250 224256 17.8785 6.68883 35.9293 208.439 269.15 269.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1670 0.001024 1024 480 475 16464 0.694688 7.04102 26.3352 34.1152 34.1753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 890 0.001024 1024 280 550 12960 0.718848 0.692576 7.51187 26.2311 35.2244 35.3036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1470 6.4e-05 4096 250 10425 280704 81.6617 62.6134 13128.1 1847.88 15120.5 15120.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1360 0.000128 2048 190 3200 141888 17.8246 14.3606 1010.12 419.316 1461.72 1461.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1940 0.001024 1024 260 225 18288 0.74736 3.88282 51.308 55.9816 56.0301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 600 0.000512 2048 200 1750 18624 5.08579 3.47059 72.4021 104.896 185.957 186.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1460 0.000128 512 110 1175 148992 5.25757 3.5119 83.6264 104.875 197.408 197.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 770 0.000128 2048 100 1825 132864 18.1178 14.348 351.677 418.878 803.124 803.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1250 0.000512 1024 250 1150 33024 1.43546 1.65853 24.1835 58.6583 86.0087 86.0852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 800 6.4e-05 512 170 250 221184 17.7257 6.75043 23.2923 206.403 254.382 254.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1670 0.001024 1024 480 475 16416 0.6944 4.59971 27.6113 32.9478 33.0056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 890 0.001024 1024 280 550 12864 0.720544 0.693536 4.93894 26.3005 32.7232 32.8009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1470 6.4e-05 4096 250 10425 280320 81.5486 62.5586 8505.63 1849.85 10499.8 10500
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1360 0.000128 2048 190 3200 141696 17.8031 14.3924 653.953 418.888 1105.14 1105.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1940 0.001024 1024 260 225 18240 0.745632 2.61155 51.306 54.7061 54.7559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 600 0.000512 2048 200 1750 18432 5.05725 3.45437 46.2347 104.514 159.362 159.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1460 0.000128 512 110 1175 148736 5.27754 3.51936 126.564 104.752 240.251 240.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 770 0.000128 2048 100 1825 133056 18.1969 14.3986 583.83 418.967 1035.5 1035.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1250 0.000512 1024 250 1150 33264 1.44566 1.66707 40.2453 58.8153 102.244 102.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 800 6.4e-05 512 170 250 225792 17.9995 6.73021 39.5397 209.274 273.759 273.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1670 0.001024 1024 480 475 16408 0.693632 7.63872 27.7545 36.1279 36.1867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 890 0.001024 1024 280 550 12880 0.720896 0.691936 8.0472 26.195 35.7286 35.8028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1470 6.4e-05 4096 250 10425 280672 81.7087 62.6273 14089.4 1848.66 16082.6 16082.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1360 0.000128 2048 190 3200 142016 17.8724 14.3694 1078.23 434.973 1545.54 1545.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1940 0.001024 1024 260 225 18256 0.74624 4.29907 51.2489 56.3373 56.3865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 600 0.000512 2048 200 1750 18592 5.09843 3.47917 77.4108 104.897 190.984 191.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1460 0.000128 512 110 1175 148736 5.26723 3.51232 88.6374 104.801 202.356 202.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 770 0.000128 2048 100 1825 132608 18.1496 14.342 369.003 418.585 820.182 820.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1250 0.000512 1024 250 1150 32928 1.43974 1.65683 25.6935 59.7528 88.6165 88.6946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 800 6.4e-05 512 170 250 222208 17.8075 6.64554 25.4396 206.937 257.042 257.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1670 0.001024 1024 480 475 16352 0.692864 4.91725 26.6325 32.2861 32.3473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 890 0.001024 1024 280 550 12768 0.716608 0.690784 5.18253 26.1295 32.7893 32.8671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1470 6.4e-05 4096 250 10425 280448 81.6582 62.5986 8873.05 1847.23 10864.8 10865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1360 0.000128 2048 190 3200 141568 17.8269 14.353 681.135 418.587 1132 1132.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1940 0.001024 1024 260 225 18144 0.74192 2.71155 51.1734 54.6717 54.7211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 600 0.000512 2048 200 1750 17920 5.04 3.41792 47.5815 103.781 159.921 160.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1460 0.000128 512 110 1175 148992 5.26333 3.51642 127.442 105.017 241.374 241.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 770 0.000128 2048 100 1825 133120 18.1405 14.3442 609.57 419.432 1061.6 1061.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1250 0.000512 1024 250 1150 33280 1.43952 1.66851 42.1732 58.8613 104.217 104.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 800 6.4e-05 512 170 250 225280 17.9137 6.7113 41.0589 209.121 275.02 275.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1670 0.001024 1024 480 475 16448 0.695776 7.9849 26.3307 35.0532 35.1112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 890 0.001024 1024 280 550 13056 0.720608 0.697344 8.57702 26.3347 36.3982 36.4754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1470 6.4e-05 4096 250 10425 280576 81.5226 62.5769 14203.3 1847.91 16195.5 16195.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1360 0.000128 2048 190 3200 142080 17.8362 14.6078 1115.2 419.527 1567.27 1567.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1940 0.001024 1024 260 225 18240 0.745472 4.27958 51.2613 56.3289 56.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 600 0.000512 2048 200 1750 18432 5.0688 3.4688 80.1878 104.76 193.589 193.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1460 0.000128 512 110 1175 148480 5.2632 3.51533 88.4553 104.723 202.099 202.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 770 0.000128 2048 100 1825 132608 18.1079 14.3403 400.245 418.273 851.072 851.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1250 0.000512 1024 250 1150 33280 1.44179 1.6735 27.902 58.9426 90.0334 90.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 800 6.4e-05 512 170 250 221184 18.2113 6.7072 27.3949 209.178 261.7 261.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1670 0.001024 1024 480 475 16384 0.696896 5.36371 27.9701 34.074 34.1357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 890 0.001024 1024 280 550 12800 0.715712 0.690176 5.8144 26.0788 33.3705 33.4461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1470 6.4e-05 4096 250 10425 280576 81.5876 62.5319 9040.48 1850.85 11035.7 11035.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1360 0.000128 2048 190 3200 141312 17.7933 14.3404 721.166 418.276 1171.68 1171.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1940 0.001024 1024 260 225 18176 0.747264 2.95526 51.264 55.0097 55.0595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 600 0.000512 2048 200 1750 18432 5.08938 3.48528 53.2748 104.945 166.893 166.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1460 0.000128 512 110 1175 149184 5.27533 3.51926 140.328 104.891 254.15 254.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 770 0.000128 2048 100 1825 133056 18.1719 14.4118 644.362 418.925 1095.98 1096.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1250 0.000512 1024 250 1150 33264 1.43974 1.66381 44.7154 58.7759 106.666 106.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 800 6.4e-05 512 170 250 221184 17.9792 6.66214 42.4025 207.224 274.477 274.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1670 0.001024 1024 480 475 16416 0.694272 8.39395 27.5785 36.7069 36.7637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 890 0.001024 1024 280 550 12960 0.722528 0.693792 9.04275 26.3033 36.8322 36.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1470 6.4e-05 4096 250 10425 280512 81.7813 62.6359 15553.3 1849.39 17547.3 17547.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1360 0.000128 2048 190 3200 141984 17.867 14.4756 1199.68 419.063 1651.19 1651.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1940 0.001024 1024 260 225 18216 0.74752 4.63872 51.2164 56.6446 56.6928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 600 0.000512 2048 200 1750 18432 5.09133 3.46381 85.2402 104.607 198.504 198.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1460 0.000128 512 110 1175 148608 5.24774 3.50838 104.143 104.655 217.688 217.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 770 0.000128 2048 100 1825 133056 18.1466 14.373 462.986 419.514 915.123 915.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1250 0.000512 1024 250 1150 33120 1.43984 1.66912 32.1873 59.8118 95.1817 95.2576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 800 6.4e-05 512 170 250 211968 18.1281 6.57475 29.5757 204.384 258.875 259.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1670 0.001024 1024 480 475 16272 0.68992 6.05184 27.2764 34.0595 34.1165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 890 0.001024 1024 280 550 12672 0.718112 0.690176 6.44403 26.229 34.1517 34.2291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1470 6.4e-05 4096 250 10425 280512 81.5604 62.5932 11093.6 1852.14 13090.1 13090.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1360 0.000128 2048 190 3200 141696 17.8235 14.4725 857.164 419.514 1309.08 1309.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1940 0.001024 1024 260 225 18144 0.74576 3.3321 51.2422 55.3624 55.4113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 600 0.000512 2048 200 1750 17856 5.0473 3.44634 59.4214 104.13 172.146 172.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1460 0.000128 512 110 1175 149120 5.2639 3.51846 136.736 104.942 250.599 250.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 770 0.000128 2048 100 1825 133120 18.1451 14.3603 627.169 419.13 1078.91 1079.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1250 0.000512 1024 250 1150 33120 1.43773 1.66298 43.4972 59.7235 106.393 106.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 800 6.4e-05 512 170 250 225280 18.0467 6.72198 41.9113 209.647 276.542 276.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1670 0.001024 1024 480 475 16400 0.693024 8.26298 26.7643 35.7609 35.8172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 890 0.001024 1024 280 550 12960 0.71824 0.6912 8.88925 26.2044 36.5756 36.6499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1470 6.4e-05 4096 250 10425 280640 81.565 62.5944 15061 1846.28 17051.6 17051.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1360 0.000128 2048 190 3200 142080 17.8237 14.3724 1164.82 419.202 1616.32 1616.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1940 0.001024 1024 260 225 18240 0.750816 4.47078 51.2603 56.5264 56.5719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 600 0.000512 2048 200 1750 18240 5.05232 3.44662 81.8536 104.199 194.651 194.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1460 0.000128 512 110 1175 147200 5.23459 3.50861 100.663 104.136 213.68 213.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 770 0.000128 2048 100 1825 132480 18.0613 14.3272 440.302 417.63 890.422 890.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1250 0.000512 1024 250 1150 32960 1.43171 1.6591 30.6656 59.4956 93.3251 93.4011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 800 6.4e-05 512 170 250 215040 18.1929 6.61834 28.5642 206.45 260.037 260.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1670 0.001024 1024 480 475 16320 0.69632 5.85142 26.4961 33.0868 33.1438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 890 0.001024 1024 280 550 12800 0.7168 0.690176 6.29725 26.0992 33.8732 33.9473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1470 6.4e-05 4096 250 10425 280320 81.623 62.5992 10512.9 1848.71 12506.1 12506.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1360 0.000128 2048 190 3200 141440 17.732 14.3278 811.957 417.699 1261.82 1261.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1940 0.001024 1024 260 225 18080 0.741536 3.13344 50.0981 54.0177 54.0652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 600 0.000512 2048 200 1750 17920 5.01658 3.40669 57.1682 103.559 169.252 169.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1460 0.000128 512 110 1175 148992 5.2559 3.51437 161.156 104.864 274.93 275.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 770 0.000128 2048 100 1825 132864 18.0999 14.3767 763.593 418.837 1215.02 1215.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1250 0.000512 1024 250 1150 33024 1.43315 1.6615 52.7228 58.4854 114.376 114.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 800 6.4e-05 512 170 250 221184 17.7258 6.61642 50.7097 206.382 281.653 281.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1670 0.001024 1024 480 475 16416 0.694016 10.0228 26.5421 37.3021 37.3597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 890 0.001024 1024 280 550 12864 0.7184 0.692224 10.6116 26.2918 38.3853 38.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1470 6.4e-05 4096 250 10425 280320 81.5136 62.5556 18234 1848.21 20226.5 20226.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1360 0.000128 2048 190 3200 141696 17.7964 14.3802 1404.66 418.929 1855.86 1855.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1940 0.001024 1024 260 225 18240 0.745472 5.69549 51.3044 57.7874 57.8382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 600 0.000512 2048 200 1750 18432 5.05558 3.46112 100.939 110.646 220.202 220.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1460 0.000128 512 110 1175 147456 5.25773 3.50573 112.728 104.401 226.033 226.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 770 0.000128 2048 100 1825 132864 18.1195 14.3811 511.941 419.033 963.579 963.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1250 0.000512 1024 250 1150 33024 1.43837 1.6705 35.534 58.6076 97.3229 97.4021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 800 6.4e-05 512 170 250 221184 17.7437 6.6121 34.2064 206.424 265.209 265.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1670 0.001024 1024 480 475 16320 0.6944 6.75507 26.5352 34.0278 34.0869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 890 0.001024 1024 280 550 12672 0.715904 0.6912 7.22125 26.1603 34.8608 34.9345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1470 6.4e-05 4096 250 10425 279552 81.788 62.6051 12223.5 1852.45 14220.6 14220.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1360 0.000128 2048 190 3200 141312 17.8075 14.3604 943.475 419.03 1394.78 1394.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1940 0.001024 1024 260 225 18048 0.744352 3.74042 50.1181 54.6469 54.6979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 600 0.000512 2048 200 1750 17664 5.0329 3.41805 64.9867 103.715 177.258 177.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1460 0.000128 512 110 1175 148800 5.28595 3.52256 162.837 104.844 276.631 276.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 770 0.000128 2048 100 1825 132800 18.2372 14.3912 762.759 418.747 1214.23 1214.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1250 0.000512 1024 250 1150 33000 1.44429 1.65818 52.4754 58.4762 114.125 114.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 800 6.4e-05 512 170 250 217600 18.063 6.63142 49.9492 206.211 281.064 281.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1670 0.001024 1024 480 475 16400 0.69376 10.1029 26.5015 37.3424 37.3985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 890 0.001024 1024 280 550 13000 0.722816 0.69536 10.752 26.2845 38.5243 38.6002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1470 6.4e-05 4096 250 10425 280800 81.9392 62.7142 18405.8 1848.81 20399.5 20399.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1360 0.000128 2048 190 3200 141600 17.9251 14.4556 1409.55 418.861 1860.9 1860.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1940 0.001024 1024 260 225 18200 0.74928 5.67296 51.2353 57.7019 57.7514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 600 0.000512 2048 200 1750 18400 5.08979 3.46611 101.517 104.468 214.648 214.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1460 0.000128 512 110 1175 147200 5.28003 3.51718 114.04 104.379 227.355 227.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 770 0.000128 2048 100 1825 132800 18.1962 14.4036 514.923 419.024 966.649 966.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1250 0.000512 1024 250 1150 32800 1.44419 1.66173 35.5139 59.726 98.4172 98.4925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 800 6.4e-05 512 170 250 217600 18.0498 6.63178 33.643 206.29 264.832 265.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1670 0.001024 1024 480 475 16200 0.690176 6.76259 27.4214 34.9179 34.9738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 890 0.001024 1024 280 550 12800 0.718848 0.690176 7.31136 26.1484 34.9403 35.0166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1470 6.4e-05 4096 250 10425 280000 81.8513 62.6554 12297.3 1847.42 14289.4 14289.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1360 0.000128 2048 190 3200 141600 17.8891 14.4118 941.661 419.024 1393.09 1393.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1940 0.001024 1024 260 225 18000 0.739328 3.66762 50.0483 54.4975 54.5462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 600 0.000512 2048 200 1750 17600 5.05616 3.41552 64.8485 103.664 177.085 177.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1460 0.000128 512 110 1175 148736 5.25587 3.51424 154.647 104.783 268.337 268.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 770 0.000128 2048 100 1825 132608 18.1474 14.3549 739.613 418.504 1190.73 1190.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1250 0.000512 1024 250 1150 32928 1.4336 1.65875 51.0948 58.4227 112.683 112.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 800 6.4e-05 512 170 250 222208 17.8004 6.64592 49.679 206.894 281.232 281.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1670 0.001024 1024 480 475 16352 0.692224 9.6809 26.2469 36.6609 36.7199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 890 0.001024 1024 280 550 12768 0.716352 0.690176 10.1397 26.1161 37.7332 37.8099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1470 6.4e-05 4096 250 10425 280448 81.6092 62.6008 17698.5 1846.76 19689.7 19689.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1360 0.000128 2048 190 3200 141568 17.7879 14.4118 1361.98 418.509 1812.8 1812.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1940 0.001024 1024 260 225 18144 0.743264 5.30637 51.1738 57.2665 57.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 600 0.000512 2048 200 1750 17920 5.04058 3.42576 94.8726 103.767 207.207 207.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1460 0.000128 512 110 1175 148736 5.25651 3.50861 108.093 104.865 221.866 221.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 770 0.000128 2048 100 1825 132608 18.1144 14.3649 487.434 418.82 938.84 938.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1250 0.000512 1024 250 1150 32704 1.43318 1.65021 33.4698 59.3238 95.9483 96.0253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 800 6.4e-05 512 170 250 215040 17.515 6.56998 31.6581 202.179 258.143 258.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1670 0.001024 1024 480 475 16128 0.690528 6.46147 27.0131 34.2094 34.2654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 890 0.001024 1024 280 550 12544 0.720448 0.694752 6.76323 26.2674 34.5157 34.5938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1470 6.4e-05 4096 250 10425 279552 81.6842 62.5998 11542.5 1848.14 13535.2 13535.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1360 0.000128 2048 190 3200 141568 17.7675 14.3285 891.967 422.19 1346.36 1346.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1940 0.001024 1024 260 225 17920 0.739328 3.46483 49.9695 54.2163 54.2659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 600 0.000512 2048 200 1750 17920 5.04736 3.44534 62.9744 104.071 175.637 175.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1460 0.000128 512 110 1175 147840 5.27542 3.51766 150.536 104.611 264.08 264.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 770 0.000128 2048 100 1825 132960 18.1782 14.3656 720.077 419.11 1171.83 1171.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1250 0.000512 1024 250 1150 33120 1.44384 1.6649 49.841 58.6425 111.667 111.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 800 6.4e-05 512 170 250 215040 18.2527 6.63475 46.444 206.375 277.921 278.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1670 0.001024 1024 480 475 16320 0.690176 9.29382 26.4375 36.4654 36.5222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 890 0.001024 1024 280 550 12720 0.718624 0.687808 10.0003 26.0649 37.541 37.6156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1470 6.4e-05 4096 250 10425 280320 81.717 62.5981 17119 1852.62 19116.2 19116.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1360 0.000128 2048 190 3200 141600 17.8661 14.3652 1319.34 419.202 1770.88 1770.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1940 0.001024 1024 260 225 18120 0.744384 5.06598 50.1207 55.9738 56.0233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 600 0.000512 2048 200 1750 18240 5.09661 3.47136 94.1015 104.813 207.582 207.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1460 0.000128 512 110 1175 147840 5.26154 3.51232 106.43 104.72 220.062 220.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 770 0.000128 2048 100 1825 132480 18.1142 14.3606 474.18 418.234 924.991 925.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1250 0.000512 1024 250 1150 32640 1.4295 1.64698 32.6164 59.1841 94.9501 95.0288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 800 6.4e-05 512 170 250 215040 18.2409 6.62294 31.3093 206.714 263.1 263.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1670 0.001024 1024 480 475 16080 0.686112 6.13939 27.3388 34.2076 34.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 890 0.001024 1024 280 550 12480 0.718624 0.692224 6.41722 26.2246 34.1243 34.1998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1470 6.4e-05 4096 250 10425 280320 81.5088 62.5725 11411 1847.87 13403.2 13403.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1360 0.000128 2048 190 3200 141120 17.7788 14.4856 876.466 418.23 1327.07 1327.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1940 0.001024 1024 260 225 18000 0.741376 3.41459 50.1225 54.3209 54.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 600 0.000512 2048 200 1750 17280 5.05843 3.41805 59.4653 103.87 171.916 172.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1460 0.000128 512 110 1175 148480 5.25798 3.50858 147.327 104.72 260.951 261.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 770 0.000128 2048 100 1825 132608 18.1002 14.3294 685.989 418.229 1136.75 1136.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1250 0.000512 1024 250 1150 33280 1.44179 1.67248 47.9295 58.6579 109.776 109.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 800 6.4e-05 512 170 250 221184 18.1995 6.71267 45.6375 209.154 279.911 280.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1670 0.001024 1024 480 475 16384 0.694688 8.99718 26.7715 36.5074 36.5652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 890 0.001024 1024 280 550 12800 0.714944 0.688192 9.72816 26.0768 37.2795 37.3565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1470 6.4e-05 4096 250 10425 280576 81.5543 62.5544 16429.1 1848.6 18422 18422.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1360 0.000128 2048 190 3200 141312 17.7889 14.3908 1256.42 418.356 1707.06 1707.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1940 0.001024 1024 260 225 18176 0.745984 5.0071 51.2635 57.0594 57.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 600 0.000512 2048 200 1750 18432 5.08771 3.47955 90.5969 104.93 204.196 204.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1460 0.000128 512 110 1175 147456 5.28269 3.51834 108.042 104.716 221.697 221.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 770 0.000128 2048 100 1825 132096 18.1312 14.3688 481.893 418.225 932.727 932.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1250 0.000512 1024 250 1150 32768 1.42746 1.64682 33.2898 58.1047 94.5428 94.6197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 800 6.4e-05 512 170 250 212992 18.8458 6.7089 31.3735 209.071 266.216 266.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1670 0.001024 1024 480 475 16128 0.690176 6.26074 26.1444 33.137 33.1988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 890 0.001024 1024 280 550 12288 0.712096 0.68464 6.4839 25.8828 33.8323 33.9108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1470 6.4e-05 4096 250 10425 279552 81.2245 62.3759 11711.8 1842.87 13698.5 13698.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1360 0.000128 2048 190 3200 141312 17.8002 14.3401 894.437 418.221 1344.91 1345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1940 0.001024 1024 260 225 17920 0.741536 3.62547 50.0142 54.4255 54.4745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 600 0.000512 2048 200 1750 17408 5.0039 3.36282 60.305 102.441 171.214 171.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1460 0.000128 512 110 1184 149248 5.25571 3.51213 110.536 104.993 224.433 224.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 770 0.000128 2048 100 1824 132992 18.1309 14.3433 501.147 419.355 953.078 953.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1250 0.000512 1024 250 1152 33152 1.44051 1.67059 34.1453 59.2632 96.5911 96.6694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 800 6.4e-05 512 170 256 227328 17.8037 6.71158 62.7977 209.093 296.626 296.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1670 0.001024 1024 480 480 16448 0.69616 6.57494 26.7391 34.0531 34.1135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 890 0.001024 1024 280 544 12864 0.721088 0.698816 6.89437 26.2921 34.6795 34.7546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1470 6.4e-05 4096 250 10432 280832 81.4976 62.5348 12020.2 1847.5 14012 14012.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1360 0.000128 2048 190 3200 141952 17.8199 14.3343 927.877 419.415 1379.55 1379.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1940 0.001024 1024 260 224 18304 0.76368 3.45325 51.2985 55.5601 55.6114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 600 0.000512 2048 200 1760 18816 5.06387 3.46829 66.9817 104.673 180.288 180.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1460 0.000128 512 110 1184 148992 5.27168 3.51488 78.296 105.011 192.231 192.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 770 0.000128 2048 100 1824 132864 18.1595 14.3626 323.248 419.397 775.267 775.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1250 0.000512 1024 250 1152 33024 1.44016 1.66349 22.5053 60.0901 85.7733 85.8507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 800 6.4e-05 512 170 256 225280 18.012 7.22707 60.9252 209.096 295.474 295.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1670 0.001024 1024 480 480 16384 0.696736 11.3679 28.9669 41.075 41.1341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 890 0.001024 1024 280 544 12800 0.721856 0.69648 11.6584 26.3404 39.4886 39.5594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1470 6.4e-05 4096 250 10432 280576 81.5442 62.5292 7730.45 1847.68 9722.44 9722.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1360 0.000128 2048 190 3200 141824 17.8234 14.3695 595.929 419.467 1047.7 1047.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1940 0.001024 1024 260 224 18240 0.745408 2.32038 51.257 54.3648 54.4276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 600 0.000512 2048 200 1760 18688 5.07949 3.46557 53.6327 104.759 167.038 167.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1460 0.000128 512 110 1184 149120 5.28432 3.52221 114.52 104.899 228.367 228.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 770 0.000128 2048 100 1824 132960 18.2265 14.3911 512.964 418.962 964.648 964.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1250 0.000512 1024 250 1152 33120 1.44589 1.66285 35.2885 60.0262 98.4973 98.5715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 800 6.4e-05 512 170 256 227840 17.8886 6.72768 37.0093 209.581 271.421 271.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1670 0.001024 1024 480 480 16440 0.694528 6.66848 27.8584 35.264 35.3222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 890 0.001024 1024 280 544 12800 0.721024 0.693344 7.00682 26.2554 34.7485 34.8247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1470 6.4e-05 4096 250 10432 280640 81.8791 62.6429 12310.2 1845.44 14300.4 14300.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1360 0.000128 2048 190 3200 141920 17.9119 14.3984 947.075 427.292 1406.78 1406.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1940 0.001024 1024 260 224 18280 0.74368 3.68301 51.2523 55.7227 55.7712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 600 0.000512 2048 200 1760 18720 5.0856 3.46621 67.8492 104.512 181.015 181.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1460 0.000128 512 110 1184 149120 5.26931 3.51674 80.1166 104.941 193.982 194.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 770 0.000128 2048 100 1824 132800 18.1586 14.3565 329.11 419.119 780.847 780.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1250 0.000512 1024 250 1152 32960 1.43974 1.66298 22.8665 58.8721 84.9108 84.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 800 6.4e-05 512 170 256 225280 18.1025 6.72358 64.0739 209.629 298.74 298.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1670 0.001024 1024 480 480 16400 0.69632 4.39459 26.6105 31.7444 31.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 890 0.001024 1024 280 544 12640 0.7168 0.693728 4.56013 26.2124 32.2553 32.3332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1470 6.4e-05 4096 250 10432 280640 81.646 62.6017 7940.98 1846.09 9931.54 9931.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1360 0.000128 2048 190 3200 141760 17.8285 14.3624 611.708 419.115 1063.12 1063.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1940 0.001024 1024 260 224 18240 0.763872 2.38435 51.2571 54.4486 54.4995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 600 0.000512 2048 200 1760 18560 5.04438 3.44675 43.7984 106.057 158.451 158.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1460 0.000128 512 110 1184 148992 5.24893 3.51395 123.618 104.826 237.345 237.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 770 0.000128 2048 100 1824 132864 18.1404 14.3788 556.14 419.168 1007.93 1008.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1250 0.000512 1024 250 1152 33120 1.44224 1.66518 38.2936 60.0985 101.573 101.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 800 6.4e-05 512 170 256 224256 17.8683 6.69254 39.5413 208.396 272.704 272.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1670 0.001024 1024 480 480 16416 0.69264 7.31341 26.672 34.7216 34.7777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 890 0.001024 1024 280 544 12768 0.71856 0.690624 7.60973 26.2247 35.3117 35.3859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1470 6.4e-05 4096 250 10432 280704 81.5493 62.5769 13308.4 1847.52 15300.3 15300.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1360 0.000128 2048 190 3200 141888 17.8094 14.353 1028.62 419.241 1480.13 1480.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1940 0.001024 1024 260 224 18288 0.74752 4.00656 51.2989 56.0962 56.1459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 600 0.000512 2048 200 1760 18816 5.07728 3.468 74.4367 104.877 187.961 188.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1460 0.000128 512 110 1184 148992 5.25312 3.51027 85.0091 104.857 198.764 198.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 770 0.000128 2048 100 1824 132480 18.1203 14.5481 355.489 418.789 807.048 807.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1250 0.000512 1024 250 1152 32832 1.43491 1.66093 24.9373 58.5387 86.6398 86.7147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 800 6.4e-05 512 170 256 221184 17.7298 6.61242 25.7157 206.364 256.63 256.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1670 0.001024 1024 480 480 16320 0.690368 4.7657 27.5346 33.0321 33.0899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 890 0.001024 1024 280 544 12672 0.720896 0.6928 4.92858 26.3014 32.7151 32.7897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1470 6.4e-05 4096 250 10432 280320 81.4913 62.5708 8470.18 1848 10462.5 10462.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1360 0.000128 2048 190 3200 141696 17.7935 14.3829 654.535 418.793 1105.61 1105.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1940 0.001024 1024 260 224 18240 0.745472 2.63526 51.2964 54.7179 54.7676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 600 0.000512 2048 200 1760 18432 5.05174 3.4593 47.2857 104.49 160.386 160.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1460 0.000128 512 110 1184 148736 5.28278 3.5169 120.279 104.832 234.052 234.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 770 0.000128 2048 100 1824 132832 18.199 14.3668 548.135 419.287 1000.09 1000.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1250 0.000512 1024 250 1152 33152 1.44829 1.67181 38.1351 58.9016 100.231 100.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 800 6.4e-05 512 170 256 225792 18.0043 6.73219 39.5484 209.436 273.935 274.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1670 0.001024 1024 480 480 16408 0.694048 7.22125 27.8187 35.7762 35.8333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 890 0.001024 1024 280 544 12768 0.719232 0.691104 7.57779 26.2103 35.2698 35.3469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1470 6.4e-05 4096 250 10432 280672 81.7781 62.6274 13025.9 1846.58 15017.1 15017.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1360 0.000128 2048 190 3200 141792 17.8921 14.393 1005.41 419.34 1457.14 1457.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1940 0.001024 1024 260 224 18256 0.74512 3.85651 51.2614 55.9076 55.9562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 600 0.000512 2048 200 1760 18816 5.09133 3.47962 73.1668 104.91 186.75 186.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1460 0.000128 512 110 1184 148736 5.26442 3.51763 84.0956 104.776 197.795 197.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 770 0.000128 2048 100 1824 132608 18.1525 14.3588 348.943 418.48 800.036 800.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1250 0.000512 1024 250 1152 32928 1.43498 1.65485 24.391 58.5293 86.0805 86.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 800 6.4e-05 512 170 256 222208 17.8067 6.64166 25.6049 206.884 257.146 257.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1670 0.001024 1024 480 480 16352 0.694112 4.75011 27.6112 33.0983 33.1546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 890 0.001024 1024 280 544 12544 0.718848 0.690944 4.81904 26.1195 32.422 32.4958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1470 6.4e-05 4096 250 10432 280448 81.6417 62.6252 8364.94 1846.61 10356 10356.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1360 0.000128 2048 190 3200 141568 17.8103 14.4609 644.512 428.25 1105.14 1105.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1940 0.001024 1024 260 224 18144 0.744448 2.53155 51.1597 54.4798 54.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 600 0.000512 2048 200 1760 18368 5.02099 3.42029 46.2263 103.759 158.523 158.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1460 0.000128 512 110 1184 147840 5.31446 3.51875 72.7388 104.894 186.609 186.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 770 0.000128 2048 100 1824 132384 18.2068 14.3811 284.746 418.947 736.382 736.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1250 0.000512 1024 250 1152 32592 1.43936 1.65037 19.8867 59.4782 82.5272 82.6003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 800 6.4e-05 512 170 256 225792 17.9823 6.72973 21.7942 209.481 256.2 256.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1670 0.001024 1024 480 480 16296 0.69632 3.93946 26.7675 31.4455 31.5023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 890 0.001024 1024 280 544 12432 0.7168 0.688128 4.17123 26.0566 31.7052 31.7812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1470 6.4e-05 4096 250 10432 280224 81.6175 62.5739 6877.86 1845.18 8867.43 8867.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1360 0.000128 2048 190 3200 141120 17.8607 14.3671 526.586 419.064 977.981 978.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1940 0.001024 1024 260 224 18144 0.747136 2.2071 51.2577 54.2571 54.3048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 600 0.000512 2048 200 1760 18144 5.02768 3.40371 37.755 103.391 149.68 149.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1460 0.000128 512 110 1184 148992 5.26582 3.51418 119.044 104.937 232.899 233.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 770 0.000128 2048 100 1824 132864 18.1395 14.3708 552.052 419.255 1003.92 1004.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1250 0.000512 1024 250 1152 33024 1.4393 1.66502 38.1134 59.8382 101.125 101.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 800 6.4e-05 512 170 256 225280 17.9129 6.70352 40.2614 208.948 274.045 274.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1670 0.001024 1024 480 480 16384 0.694144 7.34605 26.7377 34.8197 34.8779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 890 0.001024 1024 280 544 12800 0.72272 0.694208 7.64906 26.3134 35.45 35.5272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1470 6.4e-05 4096 250 10432 280576 81.5231 62.5374 12731.7 1846.4 14722.4 14722.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1360 0.000128 2048 190 3200 141824 17.835 14.34 1007.47 421.08 1460.84 1460.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1940 0.001024 1024 260 224 18240 0.746464 4.00224 51.2362 56.0299 56.0783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 600 0.000512 2048 200 1760 18688 5.07043 3.46458 73.6771 104.679 186.991 187.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1460 0.000128 512 110 1184 148480 5.26176 3.50822 84.6538 104.728 198.292 198.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 770 0.000128 2048 100 1824 132096 18.13 14.3305 367.769 418.278 818.611 818.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1250 0.000512 1024 250 1152 33024 1.44435 1.66886 25.6833 59.7732 88.6449 88.7194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 800 6.4e-05 512 170 256 221184 18.2108 6.70717 27.2656 209.177 261.568 261.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1670 0.001024 1024 480 480 16256 0.693728 5.07197 27.7208 33.5296 33.5868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 890 0.001024 1024 280 544 12544 0.715264 0.688128 5.27226 26.0873 32.8351 32.9105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1470 6.4e-05 4096 250 10432 280576 81.5635 62.561 8234.02 1848.78 10227.1 10227.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1360 0.000128 2048 190 3200 141312 17.7748 14.3572 661.841 418.28 1112.36 1112.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1940 0.001024 1024 260 224 18176 0.741376 2.73632 51.2608 54.7805 54.8315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 600 0.000512 2048 200 1760 18432 5.08896 3.48365 49.3017 104.942 162.916 163.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1460 0.000128 512 110 1184 147456 5.27002 3.50854 72.253 104.402 185.573 185.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 770 0.000128 2048 100 1824 132096 18.1444 14.3412 305.363 419.037 756.99 757.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1250 0.000512 1024 250 1152 32640 1.43974 1.66682 21.1477 58.634 82.9607 83.0396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 800 6.4e-05 512 170 256 221184 17.7483 6.61709 22.8988 206.42 253.897 254.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1670 0.001024 1024 480 480 16128 0.690688 4.19021 26.113 31.0378 31.0973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 890 0.001024 1024 280 544 12288 0.718336 0.691968 4.25578 26.1557 31.8926 31.9672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1470 6.4e-05 4096 250 10432 279552 81.8113 62.5974 6813.72 1849.4 8807.74 8807.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1360 0.000128 2048 190 3200 141312 17.8081 14.4036 552.774 419.107 1004.19 1004.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1940 0.001024 1024 260 224 18048 0.741312 2.28067 50.1131 53.1782 53.2266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 600 0.000512 2048 200 1760 17664 5.03443 3.41824 39.7146 103.717 151.986 152.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1460 0.000128 512 110 1184 149184 5.27078 3.52256 166.296 104.994 280.221 280.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 770 0.000128 2048 100 1824 132768 18.1717 14.3708 791.674 419.324 1243.64 1243.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1250 0.000512 1024 250 1152 32976 1.4432 1.65907 55.0257 58.6607 116.858 116.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 800 6.4e-05 512 170 256 221184 17.9818 6.66112 55.8082 207.416 288.085 288.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1670 0.001024 1024 480 480 16344 0.690208 10.455 26.2457 37.4341 37.4929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 890 0.001024 1024 280 544 12816 0.720896 0.691168 10.9312 26.3259 38.7422 38.8155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1470 6.4e-05 4096 250 10432 280512 81.7813 62.6472 18729.9 1847.17 20721.7 20721.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1360 0.000128 2048 190 3200 141696 17.8717 14.3647 1445.72 419.421 1897.49 1897.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1940 0.001024 1024 260 224 18216 0.745472 5.6832 51.2357 57.7084 57.7556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 600 0.000512 2048 200 1760 18720 5.0792 3.46986 105.375 104.708 218.737 218.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1460 0.000128 512 110 1184 148608 5.24934 3.50822 111.58 104.807 225.284 225.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 770 0.000128 2048 100 1824 132480 18.1504 14.3811 496.896 419.527 949.06 949.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1250 0.000512 1024 250 1152 32832 1.43974 1.66982 34.756 59.816 97.7536 97.8312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 800 6.4e-05 512 170 256 211968 18.1261 6.57795 34.9191 204.385 264.224 264.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1670 0.001024 1024 480 480 16272 0.692224 6.56819 27.3233 34.6252 34.6854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 890 0.001024 1024 280 544 12672 0.718752 0.690176 6.86163 26.2264 34.5683 34.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1470 6.4e-05 4096 250 10432 280512 81.5491 62.5996 12131.1 1847.87 14123.4 14123.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1360 0.000128 2048 190 3200 141696 17.8311 14.3775 926.677 419.529 1378.52 1378.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1940 0.001024 1024 260 224 18144 0.741376 3.68227 51.2369 55.7035 55.7527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 600 0.000512 2048 200 1760 18432 5.0352 3.44493 65.9033 104.13 178.612 178.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1460 0.000128 512 110 1184 148608 5.27376 3.51571 97.0474 105.604 211.579 211.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 770 0.000128 2048 100 1824 132192 18.1718 14.3646 408.312 421.78 862.732 862.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1250 0.000512 1024 250 1152 32400 1.43136 1.64211 28.442 59.664 91.2505 91.3285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 800 6.4e-05 512 170 256 207360 18.558 6.58637 28.5564 206.19 260.104 260.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1670 0.001024 1024 480 480 16200 0.692224 5.47354 26.4983 32.7058 32.7639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 890 0.001024 1024 280 544 12096 0.7168 0.684032 5.67677 26.1622 33.3122 33.3885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1470 6.4e-05 4096 250 10432 279936 81.8918 62.6463 9879.62 1864.62 11889 11889.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1360 0.000128 2048 190 3200 140832 17.838 14.3995 761.274 421.786 1215.4 1215.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1940 0.001024 1024 260 224 17928 0.740608 3.13139 51.2576 55.172 55.2234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 600 0.000512 2048 200 1760 17280 5.03904 3.37318 51.3777 103.663 163.555 163.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1460 0.000128 512 110 1184 149120 5.26774 3.52278 157.393 105.032 271.355 271.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 770 0.000128 2048 100 1824 132800 18.1548 14.3643 736.136 419.658 1188.41 1188.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1250 0.000512 1024 250 1152 32960 1.43693 1.66339 51.0844 59.7273 113.982 114.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 800 6.4e-05 512 170 256 225280 18.0408 6.7231 53.5453 209.814 288.336 288.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1670 0.001024 1024 480 480 16400 0.69504 9.78442 27.863 38.3854 38.4434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 890 0.001024 1024 280 544 12640 0.7168 0.691072 10.029 26.2248 37.7356 37.8139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1470 6.4e-05 4096 250 10432 280640 81.5931 62.5976 17618.5 1852.86 19615.8 19616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1360 0.000128 2048 190 3200 141760 17.8211 14.4671 1354.4 419.48 1806.27 1806.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1940 0.001024 1024 260 224 18240 0.745472 5.45533 51.2727 57.5161 57.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 600 0.000512 2048 200 1760 18560 5.03997 3.45088 97.8458 104.288 210.724 210.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1460 0.000128 512 110 1184 147200 5.24234 3.50554 109.795 104.22 222.902 223.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 770 0.000128 2048 100 1824 131840 18.0855 14.333 493.899 417.968 944.391 944.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1250 0.000512 1024 250 1152 32640 1.43158 1.65952 34.3184 58.4437 95.9256 96.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 800 6.4e-05 512 170 256 215040 18.2067 6.61984 34.4601 206.434 265.932 266.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1670 0.001024 1024 480 480 16320 0.694272 6.656 26.5381 33.9317 33.9886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 890 0.001024 1024 280 544 12480 0.714688 0.690176 6.93731 26.1196 34.5316 34.6081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1470 6.4e-05 4096 250 10432 280320 81.4488 62.496 11861.1 1850.85 13856.1 13856.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1360 0.000128 2048 190 3200 140800 17.7534 14.3933 900.406 417.974 1350.63 1350.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1940 0.001024 1024 260 224 18080 0.7408 3.55645 50.1166 54.4561 54.5041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 600 0.000512 2048 200 1760 17920 5.01507 3.41347 63.8852 103.645 176.058 176.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1460 0.000128 512 110 1184 147840 5.2664 3.5153 95.4392 104.632 208.99 209.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 770 0.000128 2048 100 1824 131520 18.147 14.3487 411.17 417.892 861.66 861.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1250 0.000512 1024 250 1152 32160 1.42867 1.64205 28.3598 59.1443 90.6456 90.7204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 800 6.4e-05 512 170 256 215040 18.2454 6.62938 29.2716 206.338 260.691 260.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1670 0.001024 1024 480 480 16080 0.688448 5.5217 27.3614 33.614 33.6712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 890 0.001024 1024 280 544 12480 0.719104 0.692384 5.74739 26.2061 33.4366 33.5135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1470 6.4e-05 4096 250 10432 280320 81.5363 62.5892 9978.71 1846.41 11969.4 11969.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1360 0.000128 2048 190 3200 141120 17.79 14.3702 758.55 417.9 1208.71 1208.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1940 0.001024 1024 260 224 18000 0.742848 2.98762 50.0958 53.868 53.9173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 600 0.000512 2048 200 1760 18240 5.02797 3.41984 55.0811 103.782 167.412 167.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1460 0.000128 512 110 1184 148992 5.24589 3.51728 147.323 104.794 261.022 261.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 770 0.000128 2048 100 1824 132480 18.103 14.3892 697.495 418.537 1148.63 1148.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1250 0.000512 1024 250 1152 32832 1.43552 1.66086 48.4236 59.4985 111.095 111.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 6.4e-05 512 170 256 221184 17.7118 6.62528 49.9854 206.243 280.777 280.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1670 0.001024 1024 480 480 16320 0.690176 9.18733 26.4363 36.3568 36.4114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 890 0.001024 1024 280 544 12672 0.721344 0.693952 9.50365 26.272 37.2596 37.3363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1470 6.4e-05 4096 250 10432 280320 81.4812 62.5576 16584.4 1846.99 18575.6 18575.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1360 0.000128 2048 190 3200 141696 17.7807 14.3626 1280.6 418.667 1731.52 1731.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1940 0.001024 1024 260 224 18240 0.744032 4.94387 51.2748 57.0068 57.0546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 600 0.000512 2048 200 1760 18432 5.05731 3.45872 92.0155 104.432 205.067 205.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1460 0.000128 512 110 1184 147456 5.2608 3.50643 105.466 104.416 218.788 218.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 770 0.000128 2048 100 1824 132096 18.1388 14.352 450.758 419.085 902.435 902.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1250 0.000512 1024 250 1152 32640 1.43974 1.66589 31.5219 59.6672 94.3683 94.4456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 800 6.4e-05 512 170 256 221184 17.7476 6.61504 32.8383 206.443 263.858 264.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1670 0.001024 1024 480 480 16128 0.691392 5.99523 26.3268 33.0558 33.1171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 890 0.001024 1024 280 544 12288 0.718368 0.69232 6.00778 26.1596 33.6511 33.7303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1470 6.4e-05 4096 250 10432 279552 81.7988 62.5866 10748 1853.48 12746.1 12746.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1360 0.000128 2048 190 3200 141312 17.8067 14.3407 834.702 419.102 1286.06 1286.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1940 0.001024 1024 260 224 18048 0.74064 3.29264 50.1144 54.19 54.2404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 600 0.000512 2048 200 1760 17664 5.03648 3.42147 58.1988 103.73 170.485 170.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1460 0.000128 512 110 1184 147456 5.2153 3.50179 94.2701 103.878 207.003 207.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 770 0.000128 2048 100 1824 131328 18.1355 14.3667 392.468 417.969 843.039 843.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1250 0.000512 1024 250 1152 32256 1.43379 1.66502 27.1867 59.4556 89.8125 89.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 800 6.4e-05 512 170 256 202752 17.7612 6.53722 26.2842 198.101 248.901 249.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1670 0.001024 1024 480 480 16128 0.692224 5.28278 26.2222 32.2419 32.3033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 890 0.001024 1024 280 544 12096 0.714944 0.686688 5.38989 26.0105 32.8723 32.9484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1470 6.4e-05 4096 250 10432 279936 81.6684 62.4946 9338.55 1850.75 11333.7 11333.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1360 0.000128 2048 190 3200 140544 17.7978 14.4655 717.243 417.966 1167.58 1167.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1940 0.001024 1024 260 224 17856 0.739328 2.9224 49.9676 53.6725 53.7211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 600 0.000512 2048 200 1760 17280 5.02573 3.37776 49.3675 102.87 160.741 160.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1460 0.000128 512 110 1184 148800 5.28915 3.52573 149.404 104.933 263.291 263.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 770 0.000128 2048 100 1824 132800 18.2435 14.4212 689.902 419.1 1141.77 1141.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1250 0.000512 1024 250 1152 33000 1.4441 1.66019 47.8574 59.5621 110.596 110.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 800 6.4e-05 512 170 256 224000 17.5819 6.63379 49.8876 206.391 280.707 280.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1670 0.001024 1024 480 480 16300 0.69168 9.03373 27.4858 37.2524 37.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 890 0.001024 1024 280 544 12800 0.722944 0.692544 9.55165 26.3079 37.347 37.4235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1470 6.4e-05 4096 250 10432 280800 81.9837 62.6749 16414.7 1848.33 18407.9 18408.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1360 0.000128 2048 190 3200 141600 17.917 14.3704 1260.29 419.227 1711.91 1712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1940 0.001024 1024 260 224 18200 0.747808 4.97798 51.2508 57.0187 57.0674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 600 0.000512 2048 200 1760 18400 5.08704 3.4679 91.0181 104.557 204.229 204.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1460 0.000128 512 110 1184 147200 5.27978 3.51642 108.297 104.375 221.607 221.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 770 0.000128 2048 100 1824 132800 18.1925 14.5001 477.2 419.02 929.016 929.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1250 0.000512 1024 250 1152 32800 1.44384 1.66502 33.1988 59.728 96.1082 96.1864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 800 6.4e-05 512 170 256 217600 18.0613 6.62954 33.8797 206.291 265.079 265.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1670 0.001024 1024 480 480 16200 0.68976 6.23779 26.4069 33.3789 33.4372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 890 0.001024 1024 280 544 12400 0.717536 0.68896 6.49805 26.1512 34.127 34.2036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1470 6.4e-05 4096 250 10432 280000 81.9124 62.6646 11541.5 1847.4 13533.6 13533.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1360 0.000128 2048 190 3200 141600 17.8733 14.3951 882.697 419.021 1334.09 1334.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1940 0.001024 1024 260 224 18000 0.74336 3.57376 50.0373 54.399 54.4481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 600 0.000512 2048 200 1760 17600 5.05187 3.42016 60.0413 103.666 172.278 172.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1460 0.000128 512 110 1184 146400 5.236 3.50618 93.908 103.384 206.174 206.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 770 0.000128 2048 100 1824 130800 18.1962 14.3977 391.581 416.128 840.406 840.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1250 0.000512 1024 250 1152 32400 1.43136 1.64829 27.636 59.0278 89.8172 89.8929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 800 6.4e-05 512 170 256 211200 18.6332 6.64067 27.7287 206.385 259.605 259.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1670 0.001024 1024 480 480 15900 0.687424 5.21626 27.2085 33.1552 33.2137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 890 0.001024 1024 280 544 12600 0.724992 0.694112 5.63805 26.2861 33.416 33.4914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1470 6.4e-05 4096 250 10432 279600 82.4412 62.7943 9500.93 1850.88 11497.3 11497.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1360 0.000128 2048 190 3200 140400 17.836 14.3702 725.62 416.128 1174.06 1174.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1940 0.001024 1024 260 224 18000 0.743424 3.0807 51.2274 55.0954 55.1424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 600 0.000512 2048 200 1760 18000 5.07232 3.4392 51.7684 104.17 164.551 164.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1460 0.000128 512 110 1184 148736 5.25699 3.51242 143.161 104.877 256.946 257.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 770 0.000128 2048 100 1824 132608 18.1555 14.4425 666.24 418.873 1117.82 1117.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1250 0.000512 1024 250 1152 32928 1.43363 1.6512 46.3238 58.6246 108.106 108.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 800 6.4e-05 512 170 256 222208 17.7884 6.64579 47.8821 207.082 279.613 279.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1670 0.001024 1024 480 480 16352 0.692672 8.8536 27.6076 37.1978 37.2571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 890 0.001024 1024 280 544 12544 0.716448 0.691552 8.97194 26.1403 36.5905 36.6666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1470 6.4e-05 4096 250 10432 280448 81.5858 62.6028 16036.8 1848.42 18029.7 18029.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1360 0.000128 2048 190 3200 141568 17.8119 14.3504 1236.75 418.995 1688.01 1688.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1940 0.001024 1024 260 224 18144 0.745472 4.8089 51.1859 56.7836 56.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 600 0.000512 2048 200 1760 18368 5.02611 3.41962 89.0133 103.856 201.416 201.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1460 0.000128 512 110 1184 148736 5.25408 3.50819 106.196 104.865 219.963 220.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 770 0.000128 2048 100 1824 132608 18.1009 14.4179 465.322 418.818 916.761 916.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1250 0.000512 1024 250 1152 32704 1.43178 1.64864 32.3468 59.3225 94.8222 94.8972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 800 6.4e-05 512 170 256 215040 17.52 6.5679 32.8612 202.174 259.334 259.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1670 0.001024 1024 480 480 16128 0.690176 6.05024 26.1346 32.9194 32.9748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 890 0.001024 1024 280 544 12544 0.719872 0.696192 6.33498 26.2744 34.0961 34.1729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1470 6.4e-05 4096 250 10432 279552 81.4764 62.4569 11168.3 1851.44 13163.9 13164.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1360 0.000128 2048 190 3200 141568 17.7739 14.3599 862.974 418.823 1314.03 1314.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1940 0.001024 1024 260 224 17920 0.73728 3.43139 49.9652 54.177 54.2269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 600 0.000512 2048 200 1760 17920 5.04934 3.43942 60.354 104.075 173.022 173.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1460 0.000128 512 110 1184 147840 5.29949 3.51456 91.4172 105.037 205.407 205.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 770 0.000128 2048 100 1824 131712 18.1942 14.3599 381.731 419.524 833.914 834.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1250 0.000512 1024 250 1152 32256 1.42992 1.64349 26.2217 58.2477 87.6157 87.6933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 800 6.4e-05 512 170 256 215040 17.5441 6.57005 27.323 202.447 254.097 254.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1670 0.001024 1024 480 480 16128 0.69184 5.13094 26.314 32.1789 32.2357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 890 0.001024 1024 280 544 12096 0.713792 0.681984 5.17904 25.8436 32.4881 32.5652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1470 6.4e-05 4096 250 10432 279552 81.7283 62.4814 9153.46 1850.96 11148.8 11149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1360 0.000128 2048 190 3200 141120 17.861 14.3774 704.969 419.526 1156.84 1156.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1940 0.001024 1024 260 224 17808 0.737216 2.8744 49.9912 53.6459 53.6945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 600 0.000512 2048 200 1760 17472 4.96515 3.33542 49.6122 102.065 160.078 160.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1460 0.000128 512 110 1184 147840 5.27405 3.51814 142.456 104.526 255.91 256.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 770 0.000128 2048 100 1824 132480 18.1944 14.3478 652.882 418.758 1104.29 1104.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1250 0.000512 1024 250 1152 32880 1.44362 1.66298 45.1284 58.5947 106.902 106.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 800 6.4e-05 512 170 256 222720 17.6788 6.63363 46.7833 206.204 277.511 277.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1670 0.001024 1024 480 480 16320 0.693184 8.56589 26.466 35.7671 35.8257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 890 0.001024 1024 280 544 12480 0.717088 0.688128 8.89027 26.041 36.4094 36.4848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1470 6.4e-05 4096 250 10432 280320 81.6997 62.5882 15838 1844.73 17827.2 17827.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1360 0.000128 2048 190 3200 141600 17.8565 14.4615 1207.75 418.888 1659.06 1659.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1940 0.001024 1024 260 224 18120 0.743424 4.83302 50.0922 55.7111 55.7614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 600 0.000512 2048 200 1760 18720 5.09808 3.47098 88.4112 104.729 201.81 201.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1460 0.000128 512 110 1184 147840 5.27392 3.51091 105.463 104.619 219.016 219.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 770 0.000128 2048 100 1824 131520 18.1336 14.379 466.964 417.831 917.414 917.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1250 0.000512 1024 250 1152 32160 1.42963 1.64781 31.9056 58.0829 93.1407 93.2183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 800 6.4e-05 512 170 256 215040 18.2379 6.62733 33.0528 206.317 264.448 264.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1670 0.001024 1024 480 480 16080 0.690176 6.13581 26.3044 33.1719 33.2329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 890 0.001024 1024 280 544 12480 0.720896 0.69136 6.47702 26.2021 34.1619 34.2364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1470 6.4e-05 4096 250 10432 280320 81.5361 62.5762 11164 1846.12 13154.5 13154.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1360 0.000128 2048 190 3200 141120 17.7838 14.371 858.879 417.836 1308.98 1309.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1940 0.001024 1024 260 224 18000 0.743392 3.328 50.0975 54.2125 54.2597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 600 0.000512 2048 200 1760 18240 5.02483 3.41626 62.0429 103.768 174.35 174.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1460 0.000128 512 110 1184 146880 5.31853 3.52461 90.6789 104.713 204.377 204.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 770 0.000128 2048 100 1824 131040 18.2624 14.3852 382.999 418.213 833.963 834.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1250 0.000512 1024 250 1152 31680 1.4319 1.63539 26.29 58.9802 88.41 88.4859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 800 6.4e-05 512 170 256 207360 17.9984 6.57162 26.8249 201.268 252.872 253.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1670 0.001024 1024 480 480 15840 0.68608 5.05965 26.7424 32.5288 32.5883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 890 0.001024 1024 280 544 11520 0.714432 0.67968 4.99114 25.7243 32.1806 32.2533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1470 6.4e-05 4096 250 10432 279360 81.6374 62.4892 9342.52 1842.67 11329.5 11329.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1360 0.000128 2048 190 3200 141120 17.8726 14.3991 714.494 418.221 1165.09 1165.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1940 0.001024 1024 260 224 17640 0.735232 3.12272 49.7748 53.678 53.7252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 600 0.000512 2048 200 1760 17280 4.96035 3.31875 49.6012 101.535 159.515 159.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1460 0.000128 512 110 1184 148480 5.25405 3.50976 142.198 104.644 255.746 255.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 770 0.000128 2048 100 1824 132096 18.114 14.3323 657.609 417.944 1108.1 1108.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1250 0.000512 1024 250 1152 33024 1.44294 1.66912 46.0645 58.622 107.867 107.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 800 6.4e-05 512 170 256 221184 18.2098 6.71085 46.9444 209.005 281.084 281.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1670 0.001024 1024 480 480 16256 0.692224 8.80173 26.622 36.1563 36.2163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 890 0.001024 1024 280 544 12544 0.714752 0.687808 9.11805 26.0588 36.6513 36.7288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1470 6.4e-05 4096 250 10432 280576 81.5425 62.5549 15716.5 1847.32 17708.1 17708.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1360 0.000128 2048 190 3200 141312 17.7889 14.4077 1210.69 420.438 1663.43 1663.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1940 0.001024 1024 260 224 18176 0.745472 4.65133 51.2363 56.8183 57.3091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 600 0.000512 2048 200 1760 18432 5.08915 3.48448 87.7172 104.861 201.253 201.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1460 0.000128 512 110 1184 147456 5.27965 3.51606 104.097 104.817 217.85 217.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 770 0.000128 2048 100 1824 132096 18.1346 14.3667 446.049 418.625 897.274 897.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1250 0.000512 1024 250 1152 32256 1.42621 1.64608 30.6547 59.2047 93.0058 93.0824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 800 6.4e-05 512 170 256 212992 18.8641 6.70742 31.2005 209.265 266.253 266.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1670 0.001024 1024 480 480 16128 0.692224 5.78912 26.6434 33.1661 33.2227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 890 0.001024 1024 280 544 12288 0.715264 0.68544 6.14419 25.9129 33.5296 33.6079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1470 6.4e-05 4096 250 10432 279552 81.2318 62.3781 10623.5 1844.62 12611.9 12612.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1360 0.000128 2048 190 3200 141312 17.8069 14.3968 820.557 418.63 1271.49 1271.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1940 0.001024 1024 260 224 17920 0.741952 3.32634 50.0308 54.1435 54.1921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 600 0.000512 2048 200 1760 17408 5.00666 3.36016 56.1162 102.539 167.121 167.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1460 0.000128 512 110 1184 144384 5.24064 3.49933 92.3459 103.501 204.724 204.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 770 0.000128 2048 100 1824 130560 18.1207 14.3355 397.533 417.508 847.6 847.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1250 0.000512 1024 250 1152 32256 1.43504 1.65104 27.7305 58.2384 89.1269 89.2064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 800 6.4e-05 512 170 256 196608 18.2627 6.5353 26.1561 198.312 249.472 249.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1670 0.001024 1024 480 480 15744 0.682784 5.29856 25.8549 31.8804 31.9384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 890 0.001024 1024 280 544 11520 0.700448 0.67344 5.31226 25.3864 32.145 32.2246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1470 6.4e-05 4096 250 10432 279552 81.7686 62.4616 9746.6 1854.4 11745.4 11745.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1360 0.000128 2048 190 3200 139776 17.8232 14.3913 738.146 417.56 1188.02 1188.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1940 0.001024 1024 260 224 17664 0.734144 2.85686 49.8606 53.4937 53.5431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 600 0.000512 2048 200 1760 16896 5.0953 3.45088 49.3279 105.05 163.029 163.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1460 0.000128 512 110 1200 148992 5.25667 3.51507 115.769 104.921 229.603 229.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 770 0.000128 2048 100 1840 132992 18.1155 14.3753 514.228 419.06 965.886 965.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1250 0.000512 1024 250 1160 33280 1.44051 1.67149 35.2482 60.0191 98.452 98.5278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 800 6.4e-05 512 170 280 217088 18.5874 6.70349 64.2068 209.048 298.764 298.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1670 0.001024 1024 480 480 16448 0.697696 6.67907 26.5214 33.9416 34.0004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 890 0.001024 1024 280 560 12608 0.71984 0.694912 7.17693 26.2743 34.9396 35.0157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1470 6.4e-05 4096 250 10440 280832 81.4385 62.5028 12247.1 1846.25 14237.5 14237.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1360 0.000128 2048 190 3200 141952 17.8089 14.3366 939.659 421.073 1392.98 1393.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1940 0.001024 1024 260 240 18240 0.770336 3.84486 51.3066 55.9661 56.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 600 0.000512 2048 200 1760 18688 5.0632 3.46496 67.7253 104.605 180.963 181.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1460 0.000128 512 110 1200 148992 5.26502 3.5145 80.6617 104.923 194.503 194.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 770 0.000128 2048 100 1840 132864 18.1423 14.3844 329.47 419.057 781.158 781.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1250 0.000512 1024 250 1160 33152 1.43974 1.67024 22.77 58.8931 84.8478 84.9244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 800 6.4e-05 512 170 280 217088 18.6312 6.70826 63.4034 208.924 297.884 298.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1670 0.001024 1024 480 480 16384 0.695168 4.43597 27.6052 32.7791 32.8349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 890 0.001024 1024 280 560 12544 0.720512 0.694528 11.9175 26.3168 39.7214 39.7988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1470 6.4e-05 4096 250 10440 280576 81.5406 62.5313 7880.62 1846.2 9871.11 9871.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1360 0.000128 2048 190 3200 141824 17.8197 14.5285 604.961 419.066 1056.48 1056.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1940 0.001024 1024 260 240 18176 0.746912 2.55997 51.2589 54.6092 54.6661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 600 0.000512 2048 200 1760 18688 5.07149 3.46758 43.8954 104.669 157.201 157.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1460 0.000128 512 110 1200 149120 5.28102 3.52371 128.332 104.884 242.158 242.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 770 0.000128 2048 100 1840 132960 18.203 14.3741 587.519 418.907 1039.11 1039.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1250 0.000512 1024 250 1160 33280 1.44445 1.6649 40.2069 59.9341 103.325 103.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 800 6.4e-05 512 170 280 217600 18.6465 6.72579 42.3531 209.553 277.489 277.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1670 0.001024 1024 480 480 16440 0.695392 7.57635 26.7836 35.097 35.1596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 890 0.001024 1024 280 560 12560 0.72272 0.694176 8.03594 26.2525 35.7724 35.8502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1470 6.4e-05 4096 250 10440 280640 81.7358 62.6051 13987.9 1845.28 15977.8 15977.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1360 0.000128 2048 190 3200 141920 17.8913 14.3667 1068.89 418.967 1520.22 1520.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1940 0.001024 1024 260 240 18200 0.746688 4.46458 51.2561 56.5097 56.5581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 600 0.000512 2048 200 1760 18560 5.08541 3.46006 77.3994 104.496 190.538 190.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1460 0.000128 512 110 1200 149120 5.26221 3.51658 88.1887 105.015 202.122 202.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 770 0.000128 2048 100 1840 132800 18.1582 14.4127 371.677 419.416 823.768 823.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1250 0.000512 1024 250 1160 33120 1.43811 1.66362 25.9296 58.7141 87.8162 87.8948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 800 6.4e-05 512 170 280 215040 18.868 6.72224 72.013 209.779 307.6 307.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1670 0.001024 1024 480 480 16400 0.69616 4.99174 26.3292 32.0593 32.1167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 890 0.001024 1024 280 560 12480 0.718944 0.692224 5.30858 26.2185 33.011 33.0874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1470 6.4e-05 4096 250 10440 280640 81.5256 62.5654 8842.09 1847.4 10833.8 10834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1360 0.000128 2048 190 3200 141760 17.8216 14.3688 677.301 419.426 1129.02 1129.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1940 0.001024 1024 260 240 18160 0.765728 2.91494 51.2804 55.0061 55.0564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 600 0.000512 2048 200 1760 18240 5.0471 3.44883 48.4495 104.273 161.321 161.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1460 0.000128 512 110 1200 147840 5.28509 3.51834 76.1346 104.549 189.629 189.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 770 0.000128 2048 100 1840 132480 18.2005 14.3569 303.407 418.864 754.933 755.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1250 0.000512 1024 250 1160 33120 1.44422 1.66435 21.378 58.6585 83.2177 83.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 800 6.4e-05 512 170 280 207360 18.9029 6.63142 68.3651 206.26 300.377 300.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1670 0.001024 1024 480 480 16320 0.69344 4.0264 27.0471 31.8075 31.8695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 890 0.001024 1024 280 560 12240 0.718656 0.68672 4.25779 26.0442 31.7805 31.8565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1470 6.4e-05 4096 250 10440 280320 81.6552 62.5951 7196.62 1845.09 9186.16 9186.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1360 0.000128 2048 190 3200 141600 17.8723 14.5227 554.431 418.918 1005.85 1005.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1940 0.001024 1024 260 240 18120 0.768 2.43917 51.2633 54.5125 54.5624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 600 0.000512 2048 200 1760 18240 5.1016 3.4775 39.8128 104.755 153.247 153.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1460 0.000128 512 110 1200 148608 5.26771 3.51776 119.67 104.845 233.434 233.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 770 0.000128 2048 100 1840 132864 18.1463 14.3519 538.374 419.272 990.253 990.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1250 0.000512 1024 250 1160 33312 1.44464 1.66947 37.0325 58.922 99.1447 99.2217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 800 6.4e-05 512 170 280 215040 18.5955 6.69002 38.325 208.442 272.266 272.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1670 0.001024 1024 480 480 16416 0.69632 7.02669 26.317 34.0844 34.1443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 890 0.001024 1024 280 560 12576 0.719008 0.693888 7.41453 26.2281 35.1286 35.2052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1470 6.4e-05 4096 250 10440 280704 81.5918 62.5784 12827.1 1847.95 14819.4 14819.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1360 0.000128 2048 190 3200 141888 17.8153 14.3606 985.25 419.325 1436.86 1436.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1940 0.001024 1024 260 240 18192 0.744352 4.02509 51.2844 56.0978 56.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 600 0.000512 2048 200 1760 18624 5.08032 3.46931 71.0113 104.901 184.562 184.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1460 0.000128 512 110 1200 148224 5.25952 3.51027 83.7266 104.843 197.481 197.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 770 0.000128 2048 100 1840 132480 18.1166 14.463 351.544 418.747 802.972 803.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1250 0.000512 1024 250 1160 33024 1.4336 1.65677 24.352 58.5096 86.0244 86.1007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 800 6.4e-05 512 170 280 208896 18.6594 6.61734 24.6272 206.334 256.45 256.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1670 0.001024 1024 480 480 16320 0.69216 4.61824 27.5223 32.8758 32.9321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 890 0.001024 1024 280 560 12480 0.718816 0.69392 4.95491 26.3001 32.7402 32.8151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1470 6.4e-05 4096 250 10440 280320 81.3828 62.4563 8342.81 1847.96 10334.8 10335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1360 0.000128 2048 190 3200 141696 17.7672 14.3401 641.071 418.75 1092.03 1092.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1940 0.001024 1024 260 240 18144 0.745888 2.68851 51.2794 54.7569 54.8051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 600 0.000512 2048 200 1760 18432 5.05354 3.45702 46.438 104.479 159.528 159.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1460 0.000128 512 110 1200 147456 5.29558 3.51082 72.736 104.555 186.243 186.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 770 0.000128 2048 100 1840 132480 18.1654 14.3565 287.853 419.126 739.601 739.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1250 0.000512 1024 250 1160 33120 1.44179 1.67117 20.3675 58.771 82.3224 82.3989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 800 6.4e-05 512 170 280 202752 18.86 6.57408 20.2687 204.183 250.094 250.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1670 0.001024 1024 480 480 16272 0.691904 3.80595 26.2228 30.7639 30.8228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 890 0.001024 1024 280 560 12384 0.719872 0.68912 4.19965 26.2021 31.8816 31.9549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1470 6.4e-05 4096 250 10440 280512 81.5252 62.4795 6881.06 1846.21 8871.47 8871.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1360 0.000128 2048 190 3200 141696 17.8319 14.3544 529.523 421.998 983.808 983.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1940 0.001024 1024 260 240 18000 0.741376 2.37322 50.0827 53.2421 53.2903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 600 0.000512 2048 200 1760 17856 5.05158 3.4423 37.3737 104.029 149.998 150.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1460 0.000128 512 110 1200 148736 5.27914 3.52058 160.602 104.768 274.307 274.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 770 0.000128 2048 100 1840 132832 18.1868 14.3612 772.043 419.029 1223.72 1223.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1250 0.000512 1024 250 1160 33264 1.44442 1.66851 53.8755 59.7841 116.846 116.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 800 6.4e-05 512 170 280 218624 18.5444 6.7255 55.9612 209.299 290.743 290.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1670 0.001024 1024 480 480 16408 0.692096 10.1827 27.7829 38.701 38.7598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 890 0.001024 1024 280 560 12544 0.720032 0.694208 10.9248 26.1954 38.6031 38.6786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1470 6.4e-05 4096 250 10440 280448 81.8198 62.6388 18145.6 1846.54 20136.8 20137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1360 0.000128 2048 190 3200 142016 17.8719 14.3643 1405.22 419.032 1856.6 1856.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1940 0.001024 1024 260 240 18200 0.749568 5.93926 51.286 58.0184 58.0689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 600 0.000512 2048 200 1760 18592 5.10067 3.47776 101.683 104.833 215.194 215.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1460 0.000128 512 110 1200 148736 5.26573 3.51232 108.548 104.866 222.331 222.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 770 0.000128 2048 100 1840 132608 18.1416 14.3518 485.304 418.823 936.725 936.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1250 0.000512 1024 250 1160 32928 1.43552 1.65485 33.5139 58.4536 95.1319 95.2091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 800 6.4e-05 512 170 280 215040 18.3467 6.64576 35.5395 207.065 267.811 267.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1670 0.001024 1024 480 480 16352 0.69264 6.37747 26.3065 33.4195 33.4769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 890 0.001024 1024 280 560 12320 0.7168 0.690496 6.83971 26.1366 34.4576 34.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1470 6.4e-05 4096 250 10440 280448 81.5524 62.5207 11448.3 1848.15 13440.8 13441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1360 0.000128 2048 190 3200 141568 17.8072 14.3954 881.526 418.825 1332.66 1332.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1940 0.001024 1024 260 240 18144 0.745472 3.76326 51.3022 55.8563 55.9043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 600 0.000512 2048 200 1760 17920 5.03914 3.41811 61.6998 103.848 174.104 174.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1460 0.000128 512 110 1200 147840 5.29878 3.5169 91.9727 104.929 205.855 205.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 770 0.000128 2048 100 1840 132384 18.1913 14.3832 393.124 419.07 844.871 844.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1250 0.000512 1024 250 1160 32928 1.43971 1.64794 27.4183 59.4437 90.0197 90.0983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 800 6.4e-05 512 170 280 215040 18.8216 6.72973 29.4789 209.546 264.789 264.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1670 0.001024 1024 480 480 16296 0.693792 5.37878 26.762 32.8765 32.9359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 890 0.001024 1024 280 560 12096 0.7184 0.689408 5.4184 26.0647 32.9616 33.0383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1470 6.4e-05 4096 250 10440 279552 81.8734 62.581 9293.74 1849.16 11287.6 11287.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1360 0.000128 2048 190 3200 141792 17.8493 14.3726 719.594 419.074 1170.99 1171.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1940 0.001024 1024 260 240 17976 0.741664 3.11923 50.0993 54.0035 54.0516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 600 0.000512 2048 200 1760 17472 5.04637 3.40378 49.4512 103.42 161.423 161.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1460 0.000128 512 110 1200 148992 5.25968 3.51699 151.374 105.002 265.294 265.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 770 0.000128 2048 100 1840 132864 18.147 14.3384 718.653 419.379 1170.62 1170.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1250 0.000512 1024 250 1160 33152 1.43766 1.6672 49.9484 59.7324 112.858 112.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 800 6.4e-05 512 170 280 217088 18.5546 6.70515 52.1694 209.085 286.724 286.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1670 0.001024 1024 480 480 16384 0.6912 9.5368 26.7244 36.9939 37.0542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 890 0.001024 1024 280 560 12544 0.719968 0.693568 10.1942 26.333 38.0117 38.0864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1470 6.4e-05 4096 250 10440 280576 81.4783 62.5377 16752.3 1847.68 18744.2 18744.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1360 0.000128 2048 190 3200 141824 17.8119 14.3629 1298.32 419.377 1749.98 1750.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1940 0.001024 1024 260 240 18176 0.744704 5.56032 51.2797 57.6282 57.6787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 600 0.000512 2048 200 1760 18688 5.07098 3.46931 94.6488 104.747 208.036 208.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1460 0.000128 512 110 1200 148480 5.25155 3.50877 102.298 104.626 215.825 215.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 770 0.000128 2048 100 1840 132096 18.1289 14.4984 452.892 417.875 903.498 903.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1250 0.000512 1024 250 1160 33024 1.44221 1.67059 31.3488 59.6604 94.194 94.2697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 800 6.4e-05 512 170 280 212992 18.8382 6.70422 33.8024 208.976 268.536 268.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1670 0.001024 1024 480 480 16256 0.688704 6.10925 27.6697 34.5122 34.5702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 890 0.001024 1024 280 560 12288 0.7168 0.690592 6.38806 26.0509 33.9197 33.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1470 6.4e-05 4096 250 10440 280576 81.4971 62.4689 10237 1846.92 12228.1 12228.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1360 0.000128 2048 190 3200 141312 17.7932 14.334 814.3 417.878 1264.41 1264.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1940 0.001024 1024 260 240 18048 0.745472 3.60381 51.1728 55.5633 55.6092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 600 0.000512 2048 200 1760 18432 5.08595 3.48525 59.9208 104.84 173.433 173.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1460 0.000128 512 110 1200 147456 5.26029 3.51011 85.7155 104.31 198.932 199.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 770 0.000128 2048 100 1840 132096 18.1349 14.355 368.267 418.686 819.545 819.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1250 0.000512 1024 250 1160 33024 1.44157 1.67117 25.6845 59.6107 88.4773 88.5535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 800 6.4e-05 512 170 280 208896 18.6821 6.61075 26.5368 206.25 258.296 258.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1670 0.001024 1024 480 480 16128 0.690176 4.84227 26.0895 31.6649 31.7256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 890 0.001024 1024 280 560 12288 0.715584 0.692224 5.47286 26.1415 33.095 33.1711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1470 6.4e-05 4096 250 10440 279552 81.5993 62.4726 8414.79 1847.43 10406.5 10406.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1360 0.000128 2048 190 3200 141312 17.7988 14.3974 665.721 418.684 1116.7 1116.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1940 0.001024 1024 260 240 18048 0.744 3.02186 51.2594 55.0685 55.1157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 600 0.000512 2048 200 1760 17664 5.03587 3.41792 46.7241 103.629 158.907 159.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1460 0.000128 512 110 1200 148608 5.27616 3.51958 154.096 104.971 268.004 268.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 770 0.000128 2048 100 1840 132768 18.1734 14.3607 734.854 419.239 1186.73 1186.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1250 0.000512 1024 250 1160 33120 1.44362 1.66086 50.9274 58.6595 112.761 112.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 800 6.4e-05 512 170 280 211968 18.6837 6.66624 52.6041 207.374 285.541 285.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1670 0.001024 1024 480 480 16344 0.690176 9.7239 26.2435 36.6993 36.7588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 890 0.001024 1024 280 560 12528 0.72208 0.692224 10.2537 26.3203 38.0581 38.1338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1470 6.4e-05 4096 250 10440 280512 81.7019 62.5671 17384.2 1846.75 19375.5 19375.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1360 0.000128 2048 190 3200 141984 17.8585 14.3811 1342.16 419.357 1793.86 1793.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1940 0.001024 1024 260 240 18144 0.744992 5.59302 51.2491 57.6301 57.6796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 600 0.000512 2048 200 1760 18432 5.08896 3.46483 96.5321 104.694 209.877 209.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1460 0.000128 512 110 1200 147456 5.26816 3.51021 108.712 104.653 222.28 222.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 770 0.000128 2048 100 1840 132480 18.1539 14.3749 479.448 419.522 931.6 931.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1250 0.000512 1024 250 1160 33120 1.44208 1.66874 33.4009 59.8056 96.3863 96.4613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 800 6.4e-05 512 170 280 202752 18.8518 6.5825 32.8752 204.38 262.903 263.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1670 0.001024 1024 480 480 16272 0.692224 6.21504 26.2654 33.2125 33.2754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 890 0.001024 1024 280 560 12384 0.718848 0.692768 6.79184 26.2291 34.5035 34.5796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1470 6.4e-05 4096 250 10440 280512 81.5033 62.4786 11264.1 1847.88 13256.2 13256.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1360 0.000128 2048 190 3200 141696 17.8277 14.3529 866.522 419.518 1318.32 1318.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1940 0.001024 1024 260 240 18000 0.742784 3.74768 50.1043 54.6388 54.6865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 600 0.000512 2048 200 1760 17856 5.05027 3.44474 61.0654 104.133 173.793 173.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1460 0.000128 512 110 1200 146880 5.31856 3.5223 96.7769 104.676 210.433 210.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 770 0.000128 2048 100 1840 132192 18.1782 14.4145 421.592 418.073 872.362 872.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1250 0.000512 1024 250 1160 32400 1.43555 1.6447 28.7417 59.2042 91.0992 91.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 800 6.4e-05 512 170 280 207360 18.545 6.58618 29.7435 204.378 259.465 259.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1670 0.001024 1024 480 480 16200 0.692544 5.69293 26.266 32.6946 32.7557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 890 0.001024 1024 280 560 12096 0.71632 0.684832 6.04938 25.9382 33.459 33.5365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1470 6.4e-05 4096 250 10440 279936 81.8822 62.6577 9950.98 1848.22 11944 11944.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1360 0.000128 2048 190 3200 140832 17.8459 14.3725 762.304 418.074 1212.7 1212.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1940 0.001024 1024 260 240 17928 0.742816 3.24813 50.095 54.1296 54.1778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 600 0.000512 2048 200 1760 17280 5.0407 3.37206 52.4317 102.748 163.698 163.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1460 0.000128 512 110 1200 145152 5.26496 3.50115 88.5047 103.981 201.396 201.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 770 0.000128 2048 100 1840 131328 18.1304 14.3421 371.63 418.363 822.573 822.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1250 0.000512 1024 250 1160 32832 1.43773 1.66547 26.3185 58.4483 87.9455 88.0251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 800 6.4e-05 512 170 280 184320 19.1233 8.69533 24.2202 198.284 250.54 250.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1670 0.001024 1024 480 480 16128 0.690368 4.88858 26.2491 31.8715 31.9324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 890 0.001024 1024 280 560 12096 0.715968 0.686624 5.32227 26.0424 32.8381 32.9153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1470 6.4e-05 4096 250 10440 279936 81.6521 62.4856 8900.93 1852.5 10897.8 10898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1360 0.000128 2048 190 3200 140544 17.7909 14.3352 681.795 418.374 1132.4 1132.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1940 0.001024 1024 260 240 17856 0.741376 3.0271 50.1008 53.9147 53.9648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 600 0.000512 2048 200 1760 17280 5.02605 3.37798 47.7587 102.968 159.229 159.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1460 0.000128 512 110 1200 149120 5.26662 3.51955 150.196 104.916 264.034 264.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 770 0.000128 2048 100 1840 132800 18.1573 14.377 692.329 419.034 1144 1144.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1250 0.000512 1024 250 1160 33120 1.43741 1.66416 47.808 59.6679 110.646 110.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 800 6.4e-05 512 170 280 215040 18.8105 6.72602 49.7771 209.585 285.111 285.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1670 0.001024 1024 480 480 16400 0.693344 9.15738 27.8366 37.728 37.7875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 890 0.001024 1024 280 560 12480 0.718464 0.690656 9.68602 26.1941 37.3621 37.4379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1470 6.4e-05 4096 250 10440 280640 81.4909 62.547 16310.6 1845.79 18300.6 18300.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1360 0.000128 2048 190 3200 141760 17.829 14.3573 1251.34 419.157 1702.79 1702.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1940 0.001024 1024 260 240 18160 0.74624 5.38467 51.2561 57.4325 57.4812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 600 0.000512 2048 200 1760 18240 5.05331 3.44067 89.3689 104.182 202.148 202.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1460 0.000128 512 110 1200 147200 5.24115 3.50822 106.26 104.235 219.381 219.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 770 0.000128 2048 100 1840 131840 18.0804 14.5709 465.794 418.018 916.568 916.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1250 0.000512 1024 250 1160 32960 1.43827 1.66051 32.4404 58.4496 94.0604 94.1369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 800 6.4e-05 512 170 280 204800 18.9727 6.61334 32.9552 206.459 265.211 265.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1670 0.001024 1024 480 480 16320 0.695296 6.15574 27.5995 34.4896 34.5498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 890 0.001024 1024 280 560 12160 0.716576 0.688128 6.45104 26.1212 34.0467 34.1222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1470 6.4e-05 4096 250 10440 280320 81.4356 62.4894 11159 1853.96 13157.1 13157.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1360 0.000128 2048 190 3200 140800 17.7545 14.4091 850.47 418.012 1300.75 1300.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1940 0.001024 1024 260 240 18080 0.744576 3.55197 51.283 55.6219 55.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 600 0.000512 2048 200 1760 17920 5.01638 3.40915 60.6556 103.654 172.84 172.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1460 0.000128 512 110 1200 147840 5.2672 3.5112 94.1657 104.695 207.775 207.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 770 0.000128 2048 100 1840 131520 18.1532 14.3857 389.627 418.243 840.509 840.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1250 0.000512 1024 250 1160 32640 1.4295 1.64451 27.0575 59.167 89.3676 89.4423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 800 6.4e-05 512 170 280 199680 19.3782 6.63104 27.1242 206.458 259.801 259.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1670 0.001024 1024 480 480 16080 0.688768 5.0905 27.3838 33.2059 33.2618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 890 0.001024 1024 280 560 12000 0.719232 0.6912 5.55226 26.221 33.2553 33.3278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1470 6.4e-05 4096 250 10440 280320 81.5375 62.5785 9327.92 1850.85 11323.1 11323.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1360 0.000128 2048 190 3200 141120 17.7936 14.362 715.918 418.144 1166.32 1166.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1940 0.001024 1024 260 240 18000 0.744384 3.10134 51.2777 55.1679 55.2148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 600 0.000512 2048 200 1760 17280 5.06147 3.42118 49.4434 104.663 162.691 162.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1460 0.000128 512 110 1200 145920 5.21354 3.4904 89.1377 103.397 201.382 201.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 770 0.000128 2048 100 1840 130560 18.0852 14.336 381.305 416.385 830.215 830.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1250 0.000512 1024 250 1160 32640 1.43021 1.65149 26.5744 58.0775 87.8074 87.8835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 800 6.4e-05 512 170 280 204800 19.0164 6.62022 27.291 206.398 259.537 259.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1670 0.001024 1024 480 480 16000 0.688544 4.90541 26.0943 31.7331 31.7922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 890 0.001024 1024 280 560 12160 0.723552 0.695616 5.31808 26.3147 33.123 33.2022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1470 6.4e-05 4096 250 10440 279040 81.3231 62.3977 9308.46 1843.79 11296.2 11296.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1360 0.000128 2048 190 3200 139520 17.7532 14.3096 703.665 416.396 1152.23 1152.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1940 0.001024 1024 260 240 17920 0.747008 2.86144 51.2636 54.9148 54.9661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 600 0.000512 2048 200 1760 17920 5.0447 3.43661 50.8956 104.005 163.484 163.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1460 0.000128 512 110 1200 148224 5.26275 3.51338 142.114 104.773 255.802 255.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 770 0.000128 2048 100 1840 132480 18.1231 14.4527 648.225 418.485 1099.4 1099.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1250 0.000512 1024 250 1160 33024 1.4368 1.65978 44.5984 58.4357 106.204 106.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 800 6.4e-05 512 170 280 208896 18.6645 6.6161 45.3779 206.21 277.081 277.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1670 0.001024 1024 480 480 16320 0.6936 8.44208 26.2253 35.4035 35.4632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 890 0.001024 1024 280 560 12480 0.718304 0.692352 8.99962 26.2697 36.7511 36.8271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1470 6.4e-05 4096 250 10440 280320 81.4076 62.4783 15558 1846.69 17548.8 17549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1360 0.000128 2048 190 3200 141696 17.7853 14.3667 1185.29 418.6 1636.15 1636.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1940 0.001024 1024 260 240 18144 0.745472 4.97766 51.2597 57.0258 57.0757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 600 0.000512 2048 200 1760 18432 5.04688 3.45907 85.5831 104.416 198.606 198.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1460 0.000128 512 110 1200 147456 5.25578 3.50643 105.227 104.32 218.448 218.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 770 0.000128 2048 100 1840 132096 18.1438 14.3872 461.522 418.717 912.875 912.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1250 0.000512 1024 250 1160 33024 1.43974 1.66707 32.2506 58.5672 93.9988 94.0749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 800 6.4e-05 512 170 280 208896 18.6954 6.61562 32.4708 206.264 264.26 264.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1670 0.001024 1024 480 480 16128 0.690176 6.02506 26.3003 33.0574 33.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 890 0.001024 1024 280 560 12288 0.716416 0.689472 6.69059 26.1386 34.3039 34.3839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1470 6.4e-05 4096 250 10440 279552 81.5972 62.4859 10935.8 1847.56 12927.7 12927.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1360 0.000128 2048 190 3200 141312 17.7959 14.3258 840.956 420.5 1293.68 1293.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1940 0.001024 1024 260 240 18048 0.7432 3.6664 51.2618 55.7156 55.7641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 600 0.000512 2048 200 1760 17664 5.03805 3.4217 58.3532 103.637 170.552 170.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1460 0.000128 512 110 1200 145152 5.25712 3.49894 89.7533 103.879 202.524 202.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 770 0.000128 2048 100 1840 131328 18.131 14.3708 378.666 417.961 829.232 829.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1250 0.000512 1024 250 1160 32832 1.4353 1.6649 26.5583 59.4478 89.1786 89.2537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 800 6.4e-05 512 170 280 184320 19.121 6.5424 24.5875 198.1 248.566 248.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1670 0.001024 1024 480 480 16128 0.690304 4.92154 26.2246 31.8806 31.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 890 0.001024 1024 280 560 12096 0.7168 0.68608 5.43354 26.0183 32.9269 33.0035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1470 6.4e-05 4096 250 10440 279936 81.6615 62.4853 9005.6 1850.73 11000.7 11000.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1360 0.000128 2048 190 3200 140544 17.7632 14.3704 689.786 417.956 1139.98 1140.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1940 0.001024 1024 260 240 17856 0.742464 3.04458 50.0813 53.9118 53.9594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 600 0.000512 2048 200 1760 17280 5.02739 3.3792 48.4228 102.865 159.796 159.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1460 0.000128 512 110 1200 144384 5.2377 3.48979 85.2498 103.422 197.539 197.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 770 0.000128 2048 100 1840 130560 18.1309 14.3299 354.784 417.175 804.522 804.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1250 0.000512 1024 250 1160 32256 1.43565 1.65274 24.6661 59.2404 87.0694 87.1436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 800 6.4e-05 512 170 280 196608 18.2516 6.53325 24.2266 198.157 247.389 247.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1670 0.001024 1024 480 480 15744 0.684032 4.9623 25.8354 31.5255 31.5804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 890 0.001024 1024 280 560 11520 0.701088 0.670816 5.41466 25.3748 32.2327 32.3075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1470 6.4e-05 4096 250 10440 279552 81.7256 62.4691 8421.07 1849.68 10415.2 10415.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1360 0.000128 2048 190 3200 139776 17.8061 14.333 643.32 417.184 1092.74 1092.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1940 0.001024 1024 260 240 17664 0.737888 2.99818 49.9525 53.7322 53.7801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 600 0.000512 2048 200 1760 16896 5.10109 3.44269 44.2747 104.156 157.073 157.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1460 0.000128 512 110 1200 148800 5.28787 3.5223 146.143 104.944 260.035 260.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 770 0.000128 2048 100 1840 132800 18.2468 14.379 674.634 419.144 1126.51 1126.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1250 0.000512 1024 250 1160 33000 1.44346 1.65699 46.5247 59.5592 109.254 109.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 800 6.4e-05 512 170 280 211200 18.5963 6.63757 47.9909 206.418 279.851 280.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1670 0.001024 1024 480 480 16300 0.691936 8.7656 26.2253 35.7252 35.7827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 890 0.001024 1024 280 560 12400 0.724992 0.6936 9.38698 26.3085 37.1861 37.2606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1470 6.4e-05 4096 250 10440 280400 82.1606 62.7229 15976.6 1850.31 17972 17972.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1360 0.000128 2048 190 3200 141600 17.9224 14.3811 1228.03 419.297 1679.73 1679.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1940 0.001024 1024 260 240 18100 0.74672 4.92992 51.2286 56.9483 56.9955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 600 0.000512 2048 200 1760 18400 5.08938 3.46528 88.4204 104.565 201.641 201.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1460 0.000128 512 110 1200 147200 5.28234 3.5169 107.582 104.474 220.989 221.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 770 0.000128 2048 100 1840 132800 18.203 14.3878 461.385 419.431 913.511 913.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1250 0.000512 1024 250 1160 32800 1.44787 1.66525 31.7754 59.7767 94.7412 94.8178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 800 6.4e-05 512 170 280 204800 19.0446 6.63203 31.9364 206.481 264.308 264.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1670 0.001024 1024 480 480 16200 0.689888 6.192 26.4377 33.3634 33.4221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 890 0.001024 1024 280 560 12000 0.722784 0.690176 6.52906 26.1748 34.1873 34.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1470 6.4e-05 4096 250 10440 280000 81.8814 62.683 10837.4 1849.22 12831.4 12831.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1360 0.000128 2048 190 3200 141600 17.8715 14.3724 834.903 419.484 1286.74 1286.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1940 0.001024 1024 260 240 18000 0.746016 3.41907 51.229 55.4394 55.4865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 600 0.000512 2048 200 1760 17600 5.05453 3.42291 57.7389 106.793 173.108 173.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1460 0.000128 512 110 1200 146400 5.2337 3.50003 93.0699 103.443 205.389 205.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 770 0.000128 2048 100 1840 130800 18.1948 14.3545 390.982 416.359 839.992 840.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1250 0.000512 1024 250 1160 32400 1.4367 1.64326 27.1088 59.0585 89.3178 89.3945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 800 6.4e-05 512 170 280 211200 18.619 6.63581 28.883 206.491 260.843 261.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1670 0.001024 1024 480 480 15900 0.68608 5.34736 26.1735 32.25 32.3088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 890 0.001024 1024 280 560 12000 0.724544 0.692288 5.8807 26.3022 33.6682 33.7449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1470 6.4e-05 4096 250 10440 279600 82.3553 62.6468 9718.78 1852.03 11716 11716.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1360 0.000128 2048 190 3200 140400 17.8409 14.3831 722.568 416.364 1171.26 1171.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1940 0.001024 1024 260 240 17700 0.736256 3.31306 49.9076 53.998 54.0486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 600 0.000512 2048 200 1760 18000 5.06864 3.43875 52.181 104.006 164.792 164.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1460 0.000128 512 110 1200 144000 5.26349 3.49357 87.1036 103.425 199.422 199.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 770 0.000128 2048 100 1840 131200 18.1122 14.4369 363.643 417.36 813.652 813.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1250 0.000512 1024 250 1160 32000 1.43155 1.64659 24.9881 58.2119 86.3496 86.4275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 800 6.4e-05 512 170 280 204800 19.0505 6.62819 25.78 206.389 258.062 258.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1670 0.001024 1024 480 480 16000 0.692224 5.25517 26.1964 32.187 32.2453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 890 0.001024 1024 280 560 11200 0.703968 0.671712 5.13597 25.3482 31.9318 32.0076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1470 6.4e-05 4096 250 10440 280000 81.783 62.5412 8628.65 1850.78 10624 10624.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1360 0.000128 2048 190 3200 140800 17.782 14.4525 663.394 417.364 1113.1 1113.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1940 0.001024 1024 260 240 17600 0.737312 2.73338 49.8826 53.3976 53.4487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 600 0.000512 2048 200 1760 17600 5.06762 3.44678 47.8104 104.189 160.616 160.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1460 0.000128 512 110 1200 148992 5.25395 3.51232 124.011 104.905 237.819 237.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 770 0.000128 2048 100 1824 133376 18.1027 14.3732 549.476 418.999 1001.05 1001.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1250 0.000512 1024 250 1152 33024 1.4392 1.66912 38.4599 61.0044 102.646 102.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 800 6.4e-05 512 170 288 210944 18.9991 6.71117 73.5939 208.925 308.445 308.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1670 0.001024 1024 480 480 16448 0.696 7.30653 28.1779 36.2213 36.2803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 890 0.001024 1024 280 576 12608 0.718784 0.694272 7.92371 26.2725 35.6821 35.7575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1470 6.4e-05 4096 250 10416 280832 81.4281 62.5645 13173.9 1854.26 15172.4 15172.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1360 0.000128 2048 190 3216 141696 17.8029 14.3606 1018.71 419.003 1469.98 1470.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1940 0.001024 1024 260 240 18240 0.76432 4.20365 51.3044 56.3171 56.3657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 600 0.000512 2048 200 1776 18304 5.06976 3.46774 73.2114 104.587 186.438 186.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1460 0.000128 512 110 1200 148992 5.26346 3.51565 85.9002 104.909 199.727 199.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 770 0.000128 2048 100 1824 133376 18.1219 14.3442 354.711 419.011 806.292 806.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1250 0.000512 1024 250 1152 32896 1.4377 1.6687 24.9476 58.6733 86.8001 86.8758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 800 6.4e-05 512 170 288 208896 19.1827 6.71002 71.3202 208.898 306.322 306.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1670 0.001024 1024 480 480 16384 0.694272 4.77517 28.1825 33.6918 33.7492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 890 0.001024 1024 280 576 12544 0.720544 0.694368 13.1892 26.3081 40.9839 41.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1470 6.4e-05 4096 250 10416 280576 81.4572 62.5757 8396.88 1847.79 10388.9 10389.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1360 0.000128 2048 190 3216 141568 17.8236 14.4036 654.313 419.006 1105.65 1105.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1940 0.001024 1024 260 240 18176 0.746304 2.70621 51.2579 54.7539 54.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 600 0.000512 2048 200 1776 18176 5.07882 3.46758 47.1194 104.657 160.421 160.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1460 0.000128 512 110 1200 148224 5.26362 3.51027 73.2867 104.781 186.985 187.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 770 0.000128 2048 100 1824 132864 18.1028 14.3382 292.843 418.475 743.864 743.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1250 0.000512 1024 250 1152 32832 1.4336 1.66246 20.5298 58.4653 82.1656 82.2437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 800 6.4e-05 512 170 288 202752 19.1757 6.86714 69.2506 206.21 301.727 301.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1670 0.001024 1024 480 480 16320 0.694272 13.2677 26.2286 40.2331 40.2929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 890 0.001024 1024 280 576 12480 0.720672 0.694528 13.3815 26.2679 41.1371 41.2149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1470 6.4e-05 4096 250 10416 280320 81.541 62.5918 6942.28 1847.52 8934.16 8934.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1360 0.000128 2048 190 3216 141312 17.7742 14.3491 540.43 418.484 991.146 991.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1940 0.001024 1024 260 240 18144 0.751136 2.22314 51.2607 54.2779 54.3368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 600 0.000512 2048 200 1776 18048 5.05898 3.45798 52.5474 104.412 165.582 165.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1460 0.000128 512 110 1200 148800 5.28502 3.5223 118.051 105.012 232.01 232.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 770 0.000128 2048 100 1824 133280 18.1927 14.3933 533.123 419.413 985.228 985.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1250 0.000512 1024 250 1152 33040 1.44227 1.66528 36.9614 58.9579 99.1005 99.1764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 800 6.4e-05 512 170 288 212480 19.0393 6.73075 40.6451 209.813 276.438 276.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1670 0.001024 1024 480 480 16440 0.696352 7.01635 26.8679 34.6251 34.6798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 890 0.001024 1024 280 576 12560 0.722624 0.693536 7.6247 26.2837 35.3916 35.4652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1470 6.4e-05 4096 250 10416 280800 81.8491 62.6393 12759.4 1850.12 14754.2 14754.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1360 0.000128 2048 190 3216 141600 17.9015 14.3688 990.516 421.194 1444.08 1444.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1940 0.001024 1024 260 240 18200 0.745984 4.00998 51.2843 56.0843 56.1336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 600 0.000512 2048 200 1776 18240 5.09088 3.47034 70.2082 104.624 183.493 183.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1460 0.000128 512 110 1200 148480 5.28131 3.52051 84.1355 105.015 198.089 198.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 770 0.000128 2048 100 1824 133120 18.1515 14.3644 350.094 419.425 802.136 802.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1250 0.000512 1024 250 1152 32960 1.43965 1.66403 24.6117 59.7528 87.5397 87.6196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 800 6.4e-05 512 170 288 209920 19.2031 6.72237 26.6942 209.781 262.615 262.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1670 0.001024 1024 480 480 16400 0.696896 4.73293 27.8772 33.3501 33.4093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 890 0.001024 1024 280 576 12480 0.719104 0.692704 5.08915 26.2284 32.8005 32.8761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1470 6.4e-05 4096 250 10416 280640 81.6239 62.5995 8312.72 1847.47 10304.6 10304.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1360 0.000128 2048 190 3216 141440 17.8346 14.3544 645.695 419.436 1097.42 1097.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1940 0.001024 1024 260 240 18160 0.74752 2.67878 51.2799 54.7483 54.7992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 600 0.000512 2048 200 1776 17920 5.06061 3.44704 45.7875 104.275 158.671 158.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1460 0.000128 512 110 1200 147840 5.28157 3.52006 71.0779 104.607 184.627 184.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 770 0.000128 2048 100 1824 132960 18.1826 14.3778 283.39 419.107 735.164 735.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1250 0.000512 1024 250 1152 32880 1.44528 1.66138 20.186 58.6759 82.044 82.1223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 800 6.4e-05 512 170 288 207360 18.9144 6.63197 64.4637 206.382 296.612 296.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1670 0.001024 1024 480 480 16320 0.694272 3.79942 27.2582 31.7942 31.8524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 890 0.001024 1024 280 576 12240 0.718848 0.689248 4.0641 26.0615 31.6063 31.6826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1470 6.4e-05 4096 250 10416 280320 81.7388 62.5721 6784.02 1846.19 8774.74 8774.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1360 0.000128 2048 190 3216 141120 17.8747 14.3644 527.729 419.118 979.19 979.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1940 0.001024 1024 260 240 18120 0.763168 2.34278 51.2803 54.4291 54.4782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 600 0.000512 2048 200 1776 18240 5.10278 3.47341 38.3476 104.822 151.846 151.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1460 0.000128 512 110 1200 148608 5.2608 3.51555 156.066 104.714 269.693 269.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 770 0.000128 2048 100 1824 133248 18.1204 14.3543 744.931 418.737 1196.25 1196.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1250 0.000512 1024 250 1152 33024 1.44157 1.66678 52.5434 58.6218 114.342 114.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 800 6.4e-05 512 170 288 208896 19.0389 6.68528 54.8503 208.177 288.967 289.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1670 0.001024 1024 480 480 16416 0.693856 9.90717 26.6428 37.2846 37.3453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 890 0.001024 1024 280 576 12576 0.716608 0.692224 10.7235 26.1976 38.3998 38.4757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1470 6.4e-05 4096 250 10416 280704 81.5856 62.6204 17585 1845.67 19575.1 19575.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1360 0.000128 2048 190 3216 141504 17.8224 14.3848 1376.2 418.742 1827.25 1827.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1940 0.001024 1024 260 240 18192 0.743424 5.66365 51.2505 57.7019 57.7533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 600 0.000512 2048 200 1776 18432 5.08128 3.47341 98.8143 104.769 212.237 212.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1460 0.000128 512 110 1200 148224 5.25402 3.51277 103.832 104.778 217.514 217.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 770 0.000128 2048 100 1824 132864 18.0914 14.3398 467.804 418.477 918.817 918.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1250 0.000512 1024 250 1152 32832 1.43546 1.66192 32.7212 58.4407 94.3307 94.4069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 800 6.4e-05 512 170 288 202752 19.1234 6.61933 34.6335 206.216 266.803 266.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1670 0.001024 1024 480 480 16320 0.690304 6.12189 26.2253 33.0815 33.1401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 890 0.001024 1024 280 576 12480 0.719808 0.694272 6.60275 26.2686 34.3572 34.4371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1470 6.4e-05 4096 250 10416 280320 81.496 62.6019 11077.7 1846.58 13068.6 13068.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1360 0.000128 2048 190 3216 141312 17.7866 14.3835 863.865 418.482 1314.62 1314.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1940 0.001024 1024 260 240 18144 0.743808 3.52054 51.2601 55.5696 55.6216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 600 0.000512 2048 200 1776 18048 5.06422 3.4592 61.566 104.414 174.607 174.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1460 0.000128 512 110 1200 147456 5.27594 3.50803 90.0796 104.641 203.643 203.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 770 0.000128 2048 100 1824 133056 18.1558 14.3626 377.388 419.471 829.482 829.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1250 0.000512 1024 250 1152 32832 1.44314 1.66912 26.641 58.7548 88.5822 88.6648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 800 6.4e-05 512 170 288 202752 18.8668 6.57818 28.4478 204.363 258.468 258.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1670 0.001024 1024 480 480 16272 0.690112 5.02784 27.3148 33.0774 33.1384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 890 0.001024 1024 280 576 12384 0.719168 0.691392 5.60736 26.2261 33.3136 33.3923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1470 6.4e-05 4096 250 10416 280512 81.588 62.5986 8972.56 1849.49 10966.5 10966.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1360 0.000128 2048 190 3216 141120 17.8551 14.4302 700.37 419.48 1152.24 1152.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1940 0.001024 1024 260 240 18000 0.74096 3.11027 50.097 53.994 54.0426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 600 0.000512 2048 200 1776 17856 5.05094 3.44474 49.282 104.117 161.997 162.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1460 0.000128 512 110 1200 147456 5.25792 3.50448 79.674 104.421 192.995 193.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 770 0.000128 2048 100 1824 132864 18.1371 14.3316 318.71 419.137 770.416 770.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1250 0.000512 1024 250 1152 32640 1.44154 1.66717 22.4473 59.7338 85.3598 85.4368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 800 6.4e-05 512 170 288 196608 19.5947 6.6185 85.0846 206.474 317.984 318.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1670 0.001024 1024 480 480 16128 0.689728 4.34995 26.3686 31.4515 31.5118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 890 0.001024 1024 280 576 12288 0.7168 0.694144 4.67779 26.1704 32.3316 32.4055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1470 6.4e-05 4096 250 10416 279552 81.7758 62.5726 7542.39 1849.42 9536.37 9536.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1360 0.000128 2048 190 3216 141312 17.8054 14.3664 591.856 419.14 1043.27 1043.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1940 0.001024 1024 260 240 18048 0.759808 2.47478 51.2824 54.5618 54.6099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 600 0.000512 2048 200 1776 17664 5.03894 3.41402 41.8394 103.741 154.133 154.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1460 0.000128 512 110 1200 148736 5.27888 3.51632 148.336 104.764 262.037 262.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 770 0.000128 2048 100 1824 133280 18.1741 14.3627 689.12 419.036 1140.8 1140.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1250 0.000512 1024 250 1152 33040 1.44589 1.6657 48.7393 59.7779 111.702 111.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 800 6.4e-05 512 170 288 211456 19.0565 6.72922 52.2508 209.306 287.554 287.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1670 0.001024 1024 480 480 16408 0.691008 9.27667 26.7299 36.7418 36.7995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 890 0.001024 1024 280 576 12544 0.719712 0.690176 9.93098 26.1973 37.6098 37.6846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1470 6.4e-05 4096 250 10416 280672 81.694 62.6258 16221.6 1850.06 18216.2 18216.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1360 0.000128 2048 190 3216 141568 17.8787 14.3645 1273.85 432.708 1738.9 1739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1940 0.001024 1024 260 240 18200 0.745952 5.33299 51.2791 57.4005 57.4541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 600 0.000512 2048 200 1776 18368 5.10038 3.48154 91.595 104.842 205.119 205.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1460 0.000128 512 110 1200 148736 5.26029 3.51328 102.23 104.776 215.913 216.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 770 0.000128 2048 100 1824 133056 18.1228 14.3604 435.031 418.47 886.081 886.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1250 0.000512 1024 250 1152 32704 1.43418 1.65683 30.5321 58.4113 92.1046 92.1825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 800 6.4e-05 512 170 288 207872 18.899 6.64166 34.0621 206.882 266.696 266.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1670 0.001024 1024 480 480 16352 0.694272 5.8839 26.5332 33.1551 33.2108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 890 0.001024 1024 280 576 12320 0.71552 0.691104 6.44605 26.1147 34.041 34.1176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1470 6.4e-05 4096 250 10416 280448 81.6295 62.6105 10304.7 1846.52 12295.7 12295.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1360 0.000128 2048 190 3216 141120 17.8075 14.355 802.857 418.455 1253.58 1253.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1940 0.001024 1024 260 240 18144 0.745472 3.36486 51.2795 55.4319 55.4818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 600 0.000512 2048 200 1776 17920 5.0385 3.41891 57.2771 103.756 169.591 169.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1460 0.000128 512 110 1200 147840 5.29466 3.51846 86.0228 104.805 199.775 199.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 770 0.000128 2048 100 1824 133056 18.182 14.3891 357.664 418.58 808.917 809.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1250 0.000512 1024 250 1152 32592 1.43974 1.64669 25.1581 59.3903 87.7052 87.7834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 800 6.4e-05 512 170 288 204288 19.5892 6.73382 27.4269 209.299 263.262 263.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1670 0.001024 1024 480 480 16296 0.69632 4.9152 27.775 33.4289 33.4872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 890 0.001024 1024 280 576 12096 0.717184 0.687104 5.26032 26.0427 32.7807 32.8548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1470 6.4e-05 4096 250 10416 280224 81.5983 62.5781 8467.07 1843.39 10454.8 10455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1360 0.000128 2048 190 3216 141120 17.8641 14.3876 660.507 418.577 1111.44 1111.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1940 0.001024 1024 260 240 17976 0.741792 2.77098 50.0695 53.6266 53.6766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 600 0.000512 2048 200 1776 17472 5.05014 3.40003 45.6697 103.3 157.521 157.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1460 0.000128 512 110 1200 148736 5.25814 3.50618 80.5478 104.959 194.407 194.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 770 0.000128 2048 100 1824 132608 18.1292 14.3336 320.753 419.217 772.534 772.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1250 0.000512 1024 250 1152 32256 1.4304 1.64864 22.3933 59.4616 85.0043 85.0819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 800 6.4e-05 512 170 288 200704 18.6151 6.56589 24.5837 202.369 252.351 252.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1670 0.001024 1024 480 480 16128 0.690432 4.35242 27.0789 32.1658 32.2232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 890 0.001024 1024 280 576 12096 0.720512 0.692832 4.7344 26.293 32.5101 32.5861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1470 6.4e-05 4096 250 10416 279552 81.7022 62.5932 7634.58 1849.85 9628.95 9629.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1360 0.000128 2048 190 3216 140672 17.811 14.4083 594.451 419.223 1045.99 1046.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1940 0.001024 1024 260 240 17920 0.740928 2.4929 50.0996 53.3767 53.4251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 600 0.000512 2048 200 1776 17920 5.04666 3.44474 43.2154 104.167 155.974 156.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1460 0.000128 512 110 1200 148992 5.26266 3.51686 142.366 105.018 256.299 256.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 770 0.000128 2048 100 1824 133376 18.1369 14.4632 666.937 419.434 1119.08 1119.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1250 0.000512 1024 250 1152 32896 1.43706 1.66925 46.4211 60.7921 110.389 110.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 800 6.4e-05 512 170 288 208896 19.1219 6.70762 50.982 209.111 286.134 286.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1670 0.001024 1024 480 480 16384 0.692512 8.82544 27.7767 37.3369 37.3944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 890 0.001024 1024 280 576 12544 0.721248 0.69344 9.52819 26.334 37.3489 37.4231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1470 6.4e-05 4096 250 10416 280576 81.4297 62.5745 15350.4 1847.92 17342.5 17342.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1360 0.000128 2048 190 3216 141568 17.8164 14.3417 1223.53 421.993 1677.78 1677.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1940 0.001024 1024 260 240 18176 0.745472 5.08515 51.2822 57.1543 57.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 600 0.000512 2048 200 1776 18176 5.08518 3.46592 87.9063 104.764 201.327 201.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1460 0.000128 512 110 1200 148480 5.25923 3.51232 98.5026 104.642 212.057 212.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 770 0.000128 2048 100 1824 132608 18.1057 14.4384 430.864 417.942 881.456 881.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1250 0.000512 1024 250 1152 32768 1.44288 1.67226 30.3255 58.6268 92.1373 92.2168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 800 6.4e-05 512 170 288 204800 19.4433 6.70557 32.5261 209.005 267.901 268.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1670 0.001024 1024 480 480 16256 0.690624 5.75078 26.1817 32.6665 32.7256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 890 0.001024 1024 280 576 12288 0.718848 0.690464 6.05386 26.0568 33.5921 33.6712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1470 6.4e-05 4096 250 10416 280576 81.5396 62.5697 9796.7 1847.22 11788.2 11788.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1360 0.000128 2048 190 3216 140800 17.7913 14.4507 781.03 417.937 1231.31 1231.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1940 0.001024 1024 260 240 18048 0.744448 3.39968 51.1732 55.3615 55.4129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 600 0.000512 2048 200 1776 17920 5.10112 3.484 56.8155 104.856 170.357 170.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1460 0.000128 512 110 1200 147456 5.26342 3.50701 84.2633 104.342 197.519 197.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 770 0.000128 2048 100 1824 132864 18.1262 14.4241 359.638 418.789 811.083 811.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1250 0.000512 1024 250 1152 32640 1.43811 1.67155 25.0636 58.5827 86.8294 86.9077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 800 6.4e-05 512 170 288 196608 19.5908 6.61958 26.531 206.303 259.266 259.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1670 0.001024 1024 480 480 16128 0.692224 4.93651 27.3638 33.0352 33.0916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 890 0.001024 1024 280 576 12288 0.7168 0.690272 5.30358 26.1525 32.9353 33.0155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1470 6.4e-05 4096 250 10416 279552 81.7731 62.5725 8018.59 1849.09 10012.2 10012.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1360 0.000128 2048 190 3216 141312 17.7992 14.3294 651.16 418.792 1102.19 1102.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1940 0.001024 1024 260 240 18048 0.745472 2.74637 51.2608 54.7966 54.8454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 600 0.000512 2048 200 1776 17664 5.03536 3.42016 47.2548 103.656 159.464 159.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1460 0.000128 512 110 1200 147456 5.28534 3.51251 76.3826 104.786 190.103 190.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 770 0.000128 2048 100 1824 132096 18.1402 14.5203 315.707 418.521 766.993 767.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1250 0.000512 1024 250 1152 32256 1.43037 1.6464 21.8032 58.2308 83.1816 83.2578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 800 6.4e-05 512 170 288 196608 20.0841 6.70749 23.7051 209.21 259.917 260.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1670 0.001024 1024 480 480 16128 0.6928 4.42163 26.633 31.7906 31.8484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 890 0.001024 1024 280 576 11776 0.712704 0.68432 4.85734 25.9021 32.227 32.3031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1470 6.4e-05 4096 250 10416 279552 81.2325 62.3978 7065.06 1844.16 9053.07 9053.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1360 0.000128 2048 190 3216 140288 17.8447 14.3779 570.934 418.519 1021.78 1021.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1940 0.001024 1024 260 240 17920 0.74336 2.74819 51.1937 54.7276 54.7758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 600 0.000512 2048 200 1776 16384 5.03904 3.36506 37.9631 102.51 148.979 149.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1460 0.000128 512 110 1200 148608 5.2792 3.52195 143.512 104.98 257.434 257.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 770 0.000128 2048 100 1824 133056 18.1643 14.3659 651.169 419.281 1103.08 1103.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1250 0.000512 1024 250 1152 32832 1.43981 1.66323 45.4162 58.6588 107.251 107.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 800 6.4e-05 512 170 288 207360 19.0185 6.66534 49.0759 207.396 282.364 282.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1670 0.001024 1024 480 480 16344 0.69248 8.69635 26.4986 35.9297 35.9871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 890 0.001024 1024 280 576 12528 0.720896 0.692768 9.48829 26.325 37.2984 37.3736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1470 6.4e-05 4096 250 10416 280512 81.7356 62.6459 15704.6 1846.96 17696.2 17696.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1360 0.000128 2048 190 3216 141408 17.8598 14.3752 1217.36 419.389 1669.09 1669.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1940 0.001024 1024 260 240 18144 0.745472 5.09952 51.2463 57.1348 57.1859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 600 0.000512 2048 200 1776 18144 5.09488 3.46938 86.8982 104.7 200.26 200.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1460 0.000128 512 110 1200 147456 5.27325 3.50749 104.123 104.65 217.69 217.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 770 0.000128 2048 100 1824 133056 18.1408 14.367 455.587 419.518 907.712 907.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1250 0.000512 1024 250 1152 32832 1.43974 1.66912 31.9147 59.8065 94.9015 94.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 800 6.4e-05 512 170 288 202752 18.8609 6.57818 33.537 204.373 263.561 263.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1670 0.001024 1024 480 480 16272 0.691392 6.06003 26.2658 33.058 33.1154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 890 0.001024 1024 280 576 12384 0.718848 0.6888 6.67885 26.226 34.3865 34.4596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1470 6.4e-05 4096 250 10416 280512 81.5706 62.6073 10834.4 1847.86 12826.6 12826.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1360 0.000128 2048 190 3216 141120 17.8457 14.3501 836.719 419.516 1288.53 1288.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1940 0.001024 1024 260 240 18000 0.742016 3.60208 50.1005 54.4875 54.5341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 600 0.000512 2048 200 1776 17856 5.05158 3.4423 59.0005 104.126 171.718 171.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1460 0.000128 512 110 1200 146880 5.31901 3.51437 91.7179 104.601 205.297 205.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 770 0.000128 2048 100 1824 132192 18.1661 14.3774 383.129 417.779 833.555 833.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1250 0.000512 1024 250 1152 32400 1.43187 1.6425 26.6785 58.1152 87.942 88.0185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 800 6.4e-05 512 170 288 193536 19.5626 6.584 27.4536 204.233 258.045 258.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1670 0.001024 1024 480 480 16200 0.692224 5.33264 26.2232 32.2925 32.3502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 890 0.001024 1024 280 576 12096 0.71792 0.684704 5.46643 25.9137 32.8548 32.9308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1470 6.4e-05 4096 250 10416 279936 81.8534 62.6613 9159.25 1848.66 11152.6 11152.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1360 0.000128 2048 190 3216 140832 17.8424 14.4429 711.212 417.782 1161.39 1161.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1940 0.001024 1024 260 240 17928 0.740064 3.16096 50.0766 54.0219 54.0703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 600 0.000512 2048 200 1776 17280 5.0319 3.37558 49.7069 107.032 165.248 165.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1460 0.000128 512 110 1200 145152 5.26237 3.50749 88.4691 103.873 201.25 201.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 770 0.000128 2048 100 1824 132480 18.0907 14.3892 384.541 417.965 835.094 835.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1250 0.000512 1024 250 1152 32256 1.4368 1.66157 27.1626 59.4521 89.7864 89.8615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 800 6.4e-05 512 170 288 184320 19.1413 6.53258 26.4397 198.097 250.423 250.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1670 0.001024 1024 480 480 16128 0.69248 5.3135 26.7968 32.8483 32.9052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 890 0.001024 1024 280 576 12096 0.714752 0.686784 5.96067 26.0136 33.4484 33.5237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1470 6.4e-05 4096 250 10416 279936 81.8068 62.6216 9165.5 1850.71 11160.9 11161.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1360 0.000128 2048 190 3216 140544 17.7813 14.41 712.946 418.019 1163.26 1163.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1940 0.001024 1024 260 240 17856 0.741952 3.04518 50.0778 53.9085 53.9566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 600 0.000512 2048 200 1776 17280 5.03574 3.37894 49.791 102.872 161.178 161.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1460 0.000128 512 110 1200 148480 5.2705 3.51632 142.406 105.024 256.352 256.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 770 0.000128 2048 100 1824 133120 18.1405 14.3547 647.291 419.478 1099.36 1099.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1250 0.000512 1024 250 1152 32960 1.43974 1.6679 45.1184 59.719 108.013 108.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 800 6.4e-05 512 170 288 209920 19.2026 6.72016 48.9816 210.263 285.382 285.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1670 0.001024 1024 480 480 16400 0.694272 8.6528 26.8096 36.2001 36.2578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 890 0.001024 1024 280 576 12480 0.71568 0.690176 9.29344 26.2245 36.9965 37.0753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1470 6.4e-05 4096 250 10416 280640 81.5855 62.595 15552.2 1847.76 17544.3 17544.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1360 0.000128 2048 190 3216 141440 17.8183 14.4107 1199.92 422.026 1654.27 1654.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1940 0.001024 1024 260 240 18160 0.745472 5.00547 51.2843 57.0789 57.1273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 600 0.000512 2048 200 1776 17920 5.05811 3.44861 85.1461 104.288 198.039 198.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1460 0.000128 512 110 1200 147200 5.23642 3.50787 105.714 104.219 218.815 218.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 770 0.000128 2048 100 1824 132480 18.0551 14.3317 460.994 417.966 911.447 911.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1250 0.000512 1024 250 1152 32640 1.43565 1.66483 32.3318 58.4429 93.9461 94.0213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 800 6.4e-05 512 170 288 204800 18.9758 6.61504 34.6308 206.42 266.854 267.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1670 0.001024 1024 480 480 16320 0.694272 6.07456 27.5909 34.4016 34.4606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 890 0.001024 1024 280 576 12160 0.715808 0.691392 6.81722 26.1219 34.417 34.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1470 6.4e-05 4096 250 10416 280320 81.6422 62.6238 11020.1 1850.29 13014.9 13015.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1360 0.000128 2048 190 3216 140800 17.7364 14.3367 852.963 417.964 1303.11 1303.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1940 0.001024 1024 260 240 18080 0.745024 3.64954 51.2822 55.72 55.7711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 600 0.000512 2048 200 1776 17280 5.04768 3.412 58.8085 103.645 171.019 171.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1460 0.000128 512 110 1200 147840 5.27805 3.51344 91.758 104.607 205.299 205.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 770 0.000128 2048 100 1824 132480 18.1188 14.3554 381.67 417.803 832.056 832.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1250 0.000512 1024 250 1152 32160 1.42835 1.64454 26.3266 58.0734 87.5467 87.6228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 800 6.4e-05 512 170 288 199680 19.3756 6.63347 28.39 206.286 260.901 261.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1670 0.001024 1024 480 480 16080 0.690016 4.99722 26.3006 32.0288 32.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 890 0.001024 1024 280 576 12000 0.719648 0.690336 5.53283 26.2015 33.216 33.2939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1470 6.4e-05 4096 250 10416 280320 81.5442 62.5801 9084.11 1846.34 11074.8 11075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1360 0.000128 2048 190 3216 140160 17.8366 14.5613 701.996 417.805 1152.3 1152.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1940 0.001024 1024 260 240 18000 0.744096 3.08278 51.2597 55.1308 55.1812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 600 0.000512 2048 200 1776 17280 5.06125 3.41782 49.7168 103.763 162.065 162.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1460 0.000128 512 110 1200 145920 5.21517 3.49389 86.405 103.461 198.715 198.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 770 0.000128 2048 100 1824 131840 18.0633 14.4835 355.652 416.645 804.944 805.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1250 0.000512 1024 250 1152 32000 1.42963 1.64864 24.7499 59.1635 87.0631 87.1384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 800 6.4e-05 512 170 288 204800 19.0313 6.62035 27.2073 206.506 259.574 259.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1670 0.001024 1024 480 480 16000 0.688128 4.96845 26.3211 32.0203 32.0799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 890 0.001024 1024 280 576 12160 0.723168 0.69632 5.49142 26.3388 33.3206 33.3975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1470 6.4e-05 4096 250 10416 279040 81.3413 62.4128 8392.15 1846.74 10382.9 10383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1360 0.000128 2048 190 3216 139520 17.7668 14.3647 649.574 416.636 1098.45 1098.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1940 0.001024 1024 260 240 17920 0.743904 3.12358 51.282 55.1924 55.2417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 600 0.000512 2048 200 1776 16640 5.09542 3.44269 44.6177 104.063 157.317 157.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1460 0.000128 512 110 1200 148736 5.25798 3.51248 126.662 104.91 240.483 240.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 770 0.000128 2048 100 1850 133120 18.0988 14.338 583.205 418.989 1034.74 1034.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1250 0.000512 1024 250 1150 33344 1.43962 1.67328 39.6717 58.9189 101.776 101.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 800 6.4e-05 512 170 250 210944 19.0194 6.70966 61.2721 208.918 296.134 296.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1670 0.001024 1024 480 500 16320 0.694496 7.82893 27.1749 35.7426 35.8012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 890 0.001024 1024 280 550 12672 0.71856 0.695264 8.05827 26.2676 35.8107 35.8892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1470 6.4e-05 4096 250 10450 280704 81.47 62.4828 13838.7 1850.87 15833.8 15834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1360 0.000128 2048 190 3200 141952 17.7926 14.51 1071.89 419.055 1523.35 1523.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1940 0.001024 1024 260 250 18176 0.761888 4.51866 51.2873 56.611 56.6598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 600 0.000512 2048 200 1750 18560 5.0703 3.46173 76.5565 104.591 189.782 189.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1460 0.000128 512 110 1200 148480 5.27318 3.51437 77.3278 104.941 191.195 191.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 770 0.000128 2048 100 1850 133120 18.1269 14.3948 369.566 419.148 821.338 821.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1250 0.000512 1024 250 1150 33280 1.43846 1.66922 25.6493 58.696 87.5263 87.6012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 800 6.4e-05 512 170 250 208896 19.2029 6.70688 59.4146 208.969 294.504 294.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1670 0.001024 1024 480 500 16256 0.692416 5.15507 27.213 33.1032 33.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 890 0.001024 1024 280 550 12672 0.719296 0.696192 13.0634 26.3183 40.8665 40.9421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1470 6.4e-05 4096 250 10450 280576 81.5036 62.4944 8774.89 1846.58 10765.7 10765.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1360 0.000128 2048 190 3200 141824 17.8228 14.3423 676.301 419.153 1127.72 1127.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1940 0.001024 1024 260 250 18112 0.744864 2.9225 51.2413 54.9522 55.0107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 600 0.000512 2048 200 1750 18432 5.0751 3.4689 48.6972 104.692 162.034 162.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1460 0.000128 512 110 1200 148224 5.27258 3.51453 76.704 104.877 190.506 190.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 770 0.000128 2048 100 1850 132864 18.1026 14.3685 302.414 418.881 753.868 753.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1250 0.000512 1024 250 1150 33024 1.43037 1.66093 21.0864 59.603 83.8513 83.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 800 6.4e-05 512 170 250 202752 19.185 6.61734 56.9205 206.41 289.349 289.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1670 0.001024 1024 480 500 16224 0.695712 13.3655 26.2904 40.3932 40.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 890 0.001024 1024 280 550 12480 0.722656 0.693984 12.9211 26.3003 40.7079 40.7818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1470 6.4e-05 4096 250 10450 280320 81.3395 62.4827 7172.22 1849.56 9165.83 9166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1360 0.000128 2048 190 3200 141696 17.7829 14.3481 553.687 418.879 1004.8 1004.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1940 0.001024 1024 260 250 18048 0.743328 2.4183 51.2205 54.4254 54.4828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 600 0.000512 2048 200 1750 18432 5.0455 3.45526 53.2928 104.516 166.413 166.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1460 0.000128 512 110 1200 148800 5.28202 3.52157 120.058 104.987 233.987 234.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 770 0.000128 2048 100 1850 133120 18.1984 14.4232 541.354 419.498 993.578 993.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1250 0.000512 1024 250 1150 33280 1.44394 1.66502 37.0485 58.868 99.0976 99.1716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 800 6.4e-05 512 170 250 209920 19.2169 6.73034 33.8869 209.762 269.813 269.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1670 0.001024 1024 480 500 16280 0.694272 7.23149 26.7616 34.7292 34.7873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 890 0.001024 1024 280 550 12640 0.720896 0.692128 7.51629 26.2764 35.2775 35.3537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1470 6.4e-05 4096 250 10450 280640 81.8653 62.6068 12840.9 1847.07 14832.7 14832.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1360 0.000128 2048 190 3200 141920 17.8966 14.3742 993.223 419.369 1444.97 1445.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1940 0.001024 1024 260 250 18160 0.743424 4.23731 51.2943 56.3177 56.3658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 600 0.000512 2048 200 1750 18560 5.08653 3.46522 70.7931 104.6 184.042 184.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1460 0.000128 512 110 1200 148480 5.27965 3.51482 83.2151 104.915 197.061 197.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 770 0.000128 2048 100 1850 133120 18.1483 14.366 347.778 419.034 799.434 799.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1250 0.000512 1024 250 1150 33120 1.43885 1.66509 24.0703 59.7062 86.9536 87.0317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 800 6.4e-05 512 170 250 209920 19.1996 6.72195 22.3007 209.583 258.025 258.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1670 0.001024 1024 480 500 16240 0.694272 4.73571 26.7569 32.2297 32.2898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 890 0.001024 1024 280 550 12480 0.718848 0.692192 4.92707 26.1988 32.6081 32.6829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1470 6.4e-05 4096 250 10450 280640 81.5695 62.4765 8244.99 1845.77 10235 10235.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1360 0.000128 2048 190 3200 141760 17.8312 14.3519 635.866 422.312 1090.46 1090.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1940 0.001024 1024 260 250 18080 0.749568 2.77312 51.2185 54.784 54.8404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 600 0.000512 2048 200 1750 18240 5.05594 3.4535 45.2269 104.176 158.011 158.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1460 0.000128 512 110 1200 147840 5.31962 3.52256 73.5049 104.638 187.127 187.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 770 0.000128 2048 100 1850 132960 18.1941 14.4251 288.319 419.211 740.25 740.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1250 0.000512 1024 250 1150 33120 1.44429 1.66147 20.2821 58.6834 82.1426 82.2179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 800 6.4e-05 512 170 250 199680 19.4861 6.62918 51.1778 206.426 283.925 284.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1670 0.001024 1024 480 500 16200 0.695584 4.01203 27.2026 31.9519 32.0082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 890 0.001024 1024 280 550 12240 0.718144 0.686432 4.02637 26.0642 31.5685 31.6405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1470 6.4e-05 4096 250 10450 280320 81.7856 62.5439 6851.55 1846.81 8842.9 8843.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1360 0.000128 2048 190 3200 141600 17.8739 14.3933 530.371 419.213 981.958 982.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1940 0.001024 1024 260 250 18000 0.761856 2.44963 51.1894 54.4439 54.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 600 0.000512 2048 200 1750 18240 5.09891 3.47341 38.2697 104.839 151.775 151.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1460 0.000128 512 110 1200 147200 5.42275 3.50413 65.5285 104.224 178.821 178.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 770 0.000128 2048 100 1850 132480 18.0572 14.3281 247.598 417.971 698.056 698.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1250 0.000512 1024 250 1150 32960 1.43395 1.66093 17.4009 52.3128 72.8786 72.9556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 800 6.4e-05 512 170 250 204800 19.0457 6.61709 51.8483 206.427 284.151 284.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1670 0.001024 1024 480 500 16160 0.697184 3.46931 28.4604 32.6723 32.7288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 890 0.001024 1024 280 550 12160 0.715936 0.688864 11.2362 26.1185 38.8292 38.9018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1470 6.4e-05 4096 250 10450 280320 81.4559 62.4929 5920.7 1850.29 7915.15 7915.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1360 0.000128 2048 190 3200 140800 17.7515 14.4242 453.367 418.047 903.694 903.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1940 0.001024 1024 260 250 17920 0.693344 2.10365 46.0507 48.89 48.9482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 600 0.000512 2048 200 1750 17920 5.02374 3.40858 32.2158 103.65 144.4 144.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1460 0.000128 512 110 1200 148224 5.26029 3.51437 154.995 104.766 268.679 268.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 770 0.000128 2048 100 1850 133056 18.1271 14.3503 739.083 418.919 1190.58 1190.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1250 0.000512 1024 250 1150 33312 1.44179 1.66736 51.1939 58.6504 113.023 113.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 800 6.4e-05 512 170 250 208896 19.034 6.68627 45.2189 208.269 279.424 279.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1670 0.001024 1024 480 500 16272 0.694176 9.98442 26.6308 37.3539 37.4129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 890 0.001024 1024 280 550 12576 0.716864 0.69344 10.1884 26.2064 37.8764 37.9523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1470 6.4e-05 4096 250 10450 280704 81.4879 62.5752 17387 1846.45 19377.8 19378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1360 0.000128 2048 190 3200 141888 17.8037 14.3543 1348.43 418.931 1799.62 1799.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1940 0.001024 1024 260 250 18144 0.745248 5.77126 51.2698 57.8316 57.8826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 600 0.000512 2048 200 1750 18624 5.0793 3.47008 96.9498 104.815 210.418 210.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1460 0.000128 512 110 1200 148224 5.26035 3.51437 103.59 104.797 217.303 217.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 770 0.000128 2048 100 1850 132864 18.09 14.3584 460.276 418.542 911.373 911.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1250 0.000512 1024 250 1150 33024 1.43706 1.66211 31.7501 58.4493 93.369 93.4482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 800 6.4e-05 512 170 250 202752 19.1442 6.61437 28.3258 206.244 260.543 260.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1670 0.001024 1024 480 500 16224 0.69248 6.20826 26.2694 33.2137 33.2735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 890 0.001024 1024 280 550 12480 0.718848 0.694272 6.46195 26.2721 34.2178 34.2954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1470 6.4e-05 4096 250 10450 280320 81.375 62.4823 10805.3 1849.64 12799 12799.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1360 0.000128 2048 190 3200 141696 17.7842 14.3299 836.629 418.55 1287.4 1287.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1940 0.001024 1024 260 250 18048 0.742624 3.57584 51.2024 55.5641 55.6152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 600 0.000512 2048 200 1750 18432 5.05558 3.4601 59.9196 104.428 172.966 173.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1460 0.000128 512 110 1200 147456 5.27328 3.50874 87.9257 104.655 201.498 201.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 770 0.000128 2048 100 1850 133056 18.1466 14.3818 375.289 419.515 827.435 827.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1250 0.000512 1024 250 1150 33120 1.44493 1.66547 25.7946 59.817 88.7924 88.8586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 800 6.4e-05 512 170 250 202752 18.8574 6.58022 23.2202 204.374 253.241 253.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1670 0.001024 1024 480 500 16128 0.690176 5.15258 26.2444 32.1289 32.1867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 890 0.001024 1024 280 550 12384 0.720896 0.693376 5.16333 26.2287 32.8776 32.9544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1470 6.4e-05 4096 250 10450 280512 81.5143 62.4996 8843.69 1847.94 10835.9 10836.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1360 0.000128 2048 190 3200 141696 17.8377 14.3934 685.496 419.543 1137.39 1137.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1940 0.001024 1024 260 250 18000 0.742496 3.1217 51.2269 55.1336 55.1804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 600 0.000512 2048 200 1750 17856 5.06125 3.44474 47.3763 104.135 160.126 160.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1460 0.000128 512 110 1200 147456 5.2705 3.50618 79.4922 104.323 192.73 192.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 770 0.000128 2048 100 1850 132864 18.1482 14.3378 318.539 418.741 769.875 769.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1250 0.000512 1024 250 1150 33024 1.43827 1.66707 22.3016 58.6532 84.1306 84.1974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 800 6.4e-05 512 170 250 196608 19.5886 6.6151 66.9099 206.27 299.603 299.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1670 0.001024 1024 480 500 16128 0.692768 4.49088 26.2651 31.4906 31.5399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 890 0.001024 1024 280 550 12288 0.717216 0.691232 4.4807 26.1375 32.0982 32.1659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1470 6.4e-05 4096 250 10450 279552 81.6139 62.477 7505.33 1847.65 9497.3 9497.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1360 0.000128 2048 190 3200 141312 17.7974 14.4419 582.531 418.741 1033.61 1033.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1940 0.001024 1024 260 250 17856 0.75744 2.51834 50.0218 53.3396 53.3892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 600 0.000512 2048 200 1750 17664 5.03766 3.41843 40.5475 103.641 152.744 152.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1460 0.000128 512 110 1200 148288 5.28435 3.51674 143.729 104.841 257.512 257.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 770 0.000128 2048 100 1850 133056 18.1877 14.3728 677.923 419.322 1129.91 1130.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1250 0.000512 1024 250 1150 33264 1.44861 1.66707 46.982 58.7653 108.939 109.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 800 6.4e-05 512 170 250 211456 19.0563 6.7305 42.8571 209.443 278.318 278.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1670 0.001024 1024 480 500 16296 0.694176 9.25085 26.7692 36.7575 36.8157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 890 0.001024 1024 280 550 12544 0.720064 0.692224 9.47002 26.2143 37.1679 37.2451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1470 6.4e-05 4096 250 10450 280448 81.7735 62.5788 15935.3 1847.83 17927.8 17927.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1360 0.000128 2048 190 3200 141792 17.881 14.377 1240.73 419.486 1692.59 1692.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1940 0.001024 1024 260 250 18144 0.746432 5.40442 51.2982 57.4934 57.5468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 600 0.000512 2048 200 1750 18592 5.10362 3.48118 88.336 104.911 201.935 202.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1460 0.000128 512 110 1200 147840 5.28502 3.5129 99.5076 104.89 213.333 213.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 770 0.000128 2048 100 1850 132608 18.1308 14.351 429.692 418.922 881.198 881.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1250 0.000512 1024 250 1150 32928 1.43501 1.65882 29.6535 59.5225 92.3416 92.4201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 800 6.4e-05 512 170 250 207872 18.8956 6.64314 28.2638 207.105 261.122 261.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1670 0.001024 1024 480 500 16240 0.694272 6.01405 26.581 33.3312 33.3924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 890 0.001024 1024 280 550 12320 0.7168 0.68864 6.03443 26.145 33.6573 33.7347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1470 6.4e-05 4096 250 10450 280448 81.5424 62.5112 10154.3 1850.49 12149 12149.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1360 0.000128 2048 190 3200 141568 17.8087 14.3466 786.272 418.924 1237.46 1237.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1940 0.001024 1024 260 250 18032 0.744064 3.42445 51.5424 55.7533 55.8024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 600 0.000512 2048 200 1750 17920 5.04422 3.41709 55.3351 103.87 167.763 167.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1460 0.000128 512 110 1200 147840 5.29939 3.51837 86.0799 104.845 199.881 199.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 770 0.000128 2048 100 1850 132384 18.2067 14.371 351.762 418.739 803.181 803.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1250 0.000512 1024 250 1150 32928 1.43808 1.64528 24.3054 59.4096 86.8673 86.9473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 800 6.4e-05 512 170 250 204288 19.5765 6.7336 22.5156 209.377 258.417 258.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1670 0.001024 1024 480 500 16128 0.692704 5.0097 26.6763 32.4195 32.4792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 890 0.001024 1024 280 550 12096 0.717216 0.686144 5.03677 26.0518 32.5626 32.6391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1470 6.4e-05 4096 250 10450 279552 81.861 62.5926 8299.79 1847.92 10292.4 10292.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1360 0.000128 2048 190 3200 141120 17.8593 14.371 642.946 422.238 1097.52 1097.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1940 0.001024 1024 260 250 17976 0.745408 2.82614 51.2047 54.819 54.8694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 600 0.000512 2048 200 1750 17472 5.04813 3.40787 43.9301 103.338 155.823 155.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1460 0.000128 512 110 1200 146944 5.31021 3.50275 78.5213 104.865 192.339 192.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 770 0.000128 2048 100 1850 132608 18.1217 14.3366 316.783 418.819 768.161 768.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1250 0.000512 1024 250 1150 32704 1.43206 1.65075 22.0263 60.4681 85.6507 85.7252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 800 6.4e-05 512 170 250 200704 18.6196 6.56816 20.1229 202.175 247.699 247.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1670 0.001024 1024 480 500 16128 0.69312 4.43126 27.2276 32.3936 32.4506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 890 0.001024 1024 280 550 12096 0.720896 0.6936 4.4143 26.2717 32.173 32.2483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1470 6.4e-05 4096 250 10450 279552 81.4899 62.4611 7484.43 1848.03 9476.64 9476.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1360 0.000128 2048 190 3200 141568 17.7694 14.3518 582.297 418.828 1033.34 1033.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1940 0.001024 1024 260 250 17920 0.74288 2.50266 51.198 54.4881 54.5341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 600 0.000512 2048 200 1750 17920 5.05264 3.44275 41.6309 104.073 154.3 154.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1460 0.000128 512 110 1200 148480 5.27363 3.51462 142.243 105.025 256.195 256.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 770 0.000128 2048 100 1850 133120 18.1381 14.557 672.038 419.465 1124.31 1124.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1250 0.000512 1024 250 1150 33280 1.44154 1.66659 45.9599 58.6954 107.834 107.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 800 6.4e-05 512 170 250 208896 19.1407 6.7072 42.4448 209.129 277.636 277.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1670 0.001024 1024 480 500 16256 0.696224 9.14128 26.7325 36.6118 36.6709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 890 0.001024 1024 280 550 12672 0.720864 0.692512 9.38653 26.3366 37.2085 37.2847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1470 6.4e-05 4096 250 10450 280576 81.4723 62.4599 15429.1 1848.09 17421.4 17421.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1360 0.000128 2048 190 3200 141824 17.8231 14.375 1219.45 421.937 1673.69 1673.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1940 0.001024 1024 260 250 18112 0.74576 5.24086 51.2688 57.2972 57.3484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 600 0.000512 2048 200 1750 18432 5.06976 3.46726 88.1661 104.77 201.576 201.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1460 0.000128 512 110 1200 147456 5.2736 3.50835 98.9778 104.702 212.6 212.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 770 0.000128 2048 100 1850 132608 18.1071 14.4384 433.973 418.18 884.801 884.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1250 0.000512 1024 250 1150 33280 1.44394 1.66912 29.9309 58.6574 91.7725 91.8508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 800 6.4e-05 512 170 250 204800 19.4312 6.70515 27.3893 209.128 262.87 263.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1670 0.001024 1024 480 500 16128 0.691712 5.9695 27.691 34.3967 34.4549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 890 0.001024 1024 280 550 12288 0.7168 0.689024 5.98435 26.0729 33.5346 33.6117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1470 6.4e-05 4096 250 10450 280576 81.4789 62.4529 10046.3 1850.28 12040.7 12040.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1360 0.000128 2048 190 3200 141312 17.7775 14.342 786.89 418.19 1237.3 1237.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1940 0.001024 1024 260 250 18048 0.745184 3.56989 51.2635 55.6228 55.6741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 600 0.000512 2048 200 1750 18432 5.08826 3.48643 57.6026 104.922 171.203 171.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1460 0.000128 512 110 1200 147456 5.25654 3.50614 86.0447 104.424 199.369 199.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 770 0.000128 2048 100 1850 132864 18.1272 14.355 369.118 419.128 820.832 820.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1250 0.000512 1024 250 1150 33024 1.44189 1.66982 25.7188 59.6685 88.5716 88.6483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 800 6.4e-05 512 170 250 196608 19.5913 6.61904 22.6019 206.464 255.488 255.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1670 0.001024 1024 480 500 16128 0.694144 5.20112 26.2893 32.2288 32.2868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 890 0.001024 1024 280 550 12288 0.716896 0.690592 5.22109 26.1734 32.8736 32.9505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1470 6.4e-05 4096 250 10450 279552 81.6179 62.4698 8288.39 1849.44 10282.1 10282.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1360 0.000128 2048 190 3200 141312 17.8062 14.3482 658.744 419.144 1110.16 1110.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1940 0.001024 1024 260 250 17856 0.740896 2.90237 50.0402 53.7268 53.7756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 600 0.000512 2048 200 1750 17664 5.03578 3.41565 46.8271 103.74 159.119 159.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1460 0.000128 512 110 1200 147456 5.28723 3.51437 78.0721 104.791 191.809 191.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 770 0.000128 2048 100 1850 132096 18.1497 14.368 323.914 418.526 775.062 775.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1250 0.000512 1024 250 1150 32768 1.42694 1.64586 22.2016 58.2267 83.5726 83.6492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 800 6.4e-05 512 170 250 196608 20.1048 6.70864 20.4644 209.218 256.706 256.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1670 0.001024 1024 480 500 15872 0.688352 4.66118 26.024 31.4157 31.4744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 890 0.001024 1024 280 550 11776 0.713376 0.68608 4.66656 25.8996 32.0369 32.1147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1470 6.4e-05 4096 250 10450 279552 81.2333 62.3757 7234.54 1844.39 9222.77 9222.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1360 0.000128 2048 190 3200 141312 17.7963 14.3299 583.727 421.825 1037.78 1037.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1940 0.001024 1024 260 250 17920 0.744768 2.88922 51.2681 54.9449 54.9942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 600 0.000512 2048 200 1750 17408 5.01162 3.36051 40.4192 102.513 151.402 151.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1460 0.000128 512 110 1200 148608 5.27763 3.51965 149.988 104.893 263.82 263.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 770 0.000128 2048 100 1850 133056 18.1658 14.4215 688.676 418.939 1140.3 1140.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1250 0.000512 1024 250 1150 33264 1.44304 1.66186 47.4132 58.617 109.208 109.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 800 6.4e-05 512 170 250 207360 19.0155 6.66464 42.876 207.227 275.999 276.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1670 0.001024 1024 480 500 16272 0.692224 9.43104 26.5428 36.7085 36.7654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 890 0.001024 1024 280 550 12672 0.720896 0.694272 9.72422 26.3027 37.5138 37.5895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1470 6.4e-05 4096 250 10450 280512 81.7366 62.5585 16354.2 1845.48 18344.2 18344.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1360 0.000128 2048 190 3200 141696 17.8582 14.3626 1250.16 419.068 1701.56 1701.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1940 0.001024 1024 260 250 18144 0.749568 5.39648 51.2973 57.4862 57.5365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 600 0.000512 2048 200 1750 18432 5.09104 3.46317 89.2979 104.615 202.568 202.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1460 0.000128 512 110 1200 147456 5.26675 3.51232 110.555 104.558 224.031 224.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 770 0.000128 2048 100 1850 133056 18.1428 14.3812 490.853 419.134 942.613 942.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1250 0.000512 1024 250 1150 33120 1.44282 1.66496 33.5884 58.7103 95.4785 95.5535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 800 6.4e-05 512 170 250 202752 18.8569 6.57856 30.0748 204.189 259.91 260.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1670 0.001024 1024 480 500 16128 0.690016 6.63357 27.27 34.6369 34.6947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 890 0.001024 1024 280 550 12384 0.719936 0.6904 6.71834 26.2028 34.4044 34.4794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1470 6.4e-05 4096 250 10450 280512 81.553 62.484 11626.8 1849.39 13620.4 13620.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1360 0.000128 2048 190 3200 141696 17.834 14.4532 893.594 419.134 1345.12 1345.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1940 0.001024 1024 260 250 18000 0.745056 3.95878 51.2016 55.9492 55.9986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 600 0.000512 2048 200 1750 17856 5.05002 3.44672 61.814 104.029 174.441 174.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1460 0.000128 512 110 1200 146880 5.31018 3.51869 95.1383 104.577 208.685 208.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 770 0.000128 2048 100 1850 132192 18.176 14.364 400.619 417.672 850.93 851.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1250 0.000512 1024 250 1150 32832 1.43565 1.64282 27.743 59.1543 90.0462 90.1227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 800 6.4e-05 512 170 250 193536 19.5525 6.59046 24.0874 204.177 254.619 254.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1670 0.001024 1024 480 500 15984 0.689952 5.37446 26.1218 32.2293 32.2888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 890 0.001024 1024 280 550 12096 0.715424 0.684416 5.7823 25.9061 33.1618 33.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1470 6.4e-05 4096 250 10450 279936 81.8731 62.5244 9561.12 1846.43 11552.2 11552.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1360 0.000128 2048 190 3200 140832 17.8506 14.4957 734.174 417.675 1184.3 1184.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1940 0.001024 1024 260 250 17928 0.742752 3.39728 51.1914 55.3741 55.4217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 600 0.000512 2048 200 1750 17280 5.03446 3.3751 50.65 102.656 161.817 161.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1460 0.000128 512 110 1200 145152 5.25718 3.50093 88.998 103.958 201.852 201.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 770 0.000128 2048 100 1850 132480 18.0945 14.4418 383.815 418.264 834.718 834.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1250 0.000512 1024 250 1150 32832 1.43565 1.6623 26.6291 58.4418 88.241 88.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 800 6.4e-05 512 170 250 184320 19.1319 6.54122 21.9282 198.241 246.059 246.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1670 0.001024 1024 480 500 15840 0.686304 5.4447 26.0251 32.1982 32.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 890 0.001024 1024 280 550 12096 0.7168 0.686912 5.45091 26.0279 32.9532 33.0322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1470 6.4e-05 4096 250 10450 279936 81.6683 62.4804 8990.56 1852.35 10987.3 10987.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1360 0.000128 2048 190 3200 140544 17.79 14.3782 691.029 418.27 1141.57 1141.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1940 0.001024 1024 260 250 17856 0.743424 3.12589 51.2207 55.1323 55.1833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 600 0.000512 2048 200 1750 17280 5.02125 3.38096 47.0484 102.949 158.5 158.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1460 0.000128 512 110 1200 146880 5.3303 3.52304 85.1907 104.775 198.959 199.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 770 0.000128 2048 100 1850 132480 18.2067 14.377 350.866 418.448 801.998 802.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1250 0.000512 1024 250 1150 32400 1.43376 1.63226 24.1613 57.9579 85.2559 85.3305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 800 6.4e-05 512 170 250 184320 19.7493 6.57005 20.2941 201.379 248.202 248.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1670 0.001024 1024 480 500 15840 0.688128 5.03421 26.1217 31.8867 31.9448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 890 0.001024 1024 280 550 11520 0.712416 0.679936 5.04202 25.739 32.2437 32.3206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1470 6.4e-05 4096 250 10450 279360 81.6516 62.4782 8229.69 1843.57 10217.6 10217.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1360 0.000128 2048 190 3200 141120 17.8818 14.4439 639.511 418.449 1090.39 1090.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1940 0.001024 1024 260 250 17640 0.7392 2.90717 49.9718 53.6613 53.7124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 600 0.000512 2048 200 1750 15840 5.0176 3.32115 41.5839 101.589 151.612 151.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1460 0.000128 512 110 1200 148480 5.28221 3.51571 145.328 105.006 259.27 259.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 770 0.000128 2048 100 1850 133120 18.1447 14.3586 666.409 419.377 1118.39 1118.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1250 0.000512 1024 250 1150 33120 1.43808 1.66659 45.8652 60.7622 109.805 109.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 800 6.4e-05 512 170 250 209920 19.1979 6.72963 42.4428 209.762 278.344 278.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1670 0.001024 1024 480 500 16240 0.693664 8.95994 26.7627 36.4582 36.5167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 890 0.001024 1024 280 550 12480 0.717568 0.69152 9.20035 26.2189 36.9003 36.9804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1470 6.4e-05 4096 250 10450 280640 81.5526 62.4869 15788.1 1851.63 17784 17784.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1360 0.000128 2048 190 3200 141760 17.8207 14.3667 1217.75 430.415 1680.46 1680.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1940 0.001024 1024 260 250 18080 0.745056 5.19741 51.2416 57.2266 57.2779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 600 0.000512 2048 200 1750 18240 5.05242 3.44678 86.1641 104.263 199.03 199.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1460 0.000128 512 110 1200 147200 5.24541 3.50403 107.324 104.231 220.441 220.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 770 0.000128 2048 100 1850 132480 18.0614 14.3278 459.537 418.01 910.039 910.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1250 0.000512 1024 250 1150 32960 1.43322 1.66109 31.6569 59.4999 94.323 94.3983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 800 6.4e-05 512 170 250 204800 18.9899 6.61731 28.6769 206.904 261.407 261.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1670 0.001024 1024 480 500 16160 0.693856 6.188 26.2895 33.2136 33.2703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 890 0.001024 1024 280 550 12160 0.716288 0.688992 6.47574 26.1199 34.0724 34.1483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1470 6.4e-05 4096 250 10450 280320 81.4662 62.5069 10806.7 1850.48 12801.4 12801.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1360 0.000128 2048 190 3200 140800 17.7567 14.3421 830.326 418.034 1280.57 1280.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1940 0.001024 1024 260 250 17920 0.740448 3.68061 50.0845 54.5497 54.5994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 600 0.000512 2048 200 1750 17920 5.01715 3.41002 58.476 103.657 170.661 170.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1460 0.000128 512 110 1200 147840 5.2713 3.51418 90.518 104.592 204.036 204.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 770 0.000128 2048 100 1850 132480 18.1023 14.452 387.664 417.981 838.302 838.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1250 0.000512 1024 250 1150 32640 1.4321 1.64563 26.2773 58.0688 87.4952 87.5745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 800 6.4e-05 512 170 250 199680 19.3772 6.62733 24.2876 206.262 256.765 256.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1670 0.001024 1024 480 500 16080 0.693024 5.24163 26.2706 32.2488 32.3072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 890 0.001024 1024 280 550 12000 0.7192 0.692288 5.7312 26.1971 33.4129 33.4897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1470 6.4e-05 4096 250 10450 280320 81.5705 62.4655 9327.1 1845.71 11317.1 11317.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1360 0.000128 2048 190 3200 141120 17.7982 14.3536 710.648 417.749 1160.65 1160.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1940 0.001024 1024 260 250 17760 0.737312 3.21171 49.9522 53.9448 53.9936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 600 0.000512 2048 200 1750 17280 5.05664 3.41645 48.9482 103.751 161.275 161.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1460 0.000128 512 110 1200 145920 5.216 3.49162 86.9915 103.467 199.304 199.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 770 0.000128 2048 100 1850 131840 18.0646 14.3157 356.7 416.678 805.861 805.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1250 0.000512 1024 250 1150 32640 1.43149 1.65027 24.5046 58.1134 85.7721 85.8479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 800 6.4e-05 512 170 250 204800 19.0226 6.62342 22.8532 206.531 255.244 255.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1670 0.001024 1024 480 500 16000 0.69232 5.1671 26.4981 32.4008 32.4585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 890 0.001024 1024 280 550 12160 0.720896 0.69248 5.65814 26.3408 33.4817 33.5604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1470 6.4e-05 4096 250 10450 279040 81.4412 62.4469 8440.24 1845.09 10429.5 10429.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1360 0.000128 2048 190 3200 139520 17.8023 14.3969 650.016 416.738 1099.14 1099.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1940 0.001024 1024 260 250 17600 0.69984 3.12496 49.8025 53.6816 53.7568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 600 0.000512 2048 200 1750 17920 5.08352 3.46112 47.0052 104.12 159.827 160.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1460 0.000128 512 110 1200 144000 5.26394 3.49184 85.9431 103.536 198.374 198.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 770 0.000128 2048 100 1850 131200 18.1207 14.3606 339.541 417.795 789.922 790.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1250 0.000512 1024 250 1150 32000 1.43667 1.64813 23.7138 58.2968 85.1677 85.2469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 800 6.4e-05 512 170 250 204800 19.0566 6.6256 21.9592 206.609 254.463 254.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1670 0.001024 1024 480 500 15600 0.685152 4.65715 26.0707 31.4538 31.5108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 890 0.001024 1024 280 550 11200 0.703904 0.670048 4.66778 25.3698 31.4846 31.5517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1470 6.4e-05 4096 250 10450 280000 81.7856 62.5458 8180.48 1853 10178 10178.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1360 0.000128 2048 190 3200 140800 17.7797 14.3612 631.239 418.172 1081.66 1081.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1940 0.001024 1024 260 250 17600 0.73728 3.14675 49.9823 53.9099 53.9587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 600 0.000512 2048 200 1750 17600 5.07264 3.44506 45.2671 104.302 158.187 158.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1460 0.000128 512 110 1200 148736 5.26336 3.51501 119.57 104.983 233.474 233.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 770 0.000128 2048 100 1860 132480 18.1158 14.3586 536.735 419.29 988.599 988.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1250 0.000512 1024 250 1140 33088 1.44016 1.66957 36.4353 59.9909 99.6075 99.6849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 800 6.4e-05 512 170 300 221184 18.2497 6.70858 69.0344 209.062 303.269 303.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1670 0.001024 1024 480 480 16448 0.69472 7.00627 28.5602 36.3057 36.3622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 890 0.001024 1024 280 540 13056 0.720896 0.69632 7.34736 26.2866 35.1192 35.1969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1470 6.4e-05 4096 250 10440 280832 81.4184 62.4988 12729 1855.89 14729 14729.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1360 0.000128 2048 190 3240 141824 17.7889 14.3421 990.232 423.836 1446.3 1446.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1940 0.001024 1024 260 240 18240 0.763264 3.98797 51.3235 56.118 56.1644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 600 0.000512 2048 200 1740 17536 5.10771 3.47136 66.6592 104.659 179.999 180.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1460 0.000128 512 110 1200 148480 5.2769 3.51437 84.467 104.943 198.344 198.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 770 0.000128 2048 100 1860 132352 18.1599 14.3763 352.293 419.144 804.078 804.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1250 0.000512 1024 250 1140 33024 1.43933 1.66685 24.3497 59.7647 87.2929 87.3677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 800 6.4e-05 512 170 300 221184 18.2713 6.7072 67.1682 208.963 301.327 301.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1670 0.001024 1024 480 480 16384 0.697632 4.76874 27.6175 33.1293 33.1858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 890 0.001024 1024 280 540 13056 0.720896 0.696096 11.6079 26.3135 39.4128 39.4895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1470 6.4e-05 4096 250 10440 280576 81.4848 62.5408 8294.74 1846.6 10285.6 10285.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1360 0.000128 2048 190 3240 141824 17.8166 14.3853 645.942 419.132 1097.38 1097.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1940 0.001024 1024 260 240 18176 0.743424 2.62966 51.2604 54.6766 54.7363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 600 0.000512 2048 200 1740 17408 5.1121 3.46931 43.2099 104.689 156.579 156.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1460 0.000128 512 110 1200 148224 5.44029 3.51037 72.5499 104.781 186.421 186.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 770 0.000128 2048 100 1860 132096 18.1333 14.3421 283.17 418.486 734.235 734.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1250 0.000512 1024 250 1140 32832 1.43546 1.66118 19.8507 60.6045 83.622 83.6987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 800 6.4e-05 512 170 300 215040 18.2843 6.61709 65.6548 206.213 296.986 297.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1670 0.001024 1024 480 480 16320 0.692224 3.83216 28.3317 32.8989 32.9569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 890 0.001024 1024 280 540 12864 0.7176 0.693344 11.4517 26.2738 39.2048 39.2814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1470 6.4e-05 4096 250 10440 280320 81.391 62.4545 6712.87 1846.67 8703.61 8703.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1360 0.000128 2048 190 3240 141312 17.7852 14.3381 523.934 418.494 974.652 974.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1940 0.001024 1024 260 240 18144 0.744352 2.33027 51.2615 54.3785 54.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 600 0.000512 2048 200 1740 17280 5.08915 3.4527 35.2881 104.414 148.344 148.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1460 0.000128 512 110 1200 147456 5.46778 3.51027 64.9304 104.716 178.769 178.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 770 0.000128 2048 100 1860 131584 18.1312 14.3428 245.188 418.233 696 696.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1250 0.000512 1024 250 1140 33024 1.4464 1.67117 17.3294 58.7209 79.2376 79.3149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 800 6.4e-05 512 170 300 221184 18.3079 6.71171 68.7272 209.269 303.237 303.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1670 0.001024 1024 480 480 16256 0.6936 11.3954 26.4226 38.5568 38.6168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 890 0.001024 1024 280 540 12800 0.714752 0.693088 11.3766 26.0764 38.9326 39.0093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1470 6.4e-05 4096 250 10440 280576 81.499 62.4675 5831.3 1848.58 7824.1 7824.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1360 0.000128 2048 190 3240 141312 17.7972 14.3442 453.845 418.288 904.377 904.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1940 0.001024 1024 260 240 18048 0.744352 2.02621 51.1939 54.0076 54.0652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 600 0.000512 2048 200 1740 17408 5.12909 3.48941 42.146 104.931 155.799 155.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1460 0.000128 512 110 1200 148800 5.28979 3.52259 153.19 104.886 267.022 267.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 770 0.000128 2048 100 1860 132480 18.196 14.3848 744.179 418.915 1195.78 1195.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1250 0.000512 1024 250 1140 33040 1.44291 1.6615 51.3338 59.7288 114.239 114.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 800 6.4e-05 512 170 300 222720 18.2476 6.73382 56.6588 209.56 291.409 291.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1670 0.001024 1024 480 480 16440 0.694272 9.80582 27.8322 38.3747 38.4338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 890 0.001024 1024 280 540 13040 0.721152 0.690176 10.4048 26.253 38.1376 38.2141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1470 6.4e-05 4096 250 10440 280640 81.692 62.6127 17370.8 1845.34 19360.7 19360.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1360 0.000128 2048 190 3240 141760 17.8803 14.4282 1364.97 418.92 1816.31 1816.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1940 0.001024 1024 260 240 18200 0.744608 5.58342 51.2575 57.627 57.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 600 0.000512 2048 200 1740 17600 5.10918 3.46544 92.0019 104.498 205.176 205.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1460 0.000128 512 110 1200 148480 5.27581 3.51699 103.77 104.943 217.642 217.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 770 0.000128 2048 100 1860 132480 18.1544 14.356 462.946 419.137 914.698 914.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1250 0.000512 1024 250 1140 32960 1.43814 1.66506 32.0597 59.6859 94.9223 94.9982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 800 6.4e-05 512 170 300 220160 18.4384 6.72778 36.2139 209.644 271.242 271.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1670 0.001024 1024 480 480 16400 0.693984 6.21158 27.8423 34.7896 34.8488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 890 0.001024 1024 280 540 12960 0.718208 0.691872 6.47082 26.2022 34.1524 34.2262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1470 6.4e-05 4096 250 10440 280640 81.4749 62.5654 10817.9 1846.22 12808.4 12808.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1360 0.000128 2048 190 3240 141760 17.8138 14.4607 846.7 419.142 1298.22 1298.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1940 0.001024 1024 260 240 18160 0.745824 3.59834 51.2575 55.6462 55.6954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 600 0.000512 2048 200 1740 17280 5.09136 3.45222 57.0238 104.205 169.868 169.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1460 0.000128 512 110 1200 147840 5.27578 3.51702 88.3279 104.61 201.868 201.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 770 0.000128 2048 100 1860 132000 18.1848 14.4561 375.54 419.098 827.377 827.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1250 0.000512 1024 250 1140 32880 1.44598 1.66691 26.0854 58.6404 87.908 87.9698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 800 6.4e-05 512 170 300 215040 18.2829 6.63549 91.2805 206.374 322.783 322.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1670 0.001024 1024 480 480 16320 0.694272 4.89677 26.6446 32.279 32.3379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 890 0.001024 1024 280 540 12720 0.718784 0.690176 5.47254 26.0658 33.0188 33.0948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1470 6.4e-05 4096 250 10440 280320 81.6891 62.5924 8831.74 1846.19 10822.4 10822.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1360 0.000128 2048 190 3240 141600 17.8605 14.3602 692.781 419.112 1144.22 1144.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1940 0.001024 1024 260 240 18120 0.762752 2.80848 51.2823 54.8974 54.9466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 600 0.000512 2048 200 1740 17280 5.13536 3.476 46.7318 104.807 160.251 160.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1460 0.000128 512 110 1200 147200 5.25053 3.50275 78.687 104.225 191.808 191.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 770 0.000128 2048 100 1860 131840 18.1036 14.349 317.788 417.975 768.323 768.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1250 0.000512 1024 250 1140 32640 1.4336 1.6609 21.7122 58.5408 83.4176 83.4949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 800 6.4e-05 512 170 300 215040 18.215 6.61776 88.8875 206.425 320.357 320.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1670 0.001024 1024 480 480 16320 0.69632 4.15728 26.3293 31.2235 31.2827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 890 0.001024 1024 280 540 12800 0.7168 0.688704 4.5008 26.1245 32.1022 32.1791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1470 6.4e-05 4096 250 10440 280320 81.4943 62.5067 7485.03 1850.28 9479.54 9479.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1360 0.000128 2048 190 3240 140800 17.7656 14.4082 584.143 417.977 1034.4 1034.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1940 0.001024 1024 260 240 18080 0.76 2.51085 51.2811 54.5956 54.6446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 600 0.000512 2048 200 1740 16640 5.06643 3.40778 38.3797 103.639 150.591 150.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1460 0.000128 512 110 1200 148224 5.27178 3.51494 142.12 104.749 255.796 255.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 770 0.000128 2048 100 1860 132288 18.1464 14.3767 680.536 418.869 1132.04 1132.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1250 0.000512 1024 250 1140 33024 1.44144 1.66714 47.2612 58.6354 109.079 109.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 800 6.4e-05 512 170 300 221184 18.0996 6.68982 51.5671 208.238 284.809 284.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1670 0.001024 1024 480 480 16416 0.692704 9.02451 26.6506 36.412 36.4712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 890 0.001024 1024 280 540 12960 0.718848 0.692224 9.28768 26.2037 36.977 37.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1470 6.4e-05 4096 250 10440 280704 81.5124 62.5852 15966.2 1850.5 17961.1 17961.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1360 0.000128 2048 190 3240 141696 17.8134 14.3641 1252.05 419.021 1703.36 1703.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1940 0.001024 1024 260 240 18192 0.744 5.32445 51.2596 57.3732 57.4317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 600 0.000512 2048 200 1740 17664 5.1209 3.47523 84.5204 104.802 198.022 198.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1460 0.000128 512 110 1200 148224 5.26266 3.5119 99.9453 104.921 213.778 213.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 770 0.000128 2048 100 1860 132096 18.1246 14.3519 426.974 418.485 878.038 878.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1250 0.000512 1024 250 1140 32832 1.43494 1.66368 29.6143 59.4948 92.2816 92.3592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 800 6.4e-05 512 170 300 215040 18.1941 6.61763 33.6212 206.211 264.859 265.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1670 0.001024 1024 480 480 16320 0.688736 5.56797 27.4847 33.7845 33.8412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 890 0.001024 1024 280 540 12864 0.720928 0.69408 5.8351 26.2666 33.5885 33.6635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1470 6.4e-05 4096 250 10440 280320 81.3666 62.4761 10004.7 1847.09 11995.9 11996.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1360 0.000128 2048 190 3240 141312 17.7828 14.3364 782.963 418.475 1233.66 1233.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1940 0.001024 1024 260 240 18144 0.745472 3.51798 51.2597 55.5651 55.6148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 600 0.000512 2048 200 1740 17280 5.09402 3.4551 52.3612 104.422 165.43 165.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1460 0.000128 512 110 1200 147456 5.27517 3.51104 85.7248 104.644 199.29 199.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 770 0.000128 2048 100 1860 131904 18.1743 14.3913 350.203 419.487 802.361 802.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1250 0.000512 1024 250 1140 32832 1.44192 1.66726 24.1426 58.7675 86.0914 86.1698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 800 6.4e-05 512 170 300 211968 18.1214 6.57818 27.1534 204.361 256.424 256.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1670 0.001024 1024 480 480 16272 0.691904 4.75558 26.2452 31.735 31.7942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 890 0.001024 1024 280 540 12672 0.72032 0.690176 4.75328 26.2251 32.461 32.5386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1470 6.4e-05 4096 250 10440 280512 81.4975 62.4776 8253.76 1848.68 10246.6 10246.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1360 0.000128 2048 190 3240 141696 17.8343 14.3544 647.132 419.484 1098.91 1099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1940 0.001024 1024 260 240 18000 0.74464 2.85286 50.0998 53.741 53.7888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 600 0.000512 2048 200 1740 17280 5.07085 3.44064 43.3669 104.117 156.1 156.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1460 0.000128 512 110 1200 147456 5.26614 3.50598 77.5911 104.344 190.848 190.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 770 0.000128 2048 100 1860 132096 18.1602 14.3276 316.772 418.788 768.149 768.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1250 0.000512 1024 250 1140 32640 1.43894 1.67123 21.6166 59.7067 84.5062 84.5812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 800 6.4e-05 512 170 300 208896 18.7012 6.6161 23.511 206.303 255.341 255.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1670 0.001024 1024 480 480 16128 0.690176 4.09997 26.3082 31.1403 31.1992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 890 0.001024 1024 280 540 12672 0.718496 0.688608 4.49232 26.1403 32.1135 32.1906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1470 6.4e-05 4096 250 10440 279552 81.6031 62.4587 7418.27 1848.78 9411.33 9411.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1360 0.000128 2048 190 3240 141312 17.8017 14.3364 581.876 418.788 1032.9 1033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1940 0.001024 1024 260 240 18048 0.745472 2.50429 51.2649 54.5579 54.6059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 600 0.000512 2048 200 1740 16896 5.06576 3.41482 39.1731 103.656 151.411 151.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1460 0.000128 512 110 1200 147840 5.45421 3.51437 69.8924 104.721 183.722 183.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 770 0.000128 2048 100 1860 131520 18.156 14.3562 273.077 418.233 723.925 724.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1250 0.000512 1024 250 1140 32160 1.42867 1.64454 18.597 60.32 82.0592 82.1371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 800 6.4e-05 512 170 300 215040 18.2427 6.62467 81.8173 206.498 313.394 313.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1670 0.001024 1024 480 480 16080 0.69072 3.52256 26.5112 30.7679 30.8262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 890 0.001024 1024 280 540 12480 0.721632 0.690176 3.94211 26.2268 31.65 31.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1470 6.4e-05 4096 250 10440 280320 81.558 62.5739 6442.01 1848.71 8435.07 8435.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1360 0.000128 2048 190 3240 141120 17.7896 14.3645 504.005 418.234 954.493 954.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1940 0.001024 1024 260 240 18000 0.764576 2.28762 51.2846 54.3795 54.4316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 600 0.000512 2048 200 1740 16320 5.10112 3.41782 31.8695 103.866 144.351 144.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1460 0.000128 512 110 1200 148288 5.28013 3.51437 137.812 104.831 251.579 251.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 770 0.000128 2048 100 1860 132384 18.2156 14.3708 651.349 419.292 1103.35 1103.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1250 0.000512 1024 250 1140 33040 1.44803 1.66938 44.7937 58.7593 106.744 106.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 800 6.4e-05 512 170 300 222208 18.2364 6.72947 51.0742 209.426 285.672 285.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1670 0.001024 1024 480 480 16408 0.691552 8.57312 26.3066 35.616 35.6741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 890 0.001024 1024 280 540 12880 0.718496 0.690784 9.07203 26.2128 36.7676 36.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1470 6.4e-05 4096 250 10440 280672 81.6862 62.6188 15260.3 1846.45 17251.3 17251.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1360 0.000128 2048 190 3240 141792 17.885 14.3661 1197.34 419.403 1649.1 1649.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1940 0.001024 1024 260 240 18200 0.750464 5.03642 51.3046 57.1356 57.1884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 600 0.000512 2048 200 1740 17696 5.13024 3.4816 81.6128 104.9 195.226 195.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1460 0.000128 512 110 1200 147840 5.27725 3.51242 96.6755 104.861 210.464 210.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 770 0.000128 2048 100 1860 132160 18.1472 14.4056 414.309 419.004 865.964 866.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1250 0.000512 1024 250 1140 32704 1.43418 1.65478 28.3395 58.4579 89.957 90.0348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 800 6.4e-05 512 170 300 215040 18.3659 6.6415 32.3812 207.051 264.648 264.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1670 0.001024 1024 480 480 16352 0.694176 5.62298 26.3086 32.6664 32.7253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 890 0.001024 1024 280 540 12768 0.7168 0.690624 5.95619 26.1364 33.5714 33.6455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1470 6.4e-05 4096 250 10440 280448 81.5366 62.5056 9671.89 1848.11 11664.3 11664.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1360 0.000128 2048 190 3240 141568 17.798 14.3491 754.883 418.82 1205.95 1206.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1940 0.001024 1024 260 240 18144 0.747104 3.24317 51.3003 55.3331 55.3815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 600 0.000512 2048 200 1740 17024 5.06858 3.41606 50.3046 103.842 162.732 162.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1460 0.000128 512 110 1200 147840 5.30832 3.52006 84.2235 104.807 197.996 198.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 770 0.000128 2048 100 1860 131712 18.2167 14.399 345.413 418.592 796.724 796.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1250 0.000512 1024 250 1140 32592 1.43574 1.65069 23.8633 58.3641 85.3862 85.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 800 6.4e-05 512 170 300 215040 18.8225 6.73024 27.5282 209.306 262.597 262.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1670 0.001024 1024 480 480 16296 0.694272 4.72051 27.7729 33.2301 33.2861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 890 0.001024 1024 280 540 12432 0.718848 0.68624 4.75427 26.0368 32.2694 32.3461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1470 6.4e-05 4096 250 10440 280224 81.6519 62.5132 8147.01 1843.48 10134.9 10135.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1360 0.000128 2048 190 3240 141120 17.8512 14.3548 636.362 418.591 1087.26 1087.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1940 0.001024 1024 260 240 17976 0.740928 2.87549 50.0737 53.7335 53.7825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 600 0.000512 2048 200 1740 16800 5.07005 3.40243 42.2115 103.301 154.088 154.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1460 0.000128 512 110 1200 146944 5.31126 3.50653 75.0717 104.865 188.888 189.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 770 0.000128 2048 100 1860 131712 18.1499 14.3524 303.19 418.815 754.613 754.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1250 0.000512 1024 250 1140 32256 1.43155 1.6481 20.9642 59.4207 83.5354 83.6136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 800 6.4e-05 512 170 300 200704 18.6313 6.56778 22.79 202.178 250.375 250.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1670 0.001024 1024 480 480 16128 0.688128 4.12467 26.1383 30.9926 31.0518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 890 0.001024 1024 280 540 12544 0.72048 0.694272 4.5392 26.2684 32.2947 32.3723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1470 6.4e-05 4096 250 10440 279552 81.4748 62.4627 7131.92 1847.99 9124.08 9124.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1360 0.000128 2048 190 3240 141568 17.7824 14.4642 560.191 418.818 1011.36 1011.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1940 0.001024 1024 260 240 17920 0.741344 2.37494 50.0811 53.2405 53.2931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 600 0.000512 2048 200 1740 17024 5.08378 3.44064 38.1572 104.075 150.858 150.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1460 0.000128 512 110 1200 145600 5.41222 3.50854 67.7821 104.087 180.936 181.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 770 0.000128 2048 100 1860 131040 18.2843 14.377 265.66 418.725 717.149 717.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1250 0.000512 1024 250 1140 32480 1.44365 1.6617 18.7046 58.631 80.5157 80.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 800 6.4e-05 512 170 300 215040 17.9684 6.59251 22.0119 204.788 251.578 251.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1670 0.001024 1024 480 480 15960 0.686752 3.55942 27.0821 31.3729 31.4341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 890 0.001024 1024 280 540 12320 0.7208 0.687968 3.57363 26.0649 31.1198 31.1995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1470 6.4e-05 4096 250 10440 278880 81.9533 62.5884 6286.46 1850.22 8281.46 8281.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1360 0.000128 2048 190 3240 141120 17.8891 14.3831 494.825 418.72 945.925 946.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1940 0.001024 1024 260 240 17920 0.741824 2.1088 51.2307 54.1257 54.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 600 0.000512 2048 200 1740 16800 5.0712 3.38643 31.9528 103.103 143.613 143.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1460 0.000128 512 110 1200 148480 5.26912 3.51235 131.892 105.012 245.824 245.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 770 0.000128 2048 100 1860 132352 18.1539 14.3466 615.507 419.431 1067.54 1067.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1250 0.000512 1024 250 1140 33024 1.4392 1.67216 42.3949 58.6915 104.269 104.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 800 6.4e-05 512 170 300 221184 18.2084 6.71334 49.1908 209.117 283.438 283.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1670 0.001024 1024 480 480 16384 0.6928 8.24848 26.7297 35.7129 35.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 890 0.001024 1024 280 540 13056 0.720992 0.696096 8.58198 26.3339 36.4043 36.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1470 6.4e-05 4096 250 10440 280576 81.485 62.5383 13970.3 1852.88 15967.4 15967.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1360 0.000128 2048 190 3240 141824 17.8238 14.3493 1125.36 421.628 1579.27 1579.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1940 0.001024 1024 260 240 18176 0.746432 4.74112 51.2798 56.81 56.8627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 600 0.000512 2048 200 1740 17408 5.11421 3.47101 76.3907 104.759 189.833 189.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1460 0.000128 512 110 1200 147456 5.27667 3.51008 94.9542 104.63 208.51 208.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 770 0.000128 2048 100 1860 131584 18.1376 14.3321 416.451 417.884 866.904 866.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1250 0.000512 1024 250 1140 33024 1.44144 1.66848 28.8203 58.6114 90.6142 90.6899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 800 6.4e-05 512 170 300 221184 18.2112 6.7129 33.5965 208.976 267.707 267.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1670 0.001024 1024 480 480 16256 0.690176 5.46422 26.6175 32.8134 32.8765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 890 0.001024 1024 280 540 12800 0.713632 0.687104 6.11555 26.0528 33.6414 33.7203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1470 6.4e-05 4096 250 10440 280576 81.5107 62.468 9365.48 1846.98 11356.7 11356.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1360 0.000128 2048 190 3240 141312 17.7863 14.3544 756.072 417.877 1206.19 1206.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1940 0.001024 1024 260 240 18048 0.740064 3.34029 51.1775 55.3024 55.3522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 600 0.000512 2048 200 1740 17408 5.13024 3.4761 51.4181 104.843 164.967 165.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1460 0.000128 512 110 1200 147456 5.2647 3.5055 82.4141 104.335 195.665 195.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 770 0.000128 2048 100 1860 132096 18.1371 14.3401 348.068 418.766 799.417 799.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1250 0.000512 1024 250 1140 32640 1.43974 1.66912 23.5636 58.5985 85.341 85.4212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 800 6.4e-05 512 170 300 208896 18.6953 6.62118 26.2324 206.293 258.05 258.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1670 0.001024 1024 480 480 16128 0.688992 4.54384 26.3043 31.5784 31.6362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 890 0.001024 1024 280 540 12672 0.719392 0.688864 5 26.1409 32.6239 32.6978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1470 6.4e-05 4096 250 10440 279552 81.5901 62.4828 7730.25 1847.82 9722.37 9722.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1360 0.000128 2048 190 3240 141312 17.7971 14.3696 628.119 418.763 1079.16 1079.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1940 0.001024 1024 260 240 18048 0.743904 2.81395 51.2615 54.8646 54.9151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 600 0.000512 2048 200 1740 16896 5.06829 3.42003 42.9659 106.322 157.876 157.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1460 0.000128 512 110 1200 147456 5.29638 3.51565 75.1058 104.816 188.881 188.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 770 0.000128 2048 100 1860 131072 18.1937 14.3807 319.254 418.615 770.543 770.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1250 0.000512 1024 250 1140 32256 1.4281 1.64934 21.6898 58.2239 83.0635 83.1455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 800 6.4e-05 512 170 300 212992 18.8588 6.7113 25.838 209.261 260.884 261.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1670 0.001024 1024 480 480 16128 0.689344 4.42525 26.2033 31.3598 31.4216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 890 0.001024 1024 280 540 12288 0.71392 0.682848 4.93933 25.9059 32.3128 32.3871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1470 6.4e-05 4096 250 10440 279552 81.2085 62.4068 6920.2 1844.61 8908.66 8908.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1360 0.000128 2048 190 3240 141312 17.8022 14.3321 571.964 418.622 1022.83 1022.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1940 0.001024 1024 260 240 17920 0.74112 2.79347 51.1939 54.7736 54.8241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 600 0.000512 2048 200 1740 16384 5.03171 3.36576 38.3377 102.537 149.376 149.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1460 0.000128 512 110 1200 145920 5.38944 3.49171 70.1054 103.381 182.51 182.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 770 0.000128 2048 100 1860 130560 18.0936 14.5326 288.551 416.327 737.608 737.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1250 0.000512 1024 250 1140 32000 1.43565 1.64726 19.3628 59.2124 81.7318 81.8104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 800 6.4e-05 512 170 300 204800 19.0182 6.62246 22.6295 206.352 254.833 255.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1670 0.001024 1024 480 480 16000 0.690592 3.82048 27.3557 31.9108 31.9713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 890 0.001024 1024 280 540 12800 0.72256 0.695424 4.46611 26.3111 32.2681 32.3461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1470 6.4e-05 4096 250 10440 279040 81.3209 62.4148 6348.62 1844.3 8336.87 8337.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1360 0.000128 2048 190 3240 139520 17.7618 14.3669 520.061 416.336 968.629 968.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1940 0.001024 1024 260 240 17920 0.744032 2.60861 51.2573 54.6577 54.7076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 600 0.000512 2048 200 1740 16640 5.09152 3.44048 36.1406 103.982 148.756 148.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1460 0.000128 512 110 1216 148992 5.25626 3.51062 119.322 104.907 233.135 233.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 770 0.000128 2048 100 1856 132480 18.1107 14.3805 531.429 418.995 983.02 983.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1250 0.000512 1024 250 1152 32896 1.44179 1.66909 36.4774 58.872 98.5306 98.6084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 800 6.4e-05 512 170 256 221184 18.2518 6.70733 59.5339 208.916 293.624 293.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1670 0.001024 1024 480 512 16224 0.69632 7.31958 27.6799 35.7386 35.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 890 0.001024 1024 280 576 12608 0.719072 0.694272 7.59581 26.2684 35.3472 35.4245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1470 6.4e-05 4096 250 10432 280704 81.4595 62.5332 12521.2 1846.65 14512.1 14512.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1360 0.000128 2048 190 3200 141568 17.7952 14.3382 968.556 419.081 1419.87 1419.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1940 0.001024 1024 260 256 18144 0.762112 4.20051 51.286 56.2919 56.3391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 600 0.000512 2048 200 1792 18688 5.06518 3.4671 70.6542 104.589 183.876 183.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1460 0.000128 512 110 1216 148992 5.26403 3.51443 83.9781 104.933 197.823 197.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 770 0.000128 2048 100 1856 132352 18.1618 14.3384 341.677 419.254 793.53 793.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1250 0.000512 1024 250 1152 32768 1.43725 1.66685 23.7171 59.771 86.6614 86.7368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 800 6.4e-05 512 170 256 221184 18.2656 6.7113 58.6651 208.934 292.794 292.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1670 0.001024 1024 480 512 16192 0.700384 4.78909 27.6991 33.2316 33.2905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 890 0.001024 1024 280 576 12544 0.721696 0.69632 4.98685 26.3186 32.794 32.8728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1470 6.4e-05 4096 250 10432 280576 81.4695 62.5505 8025.42 1846.4 10016.1 10016.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1360 0.000128 2048 190 3200 141568 17.8226 14.3514 620.699 419.087 1072.06 1072.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1940 0.001024 1024 260 256 18112 0.763104 2.74538 51.2826 54.8335 54.8823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 600 0.000512 2048 200 1792 18688 5.06845 3.46144 46.0988 104.673 159.401 159.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1460 0.000128 512 110 1216 148224 5.44698 3.51094 72.7366 104.793 186.624 186.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 770 0.000128 2048 100 1856 132096 18.135 14.3446 280.182 418.54 731.304 731.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1250 0.000512 1024 250 1152 32640 1.43565 1.65901 19.7077 59.5467 82.4218 82.4971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 800 6.4e-05 512 170 256 215040 18.2714 6.61718 56.9098 206.242 288.254 288.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1670 0.001024 1024 480 512 16128 0.69472 4.01107 28.4807 33.2304 33.2878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 890 0.001024 1024 280 576 12480 0.718848 0.696288 11.5693 26.271 39.3276 39.4033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1470 6.4e-05 4096 250 10432 280320 81.4814 62.5633 6610.38 1846.9 8601.54 8601.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1360 0.000128 2048 190 3200 141312 17.7789 14.3319 513.723 418.645 964.581 964.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1940 0.001024 1024 260 256 18048 0.697216 2.38918 45.1744 48.3024 48.3636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 600 0.000512 2048 200 1792 18432 5.05085 3.45635 38.3303 104.433 151.368 151.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1460 0.000128 512 110 1216 148480 5.45075 3.51213 65.6941 104.644 179.442 179.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 770 0.000128 2048 100 1856 131584 18.1414 14.3584 241.438 417.943 691.984 692.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1250 0.000512 1024 250 1152 32768 1.44448 1.66912 17.0569 54.4491 74.6927 74.7704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 800 6.4e-05 512 170 256 221184 18.2877 6.70858 57.8793 209.009 292.105 292.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1670 0.001024 1024 480 512 16128 0.696224 11.7131 26.4253 38.8771 38.9366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 890 0.001024 1024 280 576 12288 0.714752 0.689888 11.3581 26.0566 38.8888 38.9657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1470 6.4e-05 4096 250 10432 280576 81.5352 62.5497 5728.94 1848.2 7721.45 7721.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1360 0.000128 2048 190 3200 140800 17.7787 14.4015 440.49 418.134 890.905 890.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1940 0.001024 1024 260 256 18048 0.74672 2.10432 51.285 54.1778 54.2365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 600 0.000512 2048 200 1792 18432 5.08621 3.48634 44.1792 104.862 157.714 157.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1460 0.000128 512 110 1216 148800 5.28934 3.52496 151.824 104.909 265.689 265.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 770 0.000128 2048 100 1856 132480 18.2061 14.3732 719.688 419.008 1171.38 1171.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1250 0.000512 1024 250 1152 32880 1.44282 1.66656 49.748 59.7314 112.663 112.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 800 6.4e-05 512 170 256 222720 18.2454 6.7287 49.4359 209.785 284.409 284.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1670 0.001024 1024 480 512 16240 0.69456 9.8337 26.7904 37.3609 37.4188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 890 0.001024 1024 280 576 12560 0.72192 0.693664 10.0626 26.2605 37.81 37.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1470 6.4e-05 4096 250 10432 280480 81.868 62.6688 16737.9 1846.63 18729.3 18729.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1360 0.000128 2048 190 3200 141600 17.8861 14.4271 1300.35 419.014 1751.8 1751.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1940 0.001024 1024 260 256 18120 0.74304 5.67677 51.2622 57.7265 57.7782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 600 0.000512 2048 200 1792 18560 5.08477 3.46627 95.1822 104.521 208.354 208.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1460 0.000128 512 110 1216 148480 5.27757 3.51773 101.719 104.932 215.583 215.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 770 0.000128 2048 100 1856 132480 18.15 14.3858 440.103 419.102 891.844 891.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1250 0.000512 1024 250 1152 32800 1.43888 1.66298 30.711 59.6724 93.5533 93.6312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 800 6.4e-05 512 170 256 220160 18.4461 6.72707 31.6123 209.62 266.618 266.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1670 0.001024 1024 480 512 16160 0.692224 6.04416 27.7897 34.5676 34.6296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 890 0.001024 1024 280 576 12480 0.718176 0.691104 6.30483 26.199 33.988 34.0644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1470 6.4e-05 4096 250 10432 280320 81.8091 62.6662 10168.9 1847.96 12161.6 12161.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1360 0.000128 2048 190 3200 141440 17.8291 14.3522 790.973 419.102 1242.36 1242.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1940 0.001024 1024 260 256 18080 0.743936 3.69136 51.2635 55.7424 55.7913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 600 0.000512 2048 200 1792 18240 5.0527 3.44438 56.889 104.193 169.682 169.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1460 0.000128 512 110 1216 147840 5.2849 3.51814 86.7443 104.537 200.221 200.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 770 0.000128 2048 100 1856 132000 18.187 14.355 361.95 418.8 813.391 813.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1250 0.000512 1024 250 1152 32640 1.44624 1.66234 24.7943 59.6498 87.6243 87.7036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 800 6.4e-05 512 170 256 215040 18.2828 6.63427 78.9529 206.231 310.322 310.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1670 0.001024 1024 480 512 16080 0.6912 4.9808 27.6152 33.3295 33.3893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 890 0.001024 1024 280 576 12240 0.717024 0.688128 5.29152 26.0421 32.8119 32.8895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1470 6.4e-05 4096 250 10432 279840 81.9459 62.6482 8420.73 1847.43 10413 10413.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1360 0.000128 2048 190 3200 141120 17.8782 14.377 653.323 418.805 1104.49 1104.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1940 0.001024 1024 260 256 18000 0.758176 2.83546 51.2143 54.8529 54.8989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 600 0.000512 2048 200 1792 18240 5.10157 3.47312 47.6594 104.74 161.074 161.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1460 0.000128 512 110 1216 147200 5.24534 3.50592 79.087 104.149 192.128 192.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 770 0.000128 2048 100 1856 131840 18.1038 14.3299 310.026 417.682 760.245 760.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1250 0.000512 1024 250 1152 32640 1.43565 1.65888 21.4341 59.5393 84.139 84.2172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 800 6.4e-05 512 170 256 215040 18.2253 6.61942 76.2308 206.281 307.572 307.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1670 0.001024 1024 480 512 16000 0.692928 4.29094 27.5845 32.6119 32.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 890 0.001024 1024 280 576 12160 0.719296 0.690176 4.65286 26.0974 32.2302 32.2929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1470 6.4e-05 4096 250 10432 280320 81.4295 62.5085 7239.17 1849.97 9233.3 9233.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1360 0.000128 2048 190 3200 140800 17.7464 14.3319 560.381 417.678 1010.24 1010.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1940 0.001024 1024 260 256 17920 0.757824 2.59891 51.1553 54.5565 54.6058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 600 0.000512 2048 200 1792 17920 5.01766 3.40864 41.0597 103.571 153.16 153.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1460 0.000128 512 110 1216 147200 5.47469 3.52051 71.6252 104.375 185.135 185.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 770 0.000128 2048 100 1856 132000 18.2273 14.3669 282.851 419.013 734.56 734.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1250 0.000512 1024 250 1152 32400 1.44634 1.66298 19.4417 58.7629 81.3838 81.4631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 800 6.4e-05 512 170 256 217600 18.0653 6.63155 82.9289 206.277 314.119 314.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1670 0.001024 1024 480 512 16000 0.694272 4.05709 27.5505 32.3444 32.4035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 890 0.001024 1024 280 576 12000 0.718528 0.692288 16.698 26.1489 44.329 44.4068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1470 6.4e-05 4096 250 10432 280000 81.9212 62.6625 6613.25 1847.37 8605.43 8605.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1360 0.000128 2048 190 3200 140800 17.9058 14.4714 513.739 419.017 965.235 965.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1940 0.001024 1024 260 256 17800 0.738112 2.48992 49.9923 53.2648 53.3279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 600 0.000512 2048 200 1792 17600 5.05075 3.42016 36.4213 103.661 148.655 148.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1460 0.000128 512 110 1216 148608 5.26403 3.51478 141.384 104.835 255.134 255.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 770 0.000128 2048 100 1856 132480 18.1237 14.463 662.955 419.22 1114.86 1114.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1250 0.000512 1024 250 1152 32928 1.43949 1.67146 46.1518 59.7268 109.061 109.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 800 6.4e-05 512 170 256 221184 18.1009 6.68294 45.2242 208.417 278.636 278.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1670 0.001024 1024 480 512 16224 0.692224 9.10336 27.7415 37.5786 37.6359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 890 0.001024 1024 280 576 12576 0.717152 0.692064 9.32797 26.224 37.0317 37.1057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1470 6.4e-05 4096 250 10432 280512 81.6193 62.5737 15412.3 1853.63 17410.4 17410.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1360 0.000128 2048 190 3200 141504 17.8051 14.3421 1199.5 419.222 1650.97 1651.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1940 0.001024 1024 260 256 18096 0.744288 5.42925 51.2633 57.4801 57.5283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 600 0.000512 2048 200 1792 18624 5.07904 3.47494 87.6925 104.892 201.238 201.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1460 0.000128 512 110 1216 148224 5.26934 3.51232 97.8759 104.755 211.549 211.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 770 0.000128 2048 100 1856 132096 18.1217 14.3471 412.832 418.384 863.787 863.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1250 0.000512 1024 250 1152 32640 1.43542 1.66298 28.506 59.4818 91.1572 91.2362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 800 6.4e-05 512 170 256 215040 18.1974 6.62045 29.5713 206.163 260.763 260.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1670 0.001024 1024 480 512 16128 0.689664 5.70163 26.4412 32.8743 32.9318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 890 0.001024 1024 280 576 12480 0.721248 0.692704 5.99917 26.262 33.748 33.8218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1470 6.4e-05 4096 250 10432 280320 81.4898 62.559 9647.24 1848.04 11639.6 11639.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1360 0.000128 2048 190 3200 141312 17.7791 14.4077 750.486 418.396 1201.17 1201.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1940 0.001024 1024 260 256 18048 0.743232 3.61677 51.241 55.646 55.6941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 600 0.000512 2048 200 1792 18432 5.04694 3.45498 55.4878 108.46 172.546 172.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1460 0.000128 512 110 1216 147456 5.27411 3.51046 77.0757 104.551 190.55 190.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 770 0.000128 2048 100 1856 132480 18.1551 14.3766 340.507 419.125 792.266 792.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1250 0.000512 1024 250 1152 32832 1.44275 1.66502 23.7417 59.7564 86.677 86.7552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 800 6.4e-05 512 170 256 211968 18.1327 6.5767 23.6465 204.181 252.748 252.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1670 0.001024 1024 480 512 16128 0.692224 4.88243 26.3186 31.9357 31.9939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 890 0.001024 1024 280 576 12384 0.719168 0.689792 4.88691 26.2024 32.5707 32.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1470 6.4e-05 4096 250 10432 279936 81.902 62.662 7939.31 1849.23 9933.33 9933.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1360 0.000128 2048 190 3200 141120 17.8503 14.3805 616.736 419.124 1068.19 1068.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1940 0.001024 1024 260 256 18000 0.743552 2.90278 51.2417 54.9331 54.9827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 600 0.000512 2048 200 1792 17856 5.05408 3.44013 44.6424 104.029 157.266 157.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1460 0.000128 512 110 1216 147456 5.25142 3.50627 75.7823 104.429 189.105 189.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 770 0.000128 2048 100 1856 132096 18.1471 14.3301 303.136 419.151 754.865 754.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1250 0.000512 1024 250 1152 32640 1.44179 1.66445 20.7083 58.7098 82.594 82.6728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 800 6.4e-05 512 170 256 208896 18.6941 6.61638 20.2554 206.47 252.246 252.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1670 0.001024 1024 480 512 15936 0.689984 4.14611 26.3444 31.2215 31.2806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 890 0.001024 1024 280 576 12288 0.717952 0.690432 4.56429 26.1693 32.2134 32.2903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1470 6.4e-05 4096 250 10432 279552 81.8043 62.5824 7016.94 1849.49 9011.04 9011.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1360 0.000128 2048 190 3200 141312 17.8035 14.3954 545.673 419.145 997.118 997.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1940 0.001024 1024 260 256 17856 0.740704 2.53734 50.0857 53.405 53.4557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 600 0.000512 2048 200 1792 17664 5.04154 3.41744 38.7932 103.743 151.091 151.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1460 0.000128 512 110 1216 147840 5.44931 3.51062 69.4251 104.697 183.219 183.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 770 0.000128 2048 100 1856 131520 18.1434 14.3729 264.133 418.143 714.898 715.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1250 0.000512 1024 250 1152 32160 1.43072 1.64323 18.1717 58.2165 79.5317 79.6094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 800 6.4e-05 512 170 256 215040 18.2449 6.62509 19.1173 206.459 250.66 250.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1670 0.001024 1024 480 512 15840 0.688128 3.59178 26.2735 30.5933 30.6539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 890 0.001024 1024 280 576 12000 0.719776 0.690336 4.03971 26.2205 31.7428 31.8201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1470 6.4e-05 4096 250 10432 279360 81.9619 62.6561 6183.62 1852.8 8181.27 8181.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1360 0.000128 2048 190 3200 140160 17.8307 14.352 478.481 418.146 928.914 929.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1940 0.001024 1024 260 256 17760 0.739776 2.36304 50.0188 53.1657 53.2152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 600 0.000512 2048 200 1792 17280 5.06096 3.41811 33.4246 103.851 145.851 145.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1460 0.000128 512 110 1216 148736 5.28189 3.51942 136.786 104.838 250.567 250.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 770 0.000128 2048 100 1856 132384 18.2015 14.3813 623.687 419.319 1075.69 1075.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1250 0.000512 1024 250 1152 32928 1.44794 1.67104 43.1732 59.8103 106.172 106.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 800 6.4e-05 512 170 256 222208 18.2339 6.73158 44.3352 209.453 278.962 279.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1670 0.001024 1024 480 512 16184 0.692768 8.46848 27.7729 36.9766 37.0359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 890 0.001024 1024 280 576 12544 0.720896 0.690176 8.71171 26.2152 36.4097 36.4874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1470 6.4e-05 4096 250 10432 280448 81.846 62.6345 14487.9 1847.81 16480.4 16480.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1360 0.000128 2048 190 3200 141568 17.8659 14.3796 1124.54 419.447 1576.34 1576.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1940 0.001024 1024 260 256 18088 0.741568 4.92134 51.2656 56.972 57.0208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 600 0.000512 2048 200 1792 18592 5.0983 3.47808 82.3027 104.909 195.89 195.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1460 0.000128 512 110 1216 148736 5.26096 3.51072 95.7416 104.876 209.528 209.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 770 0.000128 2048 100 1856 132160 18.1457 14.3459 394.129 418.878 845.603 845.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1250 0.000512 1024 250 1152 32704 1.43424 1.65862 27.3789 58.4625 89.0077 89.0859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 800 6.4e-05 512 170 256 215040 18.3544 6.64781 28.1992 207.082 260.5 260.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1670 0.001024 1024 480 512 16128 0.693984 5.41306 26.5375 32.6877 32.7451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 890 0.001024 1024 280 576 12320 0.717088 0.688512 5.73142 26.1379 33.3467 33.4244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1470 6.4e-05 4096 250 10432 280448 81.6307 62.6121 9232.56 1848.38 11225.4 11225.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1360 0.000128 2048 190 3200 141120 17.8161 14.3739 713.637 418.882 1164.81 1164.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1940 0.001024 1024 260 256 18032 0.744576 3.29091 51.2719 55.3508 55.4004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 600 0.000512 2048 200 1792 17920 5.0423 3.41728 50.5508 103.858 162.971 163.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1460 0.000128 512 110 1216 147840 5.30368 3.52256 82.4349 104.911 196.308 196.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 770 0.000128 2048 100 1856 131712 18.2112 14.3756 332.204 419.015 783.91 784.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1250 0.000512 1024 250 1152 32592 1.4377 1.64922 23.1773 59.5078 85.8462 85.9218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 800 6.4e-05 512 170 256 215040 18.8271 6.73226 23.7982 209.517 259.083 259.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1670 0.001024 1024 480 512 15960 0.68992 4.81466 26.1284 31.6757 31.7339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 890 0.001024 1024 280 576 12096 0.71824 0.68608 4.82851 26.0729 32.375 32.4519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1470 6.4e-05 4096 250 10432 279552 82.0682 62.6884 7784.45 1848.94 9778.37 9778.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1360 0.000128 2048 190 3200 141120 17.8456 14.3831 605.92 419.019 1057.27 1057.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1940 0.001024 1024 260 256 17976 0.745472 2.90202 51.2654 54.9549 55.0036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 600 0.000512 2048 200 1792 17472 5.05242 3.40787 42.5397 103.408 154.508 154.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1460 0.000128 512 110 1216 148736 5.30704 3.50883 75.6306 104.955 189.538 189.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 770 0.000128 2048 100 1856 131712 18.1457 14.3258 292.437 419.18 744.191 744.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1250 0.000512 1024 250 1152 32256 1.43053 1.65091 20.558 58.3937 82.1041 82.1781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 800 6.4e-05 512 170 256 200704 18.6045 6.56998 19.9743 202.347 247.708 247.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1670 0.001024 1024 480 512 15904 0.690624 4.2287 27.0493 32.009 32.0696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 890 0.001024 1024 280 576 12096 0.720064 0.6936 4.66688 26.2922 32.4444 32.5234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1470 6.4e-05 4096 250 10432 279552 81.4924 62.4686 6825.3 1849.56 8819.06 8819.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1360 0.000128 2048 190 3200 140672 17.8097 14.379 528.65 419.188 980.137 980.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1940 0.001024 1024 260 256 17920 0.744064 2.44058 51.2655 54.4949 54.5442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 600 0.000512 2048 200 1792 17920 5.05875 3.44064 37.2896 104.161 150.051 150.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1460 0.000128 512 110 1216 145600 5.46166 3.51021 67.2932 104.021 180.423 180.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 770 0.000128 2048 100 1856 131040 18.2553 14.3921 257.031 418.427 708.217 708.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1250 0.000512 1024 250 1152 32480 1.44714 1.66218 18.1774 58.5923 79.9521 80.0338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 800 6.4e-05 512 170 256 215040 17.9728 6.58432 19.3623 204.641 248.77 248.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1670 0.001024 1024 480 512 15960 0.69296 3.62784 26.2638 30.6284 30.6885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 890 0.001024 1024 280 576 11760 0.720544 0.688608 3.64246 26.0476 31.171 31.2483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1470 6.4e-05 4096 250 10432 278880 81.9725 62.5569 6038.6 1847.93 8031.29 8031.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1360 0.000128 2048 190 3200 141120 17.8801 14.3648 472.829 418.423 923.604 923.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1940 0.001024 1024 260 256 17640 0.736896 2.14976 49.8944 52.8281 52.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 600 0.000512 2048 200 1792 16800 5.06688 3.3823 31.6776 103.035 143.26 143.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1460 0.000128 512 110 1216 148992 5.2632 3.51594 134.194 105.012 248.125 248.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 770 0.000128 2048 100 1856 132352 18.1412 14.3742 613.589 419.427 1065.63 1065.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1250 0.000512 1024 250 1152 32768 1.44035 1.66541 42.4612 59.7381 105.378 105.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 800 6.4e-05 512 170 256 221184 18.1979 6.7072 44.1107 209.12 278.346 278.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1670 0.001024 1024 480 512 16192 0.69392 8.46848 26.7428 35.9485 36.0079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 890 0.001024 1024 280 576 12544 0.718848 0.695872 8.74464 26.3315 36.5618 36.6383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1470 6.4e-05 4096 250 10432 280576 81.4958 62.5312 13894.2 1847.93 15886.4 15886.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1360 0.000128 2048 190 3200 141568 17.8196 14.3483 1109.15 419.555 1560.98 1561.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1940 0.001024 1024 260 256 18112 0.747552 5.00941 51.3059 57.1082 57.1556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 600 0.000512 2048 200 1792 18688 5.068 3.46675 82.9708 104.761 196.367 196.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1460 0.000128 512 110 1216 148480 5.26176 3.50867 94.9376 104.647 208.494 208.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 770 0.000128 2048 100 1856 131584 18.1419 14.348 409.662 417.938 860.203 860.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1250 0.000512 1024 250 1152 32768 1.4479 1.67587 28.2766 59.678 91.1523 91.2321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 800 6.4e-05 512 170 256 221184 18.2286 6.70618 29.9189 209.007 264.085 264.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1670 0.001024 1024 480 512 16128 0.69488 5.70803 26.7299 33.1765 33.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 890 0.001024 1024 280 576 12288 0.715008 0.689376 6.03766 26.0568 33.5688 33.6445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1470 6.4e-05 4096 250 10432 280576 81.5631 62.5526 9105.87 1847.24 11097.5 11097.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1360 0.000128 2048 190 3200 140800 17.781 14.3445 728.61 417.942 1178.79 1178.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1940 0.001024 1024 260 256 18048 0.746528 3.48112 51.291 55.5628 55.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 600 0.000512 2048 200 1792 18432 5.08794 3.48141 54.8353 104.861 168.363 168.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1460 0.000128 512 110 1216 147456 5.26582 3.51027 81.2968 104.411 194.624 194.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 770 0.000128 2048 100 1856 132096 18.1472 14.4015 340.239 419.093 791.986 792.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1250 0.000512 1024 250 1152 32640 1.44099 1.6688 23.1482 59.6973 86.026 86.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 800 6.4e-05 512 170 256 208896 18.7016 6.61952 23.1868 206.449 255.168 255.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1670 0.001024 1024 480 512 15936 0.689952 4.71622 27.393 32.8412 32.8852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 890 0.001024 1024 280 576 12288 0.717088 0.691712 5.16909 26.1588 32.8063 32.8823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1470 6.4e-05 4096 250 10432 279552 81.7796 62.5705 7493.1 1849.24 9486.91 9487.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1360 0.000128 2048 190 3200 141312 17.8082 14.3462 606.888 420.891 1060.04 1060.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1940 0.001024 1024 260 256 17856 0.741376 2.92314 50.0796 53.7872 53.8373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 600 0.000512 2048 200 1792 17664 5.04064 3.41811 43.8743 103.727 156.159 156.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1460 0.000128 512 110 1216 147456 5.28883 3.51642 75.0201 104.699 188.668 188.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 770 0.000128 2048 100 1856 131072 18.1797 14.3565 311.371 418.156 762.167 762.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1250 0.000512 1024 250 1152 32256 1.43018 1.64454 21.4429 59.23 83.8196 83.8996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 800 6.4e-05 512 170 256 212992 18.8628 6.70845 22.7636 209.035 257.583 257.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1670 0.001024 1024 480 512 15872 0.6904 4.57728 27.5988 32.9099 32.9681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 890 0.001024 1024 280 576 11776 0.713376 0.684544 5.03178 25.8781 32.3788 32.4535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1470 6.4e-05 4096 250 10432 279552 81.2371 62.3784 6754.27 1842.57 8740.67 8740.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1360 0.000128 2048 190 3200 140288 17.8452 14.3525 549.348 418.167 999.817 999.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1940 0.001024 1024 260 256 17920 0.744256 2.87619 51.2868 54.9515 55.0007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 600 0.000512 2048 200 1792 17408 5.01056 3.36486 39.0923 102.424 149.994 150.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1460 0.000128 512 110 1216 145920 5.39434 3.49149 69.532 103.481 182.041 182.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 770 0.000128 2048 100 1856 130560 18.1127 14.3152 283.885 416.73 733.148 733.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1250 0.000512 1024 250 1152 32000 1.4295 1.65334 19.4683 58.2316 80.8545 80.9329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 800 6.4e-05 512 170 256 204800 19.0314 6.62323 20.2353 206.557 252.654 252.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1670 0.001024 1024 480 512 15680 0.685312 3.99978 26.1712 30.8989 30.9559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 890 0.001024 1024 280 576 12160 0.722944 0.695296 4.58131 26.3372 32.4082 32.4842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1470 6.4e-05 4096 250 10432 279040 81.3693 62.4249 6155.48 1845.46 8144.96 8145.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1360 0.000128 2048 190 3200 139520 17.7687 14.3124 504.631 416.729 953.548 953.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1940 0.001024 1024 260 256 17600 0.736992 2.62963 49.9121 53.3234 53.3729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 600 0.000512 2048 200 1792 17920 5.05018 3.43654 39.1654 104.086 151.836 151.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1460 0.000128 512 110 1216 144384 5.41968 3.49293 66.3385 103.523 178.909 179.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 770 0.000128 2048 100 1856 130560 18.1366 14.3292 268.774 417.582 718.92 719.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1250 0.000512 1024 250 1152 32256 1.43808 1.65274 19.0992 59.4023 81.6626 81.7398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 800 6.4e-05 512 170 256 196608 18.2803 6.53722 18.4134 198.35 241.793 241.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1670 0.001024 1024 480 512 15744 0.690272 3.79085 26.7049 31.2319 31.2882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 890 0.001024 1024 280 576 11520 0.70464 0.671936 3.80022 25.3894 30.6381 30.7139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1470 6.4e-05 4096 250 10432 279552 81.7532 62.4621 5708.43 1851.54 7704.4 7704.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1360 0.000128 2048 190 3200 139776 17.8136 14.334 474.613 417.593 924.454 924.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1940 0.001024 1024 260 256 17664 0.739648 2.32589 50.0856 53.193 53.2434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 600 0.000512 2048 200 1792 16896 5.09773 3.44269 34.9929 104.256 147.887 147.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1460 0.000128 512 110 1280 148224 5.28758 3.51376 123.176 104.983 237.103 237.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 770 0.000128 2048 100 1920 130432 18.3028 14.3842 627.198 419.475 1079.46 1079.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1250 0.000512 1024 250 1152 32992 1.44384 1.66938 36.2431 60.6941 100.121 100.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 800 6.4e-05 512 170 256 182272 21.4428 6.72531 50.6604 209.771 288.821 288.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1670 0.001024 1024 480 512 16256 0.694272 11.3874 27.7237 39.8506 39.9103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 890 0.001024 1024 280 640 11296 0.721216 0.696224 11.9533 26.3138 39.756 39.8316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1470 6.4e-05 4096 250 10496 280448 81.6655 62.4925 12525.7 1861.07 14531.1 14531.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1360 0.000128 2048 190 3200 141504 17.839 14.3615 968.364 419.487 1420.16 1420.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1940 0.001024 1024 260 256 18160 0.745536 6.47869 51.3104 58.5782 58.6445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 600 0.000512 2048 200 1792 17408 5.1623 3.4839 108.87 104.977 222.598 222.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1460 0.000128 512 110 1280 148224 5.26886 3.51072 132.057 104.906 245.881 245.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 770 0.000128 2048 100 1920 130304 18.2375 14.3397 613.597 419 1065.28 1065.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1250 0.000512 1024 250 1152 32896 1.43962 1.6665 41.6181 59.7456 104.539 104.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 800 6.4e-05 512 170 256 180224 21.4205 6.71123 50.8744 208.927 288.153 288.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1670 0.001024 1024 480 512 16224 0.69632 8.23632 28.3731 37.3477 37.4088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 890 0.001024 1024 280 640 11264 0.719584 0.69616 8.81309 26.2699 36.5729 36.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1470 6.4e-05 4096 250 10496 280448 81.4653 62.4367 13948.6 1848.08 15940.8 15941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1360 0.000128 2048 190 3200 141440 17.7922 14.338 1090.4 419.122 1541.76 1541.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1940 0.001024 1024 260 256 18144 0.76512 4.84566 51.2882 56.9418 56.9928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 600 0.000512 2048 200 1792 17280 5.11488 3.4704 74.4128 104.587 187.684 187.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1460 0.000128 512 110 1280 147968 5.29744 3.51664 89.6244 105.028 203.607 203.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 770 0.000128 2048 100 1920 130304 18.2797 14.6043 397.519 419.474 849.983 850.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1250 0.000512 1024 250 1152 32768 1.44246 1.67139 26.8413 58.6988 88.7289 88.8095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 800 6.4e-05 512 170 256 180224 21.4565 6.70736 49.9241 209.135 287.441 287.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1670 0.001024 1024 480 512 16192 0.693248 5.3273 26.3101 32.3731 32.4338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 890 0.001024 1024 280 640 11264 0.724032 0.697632 5.72298 26.3379 33.5495 33.6315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1470 6.4e-05 4096 250 10496 280320 81.54 62.425 9038.46 1849.43 11032.1 11032.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1360 0.000128 2048 190 3200 141312 17.8517 14.3746 703.892 419.482 1155.71 1155.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1940 0.001024 1024 260 256 18112 0.765952 3.24694 51.3087 55.3641 55.4154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 600 0.000512 2048 200 1792 17152 5.12458 3.47216 47.7329 104.772 161.203 161.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1460 0.000128 512 110 1280 147456 5.28794 3.51133 82.7924 104.773 196.503 196.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 770 0.000128 2048 100 1920 129792 18.2456 14.3936 321.068 418.477 772.288 772.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1250 0.000512 1024 250 1152 32640 1.4375 1.65946 21.5305 59.5499 84.2502 84.3273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 800 6.4e-05 512 170 256 172032 21.5373 6.61546 47.3863 206.208 281.963 282.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1670 0.001024 1024 480 512 16128 0.69296 4.34064 28.0497 33.1273 33.1848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 890 0.001024 1024 280 640 11136 0.722176 0.69632 4.8256 26.2677 32.5828 32.6574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1470 6.4e-05 4096 250 10496 279936 81.5424 62.4491 7369.87 1848.67 9362.76 9362.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1360 0.000128 2048 190 3200 140928 17.7892 14.3397 571.448 418.481 1022.16 1022.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1940 0.001024 1024 260 256 18048 0.759808 2.66499 51.244 54.7119 54.7611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 600 0.000512 2048 200 1792 16896 5.10259 3.45802 39.6246 104.415 152.7 152.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1460 0.000128 512 110 1280 147456 5.28448 3.51155 74.0031 104.703 187.642 187.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 770 0.000128 2048 100 1920 129536 18.2364 14.3852 286.329 418.185 737.239 737.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1250 0.000512 1024 250 1152 32768 1.44384 1.66854 19.3728 59.8295 82.3858 82.4605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 800 6.4e-05 512 170 256 180224 21.4172 6.70726 49.0979 209.136 286.572 286.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1670 0.001024 1024 480 512 16128 0.695072 4.1504 26.304 31.1905 31.2515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 890 0.001024 1024 280 640 11008 0.714752 0.689952 12.1268 26.0742 39.6777 39.7532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1470 6.4e-05 4096 250 10496 280064 81.7372 62.4592 6588.42 1851.08 8583.91 8584.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1360 0.000128 2048 190 3200 140800 17.7911 14.3392 511.306 418.197 961.731 961.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1940 0.001024 1024 260 256 18048 0.745184 2.61123 51.3044 54.7039 54.7604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 600 0.000512 2048 200 1792 16896 5.14662 3.48621 34.7258 104.924 148.382 148.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1460 0.000128 512 110 1280 145920 5.44048 3.50822 68.6763 104.132 181.9 182.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 770 0.000128 2048 100 1920 129280 18.2065 14.3859 262.211 417.621 712.528 712.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1250 0.000512 1024 250 1152 32640 1.43648 1.6624 17.6969 59.5315 80.4017 80.4802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 800 6.4e-05 512 170 256 174080 21.4657 6.61504 47.5185 206.249 282.065 282.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1670 0.001024 1024 480 512 16000 0.692224 3.5881 26.9441 31.2689 31.3247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 890 0.001024 1024 280 640 10880 0.716704 0.692192 12.0361 26.1009 39.6202 39.6943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1470 6.4e-05 4096 250 10496 280320 81.5509 62.4132 6037.99 1848.67 8030.85 8031.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1360 0.000128 2048 190 3200 140800 17.7516 14.3474 468.41 417.624 918.233 918.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1940 0.001024 1024 260 256 17920 0.745504 2.39821 50.1139 53.3012 53.3606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 600 0.000512 2048 200 1792 16640 5.06493 3.41517 31.6781 105.337 145.597 145.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1460 0.000128 512 110 1280 145920 5.48586 3.50832 65.6556 104.304 179.096 179.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 770 0.000128 2048 100 1920 129792 18.2644 14.3542 242.959 418.631 694.313 694.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1250 0.000512 1024 250 1152 32640 1.44051 1.66902 16.8955 52.3873 72.4637 72.5443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 800 6.4e-05 512 170 256 172032 21.5886 6.61136 46.8464 206.231 281.495 281.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1670 0.001024 1024 480 512 15936 0.690176 3.30342 27.9426 31.9778 32.0372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 890 0.001024 1024 280 640 10752 0.716384 0.693984 11.8266 26.1306 39.4351 39.5111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1470 6.4e-05 4096 250 10496 279552 81.673 62.3833 5567.49 1848.16 7559.92 7560.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1360 0.000128 2048 190 3200 140544 17.8392 14.3363 433.296 418.64 884.216 884.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1940 0.001024 1024 260 256 17856 0.74512 1.99664 50.0581 52.842 52.9032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 600 0.000512 2048 200 1792 16128 5.10253 3.42547 29.7871 103.621 142.035 142.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1460 0.000128 512 110 1280 146944 5.4833 3.51027 62.0476 104.966 176.147 176.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 770 0.000128 2048 100 1920 129920 18.2345 14.3503 230.461 419.218 682.367 682.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1250 0.000512 1024 250 1152 32256 1.43155 1.65274 16.3779 52.1483 71.6811 71.7581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 800 6.4e-05 512 170 256 157696 21.999 6.56931 43.0845 202.365 274.24 274.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1670 0.001024 1024 480 512 15904 0.690656 12.1005 27.5599 40.3942 40.4538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 890 0.001024 1024 280 640 10752 0.719712 0.695424 11.8655 26.2927 39.6434 39.7213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1470 6.4e-05 4096 250 10496 279552 81.6971 62.4088 5219.02 1862.52 7225.89 7226.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1360 0.000128 2048 190 3200 140672 17.8071 14.3715 406.847 419.215 858.343 858.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1940 0.001024 1024 260 256 17920 0.745248 2.18931 51.267 54.2447 54.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 600 0.000512 2048 200 1792 16128 5.12416 3.44118 37.8796 104.173 150.719 150.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1460 0.000128 512 110 1280 147456 5.56973 3.51642 60.4003 104.813 174.442 174.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 770 0.000128 2048 100 1920 129024 18.281 14.3948 217.685 418.619 669.082 669.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1250 0.000512 1024 250 1152 32256 1.43107 1.64477 14.7333 59.1062 76.9852 77.0618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 800 6.4e-05 512 170 256 180224 21.4367 6.71085 49.31 209.259 286.929 287.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1670 0.001024 1024 480 512 15872 0.688128 12.0842 28.3276 41.1454 41.2045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 890 0.001024 1024 280 640 10752 0.713696 0.685952 11.8229 25.9066 39.2013 39.2765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1470 6.4e-05 4096 250 10496 278528 81.7258 62.3911 4950.98 1850.18 6945.5 6945.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1360 0.000128 2048 190 3200 140288 17.8496 14.3325 387.332 418.709 838.323 838.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1940 0.001024 1024 260 256 17920 0.74752 2.3561 51.311 54.4587 54.5198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 600 0.000512 2048 200 1792 15360 5.0823 3.36378 35.6522 102.537 146.736 146.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1460 0.000128 512 110 1200 146944 5.58586 3.50822 56.2048 104.963 170.411 170.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 770 0.000128 2048 100 1860 131712 18.1468 14.4269 342.666 419.223 794.572 794.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1250 0.000512 1024 250 1140 32256 1.43123 1.64922 14.3561 60.3104 77.8194 77.8977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 800 6.4e-05 512 170 300 200704 18.6812 6.56384 64.0332 202.369 291.864 292.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1670 0.001024 1024 480 480 16128 0.69632 11.32 26.7742 38.8342 38.8895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 890 0.001024 1024 280 540 12544 0.718848 0.696416 11.1956 26.3002 38.9808 39.0568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1470 6.4e-05 4096 250 10440 279552 81.4954 62.4792 4814.5 1850.08 6808.78 6808.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1360 0.000128 2048 190 3240 141568 17.7652 14.4077 377.711 419.289 829.279 829.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1940 0.001024 1024 260 240 17920 0.741888 6.67443 50.1015 57.5612 57.6246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 600 0.000512 2048 200 1740 17024 5.08378 3.44701 39.8633 104.168 152.664 152.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1460 0.000128 512 110 1216 148736 5.52525 3.50752 56.8375 104.866 170.879 170.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 770 0.000128 2048 100 1856 131712 18.1633 14.4241 340.097 418.831 791.621 791.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1250 0.000512 1024 250 1152 32256 1.43331 1.64864 14.3448 60.3619 77.8613 77.9387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 800 6.4e-05 512 170 256 200704 18.684 6.56739 55.6612 202.18 283.306 283.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1670 0.001024 1024 480 512 15904 0.689216 11.5551 28.0209 40.3078 40.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 890 0.001024 1024 280 576 12096 0.719712 0.692896 11.2354 26.2692 38.9914 39.0654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1470 6.4e-05 4096 250 10432 279552 81.4851 62.4608 4726.73 1848.66 6719.55 6719.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1360 0.000128 2048 190 3200 140672 17.7992 14.3656 366.075 418.899 817.246 817.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1940 0.001024 1024 260 256 17920 0.748608 6.63962 51.2409 58.6719 58.7287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 600 0.000512 2048 200 1792 17920 5.05216 3.43933 40.1524 104.071 152.813 152.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1460 0.000128 512 110 1200 145600 5.55347 3.51027 57.384 104.004 170.591 170.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 770 0.000128 2048 100 1850 132160 18.2389 14.3766 332.983 418.379 784.079 784.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1250 0.000512 1024 250 1150 32480 1.43997 1.66502 14.424 61.3561 78.9552 79.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 800 6.4e-05 512 170 250 197120 19.3943 6.58813 54.3201 204.614 285.13 285.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1670 0.001024 1024 480 500 15960 0.692512 11.7278 27.9013 40.3648 40.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 890 0.001024 1024 280 550 11760 0.71888 0.688672 11.2538 26.0395 38.7745 38.8497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1470 6.4e-05 4096 250 10450 278880 81.9459 62.5685 4839.9 1847.49 6832.12 6832.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1360 0.000128 2048 190 3200 141120 17.8752 14.4794 372.845 418.519 823.818 823.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1940 0.001024 1024 260 250 17920 0.744288 6.85872 51.2747 58.9225 58.9837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 600 0.000512 2048 200 1750 16800 5.06502 3.38534 38.3257 103.02 149.896 149.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1460 0.000128 512 110 1200 145600 5.55834 3.51027 55.1782 104.019 168.407 168.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 770 0.000128 2048 100 1824 132160 18.2367 14.3907 332.856 418.436 784.021 784.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1250 0.000512 1024 250 1152 32480 1.44067 1.65677 14.4097 61.2782 78.856 78.9335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 800 6.4e-05 512 170 288 197120 19.3804 6.59302 64.8265 204.648 295.663 295.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1670 0.001024 1024 480 480 15960 0.688352 11.2911 26.736 38.757 38.8166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 890 0.001024 1024 280 576 11760 0.7168 0.691744 11.6766 26.048 39.2031 39.2787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1470 6.4e-05 4096 250 10416 278880 81.9554 62.5688 4797.94 1847.74 6790.42 6790.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1360 0.000128 2048 190 3216 141120 17.8668 14.4203 375.842 418.663 826.893 826.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1940 0.001024 1024 260 240 17920 0.743872 6.6088 51.2091 58.6039 58.6672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 600 0.000512 2048 200 1776 16800 5.08179 3.39117 109.85 103.033 221.455 221.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1460 0.000128 512 110 1184 148480 5.44589 3.51299 61.7649 104.632 175.494 175.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 770 0.000128 2048 100 1824 132096 18.1898 14.3376 354.98 417.878 805.491 805.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1250 0.000512 1024 250 1152 33024 1.44269 1.66893 16.382 62.5253 82.0919 82.1664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 800 6.4e-05 512 170 256 221184 18.2972 6.7072 63.3697 208.972 297.559 297.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1670 0.001024 1024 480 480 16256 0.69264 11.2115 27.5109 39.4586 39.5162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 890 0.001024 1024 280 544 12544 0.714976 0.68608 11.3593 26.0601 38.8935 38.9676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1470 6.4e-05 4096 250 10432 280576 81.5811 62.5725 5573.07 1847.15 7564.59 7564.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1360 0.000128 2048 190 3200 141312 17.7875 14.3569 427.455 417.993 877.693 877.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1940 0.001024 1024 260 224 18176 0.745408 6.18496 51.2652 58.2355 58.2922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 600 0.000512 2048 200 1760 18432 5.11411 3.48218 115.034 104.847 228.586 228.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1460 0.000128 512 110 1184 145920 5.22019 3.49283 82.5001 103.493 194.842 194.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 770 0.000128 2048 100 1824 130560 18.1834 14.3381 483.35 418.483 934.456 934.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1250 0.000512 1024 250 1152 31680 1.43702 1.66102 24.0558 58.4376 85.663 85.7418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 800 6.4e-05 512 170 256 215040 18.2532 6.62733 85.1206 206.468 316.682 316.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1670 0.001024 1024 480 480 15840 0.693088 16.6236 26.0974 43.4589 43.5199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 890 0.001024 1024 280 544 11520 0.697408 0.66816 14.7696 25.2385 41.4439 41.5204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1470 6.4e-05 4096 250 10432 278400 81.6388 62.4806 8327.63 1848.71 10320.7 10320.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1360 0.000128 2048 190 3200 140160 17.8174 14.3565 642.473 418.486 1093.24 1093.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1940 0.001024 1024 260 224 17760 0.74224 9.14022 50.0967 60.0234 60.0854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 600 0.000512 2048 200 1760 17280 5.08563 3.45293 64.5985 104.416 177.656 177.752
