<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/shaw/GW/IDE/bin/fpga_project/led_water/impl/gwsynthesis/led_water.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/shaw/GW/IDE/bin/fpga_project/led_water/src/led_water.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Oct 21 14:40:07 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>76</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>102</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>165.795(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.968</td>
<td>cnt_1s_19_s0/Q</td>
<td>cnt_1s_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.015</td>
<td>5.953</td>
</tr>
<tr>
<td>2</td>
<td>4.011</td>
<td>cnt_1s_19_s0/Q</td>
<td>cnt_1s_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.064</td>
<td>5.861</td>
</tr>
<tr>
<td>3</td>
<td>4.213</td>
<td>cnt_1s_19_s0/Q</td>
<td>cnt_1s_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.058</td>
<td>5.665</td>
</tr>
<tr>
<td>4</td>
<td>4.213</td>
<td>cnt_1s_19_s0/Q</td>
<td>cnt_1s_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.058</td>
<td>5.665</td>
</tr>
<tr>
<td>5</td>
<td>4.412</td>
<td>cnt_1s_19_s0/Q</td>
<td>cnt_1s_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.015</td>
<td>5.509</td>
</tr>
<tr>
<td>6</td>
<td>4.413</td>
<td>cnt_1s_19_s0/Q</td>
<td>cnt_1s_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.524</td>
</tr>
<tr>
<td>7</td>
<td>4.435</td>
<td>cnt_1s_19_s0/Q</td>
<td>cnt_1s_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.006</td>
<td>5.495</td>
</tr>
<tr>
<td>8</td>
<td>4.466</td>
<td>cnt_1s_19_s0/Q</td>
<td>cnt_1s_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>5.461</td>
</tr>
<tr>
<td>9</td>
<td>4.484</td>
<td>cnt_1s_19_s0/Q</td>
<td>cnt_1s_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.058</td>
<td>5.394</td>
</tr>
<tr>
<td>10</td>
<td>4.516</td>
<td>cnt_1s_19_s0/Q</td>
<td>cnt_1s_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.058</td>
<td>5.363</td>
</tr>
<tr>
<td>11</td>
<td>4.564</td>
<td>cnt_1s_19_s0/Q</td>
<td>cnt_1s_22_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.373</td>
</tr>
<tr>
<td>12</td>
<td>4.569</td>
<td>cnt_1s_19_s0/Q</td>
<td>cnt_1s_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.006</td>
<td>5.361</td>
</tr>
<tr>
<td>13</td>
<td>4.584</td>
<td>cnt_1s_19_s0/Q</td>
<td>cnt_1s_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.006</td>
<td>5.346</td>
</tr>
<tr>
<td>14</td>
<td>4.659</td>
<td>cnt_1s_19_s0/Q</td>
<td>cnt_1s_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>5.286</td>
</tr>
<tr>
<td>15</td>
<td>4.668</td>
<td>cnt_1s_0_s0/Q</td>
<td>cnt_1s_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.058</td>
<td>5.326</td>
</tr>
<tr>
<td>16</td>
<td>4.793</td>
<td>cnt_1s_0_s0/Q</td>
<td>cnt_1s_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.058</td>
<td>5.201</td>
</tr>
<tr>
<td>17</td>
<td>4.842</td>
<td>cnt_1s_19_s0/Q</td>
<td>cnt_1s_21_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.094</td>
</tr>
<tr>
<td>18</td>
<td>4.893</td>
<td>cnt_1s_19_s0/Q</td>
<td>cnt_1s_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>5.034</td>
</tr>
<tr>
<td>19</td>
<td>4.932</td>
<td>cnt_1s_19_s0/Q</td>
<td>cnt_1s_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.004</td>
</tr>
<tr>
<td>20</td>
<td>4.982</td>
<td>cnt_1s_8_s0/Q</td>
<td>led_reg_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.086</td>
<td>4.620</td>
</tr>
<tr>
<td>21</td>
<td>4.982</td>
<td>cnt_1s_8_s0/Q</td>
<td>led_reg_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.086</td>
<td>4.620</td>
</tr>
<tr>
<td>22</td>
<td>4.982</td>
<td>cnt_1s_8_s0/Q</td>
<td>led_reg_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.086</td>
<td>4.620</td>
</tr>
<tr>
<td>23</td>
<td>4.982</td>
<td>cnt_1s_8_s0/Q</td>
<td>led_reg_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.086</td>
<td>4.620</td>
</tr>
<tr>
<td>24</td>
<td>4.982</td>
<td>cnt_1s_8_s0/Q</td>
<td>led_reg_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.086</td>
<td>4.620</td>
</tr>
<tr>
<td>25</td>
<td>4.982</td>
<td>cnt_1s_8_s0/Q</td>
<td>led_reg_5_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.086</td>
<td>4.620</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.374</td>
<td>cnt_1s_8_s0/Q</td>
<td>cnt_1s_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>2</td>
<td>0.374</td>
<td>cnt_1s_19_s0/Q</td>
<td>cnt_1s_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>3</td>
<td>0.378</td>
<td>cnt_1s_3_s0/Q</td>
<td>cnt_1s_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>4</td>
<td>0.378</td>
<td>cnt_1s_4_s0/Q</td>
<td>cnt_1s_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>5</td>
<td>0.378</td>
<td>cnt_1s_11_s0/Q</td>
<td>cnt_1s_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>6</td>
<td>0.378</td>
<td>cnt_1s_14_s0/Q</td>
<td>cnt_1s_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>7</td>
<td>0.378</td>
<td>cnt_1s_17_s0/Q</td>
<td>cnt_1s_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>8</td>
<td>0.440</td>
<td>cnt_1s_5_s0/Q</td>
<td>cnt_1s_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>9</td>
<td>0.453</td>
<td>cnt_1s_15_s0/Q</td>
<td>cnt_1s_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>10</td>
<td>0.456</td>
<td>led_reg_5_s0/Q</td>
<td>led_reg_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.458</td>
</tr>
<tr>
<td>11</td>
<td>0.456</td>
<td>led_reg_3_s0/Q</td>
<td>led_reg_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.458</td>
</tr>
<tr>
<td>12</td>
<td>0.456</td>
<td>led_reg_4_s0/Q</td>
<td>led_reg_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.458</td>
</tr>
<tr>
<td>13</td>
<td>0.456</td>
<td>cnt_1s_10_s0/Q</td>
<td>cnt_1s_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.458</td>
</tr>
<tr>
<td>14</td>
<td>0.456</td>
<td>cnt_1s_25_s0/Q</td>
<td>cnt_1s_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.458</td>
</tr>
<tr>
<td>15</td>
<td>0.464</td>
<td>cnt_1s_1_s0/Q</td>
<td>cnt_1s_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>16</td>
<td>0.464</td>
<td>cnt_1s_1_s0/Q</td>
<td>cnt_1s_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>17</td>
<td>0.467</td>
<td>led_reg_0_s0/Q</td>
<td>led_reg_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.469</td>
</tr>
<tr>
<td>18</td>
<td>0.467</td>
<td>led_reg_0_s0/Q</td>
<td>led_reg_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.469</td>
</tr>
<tr>
<td>19</td>
<td>0.467</td>
<td>led_reg_0_s0/Q</td>
<td>led_reg_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.469</td>
</tr>
<tr>
<td>20</td>
<td>0.492</td>
<td>cnt_1s_9_s0/Q</td>
<td>cnt_1s_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.494</td>
</tr>
<tr>
<td>21</td>
<td>0.492</td>
<td>cnt_1s_23_s0/Q</td>
<td>cnt_1s_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.494</td>
</tr>
<tr>
<td>22</td>
<td>0.496</td>
<td>cnt_1s_7_s0/Q</td>
<td>cnt_1s_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.498</td>
</tr>
<tr>
<td>23</td>
<td>0.496</td>
<td>cnt_1s_16_s0/Q</td>
<td>cnt_1s_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.498</td>
</tr>
<tr>
<td>24</td>
<td>0.559</td>
<td>cnt_1s_21_s0/Q</td>
<td>cnt_1s_21_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.560</td>
</tr>
<tr>
<td>25</td>
<td>0.575</td>
<td>cnt_1s_25_s0/Q</td>
<td>cnt_1s_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.609</td>
<td>2.859</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cnt_1s_15_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.609</td>
<td>2.859</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cnt_1s_13_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.609</td>
<td>2.859</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cnt_1s_14_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.609</td>
<td>2.859</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cnt_1s_8_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.613</td>
<td>2.863</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cnt_1s_18_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.613</td>
<td>2.863</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cnt_1s_22_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.613</td>
<td>2.863</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cnt_1s_19_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.613</td>
<td>2.863</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cnt_1s_24_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.613</td>
<td>2.863</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cnt_1s_23_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.613</td>
<td>2.863</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cnt_1s_7_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.920</td>
<td>5.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C132[0][A]</td>
<td>cnt_1s_19_s0/CLK</td>
</tr>
<tr>
<td>6.302</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R86C132[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_19_s0/Q</td>
</tr>
<tr>
<td>7.393</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[1][A]</td>
<td>flag_1s_s85/I0</td>
</tr>
<tr>
<td>7.961</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[1][A]</td>
<td style=" background: #97FFFF;">flag_1s_s85/F</td>
</tr>
<tr>
<td>7.966</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[0][B]</td>
<td>flag_1s_s81/I1</td>
</tr>
<tr>
<td>8.255</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[0][B]</td>
<td style=" background: #97FFFF;">flag_1s_s81/F</td>
</tr>
<tr>
<td>9.280</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[3][A]</td>
<td>n35_s3/I3</td>
</tr>
<tr>
<td>9.853</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R86C138[3][A]</td>
<td style=" background: #97FFFF;">n35_s3/F</td>
</tr>
<tr>
<td>11.293</td>
<td>1.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C123[0][A]</td>
<td>n49_s2/I2</td>
</tr>
<tr>
<td>11.872</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C123[0][A]</td>
<td style=" background: #97FFFF;">n49_s2/F</td>
</tr>
<tr>
<td>11.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C123[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.904</td>
<td>5.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C123[0][A]</td>
<td>cnt_1s_11_s0/CLK</td>
</tr>
<tr>
<td>15.841</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R85C123[0][A]</td>
<td>cnt_1s_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.529%; route: 5.237, 88.471%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.009, 33.746%; route: 3.561, 59.828%; tC2Q: 0.382, 6.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.559%; route: 5.222, 88.441%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.920</td>
<td>5.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C132[0][A]</td>
<td>cnt_1s_19_s0/CLK</td>
</tr>
<tr>
<td>6.302</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R86C132[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_19_s0/Q</td>
</tr>
<tr>
<td>7.393</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[1][A]</td>
<td>flag_1s_s85/I0</td>
</tr>
<tr>
<td>7.961</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[1][A]</td>
<td style=" background: #97FFFF;">flag_1s_s85/F</td>
</tr>
<tr>
<td>7.966</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[0][B]</td>
<td>flag_1s_s81/I1</td>
</tr>
<tr>
<td>8.255</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[0][B]</td>
<td style=" background: #97FFFF;">flag_1s_s81/F</td>
</tr>
<tr>
<td>9.280</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[3][A]</td>
<td>n35_s3/I3</td>
</tr>
<tr>
<td>9.853</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R86C138[3][A]</td>
<td style=" background: #97FFFF;">n35_s3/F</td>
</tr>
<tr>
<td>11.202</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C149[0][A]</td>
<td>n57_s2/I2</td>
</tr>
<tr>
<td>11.781</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C149[0][A]</td>
<td style=" background: #97FFFF;">n57_s2/F</td>
</tr>
<tr>
<td>11.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C149[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.856</td>
<td>5.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C149[0][A]</td>
<td>cnt_1s_3_s0/CLK</td>
</tr>
<tr>
<td>15.792</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R85C149[0][A]</td>
<td>cnt_1s_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.529%; route: 5.237, 88.471%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.009, 34.272%; route: 3.470, 59.202%; tC2Q: 0.382, 6.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.655%; route: 5.173, 88.345%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.798</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.920</td>
<td>5.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C132[0][A]</td>
<td>cnt_1s_19_s0/CLK</td>
</tr>
<tr>
<td>6.302</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R86C132[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_19_s0/Q</td>
</tr>
<tr>
<td>7.393</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[1][A]</td>
<td>flag_1s_s85/I0</td>
</tr>
<tr>
<td>7.961</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[1][A]</td>
<td style=" background: #97FFFF;">flag_1s_s85/F</td>
</tr>
<tr>
<td>7.966</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[0][B]</td>
<td>flag_1s_s81/I1</td>
</tr>
<tr>
<td>8.255</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[0][B]</td>
<td style=" background: #97FFFF;">flag_1s_s81/F</td>
</tr>
<tr>
<td>9.280</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[3][A]</td>
<td>n35_s3/I3</td>
</tr>
<tr>
<td>9.853</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R86C138[3][A]</td>
<td style=" background: #97FFFF;">n35_s3/F</td>
</tr>
<tr>
<td>11.017</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td>n59_s2/I0</td>
</tr>
<tr>
<td>11.585</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td style=" background: #97FFFF;">n59_s2/F</td>
</tr>
<tr>
<td>11.585</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td style=" font-weight:bold;">cnt_1s_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.862</td>
<td>5.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td>cnt_1s_1_s0/CLK</td>
</tr>
<tr>
<td>15.798</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C149[1][B]</td>
<td>cnt_1s_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.529%; route: 5.237, 88.471%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.998, 35.260%; route: 3.285, 57.988%; tC2Q: 0.382, 6.752%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.644%; route: 5.179, 88.356%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.798</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.920</td>
<td>5.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C132[0][A]</td>
<td>cnt_1s_19_s0/CLK</td>
</tr>
<tr>
<td>6.302</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R86C132[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_19_s0/Q</td>
</tr>
<tr>
<td>7.393</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[1][A]</td>
<td>flag_1s_s85/I0</td>
</tr>
<tr>
<td>7.961</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[1][A]</td>
<td style=" background: #97FFFF;">flag_1s_s85/F</td>
</tr>
<tr>
<td>7.966</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[0][B]</td>
<td>flag_1s_s81/I1</td>
</tr>
<tr>
<td>8.255</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[0][B]</td>
<td style=" background: #97FFFF;">flag_1s_s81/F</td>
</tr>
<tr>
<td>9.280</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[3][A]</td>
<td>n35_s3/I3</td>
</tr>
<tr>
<td>9.853</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R86C138[3][A]</td>
<td style=" background: #97FFFF;">n35_s3/F</td>
</tr>
<tr>
<td>11.017</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td>n58_s3/I0</td>
</tr>
<tr>
<td>11.585</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td style=" background: #97FFFF;">n58_s3/F</td>
</tr>
<tr>
<td>11.585</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td style=" font-weight:bold;">cnt_1s_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.862</td>
<td>5.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td>cnt_1s_2_s0/CLK</td>
</tr>
<tr>
<td>15.798</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C149[1][A]</td>
<td>cnt_1s_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.529%; route: 5.237, 88.471%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.998, 35.260%; route: 3.285, 57.988%; tC2Q: 0.382, 6.752%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.644%; route: 5.179, 88.356%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.920</td>
<td>5.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C132[0][A]</td>
<td>cnt_1s_19_s0/CLK</td>
</tr>
<tr>
<td>6.302</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R86C132[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_19_s0/Q</td>
</tr>
<tr>
<td>7.393</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[1][A]</td>
<td>flag_1s_s85/I0</td>
</tr>
<tr>
<td>7.961</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[1][A]</td>
<td style=" background: #97FFFF;">flag_1s_s85/F</td>
</tr>
<tr>
<td>7.966</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[0][B]</td>
<td>flag_1s_s81/I1</td>
</tr>
<tr>
<td>8.255</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[0][B]</td>
<td style=" background: #97FFFF;">flag_1s_s81/F</td>
</tr>
<tr>
<td>9.280</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[3][A]</td>
<td>n35_s3/I3</td>
</tr>
<tr>
<td>9.853</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R86C138[3][A]</td>
<td style=" background: #97FFFF;">n35_s3/F</td>
</tr>
<tr>
<td>10.861</td>
<td>1.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C143[0][A]</td>
<td>n56_s2/I0</td>
</tr>
<tr>
<td>11.428</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C143[0][A]</td>
<td style=" background: #97FFFF;">n56_s2/F</td>
</tr>
<tr>
<td>11.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C143[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.904</td>
<td>5.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C143[0][A]</td>
<td>cnt_1s_4_s0/CLK</td>
</tr>
<tr>
<td>15.841</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R85C143[0][A]</td>
<td>cnt_1s_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.529%; route: 5.237, 88.471%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.998, 36.260%; route: 3.129, 56.796%; tC2Q: 0.382, 6.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.559%; route: 5.222, 88.441%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.920</td>
<td>5.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C132[0][A]</td>
<td>cnt_1s_19_s0/CLK</td>
</tr>
<tr>
<td>6.302</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R86C132[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_19_s0/Q</td>
</tr>
<tr>
<td>7.393</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[1][A]</td>
<td>flag_1s_s85/I0</td>
</tr>
<tr>
<td>7.961</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[1][A]</td>
<td style=" background: #97FFFF;">flag_1s_s85/F</td>
</tr>
<tr>
<td>7.966</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[0][B]</td>
<td>flag_1s_s81/I1</td>
</tr>
<tr>
<td>8.255</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[0][B]</td>
<td style=" background: #97FFFF;">flag_1s_s81/F</td>
</tr>
<tr>
<td>9.280</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[3][A]</td>
<td>n35_s3/I3</td>
</tr>
<tr>
<td>9.853</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R86C138[3][A]</td>
<td style=" background: #97FFFF;">n35_s3/F</td>
</tr>
<tr>
<td>10.936</td>
<td>1.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C122[2][B]</td>
<td>n35_s2/I0</td>
</tr>
<tr>
<td>11.443</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C122[2][B]</td>
<td style=" background: #97FFFF;">n35_s2/F</td>
</tr>
<tr>
<td>11.443</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C122[2][B]</td>
<td style=" font-weight:bold;">cnt_1s_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.920</td>
<td>5.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C122[2][B]</td>
<td>cnt_1s_25_s0/CLK</td>
</tr>
<tr>
<td>15.856</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C122[2][B]</td>
<td>cnt_1s_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.529%; route: 5.237, 88.471%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.938, 35.076%; route: 3.204, 58.000%; tC2Q: 0.382, 6.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.529%; route: 5.237, 88.471%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.920</td>
<td>5.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C132[0][A]</td>
<td>cnt_1s_19_s0/CLK</td>
</tr>
<tr>
<td>6.302</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R86C132[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_19_s0/Q</td>
</tr>
<tr>
<td>7.393</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[1][A]</td>
<td>flag_1s_s85/I0</td>
</tr>
<tr>
<td>7.961</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[1][A]</td>
<td style=" background: #97FFFF;">flag_1s_s85/F</td>
</tr>
<tr>
<td>7.966</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[0][B]</td>
<td>flag_1s_s81/I1</td>
</tr>
<tr>
<td>8.255</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[0][B]</td>
<td style=" background: #97FFFF;">flag_1s_s81/F</td>
</tr>
<tr>
<td>9.280</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[3][A]</td>
<td>n35_s3/I3</td>
</tr>
<tr>
<td>9.853</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R86C138[3][A]</td>
<td style=" background: #97FFFF;">n35_s3/F</td>
</tr>
<tr>
<td>10.836</td>
<td>0.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C134[0][A]</td>
<td>n43_s2/I2</td>
</tr>
<tr>
<td>11.415</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C134[0][A]</td>
<td style=" background: #97FFFF;">n43_s2/F</td>
</tr>
<tr>
<td>11.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C134[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.914</td>
<td>5.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C134[0][A]</td>
<td>cnt_1s_17_s0/CLK</td>
</tr>
<tr>
<td>15.850</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R85C134[0][A]</td>
<td>cnt_1s_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.529%; route: 5.237, 88.471%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.009, 36.556%; route: 3.104, 56.483%; tC2Q: 0.382, 6.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.541%; route: 5.231, 88.459%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.847</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.920</td>
<td>5.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C132[0][A]</td>
<td>cnt_1s_19_s0/CLK</td>
</tr>
<tr>
<td>6.302</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R86C132[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_19_s0/Q</td>
</tr>
<tr>
<td>7.393</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[1][A]</td>
<td>flag_1s_s85/I0</td>
</tr>
<tr>
<td>7.961</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[1][A]</td>
<td style=" background: #97FFFF;">flag_1s_s85/F</td>
</tr>
<tr>
<td>7.966</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[0][B]</td>
<td>flag_1s_s81/I1</td>
</tr>
<tr>
<td>8.255</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[0][B]</td>
<td style=" background: #97FFFF;">flag_1s_s81/F</td>
</tr>
<tr>
<td>9.280</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[3][A]</td>
<td>n35_s3/I3</td>
</tr>
<tr>
<td>9.853</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R86C138[3][A]</td>
<td style=" background: #97FFFF;">n35_s3/F</td>
</tr>
<tr>
<td>10.813</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C127[0][B]</td>
<td>n50_s2/I2</td>
</tr>
<tr>
<td>11.381</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C127[0][B]</td>
<td style=" background: #97FFFF;">n50_s2/F</td>
</tr>
<tr>
<td>11.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C127[0][B]</td>
<td style=" font-weight:bold;">cnt_1s_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.910</td>
<td>5.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C127[0][B]</td>
<td>cnt_1s_10_s0/CLK</td>
</tr>
<tr>
<td>15.847</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C127[0][B]</td>
<td>cnt_1s_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.529%; route: 5.237, 88.471%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.998, 36.576%; route: 3.081, 56.420%; tC2Q: 0.382, 7.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.548%; route: 5.228, 88.452%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.798</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.920</td>
<td>5.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C132[0][A]</td>
<td>cnt_1s_19_s0/CLK</td>
</tr>
<tr>
<td>6.302</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R86C132[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_19_s0/Q</td>
</tr>
<tr>
<td>7.393</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[1][A]</td>
<td>flag_1s_s85/I0</td>
</tr>
<tr>
<td>7.961</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[1][A]</td>
<td style=" background: #97FFFF;">flag_1s_s85/F</td>
</tr>
<tr>
<td>7.966</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[0][B]</td>
<td>flag_1s_s81/I1</td>
</tr>
<tr>
<td>8.255</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[0][B]</td>
<td style=" background: #97FFFF;">flag_1s_s81/F</td>
</tr>
<tr>
<td>9.280</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[3][A]</td>
<td>n35_s3/I3</td>
</tr>
<tr>
<td>9.853</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R86C138[3][A]</td>
<td style=" background: #97FFFF;">n35_s3/F</td>
</tr>
<tr>
<td>10.806</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][B]</td>
<td>n60_s2/I1</td>
</tr>
<tr>
<td>11.313</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][B]</td>
<td style=" background: #97FFFF;">n60_s2/F</td>
</tr>
<tr>
<td>11.313</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][B]</td>
<td style=" font-weight:bold;">cnt_1s_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.862</td>
<td>5.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][B]</td>
<td>cnt_1s_0_s0/CLK</td>
</tr>
<tr>
<td>15.798</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C149[0][B]</td>
<td>cnt_1s_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.529%; route: 5.237, 88.471%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.938, 35.921%; route: 3.074, 56.987%; tC2Q: 0.382, 7.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.644%; route: 5.179, 88.356%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.798</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.920</td>
<td>5.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C132[0][A]</td>
<td>cnt_1s_19_s0/CLK</td>
</tr>
<tr>
<td>6.302</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R86C132[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_19_s0/Q</td>
</tr>
<tr>
<td>7.393</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[1][A]</td>
<td>flag_1s_s85/I0</td>
</tr>
<tr>
<td>7.961</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[1][A]</td>
<td style=" background: #97FFFF;">flag_1s_s85/F</td>
</tr>
<tr>
<td>7.966</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[0][B]</td>
<td>flag_1s_s81/I1</td>
</tr>
<tr>
<td>8.255</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[0][B]</td>
<td style=" background: #97FFFF;">flag_1s_s81/F</td>
</tr>
<tr>
<td>9.280</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[3][A]</td>
<td>n35_s3/I3</td>
</tr>
<tr>
<td>9.853</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R86C138[3][A]</td>
<td style=" background: #97FFFF;">n35_s3/F</td>
</tr>
<tr>
<td>10.993</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td>n55_s2/I2</td>
</tr>
<tr>
<td>11.282</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td style=" background: #97FFFF;">n55_s2/F</td>
</tr>
<tr>
<td>11.282</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td style=" font-weight:bold;">cnt_1s_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.862</td>
<td>5.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td>cnt_1s_5_s0/CLK</td>
</tr>
<tr>
<td>15.798</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C149[2][A]</td>
<td>cnt_1s_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.529%; route: 5.237, 88.471%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.719, 32.051%; route: 3.261, 60.816%; tC2Q: 0.382, 7.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.644%; route: 5.179, 88.356%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.920</td>
<td>5.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C132[0][A]</td>
<td>cnt_1s_19_s0/CLK</td>
</tr>
<tr>
<td>6.302</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R86C132[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_19_s0/Q</td>
</tr>
<tr>
<td>7.393</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[1][A]</td>
<td>flag_1s_s85/I0</td>
</tr>
<tr>
<td>7.961</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[1][A]</td>
<td style=" background: #97FFFF;">flag_1s_s85/F</td>
</tr>
<tr>
<td>7.966</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[0][B]</td>
<td>flag_1s_s81/I1</td>
</tr>
<tr>
<td>8.255</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[0][B]</td>
<td style=" background: #97FFFF;">flag_1s_s81/F</td>
</tr>
<tr>
<td>9.280</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[3][A]</td>
<td>n35_s3/I3</td>
</tr>
<tr>
<td>9.853</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R86C138[3][A]</td>
<td style=" background: #97FFFF;">n35_s3/F</td>
</tr>
<tr>
<td>10.725</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>n38_s2/I0</td>
</tr>
<tr>
<td>11.292</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td style=" background: #97FFFF;">n38_s2/F</td>
</tr>
<tr>
<td>11.292</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td style=" font-weight:bold;">cnt_1s_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.920</td>
<td>5.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>cnt_1s_22_s0/CLK</td>
</tr>
<tr>
<td>15.856</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C122[2][A]</td>
<td>cnt_1s_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.529%; route: 5.237, 88.471%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.998, 37.180%; route: 2.993, 55.700%; tC2Q: 0.382, 7.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.529%; route: 5.237, 88.471%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.920</td>
<td>5.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C132[0][A]</td>
<td>cnt_1s_19_s0/CLK</td>
</tr>
<tr>
<td>6.302</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R86C132[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_19_s0/Q</td>
</tr>
<tr>
<td>7.393</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[1][A]</td>
<td>flag_1s_s85/I0</td>
</tr>
<tr>
<td>7.961</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[1][A]</td>
<td style=" background: #97FFFF;">flag_1s_s85/F</td>
</tr>
<tr>
<td>7.966</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[0][B]</td>
<td>flag_1s_s81/I1</td>
</tr>
<tr>
<td>8.255</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[0][B]</td>
<td style=" background: #97FFFF;">flag_1s_s81/F</td>
</tr>
<tr>
<td>9.280</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[3][A]</td>
<td>n35_s3/I3</td>
</tr>
<tr>
<td>9.853</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R86C138[3][A]</td>
<td style=" background: #97FFFF;">n35_s3/F</td>
</tr>
<tr>
<td>10.773</td>
<td>0.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C128[0][B]</td>
<td>n51_s2/I2</td>
</tr>
<tr>
<td>11.281</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C128[0][B]</td>
<td style=" background: #97FFFF;">n51_s2/F</td>
</tr>
<tr>
<td>11.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C128[0][B]</td>
<td style=" font-weight:bold;">cnt_1s_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.914</td>
<td>5.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C128[0][B]</td>
<td>cnt_1s_9_s0/CLK</td>
</tr>
<tr>
<td>15.850</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R85C128[0][B]</td>
<td>cnt_1s_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.529%; route: 5.237, 88.471%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.938, 36.139%; route: 3.041, 56.727%; tC2Q: 0.382, 7.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.541%; route: 5.231, 88.459%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.920</td>
<td>5.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C132[0][A]</td>
<td>cnt_1s_19_s0/CLK</td>
</tr>
<tr>
<td>6.302</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R86C132[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_19_s0/Q</td>
</tr>
<tr>
<td>7.393</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[1][A]</td>
<td>flag_1s_s85/I0</td>
</tr>
<tr>
<td>7.961</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[1][A]</td>
<td style=" background: #97FFFF;">flag_1s_s85/F</td>
</tr>
<tr>
<td>7.966</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[0][B]</td>
<td>flag_1s_s81/I1</td>
</tr>
<tr>
<td>8.255</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[0][B]</td>
<td style=" background: #97FFFF;">flag_1s_s81/F</td>
</tr>
<tr>
<td>9.280</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[3][A]</td>
<td>n35_s3/I3</td>
</tr>
<tr>
<td>9.853</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R86C138[3][A]</td>
<td style=" background: #97FFFF;">n35_s3/F</td>
</tr>
<tr>
<td>10.758</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C122[0][A]</td>
<td>n48_s2/I0</td>
</tr>
<tr>
<td>11.266</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C122[0][A]</td>
<td style=" background: #97FFFF;">n48_s2/F</td>
</tr>
<tr>
<td>11.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C122[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.914</td>
<td>5.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C122[0][A]</td>
<td>cnt_1s_12_s0/CLK</td>
</tr>
<tr>
<td>15.850</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R85C122[0][A]</td>
<td>cnt_1s_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.529%; route: 5.237, 88.471%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.938, 36.240%; route: 3.026, 56.605%; tC2Q: 0.382, 7.155%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.541%; route: 5.231, 88.459%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.920</td>
<td>5.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C132[0][A]</td>
<td>cnt_1s_19_s0/CLK</td>
</tr>
<tr>
<td>6.302</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R86C132[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_19_s0/Q</td>
</tr>
<tr>
<td>7.393</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[1][A]</td>
<td>flag_1s_s85/I0</td>
</tr>
<tr>
<td>7.961</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[1][A]</td>
<td style=" background: #97FFFF;">flag_1s_s85/F</td>
</tr>
<tr>
<td>7.966</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[0][B]</td>
<td>flag_1s_s81/I1</td>
</tr>
<tr>
<td>8.255</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[0][B]</td>
<td style=" background: #97FFFF;">flag_1s_s81/F</td>
</tr>
<tr>
<td>9.280</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[3][A]</td>
<td>n35_s3/I3</td>
</tr>
<tr>
<td>9.853</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R86C138[3][A]</td>
<td style=" background: #97FFFF;">n35_s3/F</td>
</tr>
<tr>
<td>10.627</td>
<td>0.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C133[0][A]</td>
<td>n52_s3/I0</td>
</tr>
<tr>
<td>11.206</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C133[0][A]</td>
<td style=" background: #97FFFF;">n52_s3/F</td>
</tr>
<tr>
<td>11.206</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C133[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.929</td>
<td>5.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C133[0][A]</td>
<td>cnt_1s_8_s0/CLK</td>
</tr>
<tr>
<td>15.865</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C133[0][A]</td>
<td>cnt_1s_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.529%; route: 5.237, 88.471%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.009, 38.000%; route: 2.895, 54.765%; tC2Q: 0.382, 7.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.511%; route: 5.247, 88.489%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.862</td>
<td>5.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][B]</td>
<td>cnt_1s_0_s0/CLK</td>
</tr>
<tr>
<td>6.244</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R86C149[0][B]</td>
<td style=" font-weight:bold;">cnt_1s_0_s0/Q</td>
</tr>
<tr>
<td>6.422</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C149[1][A]</td>
<td>n54_s3/I1</td>
</tr>
<tr>
<td>6.989</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R85C149[1][A]</td>
<td style=" background: #97FFFF;">n54_s3/F</td>
</tr>
<tr>
<td>8.619</td>
<td>1.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C132[0][B]</td>
<td>n39_s3/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R85C132[0][B]</td>
<td style=" background: #97FFFF;">n39_s3/F</td>
</tr>
<tr>
<td>9.855</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[0][A]</td>
<td>n35_s4/I2</td>
</tr>
<tr>
<td>10.434</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[0][A]</td>
<td style=" background: #97FFFF;">n35_s4/F</td>
</tr>
<tr>
<td>10.609</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C122[0][A]</td>
<td>n36_s2/I2</td>
</tr>
<tr>
<td>11.188</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C122[0][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>11.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C122[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.920</td>
<td>5.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C122[0][A]</td>
<td>cnt_1s_24_s0/CLK</td>
</tr>
<tr>
<td>15.856</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C122[0][A]</td>
<td>cnt_1s_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.644%; route: 5.179, 88.356%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.233, 41.915%; route: 2.711, 50.904%; tC2Q: 0.382, 7.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.529%; route: 5.237, 88.471%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.862</td>
<td>5.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[0][B]</td>
<td>cnt_1s_0_s0/CLK</td>
</tr>
<tr>
<td>6.244</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R86C149[0][B]</td>
<td style=" font-weight:bold;">cnt_1s_0_s0/Q</td>
</tr>
<tr>
<td>6.422</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C149[1][A]</td>
<td>n54_s3/I1</td>
</tr>
<tr>
<td>6.989</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R85C149[1][A]</td>
<td style=" background: #97FFFF;">n54_s3/F</td>
</tr>
<tr>
<td>8.619</td>
<td>1.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C132[0][B]</td>
<td>n39_s3/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R85C132[0][B]</td>
<td style=" background: #97FFFF;">n39_s3/F</td>
</tr>
<tr>
<td>10.025</td>
<td>0.899</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C122[3][B]</td>
<td>n37_s3/I2</td>
</tr>
<tr>
<td>10.482</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C122[3][B]</td>
<td style=" background: #97FFFF;">n37_s3/F</td>
</tr>
<tr>
<td>10.484</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C122[1][B]</td>
<td>n37_s2/I2</td>
</tr>
<tr>
<td>11.063</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C122[1][B]</td>
<td style=" background: #97FFFF;">n37_s2/F</td>
</tr>
<tr>
<td>11.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C122[1][B]</td>
<td style=" font-weight:bold;">cnt_1s_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.920</td>
<td>5.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C122[1][B]</td>
<td>cnt_1s_23_s0/CLK</td>
</tr>
<tr>
<td>15.856</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C122[1][B]</td>
<td>cnt_1s_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.644%; route: 5.179, 88.356%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.110, 40.567%; route: 2.709, 52.079%; tC2Q: 0.382, 7.354%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.529%; route: 5.237, 88.471%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.920</td>
<td>5.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C132[0][A]</td>
<td>cnt_1s_19_s0/CLK</td>
</tr>
<tr>
<td>6.302</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R86C132[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_19_s0/Q</td>
</tr>
<tr>
<td>7.393</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[1][A]</td>
<td>flag_1s_s85/I0</td>
</tr>
<tr>
<td>7.961</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[1][A]</td>
<td style=" background: #97FFFF;">flag_1s_s85/F</td>
</tr>
<tr>
<td>7.966</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[0][B]</td>
<td>flag_1s_s81/I1</td>
</tr>
<tr>
<td>8.255</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[0][B]</td>
<td style=" background: #97FFFF;">flag_1s_s81/F</td>
</tr>
<tr>
<td>9.280</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[3][A]</td>
<td>n35_s3/I3</td>
</tr>
<tr>
<td>9.853</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R86C138[3][A]</td>
<td style=" background: #97FFFF;">n35_s3/F</td>
</tr>
<tr>
<td>10.725</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C122[0][B]</td>
<td>n39_s2/I2</td>
</tr>
<tr>
<td>11.013</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C122[0][B]</td>
<td style=" background: #97FFFF;">n39_s2/F</td>
</tr>
<tr>
<td>11.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C122[0][B]</td>
<td style=" font-weight:bold;">cnt_1s_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.920</td>
<td>5.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C122[0][B]</td>
<td>cnt_1s_21_s0/CLK</td>
</tr>
<tr>
<td>15.856</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C122[0][B]</td>
<td>cnt_1s_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.529%; route: 5.237, 88.471%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.719, 33.742%; route: 2.993, 58.748%; tC2Q: 0.382, 7.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.529%; route: 5.237, 88.471%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.847</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.920</td>
<td>5.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C132[0][A]</td>
<td>cnt_1s_19_s0/CLK</td>
</tr>
<tr>
<td>6.302</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R86C132[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_19_s0/Q</td>
</tr>
<tr>
<td>7.393</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[1][A]</td>
<td>flag_1s_s85/I0</td>
</tr>
<tr>
<td>7.961</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[1][A]</td>
<td style=" background: #97FFFF;">flag_1s_s85/F</td>
</tr>
<tr>
<td>7.966</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[0][B]</td>
<td>flag_1s_s81/I1</td>
</tr>
<tr>
<td>8.255</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[0][B]</td>
<td style=" background: #97FFFF;">flag_1s_s81/F</td>
</tr>
<tr>
<td>9.280</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[3][A]</td>
<td>n35_s3/I3</td>
</tr>
<tr>
<td>9.853</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R86C138[3][A]</td>
<td style=" background: #97FFFF;">n35_s3/F</td>
</tr>
<tr>
<td>10.665</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C127[1][B]</td>
<td>n40_s2/I0</td>
</tr>
<tr>
<td>10.953</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C127[1][B]</td>
<td style=" background: #97FFFF;">n40_s2/F</td>
</tr>
<tr>
<td>10.953</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C127[1][B]</td>
<td style=" font-weight:bold;">cnt_1s_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.910</td>
<td>5.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C127[1][B]</td>
<td>cnt_1s_20_s0/CLK</td>
</tr>
<tr>
<td>15.847</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C127[1][B]</td>
<td>cnt_1s_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.529%; route: 5.237, 88.471%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.719, 34.145%; route: 2.933, 58.257%; tC2Q: 0.382, 7.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.548%; route: 5.228, 88.452%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.932</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.920</td>
<td>5.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C132[0][A]</td>
<td>cnt_1s_19_s0/CLK</td>
</tr>
<tr>
<td>6.302</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R86C132[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_19_s0/Q</td>
</tr>
<tr>
<td>7.393</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[1][A]</td>
<td>flag_1s_s85/I0</td>
</tr>
<tr>
<td>7.961</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[1][A]</td>
<td style=" background: #97FFFF;">flag_1s_s85/F</td>
</tr>
<tr>
<td>7.966</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C123[0][B]</td>
<td>flag_1s_s81/I1</td>
</tr>
<tr>
<td>8.255</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C123[0][B]</td>
<td style=" background: #97FFFF;">flag_1s_s81/F</td>
</tr>
<tr>
<td>9.280</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[3][A]</td>
<td>n35_s3/I3</td>
</tr>
<tr>
<td>9.853</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R86C138[3][A]</td>
<td style=" background: #97FFFF;">n35_s3/F</td>
</tr>
<tr>
<td>10.416</td>
<td>0.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C132[0][A]</td>
<td>n41_s2/I0</td>
</tr>
<tr>
<td>10.923</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C132[0][A]</td>
<td style=" background: #97FFFF;">n41_s2/F</td>
</tr>
<tr>
<td>10.923</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C132[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.920</td>
<td>5.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C132[0][A]</td>
<td>cnt_1s_19_s0/CLK</td>
</tr>
<tr>
<td>15.856</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C132[0][A]</td>
<td>cnt_1s_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.529%; route: 5.237, 88.471%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.938, 38.721%; route: 2.684, 53.635%; tC2Q: 0.382, 7.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.529%; route: 5.237, 88.471%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.532</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.929</td>
<td>5.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C133[0][A]</td>
<td>cnt_1s_8_s0/CLK</td>
</tr>
<tr>
<td>6.312</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R86C133[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_8_s0/Q</td>
</tr>
<tr>
<td>7.019</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C127[0][A]</td>
<td>flag_1s_s82/I0</td>
</tr>
<tr>
<td>7.527</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C127[0][A]</td>
<td style=" background: #97FFFF;">flag_1s_s82/F</td>
</tr>
<tr>
<td>8.630</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[3][B]</td>
<td>flag_1s_s78/I1</td>
</tr>
<tr>
<td>9.087</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C138[3][B]</td>
<td style=" background: #97FFFF;">flag_1s_s78/F</td>
</tr>
<tr>
<td>9.092</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[0][A]</td>
<td>flag_1s_s77/I0</td>
</tr>
<tr>
<td>9.670</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R86C138[0][A]</td>
<td style=" background: #97FFFF;">flag_1s_s77/F</td>
</tr>
<tr>
<td>10.549</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C155[2][B]</td>
<td style=" font-weight:bold;">led_reg_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.843</td>
<td>5.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C155[2][B]</td>
<td>led_reg_0_s0/CLK</td>
</tr>
<tr>
<td>15.532</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C155[2][B]</td>
<td>led_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.086</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.511%; route: 5.247, 88.489%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.543, 33.387%; route: 2.695, 58.333%; tC2Q: 0.382, 8.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.681%; route: 5.160, 88.319%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.532</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.929</td>
<td>5.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C133[0][A]</td>
<td>cnt_1s_8_s0/CLK</td>
</tr>
<tr>
<td>6.312</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R86C133[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_8_s0/Q</td>
</tr>
<tr>
<td>7.019</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C127[0][A]</td>
<td>flag_1s_s82/I0</td>
</tr>
<tr>
<td>7.527</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C127[0][A]</td>
<td style=" background: #97FFFF;">flag_1s_s82/F</td>
</tr>
<tr>
<td>8.630</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[3][B]</td>
<td>flag_1s_s78/I1</td>
</tr>
<tr>
<td>9.087</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C138[3][B]</td>
<td style=" background: #97FFFF;">flag_1s_s78/F</td>
</tr>
<tr>
<td>9.092</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[0][A]</td>
<td>flag_1s_s77/I0</td>
</tr>
<tr>
<td>9.670</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R86C138[0][A]</td>
<td style=" background: #97FFFF;">flag_1s_s77/F</td>
</tr>
<tr>
<td>10.549</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C155[1][A]</td>
<td style=" font-weight:bold;">led_reg_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.843</td>
<td>5.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C155[1][A]</td>
<td>led_reg_1_s0/CLK</td>
</tr>
<tr>
<td>15.532</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C155[1][A]</td>
<td>led_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.086</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.511%; route: 5.247, 88.489%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.543, 33.387%; route: 2.695, 58.333%; tC2Q: 0.382, 8.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.681%; route: 5.160, 88.319%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.532</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.929</td>
<td>5.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C133[0][A]</td>
<td>cnt_1s_8_s0/CLK</td>
</tr>
<tr>
<td>6.312</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R86C133[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_8_s0/Q</td>
</tr>
<tr>
<td>7.019</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C127[0][A]</td>
<td>flag_1s_s82/I0</td>
</tr>
<tr>
<td>7.527</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C127[0][A]</td>
<td style=" background: #97FFFF;">flag_1s_s82/F</td>
</tr>
<tr>
<td>8.630</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[3][B]</td>
<td>flag_1s_s78/I1</td>
</tr>
<tr>
<td>9.087</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C138[3][B]</td>
<td style=" background: #97FFFF;">flag_1s_s78/F</td>
</tr>
<tr>
<td>9.092</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[0][A]</td>
<td>flag_1s_s77/I0</td>
</tr>
<tr>
<td>9.670</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R86C138[0][A]</td>
<td style=" background: #97FFFF;">flag_1s_s77/F</td>
</tr>
<tr>
<td>10.549</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C155[0][A]</td>
<td style=" font-weight:bold;">led_reg_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.843</td>
<td>5.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C155[0][A]</td>
<td>led_reg_2_s0/CLK</td>
</tr>
<tr>
<td>15.532</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C155[0][A]</td>
<td>led_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.086</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.511%; route: 5.247, 88.489%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.543, 33.387%; route: 2.695, 58.333%; tC2Q: 0.382, 8.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.681%; route: 5.160, 88.319%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.532</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.929</td>
<td>5.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C133[0][A]</td>
<td>cnt_1s_8_s0/CLK</td>
</tr>
<tr>
<td>6.312</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R86C133[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_8_s0/Q</td>
</tr>
<tr>
<td>7.019</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C127[0][A]</td>
<td>flag_1s_s82/I0</td>
</tr>
<tr>
<td>7.527</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C127[0][A]</td>
<td style=" background: #97FFFF;">flag_1s_s82/F</td>
</tr>
<tr>
<td>8.630</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[3][B]</td>
<td>flag_1s_s78/I1</td>
</tr>
<tr>
<td>9.087</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C138[3][B]</td>
<td style=" background: #97FFFF;">flag_1s_s78/F</td>
</tr>
<tr>
<td>9.092</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[0][A]</td>
<td>flag_1s_s77/I0</td>
</tr>
<tr>
<td>9.670</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R86C138[0][A]</td>
<td style=" background: #97FFFF;">flag_1s_s77/F</td>
</tr>
<tr>
<td>10.549</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C155[0][B]</td>
<td style=" font-weight:bold;">led_reg_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.843</td>
<td>5.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C155[0][B]</td>
<td>led_reg_3_s0/CLK</td>
</tr>
<tr>
<td>15.532</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C155[0][B]</td>
<td>led_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.086</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.511%; route: 5.247, 88.489%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.543, 33.387%; route: 2.695, 58.333%; tC2Q: 0.382, 8.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.681%; route: 5.160, 88.319%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.532</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.929</td>
<td>5.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C133[0][A]</td>
<td>cnt_1s_8_s0/CLK</td>
</tr>
<tr>
<td>6.312</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R86C133[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_8_s0/Q</td>
</tr>
<tr>
<td>7.019</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C127[0][A]</td>
<td>flag_1s_s82/I0</td>
</tr>
<tr>
<td>7.527</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C127[0][A]</td>
<td style=" background: #97FFFF;">flag_1s_s82/F</td>
</tr>
<tr>
<td>8.630</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[3][B]</td>
<td>flag_1s_s78/I1</td>
</tr>
<tr>
<td>9.087</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C138[3][B]</td>
<td style=" background: #97FFFF;">flag_1s_s78/F</td>
</tr>
<tr>
<td>9.092</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[0][A]</td>
<td>flag_1s_s77/I0</td>
</tr>
<tr>
<td>9.670</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R86C138[0][A]</td>
<td style=" background: #97FFFF;">flag_1s_s77/F</td>
</tr>
<tr>
<td>10.549</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C155[1][B]</td>
<td style=" font-weight:bold;">led_reg_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.843</td>
<td>5.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C155[1][B]</td>
<td>led_reg_4_s0/CLK</td>
</tr>
<tr>
<td>15.532</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C155[1][B]</td>
<td>led_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.086</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.511%; route: 5.247, 88.489%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.543, 33.387%; route: 2.695, 58.333%; tC2Q: 0.382, 8.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.681%; route: 5.160, 88.319%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.532</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.929</td>
<td>5.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C133[0][A]</td>
<td>cnt_1s_8_s0/CLK</td>
</tr>
<tr>
<td>6.312</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R86C133[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_8_s0/Q</td>
</tr>
<tr>
<td>7.019</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C127[0][A]</td>
<td>flag_1s_s82/I0</td>
</tr>
<tr>
<td>7.527</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C127[0][A]</td>
<td style=" background: #97FFFF;">flag_1s_s82/F</td>
</tr>
<tr>
<td>8.630</td>
<td>1.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[3][B]</td>
<td>flag_1s_s78/I1</td>
</tr>
<tr>
<td>9.087</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R86C138[3][B]</td>
<td style=" background: #97FFFF;">flag_1s_s78/F</td>
</tr>
<tr>
<td>9.092</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[0][A]</td>
<td>flag_1s_s77/I0</td>
</tr>
<tr>
<td>9.670</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R86C138[0][A]</td>
<td style=" background: #97FFFF;">flag_1s_s77/F</td>
</tr>
<tr>
<td>10.549</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C155[2][A]</td>
<td style=" font-weight:bold;">led_reg_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>15.843</td>
<td>5.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C155[2][A]</td>
<td>led_reg_5_s0/CLK</td>
</tr>
<tr>
<td>15.532</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R86C155[2][A]</td>
<td>led_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.086</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.511%; route: 5.247, 88.489%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.543, 33.387%; route: 2.695, 58.333%; tC2Q: 0.382, 8.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.681%; route: 5.160, 88.319%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.274</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.273</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C133[0][A]</td>
<td>cnt_1s_8_s0/CLK</td>
</tr>
<tr>
<td>3.449</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R86C133[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_8_s0/Q</td>
</tr>
<tr>
<td>3.457</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C133[0][A]</td>
<td>n52_s3/I1</td>
</tr>
<tr>
<td>3.648</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C133[0][A]</td>
<td style=" background: #97FFFF;">n52_s3/F</td>
</tr>
<tr>
<td>3.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C133[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.273</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C133[0][A]</td>
<td>cnt_1s_8_s0/CLK</td>
</tr>
<tr>
<td>3.274</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C133[0][A]</td>
<td>cnt_1s_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.639%; route: 2.597, 79.361%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.639%; route: 2.597, 79.361%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.268</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C132[0][A]</td>
<td>cnt_1s_19_s0/CLK</td>
</tr>
<tr>
<td>3.444</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R86C132[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_19_s0/Q</td>
</tr>
<tr>
<td>3.452</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C132[0][A]</td>
<td>n41_s2/I1</td>
</tr>
<tr>
<td>3.643</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C132[0][A]</td>
<td style=" background: #97FFFF;">n41_s2/F</td>
</tr>
<tr>
<td>3.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C132[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.268</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C132[0][A]</td>
<td>cnt_1s_19_s0/CLK</td>
</tr>
<tr>
<td>3.269</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C132[0][A]</td>
<td>cnt_1s_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.670%; route: 2.592, 79.330%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.670%; route: 2.592, 79.330%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.257</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.255</td>
<td>2.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C149[0][A]</td>
<td>cnt_1s_3_s0/CLK</td>
</tr>
<tr>
<td>3.432</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R85C149[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_3_s0/Q</td>
</tr>
<tr>
<td>3.443</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C149[0][A]</td>
<td>n57_s2/I3</td>
</tr>
<tr>
<td>3.634</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R85C149[0][A]</td>
<td style=" background: #97FFFF;">n57_s2/F</td>
</tr>
<tr>
<td>3.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C149[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.255</td>
<td>2.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C149[0][A]</td>
<td>cnt_1s_3_s0/CLK</td>
</tr>
<tr>
<td>3.257</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C149[0][A]</td>
<td>cnt_1s_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.750%; route: 2.580, 79.251%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.750%; route: 2.580, 79.251%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.258</td>
<td>2.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C143[0][A]</td>
<td>cnt_1s_4_s0/CLK</td>
</tr>
<tr>
<td>3.434</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R85C143[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_4_s0/Q</td>
</tr>
<tr>
<td>3.445</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C143[0][A]</td>
<td>n56_s2/I1</td>
</tr>
<tr>
<td>3.637</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R85C143[0][A]</td>
<td style=" background: #97FFFF;">n56_s2/F</td>
</tr>
<tr>
<td>3.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C143[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.258</td>
<td>2.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C143[0][A]</td>
<td>cnt_1s_4_s0/CLK</td>
</tr>
<tr>
<td>3.259</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C143[0][A]</td>
<td>cnt_1s_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.734%; route: 2.582, 79.266%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.734%; route: 2.582, 79.266%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.258</td>
<td>2.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C123[0][A]</td>
<td>cnt_1s_11_s0/CLK</td>
</tr>
<tr>
<td>3.434</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R85C123[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_11_s0/Q</td>
</tr>
<tr>
<td>3.445</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C123[0][A]</td>
<td>n49_s2/I3</td>
</tr>
<tr>
<td>3.637</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R85C123[0][A]</td>
<td style=" background: #97FFFF;">n49_s2/F</td>
</tr>
<tr>
<td>3.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C123[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.258</td>
<td>2.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C123[0][A]</td>
<td>cnt_1s_11_s0/CLK</td>
</tr>
<tr>
<td>3.259</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C123[0][A]</td>
<td>cnt_1s_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.734%; route: 2.582, 79.266%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.734%; route: 2.582, 79.266%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.274</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.273</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C137[0][A]</td>
<td>cnt_1s_14_s0/CLK</td>
</tr>
<tr>
<td>3.449</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R86C137[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_14_s0/Q</td>
</tr>
<tr>
<td>3.460</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C137[0][A]</td>
<td>n46_s2/I3</td>
</tr>
<tr>
<td>3.652</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C137[0][A]</td>
<td style=" background: #97FFFF;">n46_s2/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C137[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.273</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C137[0][A]</td>
<td>cnt_1s_14_s0/CLK</td>
</tr>
<tr>
<td>3.274</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C137[0][A]</td>
<td>cnt_1s_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.639%; route: 2.597, 79.361%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.639%; route: 2.597, 79.361%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C134[0][A]</td>
<td>cnt_1s_17_s0/CLK</td>
</tr>
<tr>
<td>3.439</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R85C134[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_17_s0/Q</td>
</tr>
<tr>
<td>3.450</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C134[0][A]</td>
<td>n43_s2/I3</td>
</tr>
<tr>
<td>3.642</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R85C134[0][A]</td>
<td style=" background: #97FFFF;">n43_s2/F</td>
</tr>
<tr>
<td>3.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C134[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C134[0][A]</td>
<td>cnt_1s_17_s0/CLK</td>
</tr>
<tr>
<td>3.264</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C134[0][A]</td>
<td>cnt_1s_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.702%; route: 2.587, 79.298%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.702%; route: 2.587, 79.298%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.260</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td>cnt_1s_5_s0/CLK</td>
</tr>
<tr>
<td>3.437</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R86C149[2][A]</td>
<td style=" font-weight:bold;">cnt_1s_5_s0/Q</td>
</tr>
<tr>
<td>3.444</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td>n55_s2/I3</td>
</tr>
<tr>
<td>3.702</td>
<td>0.257</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td style=" background: #97FFFF;">n55_s2/F</td>
</tr>
<tr>
<td>3.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td style=" font-weight:bold;">cnt_1s_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.260</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[2][A]</td>
<td>cnt_1s_5_s0/CLK</td>
</tr>
<tr>
<td>3.262</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C149[2][A]</td>
<td>cnt_1s_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.718%; route: 2.585, 79.282%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 58.357%; route: 0.008, 1.700%; tC2Q: 0.176, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.718%; route: 2.585, 79.282%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.274</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.273</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C137[0][B]</td>
<td>cnt_1s_15_s0/CLK</td>
</tr>
<tr>
<td>3.449</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R86C137[0][B]</td>
<td style=" font-weight:bold;">cnt_1s_15_s0/Q</td>
</tr>
<tr>
<td>3.535</td>
<td>0.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C137[0][B]</td>
<td>n45_s2/I3</td>
</tr>
<tr>
<td>3.727</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C137[0][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>3.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C137[0][B]</td>
<td style=" font-weight:bold;">cnt_1s_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.273</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C137[0][B]</td>
<td>cnt_1s_15_s0/CLK</td>
</tr>
<tr>
<td>3.274</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C137[0][B]</td>
<td>cnt_1s_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.639%; route: 2.597, 79.361%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 42.149%; route: 0.086, 19.008%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.639%; route: 2.597, 79.361%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.250</td>
<td>2.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C155[2][A]</td>
<td>led_reg_5_s0/CLK</td>
</tr>
<tr>
<td>3.427</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R86C155[2][A]</td>
<td style=" font-weight:bold;">led_reg_5_s0/Q</td>
</tr>
<tr>
<td>3.708</td>
<td>0.281</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C155[2][B]</td>
<td style=" font-weight:bold;">led_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.250</td>
<td>2.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C155[2][B]</td>
<td>led_reg_0_s0/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C155[2][B]</td>
<td>led_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.781%; route: 2.575, 79.219%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.281, 61.475%; tC2Q: 0.176, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.781%; route: 2.575, 79.219%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.250</td>
<td>2.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C155[0][B]</td>
<td>led_reg_3_s0/CLK</td>
</tr>
<tr>
<td>3.427</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R86C155[0][B]</td>
<td style=" font-weight:bold;">led_reg_3_s0/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C155[1][B]</td>
<td>n93_s2/I0</td>
</tr>
<tr>
<td>3.708</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C155[1][B]</td>
<td style=" background: #97FFFF;">n93_s2/F</td>
</tr>
<tr>
<td>3.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C155[1][B]</td>
<td style=" font-weight:bold;">led_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.250</td>
<td>2.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C155[1][B]</td>
<td>led_reg_4_s0/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C155[1][B]</td>
<td>led_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.781%; route: 2.575, 79.219%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 41.803%; route: 0.090, 19.672%; tC2Q: 0.176, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.781%; route: 2.575, 79.219%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.250</td>
<td>2.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C155[1][B]</td>
<td>led_reg_4_s0/CLK</td>
</tr>
<tr>
<td>3.427</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R86C155[1][B]</td>
<td style=" font-weight:bold;">led_reg_4_s0/Q</td>
</tr>
<tr>
<td>3.517</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C155[2][A]</td>
<td>n92_s4/I0</td>
</tr>
<tr>
<td>3.708</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C155[2][A]</td>
<td style=" background: #97FFFF;">n92_s4/F</td>
</tr>
<tr>
<td>3.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C155[2][A]</td>
<td style=" font-weight:bold;">led_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.250</td>
<td>2.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C155[2][A]</td>
<td>led_reg_5_s0/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C155[2][A]</td>
<td>led_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.781%; route: 2.575, 79.219%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 41.803%; route: 0.090, 19.672%; tC2Q: 0.176, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.781%; route: 2.575, 79.219%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C127[0][B]</td>
<td>cnt_1s_10_s0/CLK</td>
</tr>
<tr>
<td>3.439</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R86C127[0][B]</td>
<td style=" font-weight:bold;">cnt_1s_10_s0/Q</td>
</tr>
<tr>
<td>3.529</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C127[0][B]</td>
<td>n50_s2/I3</td>
</tr>
<tr>
<td>3.720</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C127[0][B]</td>
<td style=" background: #97FFFF;">n50_s2/F</td>
</tr>
<tr>
<td>3.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C127[0][B]</td>
<td style=" font-weight:bold;">cnt_1s_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C127[0][B]</td>
<td>cnt_1s_10_s0/CLK</td>
</tr>
<tr>
<td>3.264</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C127[0][B]</td>
<td>cnt_1s_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.702%; route: 2.587, 79.298%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 41.803%; route: 0.090, 19.672%; tC2Q: 0.176, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.702%; route: 2.587, 79.298%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.268</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C122[2][B]</td>
<td>cnt_1s_25_s0/CLK</td>
</tr>
<tr>
<td>3.444</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R86C122[2][B]</td>
<td style=" font-weight:bold;">cnt_1s_25_s0/Q</td>
</tr>
<tr>
<td>3.534</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[0][A]</td>
<td>n36_s2/I0</td>
</tr>
<tr>
<td>3.725</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C122[0][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>3.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[0][A]</td>
<td style=" font-weight:bold;">cnt_1s_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.268</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C122[0][A]</td>
<td>cnt_1s_24_s0/CLK</td>
</tr>
<tr>
<td>3.269</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C122[0][A]</td>
<td>cnt_1s_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.670%; route: 2.592, 79.330%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 41.803%; route: 0.090, 19.672%; tC2Q: 0.176, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.670%; route: 2.592, 79.330%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.260</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td>cnt_1s_1_s0/CLK</td>
</tr>
<tr>
<td>3.437</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R86C149[1][B]</td>
<td style=" font-weight:bold;">cnt_1s_1_s0/Q</td>
</tr>
<tr>
<td>3.534</td>
<td>0.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td>n59_s2/I1</td>
</tr>
<tr>
<td>3.725</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td style=" background: #97FFFF;">n59_s2/F</td>
</tr>
<tr>
<td>3.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td style=" font-weight:bold;">cnt_1s_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.260</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td>cnt_1s_1_s0/CLK</td>
</tr>
<tr>
<td>3.262</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C149[1][B]</td>
<td>cnt_1s_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.718%; route: 2.585, 79.282%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 41.129%; route: 0.097, 20.968%; tC2Q: 0.176, 37.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.718%; route: 2.585, 79.282%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.260</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][B]</td>
<td>cnt_1s_1_s0/CLK</td>
</tr>
<tr>
<td>3.437</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R86C149[1][B]</td>
<td style=" font-weight:bold;">cnt_1s_1_s0/Q</td>
</tr>
<tr>
<td>3.534</td>
<td>0.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td>n58_s3/I2</td>
</tr>
<tr>
<td>3.725</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td style=" background: #97FFFF;">n58_s3/F</td>
</tr>
<tr>
<td>3.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td style=" font-weight:bold;">cnt_1s_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.260</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C149[1][A]</td>
<td>cnt_1s_2_s0/CLK</td>
</tr>
<tr>
<td>3.262</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C149[1][A]</td>
<td>cnt_1s_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.718%; route: 2.585, 79.282%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 41.129%; route: 0.097, 20.968%; tC2Q: 0.176, 37.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.718%; route: 2.585, 79.282%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.719</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.250</td>
<td>2.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C155[2][B]</td>
<td>led_reg_0_s0/CLK</td>
</tr>
<tr>
<td>3.427</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R86C155[2][B]</td>
<td style=" font-weight:bold;">led_reg_0_s0/Q</td>
</tr>
<tr>
<td>3.528</td>
<td>0.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C155[1][A]</td>
<td>n96_s3/I0</td>
</tr>
<tr>
<td>3.719</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C155[1][A]</td>
<td style=" background: #97FFFF;">n96_s3/F</td>
</tr>
<tr>
<td>3.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C155[1][A]</td>
<td style=" font-weight:bold;">led_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.250</td>
<td>2.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C155[1][A]</td>
<td>led_reg_1_s0/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C155[1][A]</td>
<td>led_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.781%; route: 2.575, 79.219%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 40.800%; route: 0.101, 21.600%; tC2Q: 0.176, 37.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.781%; route: 2.575, 79.219%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.719</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.250</td>
<td>2.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C155[2][B]</td>
<td>led_reg_0_s0/CLK</td>
</tr>
<tr>
<td>3.427</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R86C155[2][B]</td>
<td style=" font-weight:bold;">led_reg_0_s0/Q</td>
</tr>
<tr>
<td>3.528</td>
<td>0.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C155[0][A]</td>
<td>n95_s3/I0</td>
</tr>
<tr>
<td>3.719</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C155[0][A]</td>
<td style=" background: #97FFFF;">n95_s3/F</td>
</tr>
<tr>
<td>3.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C155[0][A]</td>
<td style=" font-weight:bold;">led_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.250</td>
<td>2.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C155[0][A]</td>
<td>led_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C155[0][A]</td>
<td>led_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.781%; route: 2.575, 79.219%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 40.800%; route: 0.101, 21.600%; tC2Q: 0.176, 37.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.781%; route: 2.575, 79.219%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.719</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.250</td>
<td>2.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C155[2][B]</td>
<td>led_reg_0_s0/CLK</td>
</tr>
<tr>
<td>3.427</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R86C155[2][B]</td>
<td style=" font-weight:bold;">led_reg_0_s0/Q</td>
</tr>
<tr>
<td>3.528</td>
<td>0.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C155[0][B]</td>
<td>n94_s2/I1</td>
</tr>
<tr>
<td>3.719</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C155[0][B]</td>
<td style=" background: #97FFFF;">n94_s2/F</td>
</tr>
<tr>
<td>3.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C155[0][B]</td>
<td style=" font-weight:bold;">led_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.250</td>
<td>2.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C155[0][B]</td>
<td>led_reg_3_s0/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C155[0][B]</td>
<td>led_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.781%; route: 2.575, 79.219%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 40.800%; route: 0.101, 21.600%; tC2Q: 0.176, 37.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.781%; route: 2.575, 79.219%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C128[0][B]</td>
<td>cnt_1s_9_s0/CLK</td>
</tr>
<tr>
<td>3.439</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R85C128[0][B]</td>
<td style=" font-weight:bold;">cnt_1s_9_s0/Q</td>
</tr>
<tr>
<td>3.447</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C128[0][B]</td>
<td>n51_s2/I3</td>
</tr>
<tr>
<td>3.757</td>
<td>0.310</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R85C128[0][B]</td>
<td style=" background: #97FFFF;">n51_s2/F</td>
</tr>
<tr>
<td>3.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C128[0][B]</td>
<td style=" font-weight:bold;">cnt_1s_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C128[0][B]</td>
<td>cnt_1s_9_s0/CLK</td>
</tr>
<tr>
<td>3.264</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C128[0][B]</td>
<td>cnt_1s_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.702%; route: 2.587, 79.298%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 62.785%; route: 0.008, 1.519%; tC2Q: 0.176, 35.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.702%; route: 2.587, 79.298%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.268</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C122[1][B]</td>
<td>cnt_1s_23_s0/CLK</td>
</tr>
<tr>
<td>3.444</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R86C122[1][B]</td>
<td style=" font-weight:bold;">cnt_1s_23_s0/Q</td>
</tr>
<tr>
<td>3.452</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[1][B]</td>
<td>n37_s2/I1</td>
</tr>
<tr>
<td>3.762</td>
<td>0.310</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C122[1][B]</td>
<td style=" background: #97FFFF;">n37_s2/F</td>
</tr>
<tr>
<td>3.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[1][B]</td>
<td style=" font-weight:bold;">cnt_1s_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.268</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C122[1][B]</td>
<td>cnt_1s_23_s0/CLK</td>
</tr>
<tr>
<td>3.269</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C122[1][B]</td>
<td>cnt_1s_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.670%; route: 2.592, 79.330%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 62.785%; route: 0.008, 1.519%; tC2Q: 0.176, 35.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.670%; route: 2.592, 79.330%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.268</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[0][B]</td>
<td>cnt_1s_7_s0/CLK</td>
</tr>
<tr>
<td>3.444</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R86C138[0][B]</td>
<td style=" font-weight:bold;">cnt_1s_7_s0/Q</td>
</tr>
<tr>
<td>3.455</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C138[0][B]</td>
<td>n53_s2/I1</td>
</tr>
<tr>
<td>3.765</td>
<td>0.310</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C138[0][B]</td>
<td style=" background: #97FFFF;">n53_s2/F</td>
</tr>
<tr>
<td>3.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C138[0][B]</td>
<td style=" font-weight:bold;">cnt_1s_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.268</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C138[0][B]</td>
<td>cnt_1s_7_s0/CLK</td>
</tr>
<tr>
<td>3.269</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C138[0][B]</td>
<td>cnt_1s_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.670%; route: 2.592, 79.330%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 62.312%; route: 0.011, 2.261%; tC2Q: 0.176, 35.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.670%; route: 2.592, 79.330%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C138[0][B]</td>
<td>cnt_1s_16_s0/CLK</td>
</tr>
<tr>
<td>3.439</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R85C138[0][B]</td>
<td style=" font-weight:bold;">cnt_1s_16_s0/Q</td>
</tr>
<tr>
<td>3.450</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C138[0][B]</td>
<td>n44_s2/I3</td>
</tr>
<tr>
<td>3.760</td>
<td>0.310</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R85C138[0][B]</td>
<td style=" background: #97FFFF;">n44_s2/F</td>
</tr>
<tr>
<td>3.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C138[0][B]</td>
<td style=" font-weight:bold;">cnt_1s_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C138[0][B]</td>
<td>cnt_1s_16_s0/CLK</td>
</tr>
<tr>
<td>3.264</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C138[0][B]</td>
<td>cnt_1s_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.702%; route: 2.587, 79.298%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 62.312%; route: 0.011, 2.261%; tC2Q: 0.176, 35.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.702%; route: 2.587, 79.298%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.268</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C122[0][B]</td>
<td>cnt_1s_21_s0/CLK</td>
</tr>
<tr>
<td>3.448</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R86C122[0][B]</td>
<td style=" font-weight:bold;">cnt_1s_21_s0/Q</td>
</tr>
<tr>
<td>3.570</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C122[0][B]</td>
<td>n39_s2/I3</td>
</tr>
<tr>
<td>3.828</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R86C122[0][B]</td>
<td style=" background: #97FFFF;">n39_s2/F</td>
</tr>
<tr>
<td>3.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[0][B]</td>
<td style=" font-weight:bold;">cnt_1s_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.268</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C122[0][B]</td>
<td>cnt_1s_21_s0/CLK</td>
</tr>
<tr>
<td>3.269</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C122[0][B]</td>
<td>cnt_1s_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.670%; route: 2.592, 79.330%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 45.982%; route: 0.123, 21.875%; tC2Q: 0.180, 32.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.670%; route: 2.592, 79.330%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.575</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1s_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1s_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.268</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C122[2][B]</td>
<td>cnt_1s_25_s0/CLK</td>
</tr>
<tr>
<td>3.444</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R86C122[2][B]</td>
<td style=" font-weight:bold;">cnt_1s_25_s0/Q</td>
</tr>
<tr>
<td>3.534</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][B]</td>
<td>n35_s2/I3</td>
</tr>
<tr>
<td>3.844</td>
<td>0.310</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][B]</td>
<td style=" background: #97FFFF;">n35_s2/F</td>
</tr>
<tr>
<td>3.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C122[2][B]</td>
<td style=" font-weight:bold;">cnt_1s_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.268</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C122[2][B]</td>
<td>cnt_1s_25_s0/CLK</td>
</tr>
<tr>
<td>3.269</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C122[2][B]</td>
<td>cnt_1s_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.670%; route: 2.592, 79.330%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 53.796%; route: 0.090, 15.618%; tC2Q: 0.176, 30.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.670%; route: 2.592, 79.330%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.609</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.859</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_1s_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.414</td>
<td>4.727</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_1s_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.273</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_1s_15_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.609</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.859</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_1s_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.414</td>
<td>4.727</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_1s_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.273</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_1s_13_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.609</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.859</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_1s_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.414</td>
<td>4.727</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_1s_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.273</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_1s_14_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.609</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.859</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_1s_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.414</td>
<td>4.727</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_1s_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.273</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_1s_8_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.613</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.863</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_1s_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.405</td>
<td>4.717</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_1s_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.268</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_1s_18_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.613</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.863</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_1s_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.405</td>
<td>4.717</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_1s_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.268</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_1s_22_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.613</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.863</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_1s_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.405</td>
<td>4.717</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_1s_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.268</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_1s_19_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.613</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.863</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_1s_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.405</td>
<td>4.717</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_1s_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.268</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_1s_24_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.613</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.863</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_1s_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.405</td>
<td>4.717</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_1s_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.268</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_1s_23_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.613</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.863</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_1s_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.405</td>
<td>4.717</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_1s_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.268</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_1s_7_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>32</td>
<td>clk_d</td>
<td>3.968</td>
<td>5.247</td>
</tr>
<tr>
<td>25</td>
<td>n35_7</td>
<td>3.968</td>
<td>1.441</td>
</tr>
<tr>
<td>9</td>
<td>n54_7</td>
<td>4.668</td>
<td>1.630</td>
</tr>
<tr>
<td>7</td>
<td>cnt_1s[17]</td>
<td>4.867</td>
<td>0.801</td>
</tr>
<tr>
<td>7</td>
<td>cnt_1s[4]</td>
<td>5.119</td>
<td>0.747</td>
</tr>
<tr>
<td>6</td>
<td>n42_7</td>
<td>4.896</td>
<td>0.625</td>
</tr>
<tr>
<td>6</td>
<td>led_o_d[0]</td>
<td>8.822</td>
<td>4.216</td>
</tr>
<tr>
<td>6</td>
<td>led_o_d[1]</td>
<td>8.805</td>
<td>2.964</td>
</tr>
<tr>
<td>6</td>
<td>n49_7</td>
<td>5.800</td>
<td>1.119</td>
</tr>
<tr>
<td>6</td>
<td>flag_1s</td>
<td>4.982</td>
<td>0.894</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R86C122</td>
<td>38.89%</td>
</tr>
<tr>
<td>R86C155</td>
<td>38.89%</td>
</tr>
<tr>
<td>R86C137</td>
<td>37.50%</td>
</tr>
<tr>
<td>R86C136</td>
<td>36.11%</td>
</tr>
<tr>
<td>R86C132</td>
<td>34.72%</td>
</tr>
<tr>
<td>R85C123</td>
<td>33.33%</td>
</tr>
<tr>
<td>R85C143</td>
<td>31.94%</td>
</tr>
<tr>
<td>R85C122</td>
<td>30.56%</td>
</tr>
<tr>
<td>R86C133</td>
<td>30.56%</td>
</tr>
<tr>
<td>R85C149</td>
<td>29.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
