<stg><name>FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc</name>


<trans_list>

<trans id="261" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %m1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %reverse_in_stream_vector, void @empty_74, i32 0, i32 0, void @empty_73, i32 0, i32 0, void @empty_73, void @empty_73, void @empty_73, i32 0, i32 0, i32 0, i32 0, void @empty_73, void @empty_73, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %data_s1_stream_vector, void @empty_74, i32 0, i32 0, void @empty_73, i32 0, i32 0, void @empty_73, void @empty_73, void @empty_73, i32 0, i32 0, i32 0, i32 0, void @empty_73, void @empty_73, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="32" op_9_bw="0">
<![CDATA[
entry:3 %specperformance_ln451 = specperformance void @_ssdm_op_SpecPerformance, i32 0, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_73

]]></Node>
<StgValue><ssdm name="specperformance_ln451"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:4 %store_ln0 = store i5 0, i5 %m1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
entry:5 %br_ln451 = br void %fpga_resource_hint.VITIS_LOOP_458_1.15

]]></Node>
<StgValue><ssdm name="br_ln451"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:0 %m1_load = load i5 %m1

]]></Node>
<StgValue><ssdm name="m1_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:1 %m = add i5 %m1_load, i5 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="512">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:6 %muxLogicFIFOCE_to_reverse_in_stream_vector_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_reverse_in_stream_vector_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:7 %reverse_in_stream_vector_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector

]]></Node>
<StgValue><ssdm name="reverse_in_stream_vector_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="512">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:8 %trunc_ln456 = trunc i512 %reverse_in_stream_vector_read

]]></Node>
<StgValue><ssdm name="trunc_ln456"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:9 %trunc_ln456_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln456_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:10 %trunc_ln456_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln456_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:11 %trunc_ln456_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln456_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:12 %trunc_ln456_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="trunc_ln456_5"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:13 %trunc_ln456_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln456_6"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:14 %trunc_ln456_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="trunc_ln456_7"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:15 %trunc_ln456_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln456_8"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:16 %trunc_ln456_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 256, i32 287

]]></Node>
<StgValue><ssdm name="trunc_ln456_9"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:17 %trunc_ln456_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 288, i32 319

]]></Node>
<StgValue><ssdm name="trunc_ln456_s"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:18 %trunc_ln456_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 320, i32 351

]]></Node>
<StgValue><ssdm name="trunc_ln456_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:19 %trunc_ln456_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 352, i32 383

]]></Node>
<StgValue><ssdm name="trunc_ln456_10"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:20 %trunc_ln456_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 384, i32 415

]]></Node>
<StgValue><ssdm name="trunc_ln456_11"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:21 %trunc_ln456_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 416, i32 447

]]></Node>
<StgValue><ssdm name="trunc_ln456_12"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:22 %trunc_ln456_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 448, i32 479

]]></Node>
<StgValue><ssdm name="trunc_ln456_13"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:23 %trunc_ln456_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 480, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln456_14"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:24 %d0 = bitcast i32 %trunc_ln456

]]></Node>
<StgValue><ssdm name="d0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:25 %d0_24 = bitcast i32 %trunc_ln456_2

]]></Node>
<StgValue><ssdm name="d0_24"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:26 %d1 = bitcast i32 %trunc_ln456_3

]]></Node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:27 %d1_44 = bitcast i32 %trunc_ln456_4

]]></Node>
<StgValue><ssdm name="d1_44"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:28 %d0_25 = bitcast i32 %trunc_ln456_5

]]></Node>
<StgValue><ssdm name="d0_25"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:29 %d0_26 = bitcast i32 %trunc_ln456_6

]]></Node>
<StgValue><ssdm name="d0_26"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:30 %d1_45 = bitcast i32 %trunc_ln456_7

]]></Node>
<StgValue><ssdm name="d1_45"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:31 %d1_46 = bitcast i32 %trunc_ln456_8

]]></Node>
<StgValue><ssdm name="d1_46"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:32 %d0_27 = bitcast i32 %trunc_ln456_9

]]></Node>
<StgValue><ssdm name="d0_27"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:33 %d0_28 = bitcast i32 %trunc_ln456_s

]]></Node>
<StgValue><ssdm name="d0_28"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:34 %d1_47 = bitcast i32 %trunc_ln456_1

]]></Node>
<StgValue><ssdm name="d1_47"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:35 %d1_48 = bitcast i32 %trunc_ln456_10

]]></Node>
<StgValue><ssdm name="d1_48"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:36 %d0_29 = bitcast i32 %trunc_ln456_11

]]></Node>
<StgValue><ssdm name="d0_29"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:37 %d0_30 = bitcast i32 %trunc_ln456_12

]]></Node>
<StgValue><ssdm name="d0_30"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:38 %d1_49 = bitcast i32 %trunc_ln456_13

]]></Node>
<StgValue><ssdm name="d1_49"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:39 %d1_50 = bitcast i32 %trunc_ln456_14

]]></Node>
<StgValue><ssdm name="d1_50"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:41 %muxLogicI0_to_d2_real = muxlogic i32 %d0

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:42 %muxLogicI1_to_d2_real = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:47 %muxLogicI0_to_d2_imag = muxlogic i32 %d0_24

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:48 %muxLogicI1_to_d2_imag = muxlogic i32 %d1_44

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:53 %muxLogicI0_to_d3_real = muxlogic i32 %d0

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:54 %muxLogicI1_to_d3_real = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:59 %muxLogicI0_to_d3_imag = muxlogic i32 %d0_24

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:60 %muxLogicI1_to_d3_imag = muxlogic i32 %d1_44

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:65 %muxLogicI0_to_d2_real_10 = muxlogic i32 %d0_25

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_10"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:66 %muxLogicI1_to_d2_real_10 = muxlogic i32 %d1_45

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_10"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:71 %muxLogicI0_to_d2_imag_10 = muxlogic i32 %d0_26

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_10"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:72 %muxLogicI1_to_d2_imag_10 = muxlogic i32 %d1_46

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_10"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:77 %muxLogicI0_to_d3_real_10 = muxlogic i32 %d0_25

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_10"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:78 %muxLogicI1_to_d3_real_10 = muxlogic i32 %d1_45

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_10"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:83 %muxLogicI0_to_d3_imag_10 = muxlogic i32 %d0_26

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_10"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:84 %muxLogicI1_to_d3_imag_10 = muxlogic i32 %d1_46

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_10"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:89 %muxLogicI0_to_d2_real_11 = muxlogic i32 %d0_27

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_11"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:90 %muxLogicI1_to_d2_real_11 = muxlogic i32 %d1_47

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_11"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:95 %muxLogicI0_to_d2_imag_11 = muxlogic i32 %d0_28

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_11"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:96 %muxLogicI1_to_d2_imag_11 = muxlogic i32 %d1_48

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_11"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:101 %muxLogicI0_to_d3_real_11 = muxlogic i32 %d0_27

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_11"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:102 %muxLogicI1_to_d3_real_11 = muxlogic i32 %d1_47

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_11"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:107 %muxLogicI0_to_d3_imag_11 = muxlogic i32 %d0_28

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_11"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:108 %muxLogicI1_to_d3_imag_11 = muxlogic i32 %d1_48

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_11"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:113 %muxLogicI0_to_d2_real_12 = muxlogic i32 %d0_29

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_12"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:114 %muxLogicI1_to_d2_real_12 = muxlogic i32 %d1_49

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_12"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:119 %muxLogicI0_to_d2_imag_12 = muxlogic i32 %d0_30

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_12"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:120 %muxLogicI1_to_d2_imag_12 = muxlogic i32 %d1_50

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_12"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:125 %muxLogicI0_to_d3_real_12 = muxlogic i32 %d0_29

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_12"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:126 %muxLogicI1_to_d3_real_12 = muxlogic i32 %d1_49

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_12"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:131 %muxLogicI0_to_d3_imag_12 = muxlogic i32 %d0_30

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_12"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:132 %muxLogicI1_to_d3_imag_12 = muxlogic i32 %d1_50

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_12"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:155 %icmp_ln451 = icmp_eq  i5 %m1_load, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln451"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:156 %store_ln451 = store i5 %m, i5 %m1

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:157 %br_ln451 = br i1 %icmp_ln451, void %fpga_resource_hint.VITIS_LOOP_458_1.15, void %for.end19.exitStub

]]></Node>
<StgValue><ssdm name="br_ln451"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="85" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:41 %muxLogicI0_to_d2_real = muxlogic i32 %d0

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:42 %muxLogicI1_to_d2_real = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:43 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:47 %muxLogicI0_to_d2_imag = muxlogic i32 %d0_24

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:48 %muxLogicI1_to_d2_imag = muxlogic i32 %d1_44

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:49 %d2_imag = fadd i32 %d0_24, i32 %d1_44

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:53 %muxLogicI0_to_d3_real = muxlogic i32 %d0

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:54 %muxLogicI1_to_d3_real = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:55 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:59 %muxLogicI0_to_d3_imag = muxlogic i32 %d0_24

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:60 %muxLogicI1_to_d3_imag = muxlogic i32 %d1_44

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:61 %d3_imag = fsub i32 %d0_24, i32 %d1_44

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:65 %muxLogicI0_to_d2_real_10 = muxlogic i32 %d0_25

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_10"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:66 %muxLogicI1_to_d2_real_10 = muxlogic i32 %d1_45

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_10"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:67 %d2_real_10 = fadd i32 %d0_25, i32 %d1_45

]]></Node>
<StgValue><ssdm name="d2_real_10"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:71 %muxLogicI0_to_d2_imag_10 = muxlogic i32 %d0_26

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_10"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:72 %muxLogicI1_to_d2_imag_10 = muxlogic i32 %d1_46

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_10"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:73 %d2_imag_10 = fadd i32 %d0_26, i32 %d1_46

]]></Node>
<StgValue><ssdm name="d2_imag_10"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:77 %muxLogicI0_to_d3_real_10 = muxlogic i32 %d0_25

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_10"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:78 %muxLogicI1_to_d3_real_10 = muxlogic i32 %d1_45

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_10"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:79 %d3_real_10 = fsub i32 %d0_25, i32 %d1_45

]]></Node>
<StgValue><ssdm name="d3_real_10"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:83 %muxLogicI0_to_d3_imag_10 = muxlogic i32 %d0_26

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_10"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:84 %muxLogicI1_to_d3_imag_10 = muxlogic i32 %d1_46

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_10"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:85 %d3_imag_10 = fsub i32 %d0_26, i32 %d1_46

]]></Node>
<StgValue><ssdm name="d3_imag_10"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:89 %muxLogicI0_to_d2_real_11 = muxlogic i32 %d0_27

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_11"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:90 %muxLogicI1_to_d2_real_11 = muxlogic i32 %d1_47

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_11"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:91 %d2_real_11 = fadd i32 %d0_27, i32 %d1_47

]]></Node>
<StgValue><ssdm name="d2_real_11"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:95 %muxLogicI0_to_d2_imag_11 = muxlogic i32 %d0_28

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_11"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:96 %muxLogicI1_to_d2_imag_11 = muxlogic i32 %d1_48

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_11"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:97 %d2_imag_11 = fadd i32 %d0_28, i32 %d1_48

]]></Node>
<StgValue><ssdm name="d2_imag_11"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:101 %muxLogicI0_to_d3_real_11 = muxlogic i32 %d0_27

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_11"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:102 %muxLogicI1_to_d3_real_11 = muxlogic i32 %d1_47

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_11"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:103 %d3_real_11 = fsub i32 %d0_27, i32 %d1_47

]]></Node>
<StgValue><ssdm name="d3_real_11"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:107 %muxLogicI0_to_d3_imag_11 = muxlogic i32 %d0_28

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_11"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:108 %muxLogicI1_to_d3_imag_11 = muxlogic i32 %d1_48

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_11"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:109 %d3_imag_11 = fsub i32 %d0_28, i32 %d1_48

]]></Node>
<StgValue><ssdm name="d3_imag_11"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:113 %muxLogicI0_to_d2_real_12 = muxlogic i32 %d0_29

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_12"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:114 %muxLogicI1_to_d2_real_12 = muxlogic i32 %d1_49

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_12"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:115 %d2_real_12 = fadd i32 %d0_29, i32 %d1_49

]]></Node>
<StgValue><ssdm name="d2_real_12"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:119 %muxLogicI0_to_d2_imag_12 = muxlogic i32 %d0_30

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_12"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:120 %muxLogicI1_to_d2_imag_12 = muxlogic i32 %d1_50

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_12"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:121 %d2_imag_12 = fadd i32 %d0_30, i32 %d1_50

]]></Node>
<StgValue><ssdm name="d2_imag_12"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:125 %muxLogicI0_to_d3_real_12 = muxlogic i32 %d0_29

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_12"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:126 %muxLogicI1_to_d3_real_12 = muxlogic i32 %d1_49

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_12"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:127 %d3_real_12 = fsub i32 %d0_29, i32 %d1_49

]]></Node>
<StgValue><ssdm name="d3_real_12"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:131 %muxLogicI0_to_d3_imag_12 = muxlogic i32 %d0_30

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_12"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:132 %muxLogicI1_to_d3_imag_12 = muxlogic i32 %d1_50

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_12"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:133 %d3_imag_12 = fsub i32 %d0_30, i32 %d1_50

]]></Node>
<StgValue><ssdm name="d3_imag_12"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="133" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:43 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:49 %d2_imag = fadd i32 %d0_24, i32 %d1_44

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:55 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:61 %d3_imag = fsub i32 %d0_24, i32 %d1_44

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:67 %d2_real_10 = fadd i32 %d0_25, i32 %d1_45

]]></Node>
<StgValue><ssdm name="d2_real_10"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:73 %d2_imag_10 = fadd i32 %d0_26, i32 %d1_46

]]></Node>
<StgValue><ssdm name="d2_imag_10"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:79 %d3_real_10 = fsub i32 %d0_25, i32 %d1_45

]]></Node>
<StgValue><ssdm name="d3_real_10"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:85 %d3_imag_10 = fsub i32 %d0_26, i32 %d1_46

]]></Node>
<StgValue><ssdm name="d3_imag_10"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:91 %d2_real_11 = fadd i32 %d0_27, i32 %d1_47

]]></Node>
<StgValue><ssdm name="d2_real_11"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:97 %d2_imag_11 = fadd i32 %d0_28, i32 %d1_48

]]></Node>
<StgValue><ssdm name="d2_imag_11"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:103 %d3_real_11 = fsub i32 %d0_27, i32 %d1_47

]]></Node>
<StgValue><ssdm name="d3_real_11"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:109 %d3_imag_11 = fsub i32 %d0_28, i32 %d1_48

]]></Node>
<StgValue><ssdm name="d3_imag_11"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:115 %d2_real_12 = fadd i32 %d0_29, i32 %d1_49

]]></Node>
<StgValue><ssdm name="d2_real_12"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:121 %d2_imag_12 = fadd i32 %d0_30, i32 %d1_50

]]></Node>
<StgValue><ssdm name="d2_imag_12"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:127 %d3_real_12 = fsub i32 %d0_29, i32 %d1_49

]]></Node>
<StgValue><ssdm name="d3_real_12"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:133 %d3_imag_12 = fsub i32 %d0_30, i32 %d1_50

]]></Node>
<StgValue><ssdm name="d3_imag_12"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="149" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:43 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:49 %d2_imag = fadd i32 %d0_24, i32 %d1_44

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:55 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:61 %d3_imag = fsub i32 %d0_24, i32 %d1_44

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:67 %d2_real_10 = fadd i32 %d0_25, i32 %d1_45

]]></Node>
<StgValue><ssdm name="d2_real_10"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:73 %d2_imag_10 = fadd i32 %d0_26, i32 %d1_46

]]></Node>
<StgValue><ssdm name="d2_imag_10"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:79 %d3_real_10 = fsub i32 %d0_25, i32 %d1_45

]]></Node>
<StgValue><ssdm name="d3_real_10"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:85 %d3_imag_10 = fsub i32 %d0_26, i32 %d1_46

]]></Node>
<StgValue><ssdm name="d3_imag_10"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:91 %d2_real_11 = fadd i32 %d0_27, i32 %d1_47

]]></Node>
<StgValue><ssdm name="d2_real_11"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:97 %d2_imag_11 = fadd i32 %d0_28, i32 %d1_48

]]></Node>
<StgValue><ssdm name="d2_imag_11"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:103 %d3_real_11 = fsub i32 %d0_27, i32 %d1_47

]]></Node>
<StgValue><ssdm name="d3_real_11"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:109 %d3_imag_11 = fsub i32 %d0_28, i32 %d1_48

]]></Node>
<StgValue><ssdm name="d3_imag_11"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:115 %d2_real_12 = fadd i32 %d0_29, i32 %d1_49

]]></Node>
<StgValue><ssdm name="d2_real_12"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:121 %d2_imag_12 = fadd i32 %d0_30, i32 %d1_50

]]></Node>
<StgValue><ssdm name="d2_imag_12"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:127 %d3_real_12 = fsub i32 %d0_29, i32 %d1_49

]]></Node>
<StgValue><ssdm name="d3_real_12"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:133 %d3_imag_12 = fsub i32 %d0_30, i32 %d1_50

]]></Node>
<StgValue><ssdm name="d3_imag_12"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_73

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:3 %speclooptripcount_ln451 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln451"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:4 %specloopname_ln451 = specloopname void @_ssdm_op_SpecLoopName, void @empty_59

]]></Node>
<StgValue><ssdm name="specloopname_ln451"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="32" op_9_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:5 %specperformance_ln452 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_73

]]></Node>
<StgValue><ssdm name="specperformance_ln452"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:40 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_99

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:43 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:44 %specfucore_ln425 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln425"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:45 %rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_99, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend14"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:46 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_98

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:49 %d2_imag = fadd i32 %d0_24, i32 %d1_44

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:50 %specfucore_ln426 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln426"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:51 %rend12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_98, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend12"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:52 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_97

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:55 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:56 %specfucore_ln427 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln427"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:57 %rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_97, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend10"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:58 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:61 %d3_imag = fsub i32 %d0_24, i32 %d1_44

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:62 %specfucore_ln428 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln428"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:63 %rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend8"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:64 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:67 %d2_real_10 = fadd i32 %d0_25, i32 %d1_45

]]></Node>
<StgValue><ssdm name="d2_real_10"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:68 %specfucore_ln425 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_10, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln425"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:69 %rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend6"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:70 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:73 %d2_imag_10 = fadd i32 %d0_26, i32 %d1_46

]]></Node>
<StgValue><ssdm name="d2_imag_10"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:74 %specfucore_ln426 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_10, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln426"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:75 %rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend4"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:76 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_96

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:79 %d3_real_10 = fsub i32 %d0_25, i32 %d1_45

]]></Node>
<StgValue><ssdm name="d3_real_10"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:80 %specfucore_ln427 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_10, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln427"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:81 %rend30 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_96, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend30"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:82 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:85 %d3_imag_10 = fsub i32 %d0_26, i32 %d1_46

]]></Node>
<StgValue><ssdm name="d3_imag_10"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:86 %specfucore_ln428 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_10, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln428"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:87 %rend28 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend28"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:88 %rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50

]]></Node>
<StgValue><ssdm name="rbegin10"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:91 %d2_real_11 = fadd i32 %d0_27, i32 %d1_47

]]></Node>
<StgValue><ssdm name="d2_real_11"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:92 %specfucore_ln425 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_11, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln425"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:93 %rend26 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin10

]]></Node>
<StgValue><ssdm name="rend26"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:94 %rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:97 %d2_imag_11 = fadd i32 %d0_28, i32 %d1_48

]]></Node>
<StgValue><ssdm name="d2_imag_11"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:98 %specfucore_ln426 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_11, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln426"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:99 %rend24 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin11

]]></Node>
<StgValue><ssdm name="rend24"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:100 %rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52

]]></Node>
<StgValue><ssdm name="rbegin12"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:103 %d3_real_11 = fsub i32 %d0_27, i32 %d1_47

]]></Node>
<StgValue><ssdm name="d3_real_11"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:104 %specfucore_ln427 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_11, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln427"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:105 %rend22 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin12

]]></Node>
<StgValue><ssdm name="rend22"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:106 %rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_65

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:109 %d3_imag_11 = fsub i32 %d0_28, i32 %d1_48

]]></Node>
<StgValue><ssdm name="d3_imag_11"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:110 %specfucore_ln428 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_11, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln428"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:111 %rend20 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_65, i32 %rbegin13

]]></Node>
<StgValue><ssdm name="rend20"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:112 %rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18

]]></Node>
<StgValue><ssdm name="rbegin14"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:115 %d2_real_12 = fadd i32 %d0_29, i32 %d1_49

]]></Node>
<StgValue><ssdm name="d2_real_12"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:116 %specfucore_ln425 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_12, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln425"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:117 %rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin14

]]></Node>
<StgValue><ssdm name="rend18"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:118 %rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43

]]></Node>
<StgValue><ssdm name="rbegin15"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:121 %d2_imag_12 = fadd i32 %d0_30, i32 %d1_50

]]></Node>
<StgValue><ssdm name="d2_imag_12"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:122 %specfucore_ln426 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_12, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln426"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:123 %rend16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin15

]]></Node>
<StgValue><ssdm name="rend16"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:124 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:127 %d3_real_12 = fsub i32 %d0_29, i32 %d1_49

]]></Node>
<StgValue><ssdm name="d3_real_12"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:128 %specfucore_ln427 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_12, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln427"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:129 %rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:130 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:133 %d3_imag_12 = fsub i32 %d0_30, i32 %d1_50

]]></Node>
<StgValue><ssdm name="d3_imag_12"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:134 %specfucore_ln428 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_12, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln428"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:135 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:136 %bitcast_ln466 = bitcast i32 %d2_real

]]></Node>
<StgValue><ssdm name="bitcast_ln466"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:137 %bitcast_ln466_1 = bitcast i32 %d2_imag

]]></Node>
<StgValue><ssdm name="bitcast_ln466_1"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:138 %bitcast_ln466_2 = bitcast i32 %d3_real

]]></Node>
<StgValue><ssdm name="bitcast_ln466_2"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:139 %bitcast_ln466_3 = bitcast i32 %d3_imag

]]></Node>
<StgValue><ssdm name="bitcast_ln466_3"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:140 %bitcast_ln466_4 = bitcast i32 %d2_real_10

]]></Node>
<StgValue><ssdm name="bitcast_ln466_4"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:141 %bitcast_ln466_5 = bitcast i32 %d2_imag_10

]]></Node>
<StgValue><ssdm name="bitcast_ln466_5"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:142 %bitcast_ln466_6 = bitcast i32 %d3_real_10

]]></Node>
<StgValue><ssdm name="bitcast_ln466_6"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:143 %bitcast_ln466_7 = bitcast i32 %d3_imag_10

]]></Node>
<StgValue><ssdm name="bitcast_ln466_7"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:144 %bitcast_ln466_8 = bitcast i32 %d2_real_11

]]></Node>
<StgValue><ssdm name="bitcast_ln466_8"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:145 %bitcast_ln466_9 = bitcast i32 %d2_imag_11

]]></Node>
<StgValue><ssdm name="bitcast_ln466_9"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:146 %bitcast_ln466_10 = bitcast i32 %d3_real_11

]]></Node>
<StgValue><ssdm name="bitcast_ln466_10"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:147 %bitcast_ln466_11 = bitcast i32 %d3_imag_11

]]></Node>
<StgValue><ssdm name="bitcast_ln466_11"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:148 %bitcast_ln466_12 = bitcast i32 %d2_real_12

]]></Node>
<StgValue><ssdm name="bitcast_ln466_12"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:149 %bitcast_ln466_13 = bitcast i32 %d2_imag_12

]]></Node>
<StgValue><ssdm name="bitcast_ln466_13"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:150 %bitcast_ln466_14 = bitcast i32 %d3_real_12

]]></Node>
<StgValue><ssdm name="bitcast_ln466_14"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:151 %bitcast_ln466_15 = bitcast i32 %d3_imag_12

]]></Node>
<StgValue><ssdm name="bitcast_ln466_15"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:152 %or_ln466_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln466_15, i32 %bitcast_ln466_14, i32 %bitcast_ln466_13, i32 %bitcast_ln466_12, i32 %bitcast_ln466_11, i32 %bitcast_ln466_10, i32 %bitcast_ln466_9, i32 %bitcast_ln466_8, i32 %bitcast_ln466_7, i32 %bitcast_ln466_6, i32 %bitcast_ln466_5, i32 %bitcast_ln466_4, i32 %bitcast_ln466_3, i32 %bitcast_ln466_2, i32 %bitcast_ln466_1, i32 %bitcast_ln466

]]></Node>
<StgValue><ssdm name="or_ln466_s"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="512">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:153 %muxLogicFIFOData_to_write_ln466 = muxlogic i512 %or_ln466_s

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln466"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_458_1.15:154 %write_ln466 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %data_s1_stream_vector, i512 %or_ln466_s

]]></Node>
<StgValue><ssdm name="write_ln466"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0">
<![CDATA[
for.end19.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="267" name="reverse_in_stream_vector" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="reverse_in_stream_vector"/></StgValue>
</port>
<port id="268" name="data_s1_stream_vector" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="data_s1_stream_vector"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="270" from="StgValue_269" to="m1" fromId="269" toId="8">
</dataflow>
<dataflow id="272" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="271" toId="9">
</dataflow>
<dataflow id="273" from="reverse_in_stream_vector" to="specinterface_ln0" fromId="267" toId="9">
</dataflow>
<dataflow id="275" from="empty_74" to="specinterface_ln0" fromId="274" toId="9">
</dataflow>
<dataflow id="277" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="9">
</dataflow>
<dataflow id="278" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="9">
</dataflow>
<dataflow id="280" from="empty_73" to="specinterface_ln0" fromId="279" toId="9">
</dataflow>
<dataflow id="281" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="9">
</dataflow>
<dataflow id="282" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="9">
</dataflow>
<dataflow id="283" from="empty_73" to="specinterface_ln0" fromId="279" toId="9">
</dataflow>
<dataflow id="284" from="empty_73" to="specinterface_ln0" fromId="279" toId="9">
</dataflow>
<dataflow id="285" from="empty_73" to="specinterface_ln0" fromId="279" toId="9">
</dataflow>
<dataflow id="286" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="9">
</dataflow>
<dataflow id="287" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="9">
</dataflow>
<dataflow id="288" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="9">
</dataflow>
<dataflow id="289" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="9">
</dataflow>
<dataflow id="290" from="empty_73" to="specinterface_ln0" fromId="279" toId="9">
</dataflow>
<dataflow id="291" from="empty_73" to="specinterface_ln0" fromId="279" toId="9">
</dataflow>
<dataflow id="293" from="StgValue_292" to="specinterface_ln0" fromId="292" toId="9">
</dataflow>
<dataflow id="294" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="9">
</dataflow>
<dataflow id="295" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="9">
</dataflow>
<dataflow id="296" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="271" toId="10">
</dataflow>
<dataflow id="297" from="data_s1_stream_vector" to="specinterface_ln0" fromId="268" toId="10">
</dataflow>
<dataflow id="298" from="empty_74" to="specinterface_ln0" fromId="274" toId="10">
</dataflow>
<dataflow id="299" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="10">
</dataflow>
<dataflow id="300" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="10">
</dataflow>
<dataflow id="301" from="empty_73" to="specinterface_ln0" fromId="279" toId="10">
</dataflow>
<dataflow id="302" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="10">
</dataflow>
<dataflow id="303" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="10">
</dataflow>
<dataflow id="304" from="empty_73" to="specinterface_ln0" fromId="279" toId="10">
</dataflow>
<dataflow id="305" from="empty_73" to="specinterface_ln0" fromId="279" toId="10">
</dataflow>
<dataflow id="306" from="empty_73" to="specinterface_ln0" fromId="279" toId="10">
</dataflow>
<dataflow id="307" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="10">
</dataflow>
<dataflow id="308" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="10">
</dataflow>
<dataflow id="309" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="10">
</dataflow>
<dataflow id="310" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="10">
</dataflow>
<dataflow id="311" from="empty_73" to="specinterface_ln0" fromId="279" toId="10">
</dataflow>
<dataflow id="312" from="empty_73" to="specinterface_ln0" fromId="279" toId="10">
</dataflow>
<dataflow id="313" from="StgValue_292" to="specinterface_ln0" fromId="292" toId="10">
</dataflow>
<dataflow id="314" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="10">
</dataflow>
<dataflow id="315" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="10">
</dataflow>
<dataflow id="317" from="_ssdm_op_SpecPerformance" to="specperformance_ln451" fromId="316" toId="11">
</dataflow>
<dataflow id="318" from="StgValue_276" to="specperformance_ln451" fromId="276" toId="11">
</dataflow>
<dataflow id="320" from="StgValue_319" to="specperformance_ln451" fromId="319" toId="11">
</dataflow>
<dataflow id="322" from="StgValue_321" to="specperformance_ln451" fromId="321" toId="11">
</dataflow>
<dataflow id="323" from="StgValue_321" to="specperformance_ln451" fromId="321" toId="11">
</dataflow>
<dataflow id="324" from="StgValue_321" to="specperformance_ln451" fromId="321" toId="11">
</dataflow>
<dataflow id="325" from="StgValue_321" to="specperformance_ln451" fromId="321" toId="11">
</dataflow>
<dataflow id="326" from="StgValue_321" to="specperformance_ln451" fromId="321" toId="11">
</dataflow>
<dataflow id="327" from="StgValue_276" to="specperformance_ln451" fromId="276" toId="11">
</dataflow>
<dataflow id="328" from="empty_73" to="specperformance_ln451" fromId="279" toId="11">
</dataflow>
<dataflow id="330" from="StgValue_329" to="store_ln0" fromId="329" toId="12">
</dataflow>
<dataflow id="331" from="m1" to="store_ln0" fromId="8" toId="12">
</dataflow>
<dataflow id="332" from="m1" to="m1_load" fromId="8" toId="14">
</dataflow>
<dataflow id="333" from="m1_load" to="m" fromId="14" toId="15">
</dataflow>
<dataflow id="335" from="StgValue_334" to="m" fromId="334" toId="15">
</dataflow>
<dataflow id="337" from="_ssdm_op_Read.ap_fifo.volatile.i512P0A" to="reverse_in_stream_vector_read" fromId="336" toId="17">
</dataflow>
<dataflow id="338" from="reverse_in_stream_vector" to="reverse_in_stream_vector_read" fromId="267" toId="17">
</dataflow>
<dataflow id="339" from="reverse_in_stream_vector_read" to="trunc_ln456" fromId="17" toId="18">
</dataflow>
<dataflow id="341" from="_ssdm_op_PartSelect.i32.i512.i32.i32" to="trunc_ln456_2" fromId="340" toId="19">
</dataflow>
<dataflow id="342" from="reverse_in_stream_vector_read" to="trunc_ln456_2" fromId="17" toId="19">
</dataflow>
<dataflow id="344" from="StgValue_343" to="trunc_ln456_2" fromId="343" toId="19">
</dataflow>
<dataflow id="346" from="StgValue_345" to="trunc_ln456_2" fromId="345" toId="19">
</dataflow>
<dataflow id="347" from="_ssdm_op_PartSelect.i32.i512.i32.i32" to="trunc_ln456_3" fromId="340" toId="20">
</dataflow>
<dataflow id="348" from="reverse_in_stream_vector_read" to="trunc_ln456_3" fromId="17" toId="20">
</dataflow>
<dataflow id="350" from="StgValue_349" to="trunc_ln456_3" fromId="349" toId="20">
</dataflow>
<dataflow id="352" from="StgValue_351" to="trunc_ln456_3" fromId="351" toId="20">
</dataflow>
<dataflow id="353" from="_ssdm_op_PartSelect.i32.i512.i32.i32" to="trunc_ln456_4" fromId="340" toId="21">
</dataflow>
<dataflow id="354" from="reverse_in_stream_vector_read" to="trunc_ln456_4" fromId="17" toId="21">
</dataflow>
<dataflow id="356" from="StgValue_355" to="trunc_ln456_4" fromId="355" toId="21">
</dataflow>
<dataflow id="358" from="StgValue_357" to="trunc_ln456_4" fromId="357" toId="21">
</dataflow>
<dataflow id="359" from="_ssdm_op_PartSelect.i32.i512.i32.i32" to="trunc_ln456_5" fromId="340" toId="22">
</dataflow>
<dataflow id="360" from="reverse_in_stream_vector_read" to="trunc_ln456_5" fromId="17" toId="22">
</dataflow>
<dataflow id="362" from="StgValue_361" to="trunc_ln456_5" fromId="361" toId="22">
</dataflow>
<dataflow id="364" from="StgValue_363" to="trunc_ln456_5" fromId="363" toId="22">
</dataflow>
<dataflow id="365" from="_ssdm_op_PartSelect.i32.i512.i32.i32" to="trunc_ln456_6" fromId="340" toId="23">
</dataflow>
<dataflow id="366" from="reverse_in_stream_vector_read" to="trunc_ln456_6" fromId="17" toId="23">
</dataflow>
<dataflow id="368" from="StgValue_367" to="trunc_ln456_6" fromId="367" toId="23">
</dataflow>
<dataflow id="370" from="StgValue_369" to="trunc_ln456_6" fromId="369" toId="23">
</dataflow>
<dataflow id="371" from="_ssdm_op_PartSelect.i32.i512.i32.i32" to="trunc_ln456_7" fromId="340" toId="24">
</dataflow>
<dataflow id="372" from="reverse_in_stream_vector_read" to="trunc_ln456_7" fromId="17" toId="24">
</dataflow>
<dataflow id="374" from="StgValue_373" to="trunc_ln456_7" fromId="373" toId="24">
</dataflow>
<dataflow id="376" from="StgValue_375" to="trunc_ln456_7" fromId="375" toId="24">
</dataflow>
<dataflow id="377" from="_ssdm_op_PartSelect.i32.i512.i32.i32" to="trunc_ln456_8" fromId="340" toId="25">
</dataflow>
<dataflow id="378" from="reverse_in_stream_vector_read" to="trunc_ln456_8" fromId="17" toId="25">
</dataflow>
<dataflow id="380" from="StgValue_379" to="trunc_ln456_8" fromId="379" toId="25">
</dataflow>
<dataflow id="382" from="StgValue_381" to="trunc_ln456_8" fromId="381" toId="25">
</dataflow>
<dataflow id="383" from="_ssdm_op_PartSelect.i32.i512.i32.i32" to="trunc_ln456_9" fromId="340" toId="26">
</dataflow>
<dataflow id="384" from="reverse_in_stream_vector_read" to="trunc_ln456_9" fromId="17" toId="26">
</dataflow>
<dataflow id="386" from="StgValue_385" to="trunc_ln456_9" fromId="385" toId="26">
</dataflow>
<dataflow id="388" from="StgValue_387" to="trunc_ln456_9" fromId="387" toId="26">
</dataflow>
<dataflow id="389" from="_ssdm_op_PartSelect.i32.i512.i32.i32" to="trunc_ln456_s" fromId="340" toId="27">
</dataflow>
<dataflow id="390" from="reverse_in_stream_vector_read" to="trunc_ln456_s" fromId="17" toId="27">
</dataflow>
<dataflow id="392" from="StgValue_391" to="trunc_ln456_s" fromId="391" toId="27">
</dataflow>
<dataflow id="394" from="StgValue_393" to="trunc_ln456_s" fromId="393" toId="27">
</dataflow>
<dataflow id="395" from="_ssdm_op_PartSelect.i32.i512.i32.i32" to="trunc_ln456_1" fromId="340" toId="28">
</dataflow>
<dataflow id="396" from="reverse_in_stream_vector_read" to="trunc_ln456_1" fromId="17" toId="28">
</dataflow>
<dataflow id="398" from="StgValue_397" to="trunc_ln456_1" fromId="397" toId="28">
</dataflow>
<dataflow id="400" from="StgValue_399" to="trunc_ln456_1" fromId="399" toId="28">
</dataflow>
<dataflow id="401" from="_ssdm_op_PartSelect.i32.i512.i32.i32" to="trunc_ln456_10" fromId="340" toId="29">
</dataflow>
<dataflow id="402" from="reverse_in_stream_vector_read" to="trunc_ln456_10" fromId="17" toId="29">
</dataflow>
<dataflow id="404" from="StgValue_403" to="trunc_ln456_10" fromId="403" toId="29">
</dataflow>
<dataflow id="406" from="StgValue_405" to="trunc_ln456_10" fromId="405" toId="29">
</dataflow>
<dataflow id="407" from="_ssdm_op_PartSelect.i32.i512.i32.i32" to="trunc_ln456_11" fromId="340" toId="30">
</dataflow>
<dataflow id="408" from="reverse_in_stream_vector_read" to="trunc_ln456_11" fromId="17" toId="30">
</dataflow>
<dataflow id="410" from="StgValue_409" to="trunc_ln456_11" fromId="409" toId="30">
</dataflow>
<dataflow id="412" from="StgValue_411" to="trunc_ln456_11" fromId="411" toId="30">
</dataflow>
<dataflow id="413" from="_ssdm_op_PartSelect.i32.i512.i32.i32" to="trunc_ln456_12" fromId="340" toId="31">
</dataflow>
<dataflow id="414" from="reverse_in_stream_vector_read" to="trunc_ln456_12" fromId="17" toId="31">
</dataflow>
<dataflow id="416" from="StgValue_415" to="trunc_ln456_12" fromId="415" toId="31">
</dataflow>
<dataflow id="418" from="StgValue_417" to="trunc_ln456_12" fromId="417" toId="31">
</dataflow>
<dataflow id="419" from="_ssdm_op_PartSelect.i32.i512.i32.i32" to="trunc_ln456_13" fromId="340" toId="32">
</dataflow>
<dataflow id="420" from="reverse_in_stream_vector_read" to="trunc_ln456_13" fromId="17" toId="32">
</dataflow>
<dataflow id="422" from="StgValue_421" to="trunc_ln456_13" fromId="421" toId="32">
</dataflow>
<dataflow id="424" from="StgValue_423" to="trunc_ln456_13" fromId="423" toId="32">
</dataflow>
<dataflow id="425" from="_ssdm_op_PartSelect.i32.i512.i32.i32" to="trunc_ln456_14" fromId="340" toId="33">
</dataflow>
<dataflow id="426" from="reverse_in_stream_vector_read" to="trunc_ln456_14" fromId="17" toId="33">
</dataflow>
<dataflow id="428" from="StgValue_427" to="trunc_ln456_14" fromId="427" toId="33">
</dataflow>
<dataflow id="430" from="StgValue_429" to="trunc_ln456_14" fromId="429" toId="33">
</dataflow>
<dataflow id="431" from="trunc_ln456" to="d0" fromId="18" toId="34">
</dataflow>
<dataflow id="432" from="trunc_ln456_2" to="d0_24" fromId="19" toId="35">
</dataflow>
<dataflow id="433" from="trunc_ln456_3" to="d1" fromId="20" toId="36">
</dataflow>
<dataflow id="434" from="trunc_ln456_4" to="d1_44" fromId="21" toId="37">
</dataflow>
<dataflow id="435" from="trunc_ln456_5" to="d0_25" fromId="22" toId="38">
</dataflow>
<dataflow id="436" from="trunc_ln456_6" to="d0_26" fromId="23" toId="39">
</dataflow>
<dataflow id="437" from="trunc_ln456_7" to="d1_45" fromId="24" toId="40">
</dataflow>
<dataflow id="438" from="trunc_ln456_8" to="d1_46" fromId="25" toId="41">
</dataflow>
<dataflow id="439" from="trunc_ln456_9" to="d0_27" fromId="26" toId="42">
</dataflow>
<dataflow id="440" from="trunc_ln456_s" to="d0_28" fromId="27" toId="43">
</dataflow>
<dataflow id="441" from="trunc_ln456_1" to="d1_47" fromId="28" toId="44">
</dataflow>
<dataflow id="442" from="trunc_ln456_10" to="d1_48" fromId="29" toId="45">
</dataflow>
<dataflow id="443" from="trunc_ln456_11" to="d0_29" fromId="30" toId="46">
</dataflow>
<dataflow id="444" from="trunc_ln456_12" to="d0_30" fromId="31" toId="47">
</dataflow>
<dataflow id="445" from="trunc_ln456_13" to="d1_49" fromId="32" toId="48">
</dataflow>
<dataflow id="446" from="trunc_ln456_14" to="d1_50" fromId="33" toId="49">
</dataflow>
<dataflow id="447" from="d0" to="muxLogicI0_to_d2_real" fromId="34" toId="50">
</dataflow>
<dataflow id="448" from="d1" to="muxLogicI1_to_d2_real" fromId="36" toId="51">
</dataflow>
<dataflow id="449" from="d0_24" to="muxLogicI0_to_d2_imag" fromId="35" toId="52">
</dataflow>
<dataflow id="450" from="d1_44" to="muxLogicI1_to_d2_imag" fromId="37" toId="53">
</dataflow>
<dataflow id="451" from="d0" to="muxLogicI0_to_d3_real" fromId="34" toId="54">
</dataflow>
<dataflow id="452" from="d1" to="muxLogicI1_to_d3_real" fromId="36" toId="55">
</dataflow>
<dataflow id="453" from="d0_24" to="muxLogicI0_to_d3_imag" fromId="35" toId="56">
</dataflow>
<dataflow id="454" from="d1_44" to="muxLogicI1_to_d3_imag" fromId="37" toId="57">
</dataflow>
<dataflow id="455" from="d0_25" to="muxLogicI0_to_d2_real_10" fromId="38" toId="58">
</dataflow>
<dataflow id="456" from="d1_45" to="muxLogicI1_to_d2_real_10" fromId="40" toId="59">
</dataflow>
<dataflow id="457" from="d0_26" to="muxLogicI0_to_d2_imag_10" fromId="39" toId="60">
</dataflow>
<dataflow id="458" from="d1_46" to="muxLogicI1_to_d2_imag_10" fromId="41" toId="61">
</dataflow>
<dataflow id="459" from="d0_25" to="muxLogicI0_to_d3_real_10" fromId="38" toId="62">
</dataflow>
<dataflow id="460" from="d1_45" to="muxLogicI1_to_d3_real_10" fromId="40" toId="63">
</dataflow>
<dataflow id="461" from="d0_26" to="muxLogicI0_to_d3_imag_10" fromId="39" toId="64">
</dataflow>
<dataflow id="462" from="d1_46" to="muxLogicI1_to_d3_imag_10" fromId="41" toId="65">
</dataflow>
<dataflow id="463" from="d0_27" to="muxLogicI0_to_d2_real_11" fromId="42" toId="66">
</dataflow>
<dataflow id="464" from="d1_47" to="muxLogicI1_to_d2_real_11" fromId="44" toId="67">
</dataflow>
<dataflow id="465" from="d0_28" to="muxLogicI0_to_d2_imag_11" fromId="43" toId="68">
</dataflow>
<dataflow id="466" from="d1_48" to="muxLogicI1_to_d2_imag_11" fromId="45" toId="69">
</dataflow>
<dataflow id="467" from="d0_27" to="muxLogicI0_to_d3_real_11" fromId="42" toId="70">
</dataflow>
<dataflow id="468" from="d1_47" to="muxLogicI1_to_d3_real_11" fromId="44" toId="71">
</dataflow>
<dataflow id="469" from="d0_28" to="muxLogicI0_to_d3_imag_11" fromId="43" toId="72">
</dataflow>
<dataflow id="470" from="d1_48" to="muxLogicI1_to_d3_imag_11" fromId="45" toId="73">
</dataflow>
<dataflow id="471" from="d0_29" to="muxLogicI0_to_d2_real_12" fromId="46" toId="74">
</dataflow>
<dataflow id="472" from="d1_49" to="muxLogicI1_to_d2_real_12" fromId="48" toId="75">
</dataflow>
<dataflow id="473" from="d0_30" to="muxLogicI0_to_d2_imag_12" fromId="47" toId="76">
</dataflow>
<dataflow id="474" from="d1_50" to="muxLogicI1_to_d2_imag_12" fromId="49" toId="77">
</dataflow>
<dataflow id="475" from="d0_29" to="muxLogicI0_to_d3_real_12" fromId="46" toId="78">
</dataflow>
<dataflow id="476" from="d1_49" to="muxLogicI1_to_d3_real_12" fromId="48" toId="79">
</dataflow>
<dataflow id="477" from="d0_30" to="muxLogicI0_to_d3_imag_12" fromId="47" toId="80">
</dataflow>
<dataflow id="478" from="d1_50" to="muxLogicI1_to_d3_imag_12" fromId="49" toId="81">
</dataflow>
<dataflow id="479" from="m1_load" to="icmp_ln451" fromId="14" toId="82">
</dataflow>
<dataflow id="481" from="StgValue_480" to="icmp_ln451" fromId="480" toId="82">
</dataflow>
<dataflow id="482" from="m" to="store_ln451" fromId="15" toId="83">
</dataflow>
<dataflow id="483" from="m1" to="store_ln451" fromId="8" toId="83">
</dataflow>
<dataflow id="484" from="icmp_ln451" to="br_ln451" fromId="82" toId="84">
</dataflow>
<dataflow id="485" from="d0" to="muxLogicI0_to_d2_real" fromId="34" toId="85">
</dataflow>
<dataflow id="486" from="d1" to="muxLogicI1_to_d2_real" fromId="36" toId="86">
</dataflow>
<dataflow id="487" from="d0" to="d2_real" fromId="34" toId="87">
</dataflow>
<dataflow id="488" from="d1" to="d2_real" fromId="36" toId="87">
</dataflow>
<dataflow id="489" from="d0_24" to="muxLogicI0_to_d2_imag" fromId="35" toId="88">
</dataflow>
<dataflow id="490" from="d1_44" to="muxLogicI1_to_d2_imag" fromId="37" toId="89">
</dataflow>
<dataflow id="491" from="d0_24" to="d2_imag" fromId="35" toId="90">
</dataflow>
<dataflow id="492" from="d1_44" to="d2_imag" fromId="37" toId="90">
</dataflow>
<dataflow id="493" from="d0" to="muxLogicI0_to_d3_real" fromId="34" toId="91">
</dataflow>
<dataflow id="494" from="d1" to="muxLogicI1_to_d3_real" fromId="36" toId="92">
</dataflow>
<dataflow id="495" from="d0" to="d3_real" fromId="34" toId="93">
</dataflow>
<dataflow id="496" from="d1" to="d3_real" fromId="36" toId="93">
</dataflow>
<dataflow id="497" from="d0_24" to="muxLogicI0_to_d3_imag" fromId="35" toId="94">
</dataflow>
<dataflow id="498" from="d1_44" to="muxLogicI1_to_d3_imag" fromId="37" toId="95">
</dataflow>
<dataflow id="499" from="d0_24" to="d3_imag" fromId="35" toId="96">
</dataflow>
<dataflow id="500" from="d1_44" to="d3_imag" fromId="37" toId="96">
</dataflow>
<dataflow id="501" from="d0_25" to="muxLogicI0_to_d2_real_10" fromId="38" toId="97">
</dataflow>
<dataflow id="502" from="d1_45" to="muxLogicI1_to_d2_real_10" fromId="40" toId="98">
</dataflow>
<dataflow id="503" from="d0_25" to="d2_real_10" fromId="38" toId="99">
</dataflow>
<dataflow id="504" from="d1_45" to="d2_real_10" fromId="40" toId="99">
</dataflow>
<dataflow id="505" from="d0_26" to="muxLogicI0_to_d2_imag_10" fromId="39" toId="100">
</dataflow>
<dataflow id="506" from="d1_46" to="muxLogicI1_to_d2_imag_10" fromId="41" toId="101">
</dataflow>
<dataflow id="507" from="d0_26" to="d2_imag_10" fromId="39" toId="102">
</dataflow>
<dataflow id="508" from="d1_46" to="d2_imag_10" fromId="41" toId="102">
</dataflow>
<dataflow id="509" from="d0_25" to="muxLogicI0_to_d3_real_10" fromId="38" toId="103">
</dataflow>
<dataflow id="510" from="d1_45" to="muxLogicI1_to_d3_real_10" fromId="40" toId="104">
</dataflow>
<dataflow id="511" from="d0_25" to="d3_real_10" fromId="38" toId="105">
</dataflow>
<dataflow id="512" from="d1_45" to="d3_real_10" fromId="40" toId="105">
</dataflow>
<dataflow id="513" from="d0_26" to="muxLogicI0_to_d3_imag_10" fromId="39" toId="106">
</dataflow>
<dataflow id="514" from="d1_46" to="muxLogicI1_to_d3_imag_10" fromId="41" toId="107">
</dataflow>
<dataflow id="515" from="d0_26" to="d3_imag_10" fromId="39" toId="108">
</dataflow>
<dataflow id="516" from="d1_46" to="d3_imag_10" fromId="41" toId="108">
</dataflow>
<dataflow id="517" from="d0_27" to="muxLogicI0_to_d2_real_11" fromId="42" toId="109">
</dataflow>
<dataflow id="518" from="d1_47" to="muxLogicI1_to_d2_real_11" fromId="44" toId="110">
</dataflow>
<dataflow id="519" from="d0_27" to="d2_real_11" fromId="42" toId="111">
</dataflow>
<dataflow id="520" from="d1_47" to="d2_real_11" fromId="44" toId="111">
</dataflow>
<dataflow id="521" from="d0_28" to="muxLogicI0_to_d2_imag_11" fromId="43" toId="112">
</dataflow>
<dataflow id="522" from="d1_48" to="muxLogicI1_to_d2_imag_11" fromId="45" toId="113">
</dataflow>
<dataflow id="523" from="d0_28" to="d2_imag_11" fromId="43" toId="114">
</dataflow>
<dataflow id="524" from="d1_48" to="d2_imag_11" fromId="45" toId="114">
</dataflow>
<dataflow id="525" from="d0_27" to="muxLogicI0_to_d3_real_11" fromId="42" toId="115">
</dataflow>
<dataflow id="526" from="d1_47" to="muxLogicI1_to_d3_real_11" fromId="44" toId="116">
</dataflow>
<dataflow id="527" from="d0_27" to="d3_real_11" fromId="42" toId="117">
</dataflow>
<dataflow id="528" from="d1_47" to="d3_real_11" fromId="44" toId="117">
</dataflow>
<dataflow id="529" from="d0_28" to="muxLogicI0_to_d3_imag_11" fromId="43" toId="118">
</dataflow>
<dataflow id="530" from="d1_48" to="muxLogicI1_to_d3_imag_11" fromId="45" toId="119">
</dataflow>
<dataflow id="531" from="d0_28" to="d3_imag_11" fromId="43" toId="120">
</dataflow>
<dataflow id="532" from="d1_48" to="d3_imag_11" fromId="45" toId="120">
</dataflow>
<dataflow id="533" from="d0_29" to="muxLogicI0_to_d2_real_12" fromId="46" toId="121">
</dataflow>
<dataflow id="534" from="d1_49" to="muxLogicI1_to_d2_real_12" fromId="48" toId="122">
</dataflow>
<dataflow id="535" from="d0_29" to="d2_real_12" fromId="46" toId="123">
</dataflow>
<dataflow id="536" from="d1_49" to="d2_real_12" fromId="48" toId="123">
</dataflow>
<dataflow id="537" from="d0_30" to="muxLogicI0_to_d2_imag_12" fromId="47" toId="124">
</dataflow>
<dataflow id="538" from="d1_50" to="muxLogicI1_to_d2_imag_12" fromId="49" toId="125">
</dataflow>
<dataflow id="539" from="d0_30" to="d2_imag_12" fromId="47" toId="126">
</dataflow>
<dataflow id="540" from="d1_50" to="d2_imag_12" fromId="49" toId="126">
</dataflow>
<dataflow id="541" from="d0_29" to="muxLogicI0_to_d3_real_12" fromId="46" toId="127">
</dataflow>
<dataflow id="542" from="d1_49" to="muxLogicI1_to_d3_real_12" fromId="48" toId="128">
</dataflow>
<dataflow id="543" from="d0_29" to="d3_real_12" fromId="46" toId="129">
</dataflow>
<dataflow id="544" from="d1_49" to="d3_real_12" fromId="48" toId="129">
</dataflow>
<dataflow id="545" from="d0_30" to="muxLogicI0_to_d3_imag_12" fromId="47" toId="130">
</dataflow>
<dataflow id="546" from="d1_50" to="muxLogicI1_to_d3_imag_12" fromId="49" toId="131">
</dataflow>
<dataflow id="547" from="d0_30" to="d3_imag_12" fromId="47" toId="132">
</dataflow>
<dataflow id="548" from="d1_50" to="d3_imag_12" fromId="49" toId="132">
</dataflow>
<dataflow id="549" from="d0" to="d2_real" fromId="34" toId="133">
</dataflow>
<dataflow id="550" from="d1" to="d2_real" fromId="36" toId="133">
</dataflow>
<dataflow id="551" from="d0_24" to="d2_imag" fromId="35" toId="134">
</dataflow>
<dataflow id="552" from="d1_44" to="d2_imag" fromId="37" toId="134">
</dataflow>
<dataflow id="553" from="d0" to="d3_real" fromId="34" toId="135">
</dataflow>
<dataflow id="554" from="d1" to="d3_real" fromId="36" toId="135">
</dataflow>
<dataflow id="555" from="d0_24" to="d3_imag" fromId="35" toId="136">
</dataflow>
<dataflow id="556" from="d1_44" to="d3_imag" fromId="37" toId="136">
</dataflow>
<dataflow id="557" from="d0_25" to="d2_real_10" fromId="38" toId="137">
</dataflow>
<dataflow id="558" from="d1_45" to="d2_real_10" fromId="40" toId="137">
</dataflow>
<dataflow id="559" from="d0_26" to="d2_imag_10" fromId="39" toId="138">
</dataflow>
<dataflow id="560" from="d1_46" to="d2_imag_10" fromId="41" toId="138">
</dataflow>
<dataflow id="561" from="d0_25" to="d3_real_10" fromId="38" toId="139">
</dataflow>
<dataflow id="562" from="d1_45" to="d3_real_10" fromId="40" toId="139">
</dataflow>
<dataflow id="563" from="d0_26" to="d3_imag_10" fromId="39" toId="140">
</dataflow>
<dataflow id="564" from="d1_46" to="d3_imag_10" fromId="41" toId="140">
</dataflow>
<dataflow id="565" from="d0_27" to="d2_real_11" fromId="42" toId="141">
</dataflow>
<dataflow id="566" from="d1_47" to="d2_real_11" fromId="44" toId="141">
</dataflow>
<dataflow id="567" from="d0_28" to="d2_imag_11" fromId="43" toId="142">
</dataflow>
<dataflow id="568" from="d1_48" to="d2_imag_11" fromId="45" toId="142">
</dataflow>
<dataflow id="569" from="d0_27" to="d3_real_11" fromId="42" toId="143">
</dataflow>
<dataflow id="570" from="d1_47" to="d3_real_11" fromId="44" toId="143">
</dataflow>
<dataflow id="571" from="d0_28" to="d3_imag_11" fromId="43" toId="144">
</dataflow>
<dataflow id="572" from="d1_48" to="d3_imag_11" fromId="45" toId="144">
</dataflow>
<dataflow id="573" from="d0_29" to="d2_real_12" fromId="46" toId="145">
</dataflow>
<dataflow id="574" from="d1_49" to="d2_real_12" fromId="48" toId="145">
</dataflow>
<dataflow id="575" from="d0_30" to="d2_imag_12" fromId="47" toId="146">
</dataflow>
<dataflow id="576" from="d1_50" to="d2_imag_12" fromId="49" toId="146">
</dataflow>
<dataflow id="577" from="d0_29" to="d3_real_12" fromId="46" toId="147">
</dataflow>
<dataflow id="578" from="d1_49" to="d3_real_12" fromId="48" toId="147">
</dataflow>
<dataflow id="579" from="d0_30" to="d3_imag_12" fromId="47" toId="148">
</dataflow>
<dataflow id="580" from="d1_50" to="d3_imag_12" fromId="49" toId="148">
</dataflow>
<dataflow id="581" from="d0" to="d2_real" fromId="34" toId="149">
</dataflow>
<dataflow id="582" from="d1" to="d2_real" fromId="36" toId="149">
</dataflow>
<dataflow id="583" from="d0_24" to="d2_imag" fromId="35" toId="150">
</dataflow>
<dataflow id="584" from="d1_44" to="d2_imag" fromId="37" toId="150">
</dataflow>
<dataflow id="585" from="d0" to="d3_real" fromId="34" toId="151">
</dataflow>
<dataflow id="586" from="d1" to="d3_real" fromId="36" toId="151">
</dataflow>
<dataflow id="587" from="d0_24" to="d3_imag" fromId="35" toId="152">
</dataflow>
<dataflow id="588" from="d1_44" to="d3_imag" fromId="37" toId="152">
</dataflow>
<dataflow id="589" from="d0_25" to="d2_real_10" fromId="38" toId="153">
</dataflow>
<dataflow id="590" from="d1_45" to="d2_real_10" fromId="40" toId="153">
</dataflow>
<dataflow id="591" from="d0_26" to="d2_imag_10" fromId="39" toId="154">
</dataflow>
<dataflow id="592" from="d1_46" to="d2_imag_10" fromId="41" toId="154">
</dataflow>
<dataflow id="593" from="d0_25" to="d3_real_10" fromId="38" toId="155">
</dataflow>
<dataflow id="594" from="d1_45" to="d3_real_10" fromId="40" toId="155">
</dataflow>
<dataflow id="595" from="d0_26" to="d3_imag_10" fromId="39" toId="156">
</dataflow>
<dataflow id="596" from="d1_46" to="d3_imag_10" fromId="41" toId="156">
</dataflow>
<dataflow id="597" from="d0_27" to="d2_real_11" fromId="42" toId="157">
</dataflow>
<dataflow id="598" from="d1_47" to="d2_real_11" fromId="44" toId="157">
</dataflow>
<dataflow id="599" from="d0_28" to="d2_imag_11" fromId="43" toId="158">
</dataflow>
<dataflow id="600" from="d1_48" to="d2_imag_11" fromId="45" toId="158">
</dataflow>
<dataflow id="601" from="d0_27" to="d3_real_11" fromId="42" toId="159">
</dataflow>
<dataflow id="602" from="d1_47" to="d3_real_11" fromId="44" toId="159">
</dataflow>
<dataflow id="603" from="d0_28" to="d3_imag_11" fromId="43" toId="160">
</dataflow>
<dataflow id="604" from="d1_48" to="d3_imag_11" fromId="45" toId="160">
</dataflow>
<dataflow id="605" from="d0_29" to="d2_real_12" fromId="46" toId="161">
</dataflow>
<dataflow id="606" from="d1_49" to="d2_real_12" fromId="48" toId="161">
</dataflow>
<dataflow id="607" from="d0_30" to="d2_imag_12" fromId="47" toId="162">
</dataflow>
<dataflow id="608" from="d1_50" to="d2_imag_12" fromId="49" toId="162">
</dataflow>
<dataflow id="609" from="d0_29" to="d3_real_12" fromId="46" toId="163">
</dataflow>
<dataflow id="610" from="d1_49" to="d3_real_12" fromId="48" toId="163">
</dataflow>
<dataflow id="611" from="d0_30" to="d3_imag_12" fromId="47" toId="164">
</dataflow>
<dataflow id="612" from="d1_50" to="d3_imag_12" fromId="49" toId="164">
</dataflow>
<dataflow id="614" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="613" toId="165">
</dataflow>
<dataflow id="615" from="StgValue_269" to="specpipeline_ln0" fromId="269" toId="165">
</dataflow>
<dataflow id="616" from="StgValue_276" to="specpipeline_ln0" fromId="276" toId="165">
</dataflow>
<dataflow id="617" from="StgValue_276" to="specpipeline_ln0" fromId="276" toId="165">
</dataflow>
<dataflow id="618" from="StgValue_276" to="specpipeline_ln0" fromId="276" toId="165">
</dataflow>
<dataflow id="619" from="empty_73" to="specpipeline_ln0" fromId="279" toId="165">
</dataflow>
<dataflow id="621" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln451" fromId="620" toId="166">
</dataflow>
<dataflow id="622" from="StgValue_319" to="speclooptripcount_ln451" fromId="319" toId="166">
</dataflow>
<dataflow id="623" from="StgValue_319" to="speclooptripcount_ln451" fromId="319" toId="166">
</dataflow>
<dataflow id="624" from="StgValue_319" to="speclooptripcount_ln451" fromId="319" toId="166">
</dataflow>
<dataflow id="626" from="_ssdm_op_SpecLoopName" to="specloopname_ln451" fromId="625" toId="167">
</dataflow>
<dataflow id="628" from="empty_59" to="specloopname_ln451" fromId="627" toId="167">
</dataflow>
<dataflow id="629" from="_ssdm_op_SpecPerformance" to="specperformance_ln452" fromId="316" toId="168">
</dataflow>
<dataflow id="630" from="StgValue_269" to="specperformance_ln452" fromId="269" toId="168">
</dataflow>
<dataflow id="631" from="StgValue_319" to="specperformance_ln452" fromId="319" toId="168">
</dataflow>
<dataflow id="632" from="StgValue_321" to="specperformance_ln452" fromId="321" toId="168">
</dataflow>
<dataflow id="633" from="StgValue_321" to="specperformance_ln452" fromId="321" toId="168">
</dataflow>
<dataflow id="634" from="StgValue_321" to="specperformance_ln452" fromId="321" toId="168">
</dataflow>
<dataflow id="635" from="StgValue_321" to="specperformance_ln452" fromId="321" toId="168">
</dataflow>
<dataflow id="636" from="StgValue_321" to="specperformance_ln452" fromId="321" toId="168">
</dataflow>
<dataflow id="637" from="StgValue_276" to="specperformance_ln452" fromId="276" toId="168">
</dataflow>
<dataflow id="638" from="empty_73" to="specperformance_ln452" fromId="279" toId="168">
</dataflow>
<dataflow id="640" from="_ssdm_op_SpecRegionBegin" to="rbegin2" fromId="639" toId="169">
</dataflow>
<dataflow id="642" from="empty_99" to="rbegin2" fromId="641" toId="169">
</dataflow>
<dataflow id="643" from="d0" to="d2_real" fromId="34" toId="170">
</dataflow>
<dataflow id="644" from="d1" to="d2_real" fromId="36" toId="170">
</dataflow>
<dataflow id="646" from="_ssdm_op_SpecFUCore" to="specfucore_ln425" fromId="645" toId="171">
</dataflow>
<dataflow id="647" from="d2_real" to="specfucore_ln425" fromId="170" toId="171">
</dataflow>
<dataflow id="649" from="StgValue_648" to="specfucore_ln425" fromId="648" toId="171">
</dataflow>
<dataflow id="651" from="StgValue_650" to="specfucore_ln425" fromId="650" toId="171">
</dataflow>
<dataflow id="653" from="StgValue_652" to="specfucore_ln425" fromId="652" toId="171">
</dataflow>
<dataflow id="655" from="_ssdm_op_SpecRegionEnd" to="rend14" fromId="654" toId="172">
</dataflow>
<dataflow id="656" from="empty_99" to="rend14" fromId="641" toId="172">
</dataflow>
<dataflow id="657" from="rbegin2" to="rend14" fromId="169" toId="172">
</dataflow>
<dataflow id="658" from="_ssdm_op_SpecRegionBegin" to="rbegin4" fromId="639" toId="173">
</dataflow>
<dataflow id="660" from="empty_98" to="rbegin4" fromId="659" toId="173">
</dataflow>
<dataflow id="661" from="d0_24" to="d2_imag" fromId="35" toId="174">
</dataflow>
<dataflow id="662" from="d1_44" to="d2_imag" fromId="37" toId="174">
</dataflow>
<dataflow id="663" from="_ssdm_op_SpecFUCore" to="specfucore_ln426" fromId="645" toId="175">
</dataflow>
<dataflow id="664" from="d2_imag" to="specfucore_ln426" fromId="174" toId="175">
</dataflow>
<dataflow id="665" from="StgValue_648" to="specfucore_ln426" fromId="648" toId="175">
</dataflow>
<dataflow id="666" from="StgValue_650" to="specfucore_ln426" fromId="650" toId="175">
</dataflow>
<dataflow id="667" from="StgValue_652" to="specfucore_ln426" fromId="652" toId="175">
</dataflow>
<dataflow id="668" from="_ssdm_op_SpecRegionEnd" to="rend12" fromId="654" toId="176">
</dataflow>
<dataflow id="669" from="empty_98" to="rend12" fromId="659" toId="176">
</dataflow>
<dataflow id="670" from="rbegin4" to="rend12" fromId="173" toId="176">
</dataflow>
<dataflow id="671" from="_ssdm_op_SpecRegionBegin" to="rbegin9" fromId="639" toId="177">
</dataflow>
<dataflow id="673" from="empty_97" to="rbegin9" fromId="672" toId="177">
</dataflow>
<dataflow id="674" from="d0" to="d3_real" fromId="34" toId="178">
</dataflow>
<dataflow id="675" from="d1" to="d3_real" fromId="36" toId="178">
</dataflow>
<dataflow id="676" from="_ssdm_op_SpecFUCore" to="specfucore_ln427" fromId="645" toId="179">
</dataflow>
<dataflow id="677" from="d3_real" to="specfucore_ln427" fromId="178" toId="179">
</dataflow>
<dataflow id="679" from="StgValue_678" to="specfucore_ln427" fromId="678" toId="179">
</dataflow>
<dataflow id="680" from="StgValue_650" to="specfucore_ln427" fromId="650" toId="179">
</dataflow>
<dataflow id="681" from="StgValue_652" to="specfucore_ln427" fromId="652" toId="179">
</dataflow>
<dataflow id="682" from="_ssdm_op_SpecRegionEnd" to="rend10" fromId="654" toId="180">
</dataflow>
<dataflow id="683" from="empty_97" to="rend10" fromId="672" toId="180">
</dataflow>
<dataflow id="684" from="rbegin9" to="rend10" fromId="177" toId="180">
</dataflow>
<dataflow id="685" from="_ssdm_op_SpecRegionBegin" to="rbegin7" fromId="639" toId="181">
</dataflow>
<dataflow id="687" from="empty_58" to="rbegin7" fromId="686" toId="181">
</dataflow>
<dataflow id="688" from="d0_24" to="d3_imag" fromId="35" toId="182">
</dataflow>
<dataflow id="689" from="d1_44" to="d3_imag" fromId="37" toId="182">
</dataflow>
<dataflow id="690" from="_ssdm_op_SpecFUCore" to="specfucore_ln428" fromId="645" toId="183">
</dataflow>
<dataflow id="691" from="d3_imag" to="specfucore_ln428" fromId="182" toId="183">
</dataflow>
<dataflow id="692" from="StgValue_678" to="specfucore_ln428" fromId="678" toId="183">
</dataflow>
<dataflow id="693" from="StgValue_650" to="specfucore_ln428" fromId="650" toId="183">
</dataflow>
<dataflow id="694" from="StgValue_652" to="specfucore_ln428" fromId="652" toId="183">
</dataflow>
<dataflow id="695" from="_ssdm_op_SpecRegionEnd" to="rend8" fromId="654" toId="184">
</dataflow>
<dataflow id="696" from="empty_58" to="rend8" fromId="686" toId="184">
</dataflow>
<dataflow id="697" from="rbegin7" to="rend8" fromId="181" toId="184">
</dataflow>
<dataflow id="698" from="_ssdm_op_SpecRegionBegin" to="rbegin5" fromId="639" toId="185">
</dataflow>
<dataflow id="700" from="empty_47" to="rbegin5" fromId="699" toId="185">
</dataflow>
<dataflow id="701" from="d0_25" to="d2_real_10" fromId="38" toId="186">
</dataflow>
<dataflow id="702" from="d1_45" to="d2_real_10" fromId="40" toId="186">
</dataflow>
<dataflow id="703" from="_ssdm_op_SpecFUCore" to="specfucore_ln425" fromId="645" toId="187">
</dataflow>
<dataflow id="704" from="d2_real_10" to="specfucore_ln425" fromId="186" toId="187">
</dataflow>
<dataflow id="705" from="StgValue_648" to="specfucore_ln425" fromId="648" toId="187">
</dataflow>
<dataflow id="706" from="StgValue_650" to="specfucore_ln425" fromId="650" toId="187">
</dataflow>
<dataflow id="707" from="StgValue_652" to="specfucore_ln425" fromId="652" toId="187">
</dataflow>
<dataflow id="708" from="_ssdm_op_SpecRegionEnd" to="rend6" fromId="654" toId="188">
</dataflow>
<dataflow id="709" from="empty_47" to="rend6" fromId="699" toId="188">
</dataflow>
<dataflow id="710" from="rbegin5" to="rend6" fromId="185" toId="188">
</dataflow>
<dataflow id="711" from="_ssdm_op_SpecRegionBegin" to="rbegin3" fromId="639" toId="189">
</dataflow>
<dataflow id="713" from="empty_48" to="rbegin3" fromId="712" toId="189">
</dataflow>
<dataflow id="714" from="d0_26" to="d2_imag_10" fromId="39" toId="190">
</dataflow>
<dataflow id="715" from="d1_46" to="d2_imag_10" fromId="41" toId="190">
</dataflow>
<dataflow id="716" from="_ssdm_op_SpecFUCore" to="specfucore_ln426" fromId="645" toId="191">
</dataflow>
<dataflow id="717" from="d2_imag_10" to="specfucore_ln426" fromId="190" toId="191">
</dataflow>
<dataflow id="718" from="StgValue_648" to="specfucore_ln426" fromId="648" toId="191">
</dataflow>
<dataflow id="719" from="StgValue_650" to="specfucore_ln426" fromId="650" toId="191">
</dataflow>
<dataflow id="720" from="StgValue_652" to="specfucore_ln426" fromId="652" toId="191">
</dataflow>
<dataflow id="721" from="_ssdm_op_SpecRegionEnd" to="rend4" fromId="654" toId="192">
</dataflow>
<dataflow id="722" from="empty_48" to="rend4" fromId="712" toId="192">
</dataflow>
<dataflow id="723" from="rbegin3" to="rend4" fromId="189" toId="192">
</dataflow>
<dataflow id="724" from="_ssdm_op_SpecRegionBegin" to="rbegin6" fromId="639" toId="193">
</dataflow>
<dataflow id="726" from="empty_96" to="rbegin6" fromId="725" toId="193">
</dataflow>
<dataflow id="727" from="d0_25" to="d3_real_10" fromId="38" toId="194">
</dataflow>
<dataflow id="728" from="d1_45" to="d3_real_10" fromId="40" toId="194">
</dataflow>
<dataflow id="729" from="_ssdm_op_SpecFUCore" to="specfucore_ln427" fromId="645" toId="195">
</dataflow>
<dataflow id="730" from="d3_real_10" to="specfucore_ln427" fromId="194" toId="195">
</dataflow>
<dataflow id="731" from="StgValue_678" to="specfucore_ln427" fromId="678" toId="195">
</dataflow>
<dataflow id="732" from="StgValue_650" to="specfucore_ln427" fromId="650" toId="195">
</dataflow>
<dataflow id="733" from="StgValue_652" to="specfucore_ln427" fromId="652" toId="195">
</dataflow>
<dataflow id="734" from="_ssdm_op_SpecRegionEnd" to="rend30" fromId="654" toId="196">
</dataflow>
<dataflow id="735" from="empty_96" to="rend30" fromId="725" toId="196">
</dataflow>
<dataflow id="736" from="rbegin6" to="rend30" fromId="193" toId="196">
</dataflow>
<dataflow id="737" from="_ssdm_op_SpecRegionBegin" to="rbegin8" fromId="639" toId="197">
</dataflow>
<dataflow id="739" from="empty_49" to="rbegin8" fromId="738" toId="197">
</dataflow>
<dataflow id="740" from="d0_26" to="d3_imag_10" fromId="39" toId="198">
</dataflow>
<dataflow id="741" from="d1_46" to="d3_imag_10" fromId="41" toId="198">
</dataflow>
<dataflow id="742" from="_ssdm_op_SpecFUCore" to="specfucore_ln428" fromId="645" toId="199">
</dataflow>
<dataflow id="743" from="d3_imag_10" to="specfucore_ln428" fromId="198" toId="199">
</dataflow>
<dataflow id="744" from="StgValue_678" to="specfucore_ln428" fromId="678" toId="199">
</dataflow>
<dataflow id="745" from="StgValue_650" to="specfucore_ln428" fromId="650" toId="199">
</dataflow>
<dataflow id="746" from="StgValue_652" to="specfucore_ln428" fromId="652" toId="199">
</dataflow>
<dataflow id="747" from="_ssdm_op_SpecRegionEnd" to="rend28" fromId="654" toId="200">
</dataflow>
<dataflow id="748" from="empty_49" to="rend28" fromId="738" toId="200">
</dataflow>
<dataflow id="749" from="rbegin8" to="rend28" fromId="197" toId="200">
</dataflow>
<dataflow id="750" from="_ssdm_op_SpecRegionBegin" to="rbegin10" fromId="639" toId="201">
</dataflow>
<dataflow id="752" from="empty_50" to="rbegin10" fromId="751" toId="201">
</dataflow>
<dataflow id="753" from="d0_27" to="d2_real_11" fromId="42" toId="202">
</dataflow>
<dataflow id="754" from="d1_47" to="d2_real_11" fromId="44" toId="202">
</dataflow>
<dataflow id="755" from="_ssdm_op_SpecFUCore" to="specfucore_ln425" fromId="645" toId="203">
</dataflow>
<dataflow id="756" from="d2_real_11" to="specfucore_ln425" fromId="202" toId="203">
</dataflow>
<dataflow id="757" from="StgValue_648" to="specfucore_ln425" fromId="648" toId="203">
</dataflow>
<dataflow id="758" from="StgValue_650" to="specfucore_ln425" fromId="650" toId="203">
</dataflow>
<dataflow id="759" from="StgValue_652" to="specfucore_ln425" fromId="652" toId="203">
</dataflow>
<dataflow id="760" from="_ssdm_op_SpecRegionEnd" to="rend26" fromId="654" toId="204">
</dataflow>
<dataflow id="761" from="empty_50" to="rend26" fromId="751" toId="204">
</dataflow>
<dataflow id="762" from="rbegin10" to="rend26" fromId="201" toId="204">
</dataflow>
<dataflow id="763" from="_ssdm_op_SpecRegionBegin" to="rbegin11" fromId="639" toId="205">
</dataflow>
<dataflow id="765" from="empty_51" to="rbegin11" fromId="764" toId="205">
</dataflow>
<dataflow id="766" from="d0_28" to="d2_imag_11" fromId="43" toId="206">
</dataflow>
<dataflow id="767" from="d1_48" to="d2_imag_11" fromId="45" toId="206">
</dataflow>
<dataflow id="768" from="_ssdm_op_SpecFUCore" to="specfucore_ln426" fromId="645" toId="207">
</dataflow>
<dataflow id="769" from="d2_imag_11" to="specfucore_ln426" fromId="206" toId="207">
</dataflow>
<dataflow id="770" from="StgValue_648" to="specfucore_ln426" fromId="648" toId="207">
</dataflow>
<dataflow id="771" from="StgValue_650" to="specfucore_ln426" fromId="650" toId="207">
</dataflow>
<dataflow id="772" from="StgValue_652" to="specfucore_ln426" fromId="652" toId="207">
</dataflow>
<dataflow id="773" from="_ssdm_op_SpecRegionEnd" to="rend24" fromId="654" toId="208">
</dataflow>
<dataflow id="774" from="empty_51" to="rend24" fromId="764" toId="208">
</dataflow>
<dataflow id="775" from="rbegin11" to="rend24" fromId="205" toId="208">
</dataflow>
<dataflow id="776" from="_ssdm_op_SpecRegionBegin" to="rbegin12" fromId="639" toId="209">
</dataflow>
<dataflow id="778" from="empty_52" to="rbegin12" fromId="777" toId="209">
</dataflow>
<dataflow id="779" from="d0_27" to="d3_real_11" fromId="42" toId="210">
</dataflow>
<dataflow id="780" from="d1_47" to="d3_real_11" fromId="44" toId="210">
</dataflow>
<dataflow id="781" from="_ssdm_op_SpecFUCore" to="specfucore_ln427" fromId="645" toId="211">
</dataflow>
<dataflow id="782" from="d3_real_11" to="specfucore_ln427" fromId="210" toId="211">
</dataflow>
<dataflow id="783" from="StgValue_678" to="specfucore_ln427" fromId="678" toId="211">
</dataflow>
<dataflow id="784" from="StgValue_650" to="specfucore_ln427" fromId="650" toId="211">
</dataflow>
<dataflow id="785" from="StgValue_652" to="specfucore_ln427" fromId="652" toId="211">
</dataflow>
<dataflow id="786" from="_ssdm_op_SpecRegionEnd" to="rend22" fromId="654" toId="212">
</dataflow>
<dataflow id="787" from="empty_52" to="rend22" fromId="777" toId="212">
</dataflow>
<dataflow id="788" from="rbegin12" to="rend22" fromId="209" toId="212">
</dataflow>
<dataflow id="789" from="_ssdm_op_SpecRegionBegin" to="rbegin13" fromId="639" toId="213">
</dataflow>
<dataflow id="791" from="empty_65" to="rbegin13" fromId="790" toId="213">
</dataflow>
<dataflow id="792" from="d0_28" to="d3_imag_11" fromId="43" toId="214">
</dataflow>
<dataflow id="793" from="d1_48" to="d3_imag_11" fromId="45" toId="214">
</dataflow>
<dataflow id="794" from="_ssdm_op_SpecFUCore" to="specfucore_ln428" fromId="645" toId="215">
</dataflow>
<dataflow id="795" from="d3_imag_11" to="specfucore_ln428" fromId="214" toId="215">
</dataflow>
<dataflow id="796" from="StgValue_678" to="specfucore_ln428" fromId="678" toId="215">
</dataflow>
<dataflow id="797" from="StgValue_650" to="specfucore_ln428" fromId="650" toId="215">
</dataflow>
<dataflow id="798" from="StgValue_652" to="specfucore_ln428" fromId="652" toId="215">
</dataflow>
<dataflow id="799" from="_ssdm_op_SpecRegionEnd" to="rend20" fromId="654" toId="216">
</dataflow>
<dataflow id="800" from="empty_65" to="rend20" fromId="790" toId="216">
</dataflow>
<dataflow id="801" from="rbegin13" to="rend20" fromId="213" toId="216">
</dataflow>
<dataflow id="802" from="_ssdm_op_SpecRegionBegin" to="rbegin14" fromId="639" toId="217">
</dataflow>
<dataflow id="804" from="empty_18" to="rbegin14" fromId="803" toId="217">
</dataflow>
<dataflow id="805" from="d0_29" to="d2_real_12" fromId="46" toId="218">
</dataflow>
<dataflow id="806" from="d1_49" to="d2_real_12" fromId="48" toId="218">
</dataflow>
<dataflow id="807" from="_ssdm_op_SpecFUCore" to="specfucore_ln425" fromId="645" toId="219">
</dataflow>
<dataflow id="808" from="d2_real_12" to="specfucore_ln425" fromId="218" toId="219">
</dataflow>
<dataflow id="809" from="StgValue_648" to="specfucore_ln425" fromId="648" toId="219">
</dataflow>
<dataflow id="810" from="StgValue_650" to="specfucore_ln425" fromId="650" toId="219">
</dataflow>
<dataflow id="811" from="StgValue_652" to="specfucore_ln425" fromId="652" toId="219">
</dataflow>
<dataflow id="812" from="_ssdm_op_SpecRegionEnd" to="rend18" fromId="654" toId="220">
</dataflow>
<dataflow id="813" from="empty_18" to="rend18" fromId="803" toId="220">
</dataflow>
<dataflow id="814" from="rbegin14" to="rend18" fromId="217" toId="220">
</dataflow>
<dataflow id="815" from="_ssdm_op_SpecRegionBegin" to="rbegin15" fromId="639" toId="221">
</dataflow>
<dataflow id="817" from="empty_43" to="rbegin15" fromId="816" toId="221">
</dataflow>
<dataflow id="818" from="d0_30" to="d2_imag_12" fromId="47" toId="222">
</dataflow>
<dataflow id="819" from="d1_50" to="d2_imag_12" fromId="49" toId="222">
</dataflow>
<dataflow id="820" from="_ssdm_op_SpecFUCore" to="specfucore_ln426" fromId="645" toId="223">
</dataflow>
<dataflow id="821" from="d2_imag_12" to="specfucore_ln426" fromId="222" toId="223">
</dataflow>
<dataflow id="822" from="StgValue_648" to="specfucore_ln426" fromId="648" toId="223">
</dataflow>
<dataflow id="823" from="StgValue_650" to="specfucore_ln426" fromId="650" toId="223">
</dataflow>
<dataflow id="824" from="StgValue_652" to="specfucore_ln426" fromId="652" toId="223">
</dataflow>
<dataflow id="825" from="_ssdm_op_SpecRegionEnd" to="rend16" fromId="654" toId="224">
</dataflow>
<dataflow id="826" from="empty_43" to="rend16" fromId="816" toId="224">
</dataflow>
<dataflow id="827" from="rbegin15" to="rend16" fromId="221" toId="224">
</dataflow>
<dataflow id="828" from="_ssdm_op_SpecRegionBegin" to="rbegin1" fromId="639" toId="225">
</dataflow>
<dataflow id="830" from="empty_56" to="rbegin1" fromId="829" toId="225">
</dataflow>
<dataflow id="831" from="d0_29" to="d3_real_12" fromId="46" toId="226">
</dataflow>
<dataflow id="832" from="d1_49" to="d3_real_12" fromId="48" toId="226">
</dataflow>
<dataflow id="833" from="_ssdm_op_SpecFUCore" to="specfucore_ln427" fromId="645" toId="227">
</dataflow>
<dataflow id="834" from="d3_real_12" to="specfucore_ln427" fromId="226" toId="227">
</dataflow>
<dataflow id="835" from="StgValue_678" to="specfucore_ln427" fromId="678" toId="227">
</dataflow>
<dataflow id="836" from="StgValue_650" to="specfucore_ln427" fromId="650" toId="227">
</dataflow>
<dataflow id="837" from="StgValue_652" to="specfucore_ln427" fromId="652" toId="227">
</dataflow>
<dataflow id="838" from="_ssdm_op_SpecRegionEnd" to="rend2" fromId="654" toId="228">
</dataflow>
<dataflow id="839" from="empty_56" to="rend2" fromId="829" toId="228">
</dataflow>
<dataflow id="840" from="rbegin1" to="rend2" fromId="225" toId="228">
</dataflow>
<dataflow id="841" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="639" toId="229">
</dataflow>
<dataflow id="843" from="empty_29" to="rbegin" fromId="842" toId="229">
</dataflow>
<dataflow id="844" from="d0_30" to="d3_imag_12" fromId="47" toId="230">
</dataflow>
<dataflow id="845" from="d1_50" to="d3_imag_12" fromId="49" toId="230">
</dataflow>
<dataflow id="846" from="_ssdm_op_SpecFUCore" to="specfucore_ln428" fromId="645" toId="231">
</dataflow>
<dataflow id="847" from="d3_imag_12" to="specfucore_ln428" fromId="230" toId="231">
</dataflow>
<dataflow id="848" from="StgValue_678" to="specfucore_ln428" fromId="678" toId="231">
</dataflow>
<dataflow id="849" from="StgValue_650" to="specfucore_ln428" fromId="650" toId="231">
</dataflow>
<dataflow id="850" from="StgValue_652" to="specfucore_ln428" fromId="652" toId="231">
</dataflow>
<dataflow id="851" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="654" toId="232">
</dataflow>
<dataflow id="852" from="empty_29" to="rend" fromId="842" toId="232">
</dataflow>
<dataflow id="853" from="rbegin" to="rend" fromId="229" toId="232">
</dataflow>
<dataflow id="854" from="d2_real" to="bitcast_ln466" fromId="170" toId="233">
</dataflow>
<dataflow id="855" from="d2_imag" to="bitcast_ln466_1" fromId="174" toId="234">
</dataflow>
<dataflow id="856" from="d3_real" to="bitcast_ln466_2" fromId="178" toId="235">
</dataflow>
<dataflow id="857" from="d3_imag" to="bitcast_ln466_3" fromId="182" toId="236">
</dataflow>
<dataflow id="858" from="d2_real_10" to="bitcast_ln466_4" fromId="186" toId="237">
</dataflow>
<dataflow id="859" from="d2_imag_10" to="bitcast_ln466_5" fromId="190" toId="238">
</dataflow>
<dataflow id="860" from="d3_real_10" to="bitcast_ln466_6" fromId="194" toId="239">
</dataflow>
<dataflow id="861" from="d3_imag_10" to="bitcast_ln466_7" fromId="198" toId="240">
</dataflow>
<dataflow id="862" from="d2_real_11" to="bitcast_ln466_8" fromId="202" toId="241">
</dataflow>
<dataflow id="863" from="d2_imag_11" to="bitcast_ln466_9" fromId="206" toId="242">
</dataflow>
<dataflow id="864" from="d3_real_11" to="bitcast_ln466_10" fromId="210" toId="243">
</dataflow>
<dataflow id="865" from="d3_imag_11" to="bitcast_ln466_11" fromId="214" toId="244">
</dataflow>
<dataflow id="866" from="d2_real_12" to="bitcast_ln466_12" fromId="218" toId="245">
</dataflow>
<dataflow id="867" from="d2_imag_12" to="bitcast_ln466_13" fromId="222" toId="246">
</dataflow>
<dataflow id="868" from="d3_real_12" to="bitcast_ln466_14" fromId="226" toId="247">
</dataflow>
<dataflow id="869" from="d3_imag_12" to="bitcast_ln466_15" fromId="230" toId="248">
</dataflow>
<dataflow id="871" from="_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32" to="or_ln466_s" fromId="870" toId="249">
</dataflow>
<dataflow id="872" from="bitcast_ln466_15" to="or_ln466_s" fromId="248" toId="249">
</dataflow>
<dataflow id="873" from="bitcast_ln466_14" to="or_ln466_s" fromId="247" toId="249">
</dataflow>
<dataflow id="874" from="bitcast_ln466_13" to="or_ln466_s" fromId="246" toId="249">
</dataflow>
<dataflow id="875" from="bitcast_ln466_12" to="or_ln466_s" fromId="245" toId="249">
</dataflow>
<dataflow id="876" from="bitcast_ln466_11" to="or_ln466_s" fromId="244" toId="249">
</dataflow>
<dataflow id="877" from="bitcast_ln466_10" to="or_ln466_s" fromId="243" toId="249">
</dataflow>
<dataflow id="878" from="bitcast_ln466_9" to="or_ln466_s" fromId="242" toId="249">
</dataflow>
<dataflow id="879" from="bitcast_ln466_8" to="or_ln466_s" fromId="241" toId="249">
</dataflow>
<dataflow id="880" from="bitcast_ln466_7" to="or_ln466_s" fromId="240" toId="249">
</dataflow>
<dataflow id="881" from="bitcast_ln466_6" to="or_ln466_s" fromId="239" toId="249">
</dataflow>
<dataflow id="882" from="bitcast_ln466_5" to="or_ln466_s" fromId="238" toId="249">
</dataflow>
<dataflow id="883" from="bitcast_ln466_4" to="or_ln466_s" fromId="237" toId="249">
</dataflow>
<dataflow id="884" from="bitcast_ln466_3" to="or_ln466_s" fromId="236" toId="249">
</dataflow>
<dataflow id="885" from="bitcast_ln466_2" to="or_ln466_s" fromId="235" toId="249">
</dataflow>
<dataflow id="886" from="bitcast_ln466_1" to="or_ln466_s" fromId="234" toId="249">
</dataflow>
<dataflow id="887" from="bitcast_ln466" to="or_ln466_s" fromId="233" toId="249">
</dataflow>
<dataflow id="888" from="or_ln466_s" to="muxLogicFIFOData_to_write_ln466" fromId="249" toId="250">
</dataflow>
<dataflow id="890" from="_ssdm_op_Write.ap_fifo.volatile.i512P0A" to="write_ln466" fromId="889" toId="251">
</dataflow>
<dataflow id="891" from="data_s1_stream_vector" to="write_ln466" fromId="268" toId="251">
</dataflow>
<dataflow id="892" from="or_ln466_s" to="write_ln466" fromId="249" toId="251">
</dataflow>
<dataflow id="893" from="icmp_ln451" to="StgValue_6" fromId="82" toId="6">
</dataflow>
</dataflows>


</stg>
