Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 628b25fecca4487891ba89ca04669033 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot carry_select_adder_tb_behav xil_defaultlib.carry_select_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [D:/Xilinx/Projects/ass5_carry_select_adder/ass5_carry_select_adder.srcs/sources_1/new/carry_select_adder.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [D:/Xilinx/Projects/ass5_carry_select_adder/ass5_carry_select_adder.srcs/sources_1/new/carry_select_adder.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [D:/Xilinx/Projects/ass5_carry_select_adder/ass5_carry_select_adder.srcs/sources_1/new/carry_select_adder.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'out' [D:/Xilinx/Projects/ass5_carry_select_adder/ass5_carry_select_adder.srcs/sources_1/new/carry_select_adder.v:39]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
