============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12562/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Fri Sep  6 16:45:39 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(61)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(62)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(63)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 33 in CPLD_SOC_AHB_TOP.v(111)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 32 in CPLD_SOC_AHB_TOP.v(112)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-5007 WARNING: redeclaration of ansi port 'N' is not allowed in src/UART.v(265)
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45BG256B"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      C13      |    gpio    
ARC-1001 :        initn       |      A13      |    gpio    
ARC-1001 :      programn      |      B10      |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  A6/B8/A7/C6  |  dedicated  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  3.927406s wall, 3.572423s user + 0.124801s system = 3.697224s CPU (94.1%)

RUN-1004 : used memory is 257 MB, reserved memory is 237 MB, peak memory is 257 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(61)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(62)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 37 in CPLD_SOC_AHB_TOP.v(63)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 33 in CPLD_SOC_AHB_TOP.v(111)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 32 in CPLD_SOC_AHB_TOP.v(112)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/UART.v
HDL-5007 WARNING: redeclaration of ansi port 'N' is not allowed in src/UART.v(265)
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file src/UART.v
HDL-8007 ERROR: syntax error near '0' in src/UART.v(14)
HDL-1007 : Verilog file 'src/UART.v' ignored due to errors
HDL-1007 : analyze verilog file src/UART.v
HDL-8007 ERROR: syntax error near '0' in src/UART.v(14)
HDL-1007 : Verilog file 'src/UART.v' ignored due to errors
HDL-1007 : analyze verilog file src/UART.v
HDL-8007 ERROR: syntax error near '0' in src/UART.v(14)
HDL-1007 : Verilog file 'src/UART.v' ignored due to errors
HDL-1007 : analyze verilog file src/UART.v
HDL-8007 ERROR: syntax error near '0' in src/UART.v(15)
HDL-1007 : Verilog file 'src/UART.v' ignored due to errors
HDL-1007 : analyze verilog file src/UART.v
HDL-8007 ERROR: syntax error near '0' in src/UART.v(13)
HDL-1007 : Verilog file 'src/UART.v' ignored due to errors
HDL-1007 : analyze verilog file src/UART.v
HDL-8007 ERROR: syntax error near '0' in src/UART.v(15)
HDL-1007 : Verilog file 'src/UART.v' ignored due to errors
HDL-1007 : analyze verilog file src/UART.v
HDL-8007 ERROR: syntax error near '0' in src/UART.v(18)
HDL-1007 : Verilog file 'src/UART.v' ignored due to errors
HDL-1007 : analyze verilog file src/UART.v
HDL-5007 WARNING: redeclaration of ansi port 'N' is not allowed in src/UART.v(266)
HDL-8007 ERROR: syntax error near '0' in src/UART.v(279)
HDL-8007 ERROR: syntax error near '0' in src/UART.v(280)
HDL-8007 ERROR: syntax error near '0' in src/UART.v(281)
HDL-8007 ERROR: syntax error near '0' in src/UART.v(282)
HDL-8007 ERROR: syntax error near '0' in src/UART.v(283)
HDL-8007 ERROR: syntax error near '0' in src/UART.v(284)
HDL-8007 ERROR: syntax error near '0' in src/UART.v(285)
HDL-8007 ERROR: syntax error near '0' in src/UART.v(286)
HDL-8007 ERROR: syntax error near '0' in src/UART.v(287)
HDL-8007 ERROR: syntax error near '0' in src/UART.v(288)
HDL-8007 ERROR: syntax error near '0' in src/UART.v(289)
HDL-8007 ERROR: syntax error near '0' in src/UART.v(290)
HDL-8007 ERROR: syntax error near '1' in src/UART.v(291)
HDL-8007 ERROR: syntax error near '1' in src/UART.v(292)
HDL-8007 ERROR: syntax error near '1' in src/UART.v(293)
HDL-8007 ERROR: syntax error near '1' in src/UART.v(294)
HDL-8007 ERROR: syntax error near '1' in src/UART.v(295)
HDL-8007 ERROR: syntax error near '1' in src/UART.v(296)
HDL-8007 ERROR: syntax error near '1' in src/UART.v(297)
HDL-1007 : Sorry, too many errors..
HDL-1007 : analyze verilog file src/UART.v
HDL-5007 WARNING: redeclaration of ansi port 'N' is not allowed in src/UART.v(266)
HDL-8007 ERROR: syntax error near '0' in src/UART.v(289)
HDL-8007 ERROR: syntax error near '0' in src/UART.v(290)
HDL-8007 ERROR: syntax error near '1' in src/UART.v(291)
HDL-8007 ERROR: syntax error near '1' in src/UART.v(292)
HDL-8007 ERROR: syntax error near '1' in src/UART.v(293)
HDL-8007 ERROR: syntax error near '1' in src/UART.v(294)
HDL-8007 ERROR: syntax error near '1' in src/UART.v(295)
HDL-8007 ERROR: syntax error near '1' in src/UART.v(296)
HDL-8007 ERROR: syntax error near '1' in src/UART.v(297)
HDL-8007 ERROR: syntax error near '1' in src/UART.v(298)
HDL-8007 ERROR: syntax error near '1' in src/UART.v(299)
HDL-8007 ERROR: syntax error near '1' in src/UART.v(300)
HDL-8007 ERROR: syntax error near '1' in src/UART.v(301)
HDL-8007 ERROR: syntax error near '1' in src/UART.v(302)
HDL-8007 ERROR: syntax error near '2' in src/UART.v(303)
HDL-8007 ERROR: syntax error near '2' in src/UART.v(304)
HDL-8007 ERROR: syntax error near '2' in src/UART.v(305)
HDL-8007 ERROR: syntax error near '2' in src/UART.v(306)
HDL-8007 ERROR: syntax error near '2' in src/UART.v(307)
HDL-1007 : Sorry, too many errors..
HDL-1007 : analyze verilog file src/UART.v
HDL-5007 WARNING: redeclaration of ansi port 'N' is not allowed in src/UART.v(266)
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(30)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(64)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 38 in CPLD_SOC_AHB_TOP.v(65)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 40 in CPLD_SOC_AHB_TOP.v(66)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(114)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(115)
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(30)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(100)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 38 in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 40 in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(150)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(151)
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(30)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(100)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 38 in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 40 in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(186)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(187)
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'led_out' is not allowed in CPLD_SOC_AHB_TOP.v(30)
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(100)
HDL-5007 WARNING: 'freq_current' is already implicitly declared on line 38 in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: 'uart_callback' is already implicitly declared on line 40 in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 36 in CPLD_SOC_AHB_TOP.v(186)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(187)
HDL-1007 : analyze verilog file src/AHB.v
HDL-8007 ERROR: syntax error near 'input' in src/AHB.v(14)
HDL-8007 ERROR: Verilog 2000 keyword input used in incorrect context in src/AHB.v(14)
HDL-1007 : Verilog file 'src/AHB.v' ignored due to errors
HDL-1007 : analyze verilog file src/AHB.v
HDL-8007 ERROR: 'FSH' is not declared in src/AHB.v(118)
HDL-8007 ERROR: 'FO4' is not declared in src/AHB.v(119)
HDL-8007 ERROR: 'NPulse4' is not declared in src/AHB.v(120)
HDL-8007 ERROR: ignore module module due to previous errors in src/AHB.v(130)
HDL-1007 : Verilog file 'src/AHB.v' ignored due to errors
HDL-1007 : analyze verilog file src/UART.v
HDL-5007 WARNING: redeclaration of ansi port 'N' is not allowed in src/UART.v(266)
HDL-1007 : analyze verilog file src/AHB.v
HDL-8007 ERROR: syntax error near ')' in src/AHB.v(118)
HDL-8007 ERROR: syntax error near ')' in src/AHB.v(119)
HDL-8007 ERROR: syntax error near 'h2h_haddr' in src/AHB.v(128)
HDL-8007 ERROR: syntax error near 'h2h_haddr' in src/AHB.v(129)
HDL-8007 ERROR: syntax error near 'h2h_haddr' in src/AHB.v(130)
HDL-8007 ERROR: default case should appear only once in src/AHB.v(120)
HDL-8007 ERROR: default case should appear only once in src/AHB.v(121)
HDL-8007 ERROR: default case should appear only once in src/AHB.v(122)
HDL-8007 ERROR: default case should appear only once in src/AHB.v(123)
HDL-8007 ERROR: default case should appear only once in src/AHB.v(124)
HDL-8007 ERROR: default case should appear only once in src/AHB.v(125)
HDL-8007 ERROR: default case should appear only once in src/AHB.v(126)
HDL-8007 ERROR: default case should appear only once in src/AHB.v(128)
HDL-8007 ERROR: default case should appear only once in src/AHB.v(129)
HDL-8007 ERROR: default case should appear only once in src/AHB.v(130)
HDL-8007 ERROR: default case should appear only once in src/AHB.v(134)
HDL-8007 ERROR: ignore module module due to previous errors in src/AHB.v(139)
HDL-1007 : Verilog file 'src/AHB.v' ignored due to errors
