#ifndef _CSLR_DDR_1_H_
#define _CSLR_DDR_1_H_

#include <cslr.h>

#include "tistdtypes.h"


/* Minimum unit = 4 bytes */

/**************************************************************************\
* Register Overlay Structure
\**************************************************************************/
typedef struct  {
    volatile Uint32 ERCSR;
    volatile Uint32 SDRSTAT;
    volatile Uint32 SDBCR;
    volatile Uint32 SDRCR;
    volatile Uint32 SDTIMR;
    volatile Uint32 SDTIMR2;
    volatile Uint32 RSVD0;
    volatile Uint32 SDBCR2;
    volatile Uint32 VBPR;
    volatile Uint32 RSVD1;
    volatile Uint32 VBCFG1;
    volatile Uint32 VBCFG2;
    volatile Uint32 RSVD2;
    volatile Uint32 RSVD3;
    volatile Uint32 RSVD4;
    volatile Uint32 RSVD5;
    volatile Uint32 PERFC1R;
    volatile Uint32 PERFC2R;
    volatile Uint32 PCCR;
    volatile Uint32 PCMRSR;
    volatile Uint32 RSVD6;
    volatile Uint32 RSVD7;
    volatile Uint32 RSVD8;
    volatile Uint32 RSVD9;
    volatile Uint32 IODFTGCR;
    volatile Uint32 IODFTCMRR;
    volatile Uint32 IODFTAMRR;
    volatile Uint32 IODFTDMRR1;
    volatile Uint32 IODFTDMRR2;
    volatile Uint32 IODFTDMRR3;
    volatile Uint32 RSVD10;
    volatile Uint32 RSVD11;
    volatile Uint32 ASYNCCS2CR;
    volatile Uint32 ASYNCCS3CR;
    volatile Uint32 ASYNCCS4CR;
    volatile Uint32 ASYNCCS5CR;
    volatile Uint32 RSVD12;
    volatile Uint32 RSVD13;
    volatile Uint32 RSVD14;
    volatile Uint32 RSVD15;
    volatile Uint32 AWCCR;
    volatile Uint32 RSVD16;
    volatile Uint32 RSVD17;
    volatile Uint32 RSVD18;
    volatile Uint32 RSVD19;
    volatile Uint32 RSVD20;
    volatile Uint32 RSVD21;
    volatile Uint32 RSVD22;
    volatile Uint32 IRR;
    volatile Uint32 IMR;
    volatile Uint32 IMSR;
    volatile Uint32 IMCR;
    volatile Uint32 RSVD23;
    volatile Uint32 RSVD24;
    volatile Uint32 RSVD25;
    volatile Uint32 RSVD26;
    volatile Uint32 DDRPHYREV;
    volatile Uint32 DDRPHYCR;
    volatile Uint32 DDRPHYSR;
    volatile Uint32 DDRPHYCR3;
    volatile Uint32 VTPCTRL;
    volatile Uint32 VTPSTAT;
    volatile Uint32 RSVD27;
    volatile Uint32 RSVD28;
} CSL_DdrRegs;

/**************************************************************************\
* Field Definition Macros
\**************************************************************************/

/* ERCSR */


#define CSL_DDR_ERCSR_MID_MASK           (0x3FFF0000u)
#define CSL_DDR_ERCSR_MID_SHIFT          (0x00000010u)
#define CSL_DDR_ERCSR_MID_RESETVAL       (0x00000031u)

#define CSL_DDR_ERCSR_MAJREV_MASK        (0x0000FF00u)
#define CSL_DDR_ERCSR_MAJREV_SHIFT       (0x00000008u)
#define CSL_DDR_ERCSR_MAJREV_RESETVAL    (0x00000003u)

#define CSL_DDR_ERCSR_MINREV_MASK        (0x000000FFu)
#define CSL_DDR_ERCSR_MINREV_SHIFT       (0x00000000u)
#define CSL_DDR_ERCSR_MINREV_RESETVAL    (0x0000001Cu)

#define CSL_DDR_ERCSR_RESETVAL           (0x0031031Cu)

/* SDRSTAT */

#define CSL_DDR_SDRSTAT_BE_MASK          (0x80000000u)
#define CSL_DDR_SDRSTAT_BE_SHIFT         (0x0000001Fu)
#define CSL_DDR_SDRSTAT_BE_RESETVAL      (0x00000000u)

#define CSL_DDR_SDRSTAT_DCLKMD_MASK      (0x40000000u)
#define CSL_DDR_SDRSTAT_DCLKMD_SHIFT     (0x0000001Eu)
#define CSL_DDR_SDRSTAT_DCLKMD_RESETVAL  (0x00000001u)

#define CSL_DDR_SDRSTAT_FASTINIT_MASK    (0x20000000u)
#define CSL_DDR_SDRSTAT_FASTINIT_SHIFT   (0x0000001Du)
#define CSL_DDR_SDRSTAT_FASTINIT_RESETVAL (0x00000000u)


#define CSL_DDR_SDRSTAT_PHYRDY_MASK      (0x00000004u)
#define CSL_DDR_SDRSTAT_PHYRDY_SHIFT     (0x00000002u)
#define CSL_DDR_SDRSTAT_PHYRDY_RESETVAL  (0x00000000u)


#define CSL_DDR_SDRSTAT_RESETVAL         (0x40000000u)

/* SDBCR */


#define CSL_DDR_SDBCR_DDR2TERM1_MASK     (0x08000000u)
#define CSL_DDR_SDBCR_DDR2TERM1_SHIFT    (0x0000001Bu)
#define CSL_DDR_SDBCR_DDR2TERM1_RESETVAL (0x00000000u)

#define CSL_DDR_SDBCR_IBANK_POS_MASK     (0x04000000u)
#define CSL_DDR_SDBCR_IBANK_POS_SHIFT    (0x0000001Au)
#define CSL_DDR_SDBCR_IBANK_POS_RESETVAL (0x00000000u)

#define CSL_DDR_SDBCR_MSDRAM_EN_MASK     (0x02000000u)
#define CSL_DDR_SDBCR_MSDRAM_EN_SHIFT    (0x00000019u)
#define CSL_DDR_SDBCR_MSDRAM_EN_RESETVAL (0x00000000u)

#define CSL_DDR_SDBCR_DDR_DR1_MASK       (0x01000000u)
#define CSL_DDR_SDBCR_DDR_DR1_SHIFT      (0x00000018u)
#define CSL_DDR_SDBCR_DDR_DR1_RESETVAL   (0x00000000u)

#define CSL_DDR_SDBCR_BOOTUNLOCK_MASK    (0x00800000u)
#define CSL_DDR_SDBCR_BOOTUNLOCK_SHIFT   (0x00000017u)
#define CSL_DDR_SDBCR_BOOTUNLOCK_RESETVAL (0x00000000u)

#define CSL_DDR_SDBCR_DDR2_DDQS_MASK     (0x00400000u)
#define CSL_DDR_SDBCR_DDR2_DDQS_SHIFT    (0x00000016u)
#define CSL_DDR_SDBCR_DDR2_DDQS_RESETVAL (0x00000000u)

#define CSL_DDR_SDBCR_DDR2TERM0_MASK     (0x00200000u)
#define CSL_DDR_SDBCR_DDR2TERM0_SHIFT    (0x00000015u)
#define CSL_DDR_SDBCR_DDR2TERM0_RESETVAL (0x00000000u)

#define CSL_DDR_SDBCR_DDR2_EN_MASK       (0x00100000u)
#define CSL_DDR_SDBCR_DDR2_EN_SHIFT      (0x00000014u)
#define CSL_DDR_SDBCR_DDR2_EN_RESETVAL   (0x00000001u)

#define CSL_DDR_SDBCR_DISDDRDLL_MASK     (0x00080000u)
#define CSL_DDR_SDBCR_DISDDRDLL_SHIFT    (0x00000013u)
#define CSL_DDR_SDBCR_DISDDRDLL_RESETVAL (0x00000000u)

#define CSL_DDR_SDBCR_DDR_DR0_MASK       (0x00040000u)
#define CSL_DDR_SDBCR_DDR_DR0_SHIFT      (0x00000012u)
#define CSL_DDR_SDBCR_DDR_DR0_RESETVAL   (0x00000000u)
/*----DDR_DR0 Tokens----*/
#define CSL_DDR_SDBCR_DDR_DR0_NORM       (0x00000000u)
#define CSL_DDR_SDBCR_DDR_DR0_WEAK       (0x00000001u)

#define CSL_DDR_SDBCR_DDR_EN_MASK        (0x00020000u)
#define CSL_DDR_SDBCR_DDR_EN_SHIFT       (0x00000011u)
#define CSL_DDR_SDBCR_DDR_EN_RESETVAL    (0x00000001u)

#define CSL_DDR_SDBCR_SDR_EN_MASK        (0x00010000u)
#define CSL_DDR_SDBCR_SDR_EN_SHIFT       (0x00000010u)
#define CSL_DDR_SDBCR_SDR_EN_RESETVAL    (0x00000001u)

#define CSL_DDR_SDBCR_TIMUNLOCK_MASK     (0x00008000u)
#define CSL_DDR_SDBCR_TIMUNLOCK_SHIFT    (0x0000000Fu)
#define CSL_DDR_SDBCR_TIMUNLOCK_RESETVAL (0x00000000u)
/*----TIMUNLOCK Tokens----*/
#define CSL_DDR_SDBCR_TIMUNLOCK_UNLOCKTIM (0x00000001u)

#define CSL_DDR_SDBCR_NM_MASK            (0x00004000u)
#define CSL_DDR_SDBCR_NM_SHIFT           (0x0000000Eu)
#define CSL_DDR_SDBCR_NM_RESETVAL        (0x00000000u)


#define CSL_DDR_SDBCR_CL_MASK            (0x00000E00u)
#define CSL_DDR_SDBCR_CL_SHIFT           (0x00000009u)
#define CSL_DDR_SDBCR_CL_RESETVAL        (0x00000005u)
/*----CL Tokens----*/
#define CSL_DDR_SDBCR_CL_CASLAT2         (0x00000002u)
#define CSL_DDR_SDBCR_CL_CASLAT3         (0x00000003u)
#define CSL_DDR_SDBCR_CL_CASLAT4         (0x00000004u)
#define CSL_DDR_SDBCR_CL_CASLAT5         (0x00000005u)


#define CSL_DDR_SDBCR_IBANK_MASK         (0x00000070u)
#define CSL_DDR_SDBCR_IBANK_SHIFT        (0x00000004u)
#define CSL_DDR_SDBCR_IBANK_RESETVAL     (0x00000002u)
/*----IBANK Tokens----*/
#define CSL_DDR_SDBCR_IBANK_SD1BANK      (0x00000000u)
#define CSL_DDR_SDBCR_IBANK_SD2BANK      (0x00000001u)
#define CSL_DDR_SDBCR_IBANK_SD4BANK      (0x00000002u)
#define CSL_DDR_SDBCR_IBANK_SD8BANK      (0x00000003u)

#define CSL_DDR_SDBCR_EBANK_MASK         (0x00000008u)
#define CSL_DDR_SDBCR_EBANK_SHIFT        (0x00000003u)
#define CSL_DDR_SDBCR_EBANK_RESETVAL     (0x00000000u)
/*----EBANK Tokens----*/
#define CSL_DDR_SDBCR_EBANK_CS0          (0x00000000u)
#define CSL_DDR_SDBCR_EBANK_CS0_CS1      (0x00000001u)

#define CSL_DDR_SDBCR_PAGESIZE_MASK      (0x00000007u)
#define CSL_DDR_SDBCR_PAGESIZE_SHIFT     (0x00000000u)
#define CSL_DDR_SDBCR_PAGESIZE_RESETVAL  (0x00000000u)
/*----PAGESIZE Tokens----*/
#define CSL_DDR_SDBCR_PAGESIZE_P256      (0x00000000u)
#define CSL_DDR_SDBCR_PAGESIZE_P512      (0x00000001u)
#define CSL_DDR_SDBCR_PAGESIZE_P1024     (0x00000002u)

#define CSL_DDR_SDBCR_RESETVAL           (0x00130A20u)

/* SDRCR */

#define CSL_DDR_SDRCR_IPMODE_MASK        (0x80000000u)
#define CSL_DDR_SDRCR_IPMODE_SHIFT       (0x0000001Fu)
#define CSL_DDR_SDRCR_IPMODE_RESETVAL    (0x00000000u)

#define CSL_DDR_SDRCR_MCLKSTOP_EN_MASK   (0x40000000u)
#define CSL_DDR_SDRCR_MCLKSTOP_EN_SHIFT  (0x0000001Eu)
#define CSL_DDR_SDRCR_MCLKSTOP_EN_RESETVAL (0x00000000u)


#define CSL_DDR_SDRCR_SR_PD_MASK         (0x00800000u)
#define CSL_DDR_SDRCR_SR_PD_SHIFT        (0x00000017u)
#define CSL_DDR_SDRCR_SR_PD_RESETVAL     (0x00000000u)


#define CSL_DDR_SDRCR_RR_MASK            (0x0000FFFFu)
#define CSL_DDR_SDRCR_RR_SHIFT           (0x00000000u)
#define CSL_DDR_SDRCR_RR_RESETVAL        (0x00000300u)

#define CSL_DDR_SDRCR_RESETVAL           (0x00000300u)

/* SDTIMR */

#define CSL_DDR_SDTIMR_T_RFC_MASK        (0xFE000000u)
#define CSL_DDR_SDTIMR_T_RFC_SHIFT       (0x00000019u)
#define CSL_DDR_SDTIMR_T_RFC_RESETVAL    (0x00000000u)

#define CSL_DDR_SDTIMR_T_RP_MASK         (0x01C00000u)
#define CSL_DDR_SDTIMR_T_RP_SHIFT        (0x00000016u)
#define CSL_DDR_SDTIMR_T_RP_RESETVAL     (0x00000000u)

#define CSL_DDR_SDTIMR_T_RCD_MASK        (0x00380000u)
#define CSL_DDR_SDTIMR_T_RCD_SHIFT       (0x00000013u)
#define CSL_DDR_SDTIMR_T_RCD_RESETVAL    (0x00000000u)

#define CSL_DDR_SDTIMR_T_WR_MASK         (0x00070000u)
#define CSL_DDR_SDTIMR_T_WR_SHIFT        (0x00000010u)
#define CSL_DDR_SDTIMR_T_WR_RESETVAL     (0x00000000u)

#define CSL_DDR_SDTIMR_T_RAS_MASK        (0x0000F800u)
#define CSL_DDR_SDTIMR_T_RAS_SHIFT       (0x0000000Bu)
#define CSL_DDR_SDTIMR_T_RAS_RESETVAL    (0x00000000u)

#define CSL_DDR_SDTIMR_T_RC_MASK         (0x000007C0u)
#define CSL_DDR_SDTIMR_T_RC_SHIFT        (0x00000006u)
#define CSL_DDR_SDTIMR_T_RC_RESETVAL     (0x00000000u)

#define CSL_DDR_SDTIMR_T_RRD_MASK        (0x00000038u)
#define CSL_DDR_SDTIMR_T_RRD_SHIFT       (0x00000003u)
#define CSL_DDR_SDTIMR_T_RRD_RESETVAL    (0x00000000u)


#define CSL_DDR_SDTIMR_T_WTR_MASK        (0x00000003u)
#define CSL_DDR_SDTIMR_T_WTR_SHIFT       (0x00000000u)
#define CSL_DDR_SDTIMR_T_WTR_RESETVAL    (0x00000000u)

#define CSL_DDR_SDTIMR_RESETVAL          (0x00000000u)

/* SDTIMR2 */


#define CSL_DDR_SDTIMR2_T_RAS_MAX_MASK   (0x78000000u)
#define CSL_DDR_SDTIMR2_T_RAS_MAX_SHIFT  (0x0000001Bu)
#define CSL_DDR_SDTIMR2_T_RAS_MAX_RESETVAL (0x00000000u)

#define CSL_DDR_SDTIMR2_T_XP_MASK        (0x06000000u)
#define CSL_DDR_SDTIMR2_T_XP_SHIFT       (0x00000019u)
#define CSL_DDR_SDTIMR2_T_XP_RESETVAL    (0x00000000u)

#define CSL_DDR_SDTIMR2_T_ODT_MASK       (0x01800000u)
#define CSL_DDR_SDTIMR2_T_ODT_SHIFT      (0x00000017u)
#define CSL_DDR_SDTIMR2_T_ODT_RESETVAL   (0x00000000u)

#define CSL_DDR_SDTIMR2_T_XSNR_MASK      (0x007F0000u)
#define CSL_DDR_SDTIMR2_T_XSNR_SHIFT     (0x00000010u)
#define CSL_DDR_SDTIMR2_T_XSNR_RESETVAL  (0x00000000u)

#define CSL_DDR_SDTIMR2_T_XSRD_MASK      (0x0000FF00u)
#define CSL_DDR_SDTIMR2_T_XSRD_SHIFT     (0x00000008u)
#define CSL_DDR_SDTIMR2_T_XSRD_RESETVAL  (0x00000000u)

#define CSL_DDR_SDTIMR2_T_RTP_MASK       (0x000000E0u)
#define CSL_DDR_SDTIMR2_T_RTP_SHIFT      (0x00000005u)
#define CSL_DDR_SDTIMR2_T_RTP_RESETVAL   (0x00000000u)

#define CSL_DDR_SDTIMR2_T_CKE_MASK       (0x0000001Fu)
#define CSL_DDR_SDTIMR2_T_CKE_SHIFT      (0x00000000u)
#define CSL_DDR_SDTIMR2_T_CKE_RESETVAL   (0x00000000u)

#define CSL_DDR_SDTIMR2_RESETVAL         (0x00000000u)

/* RSVD0 */


#define CSL_DDR_RSVD0_RESETVAL           (0x00000000u)

/* SDBCR2 */


#define CSL_DDR_SDBCR2_PASR_MASK         (0x00070000u)
#define CSL_DDR_SDBCR2_PASR_SHIFT        (0x00000010u)
#define CSL_DDR_SDBCR2_PASR_RESETVAL     (0x00000000u)


#define CSL_DDR_SDBCR2_ROWSIZE_MASK      (0x00000007u)
#define CSL_DDR_SDBCR2_ROWSIZE_SHIFT     (0x00000000u)
#define CSL_DDR_SDBCR2_ROWSIZE_RESETVAL  (0x00000000u)

#define CSL_DDR_SDBCR2_RESETVAL          (0x00000000u)

/* VBPR */


#define CSL_DDR_VBPR_PROC_MASK           (0x000000FFu)
#define CSL_DDR_VBPR_PROC_SHIFT          (0x00000000u)
#define CSL_DDR_VBPR_PROC_RESETVAL       (0x000000FFu)

#define CSL_DDR_VBPR_RESETVAL            (0x000000FFu)

/* RSVD1 */


#define CSL_DDR_RSVD1_RESETVAL           (0x00000000u)

/* VBCFG1 */

#define CSL_DDR_VBCFG1_BUS_MASK          (0xC0000000u)
#define CSL_DDR_VBCFG1_BUS_SHIFT         (0x0000001Eu)
#define CSL_DDR_VBCFG1_BUS_RESETVAL      (0x00000001u)


#define CSL_DDR_VBCFG1_STATFIFO_MASK     (0x00FF0000u)
#define CSL_DDR_VBCFG1_STATFIFO_SHIFT    (0x00000010u)
#define CSL_DDR_VBCFG1_STATFIFO_RESETVAL (0x00000007u)

#define CSL_DDR_VBCFG1_WRFIFO_MASK       (0x0000FF00u)
#define CSL_DDR_VBCFG1_WRFIFO_SHIFT      (0x00000008u)
#define CSL_DDR_VBCFG1_WRFIFO_RESETVAL   (0x0000000Bu)

#define CSL_DDR_VBCFG1_CMDFIFO_MASK      (0x000000FFu)
#define CSL_DDR_VBCFG1_CMDFIFO_SHIFT     (0x00000000u)
#define CSL_DDR_VBCFG1_CMDFIFO_RESETVAL  (0x00000007u)

#define CSL_DDR_VBCFG1_RESETVAL          (0x40070B07u)

/* VBCFG2 */


#define CSL_DDR_VBCFG2_RREGFIFO_MASK     (0x00FF0000u)
#define CSL_DDR_VBCFG2_RREGFIFO_SHIFT    (0x00000010u)
#define CSL_DDR_VBCFG2_RREGFIFO_RESETVAL (0x00000002u)

#define CSL_DDR_VBCFG2_RDFIFO_MASK       (0x0000FF00u)
#define CSL_DDR_VBCFG2_RDFIFO_SHIFT      (0x00000008u)
#define CSL_DDR_VBCFG2_RDFIFO_RESETVAL   (0x00000011u)

#define CSL_DDR_VBCFG2_RDCMDFIFO_MASK    (0x000000FFu)
#define CSL_DDR_VBCFG2_RDCMDFIFO_SHIFT   (0x00000000u)
#define CSL_DDR_VBCFG2_RDCMDFIFO_RESETVAL (0x00000016u)

#define CSL_DDR_VBCFG2_RESETVAL          (0x00021116u)

/* RSVD2 */


#define CSL_DDR_RSVD2_RESETVAL           (0x00000000u)

/* RSVD3 */


#define CSL_DDR_RSVD3_RESETVAL           (0x00000000u)

/* RSVD4 */


#define CSL_DDR_RSVD4_RESETVAL           (0x00000000u)

/* RSVD5 */


#define CSL_DDR_RSVD5_RESETVAL           (0x00000000u)

/* PERFC1R */

#define CSL_DDR_PERFC1R_COUNTER1_MASK    (0xFFFFFFFFu)
#define CSL_DDR_PERFC1R_COUNTER1_SHIFT   (0x00000000u)
#define CSL_DDR_PERFC1R_COUNTER1_RESETVAL (0x00000000u)

#define CSL_DDR_PERFC1R_RESETVAL         (0x00000000u)

/* PERFC2R */

#define CSL_DDR_PERFC2R_COUNTER2_MASK    (0xFFFFFFFFu)
#define CSL_DDR_PERFC2R_COUNTER2_SHIFT   (0x00000000u)
#define CSL_DDR_PERFC2R_COUNTER2_RESETVAL (0x00000000u)

#define CSL_DDR_PERFC2R_RESETVAL         (0x00000000u)

/* PCCR */

#define CSL_DDR_PCCR_CNT2MSTEN_MASK      (0x80000000u)
#define CSL_DDR_PCCR_CNT2MSTEN_SHIFT     (0x0000001Fu)
#define CSL_DDR_PCCR_CNT2MSTEN_RESETVAL  (0x00000000u)

#define CSL_DDR_PCCR_CNT2REGEN_MASK      (0x40000000u)
#define CSL_DDR_PCCR_CNT2REGEN_SHIFT     (0x0000001Eu)
#define CSL_DDR_PCCR_CNT2REGEN_RESETVAL  (0x00000000u)


#define CSL_DDR_PCCR_CNT2CFG_MASK        (0x000F0000u)
#define CSL_DDR_PCCR_CNT2CFG_SHIFT       (0x00000010u)
#define CSL_DDR_PCCR_CNT2CFG_RESETVAL    (0x00000001u)

#define CSL_DDR_PCCR_CNT1MSTEN_MASK      (0x00008000u)
#define CSL_DDR_PCCR_CNT1MSTEN_SHIFT     (0x0000000Fu)
#define CSL_DDR_PCCR_CNT1MSTEN_RESETVAL  (0x00000000u)

#define CSL_DDR_PCCR_CNT1REGEN_MASK      (0x00004000u)
#define CSL_DDR_PCCR_CNT1REGEN_SHIFT     (0x0000000Eu)
#define CSL_DDR_PCCR_CNT1REGEN_RESETVAL  (0x00000000u)


#define CSL_DDR_PCCR_CNT1CFG_MASK        (0x0000000Fu)
#define CSL_DDR_PCCR_CNT1CFG_SHIFT       (0x00000000u)
#define CSL_DDR_PCCR_CNT1CFG_RESETVAL    (0x00000000u)

#define CSL_DDR_PCCR_RESETVAL            (0x00010000u)

/* PCMRSR */

#define CSL_DDR_PCMRSR_MSTID2_MASK       (0xFF000000u)
#define CSL_DDR_PCMRSR_MSTID2_SHIFT      (0x00000018u)
#define CSL_DDR_PCMRSR_MSTID2_RESETVAL   (0x00000000u)


#define CSL_DDR_PCMRSR_REGSEL2_MASK      (0x000F0000u)
#define CSL_DDR_PCMRSR_REGSEL2_SHIFT     (0x00000010u)
#define CSL_DDR_PCMRSR_REGSEL2_RESETVAL  (0x00000000u)

#define CSL_DDR_PCMRSR_MSTID1_MASK       (0x0000FF00u)
#define CSL_DDR_PCMRSR_MSTID1_SHIFT      (0x00000008u)
#define CSL_DDR_PCMRSR_MSTID1_RESETVAL   (0x00000000u)


#define CSL_DDR_PCMRSR_REGSEL1_MASK      (0x0000000Fu)
#define CSL_DDR_PCMRSR_REGSEL1_SHIFT     (0x00000000u)
#define CSL_DDR_PCMRSR_REGSEL1_RESETVAL  (0x00000000u)

#define CSL_DDR_PCMRSR_RESETVAL          (0x00000000u)

/* RSVD6 */


#define CSL_DDR_RSVD6_RESETVAL           (0x00000000u)

/* RSVD7 */


#define CSL_DDR_RSVD7_RESETVAL           (0x00000000u)

/* RSVD8 */


#define CSL_DDR_RSVD8_RESETVAL           (0x00000000u)

/* RSVD9 */


#define CSL_DDR_RSVD9_RESETVAL           (0x00000000u)

/* IODFTGCR */

#define CSL_DDR_IODFTGCR_TLEC_MASK       (0xFFFF0000u)
#define CSL_DDR_IODFTGCR_TLEC_SHIFT      (0x00000010u)
#define CSL_DDR_IODFTGCR_TLEC_RESETVAL   (0x00000000u)


#define CSL_DDR_IODFTGCR_MT_MASK         (0x00004000u)
#define CSL_DDR_IODFTGCR_MT_SHIFT        (0x0000000Eu)
#define CSL_DDR_IODFTGCR_MT_RESETVAL     (0x00000000u)


#define CSL_DDR_IODFTGCR_OPG_ID_MASK     (0x00001000u)
#define CSL_DDR_IODFTGCR_OPG_ID_SHIFT    (0x0000000Cu)
#define CSL_DDR_IODFTGCR_OPG_ID_RESETVAL (0x00000000u)


#define CSL_DDR_IODFTGCR_RESET_PHY_MASK  (0x00000400u)
#define CSL_DDR_IODFTGCR_RESET_PHY_SHIFT (0x0000000Au)
#define CSL_DDR_IODFTGCR_RESET_PHY_RESETVAL (0x00000000u)


#define CSL_DDR_IODFTGCR_MMS_MASK        (0x00000100u)
#define CSL_DDR_IODFTGCR_MMS_SHIFT       (0x00000008u)
#define CSL_DDR_IODFTGCR_MMS_RESETVAL    (0x00000000u)

#define CSL_DDR_IODFTGCR_ESEL_MASK       (0x00000080u)
#define CSL_DDR_IODFTGCR_ESEL_SHIFT      (0x00000007u)
#define CSL_DDR_IODFTGCR_ESEL_RESETVAL   (0x00000001u)

#define CSL_DDR_IODFTGCR_TOEN_MASK       (0x00000040u)
#define CSL_DDR_IODFTGCR_TOEN_SHIFT      (0x00000006u)
#define CSL_DDR_IODFTGCR_TOEN_RESETVAL   (0x00000000u)

#define CSL_DDR_IODFTGCR_MC_MASK         (0x00000030u)
#define CSL_DDR_IODFTGCR_MC_SHIFT        (0x00000004u)
#define CSL_DDR_IODFTGCR_MC_RESETVAL     (0x00000001u)

#define CSL_DDR_IODFTGCR_PC_MASK         (0x0000000Eu)
#define CSL_DDR_IODFTGCR_PC_SHIFT        (0x00000001u)
#define CSL_DDR_IODFTGCR_PC_RESETVAL     (0x00000000u)

#define CSL_DDR_IODFTGCR_TM_MASK         (0x00000001u)
#define CSL_DDR_IODFTGCR_TM_SHIFT        (0x00000000u)
#define CSL_DDR_IODFTGCR_TM_RESETVAL     (0x00000001u)

#define CSL_DDR_IODFTGCR_RESETVAL        (0x00000091u)

/* IODFTCMRR */

#define CSL_DDR_IODFTCMRR_WH_TLMR_MASK   (0xF0000000u)
#define CSL_DDR_IODFTCMRR_WH_TLMR_SHIFT  (0x0000001Cu)
#define CSL_DDR_IODFTCMRR_WH_TLMR_RESETVAL (0x00000000u)

#define CSL_DDR_IODFTCMRR_DQM_TLMR_MASK  (0x0FFC0000u)
#define CSL_DDR_IODFTCMRR_DQM_TLMR_SHIFT (0x00000012u)
#define CSL_DDR_IODFTCMRR_DQM_TLMR_RESETVAL (0x00000000u)


#define CSL_DDR_IODFTCMRR_CTL_TLMR_MASK  (0x0000FFFFu)
#define CSL_DDR_IODFTCMRR_CTL_TLMR_SHIFT (0x00000000u)
#define CSL_DDR_IODFTCMRR_CTL_TLMR_RESETVAL (0x00000000u)

#define CSL_DDR_IODFTCMRR_RESETVAL       (0x00000000u)

/* IODFTAMRR */


#define CSL_DDR_IODFTAMRR_ADDR_TLMR_MASK (0x0FFFFFFFu)
#define CSL_DDR_IODFTAMRR_ADDR_TLMR_SHIFT (0x00000000u)
#define CSL_DDR_IODFTAMRR_ADDR_TLMR_RESETVAL (0x00000000u)

#define CSL_DDR_IODFTAMRR_RESETVAL       (0x00000000u)

/* IODFTDMRR1 */

#define CSL_DDR_IODFTDMRR1_DATA_TLMR_MASK (0xFFFFFFFFu)
#define CSL_DDR_IODFTDMRR1_DATA_TLMR_SHIFT (0x00000000u)
#define CSL_DDR_IODFTDMRR1_DATA_TLMR_RESETVAL (0x00000000u)

#define CSL_DDR_IODFTDMRR1_RESETVAL      (0x00000000u)

/* IODFTDMRR2 */

#define CSL_DDR_IODFTDMRR2_DATA_TLMR_MASK (0xFFFFFFFFu)
#define CSL_DDR_IODFTDMRR2_DATA_TLMR_SHIFT (0x00000000u)
#define CSL_DDR_IODFTDMRR2_DATA_TLMR_RESETVAL (0x00000000u)

#define CSL_DDR_IODFTDMRR2_RESETVAL      (0x00000000u)

/* IODFTDMRR3 */


#define CSL_DDR_IODFTDMRR3_DATA_TLMR_MASK (0x0000003Fu)
#define CSL_DDR_IODFTDMRR3_DATA_TLMR_SHIFT (0x00000000u)
#define CSL_DDR_IODFTDMRR3_DATA_TLMR_RESETVAL (0x00000000u)

#define CSL_DDR_IODFTDMRR3_RESETVAL      (0x00000000u)

/* RSVD10 */


#define CSL_DDR_RSVD10_RESETVAL          (0x00000000u)

/* RSVD11 */


#define CSL_DDR_RSVD11_RESETVAL          (0x00000000u)

/* ASYNCCS2CR */

#define CSL_DDR_ASYNCCS2CR_SSEL_MASK     (0x80000000u)
#define CSL_DDR_ASYNCCS2CR_SSEL_SHIFT    (0x0000001Fu)
#define CSL_DDR_ASYNCCS2CR_SSEL_RESETVAL (0x00000000u)

#define CSL_DDR_ASYNCCS2CR_SS_MASK       (0x40000000u)
#define CSL_DDR_ASYNCCS2CR_SS_SHIFT      (0x0000001Eu)
#define CSL_DDR_ASYNCCS2CR_SS_RESETVAL   (0x00000000u)

#define CSL_DDR_ASYNCCS2CR_BWEM_MASK     (0x20000000u)
#define CSL_DDR_ASYNCCS2CR_BWEM_SHIFT    (0x0000001Du)
#define CSL_DDR_ASYNCCS2CR_BWEM_RESETVAL (0x00000000u)

#define CSL_DDR_ASYNCCS2CR_EW_MASK       (0x10000000u)
#define CSL_DDR_ASYNCCS2CR_EW_SHIFT      (0x0000001Cu)
#define CSL_DDR_ASYNCCS2CR_EW_RESETVAL   (0x00000000u)

#define CSL_DDR_ASYNCCS2CR_WSETUP_MASK   (0x0F000000u)
#define CSL_DDR_ASYNCCS2CR_WSETUP_SHIFT  (0x00000018u)
#define CSL_DDR_ASYNCCS2CR_WSETUP_RESETVAL (0x0000000Fu)

#define CSL_DDR_ASYNCCS2CR_WSTROBE_MASK  (0x00FC0000u)
#define CSL_DDR_ASYNCCS2CR_WSTROBE_SHIFT (0x00000012u)
#define CSL_DDR_ASYNCCS2CR_WSTROBE_RESETVAL (0x0000003Fu)

#define CSL_DDR_ASYNCCS2CR_WHOLD_MASK    (0x00038000u)
#define CSL_DDR_ASYNCCS2CR_WHOLD_SHIFT   (0x0000000Fu)
#define CSL_DDR_ASYNCCS2CR_WHOLD_RESETVAL (0x00000007u)

#define CSL_DDR_ASYNCCS2CR_RSETUP_MASK   (0x00007800u)
#define CSL_DDR_ASYNCCS2CR_RSETUP_SHIFT  (0x0000000Bu)
#define CSL_DDR_ASYNCCS2CR_RSETUP_RESETVAL (0x0000000Fu)

#define CSL_DDR_ASYNCCS2CR_RSTROBE_MASK  (0x000007E0u)
#define CSL_DDR_ASYNCCS2CR_RSTROBE_SHIFT (0x00000005u)
#define CSL_DDR_ASYNCCS2CR_RSTROBE_RESETVAL (0x0000003Fu)

#define CSL_DDR_ASYNCCS2CR_RHOLD_MASK    (0x0000001Cu)
#define CSL_DDR_ASYNCCS2CR_RHOLD_SHIFT   (0x00000002u)
#define CSL_DDR_ASYNCCS2CR_RHOLD_RESETVAL (0x00000007u)

#define CSL_DDR_ASYNCCS2CR_ASIZE_MASK    (0x00000003u)
#define CSL_DDR_ASYNCCS2CR_ASIZE_SHIFT   (0x00000000u)
#define CSL_DDR_ASYNCCS2CR_ASIZE_RESETVAL (0x00000000u)
/*----ASIZE Tokens----*/
#define CSL_DDR_ASYNCCS2CR_ASIZE_DATA8   (0x00000000u)
#define CSL_DDR_ASYNCCS2CR_ASIZE_DATA16  (0x00000001u)
#define CSL_DDR_ASYNCCS2CR_ASIZE_DATA32  (0x00000002u)
#define CSL_DDR_ASYNCCS2CR_ASIZE_DATA64  (0x00000003u)

#define CSL_DDR_ASYNCCS2CR_RESETVAL      (0x0FFFFFFCu)

/* ASYNCCS3CR */

#define CSL_DDR_ASYNCCS3CR_SSEL_MASK     (0x80000000u)
#define CSL_DDR_ASYNCCS3CR_SSEL_SHIFT    (0x0000001Fu)
#define CSL_DDR_ASYNCCS3CR_SSEL_RESETVAL (0x00000000u)

#define CSL_DDR_ASYNCCS3CR_SS_MASK       (0x40000000u)
#define CSL_DDR_ASYNCCS3CR_SS_SHIFT      (0x0000001Eu)
#define CSL_DDR_ASYNCCS3CR_SS_RESETVAL   (0x00000000u)

#define CSL_DDR_ASYNCCS3CR_BWEM_MASK     (0x20000000u)
#define CSL_DDR_ASYNCCS3CR_BWEM_SHIFT    (0x0000001Du)
#define CSL_DDR_ASYNCCS3CR_BWEM_RESETVAL (0x00000000u)

#define CSL_DDR_ASYNCCS3CR_EW_MASK       (0x10000000u)
#define CSL_DDR_ASYNCCS3CR_EW_SHIFT      (0x0000001Cu)
#define CSL_DDR_ASYNCCS3CR_EW_RESETVAL   (0x00000000u)

#define CSL_DDR_ASYNCCS3CR_WSETUP_MASK   (0x0F000000u)
#define CSL_DDR_ASYNCCS3CR_WSETUP_SHIFT  (0x00000018u)
#define CSL_DDR_ASYNCCS3CR_WSETUP_RESETVAL (0x0000000Fu)

#define CSL_DDR_ASYNCCS3CR_WSTROBE_MASK  (0x00FC0000u)
#define CSL_DDR_ASYNCCS3CR_WSTROBE_SHIFT (0x00000012u)
#define CSL_DDR_ASYNCCS3CR_WSTROBE_RESETVAL (0x0000003Fu)

#define CSL_DDR_ASYNCCS3CR_WHOLD_MASK    (0x00038000u)
#define CSL_DDR_ASYNCCS3CR_WHOLD_SHIFT   (0x0000000Fu)
#define CSL_DDR_ASYNCCS3CR_WHOLD_RESETVAL (0x00000007u)

#define CSL_DDR_ASYNCCS3CR_RSETUP_MASK   (0x00007800u)
#define CSL_DDR_ASYNCCS3CR_RSETUP_SHIFT  (0x0000000Bu)
#define CSL_DDR_ASYNCCS3CR_RSETUP_RESETVAL (0x0000000Fu)

#define CSL_DDR_ASYNCCS3CR_RSTROBE_MASK  (0x000007E0u)
#define CSL_DDR_ASYNCCS3CR_RSTROBE_SHIFT (0x00000005u)
#define CSL_DDR_ASYNCCS3CR_RSTROBE_RESETVAL (0x0000003Fu)

#define CSL_DDR_ASYNCCS3CR_RHOLD_MASK    (0x0000001Cu)
#define CSL_DDR_ASYNCCS3CR_RHOLD_SHIFT   (0x00000002u)
#define CSL_DDR_ASYNCCS3CR_RHOLD_RESETVAL (0x00000007u)

#define CSL_DDR_ASYNCCS3CR_ASIZE_MASK    (0x00000003u)
#define CSL_DDR_ASYNCCS3CR_ASIZE_SHIFT   (0x00000000u)
#define CSL_DDR_ASYNCCS3CR_ASIZE_RESETVAL (0x00000000u)
/*----ASIZE Tokens----*/
#define CSL_DDR_ASYNCCS3CR_ASIZE_DATA8   (0x00000000u)
#define CSL_DDR_ASYNCCS3CR_ASIZE_DATA16  (0x00000001u)
#define CSL_DDR_ASYNCCS3CR_ASIZE_DATA32  (0x00000002u)
#define CSL_DDR_ASYNCCS3CR_ASIZE_DATA64  (0x00000003u)

#define CSL_DDR_ASYNCCS3CR_RESETVAL      (0x0FFFFFFCu)

/* ASYNCCS4CR */

#define CSL_DDR_ASYNCCS4CR_SSEL_MASK     (0x80000000u)
#define CSL_DDR_ASYNCCS4CR_SSEL_SHIFT    (0x0000001Fu)
#define CSL_DDR_ASYNCCS4CR_SSEL_RESETVAL (0x00000000u)

#define CSL_DDR_ASYNCCS4CR_SS_MASK       (0x40000000u)
#define CSL_DDR_ASYNCCS4CR_SS_SHIFT      (0x0000001Eu)
#define CSL_DDR_ASYNCCS4CR_SS_RESETVAL   (0x00000000u)

#define CSL_DDR_ASYNCCS4CR_BWEM_MASK     (0x20000000u)
#define CSL_DDR_ASYNCCS4CR_BWEM_SHIFT    (0x0000001Du)
#define CSL_DDR_ASYNCCS4CR_BWEM_RESETVAL (0x00000000u)

#define CSL_DDR_ASYNCCS4CR_EW_MASK       (0x10000000u)
#define CSL_DDR_ASYNCCS4CR_EW_SHIFT      (0x0000001Cu)
#define CSL_DDR_ASYNCCS4CR_EW_RESETVAL   (0x00000000u)

#define CSL_DDR_ASYNCCS4CR_WSETUP_MASK   (0x0F000000u)
#define CSL_DDR_ASYNCCS4CR_WSETUP_SHIFT  (0x00000018u)
#define CSL_DDR_ASYNCCS4CR_WSETUP_RESETVAL (0x0000000Fu)

#define CSL_DDR_ASYNCCS4CR_WSTROBE_MASK  (0x00FC0000u)
#define CSL_DDR_ASYNCCS4CR_WSTROBE_SHIFT (0x00000012u)
#define CSL_DDR_ASYNCCS4CR_WSTROBE_RESETVAL (0x0000003Fu)

#define CSL_DDR_ASYNCCS4CR_WHOLD_MASK    (0x00038000u)
#define CSL_DDR_ASYNCCS4CR_WHOLD_SHIFT   (0x0000000Fu)
#define CSL_DDR_ASYNCCS4CR_WHOLD_RESETVAL (0x00000007u)

#define CSL_DDR_ASYNCCS4CR_RSETUP_MASK   (0x00007800u)
#define CSL_DDR_ASYNCCS4CR_RSETUP_SHIFT  (0x0000000Bu)
#define CSL_DDR_ASYNCCS4CR_RSETUP_RESETVAL (0x0000000Fu)

#define CSL_DDR_ASYNCCS4CR_RSTROBE_MASK  (0x000007E0u)
#define CSL_DDR_ASYNCCS4CR_RSTROBE_SHIFT (0x00000005u)
#define CSL_DDR_ASYNCCS4CR_RSTROBE_RESETVAL (0x0000003Fu)

#define CSL_DDR_ASYNCCS4CR_RHOLD_MASK    (0x0000001Cu)
#define CSL_DDR_ASYNCCS4CR_RHOLD_SHIFT   (0x00000002u)
#define CSL_DDR_ASYNCCS4CR_RHOLD_RESETVAL (0x00000007u)

#define CSL_DDR_ASYNCCS4CR_ASIZE_MASK    (0x00000003u)
#define CSL_DDR_ASYNCCS4CR_ASIZE_SHIFT   (0x00000000u)
#define CSL_DDR_ASYNCCS4CR_ASIZE_RESETVAL (0x00000000u)
/*----ASIZE Tokens----*/
#define CSL_DDR_ASYNCCS4CR_ASIZE_DATA8   (0x00000000u)
#define CSL_DDR_ASYNCCS4CR_ASIZE_DATA16  (0x00000001u)
#define CSL_DDR_ASYNCCS4CR_ASIZE_DATA32  (0x00000002u)
#define CSL_DDR_ASYNCCS4CR_ASIZE_DATA64  (0x00000003u)

#define CSL_DDR_ASYNCCS4CR_RESETVAL      (0x0FFFFFFCu)

/* ASYNCCS5CR */

#define CSL_DDR_ASYNCCS5CR_SSEL_MASK     (0x80000000u)
#define CSL_DDR_ASYNCCS5CR_SSEL_SHIFT    (0x0000001Fu)
#define CSL_DDR_ASYNCCS5CR_SSEL_RESETVAL (0x00000000u)

#define CSL_DDR_ASYNCCS5CR_SS_MASK       (0x40000000u)
#define CSL_DDR_ASYNCCS5CR_SS_SHIFT      (0x0000001Eu)
#define CSL_DDR_ASYNCCS5CR_SS_RESETVAL   (0x00000000u)

#define CSL_DDR_ASYNCCS5CR_BWEM_MASK     (0x20000000u)
#define CSL_DDR_ASYNCCS5CR_BWEM_SHIFT    (0x0000001Du)
#define CSL_DDR_ASYNCCS5CR_BWEM_RESETVAL (0x00000000u)

#define CSL_DDR_ASYNCCS5CR_EW_MASK       (0x10000000u)
#define CSL_DDR_ASYNCCS5CR_EW_SHIFT      (0x0000001Cu)
#define CSL_DDR_ASYNCCS5CR_EW_RESETVAL   (0x00000000u)

#define CSL_DDR_ASYNCCS5CR_WSETUP_MASK   (0x0F000000u)
#define CSL_DDR_ASYNCCS5CR_WSETUP_SHIFT  (0x00000018u)
#define CSL_DDR_ASYNCCS5CR_WSETUP_RESETVAL (0x0000000Fu)

#define CSL_DDR_ASYNCCS5CR_WSTROBE_MASK  (0x00FC0000u)
#define CSL_DDR_ASYNCCS5CR_WSTROBE_SHIFT (0x00000012u)
#define CSL_DDR_ASYNCCS5CR_WSTROBE_RESETVAL (0x0000003Fu)

#define CSL_DDR_ASYNCCS5CR_WHOLD_MASK    (0x00038000u)
#define CSL_DDR_ASYNCCS5CR_WHOLD_SHIFT   (0x0000000Fu)
#define CSL_DDR_ASYNCCS5CR_WHOLD_RESETVAL (0x00000007u)

#define CSL_DDR_ASYNCCS5CR_RSETUP_MASK   (0x00007800u)
#define CSL_DDR_ASYNCCS5CR_RSETUP_SHIFT  (0x0000000Bu)
#define CSL_DDR_ASYNCCS5CR_RSETUP_RESETVAL (0x0000000Fu)

#define CSL_DDR_ASYNCCS5CR_RSTROBE_MASK  (0x000007E0u)
#define CSL_DDR_ASYNCCS5CR_RSTROBE_SHIFT (0x00000005u)
#define CSL_DDR_ASYNCCS5CR_RSTROBE_RESETVAL (0x0000003Fu)

#define CSL_DDR_ASYNCCS5CR_RHOLD_MASK    (0x0000001Cu)
#define CSL_DDR_ASYNCCS5CR_RHOLD_SHIFT   (0x00000002u)
#define CSL_DDR_ASYNCCS5CR_RHOLD_RESETVAL (0x00000007u)

#define CSL_DDR_ASYNCCS5CR_ASIZE_MASK    (0x00000003u)
#define CSL_DDR_ASYNCCS5CR_ASIZE_SHIFT   (0x00000000u)
#define CSL_DDR_ASYNCCS5CR_ASIZE_RESETVAL (0x00000000u)
/*----ASIZE Tokens----*/
#define CSL_DDR_ASYNCCS5CR_ASIZE_DATA8   (0x00000000u)

#define CSL_DDR_ASYNCCS5CR_RESETVAL      (0x0FFFFFFCu)

/* RSVD12 */


#define CSL_DDR_RSVD12_RESETVAL          (0x00000000u)

/* RSVD13 */


#define CSL_DDR_RSVD13_RESETVAL          (0x00000000u)

/* RSVD14 */


#define CSL_DDR_RSVD14_RESETVAL          (0x00000000u)

/* RSVD15 */


#define CSL_DDR_RSVD15_RESETVAL          (0x00000000u)

/* AWCCR */


#define CSL_DDR_AWCCR_WP_MASK            (0x40000000u)
#define CSL_DDR_AWCCR_WP_SHIFT           (0x0000001Eu)
#define CSL_DDR_AWCCR_WP_RESETVAL        (0x00000001u)


#define CSL_DDR_AWCCR_TA_MASK            (0x00000700u)
#define CSL_DDR_AWCCR_TA_SHIFT           (0x00000008u)
#define CSL_DDR_AWCCR_TA_RESETVAL        (0x00000003u)

#define CSL_DDR_AWCCR_MEWC_MASK          (0x000000FFu)
#define CSL_DDR_AWCCR_MEWC_SHIFT         (0x00000000u)
#define CSL_DDR_AWCCR_MEWC_RESETVAL      (0x00000080u)

#define CSL_DDR_AWCCR_RESETVAL           (0x40000380u)

/* RSVD16 */


#define CSL_DDR_RSVD16_RESETVAL          (0x00000000u)

/* RSVD17 */


#define CSL_DDR_RSVD17_RESETVAL          (0x00000000u)

/* RSVD18 */


#define CSL_DDR_RSVD18_RESETVAL          (0x00000000u)

/* RSVD19 */


#define CSL_DDR_RSVD19_RESETVAL          (0x00000000u)

/* RSVD20 */


#define CSL_DDR_RSVD20_RESETVAL          (0x00000000u)

/* RSVD21 */


#define CSL_DDR_RSVD21_RESETVAL          (0x00000000u)

/* RSVD22 */


#define CSL_DDR_RSVD22_RESETVAL          (0x00000000u)

/* IRR */


#define CSL_DDR_IRR_LT_MASK              (0x00000004u)
#define CSL_DDR_IRR_LT_SHIFT             (0x00000002u)
#define CSL_DDR_IRR_LT_RESETVAL          (0x00000000u)


#define CSL_DDR_IRR_AT_MASK              (0x00000001u)
#define CSL_DDR_IRR_AT_SHIFT             (0x00000000u)
#define CSL_DDR_IRR_AT_RESETVAL          (0x00000000u)

#define CSL_DDR_IRR_RESETVAL             (0x00000000u)

/* IMR */


#define CSL_DDR_IMR_LTM_MASK             (0x00000004u)
#define CSL_DDR_IMR_LTM_SHIFT            (0x00000002u)
#define CSL_DDR_IMR_LTM_RESETVAL         (0x00000000u)


#define CSL_DDR_IMR_ATM_MASK             (0x00000001u)
#define CSL_DDR_IMR_ATM_SHIFT            (0x00000000u)
#define CSL_DDR_IMR_ATM_RESETVAL         (0x00000000u)

#define CSL_DDR_IMR_RESETVAL             (0x00000000u)

/* IMSR */


#define CSL_DDR_IMSR_LTMSET_MASK         (0x00000004u)
#define CSL_DDR_IMSR_LTMSET_SHIFT        (0x00000002u)
#define CSL_DDR_IMSR_LTMSET_RESETVAL     (0x00000000u)


#define CSL_DDR_IMSR_ATMSET_MASK         (0x00000001u)
#define CSL_DDR_IMSR_ATMSET_SHIFT        (0x00000000u)
#define CSL_DDR_IMSR_ATMSET_RESETVAL     (0x00000000u)

#define CSL_DDR_IMSR_RESETVAL            (0x00000000u)

/* IMCR */


#define CSL_DDR_IMCR_LTMCLR_MASK         (0x00000004u)
#define CSL_DDR_IMCR_LTMCLR_SHIFT        (0x00000002u)
#define CSL_DDR_IMCR_LTMCLR_RESETVAL     (0x00000000u)


#define CSL_DDR_IMCR_ATMCLR_MASK         (0x00000001u)
#define CSL_DDR_IMCR_ATMCLR_SHIFT        (0x00000000u)
#define CSL_DDR_IMCR_ATMCLR_RESETVAL     (0x00000000u)

#define CSL_DDR_IMCR_RESETVAL            (0x00000000u)

/* RSVD23 */


#define CSL_DDR_RSVD23_RESETVAL          (0x00000000u)

/* RSVD24 */


#define CSL_DDR_RSVD24_RESETVAL          (0x00000000u)

/* RSVD25 */


#define CSL_DDR_RSVD25_RESETVAL          (0x00000000u)

/* RSVD26 */


#define CSL_DDR_RSVD26_RESETVAL          (0x00000000u)

/* DDRPHYREV */

#define CSL_DDR_DDRPHYREV_DDRPHYIDREV_MASK (0xFFFFFFFFu)
#define CSL_DDR_DDRPHYREV_DDRPHYIDREV_SHIFT (0x00000000u)
#define CSL_DDR_DDRPHYREV_DDRPHYIDREV_RESETVAL (0x00000000u)

#define CSL_DDR_DDRPHYREV_RESETVAL       (0x00000000u)

/* DDRPHYCR */

#define CSL_DDR_DDRPHYCR_DDRPHYCTRL_MASK (0xFFFFFFF8u)
#define CSL_DDR_DDRPHYCR_DDRPHYCTRL_SHIFT (0x00000003u)
#define CSL_DDR_DDRPHYCR_DDRPHYCTRL_RESETVAL (0x00000000u)

#define CSL_DDR_DDRPHYCR_RL_MASK         (0x00000007u)
#define CSL_DDR_DDRPHYCR_RL_SHIFT        (0x00000000u)
#define CSL_DDR_DDRPHYCR_RL_RESETVAL     (0x00000000u)

#define CSL_DDR_DDRPHYCR_RESETVAL        (0x00000000u)

/* DDRPHYSR */

#define CSL_DDR_DDRPHYSR_DDRPHYSTAT_MASK (0xFFFFFFFFu)
#define CSL_DDR_DDRPHYSR_DDRPHYSTAT_SHIFT (0x00000000u)
#define CSL_DDR_DDRPHYSR_DDRPHYSTAT_RESETVAL (0x00000000u)

#define CSL_DDR_DDRPHYSR_RESETVAL        (0x00000000u)

/* DDRPHYCR3 */

#define CSL_DDR_DDRPHYCR3_DDRPHYCTRL_MASK (0xFFFFFFFFu)
#define CSL_DDR_DDRPHYCR3_DDRPHYCTRL_SHIFT (0x00000000u)
#define CSL_DDR_DDRPHYCR3_DDRPHYCTRL_RESETVAL (0x00000000u)

#define CSL_DDR_DDRPHYCR3_RESETVAL       (0x00000000u)

/* VTPCTRL */


#define CSL_DDR_VTPCTRL_IOCTRL_MASK      (0x0000FFFFu)
#define CSL_DDR_VTPCTRL_IOCTRL_SHIFT     (0x00000000u)
#define CSL_DDR_VTPCTRL_IOCTRL_RESETVAL  (0x00000000u)

#define CSL_DDR_VTPCTRL_RESETVAL         (0x00000000u)

/* VTPSTAT */


#define CSL_DDR_VTPSTAT_IOCTRL_MASK      (0x0000000Fu)
#define CSL_DDR_VTPSTAT_IOCTRL_SHIFT     (0x00000000u)
#define CSL_DDR_VTPSTAT_IOCTRL_RESETVAL  (0x00000000u)

#define CSL_DDR_VTPSTAT_RESETVAL         (0x00000000u)

/* RSVD27 */


#define CSL_DDR_RSVD27_RESETVAL          (0x00000000u)

/* RSVD28 */


#define CSL_DDR_RSVD28_RESETVAL          (0x00000000u)

#endif
