module test;
 reg R, S;
wire Q, Qbar;
  SR_latch dut(.R(R),.S(S),.Q(Q),.Qbar(Qbar));
 initial
 begin
    R=1'b1;
    S=1'b0;
    #5
    S=1'b0;
    R=1'b0;
 
 $finish;
 end
endmodule    
