
FreeRTOS_Fan.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cda4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bf4  0800cf38  0800cf38  0001cf38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800db2c  0800db2c  000201f8  2**0
                  CONTENTS
  4 .ARM          00000008  0800db2c  0800db2c  0001db2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800db34  0800db34  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800db34  0800db34  0001db34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800db38  0800db38  0001db38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  0800db3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201f8  2**0
                  CONTENTS
 10 .bss          00013358  200001f8  200001f8  000201f8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20013550  20013550  000201f8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018c59  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003855  00000000  00000000  00038e81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001698  00000000  00000000  0003c6d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001540  00000000  00000000  0003dd70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002458e  00000000  00000000  0003f2b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a3ce  00000000  00000000  0006383e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d75db  00000000  00000000  0007dc0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001551e7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000074fc  00000000  00000000  00155238  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f8 	.word	0x200001f8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800cf1c 	.word	0x0800cf1c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001fc 	.word	0x200001fc
 80001cc:	0800cf1c 	.word	0x0800cf1c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <microDelay>:
uint32_t pMillis, cMillis;
// HC05
uint8_t rxData;


void microDelay(uint16_t delay) {
 8000ff8:	b480      	push	{r7}
 8000ffa:	b083      	sub	sp, #12
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	4603      	mov	r3, r0
 8001000:	80fb      	strh	r3, [r7, #6]
  __HAL_TIM_SET_COUNTER(&htim1, 0);
 8001002:	4b09      	ldr	r3, [pc, #36]	; (8001028 <microDelay+0x30>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	2200      	movs	r2, #0
 8001008:	625a      	str	r2, [r3, #36]	; 0x24
  while (__HAL_TIM_GET_COUNTER(&htim1) < delay)
 800100a:	bf00      	nop
 800100c:	4b06      	ldr	r3, [pc, #24]	; (8001028 <microDelay+0x30>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001012:	88fb      	ldrh	r3, [r7, #6]
 8001014:	429a      	cmp	r2, r3
 8001016:	d3f9      	bcc.n	800100c <microDelay+0x14>
    ;
}
 8001018:	bf00      	nop
 800101a:	bf00      	nop
 800101c:	370c      	adds	r7, #12
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop
 8001028:	20000268 	.word	0x20000268

0800102c <DHT11_Start>:

uint8_t DHT11_Start(void) {
 800102c:	b580      	push	{r7, lr}
 800102e:	b086      	sub	sp, #24
 8001030:	af00      	add	r7, sp, #0
  uint8_t Response = 0;
 8001032:	2300      	movs	r3, #0
 8001034:	75fb      	strb	r3, [r7, #23]
  GPIO_InitTypeDef GPIO_InitStructPrivate = {0};
 8001036:	463b      	mov	r3, r7
 8001038:	2200      	movs	r2, #0
 800103a:	601a      	str	r2, [r3, #0]
 800103c:	605a      	str	r2, [r3, #4]
 800103e:	609a      	str	r2, [r3, #8]
 8001040:	60da      	str	r2, [r3, #12]
 8001042:	611a      	str	r2, [r3, #16]
  GPIO_InitStructPrivate.Pin = DHT11_PIN;
 8001044:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001048:	603b      	str	r3, [r7, #0]
  GPIO_InitStructPrivate.Mode = GPIO_MODE_OUTPUT_PP;
 800104a:	2301      	movs	r3, #1
 800104c:	607b      	str	r3, [r7, #4]
  GPIO_InitStructPrivate.Speed = GPIO_SPEED_FREQ_LOW;
 800104e:	2300      	movs	r3, #0
 8001050:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructPrivate.Pull = GPIO_NOPULL;
 8001052:	2300      	movs	r3, #0
 8001054:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStructPrivate); // set the pin as output
 8001056:	463b      	mov	r3, r7
 8001058:	4619      	mov	r1, r3
 800105a:	482d      	ldr	r0, [pc, #180]	; (8001110 <DHT11_Start+0xe4>)
 800105c:	f001 fc52 	bl	8002904 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, 0);        // pull the pin low
 8001060:	2200      	movs	r2, #0
 8001062:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001066:	482a      	ldr	r0, [pc, #168]	; (8001110 <DHT11_Start+0xe4>)
 8001068:	f001 fe00 	bl	8002c6c <HAL_GPIO_WritePin>
  HAL_Delay(20);                                      // wait for 20ms
 800106c:	2014      	movs	r0, #20
 800106e:	f001 fab1 	bl	80025d4 <HAL_Delay>
  // vTaskDelay(20);
  HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, 1);        // pull the pin high
 8001072:	2201      	movs	r2, #1
 8001074:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001078:	4825      	ldr	r0, [pc, #148]	; (8001110 <DHT11_Start+0xe4>)
 800107a:	f001 fdf7 	bl	8002c6c <HAL_GPIO_WritePin>
  microDelay(30);                                     // wait for 30us
 800107e:	201e      	movs	r0, #30
 8001080:	f7ff ffba 	bl	8000ff8 <microDelay>
  GPIO_InitStructPrivate.Mode = GPIO_MODE_INPUT;
 8001084:	2300      	movs	r3, #0
 8001086:	607b      	str	r3, [r7, #4]
  GPIO_InitStructPrivate.Pull = GPIO_PULLUP;
 8001088:	2301      	movs	r3, #1
 800108a:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStructPrivate); // set the pin as input
 800108c:	463b      	mov	r3, r7
 800108e:	4619      	mov	r1, r3
 8001090:	481f      	ldr	r0, [pc, #124]	; (8001110 <DHT11_Start+0xe4>)
 8001092:	f001 fc37 	bl	8002904 <HAL_GPIO_Init>
  microDelay(40);
 8001096:	2028      	movs	r0, #40	; 0x28
 8001098:	f7ff ffae 	bl	8000ff8 <microDelay>
  if (!(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))) {
 800109c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010a0:	481b      	ldr	r0, [pc, #108]	; (8001110 <DHT11_Start+0xe4>)
 80010a2:	f001 fdcb 	bl	8002c3c <HAL_GPIO_ReadPin>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d10c      	bne.n	80010c6 <DHT11_Start+0x9a>
    microDelay(80);
 80010ac:	2050      	movs	r0, #80	; 0x50
 80010ae:	f7ff ffa3 	bl	8000ff8 <microDelay>
    if ((HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)))
 80010b2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010b6:	4816      	ldr	r0, [pc, #88]	; (8001110 <DHT11_Start+0xe4>)
 80010b8:	f001 fdc0 	bl	8002c3c <HAL_GPIO_ReadPin>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <DHT11_Start+0x9a>
      Response = 1;
 80010c2:	2301      	movs	r3, #1
 80010c4:	75fb      	strb	r3, [r7, #23]
  }
  pMillis = HAL_GetTick();
 80010c6:	f001 fa79 	bl	80025bc <HAL_GetTick>
 80010ca:	4603      	mov	r3, r0
 80010cc:	4a11      	ldr	r2, [pc, #68]	; (8001114 <DHT11_Start+0xe8>)
 80010ce:	6013      	str	r3, [r2, #0]
  cMillis = HAL_GetTick();
 80010d0:	f001 fa74 	bl	80025bc <HAL_GetTick>
 80010d4:	4603      	mov	r3, r0
 80010d6:	4a10      	ldr	r2, [pc, #64]	; (8001118 <DHT11_Start+0xec>)
 80010d8:	6013      	str	r3, [r2, #0]
  while ((HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis) {
 80010da:	e004      	b.n	80010e6 <DHT11_Start+0xba>
    cMillis = HAL_GetTick();
 80010dc:	f001 fa6e 	bl	80025bc <HAL_GetTick>
 80010e0:	4603      	mov	r3, r0
 80010e2:	4a0d      	ldr	r2, [pc, #52]	; (8001118 <DHT11_Start+0xec>)
 80010e4:	6013      	str	r3, [r2, #0]
  while ((HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis) {
 80010e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010ea:	4809      	ldr	r0, [pc, #36]	; (8001110 <DHT11_Start+0xe4>)
 80010ec:	f001 fda6 	bl	8002c3c <HAL_GPIO_ReadPin>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d006      	beq.n	8001104 <DHT11_Start+0xd8>
 80010f6:	4b07      	ldr	r3, [pc, #28]	; (8001114 <DHT11_Start+0xe8>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	1c9a      	adds	r2, r3, #2
 80010fc:	4b06      	ldr	r3, [pc, #24]	; (8001118 <DHT11_Start+0xec>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	429a      	cmp	r2, r3
 8001102:	d8eb      	bhi.n	80010dc <DHT11_Start+0xb0>
  }
  return Response;
 8001104:	7dfb      	ldrb	r3, [r7, #23]
}
 8001106:	4618      	mov	r0, r3
 8001108:	3718      	adds	r7, #24
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	40020400 	.word	0x40020400
 8001114:	2000033c 	.word	0x2000033c
 8001118:	20000340 	.word	0x20000340

0800111c <DHT11_Read>:

uint8_t DHT11_Read(void) {
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
  uint8_t a = 0, b = 0;
 8001122:	2300      	movs	r3, #0
 8001124:	71fb      	strb	r3, [r7, #7]
 8001126:	2300      	movs	r3, #0
 8001128:	71bb      	strb	r3, [r7, #6]
  for (a = 0; a < 8; a++) {
 800112a:	2300      	movs	r3, #0
 800112c:	71fb      	strb	r3, [r7, #7]
 800112e:	e066      	b.n	80011fe <DHT11_Read+0xe2>
    pMillis = HAL_GetTick();
 8001130:	f001 fa44 	bl	80025bc <HAL_GetTick>
 8001134:	4603      	mov	r3, r0
 8001136:	4a36      	ldr	r2, [pc, #216]	; (8001210 <DHT11_Read+0xf4>)
 8001138:	6013      	str	r3, [r2, #0]
    cMillis = HAL_GetTick();
 800113a:	f001 fa3f 	bl	80025bc <HAL_GetTick>
 800113e:	4603      	mov	r3, r0
 8001140:	4a34      	ldr	r2, [pc, #208]	; (8001214 <DHT11_Read+0xf8>)
 8001142:	6013      	str	r3, [r2, #0]

    while (!(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) &&
 8001144:	e004      	b.n	8001150 <DHT11_Read+0x34>
           pMillis + 2 > cMillis) {
      cMillis = HAL_GetTick();
 8001146:	f001 fa39 	bl	80025bc <HAL_GetTick>
 800114a:	4603      	mov	r3, r0
 800114c:	4a31      	ldr	r2, [pc, #196]	; (8001214 <DHT11_Read+0xf8>)
 800114e:	6013      	str	r3, [r2, #0]
    while (!(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) &&
 8001150:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001154:	4830      	ldr	r0, [pc, #192]	; (8001218 <DHT11_Read+0xfc>)
 8001156:	f001 fd71 	bl	8002c3c <HAL_GPIO_ReadPin>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d106      	bne.n	800116e <DHT11_Read+0x52>
           pMillis + 2 > cMillis) {
 8001160:	4b2b      	ldr	r3, [pc, #172]	; (8001210 <DHT11_Read+0xf4>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	1c9a      	adds	r2, r3, #2
 8001166:	4b2b      	ldr	r3, [pc, #172]	; (8001214 <DHT11_Read+0xf8>)
 8001168:	681b      	ldr	r3, [r3, #0]
    while (!(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) &&
 800116a:	429a      	cmp	r2, r3
 800116c:	d8eb      	bhi.n	8001146 <DHT11_Read+0x2a>
    }

    microDelay(40);                                 // wait for 40 us
 800116e:	2028      	movs	r0, #40	; 0x28
 8001170:	f7ff ff42 	bl	8000ff8 <microDelay>
    if (!(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))) // if the pin is low
 8001174:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001178:	4827      	ldr	r0, [pc, #156]	; (8001218 <DHT11_Read+0xfc>)
 800117a:	f001 fd5f 	bl	8002c3c <HAL_GPIO_ReadPin>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d10e      	bne.n	80011a2 <DHT11_Read+0x86>
      b &= ~(1 << (7 - a));
 8001184:	79fb      	ldrb	r3, [r7, #7]
 8001186:	f1c3 0307 	rsb	r3, r3, #7
 800118a:	2201      	movs	r2, #1
 800118c:	fa02 f303 	lsl.w	r3, r2, r3
 8001190:	b25b      	sxtb	r3, r3
 8001192:	43db      	mvns	r3, r3
 8001194:	b25a      	sxtb	r2, r3
 8001196:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800119a:	4013      	ands	r3, r2
 800119c:	b25b      	sxtb	r3, r3
 800119e:	71bb      	strb	r3, [r7, #6]
 80011a0:	e00b      	b.n	80011ba <DHT11_Read+0x9e>
    else
      b |= (1 << (7 - a));
 80011a2:	79fb      	ldrb	r3, [r7, #7]
 80011a4:	f1c3 0307 	rsb	r3, r3, #7
 80011a8:	2201      	movs	r2, #1
 80011aa:	fa02 f303 	lsl.w	r3, r2, r3
 80011ae:	b25a      	sxtb	r2, r3
 80011b0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80011b4:	4313      	orrs	r3, r2
 80011b6:	b25b      	sxtb	r3, r3
 80011b8:	71bb      	strb	r3, [r7, #6]
    pMillis = HAL_GetTick();
 80011ba:	f001 f9ff 	bl	80025bc <HAL_GetTick>
 80011be:	4603      	mov	r3, r0
 80011c0:	4a13      	ldr	r2, [pc, #76]	; (8001210 <DHT11_Read+0xf4>)
 80011c2:	6013      	str	r3, [r2, #0]
    cMillis = HAL_GetTick();
 80011c4:	f001 f9fa 	bl	80025bc <HAL_GetTick>
 80011c8:	4603      	mov	r3, r0
 80011ca:	4a12      	ldr	r2, [pc, #72]	; (8001214 <DHT11_Read+0xf8>)
 80011cc:	6013      	str	r3, [r2, #0]
    while ((HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) &&
 80011ce:	e004      	b.n	80011da <DHT11_Read+0xbe>
           pMillis + 2 > cMillis) { // wait for the pin to go low
      cMillis = HAL_GetTick();
 80011d0:	f001 f9f4 	bl	80025bc <HAL_GetTick>
 80011d4:	4603      	mov	r3, r0
 80011d6:	4a0f      	ldr	r2, [pc, #60]	; (8001214 <DHT11_Read+0xf8>)
 80011d8:	6013      	str	r3, [r2, #0]
    while ((HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) &&
 80011da:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011de:	480e      	ldr	r0, [pc, #56]	; (8001218 <DHT11_Read+0xfc>)
 80011e0:	f001 fd2c 	bl	8002c3c <HAL_GPIO_ReadPin>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d006      	beq.n	80011f8 <DHT11_Read+0xdc>
           pMillis + 2 > cMillis) { // wait for the pin to go low
 80011ea:	4b09      	ldr	r3, [pc, #36]	; (8001210 <DHT11_Read+0xf4>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	1c9a      	adds	r2, r3, #2
 80011f0:	4b08      	ldr	r3, [pc, #32]	; (8001214 <DHT11_Read+0xf8>)
 80011f2:	681b      	ldr	r3, [r3, #0]
    while ((HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) &&
 80011f4:	429a      	cmp	r2, r3
 80011f6:	d8eb      	bhi.n	80011d0 <DHT11_Read+0xb4>
  for (a = 0; a < 8; a++) {
 80011f8:	79fb      	ldrb	r3, [r7, #7]
 80011fa:	3301      	adds	r3, #1
 80011fc:	71fb      	strb	r3, [r7, #7]
 80011fe:	79fb      	ldrb	r3, [r7, #7]
 8001200:	2b07      	cmp	r3, #7
 8001202:	d995      	bls.n	8001130 <DHT11_Read+0x14>
    }
  }
  return b;
 8001204:	79bb      	ldrb	r3, [r7, #6]
}
 8001206:	4618      	mov	r0, r3
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	2000033c 	.word	0x2000033c
 8001214:	20000340 	.word	0x20000340
 8001218:	40020400 	.word	0x40020400

0800121c <check_dht11>:

int check_dht11(float *tCel) {
 800121c:	b580      	push	{r7, lr}
 800121e:	ed2d 8b02 	vpush	{d8}
 8001222:	b084      	sub	sp, #16
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
	if (DHT11_Start()) {
 8001228:	f7ff ff00 	bl	800102c <DHT11_Start>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d03c      	beq.n	80012ac <check_dht11+0x90>
	      uint8_t RHI, RHD, TCI, TCD, SUM;
	      RHI = DHT11_Read(); // Relative humidity integral
 8001232:	f7ff ff73 	bl	800111c <DHT11_Read>
 8001236:	4603      	mov	r3, r0
 8001238:	73fb      	strb	r3, [r7, #15]
	      RHD = DHT11_Read(); // Relative humidity decimal
 800123a:	f7ff ff6f 	bl	800111c <DHT11_Read>
 800123e:	4603      	mov	r3, r0
 8001240:	73bb      	strb	r3, [r7, #14]
	      TCI = DHT11_Read(); // Celsius integral
 8001242:	f7ff ff6b 	bl	800111c <DHT11_Read>
 8001246:	4603      	mov	r3, r0
 8001248:	737b      	strb	r3, [r7, #13]
	      TCD = DHT11_Read(); // Celsius decimal
 800124a:	f7ff ff67 	bl	800111c <DHT11_Read>
 800124e:	4603      	mov	r3, r0
 8001250:	733b      	strb	r3, [r7, #12]
	      SUM = DHT11_Read(); // Check sum
 8001252:	f7ff ff63 	bl	800111c <DHT11_Read>
 8001256:	4603      	mov	r3, r0
 8001258:	72fb      	strb	r3, [r7, #11]
	      if (RHI + RHD + TCI + TCD != SUM) {
 800125a:	7bfa      	ldrb	r2, [r7, #15]
 800125c:	7bbb      	ldrb	r3, [r7, #14]
 800125e:	441a      	add	r2, r3
 8001260:	7b7b      	ldrb	r3, [r7, #13]
 8001262:	441a      	add	r2, r3
 8001264:	7b3b      	ldrb	r3, [r7, #12]
 8001266:	441a      	add	r2, r3
 8001268:	7afb      	ldrb	r3, [r7, #11]
 800126a:	429a      	cmp	r2, r3
 800126c:	d001      	beq.n	8001272 <check_dht11+0x56>
	    	  return 0;
 800126e:	2300      	movs	r3, #0
 8001270:	e01d      	b.n	80012ae <check_dht11+0x92>
	      }
	      // Can use RHI and TCI for any purposes if whole number only needed
		  *tCel = (float)TCI + (float)(TCD / 10.0);
 8001272:	7b7b      	ldrb	r3, [r7, #13]
 8001274:	ee07 3a90 	vmov	s15, r3
 8001278:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 800127c:	7b3b      	ldrb	r3, [r7, #12]
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff f950 	bl	8000524 <__aeabi_i2d>
 8001284:	f04f 0200 	mov.w	r2, #0
 8001288:	4b0c      	ldr	r3, [pc, #48]	; (80012bc <check_dht11+0xa0>)
 800128a:	f7ff fadf 	bl	800084c <__aeabi_ddiv>
 800128e:	4602      	mov	r2, r0
 8001290:	460b      	mov	r3, r1
 8001292:	4610      	mov	r0, r2
 8001294:	4619      	mov	r1, r3
 8001296:	f7ff fca7 	bl	8000be8 <__aeabi_d2f>
 800129a:	ee07 0a90 	vmov	s15, r0
 800129e:	ee78 7a27 	vadd.f32	s15, s16, s15
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	edc3 7a00 	vstr	s15, [r3]
		  return 1;
 80012a8:	2301      	movs	r3, #1
 80012aa:	e000      	b.n	80012ae <check_dht11+0x92>
	 }
	 return 0;
 80012ac:	2300      	movs	r3, #0
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	3710      	adds	r7, #16
 80012b2:	46bd      	mov	sp, r7
 80012b4:	ecbd 8b02 	vpop	{d8}
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	40240000 	.word	0x40240000

080012c0 <test>:

void test(void *argument)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15, GPIO_PIN_RESET);
 80012c8:	2200      	movs	r2, #0
 80012ca:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80012ce:	480c      	ldr	r0, [pc, #48]	; (8001300 <test+0x40>)
 80012d0:	f001 fccc 	bl	8002c6c <HAL_GPIO_WritePin>
		for(;;){

			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET );
 80012d4:	2201      	movs	r2, #1
 80012d6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012da:	4809      	ldr	r0, [pc, #36]	; (8001300 <test+0x40>)
 80012dc:	f001 fcc6 	bl	8002c6c <HAL_GPIO_WritePin>
			vTaskDelay(500);
 80012e0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012e4:	f005 fcfa 	bl	8006cdc <vTaskDelay>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET );
 80012e8:	2200      	movs	r2, #0
 80012ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012ee:	4804      	ldr	r0, [pc, #16]	; (8001300 <test+0x40>)
 80012f0:	f001 fcbc 	bl	8002c6c <HAL_GPIO_WritePin>
			vTaskDelay(500);
 80012f4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012f8:	f005 fcf0 	bl	8006cdc <vTaskDelay>
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET );
 80012fc:	e7ea      	b.n	80012d4 <test+0x14>
 80012fe:	bf00      	nop
 8001300:	40020c00 	.word	0x40020c00

08001304 <OLED_task>:
		sys_state.fan_pwm = SPEED_MID;
	else
		sys_state.fan_pwm = SPEED_LOW;
}

void OLED_task(void *pvParameters) {
 8001304:	b580      	push	{r7, lr}
 8001306:	b088      	sub	sp, #32
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
	// mutex?
	for (;;) {
		char t_c[20];
		sprintf(t_c, "%.2f", sys_state.temperature);
 800130c:	4b0c      	ldr	r3, [pc, #48]	; (8001340 <OLED_task+0x3c>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4618      	mov	r0, r3
 8001312:	f7ff f919 	bl	8000548 <__aeabi_f2d>
 8001316:	4602      	mov	r2, r0
 8001318:	460b      	mov	r3, r1
 800131a:	f107 000c 	add.w	r0, r7, #12
 800131e:	4909      	ldr	r1, [pc, #36]	; (8001344 <OLED_task+0x40>)
 8001320:	f008 f836 	bl	8009390 <siprintf>
		ssd1306_print(sys_state.fan_pwm, t_c);
 8001324:	4b06      	ldr	r3, [pc, #24]	; (8001340 <OLED_task+0x3c>)
 8001326:	88db      	ldrh	r3, [r3, #6]
 8001328:	461a      	mov	r2, r3
 800132a:	f107 030c 	add.w	r3, r7, #12
 800132e:	4619      	mov	r1, r3
 8001330:	4610      	mov	r0, r2
 8001332:	f000 fd9d 	bl	8001e70 <ssd1306_print>
		vTaskDelay(100);
 8001336:	2064      	movs	r0, #100	; 0x64
 8001338:	f005 fcd0 	bl	8006cdc <vTaskDelay>
	for (;;) {
 800133c:	e7e6      	b.n	800130c <OLED_task+0x8>
 800133e:	bf00      	nop
 8001340:	20000000 	.word	0x20000000
 8001344:	0800cf38 	.word	0x0800cf38

08001348 <DHT11_task>:
	}
}


void DHT11_task(void *pvParameters) {
 8001348:	b580      	push	{r7, lr}
 800134a:	b086      	sub	sp, #24
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start(&htim1);
 8001350:	480d      	ldr	r0, [pc, #52]	; (8001388 <DHT11_task+0x40>)
 8001352:	f002 fddb 	bl	8003f0c <HAL_TIM_Base_Start>

	TickType_t lastWakeTime = xTaskGetTickCount();
 8001356:	f005 fded 	bl	8006f34 <xTaskGetTickCount>
 800135a:	4603      	mov	r3, r0
 800135c:	613b      	str	r3, [r7, #16]
	const TickType_t period = pdMS_TO_TICKS(PERIOD_MS);
 800135e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001362:	617b      	str	r3, [r7, #20]
	for (;;) {

		float t;
		if (check_dht11(&t)) {
 8001364:	f107 030c 	add.w	r3, r7, #12
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff ff57 	bl	800121c <check_dht11>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d002      	beq.n	800137a <DHT11_task+0x32>
			sys_state.temperature = t;
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	4a05      	ldr	r2, [pc, #20]	; (800138c <DHT11_task+0x44>)
 8001378:	6013      	str	r3, [r2, #0]
		}
//			if (mode == MODE_AUTO)
//			    change_speed();
		// period wake up
		vTaskDelayUntil(&lastWakeTime, period);
 800137a:	f107 0310 	add.w	r3, r7, #16
 800137e:	6979      	ldr	r1, [r7, #20]
 8001380:	4618      	mov	r0, r3
 8001382:	f005 fc2d 	bl	8006be0 <vTaskDelayUntil>
	for (;;) {
 8001386:	e7ed      	b.n	8001364 <DHT11_task+0x1c>
 8001388:	20000268 	.word	0x20000268
 800138c:	20000000 	.word	0x20000000

08001390 <turn_on_PWM>:
	}
}

void turn_on_PWM() {
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 0);
 8001394:	2200      	movs	r2, #0
 8001396:	2110      	movs	r1, #16
 8001398:	4807      	ldr	r0, [pc, #28]	; (80013b8 <turn_on_PWM+0x28>)
 800139a:	f001 fc67 	bl	8002c6c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 800139e:	2201      	movs	r2, #1
 80013a0:	2120      	movs	r1, #32
 80013a2:	4805      	ldr	r0, [pc, #20]	; (80013b8 <turn_on_PWM+0x28>)
 80013a4:	f001 fc62 	bl	8002c6c <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_3, 1600);
 80013a8:	4b04      	ldr	r3, [pc, #16]	; (80013bc <turn_on_PWM+0x2c>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 80013b0:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80013b2:	bf00      	nop
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	40020400 	.word	0x40020400
 80013bc:	200002b0 	.word	0x200002b0

080013c0 <turn_off_PWM>:

void turn_off_PWM() {
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 0);
 80013c4:	2200      	movs	r2, #0
 80013c6:	2110      	movs	r1, #16
 80013c8:	4806      	ldr	r0, [pc, #24]	; (80013e4 <turn_off_PWM+0x24>)
 80013ca:	f001 fc4f 	bl	8002c6c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 80013ce:	2200      	movs	r2, #0
 80013d0:	2120      	movs	r1, #32
 80013d2:	4804      	ldr	r0, [pc, #16]	; (80013e4 <turn_off_PWM+0x24>)
 80013d4:	f001 fc4a 	bl	8002c6c <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 80013d8:	4b03      	ldr	r3, [pc, #12]	; (80013e8 <turn_off_PWM+0x28>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	2200      	movs	r2, #0
 80013de:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80013e0:	bf00      	nop
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	40020400 	.word	0x40020400
 80013e8:	200002b0 	.word	0x200002b0

080013ec <IR_Init>:


void IR_Init() {
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
	uint32_t *pClkCtrlReg     = (uint32_t *)0x40023830;
 80013f2:	4b0b      	ldr	r3, [pc, #44]	; (8001420 <IR_Init+0x34>)
 80013f4:	607b      	str	r3, [r7, #4]
	uint32_t *pPortAModeReg   = (uint32_t *)0x40020000;
 80013f6:	4b0b      	ldr	r3, [pc, #44]	; (8001424 <IR_Init+0x38>)
 80013f8:	603b      	str	r3, [r7, #0]

	//1. Enable the clock RCC AHB1_ENR FOR GPIOA
	*pClkCtrlReg |=  (1);
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f043 0201 	orr.w	r2, r3, #1
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	601a      	str	r2, [r3, #0]
	//2. We need to set the GPIO A Mode to Input
	*pPortAModeReg &= ~(3);
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f023 0203 	bic.w	r2, r3, #3
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	601a      	str	r2, [r3, #0]

}
 8001412:	bf00      	nop
 8001414:	370c      	adds	r7, #12
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	40023830 	.word	0x40023830
 8001424:	40020000 	.word	0x40020000

08001428 <FanControl_task>:

void FanControl_task(void *pvParameters) {
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
	for (;;) {
		if ((*irReg & 1) == 0) {
 8001430:	4b07      	ldr	r3, [pc, #28]	; (8001450 <FanControl_task+0x28>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f003 0301 	and.w	r3, r3, #1
 800143a:	2b00      	cmp	r3, #0
 800143c:	d102      	bne.n	8001444 <FanControl_task+0x1c>
			turn_on_PWM();
 800143e:	f7ff ffa7 	bl	8001390 <turn_on_PWM>
 8001442:	e001      	b.n	8001448 <FanControl_task+0x20>
		} else {
			turn_off_PWM();
 8001444:	f7ff ffbc 	bl	80013c0 <turn_off_PWM>
		}
		//  fanControl  cpu  dht11
		vTaskDelay(100);
 8001448:	2064      	movs	r0, #100	; 0x64
 800144a:	f005 fc47 	bl	8006cdc <vTaskDelay>
		if ((*irReg & 1) == 0) {
 800144e:	e7ef      	b.n	8001430 <FanControl_task+0x8>
 8001450:	20000010 	.word	0x20000010

08001454 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800145a:	f001 f879 	bl	8002550 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800145e:	f000 f85b 	bl	8001518 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */
  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001462:	f000 f9e1 	bl	8001828 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001466:	f000 f8c1 	bl	80015ec <MX_I2C1_Init>
  MX_TIM2_Init();
 800146a:	f000 f93d 	bl	80016e8 <MX_TIM2_Init>
  MX_TIM1_Init();
 800146e:	f000 f8eb 	bl	8001648 <MX_TIM1_Init>
  MX_USART3_UART_Init();
 8001472:	f000 f9af 	bl	80017d4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  ssd1306_Init();
 8001476:	f000 fafb 	bl	8001a70 <ssd1306_Init>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3); //PB2 TIM2 CH3
 800147a:	2108      	movs	r1, #8
 800147c:	481b      	ldr	r0, [pc, #108]	; (80014ec <main+0x98>)
 800147e:	f002 fe77 	bl	8004170 <HAL_TIM_PWM_Start>
  IR_Init();
 8001482:	f7ff ffb3 	bl	80013ec <IR_Init>
  // xTempQueue = xQueueCreate(1, sizeof(float));
  HAL_UART_Receive_IT(&huart3,&rxData,1);
 8001486:	2201      	movs	r2, #1
 8001488:	4919      	ldr	r1, [pc, #100]	; (80014f0 <main+0x9c>)
 800148a:	481a      	ldr	r0, [pc, #104]	; (80014f4 <main+0xa0>)
 800148c:	f003 fddf 	bl	800504e <HAL_UART_Receive_IT>
  xTaskCreate(
 8001490:	2300      	movs	r3, #0
 8001492:	9301      	str	r3, [sp, #4]
 8001494:	2301      	movs	r3, #1
 8001496:	9300      	str	r3, [sp, #0]
 8001498:	2300      	movs	r3, #0
 800149a:	2280      	movs	r2, #128	; 0x80
 800149c:	4916      	ldr	r1, [pc, #88]	; (80014f8 <main+0xa4>)
 800149e:	4817      	ldr	r0, [pc, #92]	; (80014fc <main+0xa8>)
 80014a0:	f005 fa60 	bl	8006964 <xTaskCreate>
 			  128,
 			  NULL,
 			  1,
 			  NULL);

  xTaskCreate(
 80014a4:	2300      	movs	r3, #0
 80014a6:	9301      	str	r3, [sp, #4]
 80014a8:	2301      	movs	r3, #1
 80014aa:	9300      	str	r3, [sp, #0]
 80014ac:	2300      	movs	r3, #0
 80014ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 80014b2:	4913      	ldr	r1, [pc, #76]	; (8001500 <main+0xac>)
 80014b4:	4813      	ldr	r0, [pc, #76]	; (8001504 <main+0xb0>)
 80014b6:	f005 fa55 	bl	8006964 <xTaskCreate>
			  256,
			  NULL,
			  1,
			  NULL);

  xTaskCreate(
 80014ba:	2300      	movs	r3, #0
 80014bc:	9301      	str	r3, [sp, #4]
 80014be:	2303      	movs	r3, #3
 80014c0:	9300      	str	r3, [sp, #0]
 80014c2:	2300      	movs	r3, #0
 80014c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80014c8:	490f      	ldr	r1, [pc, #60]	; (8001508 <main+0xb4>)
 80014ca:	4810      	ldr	r0, [pc, #64]	; (800150c <main+0xb8>)
 80014cc:	f005 fa4a 	bl	8006964 <xTaskCreate>
			  256,
			  NULL,
			  3,
			  NULL);

  xTaskCreate(
 80014d0:	2300      	movs	r3, #0
 80014d2:	9301      	str	r3, [sp, #4]
 80014d4:	2301      	movs	r3, #1
 80014d6:	9300      	str	r3, [sp, #0]
 80014d8:	2300      	movs	r3, #0
 80014da:	f44f 7280 	mov.w	r2, #256	; 0x100
 80014de:	490c      	ldr	r1, [pc, #48]	; (8001510 <main+0xbc>)
 80014e0:	480c      	ldr	r0, [pc, #48]	; (8001514 <main+0xc0>)
 80014e2:	f005 fa3f 	bl	8006964 <xTaskCreate>
  			  256,
  			  NULL,
  			  1,
  			  NULL);

  vTaskStartScheduler();
 80014e6:	f005 fc2d 	bl	8006d44 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80014ea:	e7fe      	b.n	80014ea <main+0x96>
 80014ec:	200002b0 	.word	0x200002b0
 80014f0:	20000344 	.word	0x20000344
 80014f4:	200002f8 	.word	0x200002f8
 80014f8:	0800cf40 	.word	0x0800cf40
 80014fc:	080012c1 	.word	0x080012c1
 8001500:	0800cf48 	.word	0x0800cf48
 8001504:	08001429 	.word	0x08001429
 8001508:	0800cf4c 	.word	0x0800cf4c
 800150c:	08001349 	.word	0x08001349
 8001510:	0800cf54 	.word	0x0800cf54
 8001514:	08001305 	.word	0x08001305

08001518 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b094      	sub	sp, #80	; 0x50
 800151c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800151e:	f107 0320 	add.w	r3, r7, #32
 8001522:	2230      	movs	r2, #48	; 0x30
 8001524:	2100      	movs	r1, #0
 8001526:	4618      	mov	r0, r3
 8001528:	f007 f8aa 	bl	8008680 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800152c:	f107 030c 	add.w	r3, r7, #12
 8001530:	2200      	movs	r2, #0
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	605a      	str	r2, [r3, #4]
 8001536:	609a      	str	r2, [r3, #8]
 8001538:	60da      	str	r2, [r3, #12]
 800153a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800153c:	2300      	movs	r3, #0
 800153e:	60bb      	str	r3, [r7, #8]
 8001540:	4b28      	ldr	r3, [pc, #160]	; (80015e4 <SystemClock_Config+0xcc>)
 8001542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001544:	4a27      	ldr	r2, [pc, #156]	; (80015e4 <SystemClock_Config+0xcc>)
 8001546:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800154a:	6413      	str	r3, [r2, #64]	; 0x40
 800154c:	4b25      	ldr	r3, [pc, #148]	; (80015e4 <SystemClock_Config+0xcc>)
 800154e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001550:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001554:	60bb      	str	r3, [r7, #8]
 8001556:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001558:	2300      	movs	r3, #0
 800155a:	607b      	str	r3, [r7, #4]
 800155c:	4b22      	ldr	r3, [pc, #136]	; (80015e8 <SystemClock_Config+0xd0>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a21      	ldr	r2, [pc, #132]	; (80015e8 <SystemClock_Config+0xd0>)
 8001562:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001566:	6013      	str	r3, [r2, #0]
 8001568:	4b1f      	ldr	r3, [pc, #124]	; (80015e8 <SystemClock_Config+0xd0>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001570:	607b      	str	r3, [r7, #4]
 8001572:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001574:	2302      	movs	r3, #2
 8001576:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001578:	2301      	movs	r3, #1
 800157a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800157c:	2310      	movs	r3, #16
 800157e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001580:	2302      	movs	r3, #2
 8001582:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001584:	2300      	movs	r3, #0
 8001586:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001588:	2308      	movs	r3, #8
 800158a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800158c:	23a8      	movs	r3, #168	; 0xa8
 800158e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001590:	2302      	movs	r3, #2
 8001592:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001594:	2304      	movs	r3, #4
 8001596:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001598:	f107 0320 	add.w	r3, r7, #32
 800159c:	4618      	mov	r0, r3
 800159e:	f001 ffdb 	bl	8003558 <HAL_RCC_OscConfig>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <SystemClock_Config+0x94>
  {
    Error_Handler();
 80015a8:	f000 fa24 	bl	80019f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015ac:	230f      	movs	r3, #15
 80015ae:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015b0:	2302      	movs	r3, #2
 80015b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015b4:	2300      	movs	r3, #0
 80015b6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80015b8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80015bc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80015be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015c2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80015c4:	f107 030c 	add.w	r3, r7, #12
 80015c8:	2105      	movs	r1, #5
 80015ca:	4618      	mov	r0, r3
 80015cc:	f002 fa3c 	bl	8003a48 <HAL_RCC_ClockConfig>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d001      	beq.n	80015da <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80015d6:	f000 fa0d 	bl	80019f4 <Error_Handler>
  }
}
 80015da:	bf00      	nop
 80015dc:	3750      	adds	r7, #80	; 0x50
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	40023800 	.word	0x40023800
 80015e8:	40007000 	.word	0x40007000

080015ec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015f0:	4b12      	ldr	r3, [pc, #72]	; (800163c <MX_I2C1_Init+0x50>)
 80015f2:	4a13      	ldr	r2, [pc, #76]	; (8001640 <MX_I2C1_Init+0x54>)
 80015f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80015f6:	4b11      	ldr	r3, [pc, #68]	; (800163c <MX_I2C1_Init+0x50>)
 80015f8:	4a12      	ldr	r2, [pc, #72]	; (8001644 <MX_I2C1_Init+0x58>)
 80015fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015fc:	4b0f      	ldr	r3, [pc, #60]	; (800163c <MX_I2C1_Init+0x50>)
 80015fe:	2200      	movs	r2, #0
 8001600:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001602:	4b0e      	ldr	r3, [pc, #56]	; (800163c <MX_I2C1_Init+0x50>)
 8001604:	2200      	movs	r2, #0
 8001606:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001608:	4b0c      	ldr	r3, [pc, #48]	; (800163c <MX_I2C1_Init+0x50>)
 800160a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800160e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001610:	4b0a      	ldr	r3, [pc, #40]	; (800163c <MX_I2C1_Init+0x50>)
 8001612:	2200      	movs	r2, #0
 8001614:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001616:	4b09      	ldr	r3, [pc, #36]	; (800163c <MX_I2C1_Init+0x50>)
 8001618:	2200      	movs	r2, #0
 800161a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800161c:	4b07      	ldr	r3, [pc, #28]	; (800163c <MX_I2C1_Init+0x50>)
 800161e:	2200      	movs	r2, #0
 8001620:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001622:	4b06      	ldr	r3, [pc, #24]	; (800163c <MX_I2C1_Init+0x50>)
 8001624:	2200      	movs	r2, #0
 8001626:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001628:	4804      	ldr	r0, [pc, #16]	; (800163c <MX_I2C1_Init+0x50>)
 800162a:	f001 fb39 	bl	8002ca0 <HAL_I2C_Init>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d001      	beq.n	8001638 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001634:	f000 f9de 	bl	80019f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001638:	bf00      	nop
 800163a:	bd80      	pop	{r7, pc}
 800163c:	20000214 	.word	0x20000214
 8001640:	40005400 	.word	0x40005400
 8001644:	000186a0 	.word	0x000186a0

08001648 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b086      	sub	sp, #24
 800164c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800164e:	f107 0308 	add.w	r3, r7, #8
 8001652:	2200      	movs	r2, #0
 8001654:	601a      	str	r2, [r3, #0]
 8001656:	605a      	str	r2, [r3, #4]
 8001658:	609a      	str	r2, [r3, #8]
 800165a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800165c:	463b      	mov	r3, r7
 800165e:	2200      	movs	r2, #0
 8001660:	601a      	str	r2, [r3, #0]
 8001662:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001664:	4b1e      	ldr	r3, [pc, #120]	; (80016e0 <MX_TIM1_Init+0x98>)
 8001666:	4a1f      	ldr	r2, [pc, #124]	; (80016e4 <MX_TIM1_Init+0x9c>)
 8001668:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 167;
 800166a:	4b1d      	ldr	r3, [pc, #116]	; (80016e0 <MX_TIM1_Init+0x98>)
 800166c:	22a7      	movs	r2, #167	; 0xa7
 800166e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001670:	4b1b      	ldr	r3, [pc, #108]	; (80016e0 <MX_TIM1_Init+0x98>)
 8001672:	2200      	movs	r2, #0
 8001674:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001676:	4b1a      	ldr	r3, [pc, #104]	; (80016e0 <MX_TIM1_Init+0x98>)
 8001678:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800167c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800167e:	4b18      	ldr	r3, [pc, #96]	; (80016e0 <MX_TIM1_Init+0x98>)
 8001680:	2200      	movs	r2, #0
 8001682:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001684:	4b16      	ldr	r3, [pc, #88]	; (80016e0 <MX_TIM1_Init+0x98>)
 8001686:	2200      	movs	r2, #0
 8001688:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800168a:	4b15      	ldr	r3, [pc, #84]	; (80016e0 <MX_TIM1_Init+0x98>)
 800168c:	2200      	movs	r2, #0
 800168e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001690:	4813      	ldr	r0, [pc, #76]	; (80016e0 <MX_TIM1_Init+0x98>)
 8001692:	f002 fbeb 	bl	8003e6c <HAL_TIM_Base_Init>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800169c:	f000 f9aa 	bl	80019f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80016a6:	f107 0308 	add.w	r3, r7, #8
 80016aa:	4619      	mov	r1, r3
 80016ac:	480c      	ldr	r0, [pc, #48]	; (80016e0 <MX_TIM1_Init+0x98>)
 80016ae:	f002 fff1 	bl	8004694 <HAL_TIM_ConfigClockSource>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d001      	beq.n	80016bc <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80016b8:	f000 f99c 	bl	80019f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016bc:	2300      	movs	r3, #0
 80016be:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016c0:	2300      	movs	r3, #0
 80016c2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016c4:	463b      	mov	r3, r7
 80016c6:	4619      	mov	r1, r3
 80016c8:	4805      	ldr	r0, [pc, #20]	; (80016e0 <MX_TIM1_Init+0x98>)
 80016ca:	f003 fbe3 	bl	8004e94 <HAL_TIMEx_MasterConfigSynchronization>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80016d4:	f000 f98e 	bl	80019f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80016d8:	bf00      	nop
 80016da:	3718      	adds	r7, #24
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	20000268 	.word	0x20000268
 80016e4:	40010000 	.word	0x40010000

080016e8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b08e      	sub	sp, #56	; 0x38
 80016ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016f2:	2200      	movs	r2, #0
 80016f4:	601a      	str	r2, [r3, #0]
 80016f6:	605a      	str	r2, [r3, #4]
 80016f8:	609a      	str	r2, [r3, #8]
 80016fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016fc:	f107 0320 	add.w	r3, r7, #32
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001706:	1d3b      	adds	r3, r7, #4
 8001708:	2200      	movs	r2, #0
 800170a:	601a      	str	r2, [r3, #0]
 800170c:	605a      	str	r2, [r3, #4]
 800170e:	609a      	str	r2, [r3, #8]
 8001710:	60da      	str	r2, [r3, #12]
 8001712:	611a      	str	r2, [r3, #16]
 8001714:	615a      	str	r2, [r3, #20]
 8001716:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001718:	4b2d      	ldr	r3, [pc, #180]	; (80017d0 <MX_TIM2_Init+0xe8>)
 800171a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800171e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 89;
 8001720:	4b2b      	ldr	r3, [pc, #172]	; (80017d0 <MX_TIM2_Init+0xe8>)
 8001722:	2259      	movs	r2, #89	; 0x59
 8001724:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001726:	4b2a      	ldr	r3, [pc, #168]	; (80017d0 <MX_TIM2_Init+0xe8>)
 8001728:	2200      	movs	r2, #0
 800172a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1999;
 800172c:	4b28      	ldr	r3, [pc, #160]	; (80017d0 <MX_TIM2_Init+0xe8>)
 800172e:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8001732:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001734:	4b26      	ldr	r3, [pc, #152]	; (80017d0 <MX_TIM2_Init+0xe8>)
 8001736:	2200      	movs	r2, #0
 8001738:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800173a:	4b25      	ldr	r3, [pc, #148]	; (80017d0 <MX_TIM2_Init+0xe8>)
 800173c:	2200      	movs	r2, #0
 800173e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001740:	4823      	ldr	r0, [pc, #140]	; (80017d0 <MX_TIM2_Init+0xe8>)
 8001742:	f002 fb93 	bl	8003e6c <HAL_TIM_Base_Init>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d001      	beq.n	8001750 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800174c:	f000 f952 	bl	80019f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001750:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001754:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001756:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800175a:	4619      	mov	r1, r3
 800175c:	481c      	ldr	r0, [pc, #112]	; (80017d0 <MX_TIM2_Init+0xe8>)
 800175e:	f002 ff99 	bl	8004694 <HAL_TIM_ConfigClockSource>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001768:	f000 f944 	bl	80019f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800176c:	4818      	ldr	r0, [pc, #96]	; (80017d0 <MX_TIM2_Init+0xe8>)
 800176e:	f002 fca5 	bl	80040bc <HAL_TIM_PWM_Init>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d001      	beq.n	800177c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001778:	f000 f93c 	bl	80019f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800177c:	2300      	movs	r3, #0
 800177e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001780:	2300      	movs	r3, #0
 8001782:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001784:	f107 0320 	add.w	r3, r7, #32
 8001788:	4619      	mov	r1, r3
 800178a:	4811      	ldr	r0, [pc, #68]	; (80017d0 <MX_TIM2_Init+0xe8>)
 800178c:	f003 fb82 	bl	8004e94 <HAL_TIMEx_MasterConfigSynchronization>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001796:	f000 f92d 	bl	80019f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800179a:	2360      	movs	r3, #96	; 0x60
 800179c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800179e:	2300      	movs	r3, #0
 80017a0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017a2:	2300      	movs	r3, #0
 80017a4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017a6:	2300      	movs	r3, #0
 80017a8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80017aa:	1d3b      	adds	r3, r7, #4
 80017ac:	2208      	movs	r2, #8
 80017ae:	4619      	mov	r1, r3
 80017b0:	4807      	ldr	r0, [pc, #28]	; (80017d0 <MX_TIM2_Init+0xe8>)
 80017b2:	f002 fead 	bl	8004510 <HAL_TIM_PWM_ConfigChannel>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80017bc:	f000 f91a 	bl	80019f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80017c0:	4803      	ldr	r0, [pc, #12]	; (80017d0 <MX_TIM2_Init+0xe8>)
 80017c2:	f000 fc73 	bl	80020ac <HAL_TIM_MspPostInit>

}
 80017c6:	bf00      	nop
 80017c8:	3738      	adds	r7, #56	; 0x38
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	200002b0 	.word	0x200002b0

080017d4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80017d8:	4b11      	ldr	r3, [pc, #68]	; (8001820 <MX_USART3_UART_Init+0x4c>)
 80017da:	4a12      	ldr	r2, [pc, #72]	; (8001824 <MX_USART3_UART_Init+0x50>)
 80017dc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80017de:	4b10      	ldr	r3, [pc, #64]	; (8001820 <MX_USART3_UART_Init+0x4c>)
 80017e0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80017e4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80017e6:	4b0e      	ldr	r3, [pc, #56]	; (8001820 <MX_USART3_UART_Init+0x4c>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80017ec:	4b0c      	ldr	r3, [pc, #48]	; (8001820 <MX_USART3_UART_Init+0x4c>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80017f2:	4b0b      	ldr	r3, [pc, #44]	; (8001820 <MX_USART3_UART_Init+0x4c>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80017f8:	4b09      	ldr	r3, [pc, #36]	; (8001820 <MX_USART3_UART_Init+0x4c>)
 80017fa:	220c      	movs	r2, #12
 80017fc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017fe:	4b08      	ldr	r3, [pc, #32]	; (8001820 <MX_USART3_UART_Init+0x4c>)
 8001800:	2200      	movs	r2, #0
 8001802:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001804:	4b06      	ldr	r3, [pc, #24]	; (8001820 <MX_USART3_UART_Init+0x4c>)
 8001806:	2200      	movs	r2, #0
 8001808:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800180a:	4805      	ldr	r0, [pc, #20]	; (8001820 <MX_USART3_UART_Init+0x4c>)
 800180c:	f003 fbd2 	bl	8004fb4 <HAL_UART_Init>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001816:	f000 f8ed 	bl	80019f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800181a:	bf00      	nop
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	200002f8 	.word	0x200002f8
 8001824:	40004800 	.word	0x40004800

08001828 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b08a      	sub	sp, #40	; 0x28
 800182c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800182e:	f107 0314 	add.w	r3, r7, #20
 8001832:	2200      	movs	r2, #0
 8001834:	601a      	str	r2, [r3, #0]
 8001836:	605a      	str	r2, [r3, #4]
 8001838:	609a      	str	r2, [r3, #8]
 800183a:	60da      	str	r2, [r3, #12]
 800183c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800183e:	2300      	movs	r3, #0
 8001840:	613b      	str	r3, [r7, #16]
 8001842:	4b4e      	ldr	r3, [pc, #312]	; (800197c <MX_GPIO_Init+0x154>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001846:	4a4d      	ldr	r2, [pc, #308]	; (800197c <MX_GPIO_Init+0x154>)
 8001848:	f043 0310 	orr.w	r3, r3, #16
 800184c:	6313      	str	r3, [r2, #48]	; 0x30
 800184e:	4b4b      	ldr	r3, [pc, #300]	; (800197c <MX_GPIO_Init+0x154>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001852:	f003 0310 	and.w	r3, r3, #16
 8001856:	613b      	str	r3, [r7, #16]
 8001858:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800185a:	2300      	movs	r3, #0
 800185c:	60fb      	str	r3, [r7, #12]
 800185e:	4b47      	ldr	r3, [pc, #284]	; (800197c <MX_GPIO_Init+0x154>)
 8001860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001862:	4a46      	ldr	r2, [pc, #280]	; (800197c <MX_GPIO_Init+0x154>)
 8001864:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001868:	6313      	str	r3, [r2, #48]	; 0x30
 800186a:	4b44      	ldr	r3, [pc, #272]	; (800197c <MX_GPIO_Init+0x154>)
 800186c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001872:	60fb      	str	r3, [r7, #12]
 8001874:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001876:	2300      	movs	r3, #0
 8001878:	60bb      	str	r3, [r7, #8]
 800187a:	4b40      	ldr	r3, [pc, #256]	; (800197c <MX_GPIO_Init+0x154>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187e:	4a3f      	ldr	r2, [pc, #252]	; (800197c <MX_GPIO_Init+0x154>)
 8001880:	f043 0301 	orr.w	r3, r3, #1
 8001884:	6313      	str	r3, [r2, #48]	; 0x30
 8001886:	4b3d      	ldr	r3, [pc, #244]	; (800197c <MX_GPIO_Init+0x154>)
 8001888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188a:	f003 0301 	and.w	r3, r3, #1
 800188e:	60bb      	str	r3, [r7, #8]
 8001890:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001892:	2300      	movs	r3, #0
 8001894:	607b      	str	r3, [r7, #4]
 8001896:	4b39      	ldr	r3, [pc, #228]	; (800197c <MX_GPIO_Init+0x154>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189a:	4a38      	ldr	r2, [pc, #224]	; (800197c <MX_GPIO_Init+0x154>)
 800189c:	f043 0302 	orr.w	r3, r3, #2
 80018a0:	6313      	str	r3, [r2, #48]	; 0x30
 80018a2:	4b36      	ldr	r3, [pc, #216]	; (800197c <MX_GPIO_Init+0x154>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a6:	f003 0302 	and.w	r3, r3, #2
 80018aa:	607b      	str	r3, [r7, #4]
 80018ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018ae:	2300      	movs	r3, #0
 80018b0:	603b      	str	r3, [r7, #0]
 80018b2:	4b32      	ldr	r3, [pc, #200]	; (800197c <MX_GPIO_Init+0x154>)
 80018b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b6:	4a31      	ldr	r2, [pc, #196]	; (800197c <MX_GPIO_Init+0x154>)
 80018b8:	f043 0308 	orr.w	r3, r3, #8
 80018bc:	6313      	str	r3, [r2, #48]	; 0x30
 80018be:	4b2f      	ldr	r3, [pc, #188]	; (800197c <MX_GPIO_Init+0x154>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c2:	f003 0308 	and.w	r3, r3, #8
 80018c6:	603b      	str	r3, [r7, #0]
 80018c8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 80018ca:	2200      	movs	r2, #0
 80018cc:	2162      	movs	r1, #98	; 0x62
 80018ce:	482c      	ldr	r0, [pc, #176]	; (8001980 <MX_GPIO_Init+0x158>)
 80018d0:	f001 f9cc 	bl	8002c6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, led_green_Pin|led_orange_Pin|led_red_Pin|led_blue_Pin, GPIO_PIN_RESET);
 80018d4:	2200      	movs	r2, #0
 80018d6:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80018da:	482a      	ldr	r0, [pc, #168]	; (8001984 <MX_GPIO_Init+0x15c>)
 80018dc:	f001 f9c6 	bl	8002c6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_9, GPIO_PIN_RESET);
 80018e0:	2200      	movs	r2, #0
 80018e2:	f44f 710c 	mov.w	r1, #560	; 0x230
 80018e6:	4828      	ldr	r0, [pc, #160]	; (8001988 <MX_GPIO_Init+0x160>)
 80018e8:	f001 f9c0 	bl	8002c6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80018ec:	2310      	movs	r3, #16
 80018ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018f0:	2300      	movs	r3, #0
 80018f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f4:	2300      	movs	r3, #0
 80018f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80018f8:	f107 0314 	add.w	r3, r7, #20
 80018fc:	4619      	mov	r1, r3
 80018fe:	4823      	ldr	r0, [pc, #140]	; (800198c <MX_GPIO_Init+0x164>)
 8001900:	f001 f800 	bl	8002904 <HAL_GPIO_Init>

  /*Configure GPIO pin : btn_blue_Pin */
  GPIO_InitStruct.Pin = btn_blue_Pin;
 8001904:	2301      	movs	r3, #1
 8001906:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001908:	2300      	movs	r3, #0
 800190a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190c:	2300      	movs	r3, #0
 800190e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(btn_blue_GPIO_Port, &GPIO_InitStruct);
 8001910:	f107 0314 	add.w	r3, r7, #20
 8001914:	4619      	mov	r1, r3
 8001916:	481a      	ldr	r0, [pc, #104]	; (8001980 <MX_GPIO_Init+0x158>)
 8001918:	f000 fff4 	bl	8002904 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_6;
 800191c:	2362      	movs	r3, #98	; 0x62
 800191e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001920:	2301      	movs	r3, #1
 8001922:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001924:	2300      	movs	r3, #0
 8001926:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001928:	2300      	movs	r3, #0
 800192a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800192c:	f107 0314 	add.w	r3, r7, #20
 8001930:	4619      	mov	r1, r3
 8001932:	4813      	ldr	r0, [pc, #76]	; (8001980 <MX_GPIO_Init+0x158>)
 8001934:	f000 ffe6 	bl	8002904 <HAL_GPIO_Init>

  /*Configure GPIO pins : led_green_Pin led_orange_Pin led_red_Pin led_blue_Pin */
  GPIO_InitStruct.Pin = led_green_Pin|led_orange_Pin|led_red_Pin|led_blue_Pin;
 8001938:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800193c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800193e:	2301      	movs	r3, #1
 8001940:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001942:	2300      	movs	r3, #0
 8001944:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001946:	2300      	movs	r3, #0
 8001948:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800194a:	f107 0314 	add.w	r3, r7, #20
 800194e:	4619      	mov	r1, r3
 8001950:	480c      	ldr	r0, [pc, #48]	; (8001984 <MX_GPIO_Init+0x15c>)
 8001952:	f000 ffd7 	bl	8002904 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_9;
 8001956:	f44f 730c 	mov.w	r3, #560	; 0x230
 800195a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800195c:	2301      	movs	r3, #1
 800195e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001960:	2300      	movs	r3, #0
 8001962:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001964:	2300      	movs	r3, #0
 8001966:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001968:	f107 0314 	add.w	r3, r7, #20
 800196c:	4619      	mov	r1, r3
 800196e:	4806      	ldr	r0, [pc, #24]	; (8001988 <MX_GPIO_Init+0x160>)
 8001970:	f000 ffc8 	bl	8002904 <HAL_GPIO_Init>

}
 8001974:	bf00      	nop
 8001976:	3728      	adds	r7, #40	; 0x28
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	40023800 	.word	0x40023800
 8001980:	40020000 	.word	0x40020000
 8001984:	40020c00 	.word	0x40020c00
 8001988:	40020400 	.word	0x40020400
 800198c:	40021000 	.word	0x40021000

08001990 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a07      	ldr	r2, [pc, #28]	; (80019bc <HAL_UART_RxCpltCallback+0x2c>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d107      	bne.n	80019b2 <HAL_UART_RxCpltCallback+0x22>
		sys_state.temperature = 7777;
 80019a2:	4b07      	ldr	r3, [pc, #28]	; (80019c0 <HAL_UART_RxCpltCallback+0x30>)
 80019a4:	4a07      	ldr	r2, [pc, #28]	; (80019c4 <HAL_UART_RxCpltCallback+0x34>)
 80019a6:	601a      	str	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart3, &rxData, 1);
 80019a8:	2201      	movs	r2, #1
 80019aa:	4907      	ldr	r1, [pc, #28]	; (80019c8 <HAL_UART_RxCpltCallback+0x38>)
 80019ac:	4807      	ldr	r0, [pc, #28]	; (80019cc <HAL_UART_RxCpltCallback+0x3c>)
 80019ae:	f003 fb4e 	bl	800504e <HAL_UART_Receive_IT>
	}
}
 80019b2:	bf00      	nop
 80019b4:	3708      	adds	r7, #8
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	40004800 	.word	0x40004800
 80019c0:	20000000 	.word	0x20000000
 80019c4:	45f30800 	.word	0x45f30800
 80019c8:	20000344 	.word	0x20000344
 80019cc:	200002f8 	.word	0x200002f8

080019d0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a04      	ldr	r2, [pc, #16]	; (80019f0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d101      	bne.n	80019e6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80019e2:	f000 fdd7 	bl	8002594 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80019e6:	bf00      	nop
 80019e8:	3708      	adds	r7, #8
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	40001400 	.word	0x40001400

080019f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019f8:	b672      	cpsid	i
}
 80019fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019fc:	e7fe      	b.n	80019fc <Error_Handler+0x8>

080019fe <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80019fe:	b480      	push	{r7}
 8001a00:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8001a02:	bf00      	nop
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr

08001a0c <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b086      	sub	sp, #24
 8001a10:	af04      	add	r7, sp, #16
 8001a12:	4603      	mov	r3, r0
 8001a14:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8001a16:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a1a:	9302      	str	r3, [sp, #8]
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	9301      	str	r3, [sp, #4]
 8001a20:	1dfb      	adds	r3, r7, #7
 8001a22:	9300      	str	r3, [sp, #0]
 8001a24:	2301      	movs	r3, #1
 8001a26:	2200      	movs	r2, #0
 8001a28:	2178      	movs	r1, #120	; 0x78
 8001a2a:	4803      	ldr	r0, [pc, #12]	; (8001a38 <ssd1306_WriteCommand+0x2c>)
 8001a2c:	f001 fa7c 	bl	8002f28 <HAL_I2C_Mem_Write>
}
 8001a30:	bf00      	nop
 8001a32:	3708      	adds	r7, #8
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	20000214 	.word	0x20000214

08001a3c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b086      	sub	sp, #24
 8001a40:	af04      	add	r7, sp, #16
 8001a42:	6078      	str	r0, [r7, #4]
 8001a44:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	b29b      	uxth	r3, r3
 8001a4a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001a4e:	9202      	str	r2, [sp, #8]
 8001a50:	9301      	str	r3, [sp, #4]
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	9300      	str	r3, [sp, #0]
 8001a56:	2301      	movs	r3, #1
 8001a58:	2240      	movs	r2, #64	; 0x40
 8001a5a:	2178      	movs	r1, #120	; 0x78
 8001a5c:	4803      	ldr	r0, [pc, #12]	; (8001a6c <ssd1306_WriteData+0x30>)
 8001a5e:	f001 fa63 	bl	8002f28 <HAL_I2C_Mem_Write>
}
 8001a62:	bf00      	nop
 8001a64:	3708      	adds	r7, #8
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	20000214 	.word	0x20000214

08001a70 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001a74:	f7ff ffc3 	bl	80019fe <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001a78:	2064      	movs	r0, #100	; 0x64
 8001a7a:	f000 fdab 	bl	80025d4 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001a7e:	2000      	movs	r0, #0
 8001a80:	f000 f9d8 	bl	8001e34 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001a84:	2020      	movs	r0, #32
 8001a86:	f7ff ffc1 	bl	8001a0c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001a8a:	2000      	movs	r0, #0
 8001a8c:	f7ff ffbe 	bl	8001a0c <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001a90:	20b0      	movs	r0, #176	; 0xb0
 8001a92:	f7ff ffbb 	bl	8001a0c <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001a96:	20c8      	movs	r0, #200	; 0xc8
 8001a98:	f7ff ffb8 	bl	8001a0c <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001a9c:	2000      	movs	r0, #0
 8001a9e:	f7ff ffb5 	bl	8001a0c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001aa2:	2010      	movs	r0, #16
 8001aa4:	f7ff ffb2 	bl	8001a0c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001aa8:	2040      	movs	r0, #64	; 0x40
 8001aaa:	f7ff ffaf 	bl	8001a0c <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001aae:	20ff      	movs	r0, #255	; 0xff
 8001ab0:	f000 f9ac 	bl	8001e0c <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001ab4:	20a1      	movs	r0, #161	; 0xa1
 8001ab6:	f7ff ffa9 	bl	8001a0c <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001aba:	20a6      	movs	r0, #166	; 0xa6
 8001abc:	f7ff ffa6 	bl	8001a0c <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001ac0:	20a8      	movs	r0, #168	; 0xa8
 8001ac2:	f7ff ffa3 	bl	8001a0c <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001ac6:	203f      	movs	r0, #63	; 0x3f
 8001ac8:	f7ff ffa0 	bl	8001a0c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001acc:	20a4      	movs	r0, #164	; 0xa4
 8001ace:	f7ff ff9d 	bl	8001a0c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001ad2:	20d3      	movs	r0, #211	; 0xd3
 8001ad4:	f7ff ff9a 	bl	8001a0c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001ad8:	2000      	movs	r0, #0
 8001ada:	f7ff ff97 	bl	8001a0c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001ade:	20d5      	movs	r0, #213	; 0xd5
 8001ae0:	f7ff ff94 	bl	8001a0c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001ae4:	20f0      	movs	r0, #240	; 0xf0
 8001ae6:	f7ff ff91 	bl	8001a0c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001aea:	20d9      	movs	r0, #217	; 0xd9
 8001aec:	f7ff ff8e 	bl	8001a0c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001af0:	2022      	movs	r0, #34	; 0x22
 8001af2:	f7ff ff8b 	bl	8001a0c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001af6:	20da      	movs	r0, #218	; 0xda
 8001af8:	f7ff ff88 	bl	8001a0c <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001afc:	2012      	movs	r0, #18
 8001afe:	f7ff ff85 	bl	8001a0c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001b02:	20db      	movs	r0, #219	; 0xdb
 8001b04:	f7ff ff82 	bl	8001a0c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001b08:	2020      	movs	r0, #32
 8001b0a:	f7ff ff7f 	bl	8001a0c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001b0e:	208d      	movs	r0, #141	; 0x8d
 8001b10:	f7ff ff7c 	bl	8001a0c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001b14:	2014      	movs	r0, #20
 8001b16:	f7ff ff79 	bl	8001a0c <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001b1a:	2001      	movs	r0, #1
 8001b1c:	f000 f98a 	bl	8001e34 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001b20:	2000      	movs	r0, #0
 8001b22:	f000 f80f 	bl	8001b44 <ssd1306_Fill>

    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001b26:	f000 f825 	bl	8001b74 <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001b2a:	4b05      	ldr	r3, [pc, #20]	; (8001b40 <ssd1306_Init+0xd0>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001b30:	4b03      	ldr	r3, [pc, #12]	; (8001b40 <ssd1306_Init+0xd0>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 8001b36:	4b02      	ldr	r3, [pc, #8]	; (8001b40 <ssd1306_Init+0xd0>)
 8001b38:	2201      	movs	r2, #1
 8001b3a:	711a      	strb	r2, [r3, #4]
}
 8001b3c:	bf00      	nop
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	20000748 	.word	0x20000748

08001b44 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001b4e:	79fb      	ldrb	r3, [r7, #7]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d101      	bne.n	8001b58 <ssd1306_Fill+0x14>
 8001b54:	2300      	movs	r3, #0
 8001b56:	e000      	b.n	8001b5a <ssd1306_Fill+0x16>
 8001b58:	23ff      	movs	r3, #255	; 0xff
 8001b5a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b5e:	4619      	mov	r1, r3
 8001b60:	4803      	ldr	r0, [pc, #12]	; (8001b70 <ssd1306_Fill+0x2c>)
 8001b62:	f006 fd8d 	bl	8008680 <memset>
}
 8001b66:	bf00      	nop
 8001b68:	3708      	adds	r7, #8
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	20000348 	.word	0x20000348

08001b74 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	71fb      	strb	r3, [r7, #7]
 8001b7e:	e016      	b.n	8001bae <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001b80:	79fb      	ldrb	r3, [r7, #7]
 8001b82:	3b50      	subs	r3, #80	; 0x50
 8001b84:	b2db      	uxtb	r3, r3
 8001b86:	4618      	mov	r0, r3
 8001b88:	f7ff ff40 	bl	8001a0c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001b8c:	2000      	movs	r0, #0
 8001b8e:	f7ff ff3d 	bl	8001a0c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001b92:	2010      	movs	r0, #16
 8001b94:	f7ff ff3a 	bl	8001a0c <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001b98:	79fb      	ldrb	r3, [r7, #7]
 8001b9a:	01db      	lsls	r3, r3, #7
 8001b9c:	4a08      	ldr	r2, [pc, #32]	; (8001bc0 <ssd1306_UpdateScreen+0x4c>)
 8001b9e:	4413      	add	r3, r2
 8001ba0:	2180      	movs	r1, #128	; 0x80
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f7ff ff4a 	bl	8001a3c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001ba8:	79fb      	ldrb	r3, [r7, #7]
 8001baa:	3301      	adds	r3, #1
 8001bac:	71fb      	strb	r3, [r7, #7]
 8001bae:	79fb      	ldrb	r3, [r7, #7]
 8001bb0:	2b07      	cmp	r3, #7
 8001bb2:	d9e5      	bls.n	8001b80 <ssd1306_UpdateScreen+0xc>
    }
}
 8001bb4:	bf00      	nop
 8001bb6:	bf00      	nop
 8001bb8:	3708      	adds	r7, #8
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	20000348 	.word	0x20000348

08001bc4 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	4603      	mov	r3, r0
 8001bcc:	71fb      	strb	r3, [r7, #7]
 8001bce:	460b      	mov	r3, r1
 8001bd0:	71bb      	strb	r3, [r7, #6]
 8001bd2:	4613      	mov	r3, r2
 8001bd4:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001bd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	db3d      	blt.n	8001c5a <ssd1306_DrawPixel+0x96>
 8001bde:	79bb      	ldrb	r3, [r7, #6]
 8001be0:	2b3f      	cmp	r3, #63	; 0x3f
 8001be2:	d83a      	bhi.n	8001c5a <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }

    // Draw in the right color
    if(color == White) {
 8001be4:	797b      	ldrb	r3, [r7, #5]
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d11a      	bne.n	8001c20 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001bea:	79fa      	ldrb	r2, [r7, #7]
 8001bec:	79bb      	ldrb	r3, [r7, #6]
 8001bee:	08db      	lsrs	r3, r3, #3
 8001bf0:	b2d8      	uxtb	r0, r3
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	01db      	lsls	r3, r3, #7
 8001bf6:	4413      	add	r3, r2
 8001bf8:	4a1b      	ldr	r2, [pc, #108]	; (8001c68 <ssd1306_DrawPixel+0xa4>)
 8001bfa:	5cd3      	ldrb	r3, [r2, r3]
 8001bfc:	b25a      	sxtb	r2, r3
 8001bfe:	79bb      	ldrb	r3, [r7, #6]
 8001c00:	f003 0307 	and.w	r3, r3, #7
 8001c04:	2101      	movs	r1, #1
 8001c06:	fa01 f303 	lsl.w	r3, r1, r3
 8001c0a:	b25b      	sxtb	r3, r3
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	b259      	sxtb	r1, r3
 8001c10:	79fa      	ldrb	r2, [r7, #7]
 8001c12:	4603      	mov	r3, r0
 8001c14:	01db      	lsls	r3, r3, #7
 8001c16:	4413      	add	r3, r2
 8001c18:	b2c9      	uxtb	r1, r1
 8001c1a:	4a13      	ldr	r2, [pc, #76]	; (8001c68 <ssd1306_DrawPixel+0xa4>)
 8001c1c:	54d1      	strb	r1, [r2, r3]
 8001c1e:	e01d      	b.n	8001c5c <ssd1306_DrawPixel+0x98>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001c20:	79fa      	ldrb	r2, [r7, #7]
 8001c22:	79bb      	ldrb	r3, [r7, #6]
 8001c24:	08db      	lsrs	r3, r3, #3
 8001c26:	b2d8      	uxtb	r0, r3
 8001c28:	4603      	mov	r3, r0
 8001c2a:	01db      	lsls	r3, r3, #7
 8001c2c:	4413      	add	r3, r2
 8001c2e:	4a0e      	ldr	r2, [pc, #56]	; (8001c68 <ssd1306_DrawPixel+0xa4>)
 8001c30:	5cd3      	ldrb	r3, [r2, r3]
 8001c32:	b25a      	sxtb	r2, r3
 8001c34:	79bb      	ldrb	r3, [r7, #6]
 8001c36:	f003 0307 	and.w	r3, r3, #7
 8001c3a:	2101      	movs	r1, #1
 8001c3c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c40:	b25b      	sxtb	r3, r3
 8001c42:	43db      	mvns	r3, r3
 8001c44:	b25b      	sxtb	r3, r3
 8001c46:	4013      	ands	r3, r2
 8001c48:	b259      	sxtb	r1, r3
 8001c4a:	79fa      	ldrb	r2, [r7, #7]
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	01db      	lsls	r3, r3, #7
 8001c50:	4413      	add	r3, r2
 8001c52:	b2c9      	uxtb	r1, r1
 8001c54:	4a04      	ldr	r2, [pc, #16]	; (8001c68 <ssd1306_DrawPixel+0xa4>)
 8001c56:	54d1      	strb	r1, [r2, r3]
 8001c58:	e000      	b.n	8001c5c <ssd1306_DrawPixel+0x98>
        return;
 8001c5a:	bf00      	nop
    }
}
 8001c5c:	370c      	adds	r7, #12
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	20000348 	.word	0x20000348

08001c6c <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001c6c:	b590      	push	{r4, r7, lr}
 8001c6e:	b089      	sub	sp, #36	; 0x24
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	4604      	mov	r4, r0
 8001c74:	4638      	mov	r0, r7
 8001c76:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001c7a:	4623      	mov	r3, r4
 8001c7c:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001c7e:	7bfb      	ldrb	r3, [r7, #15]
 8001c80:	2b1f      	cmp	r3, #31
 8001c82:	d902      	bls.n	8001c8a <ssd1306_WriteChar+0x1e>
 8001c84:	7bfb      	ldrb	r3, [r7, #15]
 8001c86:	2b7e      	cmp	r3, #126	; 0x7e
 8001c88:	d901      	bls.n	8001c8e <ssd1306_WriteChar+0x22>
        return 0;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	e079      	b.n	8001d82 <ssd1306_WriteChar+0x116>

    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8001c8e:	4b3f      	ldr	r3, [pc, #252]	; (8001d8c <ssd1306_WriteChar+0x120>)
 8001c90:	881b      	ldrh	r3, [r3, #0]
 8001c92:	461a      	mov	r2, r3
 8001c94:	783b      	ldrb	r3, [r7, #0]
 8001c96:	4413      	add	r3, r2
 8001c98:	2b80      	cmp	r3, #128	; 0x80
 8001c9a:	dc06      	bgt.n	8001caa <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001c9c:	4b3b      	ldr	r3, [pc, #236]	; (8001d8c <ssd1306_WriteChar+0x120>)
 8001c9e:	885b      	ldrh	r3, [r3, #2]
 8001ca0:	461a      	mov	r2, r3
 8001ca2:	787b      	ldrb	r3, [r7, #1]
 8001ca4:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8001ca6:	2b40      	cmp	r3, #64	; 0x40
 8001ca8:	dd01      	ble.n	8001cae <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 8001caa:	2300      	movs	r3, #0
 8001cac:	e069      	b.n	8001d82 <ssd1306_WriteChar+0x116>
    }

    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001cae:	2300      	movs	r3, #0
 8001cb0:	61fb      	str	r3, [r7, #28]
 8001cb2:	e04e      	b.n	8001d52 <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 8001cb4:	687a      	ldr	r2, [r7, #4]
 8001cb6:	7bfb      	ldrb	r3, [r7, #15]
 8001cb8:	3b20      	subs	r3, #32
 8001cba:	7879      	ldrb	r1, [r7, #1]
 8001cbc:	fb01 f303 	mul.w	r3, r1, r3
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	69fb      	ldr	r3, [r7, #28]
 8001cc4:	440b      	add	r3, r1
 8001cc6:	005b      	lsls	r3, r3, #1
 8001cc8:	4413      	add	r3, r2
 8001cca:	881b      	ldrh	r3, [r3, #0]
 8001ccc:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 8001cce:	2300      	movs	r3, #0
 8001cd0:	61bb      	str	r3, [r7, #24]
 8001cd2:	e036      	b.n	8001d42 <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 8001cd4:	697a      	ldr	r2, [r7, #20]
 8001cd6:	69bb      	ldr	r3, [r7, #24]
 8001cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cdc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d013      	beq.n	8001d0c <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001ce4:	4b29      	ldr	r3, [pc, #164]	; (8001d8c <ssd1306_WriteChar+0x120>)
 8001ce6:	881b      	ldrh	r3, [r3, #0]
 8001ce8:	b2da      	uxtb	r2, r3
 8001cea:	69bb      	ldr	r3, [r7, #24]
 8001cec:	b2db      	uxtb	r3, r3
 8001cee:	4413      	add	r3, r2
 8001cf0:	b2d8      	uxtb	r0, r3
 8001cf2:	4b26      	ldr	r3, [pc, #152]	; (8001d8c <ssd1306_WriteChar+0x120>)
 8001cf4:	885b      	ldrh	r3, [r3, #2]
 8001cf6:	b2da      	uxtb	r2, r3
 8001cf8:	69fb      	ldr	r3, [r7, #28]
 8001cfa:	b2db      	uxtb	r3, r3
 8001cfc:	4413      	add	r3, r2
 8001cfe:	b2db      	uxtb	r3, r3
 8001d00:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8001d04:	4619      	mov	r1, r3
 8001d06:	f7ff ff5d 	bl	8001bc4 <ssd1306_DrawPixel>
 8001d0a:	e017      	b.n	8001d3c <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001d0c:	4b1f      	ldr	r3, [pc, #124]	; (8001d8c <ssd1306_WriteChar+0x120>)
 8001d0e:	881b      	ldrh	r3, [r3, #0]
 8001d10:	b2da      	uxtb	r2, r3
 8001d12:	69bb      	ldr	r3, [r7, #24]
 8001d14:	b2db      	uxtb	r3, r3
 8001d16:	4413      	add	r3, r2
 8001d18:	b2d8      	uxtb	r0, r3
 8001d1a:	4b1c      	ldr	r3, [pc, #112]	; (8001d8c <ssd1306_WriteChar+0x120>)
 8001d1c:	885b      	ldrh	r3, [r3, #2]
 8001d1e:	b2da      	uxtb	r2, r3
 8001d20:	69fb      	ldr	r3, [r7, #28]
 8001d22:	b2db      	uxtb	r3, r3
 8001d24:	4413      	add	r3, r2
 8001d26:	b2d9      	uxtb	r1, r3
 8001d28:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	bf0c      	ite	eq
 8001d30:	2301      	moveq	r3, #1
 8001d32:	2300      	movne	r3, #0
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	461a      	mov	r2, r3
 8001d38:	f7ff ff44 	bl	8001bc4 <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 8001d3c:	69bb      	ldr	r3, [r7, #24]
 8001d3e:	3301      	adds	r3, #1
 8001d40:	61bb      	str	r3, [r7, #24]
 8001d42:	783b      	ldrb	r3, [r7, #0]
 8001d44:	461a      	mov	r2, r3
 8001d46:	69bb      	ldr	r3, [r7, #24]
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d3c3      	bcc.n	8001cd4 <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 8001d4c:	69fb      	ldr	r3, [r7, #28]
 8001d4e:	3301      	adds	r3, #1
 8001d50:	61fb      	str	r3, [r7, #28]
 8001d52:	787b      	ldrb	r3, [r7, #1]
 8001d54:	461a      	mov	r2, r3
 8001d56:	69fb      	ldr	r3, [r7, #28]
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d3ab      	bcc.n	8001cb4 <ssd1306_WriteChar+0x48>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 8001d5c:	4b0b      	ldr	r3, [pc, #44]	; (8001d8c <ssd1306_WriteChar+0x120>)
 8001d5e:	881a      	ldrh	r2, [r3, #0]
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d006      	beq.n	8001d74 <ssd1306_WriteChar+0x108>
 8001d66:	68b9      	ldr	r1, [r7, #8]
 8001d68:	7bfb      	ldrb	r3, [r7, #15]
 8001d6a:	3b20      	subs	r3, #32
 8001d6c:	440b      	add	r3, r1
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	b29b      	uxth	r3, r3
 8001d72:	e001      	b.n	8001d78 <ssd1306_WriteChar+0x10c>
 8001d74:	783b      	ldrb	r3, [r7, #0]
 8001d76:	b29b      	uxth	r3, r3
 8001d78:	4413      	add	r3, r2
 8001d7a:	b29a      	uxth	r2, r3
 8001d7c:	4b03      	ldr	r3, [pc, #12]	; (8001d8c <ssd1306_WriteChar+0x120>)
 8001d7e:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 8001d80:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3724      	adds	r7, #36	; 0x24
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd90      	pop	{r4, r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	20000748 	.word	0x20000748

08001d90 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b086      	sub	sp, #24
 8001d94:	af02      	add	r7, sp, #8
 8001d96:	60f8      	str	r0, [r7, #12]
 8001d98:	4638      	mov	r0, r7
 8001d9a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001d9e:	e013      	b.n	8001dc8 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	7818      	ldrb	r0, [r3, #0]
 8001da4:	7e3b      	ldrb	r3, [r7, #24]
 8001da6:	9300      	str	r3, [sp, #0]
 8001da8:	463b      	mov	r3, r7
 8001daa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001dac:	f7ff ff5e 	bl	8001c6c <ssd1306_WriteChar>
 8001db0:	4603      	mov	r3, r0
 8001db2:	461a      	mov	r2, r3
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	429a      	cmp	r2, r3
 8001dba:	d002      	beq.n	8001dc2 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	e008      	b.n	8001dd4 <ssd1306_WriteString+0x44>
        }
        str++;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d1e7      	bne.n	8001da0 <ssd1306_WriteString+0x10>
    }

    // Everything ok
    return *str;
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	781b      	ldrb	r3, [r3, #0]
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3710      	adds	r7, #16
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}

08001ddc <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001ddc:	b480      	push	{r7}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	4603      	mov	r3, r0
 8001de4:	460a      	mov	r2, r1
 8001de6:	71fb      	strb	r3, [r7, #7]
 8001de8:	4613      	mov	r3, r2
 8001dea:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001dec:	79fb      	ldrb	r3, [r7, #7]
 8001dee:	b29a      	uxth	r2, r3
 8001df0:	4b05      	ldr	r3, [pc, #20]	; (8001e08 <ssd1306_SetCursor+0x2c>)
 8001df2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001df4:	79bb      	ldrb	r3, [r7, #6]
 8001df6:	b29a      	uxth	r2, r3
 8001df8:	4b03      	ldr	r3, [pc, #12]	; (8001e08 <ssd1306_SetCursor+0x2c>)
 8001dfa:	805a      	strh	r2, [r3, #2]
}
 8001dfc:	bf00      	nop
 8001dfe:	370c      	adds	r7, #12
 8001e00:	46bd      	mov	sp, r7
 8001e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e06:	4770      	bx	lr
 8001e08:	20000748 	.word	0x20000748

08001e0c <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	4603      	mov	r3, r0
 8001e14:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001e16:	2381      	movs	r3, #129	; 0x81
 8001e18:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001e1a:	7bfb      	ldrb	r3, [r7, #15]
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7ff fdf5 	bl	8001a0c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001e22:	79fb      	ldrb	r3, [r7, #7]
 8001e24:	4618      	mov	r0, r3
 8001e26:	f7ff fdf1 	bl	8001a0c <ssd1306_WriteCommand>
}
 8001e2a:	bf00      	nop
 8001e2c:	3710      	adds	r7, #16
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
	...

08001e34 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001e3e:	79fb      	ldrb	r3, [r7, #7]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d005      	beq.n	8001e50 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001e44:	23af      	movs	r3, #175	; 0xaf
 8001e46:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001e48:	4b08      	ldr	r3, [pc, #32]	; (8001e6c <ssd1306_SetDisplayOn+0x38>)
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	715a      	strb	r2, [r3, #5]
 8001e4e:	e004      	b.n	8001e5a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001e50:	23ae      	movs	r3, #174	; 0xae
 8001e52:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001e54:	4b05      	ldr	r3, [pc, #20]	; (8001e6c <ssd1306_SetDisplayOn+0x38>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001e5a:	7bfb      	ldrb	r3, [r7, #15]
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f7ff fdd5 	bl	8001a0c <ssd1306_WriteCommand>
}
 8001e62:	bf00      	nop
 8001e64:	3710      	adds	r7, #16
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	20000748 	.word	0x20000748

08001e70 <ssd1306_print>:
}



void ssd1306_print(int num, char *c)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b094      	sub	sp, #80	; 0x50
 8001e74:	af02      	add	r7, sp, #8
 8001e76:	6078      	str	r0, [r7, #4]
 8001e78:	6039      	str	r1, [r7, #0]
	char t1[30], t2[30];
	if (num < 1000)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001e80:	da04      	bge.n	8001e8c <ssd1306_print+0x1c>
		strcpy(t1, "low");
 8001e82:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e86:	4a2f      	ldr	r2, [pc, #188]	; (8001f44 <ssd1306_print+0xd4>)
 8001e88:	601a      	str	r2, [r3, #0]
 8001e8a:	e01a      	b.n	8001ec2 <ssd1306_print+0x52>
	else if (num >= 1000 && num < 1500)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001e92:	db09      	blt.n	8001ea8 <ssd1306_print+0x38>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	f240 52db 	movw	r2, #1499	; 0x5db
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	dc04      	bgt.n	8001ea8 <ssd1306_print+0x38>
		strcpy(t1, "mid");
 8001e9e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ea2:	4a29      	ldr	r2, [pc, #164]	; (8001f48 <ssd1306_print+0xd8>)
 8001ea4:	601a      	str	r2, [r3, #0]
 8001ea6:	e00c      	b.n	8001ec2 <ssd1306_print+0x52>
	else if (num >= 1500)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	f240 52db 	movw	r2, #1499	; 0x5db
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	dd07      	ble.n	8001ec2 <ssd1306_print+0x52>
		strcpy(t1, "high");
 8001eb2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001eb6:	4a25      	ldr	r2, [pc, #148]	; (8001f4c <ssd1306_print+0xdc>)
 8001eb8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001ebc:	6018      	str	r0, [r3, #0]
 8001ebe:	3304      	adds	r3, #4
 8001ec0:	7019      	strb	r1, [r3, #0]

	ssd1306_Fill(Black);
 8001ec2:	2000      	movs	r0, #0
 8001ec4:	f7ff fe3e 	bl	8001b44 <ssd1306_Fill>
	ssd1306_SetCursor(4, 4);
 8001ec8:	2104      	movs	r1, #4
 8001eca:	2004      	movs	r0, #4
 8001ecc:	f7ff ff86 	bl	8001ddc <ssd1306_SetCursor>
	ssd1306_WriteString("PHlab embedded proj", Font_6x8, White);
 8001ed0:	4b1f      	ldr	r3, [pc, #124]	; (8001f50 <ssd1306_print+0xe0>)
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	9200      	str	r2, [sp, #0]
 8001ed6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ed8:	481e      	ldr	r0, [pc, #120]	; (8001f54 <ssd1306_print+0xe4>)
 8001eda:	f7ff ff59 	bl	8001d90 <ssd1306_WriteString>
	ssd1306_SetCursor(4, 14);
 8001ede:	210e      	movs	r1, #14
 8001ee0:	2004      	movs	r0, #4
 8001ee2:	f7ff ff7b 	bl	8001ddc <ssd1306_SetCursor>
	ssd1306_WriteString("speed: ", Font_6x8, White);
 8001ee6:	4b1a      	ldr	r3, [pc, #104]	; (8001f50 <ssd1306_print+0xe0>)
 8001ee8:	2201      	movs	r2, #1
 8001eea:	9200      	str	r2, [sp, #0]
 8001eec:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001eee:	481a      	ldr	r0, [pc, #104]	; (8001f58 <ssd1306_print+0xe8>)
 8001ef0:	f7ff ff4e 	bl	8001d90 <ssd1306_WriteString>
	ssd1306_SetCursor(4, 24);
 8001ef4:	2118      	movs	r1, #24
 8001ef6:	2004      	movs	r0, #4
 8001ef8:	f7ff ff70 	bl	8001ddc <ssd1306_SetCursor>
	ssd1306_WriteString(t1, Font_6x8, White);
 8001efc:	4b14      	ldr	r3, [pc, #80]	; (8001f50 <ssd1306_print+0xe0>)
 8001efe:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8001f02:	2201      	movs	r2, #1
 8001f04:	9200      	str	r2, [sp, #0]
 8001f06:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f08:	f7ff ff42 	bl	8001d90 <ssd1306_WriteString>
	ssd1306_SetCursor(4, 34);
 8001f0c:	2122      	movs	r1, #34	; 0x22
 8001f0e:	2004      	movs	r0, #4
 8001f10:	f7ff ff64 	bl	8001ddc <ssd1306_SetCursor>
	ssd1306_WriteString("temperature: ", Font_6x8, White);
 8001f14:	4b0e      	ldr	r3, [pc, #56]	; (8001f50 <ssd1306_print+0xe0>)
 8001f16:	2201      	movs	r2, #1
 8001f18:	9200      	str	r2, [sp, #0]
 8001f1a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f1c:	480f      	ldr	r0, [pc, #60]	; (8001f5c <ssd1306_print+0xec>)
 8001f1e:	f7ff ff37 	bl	8001d90 <ssd1306_WriteString>
	ssd1306_SetCursor(4, 44);
 8001f22:	212c      	movs	r1, #44	; 0x2c
 8001f24:	2004      	movs	r0, #4
 8001f26:	f7ff ff59 	bl	8001ddc <ssd1306_SetCursor>
	ssd1306_WriteString(c, Font_6x8, White);
 8001f2a:	4b09      	ldr	r3, [pc, #36]	; (8001f50 <ssd1306_print+0xe0>)
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	9200      	str	r2, [sp, #0]
 8001f30:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f32:	6838      	ldr	r0, [r7, #0]
 8001f34:	f7ff ff2c 	bl	8001d90 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8001f38:	f7ff fe1c 	bl	8001b74 <ssd1306_UpdateScreen>
}
 8001f3c:	bf00      	nop
 8001f3e:	3748      	adds	r7, #72	; 0x48
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	00776f6c 	.word	0x00776f6c
 8001f48:	0064696d 	.word	0x0064696d
 8001f4c:	0800cfd4 	.word	0x0800cfd4
 8001f50:	0800d660 	.word	0x0800d660
 8001f54:	0800cfdc 	.word	0x0800cfdc
 8001f58:	0800cff0 	.word	0x0800cff0
 8001f5c:	0800cff8 	.word	0x0800cff8

08001f60 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f66:	2300      	movs	r3, #0
 8001f68:	607b      	str	r3, [r7, #4]
 8001f6a:	4b10      	ldr	r3, [pc, #64]	; (8001fac <HAL_MspInit+0x4c>)
 8001f6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f6e:	4a0f      	ldr	r2, [pc, #60]	; (8001fac <HAL_MspInit+0x4c>)
 8001f70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f74:	6453      	str	r3, [r2, #68]	; 0x44
 8001f76:	4b0d      	ldr	r3, [pc, #52]	; (8001fac <HAL_MspInit+0x4c>)
 8001f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f7e:	607b      	str	r3, [r7, #4]
 8001f80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f82:	2300      	movs	r3, #0
 8001f84:	603b      	str	r3, [r7, #0]
 8001f86:	4b09      	ldr	r3, [pc, #36]	; (8001fac <HAL_MspInit+0x4c>)
 8001f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f8a:	4a08      	ldr	r2, [pc, #32]	; (8001fac <HAL_MspInit+0x4c>)
 8001f8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f90:	6413      	str	r3, [r2, #64]	; 0x40
 8001f92:	4b06      	ldr	r3, [pc, #24]	; (8001fac <HAL_MspInit+0x4c>)
 8001f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f9a:	603b      	str	r3, [r7, #0]
 8001f9c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f9e:	bf00      	nop
 8001fa0:	370c      	adds	r7, #12
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	40023800 	.word	0x40023800

08001fb0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b08a      	sub	sp, #40	; 0x28
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb8:	f107 0314 	add.w	r3, r7, #20
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	601a      	str	r2, [r3, #0]
 8001fc0:	605a      	str	r2, [r3, #4]
 8001fc2:	609a      	str	r2, [r3, #8]
 8001fc4:	60da      	str	r2, [r3, #12]
 8001fc6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a19      	ldr	r2, [pc, #100]	; (8002034 <HAL_I2C_MspInit+0x84>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d12b      	bne.n	800202a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	613b      	str	r3, [r7, #16]
 8001fd6:	4b18      	ldr	r3, [pc, #96]	; (8002038 <HAL_I2C_MspInit+0x88>)
 8001fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fda:	4a17      	ldr	r2, [pc, #92]	; (8002038 <HAL_I2C_MspInit+0x88>)
 8001fdc:	f043 0302 	orr.w	r3, r3, #2
 8001fe0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fe2:	4b15      	ldr	r3, [pc, #84]	; (8002038 <HAL_I2C_MspInit+0x88>)
 8001fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe6:	f003 0302 	and.w	r3, r3, #2
 8001fea:	613b      	str	r3, [r7, #16]
 8001fec:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001fee:	23c0      	movs	r3, #192	; 0xc0
 8001ff0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ff2:	2312      	movs	r3, #18
 8001ff4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ffe:	2304      	movs	r3, #4
 8002000:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002002:	f107 0314 	add.w	r3, r7, #20
 8002006:	4619      	mov	r1, r3
 8002008:	480c      	ldr	r0, [pc, #48]	; (800203c <HAL_I2C_MspInit+0x8c>)
 800200a:	f000 fc7b 	bl	8002904 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800200e:	2300      	movs	r3, #0
 8002010:	60fb      	str	r3, [r7, #12]
 8002012:	4b09      	ldr	r3, [pc, #36]	; (8002038 <HAL_I2C_MspInit+0x88>)
 8002014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002016:	4a08      	ldr	r2, [pc, #32]	; (8002038 <HAL_I2C_MspInit+0x88>)
 8002018:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800201c:	6413      	str	r3, [r2, #64]	; 0x40
 800201e:	4b06      	ldr	r3, [pc, #24]	; (8002038 <HAL_I2C_MspInit+0x88>)
 8002020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002022:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002026:	60fb      	str	r3, [r7, #12]
 8002028:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800202a:	bf00      	nop
 800202c:	3728      	adds	r7, #40	; 0x28
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	40005400 	.word	0x40005400
 8002038:	40023800 	.word	0x40023800
 800203c:	40020400 	.word	0x40020400

08002040 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002040:	b480      	push	{r7}
 8002042:	b085      	sub	sp, #20
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a15      	ldr	r2, [pc, #84]	; (80020a4 <HAL_TIM_Base_MspInit+0x64>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d10e      	bne.n	8002070 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002052:	2300      	movs	r3, #0
 8002054:	60fb      	str	r3, [r7, #12]
 8002056:	4b14      	ldr	r3, [pc, #80]	; (80020a8 <HAL_TIM_Base_MspInit+0x68>)
 8002058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800205a:	4a13      	ldr	r2, [pc, #76]	; (80020a8 <HAL_TIM_Base_MspInit+0x68>)
 800205c:	f043 0301 	orr.w	r3, r3, #1
 8002060:	6453      	str	r3, [r2, #68]	; 0x44
 8002062:	4b11      	ldr	r3, [pc, #68]	; (80020a8 <HAL_TIM_Base_MspInit+0x68>)
 8002064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002066:	f003 0301 	and.w	r3, r3, #1
 800206a:	60fb      	str	r3, [r7, #12]
 800206c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800206e:	e012      	b.n	8002096 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM2)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002078:	d10d      	bne.n	8002096 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800207a:	2300      	movs	r3, #0
 800207c:	60bb      	str	r3, [r7, #8]
 800207e:	4b0a      	ldr	r3, [pc, #40]	; (80020a8 <HAL_TIM_Base_MspInit+0x68>)
 8002080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002082:	4a09      	ldr	r2, [pc, #36]	; (80020a8 <HAL_TIM_Base_MspInit+0x68>)
 8002084:	f043 0301 	orr.w	r3, r3, #1
 8002088:	6413      	str	r3, [r2, #64]	; 0x40
 800208a:	4b07      	ldr	r3, [pc, #28]	; (80020a8 <HAL_TIM_Base_MspInit+0x68>)
 800208c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800208e:	f003 0301 	and.w	r3, r3, #1
 8002092:	60bb      	str	r3, [r7, #8]
 8002094:	68bb      	ldr	r3, [r7, #8]
}
 8002096:	bf00      	nop
 8002098:	3714      	adds	r7, #20
 800209a:	46bd      	mov	sp, r7
 800209c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a0:	4770      	bx	lr
 80020a2:	bf00      	nop
 80020a4:	40010000 	.word	0x40010000
 80020a8:	40023800 	.word	0x40023800

080020ac <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b088      	sub	sp, #32
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020b4:	f107 030c 	add.w	r3, r7, #12
 80020b8:	2200      	movs	r2, #0
 80020ba:	601a      	str	r2, [r3, #0]
 80020bc:	605a      	str	r2, [r3, #4]
 80020be:	609a      	str	r2, [r3, #8]
 80020c0:	60da      	str	r2, [r3, #12]
 80020c2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020cc:	d11d      	bne.n	800210a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ce:	2300      	movs	r3, #0
 80020d0:	60bb      	str	r3, [r7, #8]
 80020d2:	4b10      	ldr	r3, [pc, #64]	; (8002114 <HAL_TIM_MspPostInit+0x68>)
 80020d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d6:	4a0f      	ldr	r2, [pc, #60]	; (8002114 <HAL_TIM_MspPostInit+0x68>)
 80020d8:	f043 0301 	orr.w	r3, r3, #1
 80020dc:	6313      	str	r3, [r2, #48]	; 0x30
 80020de:	4b0d      	ldr	r3, [pc, #52]	; (8002114 <HAL_TIM_MspPostInit+0x68>)
 80020e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e2:	f003 0301 	and.w	r3, r3, #1
 80020e6:	60bb      	str	r3, [r7, #8]
 80020e8:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80020ea:	2304      	movs	r3, #4
 80020ec:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ee:	2302      	movs	r3, #2
 80020f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f2:	2300      	movs	r3, #0
 80020f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f6:	2300      	movs	r3, #0
 80020f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80020fa:	2301      	movs	r3, #1
 80020fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020fe:	f107 030c 	add.w	r3, r7, #12
 8002102:	4619      	mov	r1, r3
 8002104:	4804      	ldr	r0, [pc, #16]	; (8002118 <HAL_TIM_MspPostInit+0x6c>)
 8002106:	f000 fbfd 	bl	8002904 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800210a:	bf00      	nop
 800210c:	3720      	adds	r7, #32
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	40023800 	.word	0x40023800
 8002118:	40020000 	.word	0x40020000

0800211c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b08a      	sub	sp, #40	; 0x28
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002124:	f107 0314 	add.w	r3, r7, #20
 8002128:	2200      	movs	r2, #0
 800212a:	601a      	str	r2, [r3, #0]
 800212c:	605a      	str	r2, [r3, #4]
 800212e:	609a      	str	r2, [r3, #8]
 8002130:	60da      	str	r2, [r3, #12]
 8002132:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a2d      	ldr	r2, [pc, #180]	; (80021f0 <HAL_UART_MspInit+0xd4>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d153      	bne.n	80021e6 <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800213e:	2300      	movs	r3, #0
 8002140:	613b      	str	r3, [r7, #16]
 8002142:	4b2c      	ldr	r3, [pc, #176]	; (80021f4 <HAL_UART_MspInit+0xd8>)
 8002144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002146:	4a2b      	ldr	r2, [pc, #172]	; (80021f4 <HAL_UART_MspInit+0xd8>)
 8002148:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800214c:	6413      	str	r3, [r2, #64]	; 0x40
 800214e:	4b29      	ldr	r3, [pc, #164]	; (80021f4 <HAL_UART_MspInit+0xd8>)
 8002150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002152:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002156:	613b      	str	r3, [r7, #16]
 8002158:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800215a:	2300      	movs	r3, #0
 800215c:	60fb      	str	r3, [r7, #12]
 800215e:	4b25      	ldr	r3, [pc, #148]	; (80021f4 <HAL_UART_MspInit+0xd8>)
 8002160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002162:	4a24      	ldr	r2, [pc, #144]	; (80021f4 <HAL_UART_MspInit+0xd8>)
 8002164:	f043 0302 	orr.w	r3, r3, #2
 8002168:	6313      	str	r3, [r2, #48]	; 0x30
 800216a:	4b22      	ldr	r3, [pc, #136]	; (80021f4 <HAL_UART_MspInit+0xd8>)
 800216c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216e:	f003 0302 	and.w	r3, r3, #2
 8002172:	60fb      	str	r3, [r7, #12]
 8002174:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002176:	2300      	movs	r3, #0
 8002178:	60bb      	str	r3, [r7, #8]
 800217a:	4b1e      	ldr	r3, [pc, #120]	; (80021f4 <HAL_UART_MspInit+0xd8>)
 800217c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217e:	4a1d      	ldr	r2, [pc, #116]	; (80021f4 <HAL_UART_MspInit+0xd8>)
 8002180:	f043 0308 	orr.w	r3, r3, #8
 8002184:	6313      	str	r3, [r2, #48]	; 0x30
 8002186:	4b1b      	ldr	r3, [pc, #108]	; (80021f4 <HAL_UART_MspInit+0xd8>)
 8002188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218a:	f003 0308 	and.w	r3, r3, #8
 800218e:	60bb      	str	r3, [r7, #8]
 8002190:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB11     ------> USART3_RX
    PD8     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002192:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002196:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002198:	2302      	movs	r3, #2
 800219a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800219c:	2300      	movs	r3, #0
 800219e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021a0:	2303      	movs	r3, #3
 80021a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80021a4:	2307      	movs	r3, #7
 80021a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021a8:	f107 0314 	add.w	r3, r7, #20
 80021ac:	4619      	mov	r1, r3
 80021ae:	4812      	ldr	r0, [pc, #72]	; (80021f8 <HAL_UART_MspInit+0xdc>)
 80021b0:	f000 fba8 	bl	8002904 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80021b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ba:	2302      	movs	r3, #2
 80021bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021be:	2300      	movs	r3, #0
 80021c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021c2:	2303      	movs	r3, #3
 80021c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80021c6:	2307      	movs	r3, #7
 80021c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021ca:	f107 0314 	add.w	r3, r7, #20
 80021ce:	4619      	mov	r1, r3
 80021d0:	480a      	ldr	r0, [pc, #40]	; (80021fc <HAL_UART_MspInit+0xe0>)
 80021d2:	f000 fb97 	bl	8002904 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80021d6:	2200      	movs	r2, #0
 80021d8:	2100      	movs	r1, #0
 80021da:	2027      	movs	r0, #39	; 0x27
 80021dc:	f000 fad6 	bl	800278c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80021e0:	2027      	movs	r0, #39	; 0x27
 80021e2:	f000 faef 	bl	80027c4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80021e6:	bf00      	nop
 80021e8:	3728      	adds	r7, #40	; 0x28
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	40004800 	.word	0x40004800
 80021f4:	40023800 	.word	0x40023800
 80021f8:	40020400 	.word	0x40020400
 80021fc:	40020c00 	.word	0x40020c00

08002200 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b08e      	sub	sp, #56	; 0x38
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002208:	2300      	movs	r3, #0
 800220a:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800220c:	2300      	movs	r3, #0
 800220e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8002210:	2300      	movs	r3, #0
 8002212:	60fb      	str	r3, [r7, #12]
 8002214:	4b33      	ldr	r3, [pc, #204]	; (80022e4 <HAL_InitTick+0xe4>)
 8002216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002218:	4a32      	ldr	r2, [pc, #200]	; (80022e4 <HAL_InitTick+0xe4>)
 800221a:	f043 0320 	orr.w	r3, r3, #32
 800221e:	6413      	str	r3, [r2, #64]	; 0x40
 8002220:	4b30      	ldr	r3, [pc, #192]	; (80022e4 <HAL_InitTick+0xe4>)
 8002222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002224:	f003 0320 	and.w	r3, r3, #32
 8002228:	60fb      	str	r3, [r7, #12]
 800222a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800222c:	f107 0210 	add.w	r2, r7, #16
 8002230:	f107 0314 	add.w	r3, r7, #20
 8002234:	4611      	mov	r1, r2
 8002236:	4618      	mov	r0, r3
 8002238:	f001 fde6 	bl	8003e08 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800223c:	6a3b      	ldr	r3, [r7, #32]
 800223e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002240:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002242:	2b00      	cmp	r3, #0
 8002244:	d103      	bne.n	800224e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002246:	f001 fdb7 	bl	8003db8 <HAL_RCC_GetPCLK1Freq>
 800224a:	6378      	str	r0, [r7, #52]	; 0x34
 800224c:	e004      	b.n	8002258 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800224e:	f001 fdb3 	bl	8003db8 <HAL_RCC_GetPCLK1Freq>
 8002252:	4603      	mov	r3, r0
 8002254:	005b      	lsls	r3, r3, #1
 8002256:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002258:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800225a:	4a23      	ldr	r2, [pc, #140]	; (80022e8 <HAL_InitTick+0xe8>)
 800225c:	fba2 2303 	umull	r2, r3, r2, r3
 8002260:	0c9b      	lsrs	r3, r3, #18
 8002262:	3b01      	subs	r3, #1
 8002264:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8002266:	4b21      	ldr	r3, [pc, #132]	; (80022ec <HAL_InitTick+0xec>)
 8002268:	4a21      	ldr	r2, [pc, #132]	; (80022f0 <HAL_InitTick+0xf0>)
 800226a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 800226c:	4b1f      	ldr	r3, [pc, #124]	; (80022ec <HAL_InitTick+0xec>)
 800226e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002272:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8002274:	4a1d      	ldr	r2, [pc, #116]	; (80022ec <HAL_InitTick+0xec>)
 8002276:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002278:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 800227a:	4b1c      	ldr	r3, [pc, #112]	; (80022ec <HAL_InitTick+0xec>)
 800227c:	2200      	movs	r2, #0
 800227e:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002280:	4b1a      	ldr	r3, [pc, #104]	; (80022ec <HAL_InitTick+0xec>)
 8002282:	2200      	movs	r2, #0
 8002284:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002286:	4b19      	ldr	r3, [pc, #100]	; (80022ec <HAL_InitTick+0xec>)
 8002288:	2200      	movs	r2, #0
 800228a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 800228c:	4817      	ldr	r0, [pc, #92]	; (80022ec <HAL_InitTick+0xec>)
 800228e:	f001 fded 	bl	8003e6c <HAL_TIM_Base_Init>
 8002292:	4603      	mov	r3, r0
 8002294:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002298:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800229c:	2b00      	cmp	r3, #0
 800229e:	d11b      	bne.n	80022d8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 80022a0:	4812      	ldr	r0, [pc, #72]	; (80022ec <HAL_InitTick+0xec>)
 80022a2:	f001 fe9b 	bl	8003fdc <HAL_TIM_Base_Start_IT>
 80022a6:	4603      	mov	r3, r0
 80022a8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80022ac:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d111      	bne.n	80022d8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80022b4:	2037      	movs	r0, #55	; 0x37
 80022b6:	f000 fa85 	bl	80027c4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2b0f      	cmp	r3, #15
 80022be:	d808      	bhi.n	80022d2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 80022c0:	2200      	movs	r2, #0
 80022c2:	6879      	ldr	r1, [r7, #4]
 80022c4:	2037      	movs	r0, #55	; 0x37
 80022c6:	f000 fa61 	bl	800278c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80022ca:	4a0a      	ldr	r2, [pc, #40]	; (80022f4 <HAL_InitTick+0xf4>)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6013      	str	r3, [r2, #0]
 80022d0:	e002      	b.n	80022d8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80022d8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80022dc:	4618      	mov	r0, r3
 80022de:	3738      	adds	r7, #56	; 0x38
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	40023800 	.word	0x40023800
 80022e8:	431bde83 	.word	0x431bde83
 80022ec:	20000750 	.word	0x20000750
 80022f0:	40001400 	.word	0x40001400
 80022f4:	20000018 	.word	0x20000018

080022f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80022fc:	e7fe      	b.n	80022fc <NMI_Handler+0x4>

080022fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022fe:	b480      	push	{r7}
 8002300:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002302:	e7fe      	b.n	8002302 <HardFault_Handler+0x4>

08002304 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002308:	e7fe      	b.n	8002308 <MemManage_Handler+0x4>

0800230a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800230a:	b480      	push	{r7}
 800230c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800230e:	e7fe      	b.n	800230e <BusFault_Handler+0x4>

08002310 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002310:	b480      	push	{r7}
 8002312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002314:	e7fe      	b.n	8002314 <UsageFault_Handler+0x4>

08002316 <DebugMon_Handler>:
//
///**
//  * @brief This function handles Debug monitor.
//  */
void DebugMon_Handler(void)
{
 8002316:	b480      	push	{r7}
 8002318:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800231a:	bf00      	nop
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr

08002324 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002328:	4802      	ldr	r0, [pc, #8]	; (8002334 <USART3_IRQHandler+0x10>)
 800232a:	f002 fec1 	bl	80050b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800232e:	bf00      	nop
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	200002f8 	.word	0x200002f8

08002338 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800233c:	4802      	ldr	r0, [pc, #8]	; (8002348 <TIM7_IRQHandler+0x10>)
 800233e:	f001 ffdf 	bl	8004300 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002342:	bf00      	nop
 8002344:	bd80      	pop	{r7, pc}
 8002346:	bf00      	nop
 8002348:	20000750 	.word	0x20000750

0800234c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0
  return 1;
 8002350:	2301      	movs	r3, #1
}
 8002352:	4618      	mov	r0, r3
 8002354:	46bd      	mov	sp, r7
 8002356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235a:	4770      	bx	lr

0800235c <_kill>:

int _kill(int pid, int sig)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b082      	sub	sp, #8
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
 8002364:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002366:	f006 f939 	bl	80085dc <__errno>
 800236a:	4603      	mov	r3, r0
 800236c:	2216      	movs	r2, #22
 800236e:	601a      	str	r2, [r3, #0]
  return -1;
 8002370:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002374:	4618      	mov	r0, r3
 8002376:	3708      	adds	r7, #8
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}

0800237c <_exit>:

void _exit (int status)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b082      	sub	sp, #8
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002384:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002388:	6878      	ldr	r0, [r7, #4]
 800238a:	f7ff ffe7 	bl	800235c <_kill>
  while (1) {}    /* Make sure we hang here */
 800238e:	e7fe      	b.n	800238e <_exit+0x12>

08002390 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b086      	sub	sp, #24
 8002394:	af00      	add	r7, sp, #0
 8002396:	60f8      	str	r0, [r7, #12]
 8002398:	60b9      	str	r1, [r7, #8]
 800239a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800239c:	2300      	movs	r3, #0
 800239e:	617b      	str	r3, [r7, #20]
 80023a0:	e00a      	b.n	80023b8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80023a2:	f3af 8000 	nop.w
 80023a6:	4601      	mov	r1, r0
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	1c5a      	adds	r2, r3, #1
 80023ac:	60ba      	str	r2, [r7, #8]
 80023ae:	b2ca      	uxtb	r2, r1
 80023b0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	3301      	adds	r3, #1
 80023b6:	617b      	str	r3, [r7, #20]
 80023b8:	697a      	ldr	r2, [r7, #20]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	429a      	cmp	r2, r3
 80023be:	dbf0      	blt.n	80023a2 <_read+0x12>
  }

  return len;
 80023c0:	687b      	ldr	r3, [r7, #4]
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3718      	adds	r7, #24
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}

080023ca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80023ca:	b580      	push	{r7, lr}
 80023cc:	b086      	sub	sp, #24
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	60f8      	str	r0, [r7, #12]
 80023d2:	60b9      	str	r1, [r7, #8]
 80023d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023d6:	2300      	movs	r3, #0
 80023d8:	617b      	str	r3, [r7, #20]
 80023da:	e009      	b.n	80023f0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	1c5a      	adds	r2, r3, #1
 80023e0:	60ba      	str	r2, [r7, #8]
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	4618      	mov	r0, r3
 80023e6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	3301      	adds	r3, #1
 80023ee:	617b      	str	r3, [r7, #20]
 80023f0:	697a      	ldr	r2, [r7, #20]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	dbf1      	blt.n	80023dc <_write+0x12>
  }
  return len;
 80023f8:	687b      	ldr	r3, [r7, #4]
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3718      	adds	r7, #24
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}

08002402 <_close>:

int _close(int file)
{
 8002402:	b480      	push	{r7}
 8002404:	b083      	sub	sp, #12
 8002406:	af00      	add	r7, sp, #0
 8002408:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800240a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800240e:	4618      	mov	r0, r3
 8002410:	370c      	adds	r7, #12
 8002412:	46bd      	mov	sp, r7
 8002414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002418:	4770      	bx	lr

0800241a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800241a:	b480      	push	{r7}
 800241c:	b083      	sub	sp, #12
 800241e:	af00      	add	r7, sp, #0
 8002420:	6078      	str	r0, [r7, #4]
 8002422:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800242a:	605a      	str	r2, [r3, #4]
  return 0;
 800242c:	2300      	movs	r3, #0
}
 800242e:	4618      	mov	r0, r3
 8002430:	370c      	adds	r7, #12
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr

0800243a <_isatty>:

int _isatty(int file)
{
 800243a:	b480      	push	{r7}
 800243c:	b083      	sub	sp, #12
 800243e:	af00      	add	r7, sp, #0
 8002440:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002442:	2301      	movs	r3, #1
}
 8002444:	4618      	mov	r0, r3
 8002446:	370c      	adds	r7, #12
 8002448:	46bd      	mov	sp, r7
 800244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244e:	4770      	bx	lr

08002450 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002450:	b480      	push	{r7}
 8002452:	b085      	sub	sp, #20
 8002454:	af00      	add	r7, sp, #0
 8002456:	60f8      	str	r0, [r7, #12]
 8002458:	60b9      	str	r1, [r7, #8]
 800245a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800245c:	2300      	movs	r3, #0
}
 800245e:	4618      	mov	r0, r3
 8002460:	3714      	adds	r7, #20
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr
	...

0800246c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b086      	sub	sp, #24
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002474:	4a14      	ldr	r2, [pc, #80]	; (80024c8 <_sbrk+0x5c>)
 8002476:	4b15      	ldr	r3, [pc, #84]	; (80024cc <_sbrk+0x60>)
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002480:	4b13      	ldr	r3, [pc, #76]	; (80024d0 <_sbrk+0x64>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d102      	bne.n	800248e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002488:	4b11      	ldr	r3, [pc, #68]	; (80024d0 <_sbrk+0x64>)
 800248a:	4a12      	ldr	r2, [pc, #72]	; (80024d4 <_sbrk+0x68>)
 800248c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800248e:	4b10      	ldr	r3, [pc, #64]	; (80024d0 <_sbrk+0x64>)
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4413      	add	r3, r2
 8002496:	693a      	ldr	r2, [r7, #16]
 8002498:	429a      	cmp	r2, r3
 800249a:	d207      	bcs.n	80024ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800249c:	f006 f89e 	bl	80085dc <__errno>
 80024a0:	4603      	mov	r3, r0
 80024a2:	220c      	movs	r2, #12
 80024a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80024aa:	e009      	b.n	80024c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024ac:	4b08      	ldr	r3, [pc, #32]	; (80024d0 <_sbrk+0x64>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024b2:	4b07      	ldr	r3, [pc, #28]	; (80024d0 <_sbrk+0x64>)
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	4413      	add	r3, r2
 80024ba:	4a05      	ldr	r2, [pc, #20]	; (80024d0 <_sbrk+0x64>)
 80024bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024be:	68fb      	ldr	r3, [r7, #12]
}
 80024c0:	4618      	mov	r0, r3
 80024c2:	3718      	adds	r7, #24
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd80      	pop	{r7, pc}
 80024c8:	20020000 	.word	0x20020000
 80024cc:	00000400 	.word	0x00000400
 80024d0:	20000798 	.word	0x20000798
 80024d4:	20013550 	.word	0x20013550

080024d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80024dc:	4b06      	ldr	r3, [pc, #24]	; (80024f8 <SystemInit+0x20>)
 80024de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024e2:	4a05      	ldr	r2, [pc, #20]	; (80024f8 <SystemInit+0x20>)
 80024e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80024e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80024ec:	bf00      	nop
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	e000ed00 	.word	0xe000ed00

080024fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80024fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002534 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002500:	480d      	ldr	r0, [pc, #52]	; (8002538 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002502:	490e      	ldr	r1, [pc, #56]	; (800253c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002504:	4a0e      	ldr	r2, [pc, #56]	; (8002540 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002506:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002508:	e002      	b.n	8002510 <LoopCopyDataInit>

0800250a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800250a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800250c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800250e:	3304      	adds	r3, #4

08002510 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002510:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002512:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002514:	d3f9      	bcc.n	800250a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002516:	4a0b      	ldr	r2, [pc, #44]	; (8002544 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002518:	4c0b      	ldr	r4, [pc, #44]	; (8002548 <LoopFillZerobss+0x26>)
  movs r3, #0
 800251a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800251c:	e001      	b.n	8002522 <LoopFillZerobss>

0800251e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800251e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002520:	3204      	adds	r2, #4

08002522 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002522:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002524:	d3fb      	bcc.n	800251e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002526:	f7ff ffd7 	bl	80024d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800252a:	f006 f85d 	bl	80085e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800252e:	f7fe ff91 	bl	8001454 <main>
  bx  lr    
 8002532:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002534:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002538:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800253c:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8002540:	0800db3c 	.word	0x0800db3c
  ldr r2, =_sbss
 8002544:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8002548:	20013550 	.word	0x20013550

0800254c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800254c:	e7fe      	b.n	800254c <ADC_IRQHandler>
	...

08002550 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002554:	4b0e      	ldr	r3, [pc, #56]	; (8002590 <HAL_Init+0x40>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a0d      	ldr	r2, [pc, #52]	; (8002590 <HAL_Init+0x40>)
 800255a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800255e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002560:	4b0b      	ldr	r3, [pc, #44]	; (8002590 <HAL_Init+0x40>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a0a      	ldr	r2, [pc, #40]	; (8002590 <HAL_Init+0x40>)
 8002566:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800256a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800256c:	4b08      	ldr	r3, [pc, #32]	; (8002590 <HAL_Init+0x40>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a07      	ldr	r2, [pc, #28]	; (8002590 <HAL_Init+0x40>)
 8002572:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002576:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002578:	2003      	movs	r0, #3
 800257a:	f000 f8fc 	bl	8002776 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800257e:	200f      	movs	r0, #15
 8002580:	f7ff fe3e 	bl	8002200 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002584:	f7ff fcec 	bl	8001f60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002588:	2300      	movs	r3, #0
}
 800258a:	4618      	mov	r0, r3
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	40023c00 	.word	0x40023c00

08002594 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002594:	b480      	push	{r7}
 8002596:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002598:	4b06      	ldr	r3, [pc, #24]	; (80025b4 <HAL_IncTick+0x20>)
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	461a      	mov	r2, r3
 800259e:	4b06      	ldr	r3, [pc, #24]	; (80025b8 <HAL_IncTick+0x24>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4413      	add	r3, r2
 80025a4:	4a04      	ldr	r2, [pc, #16]	; (80025b8 <HAL_IncTick+0x24>)
 80025a6:	6013      	str	r3, [r2, #0]
}
 80025a8:	bf00      	nop
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop
 80025b4:	2000001c 	.word	0x2000001c
 80025b8:	2000079c 	.word	0x2000079c

080025bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0
  return uwTick;
 80025c0:	4b03      	ldr	r3, [pc, #12]	; (80025d0 <HAL_GetTick+0x14>)
 80025c2:	681b      	ldr	r3, [r3, #0]
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr
 80025ce:	bf00      	nop
 80025d0:	2000079c 	.word	0x2000079c

080025d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b084      	sub	sp, #16
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025dc:	f7ff ffee 	bl	80025bc <HAL_GetTick>
 80025e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80025ec:	d005      	beq.n	80025fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025ee:	4b0a      	ldr	r3, [pc, #40]	; (8002618 <HAL_Delay+0x44>)
 80025f0:	781b      	ldrb	r3, [r3, #0]
 80025f2:	461a      	mov	r2, r3
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	4413      	add	r3, r2
 80025f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80025fa:	bf00      	nop
 80025fc:	f7ff ffde 	bl	80025bc <HAL_GetTick>
 8002600:	4602      	mov	r2, r0
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	1ad3      	subs	r3, r2, r3
 8002606:	68fa      	ldr	r2, [r7, #12]
 8002608:	429a      	cmp	r2, r3
 800260a:	d8f7      	bhi.n	80025fc <HAL_Delay+0x28>
  {
  }
}
 800260c:	bf00      	nop
 800260e:	bf00      	nop
 8002610:	3710      	adds	r7, #16
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	2000001c 	.word	0x2000001c

0800261c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800261c:	b480      	push	{r7}
 800261e:	b085      	sub	sp, #20
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	f003 0307 	and.w	r3, r3, #7
 800262a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800262c:	4b0c      	ldr	r3, [pc, #48]	; (8002660 <__NVIC_SetPriorityGrouping+0x44>)
 800262e:	68db      	ldr	r3, [r3, #12]
 8002630:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002632:	68ba      	ldr	r2, [r7, #8]
 8002634:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002638:	4013      	ands	r3, r2
 800263a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002644:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002648:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800264c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800264e:	4a04      	ldr	r2, [pc, #16]	; (8002660 <__NVIC_SetPriorityGrouping+0x44>)
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	60d3      	str	r3, [r2, #12]
}
 8002654:	bf00      	nop
 8002656:	3714      	adds	r7, #20
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr
 8002660:	e000ed00 	.word	0xe000ed00

08002664 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002664:	b480      	push	{r7}
 8002666:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002668:	4b04      	ldr	r3, [pc, #16]	; (800267c <__NVIC_GetPriorityGrouping+0x18>)
 800266a:	68db      	ldr	r3, [r3, #12]
 800266c:	0a1b      	lsrs	r3, r3, #8
 800266e:	f003 0307 	and.w	r3, r3, #7
}
 8002672:	4618      	mov	r0, r3
 8002674:	46bd      	mov	sp, r7
 8002676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267a:	4770      	bx	lr
 800267c:	e000ed00 	.word	0xe000ed00

08002680 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	4603      	mov	r3, r0
 8002688:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800268a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800268e:	2b00      	cmp	r3, #0
 8002690:	db0b      	blt.n	80026aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002692:	79fb      	ldrb	r3, [r7, #7]
 8002694:	f003 021f 	and.w	r2, r3, #31
 8002698:	4907      	ldr	r1, [pc, #28]	; (80026b8 <__NVIC_EnableIRQ+0x38>)
 800269a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800269e:	095b      	lsrs	r3, r3, #5
 80026a0:	2001      	movs	r0, #1
 80026a2:	fa00 f202 	lsl.w	r2, r0, r2
 80026a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80026aa:	bf00      	nop
 80026ac:	370c      	adds	r7, #12
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop
 80026b8:	e000e100 	.word	0xe000e100

080026bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026bc:	b480      	push	{r7}
 80026be:	b083      	sub	sp, #12
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	4603      	mov	r3, r0
 80026c4:	6039      	str	r1, [r7, #0]
 80026c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	db0a      	blt.n	80026e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	b2da      	uxtb	r2, r3
 80026d4:	490c      	ldr	r1, [pc, #48]	; (8002708 <__NVIC_SetPriority+0x4c>)
 80026d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026da:	0112      	lsls	r2, r2, #4
 80026dc:	b2d2      	uxtb	r2, r2
 80026de:	440b      	add	r3, r1
 80026e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026e4:	e00a      	b.n	80026fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	b2da      	uxtb	r2, r3
 80026ea:	4908      	ldr	r1, [pc, #32]	; (800270c <__NVIC_SetPriority+0x50>)
 80026ec:	79fb      	ldrb	r3, [r7, #7]
 80026ee:	f003 030f 	and.w	r3, r3, #15
 80026f2:	3b04      	subs	r3, #4
 80026f4:	0112      	lsls	r2, r2, #4
 80026f6:	b2d2      	uxtb	r2, r2
 80026f8:	440b      	add	r3, r1
 80026fa:	761a      	strb	r2, [r3, #24]
}
 80026fc:	bf00      	nop
 80026fe:	370c      	adds	r7, #12
 8002700:	46bd      	mov	sp, r7
 8002702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002706:	4770      	bx	lr
 8002708:	e000e100 	.word	0xe000e100
 800270c:	e000ed00 	.word	0xe000ed00

08002710 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002710:	b480      	push	{r7}
 8002712:	b089      	sub	sp, #36	; 0x24
 8002714:	af00      	add	r7, sp, #0
 8002716:	60f8      	str	r0, [r7, #12]
 8002718:	60b9      	str	r1, [r7, #8]
 800271a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	f003 0307 	and.w	r3, r3, #7
 8002722:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002724:	69fb      	ldr	r3, [r7, #28]
 8002726:	f1c3 0307 	rsb	r3, r3, #7
 800272a:	2b04      	cmp	r3, #4
 800272c:	bf28      	it	cs
 800272e:	2304      	movcs	r3, #4
 8002730:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	3304      	adds	r3, #4
 8002736:	2b06      	cmp	r3, #6
 8002738:	d902      	bls.n	8002740 <NVIC_EncodePriority+0x30>
 800273a:	69fb      	ldr	r3, [r7, #28]
 800273c:	3b03      	subs	r3, #3
 800273e:	e000      	b.n	8002742 <NVIC_EncodePriority+0x32>
 8002740:	2300      	movs	r3, #0
 8002742:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002744:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002748:	69bb      	ldr	r3, [r7, #24]
 800274a:	fa02 f303 	lsl.w	r3, r2, r3
 800274e:	43da      	mvns	r2, r3
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	401a      	ands	r2, r3
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002758:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	fa01 f303 	lsl.w	r3, r1, r3
 8002762:	43d9      	mvns	r1, r3
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002768:	4313      	orrs	r3, r2
         );
}
 800276a:	4618      	mov	r0, r3
 800276c:	3724      	adds	r7, #36	; 0x24
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr

08002776 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002776:	b580      	push	{r7, lr}
 8002778:	b082      	sub	sp, #8
 800277a:	af00      	add	r7, sp, #0
 800277c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800277e:	6878      	ldr	r0, [r7, #4]
 8002780:	f7ff ff4c 	bl	800261c <__NVIC_SetPriorityGrouping>
}
 8002784:	bf00      	nop
 8002786:	3708      	adds	r7, #8
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}

0800278c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800278c:	b580      	push	{r7, lr}
 800278e:	b086      	sub	sp, #24
 8002790:	af00      	add	r7, sp, #0
 8002792:	4603      	mov	r3, r0
 8002794:	60b9      	str	r1, [r7, #8]
 8002796:	607a      	str	r2, [r7, #4]
 8002798:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800279a:	2300      	movs	r3, #0
 800279c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800279e:	f7ff ff61 	bl	8002664 <__NVIC_GetPriorityGrouping>
 80027a2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027a4:	687a      	ldr	r2, [r7, #4]
 80027a6:	68b9      	ldr	r1, [r7, #8]
 80027a8:	6978      	ldr	r0, [r7, #20]
 80027aa:	f7ff ffb1 	bl	8002710 <NVIC_EncodePriority>
 80027ae:	4602      	mov	r2, r0
 80027b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027b4:	4611      	mov	r1, r2
 80027b6:	4618      	mov	r0, r3
 80027b8:	f7ff ff80 	bl	80026bc <__NVIC_SetPriority>
}
 80027bc:	bf00      	nop
 80027be:	3718      	adds	r7, #24
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}

080027c4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b082      	sub	sp, #8
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	4603      	mov	r3, r0
 80027cc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d2:	4618      	mov	r0, r3
 80027d4:	f7ff ff54 	bl	8002680 <__NVIC_EnableIRQ>
}
 80027d8:	bf00      	nop
 80027da:	3708      	adds	r7, #8
 80027dc:	46bd      	mov	sp, r7
 80027de:	bd80      	pop	{r7, pc}

080027e0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b084      	sub	sp, #16
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027ec:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80027ee:	f7ff fee5 	bl	80025bc <HAL_GetTick>
 80027f2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	2b02      	cmp	r3, #2
 80027fe:	d008      	beq.n	8002812 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2280      	movs	r2, #128	; 0x80
 8002804:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2200      	movs	r2, #0
 800280a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	e052      	b.n	80028b8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f022 0216 	bic.w	r2, r2, #22
 8002820:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	695a      	ldr	r2, [r3, #20]
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002830:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002836:	2b00      	cmp	r3, #0
 8002838:	d103      	bne.n	8002842 <HAL_DMA_Abort+0x62>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800283e:	2b00      	cmp	r3, #0
 8002840:	d007      	beq.n	8002852 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f022 0208 	bic.w	r2, r2, #8
 8002850:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f022 0201 	bic.w	r2, r2, #1
 8002860:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002862:	e013      	b.n	800288c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002864:	f7ff feaa 	bl	80025bc <HAL_GetTick>
 8002868:	4602      	mov	r2, r0
 800286a:	68bb      	ldr	r3, [r7, #8]
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	2b05      	cmp	r3, #5
 8002870:	d90c      	bls.n	800288c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2220      	movs	r2, #32
 8002876:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2203      	movs	r2, #3
 800287c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2200      	movs	r2, #0
 8002884:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002888:	2303      	movs	r3, #3
 800288a:	e015      	b.n	80028b8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f003 0301 	and.w	r3, r3, #1
 8002896:	2b00      	cmp	r3, #0
 8002898:	d1e4      	bne.n	8002864 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800289e:	223f      	movs	r2, #63	; 0x3f
 80028a0:	409a      	lsls	r2, r3
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2201      	movs	r2, #1
 80028aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2200      	movs	r2, #0
 80028b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80028b6:	2300      	movs	r3, #0
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	3710      	adds	r7, #16
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}

080028c0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80028ce:	b2db      	uxtb	r3, r3
 80028d0:	2b02      	cmp	r3, #2
 80028d2:	d004      	beq.n	80028de <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2280      	movs	r2, #128	; 0x80
 80028d8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e00c      	b.n	80028f8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2205      	movs	r2, #5
 80028e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f022 0201 	bic.w	r2, r2, #1
 80028f4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80028f6:	2300      	movs	r3, #0
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	370c      	adds	r7, #12
 80028fc:	46bd      	mov	sp, r7
 80028fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002902:	4770      	bx	lr

08002904 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002904:	b480      	push	{r7}
 8002906:	b089      	sub	sp, #36	; 0x24
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
 800290c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800290e:	2300      	movs	r3, #0
 8002910:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002912:	2300      	movs	r3, #0
 8002914:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002916:	2300      	movs	r3, #0
 8002918:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800291a:	2300      	movs	r3, #0
 800291c:	61fb      	str	r3, [r7, #28]
 800291e:	e16b      	b.n	8002bf8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002920:	2201      	movs	r2, #1
 8002922:	69fb      	ldr	r3, [r7, #28]
 8002924:	fa02 f303 	lsl.w	r3, r2, r3
 8002928:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	697a      	ldr	r2, [r7, #20]
 8002930:	4013      	ands	r3, r2
 8002932:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002934:	693a      	ldr	r2, [r7, #16]
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	429a      	cmp	r2, r3
 800293a:	f040 815a 	bne.w	8002bf2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	f003 0303 	and.w	r3, r3, #3
 8002946:	2b01      	cmp	r3, #1
 8002948:	d005      	beq.n	8002956 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002952:	2b02      	cmp	r3, #2
 8002954:	d130      	bne.n	80029b8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800295c:	69fb      	ldr	r3, [r7, #28]
 800295e:	005b      	lsls	r3, r3, #1
 8002960:	2203      	movs	r2, #3
 8002962:	fa02 f303 	lsl.w	r3, r2, r3
 8002966:	43db      	mvns	r3, r3
 8002968:	69ba      	ldr	r2, [r7, #24]
 800296a:	4013      	ands	r3, r2
 800296c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	68da      	ldr	r2, [r3, #12]
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	005b      	lsls	r3, r3, #1
 8002976:	fa02 f303 	lsl.w	r3, r2, r3
 800297a:	69ba      	ldr	r2, [r7, #24]
 800297c:	4313      	orrs	r3, r2
 800297e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	69ba      	ldr	r2, [r7, #24]
 8002984:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800298c:	2201      	movs	r2, #1
 800298e:	69fb      	ldr	r3, [r7, #28]
 8002990:	fa02 f303 	lsl.w	r3, r2, r3
 8002994:	43db      	mvns	r3, r3
 8002996:	69ba      	ldr	r2, [r7, #24]
 8002998:	4013      	ands	r3, r2
 800299a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	091b      	lsrs	r3, r3, #4
 80029a2:	f003 0201 	and.w	r2, r3, #1
 80029a6:	69fb      	ldr	r3, [r7, #28]
 80029a8:	fa02 f303 	lsl.w	r3, r2, r3
 80029ac:	69ba      	ldr	r2, [r7, #24]
 80029ae:	4313      	orrs	r3, r2
 80029b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	69ba      	ldr	r2, [r7, #24]
 80029b6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	f003 0303 	and.w	r3, r3, #3
 80029c0:	2b03      	cmp	r3, #3
 80029c2:	d017      	beq.n	80029f4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	68db      	ldr	r3, [r3, #12]
 80029c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80029ca:	69fb      	ldr	r3, [r7, #28]
 80029cc:	005b      	lsls	r3, r3, #1
 80029ce:	2203      	movs	r2, #3
 80029d0:	fa02 f303 	lsl.w	r3, r2, r3
 80029d4:	43db      	mvns	r3, r3
 80029d6:	69ba      	ldr	r2, [r7, #24]
 80029d8:	4013      	ands	r3, r2
 80029da:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	689a      	ldr	r2, [r3, #8]
 80029e0:	69fb      	ldr	r3, [r7, #28]
 80029e2:	005b      	lsls	r3, r3, #1
 80029e4:	fa02 f303 	lsl.w	r3, r2, r3
 80029e8:	69ba      	ldr	r2, [r7, #24]
 80029ea:	4313      	orrs	r3, r2
 80029ec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	69ba      	ldr	r2, [r7, #24]
 80029f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	f003 0303 	and.w	r3, r3, #3
 80029fc:	2b02      	cmp	r3, #2
 80029fe:	d123      	bne.n	8002a48 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	08da      	lsrs	r2, r3, #3
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	3208      	adds	r2, #8
 8002a08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	f003 0307 	and.w	r3, r3, #7
 8002a14:	009b      	lsls	r3, r3, #2
 8002a16:	220f      	movs	r2, #15
 8002a18:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1c:	43db      	mvns	r3, r3
 8002a1e:	69ba      	ldr	r2, [r7, #24]
 8002a20:	4013      	ands	r3, r2
 8002a22:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	691a      	ldr	r2, [r3, #16]
 8002a28:	69fb      	ldr	r3, [r7, #28]
 8002a2a:	f003 0307 	and.w	r3, r3, #7
 8002a2e:	009b      	lsls	r3, r3, #2
 8002a30:	fa02 f303 	lsl.w	r3, r2, r3
 8002a34:	69ba      	ldr	r2, [r7, #24]
 8002a36:	4313      	orrs	r3, r2
 8002a38:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a3a:	69fb      	ldr	r3, [r7, #28]
 8002a3c:	08da      	lsrs	r2, r3, #3
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	3208      	adds	r2, #8
 8002a42:	69b9      	ldr	r1, [r7, #24]
 8002a44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a4e:	69fb      	ldr	r3, [r7, #28]
 8002a50:	005b      	lsls	r3, r3, #1
 8002a52:	2203      	movs	r2, #3
 8002a54:	fa02 f303 	lsl.w	r3, r2, r3
 8002a58:	43db      	mvns	r3, r3
 8002a5a:	69ba      	ldr	r2, [r7, #24]
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	f003 0203 	and.w	r2, r3, #3
 8002a68:	69fb      	ldr	r3, [r7, #28]
 8002a6a:	005b      	lsls	r3, r3, #1
 8002a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a70:	69ba      	ldr	r2, [r7, #24]
 8002a72:	4313      	orrs	r3, r2
 8002a74:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	69ba      	ldr	r2, [r7, #24]
 8002a7a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	f000 80b4 	beq.w	8002bf2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	60fb      	str	r3, [r7, #12]
 8002a8e:	4b60      	ldr	r3, [pc, #384]	; (8002c10 <HAL_GPIO_Init+0x30c>)
 8002a90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a92:	4a5f      	ldr	r2, [pc, #380]	; (8002c10 <HAL_GPIO_Init+0x30c>)
 8002a94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a98:	6453      	str	r3, [r2, #68]	; 0x44
 8002a9a:	4b5d      	ldr	r3, [pc, #372]	; (8002c10 <HAL_GPIO_Init+0x30c>)
 8002a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002aa2:	60fb      	str	r3, [r7, #12]
 8002aa4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002aa6:	4a5b      	ldr	r2, [pc, #364]	; (8002c14 <HAL_GPIO_Init+0x310>)
 8002aa8:	69fb      	ldr	r3, [r7, #28]
 8002aaa:	089b      	lsrs	r3, r3, #2
 8002aac:	3302      	adds	r3, #2
 8002aae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ab2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ab4:	69fb      	ldr	r3, [r7, #28]
 8002ab6:	f003 0303 	and.w	r3, r3, #3
 8002aba:	009b      	lsls	r3, r3, #2
 8002abc:	220f      	movs	r2, #15
 8002abe:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac2:	43db      	mvns	r3, r3
 8002ac4:	69ba      	ldr	r2, [r7, #24]
 8002ac6:	4013      	ands	r3, r2
 8002ac8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	4a52      	ldr	r2, [pc, #328]	; (8002c18 <HAL_GPIO_Init+0x314>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d02b      	beq.n	8002b2a <HAL_GPIO_Init+0x226>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	4a51      	ldr	r2, [pc, #324]	; (8002c1c <HAL_GPIO_Init+0x318>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d025      	beq.n	8002b26 <HAL_GPIO_Init+0x222>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	4a50      	ldr	r2, [pc, #320]	; (8002c20 <HAL_GPIO_Init+0x31c>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d01f      	beq.n	8002b22 <HAL_GPIO_Init+0x21e>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	4a4f      	ldr	r2, [pc, #316]	; (8002c24 <HAL_GPIO_Init+0x320>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d019      	beq.n	8002b1e <HAL_GPIO_Init+0x21a>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	4a4e      	ldr	r2, [pc, #312]	; (8002c28 <HAL_GPIO_Init+0x324>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d013      	beq.n	8002b1a <HAL_GPIO_Init+0x216>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	4a4d      	ldr	r2, [pc, #308]	; (8002c2c <HAL_GPIO_Init+0x328>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d00d      	beq.n	8002b16 <HAL_GPIO_Init+0x212>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	4a4c      	ldr	r2, [pc, #304]	; (8002c30 <HAL_GPIO_Init+0x32c>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d007      	beq.n	8002b12 <HAL_GPIO_Init+0x20e>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	4a4b      	ldr	r2, [pc, #300]	; (8002c34 <HAL_GPIO_Init+0x330>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d101      	bne.n	8002b0e <HAL_GPIO_Init+0x20a>
 8002b0a:	2307      	movs	r3, #7
 8002b0c:	e00e      	b.n	8002b2c <HAL_GPIO_Init+0x228>
 8002b0e:	2308      	movs	r3, #8
 8002b10:	e00c      	b.n	8002b2c <HAL_GPIO_Init+0x228>
 8002b12:	2306      	movs	r3, #6
 8002b14:	e00a      	b.n	8002b2c <HAL_GPIO_Init+0x228>
 8002b16:	2305      	movs	r3, #5
 8002b18:	e008      	b.n	8002b2c <HAL_GPIO_Init+0x228>
 8002b1a:	2304      	movs	r3, #4
 8002b1c:	e006      	b.n	8002b2c <HAL_GPIO_Init+0x228>
 8002b1e:	2303      	movs	r3, #3
 8002b20:	e004      	b.n	8002b2c <HAL_GPIO_Init+0x228>
 8002b22:	2302      	movs	r3, #2
 8002b24:	e002      	b.n	8002b2c <HAL_GPIO_Init+0x228>
 8002b26:	2301      	movs	r3, #1
 8002b28:	e000      	b.n	8002b2c <HAL_GPIO_Init+0x228>
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	69fa      	ldr	r2, [r7, #28]
 8002b2e:	f002 0203 	and.w	r2, r2, #3
 8002b32:	0092      	lsls	r2, r2, #2
 8002b34:	4093      	lsls	r3, r2
 8002b36:	69ba      	ldr	r2, [r7, #24]
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b3c:	4935      	ldr	r1, [pc, #212]	; (8002c14 <HAL_GPIO_Init+0x310>)
 8002b3e:	69fb      	ldr	r3, [r7, #28]
 8002b40:	089b      	lsrs	r3, r3, #2
 8002b42:	3302      	adds	r3, #2
 8002b44:	69ba      	ldr	r2, [r7, #24]
 8002b46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b4a:	4b3b      	ldr	r3, [pc, #236]	; (8002c38 <HAL_GPIO_Init+0x334>)
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	43db      	mvns	r3, r3
 8002b54:	69ba      	ldr	r2, [r7, #24]
 8002b56:	4013      	ands	r3, r2
 8002b58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d003      	beq.n	8002b6e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002b66:	69ba      	ldr	r2, [r7, #24]
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b6e:	4a32      	ldr	r2, [pc, #200]	; (8002c38 <HAL_GPIO_Init+0x334>)
 8002b70:	69bb      	ldr	r3, [r7, #24]
 8002b72:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b74:	4b30      	ldr	r3, [pc, #192]	; (8002c38 <HAL_GPIO_Init+0x334>)
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	43db      	mvns	r3, r3
 8002b7e:	69ba      	ldr	r2, [r7, #24]
 8002b80:	4013      	ands	r3, r2
 8002b82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d003      	beq.n	8002b98 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002b90:	69ba      	ldr	r2, [r7, #24]
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	4313      	orrs	r3, r2
 8002b96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b98:	4a27      	ldr	r2, [pc, #156]	; (8002c38 <HAL_GPIO_Init+0x334>)
 8002b9a:	69bb      	ldr	r3, [r7, #24]
 8002b9c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b9e:	4b26      	ldr	r3, [pc, #152]	; (8002c38 <HAL_GPIO_Init+0x334>)
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	43db      	mvns	r3, r3
 8002ba8:	69ba      	ldr	r2, [r7, #24]
 8002baa:	4013      	ands	r3, r2
 8002bac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d003      	beq.n	8002bc2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002bba:	69ba      	ldr	r2, [r7, #24]
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002bc2:	4a1d      	ldr	r2, [pc, #116]	; (8002c38 <HAL_GPIO_Init+0x334>)
 8002bc4:	69bb      	ldr	r3, [r7, #24]
 8002bc6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002bc8:	4b1b      	ldr	r3, [pc, #108]	; (8002c38 <HAL_GPIO_Init+0x334>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	43db      	mvns	r3, r3
 8002bd2:	69ba      	ldr	r2, [r7, #24]
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d003      	beq.n	8002bec <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002be4:	69ba      	ldr	r2, [r7, #24]
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	4313      	orrs	r3, r2
 8002bea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002bec:	4a12      	ldr	r2, [pc, #72]	; (8002c38 <HAL_GPIO_Init+0x334>)
 8002bee:	69bb      	ldr	r3, [r7, #24]
 8002bf0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bf2:	69fb      	ldr	r3, [r7, #28]
 8002bf4:	3301      	adds	r3, #1
 8002bf6:	61fb      	str	r3, [r7, #28]
 8002bf8:	69fb      	ldr	r3, [r7, #28]
 8002bfa:	2b0f      	cmp	r3, #15
 8002bfc:	f67f ae90 	bls.w	8002920 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002c00:	bf00      	nop
 8002c02:	bf00      	nop
 8002c04:	3724      	adds	r7, #36	; 0x24
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr
 8002c0e:	bf00      	nop
 8002c10:	40023800 	.word	0x40023800
 8002c14:	40013800 	.word	0x40013800
 8002c18:	40020000 	.word	0x40020000
 8002c1c:	40020400 	.word	0x40020400
 8002c20:	40020800 	.word	0x40020800
 8002c24:	40020c00 	.word	0x40020c00
 8002c28:	40021000 	.word	0x40021000
 8002c2c:	40021400 	.word	0x40021400
 8002c30:	40021800 	.word	0x40021800
 8002c34:	40021c00 	.word	0x40021c00
 8002c38:	40013c00 	.word	0x40013c00

08002c3c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b085      	sub	sp, #20
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	460b      	mov	r3, r1
 8002c46:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	691a      	ldr	r2, [r3, #16]
 8002c4c:	887b      	ldrh	r3, [r7, #2]
 8002c4e:	4013      	ands	r3, r2
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d002      	beq.n	8002c5a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002c54:	2301      	movs	r3, #1
 8002c56:	73fb      	strb	r3, [r7, #15]
 8002c58:	e001      	b.n	8002c5e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002c5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	3714      	adds	r7, #20
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr

08002c6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b083      	sub	sp, #12
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
 8002c74:	460b      	mov	r3, r1
 8002c76:	807b      	strh	r3, [r7, #2]
 8002c78:	4613      	mov	r3, r2
 8002c7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c7c:	787b      	ldrb	r3, [r7, #1]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d003      	beq.n	8002c8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c82:	887a      	ldrh	r2, [r7, #2]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c88:	e003      	b.n	8002c92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c8a:	887b      	ldrh	r3, [r7, #2]
 8002c8c:	041a      	lsls	r2, r3, #16
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	619a      	str	r2, [r3, #24]
}
 8002c92:	bf00      	nop
 8002c94:	370c      	adds	r7, #12
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr
	...

08002ca0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b084      	sub	sp, #16
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d101      	bne.n	8002cb2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e12b      	b.n	8002f0a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d106      	bne.n	8002ccc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f7ff f972 	bl	8001fb0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2224      	movs	r2, #36	; 0x24
 8002cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f022 0201 	bic.w	r2, r2, #1
 8002ce2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002cf2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002d02:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002d04:	f001 f858 	bl	8003db8 <HAL_RCC_GetPCLK1Freq>
 8002d08:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	4a81      	ldr	r2, [pc, #516]	; (8002f14 <HAL_I2C_Init+0x274>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d807      	bhi.n	8002d24 <HAL_I2C_Init+0x84>
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	4a80      	ldr	r2, [pc, #512]	; (8002f18 <HAL_I2C_Init+0x278>)
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	bf94      	ite	ls
 8002d1c:	2301      	movls	r3, #1
 8002d1e:	2300      	movhi	r3, #0
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	e006      	b.n	8002d32 <HAL_I2C_Init+0x92>
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	4a7d      	ldr	r2, [pc, #500]	; (8002f1c <HAL_I2C_Init+0x27c>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	bf94      	ite	ls
 8002d2c:	2301      	movls	r3, #1
 8002d2e:	2300      	movhi	r3, #0
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d001      	beq.n	8002d3a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
 8002d38:	e0e7      	b.n	8002f0a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	4a78      	ldr	r2, [pc, #480]	; (8002f20 <HAL_I2C_Init+0x280>)
 8002d3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d42:	0c9b      	lsrs	r3, r3, #18
 8002d44:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	68ba      	ldr	r2, [r7, #8]
 8002d56:	430a      	orrs	r2, r1
 8002d58:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	6a1b      	ldr	r3, [r3, #32]
 8002d60:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	4a6a      	ldr	r2, [pc, #424]	; (8002f14 <HAL_I2C_Init+0x274>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d802      	bhi.n	8002d74 <HAL_I2C_Init+0xd4>
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	3301      	adds	r3, #1
 8002d72:	e009      	b.n	8002d88 <HAL_I2C_Init+0xe8>
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002d7a:	fb02 f303 	mul.w	r3, r2, r3
 8002d7e:	4a69      	ldr	r2, [pc, #420]	; (8002f24 <HAL_I2C_Init+0x284>)
 8002d80:	fba2 2303 	umull	r2, r3, r2, r3
 8002d84:	099b      	lsrs	r3, r3, #6
 8002d86:	3301      	adds	r3, #1
 8002d88:	687a      	ldr	r2, [r7, #4]
 8002d8a:	6812      	ldr	r2, [r2, #0]
 8002d8c:	430b      	orrs	r3, r1
 8002d8e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	69db      	ldr	r3, [r3, #28]
 8002d96:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002d9a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	495c      	ldr	r1, [pc, #368]	; (8002f14 <HAL_I2C_Init+0x274>)
 8002da4:	428b      	cmp	r3, r1
 8002da6:	d819      	bhi.n	8002ddc <HAL_I2C_Init+0x13c>
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	1e59      	subs	r1, r3, #1
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	005b      	lsls	r3, r3, #1
 8002db2:	fbb1 f3f3 	udiv	r3, r1, r3
 8002db6:	1c59      	adds	r1, r3, #1
 8002db8:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002dbc:	400b      	ands	r3, r1
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d00a      	beq.n	8002dd8 <HAL_I2C_Init+0x138>
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	1e59      	subs	r1, r3, #1
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	005b      	lsls	r3, r3, #1
 8002dcc:	fbb1 f3f3 	udiv	r3, r1, r3
 8002dd0:	3301      	adds	r3, #1
 8002dd2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dd6:	e051      	b.n	8002e7c <HAL_I2C_Init+0x1dc>
 8002dd8:	2304      	movs	r3, #4
 8002dda:	e04f      	b.n	8002e7c <HAL_I2C_Init+0x1dc>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d111      	bne.n	8002e08 <HAL_I2C_Init+0x168>
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	1e58      	subs	r0, r3, #1
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6859      	ldr	r1, [r3, #4]
 8002dec:	460b      	mov	r3, r1
 8002dee:	005b      	lsls	r3, r3, #1
 8002df0:	440b      	add	r3, r1
 8002df2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002df6:	3301      	adds	r3, #1
 8002df8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	bf0c      	ite	eq
 8002e00:	2301      	moveq	r3, #1
 8002e02:	2300      	movne	r3, #0
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	e012      	b.n	8002e2e <HAL_I2C_Init+0x18e>
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	1e58      	subs	r0, r3, #1
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6859      	ldr	r1, [r3, #4]
 8002e10:	460b      	mov	r3, r1
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	440b      	add	r3, r1
 8002e16:	0099      	lsls	r1, r3, #2
 8002e18:	440b      	add	r3, r1
 8002e1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e1e:	3301      	adds	r3, #1
 8002e20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	bf0c      	ite	eq
 8002e28:	2301      	moveq	r3, #1
 8002e2a:	2300      	movne	r3, #0
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d001      	beq.n	8002e36 <HAL_I2C_Init+0x196>
 8002e32:	2301      	movs	r3, #1
 8002e34:	e022      	b.n	8002e7c <HAL_I2C_Init+0x1dc>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d10e      	bne.n	8002e5c <HAL_I2C_Init+0x1bc>
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	1e58      	subs	r0, r3, #1
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6859      	ldr	r1, [r3, #4]
 8002e46:	460b      	mov	r3, r1
 8002e48:	005b      	lsls	r3, r3, #1
 8002e4a:	440b      	add	r3, r1
 8002e4c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e50:	3301      	adds	r3, #1
 8002e52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e56:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e5a:	e00f      	b.n	8002e7c <HAL_I2C_Init+0x1dc>
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	1e58      	subs	r0, r3, #1
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6859      	ldr	r1, [r3, #4]
 8002e64:	460b      	mov	r3, r1
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	440b      	add	r3, r1
 8002e6a:	0099      	lsls	r1, r3, #2
 8002e6c:	440b      	add	r3, r1
 8002e6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e72:	3301      	adds	r3, #1
 8002e74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e78:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002e7c:	6879      	ldr	r1, [r7, #4]
 8002e7e:	6809      	ldr	r1, [r1, #0]
 8002e80:	4313      	orrs	r3, r2
 8002e82:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	69da      	ldr	r2, [r3, #28]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6a1b      	ldr	r3, [r3, #32]
 8002e96:	431a      	orrs	r2, r3
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	430a      	orrs	r2, r1
 8002e9e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	689b      	ldr	r3, [r3, #8]
 8002ea6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002eaa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002eae:	687a      	ldr	r2, [r7, #4]
 8002eb0:	6911      	ldr	r1, [r2, #16]
 8002eb2:	687a      	ldr	r2, [r7, #4]
 8002eb4:	68d2      	ldr	r2, [r2, #12]
 8002eb6:	4311      	orrs	r1, r2
 8002eb8:	687a      	ldr	r2, [r7, #4]
 8002eba:	6812      	ldr	r2, [r2, #0]
 8002ebc:	430b      	orrs	r3, r1
 8002ebe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	68db      	ldr	r3, [r3, #12]
 8002ec6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	695a      	ldr	r2, [r3, #20]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	699b      	ldr	r3, [r3, #24]
 8002ed2:	431a      	orrs	r2, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	430a      	orrs	r2, r1
 8002eda:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f042 0201 	orr.w	r2, r2, #1
 8002eea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2220      	movs	r2, #32
 8002ef6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2200      	movs	r2, #0
 8002efe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2200      	movs	r2, #0
 8002f04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002f08:	2300      	movs	r3, #0
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	3710      	adds	r7, #16
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	bf00      	nop
 8002f14:	000186a0 	.word	0x000186a0
 8002f18:	001e847f 	.word	0x001e847f
 8002f1c:	003d08ff 	.word	0x003d08ff
 8002f20:	431bde83 	.word	0x431bde83
 8002f24:	10624dd3 	.word	0x10624dd3

08002f28 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b088      	sub	sp, #32
 8002f2c:	af02      	add	r7, sp, #8
 8002f2e:	60f8      	str	r0, [r7, #12]
 8002f30:	4608      	mov	r0, r1
 8002f32:	4611      	mov	r1, r2
 8002f34:	461a      	mov	r2, r3
 8002f36:	4603      	mov	r3, r0
 8002f38:	817b      	strh	r3, [r7, #10]
 8002f3a:	460b      	mov	r3, r1
 8002f3c:	813b      	strh	r3, [r7, #8]
 8002f3e:	4613      	mov	r3, r2
 8002f40:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002f42:	f7ff fb3b 	bl	80025bc <HAL_GetTick>
 8002f46:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f4e:	b2db      	uxtb	r3, r3
 8002f50:	2b20      	cmp	r3, #32
 8002f52:	f040 80d9 	bne.w	8003108 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	9300      	str	r3, [sp, #0]
 8002f5a:	2319      	movs	r3, #25
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	496d      	ldr	r1, [pc, #436]	; (8003114 <HAL_I2C_Mem_Write+0x1ec>)
 8002f60:	68f8      	ldr	r0, [r7, #12]
 8002f62:	f000 f971 	bl	8003248 <I2C_WaitOnFlagUntilTimeout>
 8002f66:	4603      	mov	r3, r0
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d001      	beq.n	8002f70 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002f6c:	2302      	movs	r3, #2
 8002f6e:	e0cc      	b.n	800310a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f76:	2b01      	cmp	r3, #1
 8002f78:	d101      	bne.n	8002f7e <HAL_I2C_Mem_Write+0x56>
 8002f7a:	2302      	movs	r3, #2
 8002f7c:	e0c5      	b.n	800310a <HAL_I2C_Mem_Write+0x1e2>
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	2201      	movs	r2, #1
 8002f82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f003 0301 	and.w	r3, r3, #1
 8002f90:	2b01      	cmp	r3, #1
 8002f92:	d007      	beq.n	8002fa4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f042 0201 	orr.w	r2, r2, #1
 8002fa2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002fb2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2221      	movs	r2, #33	; 0x21
 8002fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2240      	movs	r2, #64	; 0x40
 8002fc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	6a3a      	ldr	r2, [r7, #32]
 8002fce:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002fd4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fda:	b29a      	uxth	r2, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	4a4d      	ldr	r2, [pc, #308]	; (8003118 <HAL_I2C_Mem_Write+0x1f0>)
 8002fe4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002fe6:	88f8      	ldrh	r0, [r7, #6]
 8002fe8:	893a      	ldrh	r2, [r7, #8]
 8002fea:	8979      	ldrh	r1, [r7, #10]
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	9301      	str	r3, [sp, #4]
 8002ff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ff2:	9300      	str	r3, [sp, #0]
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	68f8      	ldr	r0, [r7, #12]
 8002ff8:	f000 f890 	bl	800311c <I2C_RequestMemoryWrite>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d052      	beq.n	80030a8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	e081      	b.n	800310a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003006:	697a      	ldr	r2, [r7, #20]
 8003008:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800300a:	68f8      	ldr	r0, [r7, #12]
 800300c:	f000 f9f2 	bl	80033f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003010:	4603      	mov	r3, r0
 8003012:	2b00      	cmp	r3, #0
 8003014:	d00d      	beq.n	8003032 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301a:	2b04      	cmp	r3, #4
 800301c:	d107      	bne.n	800302e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800302c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	e06b      	b.n	800310a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003036:	781a      	ldrb	r2, [r3, #0]
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003042:	1c5a      	adds	r2, r3, #1
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800304c:	3b01      	subs	r3, #1
 800304e:	b29a      	uxth	r2, r3
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003058:	b29b      	uxth	r3, r3
 800305a:	3b01      	subs	r3, #1
 800305c:	b29a      	uxth	r2, r3
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	695b      	ldr	r3, [r3, #20]
 8003068:	f003 0304 	and.w	r3, r3, #4
 800306c:	2b04      	cmp	r3, #4
 800306e:	d11b      	bne.n	80030a8 <HAL_I2C_Mem_Write+0x180>
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003074:	2b00      	cmp	r3, #0
 8003076:	d017      	beq.n	80030a8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800307c:	781a      	ldrb	r2, [r3, #0]
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003088:	1c5a      	adds	r2, r3, #1
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003092:	3b01      	subs	r3, #1
 8003094:	b29a      	uxth	r2, r3
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800309e:	b29b      	uxth	r3, r3
 80030a0:	3b01      	subs	r3, #1
 80030a2:	b29a      	uxth	r2, r3
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d1aa      	bne.n	8003006 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030b0:	697a      	ldr	r2, [r7, #20]
 80030b2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80030b4:	68f8      	ldr	r0, [r7, #12]
 80030b6:	f000 f9de 	bl	8003476 <I2C_WaitOnBTFFlagUntilTimeout>
 80030ba:	4603      	mov	r3, r0
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d00d      	beq.n	80030dc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c4:	2b04      	cmp	r3, #4
 80030c6:	d107      	bne.n	80030d8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030d6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	e016      	b.n	800310a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2220      	movs	r2, #32
 80030f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	2200      	movs	r2, #0
 80030f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2200      	movs	r2, #0
 8003100:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003104:	2300      	movs	r3, #0
 8003106:	e000      	b.n	800310a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003108:	2302      	movs	r3, #2
  }
}
 800310a:	4618      	mov	r0, r3
 800310c:	3718      	adds	r7, #24
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}
 8003112:	bf00      	nop
 8003114:	00100002 	.word	0x00100002
 8003118:	ffff0000 	.word	0xffff0000

0800311c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b088      	sub	sp, #32
 8003120:	af02      	add	r7, sp, #8
 8003122:	60f8      	str	r0, [r7, #12]
 8003124:	4608      	mov	r0, r1
 8003126:	4611      	mov	r1, r2
 8003128:	461a      	mov	r2, r3
 800312a:	4603      	mov	r3, r0
 800312c:	817b      	strh	r3, [r7, #10]
 800312e:	460b      	mov	r3, r1
 8003130:	813b      	strh	r3, [r7, #8]
 8003132:	4613      	mov	r3, r2
 8003134:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003144:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003148:	9300      	str	r3, [sp, #0]
 800314a:	6a3b      	ldr	r3, [r7, #32]
 800314c:	2200      	movs	r2, #0
 800314e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003152:	68f8      	ldr	r0, [r7, #12]
 8003154:	f000 f878 	bl	8003248 <I2C_WaitOnFlagUntilTimeout>
 8003158:	4603      	mov	r3, r0
 800315a:	2b00      	cmp	r3, #0
 800315c:	d00d      	beq.n	800317a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003168:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800316c:	d103      	bne.n	8003176 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003174:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003176:	2303      	movs	r3, #3
 8003178:	e05f      	b.n	800323a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800317a:	897b      	ldrh	r3, [r7, #10]
 800317c:	b2db      	uxtb	r3, r3
 800317e:	461a      	mov	r2, r3
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003188:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800318a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800318c:	6a3a      	ldr	r2, [r7, #32]
 800318e:	492d      	ldr	r1, [pc, #180]	; (8003244 <I2C_RequestMemoryWrite+0x128>)
 8003190:	68f8      	ldr	r0, [r7, #12]
 8003192:	f000 f8b0 	bl	80032f6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003196:	4603      	mov	r3, r0
 8003198:	2b00      	cmp	r3, #0
 800319a:	d001      	beq.n	80031a0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e04c      	b.n	800323a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031a0:	2300      	movs	r3, #0
 80031a2:	617b      	str	r3, [r7, #20]
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	695b      	ldr	r3, [r3, #20]
 80031aa:	617b      	str	r3, [r7, #20]
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	699b      	ldr	r3, [r3, #24]
 80031b2:	617b      	str	r3, [r7, #20]
 80031b4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80031b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031b8:	6a39      	ldr	r1, [r7, #32]
 80031ba:	68f8      	ldr	r0, [r7, #12]
 80031bc:	f000 f91a 	bl	80033f4 <I2C_WaitOnTXEFlagUntilTimeout>
 80031c0:	4603      	mov	r3, r0
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d00d      	beq.n	80031e2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ca:	2b04      	cmp	r3, #4
 80031cc:	d107      	bne.n	80031de <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031dc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e02b      	b.n	800323a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80031e2:	88fb      	ldrh	r3, [r7, #6]
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d105      	bne.n	80031f4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80031e8:	893b      	ldrh	r3, [r7, #8]
 80031ea:	b2da      	uxtb	r2, r3
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	611a      	str	r2, [r3, #16]
 80031f2:	e021      	b.n	8003238 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80031f4:	893b      	ldrh	r3, [r7, #8]
 80031f6:	0a1b      	lsrs	r3, r3, #8
 80031f8:	b29b      	uxth	r3, r3
 80031fa:	b2da      	uxtb	r2, r3
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003202:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003204:	6a39      	ldr	r1, [r7, #32]
 8003206:	68f8      	ldr	r0, [r7, #12]
 8003208:	f000 f8f4 	bl	80033f4 <I2C_WaitOnTXEFlagUntilTimeout>
 800320c:	4603      	mov	r3, r0
 800320e:	2b00      	cmp	r3, #0
 8003210:	d00d      	beq.n	800322e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003216:	2b04      	cmp	r3, #4
 8003218:	d107      	bne.n	800322a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003228:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	e005      	b.n	800323a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800322e:	893b      	ldrh	r3, [r7, #8]
 8003230:	b2da      	uxtb	r2, r3
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003238:	2300      	movs	r3, #0
}
 800323a:	4618      	mov	r0, r3
 800323c:	3718      	adds	r7, #24
 800323e:	46bd      	mov	sp, r7
 8003240:	bd80      	pop	{r7, pc}
 8003242:	bf00      	nop
 8003244:	00010002 	.word	0x00010002

08003248 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b084      	sub	sp, #16
 800324c:	af00      	add	r7, sp, #0
 800324e:	60f8      	str	r0, [r7, #12]
 8003250:	60b9      	str	r1, [r7, #8]
 8003252:	603b      	str	r3, [r7, #0]
 8003254:	4613      	mov	r3, r2
 8003256:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003258:	e025      	b.n	80032a6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003260:	d021      	beq.n	80032a6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003262:	f7ff f9ab 	bl	80025bc <HAL_GetTick>
 8003266:	4602      	mov	r2, r0
 8003268:	69bb      	ldr	r3, [r7, #24]
 800326a:	1ad3      	subs	r3, r2, r3
 800326c:	683a      	ldr	r2, [r7, #0]
 800326e:	429a      	cmp	r2, r3
 8003270:	d302      	bcc.n	8003278 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d116      	bne.n	80032a6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2200      	movs	r2, #0
 800327c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2220      	movs	r2, #32
 8003282:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2200      	movs	r2, #0
 800328a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003292:	f043 0220 	orr.w	r2, r3, #32
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2200      	movs	r2, #0
 800329e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	e023      	b.n	80032ee <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	0c1b      	lsrs	r3, r3, #16
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d10d      	bne.n	80032cc <I2C_WaitOnFlagUntilTimeout+0x84>
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	695b      	ldr	r3, [r3, #20]
 80032b6:	43da      	mvns	r2, r3
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	4013      	ands	r3, r2
 80032bc:	b29b      	uxth	r3, r3
 80032be:	2b00      	cmp	r3, #0
 80032c0:	bf0c      	ite	eq
 80032c2:	2301      	moveq	r3, #1
 80032c4:	2300      	movne	r3, #0
 80032c6:	b2db      	uxtb	r3, r3
 80032c8:	461a      	mov	r2, r3
 80032ca:	e00c      	b.n	80032e6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	699b      	ldr	r3, [r3, #24]
 80032d2:	43da      	mvns	r2, r3
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	4013      	ands	r3, r2
 80032d8:	b29b      	uxth	r3, r3
 80032da:	2b00      	cmp	r3, #0
 80032dc:	bf0c      	ite	eq
 80032de:	2301      	moveq	r3, #1
 80032e0:	2300      	movne	r3, #0
 80032e2:	b2db      	uxtb	r3, r3
 80032e4:	461a      	mov	r2, r3
 80032e6:	79fb      	ldrb	r3, [r7, #7]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d0b6      	beq.n	800325a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80032ec:	2300      	movs	r3, #0
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3710      	adds	r7, #16
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}

080032f6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80032f6:	b580      	push	{r7, lr}
 80032f8:	b084      	sub	sp, #16
 80032fa:	af00      	add	r7, sp, #0
 80032fc:	60f8      	str	r0, [r7, #12]
 80032fe:	60b9      	str	r1, [r7, #8]
 8003300:	607a      	str	r2, [r7, #4]
 8003302:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003304:	e051      	b.n	80033aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	695b      	ldr	r3, [r3, #20]
 800330c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003310:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003314:	d123      	bne.n	800335e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003324:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800332e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	2200      	movs	r2, #0
 8003334:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	2220      	movs	r2, #32
 800333a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	2200      	movs	r2, #0
 8003342:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334a:	f043 0204 	orr.w	r2, r3, #4
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2200      	movs	r2, #0
 8003356:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	e046      	b.n	80033ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003364:	d021      	beq.n	80033aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003366:	f7ff f929 	bl	80025bc <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	687a      	ldr	r2, [r7, #4]
 8003372:	429a      	cmp	r2, r3
 8003374:	d302      	bcc.n	800337c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d116      	bne.n	80033aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2200      	movs	r2, #0
 8003380:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2220      	movs	r2, #32
 8003386:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2200      	movs	r2, #0
 800338e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003396:	f043 0220 	orr.w	r2, r3, #32
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	2200      	movs	r2, #0
 80033a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	e020      	b.n	80033ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	0c1b      	lsrs	r3, r3, #16
 80033ae:	b2db      	uxtb	r3, r3
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d10c      	bne.n	80033ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	695b      	ldr	r3, [r3, #20]
 80033ba:	43da      	mvns	r2, r3
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	4013      	ands	r3, r2
 80033c0:	b29b      	uxth	r3, r3
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	bf14      	ite	ne
 80033c6:	2301      	movne	r3, #1
 80033c8:	2300      	moveq	r3, #0
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	e00b      	b.n	80033e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	699b      	ldr	r3, [r3, #24]
 80033d4:	43da      	mvns	r2, r3
 80033d6:	68bb      	ldr	r3, [r7, #8]
 80033d8:	4013      	ands	r3, r2
 80033da:	b29b      	uxth	r3, r3
 80033dc:	2b00      	cmp	r3, #0
 80033de:	bf14      	ite	ne
 80033e0:	2301      	movne	r3, #1
 80033e2:	2300      	moveq	r3, #0
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d18d      	bne.n	8003306 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80033ea:	2300      	movs	r3, #0
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	3710      	adds	r7, #16
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}

080033f4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b084      	sub	sp, #16
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	60f8      	str	r0, [r7, #12]
 80033fc:	60b9      	str	r1, [r7, #8]
 80033fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003400:	e02d      	b.n	800345e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003402:	68f8      	ldr	r0, [r7, #12]
 8003404:	f000 f878 	bl	80034f8 <I2C_IsAcknowledgeFailed>
 8003408:	4603      	mov	r3, r0
 800340a:	2b00      	cmp	r3, #0
 800340c:	d001      	beq.n	8003412 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	e02d      	b.n	800346e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003418:	d021      	beq.n	800345e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800341a:	f7ff f8cf 	bl	80025bc <HAL_GetTick>
 800341e:	4602      	mov	r2, r0
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	1ad3      	subs	r3, r2, r3
 8003424:	68ba      	ldr	r2, [r7, #8]
 8003426:	429a      	cmp	r2, r3
 8003428:	d302      	bcc.n	8003430 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d116      	bne.n	800345e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	2200      	movs	r2, #0
 8003434:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2220      	movs	r2, #32
 800343a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2200      	movs	r2, #0
 8003442:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800344a:	f043 0220 	orr.w	r2, r3, #32
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	2200      	movs	r2, #0
 8003456:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	e007      	b.n	800346e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	695b      	ldr	r3, [r3, #20]
 8003464:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003468:	2b80      	cmp	r3, #128	; 0x80
 800346a:	d1ca      	bne.n	8003402 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800346c:	2300      	movs	r3, #0
}
 800346e:	4618      	mov	r0, r3
 8003470:	3710      	adds	r7, #16
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}

08003476 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003476:	b580      	push	{r7, lr}
 8003478:	b084      	sub	sp, #16
 800347a:	af00      	add	r7, sp, #0
 800347c:	60f8      	str	r0, [r7, #12]
 800347e:	60b9      	str	r1, [r7, #8]
 8003480:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003482:	e02d      	b.n	80034e0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003484:	68f8      	ldr	r0, [r7, #12]
 8003486:	f000 f837 	bl	80034f8 <I2C_IsAcknowledgeFailed>
 800348a:	4603      	mov	r3, r0
 800348c:	2b00      	cmp	r3, #0
 800348e:	d001      	beq.n	8003494 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	e02d      	b.n	80034f0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800349a:	d021      	beq.n	80034e0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800349c:	f7ff f88e 	bl	80025bc <HAL_GetTick>
 80034a0:	4602      	mov	r2, r0
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	68ba      	ldr	r2, [r7, #8]
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d302      	bcc.n	80034b2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d116      	bne.n	80034e0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2200      	movs	r2, #0
 80034b6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2220      	movs	r2, #32
 80034bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2200      	movs	r2, #0
 80034c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034cc:	f043 0220 	orr.w	r2, r3, #32
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2200      	movs	r2, #0
 80034d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80034dc:	2301      	movs	r3, #1
 80034de:	e007      	b.n	80034f0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	695b      	ldr	r3, [r3, #20]
 80034e6:	f003 0304 	and.w	r3, r3, #4
 80034ea:	2b04      	cmp	r3, #4
 80034ec:	d1ca      	bne.n	8003484 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80034ee:	2300      	movs	r3, #0
}
 80034f0:	4618      	mov	r0, r3
 80034f2:	3710      	adds	r7, #16
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bd80      	pop	{r7, pc}

080034f8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	695b      	ldr	r3, [r3, #20]
 8003506:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800350a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800350e:	d11b      	bne.n	8003548 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003518:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2200      	movs	r2, #0
 800351e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2220      	movs	r2, #32
 8003524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2200      	movs	r2, #0
 800352c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003534:	f043 0204 	orr.w	r2, r3, #4
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2200      	movs	r2, #0
 8003540:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	e000      	b.n	800354a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003548:	2300      	movs	r3, #0
}
 800354a:	4618      	mov	r0, r3
 800354c:	370c      	adds	r7, #12
 800354e:	46bd      	mov	sp, r7
 8003550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003554:	4770      	bx	lr
	...

08003558 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b086      	sub	sp, #24
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d101      	bne.n	800356a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e267      	b.n	8003a3a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f003 0301 	and.w	r3, r3, #1
 8003572:	2b00      	cmp	r3, #0
 8003574:	d075      	beq.n	8003662 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003576:	4b88      	ldr	r3, [pc, #544]	; (8003798 <HAL_RCC_OscConfig+0x240>)
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	f003 030c 	and.w	r3, r3, #12
 800357e:	2b04      	cmp	r3, #4
 8003580:	d00c      	beq.n	800359c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003582:	4b85      	ldr	r3, [pc, #532]	; (8003798 <HAL_RCC_OscConfig+0x240>)
 8003584:	689b      	ldr	r3, [r3, #8]
 8003586:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800358a:	2b08      	cmp	r3, #8
 800358c:	d112      	bne.n	80035b4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800358e:	4b82      	ldr	r3, [pc, #520]	; (8003798 <HAL_RCC_OscConfig+0x240>)
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003596:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800359a:	d10b      	bne.n	80035b4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800359c:	4b7e      	ldr	r3, [pc, #504]	; (8003798 <HAL_RCC_OscConfig+0x240>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d05b      	beq.n	8003660 <HAL_RCC_OscConfig+0x108>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d157      	bne.n	8003660 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	e242      	b.n	8003a3a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035bc:	d106      	bne.n	80035cc <HAL_RCC_OscConfig+0x74>
 80035be:	4b76      	ldr	r3, [pc, #472]	; (8003798 <HAL_RCC_OscConfig+0x240>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a75      	ldr	r2, [pc, #468]	; (8003798 <HAL_RCC_OscConfig+0x240>)
 80035c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035c8:	6013      	str	r3, [r2, #0]
 80035ca:	e01d      	b.n	8003608 <HAL_RCC_OscConfig+0xb0>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80035d4:	d10c      	bne.n	80035f0 <HAL_RCC_OscConfig+0x98>
 80035d6:	4b70      	ldr	r3, [pc, #448]	; (8003798 <HAL_RCC_OscConfig+0x240>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a6f      	ldr	r2, [pc, #444]	; (8003798 <HAL_RCC_OscConfig+0x240>)
 80035dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80035e0:	6013      	str	r3, [r2, #0]
 80035e2:	4b6d      	ldr	r3, [pc, #436]	; (8003798 <HAL_RCC_OscConfig+0x240>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a6c      	ldr	r2, [pc, #432]	; (8003798 <HAL_RCC_OscConfig+0x240>)
 80035e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035ec:	6013      	str	r3, [r2, #0]
 80035ee:	e00b      	b.n	8003608 <HAL_RCC_OscConfig+0xb0>
 80035f0:	4b69      	ldr	r3, [pc, #420]	; (8003798 <HAL_RCC_OscConfig+0x240>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a68      	ldr	r2, [pc, #416]	; (8003798 <HAL_RCC_OscConfig+0x240>)
 80035f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035fa:	6013      	str	r3, [r2, #0]
 80035fc:	4b66      	ldr	r3, [pc, #408]	; (8003798 <HAL_RCC_OscConfig+0x240>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a65      	ldr	r2, [pc, #404]	; (8003798 <HAL_RCC_OscConfig+0x240>)
 8003602:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003606:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d013      	beq.n	8003638 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003610:	f7fe ffd4 	bl	80025bc <HAL_GetTick>
 8003614:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003616:	e008      	b.n	800362a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003618:	f7fe ffd0 	bl	80025bc <HAL_GetTick>
 800361c:	4602      	mov	r2, r0
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	1ad3      	subs	r3, r2, r3
 8003622:	2b64      	cmp	r3, #100	; 0x64
 8003624:	d901      	bls.n	800362a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003626:	2303      	movs	r3, #3
 8003628:	e207      	b.n	8003a3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800362a:	4b5b      	ldr	r3, [pc, #364]	; (8003798 <HAL_RCC_OscConfig+0x240>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003632:	2b00      	cmp	r3, #0
 8003634:	d0f0      	beq.n	8003618 <HAL_RCC_OscConfig+0xc0>
 8003636:	e014      	b.n	8003662 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003638:	f7fe ffc0 	bl	80025bc <HAL_GetTick>
 800363c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800363e:	e008      	b.n	8003652 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003640:	f7fe ffbc 	bl	80025bc <HAL_GetTick>
 8003644:	4602      	mov	r2, r0
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	2b64      	cmp	r3, #100	; 0x64
 800364c:	d901      	bls.n	8003652 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800364e:	2303      	movs	r3, #3
 8003650:	e1f3      	b.n	8003a3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003652:	4b51      	ldr	r3, [pc, #324]	; (8003798 <HAL_RCC_OscConfig+0x240>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800365a:	2b00      	cmp	r3, #0
 800365c:	d1f0      	bne.n	8003640 <HAL_RCC_OscConfig+0xe8>
 800365e:	e000      	b.n	8003662 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003660:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 0302 	and.w	r3, r3, #2
 800366a:	2b00      	cmp	r3, #0
 800366c:	d063      	beq.n	8003736 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800366e:	4b4a      	ldr	r3, [pc, #296]	; (8003798 <HAL_RCC_OscConfig+0x240>)
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	f003 030c 	and.w	r3, r3, #12
 8003676:	2b00      	cmp	r3, #0
 8003678:	d00b      	beq.n	8003692 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800367a:	4b47      	ldr	r3, [pc, #284]	; (8003798 <HAL_RCC_OscConfig+0x240>)
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003682:	2b08      	cmp	r3, #8
 8003684:	d11c      	bne.n	80036c0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003686:	4b44      	ldr	r3, [pc, #272]	; (8003798 <HAL_RCC_OscConfig+0x240>)
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800368e:	2b00      	cmp	r3, #0
 8003690:	d116      	bne.n	80036c0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003692:	4b41      	ldr	r3, [pc, #260]	; (8003798 <HAL_RCC_OscConfig+0x240>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f003 0302 	and.w	r3, r3, #2
 800369a:	2b00      	cmp	r3, #0
 800369c:	d005      	beq.n	80036aa <HAL_RCC_OscConfig+0x152>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	68db      	ldr	r3, [r3, #12]
 80036a2:	2b01      	cmp	r3, #1
 80036a4:	d001      	beq.n	80036aa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e1c7      	b.n	8003a3a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036aa:	4b3b      	ldr	r3, [pc, #236]	; (8003798 <HAL_RCC_OscConfig+0x240>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	691b      	ldr	r3, [r3, #16]
 80036b6:	00db      	lsls	r3, r3, #3
 80036b8:	4937      	ldr	r1, [pc, #220]	; (8003798 <HAL_RCC_OscConfig+0x240>)
 80036ba:	4313      	orrs	r3, r2
 80036bc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036be:	e03a      	b.n	8003736 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d020      	beq.n	800370a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80036c8:	4b34      	ldr	r3, [pc, #208]	; (800379c <HAL_RCC_OscConfig+0x244>)
 80036ca:	2201      	movs	r2, #1
 80036cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036ce:	f7fe ff75 	bl	80025bc <HAL_GetTick>
 80036d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036d4:	e008      	b.n	80036e8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80036d6:	f7fe ff71 	bl	80025bc <HAL_GetTick>
 80036da:	4602      	mov	r2, r0
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	2b02      	cmp	r3, #2
 80036e2:	d901      	bls.n	80036e8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80036e4:	2303      	movs	r3, #3
 80036e6:	e1a8      	b.n	8003a3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036e8:	4b2b      	ldr	r3, [pc, #172]	; (8003798 <HAL_RCC_OscConfig+0x240>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 0302 	and.w	r3, r3, #2
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d0f0      	beq.n	80036d6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036f4:	4b28      	ldr	r3, [pc, #160]	; (8003798 <HAL_RCC_OscConfig+0x240>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	691b      	ldr	r3, [r3, #16]
 8003700:	00db      	lsls	r3, r3, #3
 8003702:	4925      	ldr	r1, [pc, #148]	; (8003798 <HAL_RCC_OscConfig+0x240>)
 8003704:	4313      	orrs	r3, r2
 8003706:	600b      	str	r3, [r1, #0]
 8003708:	e015      	b.n	8003736 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800370a:	4b24      	ldr	r3, [pc, #144]	; (800379c <HAL_RCC_OscConfig+0x244>)
 800370c:	2200      	movs	r2, #0
 800370e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003710:	f7fe ff54 	bl	80025bc <HAL_GetTick>
 8003714:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003716:	e008      	b.n	800372a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003718:	f7fe ff50 	bl	80025bc <HAL_GetTick>
 800371c:	4602      	mov	r2, r0
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	2b02      	cmp	r3, #2
 8003724:	d901      	bls.n	800372a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003726:	2303      	movs	r3, #3
 8003728:	e187      	b.n	8003a3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800372a:	4b1b      	ldr	r3, [pc, #108]	; (8003798 <HAL_RCC_OscConfig+0x240>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f003 0302 	and.w	r3, r3, #2
 8003732:	2b00      	cmp	r3, #0
 8003734:	d1f0      	bne.n	8003718 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f003 0308 	and.w	r3, r3, #8
 800373e:	2b00      	cmp	r3, #0
 8003740:	d036      	beq.n	80037b0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	695b      	ldr	r3, [r3, #20]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d016      	beq.n	8003778 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800374a:	4b15      	ldr	r3, [pc, #84]	; (80037a0 <HAL_RCC_OscConfig+0x248>)
 800374c:	2201      	movs	r2, #1
 800374e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003750:	f7fe ff34 	bl	80025bc <HAL_GetTick>
 8003754:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003756:	e008      	b.n	800376a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003758:	f7fe ff30 	bl	80025bc <HAL_GetTick>
 800375c:	4602      	mov	r2, r0
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	1ad3      	subs	r3, r2, r3
 8003762:	2b02      	cmp	r3, #2
 8003764:	d901      	bls.n	800376a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003766:	2303      	movs	r3, #3
 8003768:	e167      	b.n	8003a3a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800376a:	4b0b      	ldr	r3, [pc, #44]	; (8003798 <HAL_RCC_OscConfig+0x240>)
 800376c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800376e:	f003 0302 	and.w	r3, r3, #2
 8003772:	2b00      	cmp	r3, #0
 8003774:	d0f0      	beq.n	8003758 <HAL_RCC_OscConfig+0x200>
 8003776:	e01b      	b.n	80037b0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003778:	4b09      	ldr	r3, [pc, #36]	; (80037a0 <HAL_RCC_OscConfig+0x248>)
 800377a:	2200      	movs	r2, #0
 800377c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800377e:	f7fe ff1d 	bl	80025bc <HAL_GetTick>
 8003782:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003784:	e00e      	b.n	80037a4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003786:	f7fe ff19 	bl	80025bc <HAL_GetTick>
 800378a:	4602      	mov	r2, r0
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	2b02      	cmp	r3, #2
 8003792:	d907      	bls.n	80037a4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003794:	2303      	movs	r3, #3
 8003796:	e150      	b.n	8003a3a <HAL_RCC_OscConfig+0x4e2>
 8003798:	40023800 	.word	0x40023800
 800379c:	42470000 	.word	0x42470000
 80037a0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037a4:	4b88      	ldr	r3, [pc, #544]	; (80039c8 <HAL_RCC_OscConfig+0x470>)
 80037a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037a8:	f003 0302 	and.w	r3, r3, #2
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d1ea      	bne.n	8003786 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f003 0304 	and.w	r3, r3, #4
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	f000 8097 	beq.w	80038ec <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037be:	2300      	movs	r3, #0
 80037c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037c2:	4b81      	ldr	r3, [pc, #516]	; (80039c8 <HAL_RCC_OscConfig+0x470>)
 80037c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d10f      	bne.n	80037ee <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037ce:	2300      	movs	r3, #0
 80037d0:	60bb      	str	r3, [r7, #8]
 80037d2:	4b7d      	ldr	r3, [pc, #500]	; (80039c8 <HAL_RCC_OscConfig+0x470>)
 80037d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d6:	4a7c      	ldr	r2, [pc, #496]	; (80039c8 <HAL_RCC_OscConfig+0x470>)
 80037d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037dc:	6413      	str	r3, [r2, #64]	; 0x40
 80037de:	4b7a      	ldr	r3, [pc, #488]	; (80039c8 <HAL_RCC_OscConfig+0x470>)
 80037e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037e6:	60bb      	str	r3, [r7, #8]
 80037e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037ea:	2301      	movs	r3, #1
 80037ec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037ee:	4b77      	ldr	r3, [pc, #476]	; (80039cc <HAL_RCC_OscConfig+0x474>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d118      	bne.n	800382c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037fa:	4b74      	ldr	r3, [pc, #464]	; (80039cc <HAL_RCC_OscConfig+0x474>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a73      	ldr	r2, [pc, #460]	; (80039cc <HAL_RCC_OscConfig+0x474>)
 8003800:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003804:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003806:	f7fe fed9 	bl	80025bc <HAL_GetTick>
 800380a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800380c:	e008      	b.n	8003820 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800380e:	f7fe fed5 	bl	80025bc <HAL_GetTick>
 8003812:	4602      	mov	r2, r0
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	1ad3      	subs	r3, r2, r3
 8003818:	2b02      	cmp	r3, #2
 800381a:	d901      	bls.n	8003820 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800381c:	2303      	movs	r3, #3
 800381e:	e10c      	b.n	8003a3a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003820:	4b6a      	ldr	r3, [pc, #424]	; (80039cc <HAL_RCC_OscConfig+0x474>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003828:	2b00      	cmp	r3, #0
 800382a:	d0f0      	beq.n	800380e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	2b01      	cmp	r3, #1
 8003832:	d106      	bne.n	8003842 <HAL_RCC_OscConfig+0x2ea>
 8003834:	4b64      	ldr	r3, [pc, #400]	; (80039c8 <HAL_RCC_OscConfig+0x470>)
 8003836:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003838:	4a63      	ldr	r2, [pc, #396]	; (80039c8 <HAL_RCC_OscConfig+0x470>)
 800383a:	f043 0301 	orr.w	r3, r3, #1
 800383e:	6713      	str	r3, [r2, #112]	; 0x70
 8003840:	e01c      	b.n	800387c <HAL_RCC_OscConfig+0x324>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	2b05      	cmp	r3, #5
 8003848:	d10c      	bne.n	8003864 <HAL_RCC_OscConfig+0x30c>
 800384a:	4b5f      	ldr	r3, [pc, #380]	; (80039c8 <HAL_RCC_OscConfig+0x470>)
 800384c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800384e:	4a5e      	ldr	r2, [pc, #376]	; (80039c8 <HAL_RCC_OscConfig+0x470>)
 8003850:	f043 0304 	orr.w	r3, r3, #4
 8003854:	6713      	str	r3, [r2, #112]	; 0x70
 8003856:	4b5c      	ldr	r3, [pc, #368]	; (80039c8 <HAL_RCC_OscConfig+0x470>)
 8003858:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800385a:	4a5b      	ldr	r2, [pc, #364]	; (80039c8 <HAL_RCC_OscConfig+0x470>)
 800385c:	f043 0301 	orr.w	r3, r3, #1
 8003860:	6713      	str	r3, [r2, #112]	; 0x70
 8003862:	e00b      	b.n	800387c <HAL_RCC_OscConfig+0x324>
 8003864:	4b58      	ldr	r3, [pc, #352]	; (80039c8 <HAL_RCC_OscConfig+0x470>)
 8003866:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003868:	4a57      	ldr	r2, [pc, #348]	; (80039c8 <HAL_RCC_OscConfig+0x470>)
 800386a:	f023 0301 	bic.w	r3, r3, #1
 800386e:	6713      	str	r3, [r2, #112]	; 0x70
 8003870:	4b55      	ldr	r3, [pc, #340]	; (80039c8 <HAL_RCC_OscConfig+0x470>)
 8003872:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003874:	4a54      	ldr	r2, [pc, #336]	; (80039c8 <HAL_RCC_OscConfig+0x470>)
 8003876:	f023 0304 	bic.w	r3, r3, #4
 800387a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d015      	beq.n	80038b0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003884:	f7fe fe9a 	bl	80025bc <HAL_GetTick>
 8003888:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800388a:	e00a      	b.n	80038a2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800388c:	f7fe fe96 	bl	80025bc <HAL_GetTick>
 8003890:	4602      	mov	r2, r0
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	1ad3      	subs	r3, r2, r3
 8003896:	f241 3288 	movw	r2, #5000	; 0x1388
 800389a:	4293      	cmp	r3, r2
 800389c:	d901      	bls.n	80038a2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800389e:	2303      	movs	r3, #3
 80038a0:	e0cb      	b.n	8003a3a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038a2:	4b49      	ldr	r3, [pc, #292]	; (80039c8 <HAL_RCC_OscConfig+0x470>)
 80038a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038a6:	f003 0302 	and.w	r3, r3, #2
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d0ee      	beq.n	800388c <HAL_RCC_OscConfig+0x334>
 80038ae:	e014      	b.n	80038da <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038b0:	f7fe fe84 	bl	80025bc <HAL_GetTick>
 80038b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038b6:	e00a      	b.n	80038ce <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038b8:	f7fe fe80 	bl	80025bc <HAL_GetTick>
 80038bc:	4602      	mov	r2, r0
 80038be:	693b      	ldr	r3, [r7, #16]
 80038c0:	1ad3      	subs	r3, r2, r3
 80038c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d901      	bls.n	80038ce <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80038ca:	2303      	movs	r3, #3
 80038cc:	e0b5      	b.n	8003a3a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038ce:	4b3e      	ldr	r3, [pc, #248]	; (80039c8 <HAL_RCC_OscConfig+0x470>)
 80038d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038d2:	f003 0302 	and.w	r3, r3, #2
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d1ee      	bne.n	80038b8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80038da:	7dfb      	ldrb	r3, [r7, #23]
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d105      	bne.n	80038ec <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038e0:	4b39      	ldr	r3, [pc, #228]	; (80039c8 <HAL_RCC_OscConfig+0x470>)
 80038e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e4:	4a38      	ldr	r2, [pc, #224]	; (80039c8 <HAL_RCC_OscConfig+0x470>)
 80038e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038ea:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	699b      	ldr	r3, [r3, #24]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	f000 80a1 	beq.w	8003a38 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80038f6:	4b34      	ldr	r3, [pc, #208]	; (80039c8 <HAL_RCC_OscConfig+0x470>)
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	f003 030c 	and.w	r3, r3, #12
 80038fe:	2b08      	cmp	r3, #8
 8003900:	d05c      	beq.n	80039bc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	699b      	ldr	r3, [r3, #24]
 8003906:	2b02      	cmp	r3, #2
 8003908:	d141      	bne.n	800398e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800390a:	4b31      	ldr	r3, [pc, #196]	; (80039d0 <HAL_RCC_OscConfig+0x478>)
 800390c:	2200      	movs	r2, #0
 800390e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003910:	f7fe fe54 	bl	80025bc <HAL_GetTick>
 8003914:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003916:	e008      	b.n	800392a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003918:	f7fe fe50 	bl	80025bc <HAL_GetTick>
 800391c:	4602      	mov	r2, r0
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	1ad3      	subs	r3, r2, r3
 8003922:	2b02      	cmp	r3, #2
 8003924:	d901      	bls.n	800392a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003926:	2303      	movs	r3, #3
 8003928:	e087      	b.n	8003a3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800392a:	4b27      	ldr	r3, [pc, #156]	; (80039c8 <HAL_RCC_OscConfig+0x470>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003932:	2b00      	cmp	r3, #0
 8003934:	d1f0      	bne.n	8003918 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	69da      	ldr	r2, [r3, #28]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6a1b      	ldr	r3, [r3, #32]
 800393e:	431a      	orrs	r2, r3
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003944:	019b      	lsls	r3, r3, #6
 8003946:	431a      	orrs	r2, r3
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800394c:	085b      	lsrs	r3, r3, #1
 800394e:	3b01      	subs	r3, #1
 8003950:	041b      	lsls	r3, r3, #16
 8003952:	431a      	orrs	r2, r3
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003958:	061b      	lsls	r3, r3, #24
 800395a:	491b      	ldr	r1, [pc, #108]	; (80039c8 <HAL_RCC_OscConfig+0x470>)
 800395c:	4313      	orrs	r3, r2
 800395e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003960:	4b1b      	ldr	r3, [pc, #108]	; (80039d0 <HAL_RCC_OscConfig+0x478>)
 8003962:	2201      	movs	r2, #1
 8003964:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003966:	f7fe fe29 	bl	80025bc <HAL_GetTick>
 800396a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800396c:	e008      	b.n	8003980 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800396e:	f7fe fe25 	bl	80025bc <HAL_GetTick>
 8003972:	4602      	mov	r2, r0
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	1ad3      	subs	r3, r2, r3
 8003978:	2b02      	cmp	r3, #2
 800397a:	d901      	bls.n	8003980 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800397c:	2303      	movs	r3, #3
 800397e:	e05c      	b.n	8003a3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003980:	4b11      	ldr	r3, [pc, #68]	; (80039c8 <HAL_RCC_OscConfig+0x470>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003988:	2b00      	cmp	r3, #0
 800398a:	d0f0      	beq.n	800396e <HAL_RCC_OscConfig+0x416>
 800398c:	e054      	b.n	8003a38 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800398e:	4b10      	ldr	r3, [pc, #64]	; (80039d0 <HAL_RCC_OscConfig+0x478>)
 8003990:	2200      	movs	r2, #0
 8003992:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003994:	f7fe fe12 	bl	80025bc <HAL_GetTick>
 8003998:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800399a:	e008      	b.n	80039ae <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800399c:	f7fe fe0e 	bl	80025bc <HAL_GetTick>
 80039a0:	4602      	mov	r2, r0
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	1ad3      	subs	r3, r2, r3
 80039a6:	2b02      	cmp	r3, #2
 80039a8:	d901      	bls.n	80039ae <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80039aa:	2303      	movs	r3, #3
 80039ac:	e045      	b.n	8003a3a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039ae:	4b06      	ldr	r3, [pc, #24]	; (80039c8 <HAL_RCC_OscConfig+0x470>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d1f0      	bne.n	800399c <HAL_RCC_OscConfig+0x444>
 80039ba:	e03d      	b.n	8003a38 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	699b      	ldr	r3, [r3, #24]
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d107      	bne.n	80039d4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	e038      	b.n	8003a3a <HAL_RCC_OscConfig+0x4e2>
 80039c8:	40023800 	.word	0x40023800
 80039cc:	40007000 	.word	0x40007000
 80039d0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80039d4:	4b1b      	ldr	r3, [pc, #108]	; (8003a44 <HAL_RCC_OscConfig+0x4ec>)
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	699b      	ldr	r3, [r3, #24]
 80039de:	2b01      	cmp	r3, #1
 80039e0:	d028      	beq.n	8003a34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d121      	bne.n	8003a34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039fa:	429a      	cmp	r2, r3
 80039fc:	d11a      	bne.n	8003a34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80039fe:	68fa      	ldr	r2, [r7, #12]
 8003a00:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003a04:	4013      	ands	r3, r2
 8003a06:	687a      	ldr	r2, [r7, #4]
 8003a08:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003a0a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d111      	bne.n	8003a34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a1a:	085b      	lsrs	r3, r3, #1
 8003a1c:	3b01      	subs	r3, #1
 8003a1e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a20:	429a      	cmp	r2, r3
 8003a22:	d107      	bne.n	8003a34 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a2e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d001      	beq.n	8003a38 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	e000      	b.n	8003a3a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003a38:	2300      	movs	r3, #0
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3718      	adds	r7, #24
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}
 8003a42:	bf00      	nop
 8003a44:	40023800 	.word	0x40023800

08003a48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b084      	sub	sp, #16
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
 8003a50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d101      	bne.n	8003a5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	e0cc      	b.n	8003bf6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a5c:	4b68      	ldr	r3, [pc, #416]	; (8003c00 <HAL_RCC_ClockConfig+0x1b8>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f003 0307 	and.w	r3, r3, #7
 8003a64:	683a      	ldr	r2, [r7, #0]
 8003a66:	429a      	cmp	r2, r3
 8003a68:	d90c      	bls.n	8003a84 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a6a:	4b65      	ldr	r3, [pc, #404]	; (8003c00 <HAL_RCC_ClockConfig+0x1b8>)
 8003a6c:	683a      	ldr	r2, [r7, #0]
 8003a6e:	b2d2      	uxtb	r2, r2
 8003a70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a72:	4b63      	ldr	r3, [pc, #396]	; (8003c00 <HAL_RCC_ClockConfig+0x1b8>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f003 0307 	and.w	r3, r3, #7
 8003a7a:	683a      	ldr	r2, [r7, #0]
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d001      	beq.n	8003a84 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	e0b8      	b.n	8003bf6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 0302 	and.w	r3, r3, #2
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d020      	beq.n	8003ad2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f003 0304 	and.w	r3, r3, #4
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d005      	beq.n	8003aa8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a9c:	4b59      	ldr	r3, [pc, #356]	; (8003c04 <HAL_RCC_ClockConfig+0x1bc>)
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	4a58      	ldr	r2, [pc, #352]	; (8003c04 <HAL_RCC_ClockConfig+0x1bc>)
 8003aa2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003aa6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f003 0308 	and.w	r3, r3, #8
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d005      	beq.n	8003ac0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ab4:	4b53      	ldr	r3, [pc, #332]	; (8003c04 <HAL_RCC_ClockConfig+0x1bc>)
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	4a52      	ldr	r2, [pc, #328]	; (8003c04 <HAL_RCC_ClockConfig+0x1bc>)
 8003aba:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003abe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ac0:	4b50      	ldr	r3, [pc, #320]	; (8003c04 <HAL_RCC_ClockConfig+0x1bc>)
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	689b      	ldr	r3, [r3, #8]
 8003acc:	494d      	ldr	r1, [pc, #308]	; (8003c04 <HAL_RCC_ClockConfig+0x1bc>)
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f003 0301 	and.w	r3, r3, #1
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d044      	beq.n	8003b68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d107      	bne.n	8003af6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ae6:	4b47      	ldr	r3, [pc, #284]	; (8003c04 <HAL_RCC_ClockConfig+0x1bc>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d119      	bne.n	8003b26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e07f      	b.n	8003bf6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	2b02      	cmp	r3, #2
 8003afc:	d003      	beq.n	8003b06 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b02:	2b03      	cmp	r3, #3
 8003b04:	d107      	bne.n	8003b16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b06:	4b3f      	ldr	r3, [pc, #252]	; (8003c04 <HAL_RCC_ClockConfig+0x1bc>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d109      	bne.n	8003b26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e06f      	b.n	8003bf6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b16:	4b3b      	ldr	r3, [pc, #236]	; (8003c04 <HAL_RCC_ClockConfig+0x1bc>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 0302 	and.w	r3, r3, #2
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d101      	bne.n	8003b26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	e067      	b.n	8003bf6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b26:	4b37      	ldr	r3, [pc, #220]	; (8003c04 <HAL_RCC_ClockConfig+0x1bc>)
 8003b28:	689b      	ldr	r3, [r3, #8]
 8003b2a:	f023 0203 	bic.w	r2, r3, #3
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	4934      	ldr	r1, [pc, #208]	; (8003c04 <HAL_RCC_ClockConfig+0x1bc>)
 8003b34:	4313      	orrs	r3, r2
 8003b36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b38:	f7fe fd40 	bl	80025bc <HAL_GetTick>
 8003b3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b3e:	e00a      	b.n	8003b56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b40:	f7fe fd3c 	bl	80025bc <HAL_GetTick>
 8003b44:	4602      	mov	r2, r0
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	1ad3      	subs	r3, r2, r3
 8003b4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d901      	bls.n	8003b56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b52:	2303      	movs	r3, #3
 8003b54:	e04f      	b.n	8003bf6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b56:	4b2b      	ldr	r3, [pc, #172]	; (8003c04 <HAL_RCC_ClockConfig+0x1bc>)
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	f003 020c 	and.w	r2, r3, #12
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	009b      	lsls	r3, r3, #2
 8003b64:	429a      	cmp	r2, r3
 8003b66:	d1eb      	bne.n	8003b40 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b68:	4b25      	ldr	r3, [pc, #148]	; (8003c00 <HAL_RCC_ClockConfig+0x1b8>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f003 0307 	and.w	r3, r3, #7
 8003b70:	683a      	ldr	r2, [r7, #0]
 8003b72:	429a      	cmp	r2, r3
 8003b74:	d20c      	bcs.n	8003b90 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b76:	4b22      	ldr	r3, [pc, #136]	; (8003c00 <HAL_RCC_ClockConfig+0x1b8>)
 8003b78:	683a      	ldr	r2, [r7, #0]
 8003b7a:	b2d2      	uxtb	r2, r2
 8003b7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b7e:	4b20      	ldr	r3, [pc, #128]	; (8003c00 <HAL_RCC_ClockConfig+0x1b8>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f003 0307 	and.w	r3, r3, #7
 8003b86:	683a      	ldr	r2, [r7, #0]
 8003b88:	429a      	cmp	r2, r3
 8003b8a:	d001      	beq.n	8003b90 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	e032      	b.n	8003bf6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f003 0304 	and.w	r3, r3, #4
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d008      	beq.n	8003bae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b9c:	4b19      	ldr	r3, [pc, #100]	; (8003c04 <HAL_RCC_ClockConfig+0x1bc>)
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	4916      	ldr	r1, [pc, #88]	; (8003c04 <HAL_RCC_ClockConfig+0x1bc>)
 8003baa:	4313      	orrs	r3, r2
 8003bac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f003 0308 	and.w	r3, r3, #8
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d009      	beq.n	8003bce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003bba:	4b12      	ldr	r3, [pc, #72]	; (8003c04 <HAL_RCC_ClockConfig+0x1bc>)
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	691b      	ldr	r3, [r3, #16]
 8003bc6:	00db      	lsls	r3, r3, #3
 8003bc8:	490e      	ldr	r1, [pc, #56]	; (8003c04 <HAL_RCC_ClockConfig+0x1bc>)
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003bce:	f000 f821 	bl	8003c14 <HAL_RCC_GetSysClockFreq>
 8003bd2:	4602      	mov	r2, r0
 8003bd4:	4b0b      	ldr	r3, [pc, #44]	; (8003c04 <HAL_RCC_ClockConfig+0x1bc>)
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	091b      	lsrs	r3, r3, #4
 8003bda:	f003 030f 	and.w	r3, r3, #15
 8003bde:	490a      	ldr	r1, [pc, #40]	; (8003c08 <HAL_RCC_ClockConfig+0x1c0>)
 8003be0:	5ccb      	ldrb	r3, [r1, r3]
 8003be2:	fa22 f303 	lsr.w	r3, r2, r3
 8003be6:	4a09      	ldr	r2, [pc, #36]	; (8003c0c <HAL_RCC_ClockConfig+0x1c4>)
 8003be8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003bea:	4b09      	ldr	r3, [pc, #36]	; (8003c10 <HAL_RCC_ClockConfig+0x1c8>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f7fe fb06 	bl	8002200 <HAL_InitTick>

  return HAL_OK;
 8003bf4:	2300      	movs	r3, #0
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	3710      	adds	r7, #16
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}
 8003bfe:	bf00      	nop
 8003c00:	40023c00 	.word	0x40023c00
 8003c04:	40023800 	.word	0x40023800
 8003c08:	0800d66c 	.word	0x0800d66c
 8003c0c:	20000014 	.word	0x20000014
 8003c10:	20000018 	.word	0x20000018

08003c14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c18:	b090      	sub	sp, #64	; 0x40
 8003c1a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	637b      	str	r3, [r7, #52]	; 0x34
 8003c20:	2300      	movs	r3, #0
 8003c22:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003c24:	2300      	movs	r3, #0
 8003c26:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c2c:	4b59      	ldr	r3, [pc, #356]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x180>)
 8003c2e:	689b      	ldr	r3, [r3, #8]
 8003c30:	f003 030c 	and.w	r3, r3, #12
 8003c34:	2b08      	cmp	r3, #8
 8003c36:	d00d      	beq.n	8003c54 <HAL_RCC_GetSysClockFreq+0x40>
 8003c38:	2b08      	cmp	r3, #8
 8003c3a:	f200 80a1 	bhi.w	8003d80 <HAL_RCC_GetSysClockFreq+0x16c>
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d002      	beq.n	8003c48 <HAL_RCC_GetSysClockFreq+0x34>
 8003c42:	2b04      	cmp	r3, #4
 8003c44:	d003      	beq.n	8003c4e <HAL_RCC_GetSysClockFreq+0x3a>
 8003c46:	e09b      	b.n	8003d80 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003c48:	4b53      	ldr	r3, [pc, #332]	; (8003d98 <HAL_RCC_GetSysClockFreq+0x184>)
 8003c4a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003c4c:	e09b      	b.n	8003d86 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003c4e:	4b53      	ldr	r3, [pc, #332]	; (8003d9c <HAL_RCC_GetSysClockFreq+0x188>)
 8003c50:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003c52:	e098      	b.n	8003d86 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c54:	4b4f      	ldr	r3, [pc, #316]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x180>)
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003c5c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c5e:	4b4d      	ldr	r3, [pc, #308]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x180>)
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d028      	beq.n	8003cbc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c6a:	4b4a      	ldr	r3, [pc, #296]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x180>)
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	099b      	lsrs	r3, r3, #6
 8003c70:	2200      	movs	r2, #0
 8003c72:	623b      	str	r3, [r7, #32]
 8003c74:	627a      	str	r2, [r7, #36]	; 0x24
 8003c76:	6a3b      	ldr	r3, [r7, #32]
 8003c78:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003c7c:	2100      	movs	r1, #0
 8003c7e:	4b47      	ldr	r3, [pc, #284]	; (8003d9c <HAL_RCC_GetSysClockFreq+0x188>)
 8003c80:	fb03 f201 	mul.w	r2, r3, r1
 8003c84:	2300      	movs	r3, #0
 8003c86:	fb00 f303 	mul.w	r3, r0, r3
 8003c8a:	4413      	add	r3, r2
 8003c8c:	4a43      	ldr	r2, [pc, #268]	; (8003d9c <HAL_RCC_GetSysClockFreq+0x188>)
 8003c8e:	fba0 1202 	umull	r1, r2, r0, r2
 8003c92:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003c94:	460a      	mov	r2, r1
 8003c96:	62ba      	str	r2, [r7, #40]	; 0x28
 8003c98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c9a:	4413      	add	r3, r2
 8003c9c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	61bb      	str	r3, [r7, #24]
 8003ca4:	61fa      	str	r2, [r7, #28]
 8003ca6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003caa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003cae:	f7fc ffeb 	bl	8000c88 <__aeabi_uldivmod>
 8003cb2:	4602      	mov	r2, r0
 8003cb4:	460b      	mov	r3, r1
 8003cb6:	4613      	mov	r3, r2
 8003cb8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003cba:	e053      	b.n	8003d64 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cbc:	4b35      	ldr	r3, [pc, #212]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x180>)
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	099b      	lsrs	r3, r3, #6
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	613b      	str	r3, [r7, #16]
 8003cc6:	617a      	str	r2, [r7, #20]
 8003cc8:	693b      	ldr	r3, [r7, #16]
 8003cca:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003cce:	f04f 0b00 	mov.w	fp, #0
 8003cd2:	4652      	mov	r2, sl
 8003cd4:	465b      	mov	r3, fp
 8003cd6:	f04f 0000 	mov.w	r0, #0
 8003cda:	f04f 0100 	mov.w	r1, #0
 8003cde:	0159      	lsls	r1, r3, #5
 8003ce0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ce4:	0150      	lsls	r0, r2, #5
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	460b      	mov	r3, r1
 8003cea:	ebb2 080a 	subs.w	r8, r2, sl
 8003cee:	eb63 090b 	sbc.w	r9, r3, fp
 8003cf2:	f04f 0200 	mov.w	r2, #0
 8003cf6:	f04f 0300 	mov.w	r3, #0
 8003cfa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003cfe:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003d02:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003d06:	ebb2 0408 	subs.w	r4, r2, r8
 8003d0a:	eb63 0509 	sbc.w	r5, r3, r9
 8003d0e:	f04f 0200 	mov.w	r2, #0
 8003d12:	f04f 0300 	mov.w	r3, #0
 8003d16:	00eb      	lsls	r3, r5, #3
 8003d18:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d1c:	00e2      	lsls	r2, r4, #3
 8003d1e:	4614      	mov	r4, r2
 8003d20:	461d      	mov	r5, r3
 8003d22:	eb14 030a 	adds.w	r3, r4, sl
 8003d26:	603b      	str	r3, [r7, #0]
 8003d28:	eb45 030b 	adc.w	r3, r5, fp
 8003d2c:	607b      	str	r3, [r7, #4]
 8003d2e:	f04f 0200 	mov.w	r2, #0
 8003d32:	f04f 0300 	mov.w	r3, #0
 8003d36:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003d3a:	4629      	mov	r1, r5
 8003d3c:	028b      	lsls	r3, r1, #10
 8003d3e:	4621      	mov	r1, r4
 8003d40:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003d44:	4621      	mov	r1, r4
 8003d46:	028a      	lsls	r2, r1, #10
 8003d48:	4610      	mov	r0, r2
 8003d4a:	4619      	mov	r1, r3
 8003d4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d4e:	2200      	movs	r2, #0
 8003d50:	60bb      	str	r3, [r7, #8]
 8003d52:	60fa      	str	r2, [r7, #12]
 8003d54:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003d58:	f7fc ff96 	bl	8000c88 <__aeabi_uldivmod>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	460b      	mov	r3, r1
 8003d60:	4613      	mov	r3, r2
 8003d62:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003d64:	4b0b      	ldr	r3, [pc, #44]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	0c1b      	lsrs	r3, r3, #16
 8003d6a:	f003 0303 	and.w	r3, r3, #3
 8003d6e:	3301      	adds	r3, #1
 8003d70:	005b      	lsls	r3, r3, #1
 8003d72:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003d74:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003d76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d78:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d7c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003d7e:	e002      	b.n	8003d86 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d80:	4b05      	ldr	r3, [pc, #20]	; (8003d98 <HAL_RCC_GetSysClockFreq+0x184>)
 8003d82:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003d84:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3740      	adds	r7, #64	; 0x40
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d92:	bf00      	nop
 8003d94:	40023800 	.word	0x40023800
 8003d98:	00f42400 	.word	0x00f42400
 8003d9c:	017d7840 	.word	0x017d7840

08003da0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003da0:	b480      	push	{r7}
 8003da2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003da4:	4b03      	ldr	r3, [pc, #12]	; (8003db4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003da6:	681b      	ldr	r3, [r3, #0]
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr
 8003db2:	bf00      	nop
 8003db4:	20000014 	.word	0x20000014

08003db8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003dbc:	f7ff fff0 	bl	8003da0 <HAL_RCC_GetHCLKFreq>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	4b05      	ldr	r3, [pc, #20]	; (8003dd8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003dc4:	689b      	ldr	r3, [r3, #8]
 8003dc6:	0a9b      	lsrs	r3, r3, #10
 8003dc8:	f003 0307 	and.w	r3, r3, #7
 8003dcc:	4903      	ldr	r1, [pc, #12]	; (8003ddc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003dce:	5ccb      	ldrb	r3, [r1, r3]
 8003dd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	bd80      	pop	{r7, pc}
 8003dd8:	40023800 	.word	0x40023800
 8003ddc:	0800d67c 	.word	0x0800d67c

08003de0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003de4:	f7ff ffdc 	bl	8003da0 <HAL_RCC_GetHCLKFreq>
 8003de8:	4602      	mov	r2, r0
 8003dea:	4b05      	ldr	r3, [pc, #20]	; (8003e00 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	0b5b      	lsrs	r3, r3, #13
 8003df0:	f003 0307 	and.w	r3, r3, #7
 8003df4:	4903      	ldr	r1, [pc, #12]	; (8003e04 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003df6:	5ccb      	ldrb	r3, [r1, r3]
 8003df8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	bd80      	pop	{r7, pc}
 8003e00:	40023800 	.word	0x40023800
 8003e04:	0800d67c 	.word	0x0800d67c

08003e08 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b083      	sub	sp, #12
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
 8003e10:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	220f      	movs	r2, #15
 8003e16:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003e18:	4b12      	ldr	r3, [pc, #72]	; (8003e64 <HAL_RCC_GetClockConfig+0x5c>)
 8003e1a:	689b      	ldr	r3, [r3, #8]
 8003e1c:	f003 0203 	and.w	r2, r3, #3
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003e24:	4b0f      	ldr	r3, [pc, #60]	; (8003e64 <HAL_RCC_GetClockConfig+0x5c>)
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003e30:	4b0c      	ldr	r3, [pc, #48]	; (8003e64 <HAL_RCC_GetClockConfig+0x5c>)
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003e3c:	4b09      	ldr	r3, [pc, #36]	; (8003e64 <HAL_RCC_GetClockConfig+0x5c>)
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	08db      	lsrs	r3, r3, #3
 8003e42:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003e4a:	4b07      	ldr	r3, [pc, #28]	; (8003e68 <HAL_RCC_GetClockConfig+0x60>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 0207 	and.w	r2, r3, #7
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	601a      	str	r2, [r3, #0]
}
 8003e56:	bf00      	nop
 8003e58:	370c      	adds	r7, #12
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e60:	4770      	bx	lr
 8003e62:	bf00      	nop
 8003e64:	40023800 	.word	0x40023800
 8003e68:	40023c00 	.word	0x40023c00

08003e6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b082      	sub	sp, #8
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d101      	bne.n	8003e7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	e041      	b.n	8003f02 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e84:	b2db      	uxtb	r3, r3
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d106      	bne.n	8003e98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e92:	6878      	ldr	r0, [r7, #4]
 8003e94:	f7fe f8d4 	bl	8002040 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2202      	movs	r2, #2
 8003e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681a      	ldr	r2, [r3, #0]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	3304      	adds	r3, #4
 8003ea8:	4619      	mov	r1, r3
 8003eaa:	4610      	mov	r0, r2
 8003eac:	f000 fce2 	bl	8004874 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2201      	movs	r2, #1
 8003eb4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2201      	movs	r2, #1
 8003ebc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2201      	movs	r2, #1
 8003ecc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2201      	movs	r2, #1
 8003edc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2201      	movs	r2, #1
 8003eec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2201      	movs	r2, #1
 8003efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f00:	2300      	movs	r3, #0
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	3708      	adds	r7, #8
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
	...

08003f0c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b085      	sub	sp, #20
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	d001      	beq.n	8003f24 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e046      	b.n	8003fb2 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2202      	movs	r2, #2
 8003f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a23      	ldr	r2, [pc, #140]	; (8003fc0 <HAL_TIM_Base_Start+0xb4>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d022      	beq.n	8003f7c <HAL_TIM_Base_Start+0x70>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f3e:	d01d      	beq.n	8003f7c <HAL_TIM_Base_Start+0x70>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a1f      	ldr	r2, [pc, #124]	; (8003fc4 <HAL_TIM_Base_Start+0xb8>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d018      	beq.n	8003f7c <HAL_TIM_Base_Start+0x70>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a1e      	ldr	r2, [pc, #120]	; (8003fc8 <HAL_TIM_Base_Start+0xbc>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d013      	beq.n	8003f7c <HAL_TIM_Base_Start+0x70>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a1c      	ldr	r2, [pc, #112]	; (8003fcc <HAL_TIM_Base_Start+0xc0>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d00e      	beq.n	8003f7c <HAL_TIM_Base_Start+0x70>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a1b      	ldr	r2, [pc, #108]	; (8003fd0 <HAL_TIM_Base_Start+0xc4>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d009      	beq.n	8003f7c <HAL_TIM_Base_Start+0x70>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a19      	ldr	r2, [pc, #100]	; (8003fd4 <HAL_TIM_Base_Start+0xc8>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d004      	beq.n	8003f7c <HAL_TIM_Base_Start+0x70>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a18      	ldr	r2, [pc, #96]	; (8003fd8 <HAL_TIM_Base_Start+0xcc>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d111      	bne.n	8003fa0 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	f003 0307 	and.w	r3, r3, #7
 8003f86:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2b06      	cmp	r3, #6
 8003f8c:	d010      	beq.n	8003fb0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f042 0201 	orr.w	r2, r2, #1
 8003f9c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f9e:	e007      	b.n	8003fb0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f042 0201 	orr.w	r2, r2, #1
 8003fae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003fb0:	2300      	movs	r3, #0
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3714      	adds	r7, #20
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbc:	4770      	bx	lr
 8003fbe:	bf00      	nop
 8003fc0:	40010000 	.word	0x40010000
 8003fc4:	40000400 	.word	0x40000400
 8003fc8:	40000800 	.word	0x40000800
 8003fcc:	40000c00 	.word	0x40000c00
 8003fd0:	40010400 	.word	0x40010400
 8003fd4:	40014000 	.word	0x40014000
 8003fd8:	40001800 	.word	0x40001800

08003fdc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b085      	sub	sp, #20
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fea:	b2db      	uxtb	r3, r3
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	d001      	beq.n	8003ff4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	e04e      	b.n	8004092 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2202      	movs	r2, #2
 8003ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	68da      	ldr	r2, [r3, #12]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f042 0201 	orr.w	r2, r2, #1
 800400a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a23      	ldr	r2, [pc, #140]	; (80040a0 <HAL_TIM_Base_Start_IT+0xc4>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d022      	beq.n	800405c <HAL_TIM_Base_Start_IT+0x80>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800401e:	d01d      	beq.n	800405c <HAL_TIM_Base_Start_IT+0x80>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a1f      	ldr	r2, [pc, #124]	; (80040a4 <HAL_TIM_Base_Start_IT+0xc8>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d018      	beq.n	800405c <HAL_TIM_Base_Start_IT+0x80>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a1e      	ldr	r2, [pc, #120]	; (80040a8 <HAL_TIM_Base_Start_IT+0xcc>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d013      	beq.n	800405c <HAL_TIM_Base_Start_IT+0x80>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a1c      	ldr	r2, [pc, #112]	; (80040ac <HAL_TIM_Base_Start_IT+0xd0>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d00e      	beq.n	800405c <HAL_TIM_Base_Start_IT+0x80>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a1b      	ldr	r2, [pc, #108]	; (80040b0 <HAL_TIM_Base_Start_IT+0xd4>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d009      	beq.n	800405c <HAL_TIM_Base_Start_IT+0x80>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a19      	ldr	r2, [pc, #100]	; (80040b4 <HAL_TIM_Base_Start_IT+0xd8>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d004      	beq.n	800405c <HAL_TIM_Base_Start_IT+0x80>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a18      	ldr	r2, [pc, #96]	; (80040b8 <HAL_TIM_Base_Start_IT+0xdc>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d111      	bne.n	8004080 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	689b      	ldr	r3, [r3, #8]
 8004062:	f003 0307 	and.w	r3, r3, #7
 8004066:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	2b06      	cmp	r3, #6
 800406c:	d010      	beq.n	8004090 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f042 0201 	orr.w	r2, r2, #1
 800407c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800407e:	e007      	b.n	8004090 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f042 0201 	orr.w	r2, r2, #1
 800408e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004090:	2300      	movs	r3, #0
}
 8004092:	4618      	mov	r0, r3
 8004094:	3714      	adds	r7, #20
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr
 800409e:	bf00      	nop
 80040a0:	40010000 	.word	0x40010000
 80040a4:	40000400 	.word	0x40000400
 80040a8:	40000800 	.word	0x40000800
 80040ac:	40000c00 	.word	0x40000c00
 80040b0:	40010400 	.word	0x40010400
 80040b4:	40014000 	.word	0x40014000
 80040b8:	40001800 	.word	0x40001800

080040bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b082      	sub	sp, #8
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d101      	bne.n	80040ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
 80040cc:	e041      	b.n	8004152 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040d4:	b2db      	uxtb	r3, r3
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d106      	bne.n	80040e8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2200      	movs	r2, #0
 80040de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f000 f839 	bl	800415a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2202      	movs	r2, #2
 80040ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	3304      	adds	r3, #4
 80040f8:	4619      	mov	r1, r3
 80040fa:	4610      	mov	r0, r2
 80040fc:	f000 fbba 	bl	8004874 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2201      	movs	r2, #1
 8004104:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2201      	movs	r2, #1
 800410c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2201      	movs	r2, #1
 8004114:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2201      	movs	r2, #1
 800411c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2201      	movs	r2, #1
 8004124:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2201      	movs	r2, #1
 800412c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2201      	movs	r2, #1
 8004134:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2201      	movs	r2, #1
 800413c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2201      	movs	r2, #1
 8004144:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2201      	movs	r2, #1
 800414c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004150:	2300      	movs	r3, #0
}
 8004152:	4618      	mov	r0, r3
 8004154:	3708      	adds	r7, #8
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}

0800415a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800415a:	b480      	push	{r7}
 800415c:	b083      	sub	sp, #12
 800415e:	af00      	add	r7, sp, #0
 8004160:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004162:	bf00      	nop
 8004164:	370c      	adds	r7, #12
 8004166:	46bd      	mov	sp, r7
 8004168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416c:	4770      	bx	lr
	...

08004170 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b084      	sub	sp, #16
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
 8004178:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d109      	bne.n	8004194 <HAL_TIM_PWM_Start+0x24>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004186:	b2db      	uxtb	r3, r3
 8004188:	2b01      	cmp	r3, #1
 800418a:	bf14      	ite	ne
 800418c:	2301      	movne	r3, #1
 800418e:	2300      	moveq	r3, #0
 8004190:	b2db      	uxtb	r3, r3
 8004192:	e022      	b.n	80041da <HAL_TIM_PWM_Start+0x6a>
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	2b04      	cmp	r3, #4
 8004198:	d109      	bne.n	80041ae <HAL_TIM_PWM_Start+0x3e>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	2b01      	cmp	r3, #1
 80041a4:	bf14      	ite	ne
 80041a6:	2301      	movne	r3, #1
 80041a8:	2300      	moveq	r3, #0
 80041aa:	b2db      	uxtb	r3, r3
 80041ac:	e015      	b.n	80041da <HAL_TIM_PWM_Start+0x6a>
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	2b08      	cmp	r3, #8
 80041b2:	d109      	bne.n	80041c8 <HAL_TIM_PWM_Start+0x58>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80041ba:	b2db      	uxtb	r3, r3
 80041bc:	2b01      	cmp	r3, #1
 80041be:	bf14      	ite	ne
 80041c0:	2301      	movne	r3, #1
 80041c2:	2300      	moveq	r3, #0
 80041c4:	b2db      	uxtb	r3, r3
 80041c6:	e008      	b.n	80041da <HAL_TIM_PWM_Start+0x6a>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041ce:	b2db      	uxtb	r3, r3
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	bf14      	ite	ne
 80041d4:	2301      	movne	r3, #1
 80041d6:	2300      	moveq	r3, #0
 80041d8:	b2db      	uxtb	r3, r3
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d001      	beq.n	80041e2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	e07c      	b.n	80042dc <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d104      	bne.n	80041f2 <HAL_TIM_PWM_Start+0x82>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2202      	movs	r2, #2
 80041ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80041f0:	e013      	b.n	800421a <HAL_TIM_PWM_Start+0xaa>
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	2b04      	cmp	r3, #4
 80041f6:	d104      	bne.n	8004202 <HAL_TIM_PWM_Start+0x92>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2202      	movs	r2, #2
 80041fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004200:	e00b      	b.n	800421a <HAL_TIM_PWM_Start+0xaa>
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	2b08      	cmp	r3, #8
 8004206:	d104      	bne.n	8004212 <HAL_TIM_PWM_Start+0xa2>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2202      	movs	r2, #2
 800420c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004210:	e003      	b.n	800421a <HAL_TIM_PWM_Start+0xaa>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2202      	movs	r2, #2
 8004216:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	2201      	movs	r2, #1
 8004220:	6839      	ldr	r1, [r7, #0]
 8004222:	4618      	mov	r0, r3
 8004224:	f000 fe10 	bl	8004e48 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a2d      	ldr	r2, [pc, #180]	; (80042e4 <HAL_TIM_PWM_Start+0x174>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d004      	beq.n	800423c <HAL_TIM_PWM_Start+0xcc>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4a2c      	ldr	r2, [pc, #176]	; (80042e8 <HAL_TIM_PWM_Start+0x178>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d101      	bne.n	8004240 <HAL_TIM_PWM_Start+0xd0>
 800423c:	2301      	movs	r3, #1
 800423e:	e000      	b.n	8004242 <HAL_TIM_PWM_Start+0xd2>
 8004240:	2300      	movs	r3, #0
 8004242:	2b00      	cmp	r3, #0
 8004244:	d007      	beq.n	8004256 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004254:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a22      	ldr	r2, [pc, #136]	; (80042e4 <HAL_TIM_PWM_Start+0x174>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d022      	beq.n	80042a6 <HAL_TIM_PWM_Start+0x136>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004268:	d01d      	beq.n	80042a6 <HAL_TIM_PWM_Start+0x136>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a1f      	ldr	r2, [pc, #124]	; (80042ec <HAL_TIM_PWM_Start+0x17c>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d018      	beq.n	80042a6 <HAL_TIM_PWM_Start+0x136>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a1d      	ldr	r2, [pc, #116]	; (80042f0 <HAL_TIM_PWM_Start+0x180>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d013      	beq.n	80042a6 <HAL_TIM_PWM_Start+0x136>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a1c      	ldr	r2, [pc, #112]	; (80042f4 <HAL_TIM_PWM_Start+0x184>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d00e      	beq.n	80042a6 <HAL_TIM_PWM_Start+0x136>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a16      	ldr	r2, [pc, #88]	; (80042e8 <HAL_TIM_PWM_Start+0x178>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d009      	beq.n	80042a6 <HAL_TIM_PWM_Start+0x136>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a18      	ldr	r2, [pc, #96]	; (80042f8 <HAL_TIM_PWM_Start+0x188>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d004      	beq.n	80042a6 <HAL_TIM_PWM_Start+0x136>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a16      	ldr	r2, [pc, #88]	; (80042fc <HAL_TIM_PWM_Start+0x18c>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d111      	bne.n	80042ca <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	f003 0307 	and.w	r3, r3, #7
 80042b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	2b06      	cmp	r3, #6
 80042b6:	d010      	beq.n	80042da <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	681a      	ldr	r2, [r3, #0]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f042 0201 	orr.w	r2, r2, #1
 80042c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042c8:	e007      	b.n	80042da <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f042 0201 	orr.w	r2, r2, #1
 80042d8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80042da:	2300      	movs	r3, #0
}
 80042dc:	4618      	mov	r0, r3
 80042de:	3710      	adds	r7, #16
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bd80      	pop	{r7, pc}
 80042e4:	40010000 	.word	0x40010000
 80042e8:	40010400 	.word	0x40010400
 80042ec:	40000400 	.word	0x40000400
 80042f0:	40000800 	.word	0x40000800
 80042f4:	40000c00 	.word	0x40000c00
 80042f8:	40014000 	.word	0x40014000
 80042fc:	40001800 	.word	0x40001800

08004300 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b082      	sub	sp, #8
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	691b      	ldr	r3, [r3, #16]
 800430e:	f003 0302 	and.w	r3, r3, #2
 8004312:	2b02      	cmp	r3, #2
 8004314:	d122      	bne.n	800435c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	68db      	ldr	r3, [r3, #12]
 800431c:	f003 0302 	and.w	r3, r3, #2
 8004320:	2b02      	cmp	r3, #2
 8004322:	d11b      	bne.n	800435c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f06f 0202 	mvn.w	r2, #2
 800432c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2201      	movs	r2, #1
 8004332:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	699b      	ldr	r3, [r3, #24]
 800433a:	f003 0303 	and.w	r3, r3, #3
 800433e:	2b00      	cmp	r3, #0
 8004340:	d003      	beq.n	800434a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004342:	6878      	ldr	r0, [r7, #4]
 8004344:	f000 fa77 	bl	8004836 <HAL_TIM_IC_CaptureCallback>
 8004348:	e005      	b.n	8004356 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800434a:	6878      	ldr	r0, [r7, #4]
 800434c:	f000 fa69 	bl	8004822 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	f000 fa7a 	bl	800484a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2200      	movs	r2, #0
 800435a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	691b      	ldr	r3, [r3, #16]
 8004362:	f003 0304 	and.w	r3, r3, #4
 8004366:	2b04      	cmp	r3, #4
 8004368:	d122      	bne.n	80043b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	68db      	ldr	r3, [r3, #12]
 8004370:	f003 0304 	and.w	r3, r3, #4
 8004374:	2b04      	cmp	r3, #4
 8004376:	d11b      	bne.n	80043b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f06f 0204 	mvn.w	r2, #4
 8004380:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2202      	movs	r2, #2
 8004386:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	699b      	ldr	r3, [r3, #24]
 800438e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004392:	2b00      	cmp	r3, #0
 8004394:	d003      	beq.n	800439e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f000 fa4d 	bl	8004836 <HAL_TIM_IC_CaptureCallback>
 800439c:	e005      	b.n	80043aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800439e:	6878      	ldr	r0, [r7, #4]
 80043a0:	f000 fa3f 	bl	8004822 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043a4:	6878      	ldr	r0, [r7, #4]
 80043a6:	f000 fa50 	bl	800484a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2200      	movs	r2, #0
 80043ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	691b      	ldr	r3, [r3, #16]
 80043b6:	f003 0308 	and.w	r3, r3, #8
 80043ba:	2b08      	cmp	r3, #8
 80043bc:	d122      	bne.n	8004404 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	68db      	ldr	r3, [r3, #12]
 80043c4:	f003 0308 	and.w	r3, r3, #8
 80043c8:	2b08      	cmp	r3, #8
 80043ca:	d11b      	bne.n	8004404 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f06f 0208 	mvn.w	r2, #8
 80043d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2204      	movs	r2, #4
 80043da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	69db      	ldr	r3, [r3, #28]
 80043e2:	f003 0303 	and.w	r3, r3, #3
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d003      	beq.n	80043f2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043ea:	6878      	ldr	r0, [r7, #4]
 80043ec:	f000 fa23 	bl	8004836 <HAL_TIM_IC_CaptureCallback>
 80043f0:	e005      	b.n	80043fe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043f2:	6878      	ldr	r0, [r7, #4]
 80043f4:	f000 fa15 	bl	8004822 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043f8:	6878      	ldr	r0, [r7, #4]
 80043fa:	f000 fa26 	bl	800484a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2200      	movs	r2, #0
 8004402:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	691b      	ldr	r3, [r3, #16]
 800440a:	f003 0310 	and.w	r3, r3, #16
 800440e:	2b10      	cmp	r3, #16
 8004410:	d122      	bne.n	8004458 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	68db      	ldr	r3, [r3, #12]
 8004418:	f003 0310 	and.w	r3, r3, #16
 800441c:	2b10      	cmp	r3, #16
 800441e:	d11b      	bne.n	8004458 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f06f 0210 	mvn.w	r2, #16
 8004428:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2208      	movs	r2, #8
 800442e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	69db      	ldr	r3, [r3, #28]
 8004436:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800443a:	2b00      	cmp	r3, #0
 800443c:	d003      	beq.n	8004446 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800443e:	6878      	ldr	r0, [r7, #4]
 8004440:	f000 f9f9 	bl	8004836 <HAL_TIM_IC_CaptureCallback>
 8004444:	e005      	b.n	8004452 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004446:	6878      	ldr	r0, [r7, #4]
 8004448:	f000 f9eb 	bl	8004822 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800444c:	6878      	ldr	r0, [r7, #4]
 800444e:	f000 f9fc 	bl	800484a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2200      	movs	r2, #0
 8004456:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	691b      	ldr	r3, [r3, #16]
 800445e:	f003 0301 	and.w	r3, r3, #1
 8004462:	2b01      	cmp	r3, #1
 8004464:	d10e      	bne.n	8004484 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	68db      	ldr	r3, [r3, #12]
 800446c:	f003 0301 	and.w	r3, r3, #1
 8004470:	2b01      	cmp	r3, #1
 8004472:	d107      	bne.n	8004484 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f06f 0201 	mvn.w	r2, #1
 800447c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f7fd faa6 	bl	80019d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	691b      	ldr	r3, [r3, #16]
 800448a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800448e:	2b80      	cmp	r3, #128	; 0x80
 8004490:	d10e      	bne.n	80044b0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	68db      	ldr	r3, [r3, #12]
 8004498:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800449c:	2b80      	cmp	r3, #128	; 0x80
 800449e:	d107      	bne.n	80044b0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80044a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80044aa:	6878      	ldr	r0, [r7, #4]
 80044ac:	f000 fd78 	bl	8004fa0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	691b      	ldr	r3, [r3, #16]
 80044b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044ba:	2b40      	cmp	r3, #64	; 0x40
 80044bc:	d10e      	bne.n	80044dc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	68db      	ldr	r3, [r3, #12]
 80044c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044c8:	2b40      	cmp	r3, #64	; 0x40
 80044ca:	d107      	bne.n	80044dc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80044d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f000 f9c1 	bl	800485e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	691b      	ldr	r3, [r3, #16]
 80044e2:	f003 0320 	and.w	r3, r3, #32
 80044e6:	2b20      	cmp	r3, #32
 80044e8:	d10e      	bne.n	8004508 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	f003 0320 	and.w	r3, r3, #32
 80044f4:	2b20      	cmp	r3, #32
 80044f6:	d107      	bne.n	8004508 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f06f 0220 	mvn.w	r2, #32
 8004500:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f000 fd42 	bl	8004f8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004508:	bf00      	nop
 800450a:	3708      	adds	r7, #8
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}

08004510 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b086      	sub	sp, #24
 8004514:	af00      	add	r7, sp, #0
 8004516:	60f8      	str	r0, [r7, #12]
 8004518:	60b9      	str	r1, [r7, #8]
 800451a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800451c:	2300      	movs	r3, #0
 800451e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004526:	2b01      	cmp	r3, #1
 8004528:	d101      	bne.n	800452e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800452a:	2302      	movs	r3, #2
 800452c:	e0ae      	b.n	800468c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	2201      	movs	r2, #1
 8004532:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2b0c      	cmp	r3, #12
 800453a:	f200 809f 	bhi.w	800467c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800453e:	a201      	add	r2, pc, #4	; (adr r2, 8004544 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004540:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004544:	08004579 	.word	0x08004579
 8004548:	0800467d 	.word	0x0800467d
 800454c:	0800467d 	.word	0x0800467d
 8004550:	0800467d 	.word	0x0800467d
 8004554:	080045b9 	.word	0x080045b9
 8004558:	0800467d 	.word	0x0800467d
 800455c:	0800467d 	.word	0x0800467d
 8004560:	0800467d 	.word	0x0800467d
 8004564:	080045fb 	.word	0x080045fb
 8004568:	0800467d 	.word	0x0800467d
 800456c:	0800467d 	.word	0x0800467d
 8004570:	0800467d 	.word	0x0800467d
 8004574:	0800463b 	.word	0x0800463b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	68b9      	ldr	r1, [r7, #8]
 800457e:	4618      	mov	r0, r3
 8004580:	f000 fa18 	bl	80049b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	699a      	ldr	r2, [r3, #24]
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f042 0208 	orr.w	r2, r2, #8
 8004592:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	699a      	ldr	r2, [r3, #24]
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f022 0204 	bic.w	r2, r2, #4
 80045a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	6999      	ldr	r1, [r3, #24]
 80045aa:	68bb      	ldr	r3, [r7, #8]
 80045ac:	691a      	ldr	r2, [r3, #16]
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	430a      	orrs	r2, r1
 80045b4:	619a      	str	r2, [r3, #24]
      break;
 80045b6:	e064      	b.n	8004682 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	68b9      	ldr	r1, [r7, #8]
 80045be:	4618      	mov	r0, r3
 80045c0:	f000 fa68 	bl	8004a94 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	699a      	ldr	r2, [r3, #24]
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80045d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	699a      	ldr	r2, [r3, #24]
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	6999      	ldr	r1, [r3, #24]
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	691b      	ldr	r3, [r3, #16]
 80045ee:	021a      	lsls	r2, r3, #8
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	430a      	orrs	r2, r1
 80045f6:	619a      	str	r2, [r3, #24]
      break;
 80045f8:	e043      	b.n	8004682 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	68b9      	ldr	r1, [r7, #8]
 8004600:	4618      	mov	r0, r3
 8004602:	f000 fabd 	bl	8004b80 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	69da      	ldr	r2, [r3, #28]
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f042 0208 	orr.w	r2, r2, #8
 8004614:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	69da      	ldr	r2, [r3, #28]
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f022 0204 	bic.w	r2, r2, #4
 8004624:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	69d9      	ldr	r1, [r3, #28]
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	691a      	ldr	r2, [r3, #16]
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	430a      	orrs	r2, r1
 8004636:	61da      	str	r2, [r3, #28]
      break;
 8004638:	e023      	b.n	8004682 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	68b9      	ldr	r1, [r7, #8]
 8004640:	4618      	mov	r0, r3
 8004642:	f000 fb11 	bl	8004c68 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	69da      	ldr	r2, [r3, #28]
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004654:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	69da      	ldr	r2, [r3, #28]
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004664:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	69d9      	ldr	r1, [r3, #28]
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	691b      	ldr	r3, [r3, #16]
 8004670:	021a      	lsls	r2, r3, #8
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	430a      	orrs	r2, r1
 8004678:	61da      	str	r2, [r3, #28]
      break;
 800467a:	e002      	b.n	8004682 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800467c:	2301      	movs	r3, #1
 800467e:	75fb      	strb	r3, [r7, #23]
      break;
 8004680:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2200      	movs	r2, #0
 8004686:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800468a:	7dfb      	ldrb	r3, [r7, #23]
}
 800468c:	4618      	mov	r0, r3
 800468e:	3718      	adds	r7, #24
 8004690:	46bd      	mov	sp, r7
 8004692:	bd80      	pop	{r7, pc}

08004694 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b084      	sub	sp, #16
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
 800469c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800469e:	2300      	movs	r3, #0
 80046a0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046a8:	2b01      	cmp	r3, #1
 80046aa:	d101      	bne.n	80046b0 <HAL_TIM_ConfigClockSource+0x1c>
 80046ac:	2302      	movs	r3, #2
 80046ae:	e0b4      	b.n	800481a <HAL_TIM_ConfigClockSource+0x186>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2202      	movs	r2, #2
 80046bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80046ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80046d6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	68ba      	ldr	r2, [r7, #8]
 80046de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046e8:	d03e      	beq.n	8004768 <HAL_TIM_ConfigClockSource+0xd4>
 80046ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046ee:	f200 8087 	bhi.w	8004800 <HAL_TIM_ConfigClockSource+0x16c>
 80046f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046f6:	f000 8086 	beq.w	8004806 <HAL_TIM_ConfigClockSource+0x172>
 80046fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046fe:	d87f      	bhi.n	8004800 <HAL_TIM_ConfigClockSource+0x16c>
 8004700:	2b70      	cmp	r3, #112	; 0x70
 8004702:	d01a      	beq.n	800473a <HAL_TIM_ConfigClockSource+0xa6>
 8004704:	2b70      	cmp	r3, #112	; 0x70
 8004706:	d87b      	bhi.n	8004800 <HAL_TIM_ConfigClockSource+0x16c>
 8004708:	2b60      	cmp	r3, #96	; 0x60
 800470a:	d050      	beq.n	80047ae <HAL_TIM_ConfigClockSource+0x11a>
 800470c:	2b60      	cmp	r3, #96	; 0x60
 800470e:	d877      	bhi.n	8004800 <HAL_TIM_ConfigClockSource+0x16c>
 8004710:	2b50      	cmp	r3, #80	; 0x50
 8004712:	d03c      	beq.n	800478e <HAL_TIM_ConfigClockSource+0xfa>
 8004714:	2b50      	cmp	r3, #80	; 0x50
 8004716:	d873      	bhi.n	8004800 <HAL_TIM_ConfigClockSource+0x16c>
 8004718:	2b40      	cmp	r3, #64	; 0x40
 800471a:	d058      	beq.n	80047ce <HAL_TIM_ConfigClockSource+0x13a>
 800471c:	2b40      	cmp	r3, #64	; 0x40
 800471e:	d86f      	bhi.n	8004800 <HAL_TIM_ConfigClockSource+0x16c>
 8004720:	2b30      	cmp	r3, #48	; 0x30
 8004722:	d064      	beq.n	80047ee <HAL_TIM_ConfigClockSource+0x15a>
 8004724:	2b30      	cmp	r3, #48	; 0x30
 8004726:	d86b      	bhi.n	8004800 <HAL_TIM_ConfigClockSource+0x16c>
 8004728:	2b20      	cmp	r3, #32
 800472a:	d060      	beq.n	80047ee <HAL_TIM_ConfigClockSource+0x15a>
 800472c:	2b20      	cmp	r3, #32
 800472e:	d867      	bhi.n	8004800 <HAL_TIM_ConfigClockSource+0x16c>
 8004730:	2b00      	cmp	r3, #0
 8004732:	d05c      	beq.n	80047ee <HAL_TIM_ConfigClockSource+0x15a>
 8004734:	2b10      	cmp	r3, #16
 8004736:	d05a      	beq.n	80047ee <HAL_TIM_ConfigClockSource+0x15a>
 8004738:	e062      	b.n	8004800 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6818      	ldr	r0, [r3, #0]
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	6899      	ldr	r1, [r3, #8]
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	685a      	ldr	r2, [r3, #4]
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	f000 fb5d 	bl	8004e08 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800475c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	68ba      	ldr	r2, [r7, #8]
 8004764:	609a      	str	r2, [r3, #8]
      break;
 8004766:	e04f      	b.n	8004808 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6818      	ldr	r0, [r3, #0]
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	6899      	ldr	r1, [r3, #8]
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	685a      	ldr	r2, [r3, #4]
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	68db      	ldr	r3, [r3, #12]
 8004778:	f000 fb46 	bl	8004e08 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	689a      	ldr	r2, [r3, #8]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800478a:	609a      	str	r2, [r3, #8]
      break;
 800478c:	e03c      	b.n	8004808 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6818      	ldr	r0, [r3, #0]
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	6859      	ldr	r1, [r3, #4]
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	68db      	ldr	r3, [r3, #12]
 800479a:	461a      	mov	r2, r3
 800479c:	f000 faba 	bl	8004d14 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	2150      	movs	r1, #80	; 0x50
 80047a6:	4618      	mov	r0, r3
 80047a8:	f000 fb13 	bl	8004dd2 <TIM_ITRx_SetConfig>
      break;
 80047ac:	e02c      	b.n	8004808 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6818      	ldr	r0, [r3, #0]
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	6859      	ldr	r1, [r3, #4]
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	68db      	ldr	r3, [r3, #12]
 80047ba:	461a      	mov	r2, r3
 80047bc:	f000 fad9 	bl	8004d72 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	2160      	movs	r1, #96	; 0x60
 80047c6:	4618      	mov	r0, r3
 80047c8:	f000 fb03 	bl	8004dd2 <TIM_ITRx_SetConfig>
      break;
 80047cc:	e01c      	b.n	8004808 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6818      	ldr	r0, [r3, #0]
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	6859      	ldr	r1, [r3, #4]
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	68db      	ldr	r3, [r3, #12]
 80047da:	461a      	mov	r2, r3
 80047dc:	f000 fa9a 	bl	8004d14 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	2140      	movs	r1, #64	; 0x40
 80047e6:	4618      	mov	r0, r3
 80047e8:	f000 faf3 	bl	8004dd2 <TIM_ITRx_SetConfig>
      break;
 80047ec:	e00c      	b.n	8004808 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681a      	ldr	r2, [r3, #0]
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4619      	mov	r1, r3
 80047f8:	4610      	mov	r0, r2
 80047fa:	f000 faea 	bl	8004dd2 <TIM_ITRx_SetConfig>
      break;
 80047fe:	e003      	b.n	8004808 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	73fb      	strb	r3, [r7, #15]
      break;
 8004804:	e000      	b.n	8004808 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004806:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2201      	movs	r2, #1
 800480c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2200      	movs	r2, #0
 8004814:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004818:	7bfb      	ldrb	r3, [r7, #15]
}
 800481a:	4618      	mov	r0, r3
 800481c:	3710      	adds	r7, #16
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}

08004822 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004822:	b480      	push	{r7}
 8004824:	b083      	sub	sp, #12
 8004826:	af00      	add	r7, sp, #0
 8004828:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800482a:	bf00      	nop
 800482c:	370c      	adds	r7, #12
 800482e:	46bd      	mov	sp, r7
 8004830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004834:	4770      	bx	lr

08004836 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004836:	b480      	push	{r7}
 8004838:	b083      	sub	sp, #12
 800483a:	af00      	add	r7, sp, #0
 800483c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800483e:	bf00      	nop
 8004840:	370c      	adds	r7, #12
 8004842:	46bd      	mov	sp, r7
 8004844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004848:	4770      	bx	lr

0800484a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800484a:	b480      	push	{r7}
 800484c:	b083      	sub	sp, #12
 800484e:	af00      	add	r7, sp, #0
 8004850:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004852:	bf00      	nop
 8004854:	370c      	adds	r7, #12
 8004856:	46bd      	mov	sp, r7
 8004858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485c:	4770      	bx	lr

0800485e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800485e:	b480      	push	{r7}
 8004860:	b083      	sub	sp, #12
 8004862:	af00      	add	r7, sp, #0
 8004864:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004866:	bf00      	nop
 8004868:	370c      	adds	r7, #12
 800486a:	46bd      	mov	sp, r7
 800486c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004870:	4770      	bx	lr
	...

08004874 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004874:	b480      	push	{r7}
 8004876:	b085      	sub	sp, #20
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
 800487c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	4a40      	ldr	r2, [pc, #256]	; (8004988 <TIM_Base_SetConfig+0x114>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d013      	beq.n	80048b4 <TIM_Base_SetConfig+0x40>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004892:	d00f      	beq.n	80048b4 <TIM_Base_SetConfig+0x40>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	4a3d      	ldr	r2, [pc, #244]	; (800498c <TIM_Base_SetConfig+0x118>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d00b      	beq.n	80048b4 <TIM_Base_SetConfig+0x40>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	4a3c      	ldr	r2, [pc, #240]	; (8004990 <TIM_Base_SetConfig+0x11c>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d007      	beq.n	80048b4 <TIM_Base_SetConfig+0x40>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	4a3b      	ldr	r2, [pc, #236]	; (8004994 <TIM_Base_SetConfig+0x120>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d003      	beq.n	80048b4 <TIM_Base_SetConfig+0x40>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	4a3a      	ldr	r2, [pc, #232]	; (8004998 <TIM_Base_SetConfig+0x124>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d108      	bne.n	80048c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	68fa      	ldr	r2, [r7, #12]
 80048c2:	4313      	orrs	r3, r2
 80048c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	4a2f      	ldr	r2, [pc, #188]	; (8004988 <TIM_Base_SetConfig+0x114>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d02b      	beq.n	8004926 <TIM_Base_SetConfig+0xb2>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048d4:	d027      	beq.n	8004926 <TIM_Base_SetConfig+0xb2>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	4a2c      	ldr	r2, [pc, #176]	; (800498c <TIM_Base_SetConfig+0x118>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d023      	beq.n	8004926 <TIM_Base_SetConfig+0xb2>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	4a2b      	ldr	r2, [pc, #172]	; (8004990 <TIM_Base_SetConfig+0x11c>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d01f      	beq.n	8004926 <TIM_Base_SetConfig+0xb2>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	4a2a      	ldr	r2, [pc, #168]	; (8004994 <TIM_Base_SetConfig+0x120>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d01b      	beq.n	8004926 <TIM_Base_SetConfig+0xb2>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	4a29      	ldr	r2, [pc, #164]	; (8004998 <TIM_Base_SetConfig+0x124>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d017      	beq.n	8004926 <TIM_Base_SetConfig+0xb2>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4a28      	ldr	r2, [pc, #160]	; (800499c <TIM_Base_SetConfig+0x128>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d013      	beq.n	8004926 <TIM_Base_SetConfig+0xb2>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	4a27      	ldr	r2, [pc, #156]	; (80049a0 <TIM_Base_SetConfig+0x12c>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d00f      	beq.n	8004926 <TIM_Base_SetConfig+0xb2>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	4a26      	ldr	r2, [pc, #152]	; (80049a4 <TIM_Base_SetConfig+0x130>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d00b      	beq.n	8004926 <TIM_Base_SetConfig+0xb2>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	4a25      	ldr	r2, [pc, #148]	; (80049a8 <TIM_Base_SetConfig+0x134>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d007      	beq.n	8004926 <TIM_Base_SetConfig+0xb2>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	4a24      	ldr	r2, [pc, #144]	; (80049ac <TIM_Base_SetConfig+0x138>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d003      	beq.n	8004926 <TIM_Base_SetConfig+0xb2>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	4a23      	ldr	r2, [pc, #140]	; (80049b0 <TIM_Base_SetConfig+0x13c>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d108      	bne.n	8004938 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800492c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	68db      	ldr	r3, [r3, #12]
 8004932:	68fa      	ldr	r2, [r7, #12]
 8004934:	4313      	orrs	r3, r2
 8004936:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	695b      	ldr	r3, [r3, #20]
 8004942:	4313      	orrs	r3, r2
 8004944:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	68fa      	ldr	r2, [r7, #12]
 800494a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	689a      	ldr	r2, [r3, #8]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	681a      	ldr	r2, [r3, #0]
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	4a0a      	ldr	r2, [pc, #40]	; (8004988 <TIM_Base_SetConfig+0x114>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d003      	beq.n	800496c <TIM_Base_SetConfig+0xf8>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	4a0c      	ldr	r2, [pc, #48]	; (8004998 <TIM_Base_SetConfig+0x124>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d103      	bne.n	8004974 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	691a      	ldr	r2, [r3, #16]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2201      	movs	r2, #1
 8004978:	615a      	str	r2, [r3, #20]
}
 800497a:	bf00      	nop
 800497c:	3714      	adds	r7, #20
 800497e:	46bd      	mov	sp, r7
 8004980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004984:	4770      	bx	lr
 8004986:	bf00      	nop
 8004988:	40010000 	.word	0x40010000
 800498c:	40000400 	.word	0x40000400
 8004990:	40000800 	.word	0x40000800
 8004994:	40000c00 	.word	0x40000c00
 8004998:	40010400 	.word	0x40010400
 800499c:	40014000 	.word	0x40014000
 80049a0:	40014400 	.word	0x40014400
 80049a4:	40014800 	.word	0x40014800
 80049a8:	40001800 	.word	0x40001800
 80049ac:	40001c00 	.word	0x40001c00
 80049b0:	40002000 	.word	0x40002000

080049b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b087      	sub	sp, #28
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
 80049bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6a1b      	ldr	r3, [r3, #32]
 80049c2:	f023 0201 	bic.w	r2, r3, #1
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6a1b      	ldr	r3, [r3, #32]
 80049ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	699b      	ldr	r3, [r3, #24]
 80049da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	f023 0303 	bic.w	r3, r3, #3
 80049ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	68fa      	ldr	r2, [r7, #12]
 80049f2:	4313      	orrs	r3, r2
 80049f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	f023 0302 	bic.w	r3, r3, #2
 80049fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	689b      	ldr	r3, [r3, #8]
 8004a02:	697a      	ldr	r2, [r7, #20]
 8004a04:	4313      	orrs	r3, r2
 8004a06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	4a20      	ldr	r2, [pc, #128]	; (8004a8c <TIM_OC1_SetConfig+0xd8>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d003      	beq.n	8004a18 <TIM_OC1_SetConfig+0x64>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	4a1f      	ldr	r2, [pc, #124]	; (8004a90 <TIM_OC1_SetConfig+0xdc>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d10c      	bne.n	8004a32 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	f023 0308 	bic.w	r3, r3, #8
 8004a1e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	68db      	ldr	r3, [r3, #12]
 8004a24:	697a      	ldr	r2, [r7, #20]
 8004a26:	4313      	orrs	r3, r2
 8004a28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004a2a:	697b      	ldr	r3, [r7, #20]
 8004a2c:	f023 0304 	bic.w	r3, r3, #4
 8004a30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	4a15      	ldr	r2, [pc, #84]	; (8004a8c <TIM_OC1_SetConfig+0xd8>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d003      	beq.n	8004a42 <TIM_OC1_SetConfig+0x8e>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	4a14      	ldr	r2, [pc, #80]	; (8004a90 <TIM_OC1_SetConfig+0xdc>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d111      	bne.n	8004a66 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004a48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004a50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	695b      	ldr	r3, [r3, #20]
 8004a56:	693a      	ldr	r2, [r7, #16]
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	699b      	ldr	r3, [r3, #24]
 8004a60:	693a      	ldr	r2, [r7, #16]
 8004a62:	4313      	orrs	r3, r2
 8004a64:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	693a      	ldr	r2, [r7, #16]
 8004a6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	68fa      	ldr	r2, [r7, #12]
 8004a70:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	685a      	ldr	r2, [r3, #4]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	697a      	ldr	r2, [r7, #20]
 8004a7e:	621a      	str	r2, [r3, #32]
}
 8004a80:	bf00      	nop
 8004a82:	371c      	adds	r7, #28
 8004a84:	46bd      	mov	sp, r7
 8004a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8a:	4770      	bx	lr
 8004a8c:	40010000 	.word	0x40010000
 8004a90:	40010400 	.word	0x40010400

08004a94 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b087      	sub	sp, #28
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
 8004a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6a1b      	ldr	r3, [r3, #32]
 8004aa2:	f023 0210 	bic.w	r2, r3, #16
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6a1b      	ldr	r3, [r3, #32]
 8004aae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	699b      	ldr	r3, [r3, #24]
 8004aba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ac2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004aca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	021b      	lsls	r3, r3, #8
 8004ad2:	68fa      	ldr	r2, [r7, #12]
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004ad8:	697b      	ldr	r3, [r7, #20]
 8004ada:	f023 0320 	bic.w	r3, r3, #32
 8004ade:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	011b      	lsls	r3, r3, #4
 8004ae6:	697a      	ldr	r2, [r7, #20]
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	4a22      	ldr	r2, [pc, #136]	; (8004b78 <TIM_OC2_SetConfig+0xe4>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d003      	beq.n	8004afc <TIM_OC2_SetConfig+0x68>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	4a21      	ldr	r2, [pc, #132]	; (8004b7c <TIM_OC2_SetConfig+0xe8>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d10d      	bne.n	8004b18 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004afc:	697b      	ldr	r3, [r7, #20]
 8004afe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	68db      	ldr	r3, [r3, #12]
 8004b08:	011b      	lsls	r3, r3, #4
 8004b0a:	697a      	ldr	r2, [r7, #20]
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b16:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	4a17      	ldr	r2, [pc, #92]	; (8004b78 <TIM_OC2_SetConfig+0xe4>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d003      	beq.n	8004b28 <TIM_OC2_SetConfig+0x94>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	4a16      	ldr	r2, [pc, #88]	; (8004b7c <TIM_OC2_SetConfig+0xe8>)
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d113      	bne.n	8004b50 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004b28:	693b      	ldr	r3, [r7, #16]
 8004b2a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004b2e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004b30:	693b      	ldr	r3, [r7, #16]
 8004b32:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004b36:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	695b      	ldr	r3, [r3, #20]
 8004b3c:	009b      	lsls	r3, r3, #2
 8004b3e:	693a      	ldr	r2, [r7, #16]
 8004b40:	4313      	orrs	r3, r2
 8004b42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	699b      	ldr	r3, [r3, #24]
 8004b48:	009b      	lsls	r3, r3, #2
 8004b4a:	693a      	ldr	r2, [r7, #16]
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	693a      	ldr	r2, [r7, #16]
 8004b54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	68fa      	ldr	r2, [r7, #12]
 8004b5a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	685a      	ldr	r2, [r3, #4]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	697a      	ldr	r2, [r7, #20]
 8004b68:	621a      	str	r2, [r3, #32]
}
 8004b6a:	bf00      	nop
 8004b6c:	371c      	adds	r7, #28
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b74:	4770      	bx	lr
 8004b76:	bf00      	nop
 8004b78:	40010000 	.word	0x40010000
 8004b7c:	40010400 	.word	0x40010400

08004b80 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b80:	b480      	push	{r7}
 8004b82:	b087      	sub	sp, #28
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
 8004b88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6a1b      	ldr	r3, [r3, #32]
 8004b8e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6a1b      	ldr	r3, [r3, #32]
 8004b9a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	69db      	ldr	r3, [r3, #28]
 8004ba6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	f023 0303 	bic.w	r3, r3, #3
 8004bb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	68fa      	ldr	r2, [r7, #12]
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004bc2:	697b      	ldr	r3, [r7, #20]
 8004bc4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004bc8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	021b      	lsls	r3, r3, #8
 8004bd0:	697a      	ldr	r2, [r7, #20]
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	4a21      	ldr	r2, [pc, #132]	; (8004c60 <TIM_OC3_SetConfig+0xe0>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d003      	beq.n	8004be6 <TIM_OC3_SetConfig+0x66>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	4a20      	ldr	r2, [pc, #128]	; (8004c64 <TIM_OC3_SetConfig+0xe4>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d10d      	bne.n	8004c02 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004bec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	68db      	ldr	r3, [r3, #12]
 8004bf2:	021b      	lsls	r3, r3, #8
 8004bf4:	697a      	ldr	r2, [r7, #20]
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004c00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	4a16      	ldr	r2, [pc, #88]	; (8004c60 <TIM_OC3_SetConfig+0xe0>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d003      	beq.n	8004c12 <TIM_OC3_SetConfig+0x92>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	4a15      	ldr	r2, [pc, #84]	; (8004c64 <TIM_OC3_SetConfig+0xe4>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d113      	bne.n	8004c3a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004c12:	693b      	ldr	r3, [r7, #16]
 8004c14:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004c18:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004c20:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	695b      	ldr	r3, [r3, #20]
 8004c26:	011b      	lsls	r3, r3, #4
 8004c28:	693a      	ldr	r2, [r7, #16]
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	699b      	ldr	r3, [r3, #24]
 8004c32:	011b      	lsls	r3, r3, #4
 8004c34:	693a      	ldr	r2, [r7, #16]
 8004c36:	4313      	orrs	r3, r2
 8004c38:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	693a      	ldr	r2, [r7, #16]
 8004c3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	68fa      	ldr	r2, [r7, #12]
 8004c44:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	685a      	ldr	r2, [r3, #4]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	697a      	ldr	r2, [r7, #20]
 8004c52:	621a      	str	r2, [r3, #32]
}
 8004c54:	bf00      	nop
 8004c56:	371c      	adds	r7, #28
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5e:	4770      	bx	lr
 8004c60:	40010000 	.word	0x40010000
 8004c64:	40010400 	.word	0x40010400

08004c68 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b087      	sub	sp, #28
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
 8004c70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6a1b      	ldr	r3, [r3, #32]
 8004c76:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6a1b      	ldr	r3, [r3, #32]
 8004c82:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	69db      	ldr	r3, [r3, #28]
 8004c8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c9e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	021b      	lsls	r3, r3, #8
 8004ca6:	68fa      	ldr	r2, [r7, #12]
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004cb2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	031b      	lsls	r3, r3, #12
 8004cba:	693a      	ldr	r2, [r7, #16]
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	4a12      	ldr	r2, [pc, #72]	; (8004d0c <TIM_OC4_SetConfig+0xa4>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d003      	beq.n	8004cd0 <TIM_OC4_SetConfig+0x68>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	4a11      	ldr	r2, [pc, #68]	; (8004d10 <TIM_OC4_SetConfig+0xa8>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d109      	bne.n	8004ce4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004cd6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	695b      	ldr	r3, [r3, #20]
 8004cdc:	019b      	lsls	r3, r3, #6
 8004cde:	697a      	ldr	r2, [r7, #20]
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	697a      	ldr	r2, [r7, #20]
 8004ce8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	68fa      	ldr	r2, [r7, #12]
 8004cee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	685a      	ldr	r2, [r3, #4]
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	693a      	ldr	r2, [r7, #16]
 8004cfc:	621a      	str	r2, [r3, #32]
}
 8004cfe:	bf00      	nop
 8004d00:	371c      	adds	r7, #28
 8004d02:	46bd      	mov	sp, r7
 8004d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d08:	4770      	bx	lr
 8004d0a:	bf00      	nop
 8004d0c:	40010000 	.word	0x40010000
 8004d10:	40010400 	.word	0x40010400

08004d14 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d14:	b480      	push	{r7}
 8004d16:	b087      	sub	sp, #28
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	60f8      	str	r0, [r7, #12]
 8004d1c:	60b9      	str	r1, [r7, #8]
 8004d1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	6a1b      	ldr	r3, [r3, #32]
 8004d24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	6a1b      	ldr	r3, [r3, #32]
 8004d2a:	f023 0201 	bic.w	r2, r3, #1
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	699b      	ldr	r3, [r3, #24]
 8004d36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d38:	693b      	ldr	r3, [r7, #16]
 8004d3a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	011b      	lsls	r3, r3, #4
 8004d44:	693a      	ldr	r2, [r7, #16]
 8004d46:	4313      	orrs	r3, r2
 8004d48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	f023 030a 	bic.w	r3, r3, #10
 8004d50:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d52:	697a      	ldr	r2, [r7, #20]
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	4313      	orrs	r3, r2
 8004d58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	693a      	ldr	r2, [r7, #16]
 8004d5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	697a      	ldr	r2, [r7, #20]
 8004d64:	621a      	str	r2, [r3, #32]
}
 8004d66:	bf00      	nop
 8004d68:	371c      	adds	r7, #28
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d70:	4770      	bx	lr

08004d72 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d72:	b480      	push	{r7}
 8004d74:	b087      	sub	sp, #28
 8004d76:	af00      	add	r7, sp, #0
 8004d78:	60f8      	str	r0, [r7, #12]
 8004d7a:	60b9      	str	r1, [r7, #8]
 8004d7c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	6a1b      	ldr	r3, [r3, #32]
 8004d82:	f023 0210 	bic.w	r2, r3, #16
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	699b      	ldr	r3, [r3, #24]
 8004d8e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	6a1b      	ldr	r3, [r3, #32]
 8004d94:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004d9c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	031b      	lsls	r3, r3, #12
 8004da2:	697a      	ldr	r2, [r7, #20]
 8004da4:	4313      	orrs	r3, r2
 8004da6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004da8:	693b      	ldr	r3, [r7, #16]
 8004daa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004dae:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	011b      	lsls	r3, r3, #4
 8004db4:	693a      	ldr	r2, [r7, #16]
 8004db6:	4313      	orrs	r3, r2
 8004db8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	697a      	ldr	r2, [r7, #20]
 8004dbe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	693a      	ldr	r2, [r7, #16]
 8004dc4:	621a      	str	r2, [r3, #32]
}
 8004dc6:	bf00      	nop
 8004dc8:	371c      	adds	r7, #28
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd0:	4770      	bx	lr

08004dd2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004dd2:	b480      	push	{r7}
 8004dd4:	b085      	sub	sp, #20
 8004dd6:	af00      	add	r7, sp, #0
 8004dd8:	6078      	str	r0, [r7, #4]
 8004dda:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004de8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004dea:	683a      	ldr	r2, [r7, #0]
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	4313      	orrs	r3, r2
 8004df0:	f043 0307 	orr.w	r3, r3, #7
 8004df4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	68fa      	ldr	r2, [r7, #12]
 8004dfa:	609a      	str	r2, [r3, #8]
}
 8004dfc:	bf00      	nop
 8004dfe:	3714      	adds	r7, #20
 8004e00:	46bd      	mov	sp, r7
 8004e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e06:	4770      	bx	lr

08004e08 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b087      	sub	sp, #28
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	60f8      	str	r0, [r7, #12]
 8004e10:	60b9      	str	r1, [r7, #8]
 8004e12:	607a      	str	r2, [r7, #4]
 8004e14:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	689b      	ldr	r3, [r3, #8]
 8004e1a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e22:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	021a      	lsls	r2, r3, #8
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	431a      	orrs	r2, r3
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	697a      	ldr	r2, [r7, #20]
 8004e32:	4313      	orrs	r3, r2
 8004e34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	697a      	ldr	r2, [r7, #20]
 8004e3a:	609a      	str	r2, [r3, #8]
}
 8004e3c:	bf00      	nop
 8004e3e:	371c      	adds	r7, #28
 8004e40:	46bd      	mov	sp, r7
 8004e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e46:	4770      	bx	lr

08004e48 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b087      	sub	sp, #28
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	60f8      	str	r0, [r7, #12]
 8004e50:	60b9      	str	r1, [r7, #8]
 8004e52:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	f003 031f 	and.w	r3, r3, #31
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e60:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	6a1a      	ldr	r2, [r3, #32]
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	43db      	mvns	r3, r3
 8004e6a:	401a      	ands	r2, r3
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	6a1a      	ldr	r2, [r3, #32]
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	f003 031f 	and.w	r3, r3, #31
 8004e7a:	6879      	ldr	r1, [r7, #4]
 8004e7c:	fa01 f303 	lsl.w	r3, r1, r3
 8004e80:	431a      	orrs	r2, r3
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	621a      	str	r2, [r3, #32]
}
 8004e86:	bf00      	nop
 8004e88:	371c      	adds	r7, #28
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr
	...

08004e94 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b085      	sub	sp, #20
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d101      	bne.n	8004eac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ea8:	2302      	movs	r3, #2
 8004eaa:	e05a      	b.n	8004f62 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2201      	movs	r2, #1
 8004eb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2202      	movs	r2, #2
 8004eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ed2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	68fa      	ldr	r2, [r7, #12]
 8004eda:	4313      	orrs	r3, r2
 8004edc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	68fa      	ldr	r2, [r7, #12]
 8004ee4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4a21      	ldr	r2, [pc, #132]	; (8004f70 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d022      	beq.n	8004f36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ef8:	d01d      	beq.n	8004f36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a1d      	ldr	r2, [pc, #116]	; (8004f74 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d018      	beq.n	8004f36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a1b      	ldr	r2, [pc, #108]	; (8004f78 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d013      	beq.n	8004f36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a1a      	ldr	r2, [pc, #104]	; (8004f7c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d00e      	beq.n	8004f36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4a18      	ldr	r2, [pc, #96]	; (8004f80 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d009      	beq.n	8004f36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a17      	ldr	r2, [pc, #92]	; (8004f84 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d004      	beq.n	8004f36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4a15      	ldr	r2, [pc, #84]	; (8004f88 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d10c      	bne.n	8004f50 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004f3c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	68ba      	ldr	r2, [r7, #8]
 8004f44:	4313      	orrs	r3, r2
 8004f46:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	68ba      	ldr	r2, [r7, #8]
 8004f4e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f60:	2300      	movs	r3, #0
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	3714      	adds	r7, #20
 8004f66:	46bd      	mov	sp, r7
 8004f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6c:	4770      	bx	lr
 8004f6e:	bf00      	nop
 8004f70:	40010000 	.word	0x40010000
 8004f74:	40000400 	.word	0x40000400
 8004f78:	40000800 	.word	0x40000800
 8004f7c:	40000c00 	.word	0x40000c00
 8004f80:	40010400 	.word	0x40010400
 8004f84:	40014000 	.word	0x40014000
 8004f88:	40001800 	.word	0x40001800

08004f8c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	b083      	sub	sp, #12
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004f94:	bf00      	nop
 8004f96:	370c      	adds	r7, #12
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9e:	4770      	bx	lr

08004fa0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b083      	sub	sp, #12
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004fa8:	bf00      	nop
 8004faa:	370c      	adds	r7, #12
 8004fac:	46bd      	mov	sp, r7
 8004fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb2:	4770      	bx	lr

08004fb4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b082      	sub	sp, #8
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d101      	bne.n	8004fc6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e03f      	b.n	8005046 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fcc:	b2db      	uxtb	r3, r3
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d106      	bne.n	8004fe0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	f7fd f89e 	bl	800211c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2224      	movs	r2, #36	; 0x24
 8004fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	68da      	ldr	r2, [r3, #12]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004ff6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004ff8:	6878      	ldr	r0, [r7, #4]
 8004ffa:	f000 fcdf 	bl	80059bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	691a      	ldr	r2, [r3, #16]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800500c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	695a      	ldr	r2, [r3, #20]
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800501c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	68da      	ldr	r2, [r3, #12]
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800502c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2200      	movs	r2, #0
 8005032:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2220      	movs	r2, #32
 8005038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2220      	movs	r2, #32
 8005040:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005044:	2300      	movs	r3, #0
}
 8005046:	4618      	mov	r0, r3
 8005048:	3708      	adds	r7, #8
 800504a:	46bd      	mov	sp, r7
 800504c:	bd80      	pop	{r7, pc}

0800504e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800504e:	b580      	push	{r7, lr}
 8005050:	b084      	sub	sp, #16
 8005052:	af00      	add	r7, sp, #0
 8005054:	60f8      	str	r0, [r7, #12]
 8005056:	60b9      	str	r1, [r7, #8]
 8005058:	4613      	mov	r3, r2
 800505a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005062:	b2db      	uxtb	r3, r3
 8005064:	2b20      	cmp	r3, #32
 8005066:	d11d      	bne.n	80050a4 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d002      	beq.n	8005074 <HAL_UART_Receive_IT+0x26>
 800506e:	88fb      	ldrh	r3, [r7, #6]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d101      	bne.n	8005078 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005074:	2301      	movs	r3, #1
 8005076:	e016      	b.n	80050a6 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800507e:	2b01      	cmp	r3, #1
 8005080:	d101      	bne.n	8005086 <HAL_UART_Receive_IT+0x38>
 8005082:	2302      	movs	r3, #2
 8005084:	e00f      	b.n	80050a6 <HAL_UART_Receive_IT+0x58>
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	2201      	movs	r2, #1
 800508a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	2200      	movs	r2, #0
 8005092:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005094:	88fb      	ldrh	r3, [r7, #6]
 8005096:	461a      	mov	r2, r3
 8005098:	68b9      	ldr	r1, [r7, #8]
 800509a:	68f8      	ldr	r0, [r7, #12]
 800509c:	f000 fab6 	bl	800560c <UART_Start_Receive_IT>
 80050a0:	4603      	mov	r3, r0
 80050a2:	e000      	b.n	80050a6 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80050a4:	2302      	movs	r3, #2
  }
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	3710      	adds	r7, #16
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}
	...

080050b0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b0ba      	sub	sp, #232	; 0xe8
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	68db      	ldr	r3, [r3, #12]
 80050c8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	695b      	ldr	r3, [r3, #20]
 80050d2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80050d6:	2300      	movs	r3, #0
 80050d8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80050dc:	2300      	movs	r3, #0
 80050de:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80050e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050e6:	f003 030f 	and.w	r3, r3, #15
 80050ea:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80050ee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d10f      	bne.n	8005116 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80050f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050fa:	f003 0320 	and.w	r3, r3, #32
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d009      	beq.n	8005116 <HAL_UART_IRQHandler+0x66>
 8005102:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005106:	f003 0320 	and.w	r3, r3, #32
 800510a:	2b00      	cmp	r3, #0
 800510c:	d003      	beq.n	8005116 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800510e:	6878      	ldr	r0, [r7, #4]
 8005110:	f000 fb99 	bl	8005846 <UART_Receive_IT>
      return;
 8005114:	e256      	b.n	80055c4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005116:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800511a:	2b00      	cmp	r3, #0
 800511c:	f000 80de 	beq.w	80052dc <HAL_UART_IRQHandler+0x22c>
 8005120:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005124:	f003 0301 	and.w	r3, r3, #1
 8005128:	2b00      	cmp	r3, #0
 800512a:	d106      	bne.n	800513a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800512c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005130:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005134:	2b00      	cmp	r3, #0
 8005136:	f000 80d1 	beq.w	80052dc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800513a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800513e:	f003 0301 	and.w	r3, r3, #1
 8005142:	2b00      	cmp	r3, #0
 8005144:	d00b      	beq.n	800515e <HAL_UART_IRQHandler+0xae>
 8005146:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800514a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800514e:	2b00      	cmp	r3, #0
 8005150:	d005      	beq.n	800515e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005156:	f043 0201 	orr.w	r2, r3, #1
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800515e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005162:	f003 0304 	and.w	r3, r3, #4
 8005166:	2b00      	cmp	r3, #0
 8005168:	d00b      	beq.n	8005182 <HAL_UART_IRQHandler+0xd2>
 800516a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800516e:	f003 0301 	and.w	r3, r3, #1
 8005172:	2b00      	cmp	r3, #0
 8005174:	d005      	beq.n	8005182 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800517a:	f043 0202 	orr.w	r2, r3, #2
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005182:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005186:	f003 0302 	and.w	r3, r3, #2
 800518a:	2b00      	cmp	r3, #0
 800518c:	d00b      	beq.n	80051a6 <HAL_UART_IRQHandler+0xf6>
 800518e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005192:	f003 0301 	and.w	r3, r3, #1
 8005196:	2b00      	cmp	r3, #0
 8005198:	d005      	beq.n	80051a6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800519e:	f043 0204 	orr.w	r2, r3, #4
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80051a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051aa:	f003 0308 	and.w	r3, r3, #8
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d011      	beq.n	80051d6 <HAL_UART_IRQHandler+0x126>
 80051b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051b6:	f003 0320 	and.w	r3, r3, #32
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d105      	bne.n	80051ca <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80051be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80051c2:	f003 0301 	and.w	r3, r3, #1
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d005      	beq.n	80051d6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ce:	f043 0208 	orr.w	r2, r3, #8
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051da:	2b00      	cmp	r3, #0
 80051dc:	f000 81ed 	beq.w	80055ba <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80051e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051e4:	f003 0320 	and.w	r3, r3, #32
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d008      	beq.n	80051fe <HAL_UART_IRQHandler+0x14e>
 80051ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051f0:	f003 0320 	and.w	r3, r3, #32
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d002      	beq.n	80051fe <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80051f8:	6878      	ldr	r0, [r7, #4]
 80051fa:	f000 fb24 	bl	8005846 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	695b      	ldr	r3, [r3, #20]
 8005204:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005208:	2b40      	cmp	r3, #64	; 0x40
 800520a:	bf0c      	ite	eq
 800520c:	2301      	moveq	r3, #1
 800520e:	2300      	movne	r3, #0
 8005210:	b2db      	uxtb	r3, r3
 8005212:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800521a:	f003 0308 	and.w	r3, r3, #8
 800521e:	2b00      	cmp	r3, #0
 8005220:	d103      	bne.n	800522a <HAL_UART_IRQHandler+0x17a>
 8005222:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005226:	2b00      	cmp	r3, #0
 8005228:	d04f      	beq.n	80052ca <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800522a:	6878      	ldr	r0, [r7, #4]
 800522c:	f000 fa2c 	bl	8005688 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	695b      	ldr	r3, [r3, #20]
 8005236:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800523a:	2b40      	cmp	r3, #64	; 0x40
 800523c:	d141      	bne.n	80052c2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	3314      	adds	r3, #20
 8005244:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005248:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800524c:	e853 3f00 	ldrex	r3, [r3]
 8005250:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005254:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005258:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800525c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	3314      	adds	r3, #20
 8005266:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800526a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800526e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005272:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005276:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800527a:	e841 2300 	strex	r3, r2, [r1]
 800527e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005282:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005286:	2b00      	cmp	r3, #0
 8005288:	d1d9      	bne.n	800523e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800528e:	2b00      	cmp	r3, #0
 8005290:	d013      	beq.n	80052ba <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005296:	4a7d      	ldr	r2, [pc, #500]	; (800548c <HAL_UART_IRQHandler+0x3dc>)
 8005298:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800529e:	4618      	mov	r0, r3
 80052a0:	f7fd fb0e 	bl	80028c0 <HAL_DMA_Abort_IT>
 80052a4:	4603      	mov	r3, r0
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d016      	beq.n	80052d8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052b0:	687a      	ldr	r2, [r7, #4]
 80052b2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80052b4:	4610      	mov	r0, r2
 80052b6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052b8:	e00e      	b.n	80052d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80052ba:	6878      	ldr	r0, [r7, #4]
 80052bc:	f000 f990 	bl	80055e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052c0:	e00a      	b.n	80052d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80052c2:	6878      	ldr	r0, [r7, #4]
 80052c4:	f000 f98c 	bl	80055e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052c8:	e006      	b.n	80052d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80052ca:	6878      	ldr	r0, [r7, #4]
 80052cc:	f000 f988 	bl	80055e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2200      	movs	r2, #0
 80052d4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80052d6:	e170      	b.n	80055ba <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052d8:	bf00      	nop
    return;
 80052da:	e16e      	b.n	80055ba <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052e0:	2b01      	cmp	r3, #1
 80052e2:	f040 814a 	bne.w	800557a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80052e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052ea:	f003 0310 	and.w	r3, r3, #16
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	f000 8143 	beq.w	800557a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80052f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80052f8:	f003 0310 	and.w	r3, r3, #16
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	f000 813c 	beq.w	800557a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005302:	2300      	movs	r3, #0
 8005304:	60bb      	str	r3, [r7, #8]
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	60bb      	str	r3, [r7, #8]
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	685b      	ldr	r3, [r3, #4]
 8005314:	60bb      	str	r3, [r7, #8]
 8005316:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	695b      	ldr	r3, [r3, #20]
 800531e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005322:	2b40      	cmp	r3, #64	; 0x40
 8005324:	f040 80b4 	bne.w	8005490 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005334:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005338:	2b00      	cmp	r3, #0
 800533a:	f000 8140 	beq.w	80055be <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005342:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005346:	429a      	cmp	r2, r3
 8005348:	f080 8139 	bcs.w	80055be <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005352:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005358:	69db      	ldr	r3, [r3, #28]
 800535a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800535e:	f000 8088 	beq.w	8005472 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	330c      	adds	r3, #12
 8005368:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800536c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005370:	e853 3f00 	ldrex	r3, [r3]
 8005374:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005378:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800537c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005380:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	330c      	adds	r3, #12
 800538a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800538e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005392:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005396:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800539a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800539e:	e841 2300 	strex	r3, r2, [r1]
 80053a2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80053a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d1d9      	bne.n	8005362 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	3314      	adds	r3, #20
 80053b4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053b6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80053b8:	e853 3f00 	ldrex	r3, [r3]
 80053bc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80053be:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80053c0:	f023 0301 	bic.w	r3, r3, #1
 80053c4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	3314      	adds	r3, #20
 80053ce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80053d2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80053d6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053d8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80053da:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80053de:	e841 2300 	strex	r3, r2, [r1]
 80053e2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80053e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d1e1      	bne.n	80053ae <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	3314      	adds	r3, #20
 80053f0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053f2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80053f4:	e853 3f00 	ldrex	r3, [r3]
 80053f8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80053fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80053fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005400:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	3314      	adds	r3, #20
 800540a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800540e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005410:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005412:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005414:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005416:	e841 2300 	strex	r3, r2, [r1]
 800541a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800541c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800541e:	2b00      	cmp	r3, #0
 8005420:	d1e3      	bne.n	80053ea <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2220      	movs	r2, #32
 8005426:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2200      	movs	r2, #0
 800542e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	330c      	adds	r3, #12
 8005436:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005438:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800543a:	e853 3f00 	ldrex	r3, [r3]
 800543e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005440:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005442:	f023 0310 	bic.w	r3, r3, #16
 8005446:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	330c      	adds	r3, #12
 8005450:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005454:	65ba      	str	r2, [r7, #88]	; 0x58
 8005456:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005458:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800545a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800545c:	e841 2300 	strex	r3, r2, [r1]
 8005460:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005462:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005464:	2b00      	cmp	r3, #0
 8005466:	d1e3      	bne.n	8005430 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800546c:	4618      	mov	r0, r3
 800546e:	f7fd f9b7 	bl	80027e0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800547a:	b29b      	uxth	r3, r3
 800547c:	1ad3      	subs	r3, r2, r3
 800547e:	b29b      	uxth	r3, r3
 8005480:	4619      	mov	r1, r3
 8005482:	6878      	ldr	r0, [r7, #4]
 8005484:	f000 f8b6 	bl	80055f4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005488:	e099      	b.n	80055be <HAL_UART_IRQHandler+0x50e>
 800548a:	bf00      	nop
 800548c:	0800574f 	.word	0x0800574f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005498:	b29b      	uxth	r3, r3
 800549a:	1ad3      	subs	r3, r2, r3
 800549c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80054a4:	b29b      	uxth	r3, r3
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	f000 808b 	beq.w	80055c2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80054ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	f000 8086 	beq.w	80055c2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	330c      	adds	r3, #12
 80054bc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054c0:	e853 3f00 	ldrex	r3, [r3]
 80054c4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80054c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054c8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80054cc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	330c      	adds	r3, #12
 80054d6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80054da:	647a      	str	r2, [r7, #68]	; 0x44
 80054dc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054de:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80054e0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80054e2:	e841 2300 	strex	r3, r2, [r1]
 80054e6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80054e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d1e3      	bne.n	80054b6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	3314      	adds	r3, #20
 80054f4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f8:	e853 3f00 	ldrex	r3, [r3]
 80054fc:	623b      	str	r3, [r7, #32]
   return(result);
 80054fe:	6a3b      	ldr	r3, [r7, #32]
 8005500:	f023 0301 	bic.w	r3, r3, #1
 8005504:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	3314      	adds	r3, #20
 800550e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005512:	633a      	str	r2, [r7, #48]	; 0x30
 8005514:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005516:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005518:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800551a:	e841 2300 	strex	r3, r2, [r1]
 800551e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005522:	2b00      	cmp	r3, #0
 8005524:	d1e3      	bne.n	80054ee <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2220      	movs	r2, #32
 800552a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2200      	movs	r2, #0
 8005532:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	330c      	adds	r3, #12
 800553a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800553c:	693b      	ldr	r3, [r7, #16]
 800553e:	e853 3f00 	ldrex	r3, [r3]
 8005542:	60fb      	str	r3, [r7, #12]
   return(result);
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	f023 0310 	bic.w	r3, r3, #16
 800554a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	330c      	adds	r3, #12
 8005554:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005558:	61fa      	str	r2, [r7, #28]
 800555a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800555c:	69b9      	ldr	r1, [r7, #24]
 800555e:	69fa      	ldr	r2, [r7, #28]
 8005560:	e841 2300 	strex	r3, r2, [r1]
 8005564:	617b      	str	r3, [r7, #20]
   return(result);
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d1e3      	bne.n	8005534 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800556c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005570:	4619      	mov	r1, r3
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f000 f83e 	bl	80055f4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005578:	e023      	b.n	80055c2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800557a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800557e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005582:	2b00      	cmp	r3, #0
 8005584:	d009      	beq.n	800559a <HAL_UART_IRQHandler+0x4ea>
 8005586:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800558a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800558e:	2b00      	cmp	r3, #0
 8005590:	d003      	beq.n	800559a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	f000 f8ef 	bl	8005776 <UART_Transmit_IT>
    return;
 8005598:	e014      	b.n	80055c4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800559a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800559e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d00e      	beq.n	80055c4 <HAL_UART_IRQHandler+0x514>
 80055a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d008      	beq.n	80055c4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f000 f92f 	bl	8005816 <UART_EndTransmit_IT>
    return;
 80055b8:	e004      	b.n	80055c4 <HAL_UART_IRQHandler+0x514>
    return;
 80055ba:	bf00      	nop
 80055bc:	e002      	b.n	80055c4 <HAL_UART_IRQHandler+0x514>
      return;
 80055be:	bf00      	nop
 80055c0:	e000      	b.n	80055c4 <HAL_UART_IRQHandler+0x514>
      return;
 80055c2:	bf00      	nop
  }
}
 80055c4:	37e8      	adds	r7, #232	; 0xe8
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}
 80055ca:	bf00      	nop

080055cc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b083      	sub	sp, #12
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80055d4:	bf00      	nop
 80055d6:	370c      	adds	r7, #12
 80055d8:	46bd      	mov	sp, r7
 80055da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055de:	4770      	bx	lr

080055e0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80055e0:	b480      	push	{r7}
 80055e2:	b083      	sub	sp, #12
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80055e8:	bf00      	nop
 80055ea:	370c      	adds	r7, #12
 80055ec:	46bd      	mov	sp, r7
 80055ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f2:	4770      	bx	lr

080055f4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80055f4:	b480      	push	{r7}
 80055f6:	b083      	sub	sp, #12
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
 80055fc:	460b      	mov	r3, r1
 80055fe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005600:	bf00      	nop
 8005602:	370c      	adds	r7, #12
 8005604:	46bd      	mov	sp, r7
 8005606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560a:	4770      	bx	lr

0800560c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800560c:	b480      	push	{r7}
 800560e:	b085      	sub	sp, #20
 8005610:	af00      	add	r7, sp, #0
 8005612:	60f8      	str	r0, [r7, #12]
 8005614:	60b9      	str	r1, [r7, #8]
 8005616:	4613      	mov	r3, r2
 8005618:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	68ba      	ldr	r2, [r7, #8]
 800561e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	88fa      	ldrh	r2, [r7, #6]
 8005624:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	88fa      	ldrh	r2, [r7, #6]
 800562a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	2200      	movs	r2, #0
 8005630:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2222      	movs	r2, #34	; 0x22
 8005636:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2200      	movs	r2, #0
 800563e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	691b      	ldr	r3, [r3, #16]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d007      	beq.n	800565a <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	68da      	ldr	r2, [r3, #12]
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005658:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	695a      	ldr	r2, [r3, #20]
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f042 0201 	orr.w	r2, r2, #1
 8005668:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	68da      	ldr	r2, [r3, #12]
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f042 0220 	orr.w	r2, r2, #32
 8005678:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800567a:	2300      	movs	r3, #0
}
 800567c:	4618      	mov	r0, r3
 800567e:	3714      	adds	r7, #20
 8005680:	46bd      	mov	sp, r7
 8005682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005686:	4770      	bx	lr

08005688 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005688:	b480      	push	{r7}
 800568a:	b095      	sub	sp, #84	; 0x54
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	330c      	adds	r3, #12
 8005696:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005698:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800569a:	e853 3f00 	ldrex	r3, [r3]
 800569e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80056a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056a2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80056a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	330c      	adds	r3, #12
 80056ae:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80056b0:	643a      	str	r2, [r7, #64]	; 0x40
 80056b2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80056b6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80056b8:	e841 2300 	strex	r3, r2, [r1]
 80056bc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80056be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d1e5      	bne.n	8005690 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	3314      	adds	r3, #20
 80056ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056cc:	6a3b      	ldr	r3, [r7, #32]
 80056ce:	e853 3f00 	ldrex	r3, [r3]
 80056d2:	61fb      	str	r3, [r7, #28]
   return(result);
 80056d4:	69fb      	ldr	r3, [r7, #28]
 80056d6:	f023 0301 	bic.w	r3, r3, #1
 80056da:	64bb      	str	r3, [r7, #72]	; 0x48
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	3314      	adds	r3, #20
 80056e2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80056e4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80056e6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80056ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80056ec:	e841 2300 	strex	r3, r2, [r1]
 80056f0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80056f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d1e5      	bne.n	80056c4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056fc:	2b01      	cmp	r3, #1
 80056fe:	d119      	bne.n	8005734 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	330c      	adds	r3, #12
 8005706:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	e853 3f00 	ldrex	r3, [r3]
 800570e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	f023 0310 	bic.w	r3, r3, #16
 8005716:	647b      	str	r3, [r7, #68]	; 0x44
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	330c      	adds	r3, #12
 800571e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005720:	61ba      	str	r2, [r7, #24]
 8005722:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005724:	6979      	ldr	r1, [r7, #20]
 8005726:	69ba      	ldr	r2, [r7, #24]
 8005728:	e841 2300 	strex	r3, r2, [r1]
 800572c:	613b      	str	r3, [r7, #16]
   return(result);
 800572e:	693b      	ldr	r3, [r7, #16]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d1e5      	bne.n	8005700 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2220      	movs	r2, #32
 8005738:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2200      	movs	r2, #0
 8005740:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005742:	bf00      	nop
 8005744:	3754      	adds	r7, #84	; 0x54
 8005746:	46bd      	mov	sp, r7
 8005748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574c:	4770      	bx	lr

0800574e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800574e:	b580      	push	{r7, lr}
 8005750:	b084      	sub	sp, #16
 8005752:	af00      	add	r7, sp, #0
 8005754:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800575a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	2200      	movs	r2, #0
 8005760:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	2200      	movs	r2, #0
 8005766:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005768:	68f8      	ldr	r0, [r7, #12]
 800576a:	f7ff ff39 	bl	80055e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800576e:	bf00      	nop
 8005770:	3710      	adds	r7, #16
 8005772:	46bd      	mov	sp, r7
 8005774:	bd80      	pop	{r7, pc}

08005776 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005776:	b480      	push	{r7}
 8005778:	b085      	sub	sp, #20
 800577a:	af00      	add	r7, sp, #0
 800577c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005784:	b2db      	uxtb	r3, r3
 8005786:	2b21      	cmp	r3, #33	; 0x21
 8005788:	d13e      	bne.n	8005808 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	689b      	ldr	r3, [r3, #8]
 800578e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005792:	d114      	bne.n	80057be <UART_Transmit_IT+0x48>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	691b      	ldr	r3, [r3, #16]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d110      	bne.n	80057be <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6a1b      	ldr	r3, [r3, #32]
 80057a0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	881b      	ldrh	r3, [r3, #0]
 80057a6:	461a      	mov	r2, r3
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80057b0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6a1b      	ldr	r3, [r3, #32]
 80057b6:	1c9a      	adds	r2, r3, #2
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	621a      	str	r2, [r3, #32]
 80057bc:	e008      	b.n	80057d0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6a1b      	ldr	r3, [r3, #32]
 80057c2:	1c59      	adds	r1, r3, #1
 80057c4:	687a      	ldr	r2, [r7, #4]
 80057c6:	6211      	str	r1, [r2, #32]
 80057c8:	781a      	ldrb	r2, [r3, #0]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80057d4:	b29b      	uxth	r3, r3
 80057d6:	3b01      	subs	r3, #1
 80057d8:	b29b      	uxth	r3, r3
 80057da:	687a      	ldr	r2, [r7, #4]
 80057dc:	4619      	mov	r1, r3
 80057de:	84d1      	strh	r1, [r2, #38]	; 0x26
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d10f      	bne.n	8005804 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	68da      	ldr	r2, [r3, #12]
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80057f2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	68da      	ldr	r2, [r3, #12]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005802:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005804:	2300      	movs	r3, #0
 8005806:	e000      	b.n	800580a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005808:	2302      	movs	r3, #2
  }
}
 800580a:	4618      	mov	r0, r3
 800580c:	3714      	adds	r7, #20
 800580e:	46bd      	mov	sp, r7
 8005810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005814:	4770      	bx	lr

08005816 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005816:	b580      	push	{r7, lr}
 8005818:	b082      	sub	sp, #8
 800581a:	af00      	add	r7, sp, #0
 800581c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	68da      	ldr	r2, [r3, #12]
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800582c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2220      	movs	r2, #32
 8005832:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f7ff fec8 	bl	80055cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800583c:	2300      	movs	r3, #0
}
 800583e:	4618      	mov	r0, r3
 8005840:	3708      	adds	r7, #8
 8005842:	46bd      	mov	sp, r7
 8005844:	bd80      	pop	{r7, pc}

08005846 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005846:	b580      	push	{r7, lr}
 8005848:	b08c      	sub	sp, #48	; 0x30
 800584a:	af00      	add	r7, sp, #0
 800584c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005854:	b2db      	uxtb	r3, r3
 8005856:	2b22      	cmp	r3, #34	; 0x22
 8005858:	f040 80ab 	bne.w	80059b2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	689b      	ldr	r3, [r3, #8]
 8005860:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005864:	d117      	bne.n	8005896 <UART_Receive_IT+0x50>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	691b      	ldr	r3, [r3, #16]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d113      	bne.n	8005896 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800586e:	2300      	movs	r3, #0
 8005870:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005876:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	b29b      	uxth	r3, r3
 8005880:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005884:	b29a      	uxth	r2, r3
 8005886:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005888:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800588e:	1c9a      	adds	r2, r3, #2
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	629a      	str	r2, [r3, #40]	; 0x28
 8005894:	e026      	b.n	80058e4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800589a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800589c:	2300      	movs	r3, #0
 800589e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	689b      	ldr	r3, [r3, #8]
 80058a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058a8:	d007      	beq.n	80058ba <UART_Receive_IT+0x74>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	689b      	ldr	r3, [r3, #8]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d10a      	bne.n	80058c8 <UART_Receive_IT+0x82>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	691b      	ldr	r3, [r3, #16]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d106      	bne.n	80058c8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	b2da      	uxtb	r2, r3
 80058c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058c4:	701a      	strb	r2, [r3, #0]
 80058c6:	e008      	b.n	80058da <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	685b      	ldr	r3, [r3, #4]
 80058ce:	b2db      	uxtb	r3, r3
 80058d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80058d4:	b2da      	uxtb	r2, r3
 80058d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058d8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058de:	1c5a      	adds	r2, r3, #1
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80058e8:	b29b      	uxth	r3, r3
 80058ea:	3b01      	subs	r3, #1
 80058ec:	b29b      	uxth	r3, r3
 80058ee:	687a      	ldr	r2, [r7, #4]
 80058f0:	4619      	mov	r1, r3
 80058f2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d15a      	bne.n	80059ae <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	68da      	ldr	r2, [r3, #12]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f022 0220 	bic.w	r2, r2, #32
 8005906:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	68da      	ldr	r2, [r3, #12]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005916:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	695a      	ldr	r2, [r3, #20]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f022 0201 	bic.w	r2, r2, #1
 8005926:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2220      	movs	r2, #32
 800592c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005934:	2b01      	cmp	r3, #1
 8005936:	d135      	bne.n	80059a4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2200      	movs	r2, #0
 800593c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	330c      	adds	r3, #12
 8005944:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005946:	697b      	ldr	r3, [r7, #20]
 8005948:	e853 3f00 	ldrex	r3, [r3]
 800594c:	613b      	str	r3, [r7, #16]
   return(result);
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	f023 0310 	bic.w	r3, r3, #16
 8005954:	627b      	str	r3, [r7, #36]	; 0x24
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	330c      	adds	r3, #12
 800595c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800595e:	623a      	str	r2, [r7, #32]
 8005960:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005962:	69f9      	ldr	r1, [r7, #28]
 8005964:	6a3a      	ldr	r2, [r7, #32]
 8005966:	e841 2300 	strex	r3, r2, [r1]
 800596a:	61bb      	str	r3, [r7, #24]
   return(result);
 800596c:	69bb      	ldr	r3, [r7, #24]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d1e5      	bne.n	800593e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f003 0310 	and.w	r3, r3, #16
 800597c:	2b10      	cmp	r3, #16
 800597e:	d10a      	bne.n	8005996 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005980:	2300      	movs	r3, #0
 8005982:	60fb      	str	r3, [r7, #12]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	60fb      	str	r3, [r7, #12]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	60fb      	str	r3, [r7, #12]
 8005994:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800599a:	4619      	mov	r1, r3
 800599c:	6878      	ldr	r0, [r7, #4]
 800599e:	f7ff fe29 	bl	80055f4 <HAL_UARTEx_RxEventCallback>
 80059a2:	e002      	b.n	80059aa <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80059a4:	6878      	ldr	r0, [r7, #4]
 80059a6:	f7fb fff3 	bl	8001990 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80059aa:	2300      	movs	r3, #0
 80059ac:	e002      	b.n	80059b4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80059ae:	2300      	movs	r3, #0
 80059b0:	e000      	b.n	80059b4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80059b2:	2302      	movs	r3, #2
  }
}
 80059b4:	4618      	mov	r0, r3
 80059b6:	3730      	adds	r7, #48	; 0x30
 80059b8:	46bd      	mov	sp, r7
 80059ba:	bd80      	pop	{r7, pc}

080059bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80059bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059c0:	b0c0      	sub	sp, #256	; 0x100
 80059c2:	af00      	add	r7, sp, #0
 80059c4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80059c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	691b      	ldr	r3, [r3, #16]
 80059d0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80059d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059d8:	68d9      	ldr	r1, [r3, #12]
 80059da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059de:	681a      	ldr	r2, [r3, #0]
 80059e0:	ea40 0301 	orr.w	r3, r0, r1
 80059e4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80059e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059ea:	689a      	ldr	r2, [r3, #8]
 80059ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059f0:	691b      	ldr	r3, [r3, #16]
 80059f2:	431a      	orrs	r2, r3
 80059f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059f8:	695b      	ldr	r3, [r3, #20]
 80059fa:	431a      	orrs	r2, r3
 80059fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a00:	69db      	ldr	r3, [r3, #28]
 8005a02:	4313      	orrs	r3, r2
 8005a04:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005a08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	68db      	ldr	r3, [r3, #12]
 8005a10:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005a14:	f021 010c 	bic.w	r1, r1, #12
 8005a18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a1c:	681a      	ldr	r2, [r3, #0]
 8005a1e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005a22:	430b      	orrs	r3, r1
 8005a24:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	695b      	ldr	r3, [r3, #20]
 8005a2e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005a32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a36:	6999      	ldr	r1, [r3, #24]
 8005a38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	ea40 0301 	orr.w	r3, r0, r1
 8005a42:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a48:	681a      	ldr	r2, [r3, #0]
 8005a4a:	4b8f      	ldr	r3, [pc, #572]	; (8005c88 <UART_SetConfig+0x2cc>)
 8005a4c:	429a      	cmp	r2, r3
 8005a4e:	d005      	beq.n	8005a5c <UART_SetConfig+0xa0>
 8005a50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a54:	681a      	ldr	r2, [r3, #0]
 8005a56:	4b8d      	ldr	r3, [pc, #564]	; (8005c8c <UART_SetConfig+0x2d0>)
 8005a58:	429a      	cmp	r2, r3
 8005a5a:	d104      	bne.n	8005a66 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005a5c:	f7fe f9c0 	bl	8003de0 <HAL_RCC_GetPCLK2Freq>
 8005a60:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005a64:	e003      	b.n	8005a6e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005a66:	f7fe f9a7 	bl	8003db8 <HAL_RCC_GetPCLK1Freq>
 8005a6a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a72:	69db      	ldr	r3, [r3, #28]
 8005a74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a78:	f040 810c 	bne.w	8005c94 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005a7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005a80:	2200      	movs	r2, #0
 8005a82:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005a86:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005a8a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005a8e:	4622      	mov	r2, r4
 8005a90:	462b      	mov	r3, r5
 8005a92:	1891      	adds	r1, r2, r2
 8005a94:	65b9      	str	r1, [r7, #88]	; 0x58
 8005a96:	415b      	adcs	r3, r3
 8005a98:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005a9a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005a9e:	4621      	mov	r1, r4
 8005aa0:	eb12 0801 	adds.w	r8, r2, r1
 8005aa4:	4629      	mov	r1, r5
 8005aa6:	eb43 0901 	adc.w	r9, r3, r1
 8005aaa:	f04f 0200 	mov.w	r2, #0
 8005aae:	f04f 0300 	mov.w	r3, #0
 8005ab2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005ab6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005aba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005abe:	4690      	mov	r8, r2
 8005ac0:	4699      	mov	r9, r3
 8005ac2:	4623      	mov	r3, r4
 8005ac4:	eb18 0303 	adds.w	r3, r8, r3
 8005ac8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005acc:	462b      	mov	r3, r5
 8005ace:	eb49 0303 	adc.w	r3, r9, r3
 8005ad2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005ad6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ada:	685b      	ldr	r3, [r3, #4]
 8005adc:	2200      	movs	r2, #0
 8005ade:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005ae2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005ae6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005aea:	460b      	mov	r3, r1
 8005aec:	18db      	adds	r3, r3, r3
 8005aee:	653b      	str	r3, [r7, #80]	; 0x50
 8005af0:	4613      	mov	r3, r2
 8005af2:	eb42 0303 	adc.w	r3, r2, r3
 8005af6:	657b      	str	r3, [r7, #84]	; 0x54
 8005af8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005afc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005b00:	f7fb f8c2 	bl	8000c88 <__aeabi_uldivmod>
 8005b04:	4602      	mov	r2, r0
 8005b06:	460b      	mov	r3, r1
 8005b08:	4b61      	ldr	r3, [pc, #388]	; (8005c90 <UART_SetConfig+0x2d4>)
 8005b0a:	fba3 2302 	umull	r2, r3, r3, r2
 8005b0e:	095b      	lsrs	r3, r3, #5
 8005b10:	011c      	lsls	r4, r3, #4
 8005b12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b16:	2200      	movs	r2, #0
 8005b18:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005b1c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005b20:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005b24:	4642      	mov	r2, r8
 8005b26:	464b      	mov	r3, r9
 8005b28:	1891      	adds	r1, r2, r2
 8005b2a:	64b9      	str	r1, [r7, #72]	; 0x48
 8005b2c:	415b      	adcs	r3, r3
 8005b2e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b30:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005b34:	4641      	mov	r1, r8
 8005b36:	eb12 0a01 	adds.w	sl, r2, r1
 8005b3a:	4649      	mov	r1, r9
 8005b3c:	eb43 0b01 	adc.w	fp, r3, r1
 8005b40:	f04f 0200 	mov.w	r2, #0
 8005b44:	f04f 0300 	mov.w	r3, #0
 8005b48:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005b4c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005b50:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005b54:	4692      	mov	sl, r2
 8005b56:	469b      	mov	fp, r3
 8005b58:	4643      	mov	r3, r8
 8005b5a:	eb1a 0303 	adds.w	r3, sl, r3
 8005b5e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005b62:	464b      	mov	r3, r9
 8005b64:	eb4b 0303 	adc.w	r3, fp, r3
 8005b68:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005b6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b70:	685b      	ldr	r3, [r3, #4]
 8005b72:	2200      	movs	r2, #0
 8005b74:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005b78:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005b7c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005b80:	460b      	mov	r3, r1
 8005b82:	18db      	adds	r3, r3, r3
 8005b84:	643b      	str	r3, [r7, #64]	; 0x40
 8005b86:	4613      	mov	r3, r2
 8005b88:	eb42 0303 	adc.w	r3, r2, r3
 8005b8c:	647b      	str	r3, [r7, #68]	; 0x44
 8005b8e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005b92:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005b96:	f7fb f877 	bl	8000c88 <__aeabi_uldivmod>
 8005b9a:	4602      	mov	r2, r0
 8005b9c:	460b      	mov	r3, r1
 8005b9e:	4611      	mov	r1, r2
 8005ba0:	4b3b      	ldr	r3, [pc, #236]	; (8005c90 <UART_SetConfig+0x2d4>)
 8005ba2:	fba3 2301 	umull	r2, r3, r3, r1
 8005ba6:	095b      	lsrs	r3, r3, #5
 8005ba8:	2264      	movs	r2, #100	; 0x64
 8005baa:	fb02 f303 	mul.w	r3, r2, r3
 8005bae:	1acb      	subs	r3, r1, r3
 8005bb0:	00db      	lsls	r3, r3, #3
 8005bb2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005bb6:	4b36      	ldr	r3, [pc, #216]	; (8005c90 <UART_SetConfig+0x2d4>)
 8005bb8:	fba3 2302 	umull	r2, r3, r3, r2
 8005bbc:	095b      	lsrs	r3, r3, #5
 8005bbe:	005b      	lsls	r3, r3, #1
 8005bc0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005bc4:	441c      	add	r4, r3
 8005bc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005bca:	2200      	movs	r2, #0
 8005bcc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005bd0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005bd4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005bd8:	4642      	mov	r2, r8
 8005bda:	464b      	mov	r3, r9
 8005bdc:	1891      	adds	r1, r2, r2
 8005bde:	63b9      	str	r1, [r7, #56]	; 0x38
 8005be0:	415b      	adcs	r3, r3
 8005be2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005be4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005be8:	4641      	mov	r1, r8
 8005bea:	1851      	adds	r1, r2, r1
 8005bec:	6339      	str	r1, [r7, #48]	; 0x30
 8005bee:	4649      	mov	r1, r9
 8005bf0:	414b      	adcs	r3, r1
 8005bf2:	637b      	str	r3, [r7, #52]	; 0x34
 8005bf4:	f04f 0200 	mov.w	r2, #0
 8005bf8:	f04f 0300 	mov.w	r3, #0
 8005bfc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005c00:	4659      	mov	r1, fp
 8005c02:	00cb      	lsls	r3, r1, #3
 8005c04:	4651      	mov	r1, sl
 8005c06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c0a:	4651      	mov	r1, sl
 8005c0c:	00ca      	lsls	r2, r1, #3
 8005c0e:	4610      	mov	r0, r2
 8005c10:	4619      	mov	r1, r3
 8005c12:	4603      	mov	r3, r0
 8005c14:	4642      	mov	r2, r8
 8005c16:	189b      	adds	r3, r3, r2
 8005c18:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005c1c:	464b      	mov	r3, r9
 8005c1e:	460a      	mov	r2, r1
 8005c20:	eb42 0303 	adc.w	r3, r2, r3
 8005c24:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005c34:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005c38:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005c3c:	460b      	mov	r3, r1
 8005c3e:	18db      	adds	r3, r3, r3
 8005c40:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c42:	4613      	mov	r3, r2
 8005c44:	eb42 0303 	adc.w	r3, r2, r3
 8005c48:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c4a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005c4e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005c52:	f7fb f819 	bl	8000c88 <__aeabi_uldivmod>
 8005c56:	4602      	mov	r2, r0
 8005c58:	460b      	mov	r3, r1
 8005c5a:	4b0d      	ldr	r3, [pc, #52]	; (8005c90 <UART_SetConfig+0x2d4>)
 8005c5c:	fba3 1302 	umull	r1, r3, r3, r2
 8005c60:	095b      	lsrs	r3, r3, #5
 8005c62:	2164      	movs	r1, #100	; 0x64
 8005c64:	fb01 f303 	mul.w	r3, r1, r3
 8005c68:	1ad3      	subs	r3, r2, r3
 8005c6a:	00db      	lsls	r3, r3, #3
 8005c6c:	3332      	adds	r3, #50	; 0x32
 8005c6e:	4a08      	ldr	r2, [pc, #32]	; (8005c90 <UART_SetConfig+0x2d4>)
 8005c70:	fba2 2303 	umull	r2, r3, r2, r3
 8005c74:	095b      	lsrs	r3, r3, #5
 8005c76:	f003 0207 	and.w	r2, r3, #7
 8005c7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4422      	add	r2, r4
 8005c82:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005c84:	e105      	b.n	8005e92 <UART_SetConfig+0x4d6>
 8005c86:	bf00      	nop
 8005c88:	40011000 	.word	0x40011000
 8005c8c:	40011400 	.word	0x40011400
 8005c90:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005c94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c98:	2200      	movs	r2, #0
 8005c9a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005c9e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005ca2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005ca6:	4642      	mov	r2, r8
 8005ca8:	464b      	mov	r3, r9
 8005caa:	1891      	adds	r1, r2, r2
 8005cac:	6239      	str	r1, [r7, #32]
 8005cae:	415b      	adcs	r3, r3
 8005cb0:	627b      	str	r3, [r7, #36]	; 0x24
 8005cb2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005cb6:	4641      	mov	r1, r8
 8005cb8:	1854      	adds	r4, r2, r1
 8005cba:	4649      	mov	r1, r9
 8005cbc:	eb43 0501 	adc.w	r5, r3, r1
 8005cc0:	f04f 0200 	mov.w	r2, #0
 8005cc4:	f04f 0300 	mov.w	r3, #0
 8005cc8:	00eb      	lsls	r3, r5, #3
 8005cca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005cce:	00e2      	lsls	r2, r4, #3
 8005cd0:	4614      	mov	r4, r2
 8005cd2:	461d      	mov	r5, r3
 8005cd4:	4643      	mov	r3, r8
 8005cd6:	18e3      	adds	r3, r4, r3
 8005cd8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005cdc:	464b      	mov	r3, r9
 8005cde:	eb45 0303 	adc.w	r3, r5, r3
 8005ce2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005ce6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cea:	685b      	ldr	r3, [r3, #4]
 8005cec:	2200      	movs	r2, #0
 8005cee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005cf2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005cf6:	f04f 0200 	mov.w	r2, #0
 8005cfa:	f04f 0300 	mov.w	r3, #0
 8005cfe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005d02:	4629      	mov	r1, r5
 8005d04:	008b      	lsls	r3, r1, #2
 8005d06:	4621      	mov	r1, r4
 8005d08:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d0c:	4621      	mov	r1, r4
 8005d0e:	008a      	lsls	r2, r1, #2
 8005d10:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005d14:	f7fa ffb8 	bl	8000c88 <__aeabi_uldivmod>
 8005d18:	4602      	mov	r2, r0
 8005d1a:	460b      	mov	r3, r1
 8005d1c:	4b60      	ldr	r3, [pc, #384]	; (8005ea0 <UART_SetConfig+0x4e4>)
 8005d1e:	fba3 2302 	umull	r2, r3, r3, r2
 8005d22:	095b      	lsrs	r3, r3, #5
 8005d24:	011c      	lsls	r4, r3, #4
 8005d26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005d30:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005d34:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005d38:	4642      	mov	r2, r8
 8005d3a:	464b      	mov	r3, r9
 8005d3c:	1891      	adds	r1, r2, r2
 8005d3e:	61b9      	str	r1, [r7, #24]
 8005d40:	415b      	adcs	r3, r3
 8005d42:	61fb      	str	r3, [r7, #28]
 8005d44:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005d48:	4641      	mov	r1, r8
 8005d4a:	1851      	adds	r1, r2, r1
 8005d4c:	6139      	str	r1, [r7, #16]
 8005d4e:	4649      	mov	r1, r9
 8005d50:	414b      	adcs	r3, r1
 8005d52:	617b      	str	r3, [r7, #20]
 8005d54:	f04f 0200 	mov.w	r2, #0
 8005d58:	f04f 0300 	mov.w	r3, #0
 8005d5c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005d60:	4659      	mov	r1, fp
 8005d62:	00cb      	lsls	r3, r1, #3
 8005d64:	4651      	mov	r1, sl
 8005d66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d6a:	4651      	mov	r1, sl
 8005d6c:	00ca      	lsls	r2, r1, #3
 8005d6e:	4610      	mov	r0, r2
 8005d70:	4619      	mov	r1, r3
 8005d72:	4603      	mov	r3, r0
 8005d74:	4642      	mov	r2, r8
 8005d76:	189b      	adds	r3, r3, r2
 8005d78:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005d7c:	464b      	mov	r3, r9
 8005d7e:	460a      	mov	r2, r1
 8005d80:	eb42 0303 	adc.w	r3, r2, r3
 8005d84:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005d88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d8c:	685b      	ldr	r3, [r3, #4]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	67bb      	str	r3, [r7, #120]	; 0x78
 8005d92:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005d94:	f04f 0200 	mov.w	r2, #0
 8005d98:	f04f 0300 	mov.w	r3, #0
 8005d9c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005da0:	4649      	mov	r1, r9
 8005da2:	008b      	lsls	r3, r1, #2
 8005da4:	4641      	mov	r1, r8
 8005da6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005daa:	4641      	mov	r1, r8
 8005dac:	008a      	lsls	r2, r1, #2
 8005dae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005db2:	f7fa ff69 	bl	8000c88 <__aeabi_uldivmod>
 8005db6:	4602      	mov	r2, r0
 8005db8:	460b      	mov	r3, r1
 8005dba:	4b39      	ldr	r3, [pc, #228]	; (8005ea0 <UART_SetConfig+0x4e4>)
 8005dbc:	fba3 1302 	umull	r1, r3, r3, r2
 8005dc0:	095b      	lsrs	r3, r3, #5
 8005dc2:	2164      	movs	r1, #100	; 0x64
 8005dc4:	fb01 f303 	mul.w	r3, r1, r3
 8005dc8:	1ad3      	subs	r3, r2, r3
 8005dca:	011b      	lsls	r3, r3, #4
 8005dcc:	3332      	adds	r3, #50	; 0x32
 8005dce:	4a34      	ldr	r2, [pc, #208]	; (8005ea0 <UART_SetConfig+0x4e4>)
 8005dd0:	fba2 2303 	umull	r2, r3, r2, r3
 8005dd4:	095b      	lsrs	r3, r3, #5
 8005dd6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005dda:	441c      	add	r4, r3
 8005ddc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005de0:	2200      	movs	r2, #0
 8005de2:	673b      	str	r3, [r7, #112]	; 0x70
 8005de4:	677a      	str	r2, [r7, #116]	; 0x74
 8005de6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005dea:	4642      	mov	r2, r8
 8005dec:	464b      	mov	r3, r9
 8005dee:	1891      	adds	r1, r2, r2
 8005df0:	60b9      	str	r1, [r7, #8]
 8005df2:	415b      	adcs	r3, r3
 8005df4:	60fb      	str	r3, [r7, #12]
 8005df6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005dfa:	4641      	mov	r1, r8
 8005dfc:	1851      	adds	r1, r2, r1
 8005dfe:	6039      	str	r1, [r7, #0]
 8005e00:	4649      	mov	r1, r9
 8005e02:	414b      	adcs	r3, r1
 8005e04:	607b      	str	r3, [r7, #4]
 8005e06:	f04f 0200 	mov.w	r2, #0
 8005e0a:	f04f 0300 	mov.w	r3, #0
 8005e0e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005e12:	4659      	mov	r1, fp
 8005e14:	00cb      	lsls	r3, r1, #3
 8005e16:	4651      	mov	r1, sl
 8005e18:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e1c:	4651      	mov	r1, sl
 8005e1e:	00ca      	lsls	r2, r1, #3
 8005e20:	4610      	mov	r0, r2
 8005e22:	4619      	mov	r1, r3
 8005e24:	4603      	mov	r3, r0
 8005e26:	4642      	mov	r2, r8
 8005e28:	189b      	adds	r3, r3, r2
 8005e2a:	66bb      	str	r3, [r7, #104]	; 0x68
 8005e2c:	464b      	mov	r3, r9
 8005e2e:	460a      	mov	r2, r1
 8005e30:	eb42 0303 	adc.w	r3, r2, r3
 8005e34:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005e36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e3a:	685b      	ldr	r3, [r3, #4]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	663b      	str	r3, [r7, #96]	; 0x60
 8005e40:	667a      	str	r2, [r7, #100]	; 0x64
 8005e42:	f04f 0200 	mov.w	r2, #0
 8005e46:	f04f 0300 	mov.w	r3, #0
 8005e4a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005e4e:	4649      	mov	r1, r9
 8005e50:	008b      	lsls	r3, r1, #2
 8005e52:	4641      	mov	r1, r8
 8005e54:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e58:	4641      	mov	r1, r8
 8005e5a:	008a      	lsls	r2, r1, #2
 8005e5c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005e60:	f7fa ff12 	bl	8000c88 <__aeabi_uldivmod>
 8005e64:	4602      	mov	r2, r0
 8005e66:	460b      	mov	r3, r1
 8005e68:	4b0d      	ldr	r3, [pc, #52]	; (8005ea0 <UART_SetConfig+0x4e4>)
 8005e6a:	fba3 1302 	umull	r1, r3, r3, r2
 8005e6e:	095b      	lsrs	r3, r3, #5
 8005e70:	2164      	movs	r1, #100	; 0x64
 8005e72:	fb01 f303 	mul.w	r3, r1, r3
 8005e76:	1ad3      	subs	r3, r2, r3
 8005e78:	011b      	lsls	r3, r3, #4
 8005e7a:	3332      	adds	r3, #50	; 0x32
 8005e7c:	4a08      	ldr	r2, [pc, #32]	; (8005ea0 <UART_SetConfig+0x4e4>)
 8005e7e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e82:	095b      	lsrs	r3, r3, #5
 8005e84:	f003 020f 	and.w	r2, r3, #15
 8005e88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	4422      	add	r2, r4
 8005e90:	609a      	str	r2, [r3, #8]
}
 8005e92:	bf00      	nop
 8005e94:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005e9e:	bf00      	nop
 8005ea0:	51eb851f 	.word	0x51eb851f

08005ea4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b083      	sub	sp, #12
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	f103 0208 	add.w	r2, r3, #8
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005ebc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	f103 0208 	add.w	r2, r3, #8
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	f103 0208 	add.w	r2, r3, #8
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005ed8:	bf00      	nop
 8005eda:	370c      	adds	r7, #12
 8005edc:	46bd      	mov	sp, r7
 8005ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee2:	4770      	bx	lr

08005ee4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b083      	sub	sp, #12
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2200      	movs	r2, #0
 8005ef0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005ef2:	bf00      	nop
 8005ef4:	370c      	adds	r7, #12
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efc:	4770      	bx	lr

08005efe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005efe:	b480      	push	{r7}
 8005f00:	b085      	sub	sp, #20
 8005f02:	af00      	add	r7, sp, #0
 8005f04:	6078      	str	r0, [r7, #4]
 8005f06:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	685b      	ldr	r3, [r3, #4]
 8005f0c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	68fa      	ldr	r2, [r7, #12]
 8005f12:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	689a      	ldr	r2, [r3, #8]
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	689b      	ldr	r3, [r3, #8]
 8005f20:	683a      	ldr	r2, [r7, #0]
 8005f22:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	683a      	ldr	r2, [r7, #0]
 8005f28:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	687a      	ldr	r2, [r7, #4]
 8005f2e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	1c5a      	adds	r2, r3, #1
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	601a      	str	r2, [r3, #0]
}
 8005f3a:	bf00      	nop
 8005f3c:	3714      	adds	r7, #20
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f44:	4770      	bx	lr

08005f46 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005f46:	b480      	push	{r7}
 8005f48:	b085      	sub	sp, #20
 8005f4a:	af00      	add	r7, sp, #0
 8005f4c:	6078      	str	r0, [r7, #4]
 8005f4e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005f56:	68bb      	ldr	r3, [r7, #8]
 8005f58:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005f5c:	d103      	bne.n	8005f66 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	691b      	ldr	r3, [r3, #16]
 8005f62:	60fb      	str	r3, [r7, #12]
 8005f64:	e00c      	b.n	8005f80 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	3308      	adds	r3, #8
 8005f6a:	60fb      	str	r3, [r7, #12]
 8005f6c:	e002      	b.n	8005f74 <vListInsert+0x2e>
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	685b      	ldr	r3, [r3, #4]
 8005f72:	60fb      	str	r3, [r7, #12]
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	685b      	ldr	r3, [r3, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	68ba      	ldr	r2, [r7, #8]
 8005f7c:	429a      	cmp	r2, r3
 8005f7e:	d2f6      	bcs.n	8005f6e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	685a      	ldr	r2, [r3, #4]
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	685b      	ldr	r3, [r3, #4]
 8005f8c:	683a      	ldr	r2, [r7, #0]
 8005f8e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	68fa      	ldr	r2, [r7, #12]
 8005f94:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	683a      	ldr	r2, [r7, #0]
 8005f9a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	687a      	ldr	r2, [r7, #4]
 8005fa0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	1c5a      	adds	r2, r3, #1
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	601a      	str	r2, [r3, #0]
}
 8005fac:	bf00      	nop
 8005fae:	3714      	adds	r7, #20
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb6:	4770      	bx	lr

08005fb8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b085      	sub	sp, #20
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	691b      	ldr	r3, [r3, #16]
 8005fc4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	685b      	ldr	r3, [r3, #4]
 8005fca:	687a      	ldr	r2, [r7, #4]
 8005fcc:	6892      	ldr	r2, [r2, #8]
 8005fce:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	689b      	ldr	r3, [r3, #8]
 8005fd4:	687a      	ldr	r2, [r7, #4]
 8005fd6:	6852      	ldr	r2, [r2, #4]
 8005fd8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	687a      	ldr	r2, [r7, #4]
 8005fe0:	429a      	cmp	r2, r3
 8005fe2:	d103      	bne.n	8005fec <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	689a      	ldr	r2, [r3, #8]
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2200      	movs	r2, #0
 8005ff0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	1e5a      	subs	r2, r3, #1
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
}
 8006000:	4618      	mov	r0, r3
 8006002:	3714      	adds	r7, #20
 8006004:	46bd      	mov	sp, r7
 8006006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600a:	4770      	bx	lr

0800600c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b084      	sub	sp, #16
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
 8006014:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d10a      	bne.n	8006036 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006020:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006024:	f383 8811 	msr	BASEPRI, r3
 8006028:	f3bf 8f6f 	isb	sy
 800602c:	f3bf 8f4f 	dsb	sy
 8006030:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006032:	bf00      	nop
 8006034:	e7fe      	b.n	8006034 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006036:	f001 ffd5 	bl	8007fe4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681a      	ldr	r2, [r3, #0]
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006042:	68f9      	ldr	r1, [r7, #12]
 8006044:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006046:	fb01 f303 	mul.w	r3, r1, r3
 800604a:	441a      	add	r2, r3
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	2200      	movs	r2, #0
 8006054:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681a      	ldr	r2, [r3, #0]
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681a      	ldr	r2, [r3, #0]
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006066:	3b01      	subs	r3, #1
 8006068:	68f9      	ldr	r1, [r7, #12]
 800606a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800606c:	fb01 f303 	mul.w	r3, r1, r3
 8006070:	441a      	add	r2, r3
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	22ff      	movs	r2, #255	; 0xff
 800607a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	22ff      	movs	r2, #255	; 0xff
 8006082:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d114      	bne.n	80060b6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	691b      	ldr	r3, [r3, #16]
 8006090:	2b00      	cmp	r3, #0
 8006092:	d01a      	beq.n	80060ca <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	3310      	adds	r3, #16
 8006098:	4618      	mov	r0, r3
 800609a:	f001 f8bf 	bl	800721c <xTaskRemoveFromEventList>
 800609e:	4603      	mov	r3, r0
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d012      	beq.n	80060ca <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80060a4:	4b0c      	ldr	r3, [pc, #48]	; (80060d8 <xQueueGenericReset+0xcc>)
 80060a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80060aa:	601a      	str	r2, [r3, #0]
 80060ac:	f3bf 8f4f 	dsb	sy
 80060b0:	f3bf 8f6f 	isb	sy
 80060b4:	e009      	b.n	80060ca <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	3310      	adds	r3, #16
 80060ba:	4618      	mov	r0, r3
 80060bc:	f7ff fef2 	bl	8005ea4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	3324      	adds	r3, #36	; 0x24
 80060c4:	4618      	mov	r0, r3
 80060c6:	f7ff feed 	bl	8005ea4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80060ca:	f001 ffbb 	bl	8008044 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80060ce:	2301      	movs	r3, #1
}
 80060d0:	4618      	mov	r0, r3
 80060d2:	3710      	adds	r7, #16
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bd80      	pop	{r7, pc}
 80060d8:	e000ed04 	.word	0xe000ed04

080060dc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b08a      	sub	sp, #40	; 0x28
 80060e0:	af02      	add	r7, sp, #8
 80060e2:	60f8      	str	r0, [r7, #12]
 80060e4:	60b9      	str	r1, [r7, #8]
 80060e6:	4613      	mov	r3, r2
 80060e8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d10a      	bne.n	8006106 <xQueueGenericCreate+0x2a>
	__asm volatile
 80060f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060f4:	f383 8811 	msr	BASEPRI, r3
 80060f8:	f3bf 8f6f 	isb	sy
 80060fc:	f3bf 8f4f 	dsb	sy
 8006100:	613b      	str	r3, [r7, #16]
}
 8006102:	bf00      	nop
 8006104:	e7fe      	b.n	8006104 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d102      	bne.n	8006112 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800610c:	2300      	movs	r3, #0
 800610e:	61fb      	str	r3, [r7, #28]
 8006110:	e004      	b.n	800611c <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	68ba      	ldr	r2, [r7, #8]
 8006116:	fb02 f303 	mul.w	r3, r2, r3
 800611a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800611c:	69fb      	ldr	r3, [r7, #28]
 800611e:	3350      	adds	r3, #80	; 0x50
 8006120:	4618      	mov	r0, r3
 8006122:	f002 f881 	bl	8008228 <pvPortMalloc>
 8006126:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006128:	69bb      	ldr	r3, [r7, #24]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d00d      	beq.n	800614a <xQueueGenericCreate+0x6e>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800612e:	69bb      	ldr	r3, [r7, #24]
 8006130:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006132:	697b      	ldr	r3, [r7, #20]
 8006134:	3350      	adds	r3, #80	; 0x50
 8006136:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006138:	79fa      	ldrb	r2, [r7, #7]
 800613a:	69bb      	ldr	r3, [r7, #24]
 800613c:	9300      	str	r3, [sp, #0]
 800613e:	4613      	mov	r3, r2
 8006140:	697a      	ldr	r2, [r7, #20]
 8006142:	68b9      	ldr	r1, [r7, #8]
 8006144:	68f8      	ldr	r0, [r7, #12]
 8006146:	f000 f805 	bl	8006154 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800614a:	69bb      	ldr	r3, [r7, #24]
	}
 800614c:	4618      	mov	r0, r3
 800614e:	3720      	adds	r7, #32
 8006150:	46bd      	mov	sp, r7
 8006152:	bd80      	pop	{r7, pc}

08006154 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b084      	sub	sp, #16
 8006158:	af00      	add	r7, sp, #0
 800615a:	60f8      	str	r0, [r7, #12]
 800615c:	60b9      	str	r1, [r7, #8]
 800615e:	607a      	str	r2, [r7, #4]
 8006160:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	2b00      	cmp	r3, #0
 8006166:	d103      	bne.n	8006170 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006168:	69bb      	ldr	r3, [r7, #24]
 800616a:	69ba      	ldr	r2, [r7, #24]
 800616c:	601a      	str	r2, [r3, #0]
 800616e:	e002      	b.n	8006176 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006170:	69bb      	ldr	r3, [r7, #24]
 8006172:	687a      	ldr	r2, [r7, #4]
 8006174:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006176:	69bb      	ldr	r3, [r7, #24]
 8006178:	68fa      	ldr	r2, [r7, #12]
 800617a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800617c:	69bb      	ldr	r3, [r7, #24]
 800617e:	68ba      	ldr	r2, [r7, #8]
 8006180:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006182:	2101      	movs	r1, #1
 8006184:	69b8      	ldr	r0, [r7, #24]
 8006186:	f7ff ff41 	bl	800600c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800618a:	69bb      	ldr	r3, [r7, #24]
 800618c:	78fa      	ldrb	r2, [r7, #3]
 800618e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006192:	bf00      	nop
 8006194:	3710      	adds	r7, #16
 8006196:	46bd      	mov	sp, r7
 8006198:	bd80      	pop	{r7, pc}
	...

0800619c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b08e      	sub	sp, #56	; 0x38
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	60f8      	str	r0, [r7, #12]
 80061a4:	60b9      	str	r1, [r7, #8]
 80061a6:	607a      	str	r2, [r7, #4]
 80061a8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80061aa:	2300      	movs	r3, #0
 80061ac:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80061b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d10a      	bne.n	80061ce <xQueueGenericSend+0x32>
	__asm volatile
 80061b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061bc:	f383 8811 	msr	BASEPRI, r3
 80061c0:	f3bf 8f6f 	isb	sy
 80061c4:	f3bf 8f4f 	dsb	sy
 80061c8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80061ca:	bf00      	nop
 80061cc:	e7fe      	b.n	80061cc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d103      	bne.n	80061dc <xQueueGenericSend+0x40>
 80061d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d101      	bne.n	80061e0 <xQueueGenericSend+0x44>
 80061dc:	2301      	movs	r3, #1
 80061de:	e000      	b.n	80061e2 <xQueueGenericSend+0x46>
 80061e0:	2300      	movs	r3, #0
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d10a      	bne.n	80061fc <xQueueGenericSend+0x60>
	__asm volatile
 80061e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061ea:	f383 8811 	msr	BASEPRI, r3
 80061ee:	f3bf 8f6f 	isb	sy
 80061f2:	f3bf 8f4f 	dsb	sy
 80061f6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80061f8:	bf00      	nop
 80061fa:	e7fe      	b.n	80061fa <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	2b02      	cmp	r3, #2
 8006200:	d103      	bne.n	800620a <xQueueGenericSend+0x6e>
 8006202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006204:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006206:	2b01      	cmp	r3, #1
 8006208:	d101      	bne.n	800620e <xQueueGenericSend+0x72>
 800620a:	2301      	movs	r3, #1
 800620c:	e000      	b.n	8006210 <xQueueGenericSend+0x74>
 800620e:	2300      	movs	r3, #0
 8006210:	2b00      	cmp	r3, #0
 8006212:	d10a      	bne.n	800622a <xQueueGenericSend+0x8e>
	__asm volatile
 8006214:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006218:	f383 8811 	msr	BASEPRI, r3
 800621c:	f3bf 8f6f 	isb	sy
 8006220:	f3bf 8f4f 	dsb	sy
 8006224:	623b      	str	r3, [r7, #32]
}
 8006226:	bf00      	nop
 8006228:	e7fe      	b.n	8006228 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800622a:	f001 f993 	bl	8007554 <xTaskGetSchedulerState>
 800622e:	4603      	mov	r3, r0
 8006230:	2b00      	cmp	r3, #0
 8006232:	d102      	bne.n	800623a <xQueueGenericSend+0x9e>
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d101      	bne.n	800623e <xQueueGenericSend+0xa2>
 800623a:	2301      	movs	r3, #1
 800623c:	e000      	b.n	8006240 <xQueueGenericSend+0xa4>
 800623e:	2300      	movs	r3, #0
 8006240:	2b00      	cmp	r3, #0
 8006242:	d10a      	bne.n	800625a <xQueueGenericSend+0xbe>
	__asm volatile
 8006244:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006248:	f383 8811 	msr	BASEPRI, r3
 800624c:	f3bf 8f6f 	isb	sy
 8006250:	f3bf 8f4f 	dsb	sy
 8006254:	61fb      	str	r3, [r7, #28]
}
 8006256:	bf00      	nop
 8006258:	e7fe      	b.n	8006258 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800625a:	f001 fec3 	bl	8007fe4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800625e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006260:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006264:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006266:	429a      	cmp	r2, r3
 8006268:	d302      	bcc.n	8006270 <xQueueGenericSend+0xd4>
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	2b02      	cmp	r3, #2
 800626e:	d129      	bne.n	80062c4 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006270:	683a      	ldr	r2, [r7, #0]
 8006272:	68b9      	ldr	r1, [r7, #8]
 8006274:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006276:	f000 fa07 	bl	8006688 <prvCopyDataToQueue>
 800627a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800627c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800627e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006280:	2b00      	cmp	r3, #0
 8006282:	d010      	beq.n	80062a6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006286:	3324      	adds	r3, #36	; 0x24
 8006288:	4618      	mov	r0, r3
 800628a:	f000 ffc7 	bl	800721c <xTaskRemoveFromEventList>
 800628e:	4603      	mov	r3, r0
 8006290:	2b00      	cmp	r3, #0
 8006292:	d013      	beq.n	80062bc <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006294:	4b3f      	ldr	r3, [pc, #252]	; (8006394 <xQueueGenericSend+0x1f8>)
 8006296:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800629a:	601a      	str	r2, [r3, #0]
 800629c:	f3bf 8f4f 	dsb	sy
 80062a0:	f3bf 8f6f 	isb	sy
 80062a4:	e00a      	b.n	80062bc <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80062a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d007      	beq.n	80062bc <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80062ac:	4b39      	ldr	r3, [pc, #228]	; (8006394 <xQueueGenericSend+0x1f8>)
 80062ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062b2:	601a      	str	r2, [r3, #0]
 80062b4:	f3bf 8f4f 	dsb	sy
 80062b8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80062bc:	f001 fec2 	bl	8008044 <vPortExitCritical>
				return pdPASS;
 80062c0:	2301      	movs	r3, #1
 80062c2:	e063      	b.n	800638c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d103      	bne.n	80062d2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80062ca:	f001 febb 	bl	8008044 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80062ce:	2300      	movs	r3, #0
 80062d0:	e05c      	b.n	800638c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80062d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d106      	bne.n	80062e6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80062d8:	f107 0314 	add.w	r3, r7, #20
 80062dc:	4618      	mov	r0, r3
 80062de:	f000 ffff 	bl	80072e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80062e2:	2301      	movs	r3, #1
 80062e4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80062e6:	f001 fead 	bl	8008044 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80062ea:	f000 fd79 	bl	8006de0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80062ee:	f001 fe79 	bl	8007fe4 <vPortEnterCritical>
 80062f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062f4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80062f8:	b25b      	sxtb	r3, r3
 80062fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80062fe:	d103      	bne.n	8006308 <xQueueGenericSend+0x16c>
 8006300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006302:	2200      	movs	r2, #0
 8006304:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800630a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800630e:	b25b      	sxtb	r3, r3
 8006310:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006314:	d103      	bne.n	800631e <xQueueGenericSend+0x182>
 8006316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006318:	2200      	movs	r2, #0
 800631a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800631e:	f001 fe91 	bl	8008044 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006322:	1d3a      	adds	r2, r7, #4
 8006324:	f107 0314 	add.w	r3, r7, #20
 8006328:	4611      	mov	r1, r2
 800632a:	4618      	mov	r0, r3
 800632c:	f000 ffee 	bl	800730c <xTaskCheckForTimeOut>
 8006330:	4603      	mov	r3, r0
 8006332:	2b00      	cmp	r3, #0
 8006334:	d124      	bne.n	8006380 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006336:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006338:	f000 fa9e 	bl	8006878 <prvIsQueueFull>
 800633c:	4603      	mov	r3, r0
 800633e:	2b00      	cmp	r3, #0
 8006340:	d018      	beq.n	8006374 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006344:	3310      	adds	r3, #16
 8006346:	687a      	ldr	r2, [r7, #4]
 8006348:	4611      	mov	r1, r2
 800634a:	4618      	mov	r0, r3
 800634c:	f000 ff16 	bl	800717c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006350:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006352:	f000 fa29 	bl	80067a8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006356:	f000 fd51 	bl	8006dfc <xTaskResumeAll>
 800635a:	4603      	mov	r3, r0
 800635c:	2b00      	cmp	r3, #0
 800635e:	f47f af7c 	bne.w	800625a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006362:	4b0c      	ldr	r3, [pc, #48]	; (8006394 <xQueueGenericSend+0x1f8>)
 8006364:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006368:	601a      	str	r2, [r3, #0]
 800636a:	f3bf 8f4f 	dsb	sy
 800636e:	f3bf 8f6f 	isb	sy
 8006372:	e772      	b.n	800625a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006374:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006376:	f000 fa17 	bl	80067a8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800637a:	f000 fd3f 	bl	8006dfc <xTaskResumeAll>
 800637e:	e76c      	b.n	800625a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006380:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006382:	f000 fa11 	bl	80067a8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006386:	f000 fd39 	bl	8006dfc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800638a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800638c:	4618      	mov	r0, r3
 800638e:	3738      	adds	r7, #56	; 0x38
 8006390:	46bd      	mov	sp, r7
 8006392:	bd80      	pop	{r7, pc}
 8006394:	e000ed04 	.word	0xe000ed04

08006398 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b08e      	sub	sp, #56	; 0x38
 800639c:	af00      	add	r7, sp, #0
 800639e:	60f8      	str	r0, [r7, #12]
 80063a0:	60b9      	str	r1, [r7, #8]
 80063a2:	607a      	str	r2, [r7, #4]
 80063a4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80063aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d10a      	bne.n	80063c6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80063b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063b4:	f383 8811 	msr	BASEPRI, r3
 80063b8:	f3bf 8f6f 	isb	sy
 80063bc:	f3bf 8f4f 	dsb	sy
 80063c0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80063c2:	bf00      	nop
 80063c4:	e7fe      	b.n	80063c4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80063c6:	68bb      	ldr	r3, [r7, #8]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d103      	bne.n	80063d4 <xQueueGenericSendFromISR+0x3c>
 80063cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d101      	bne.n	80063d8 <xQueueGenericSendFromISR+0x40>
 80063d4:	2301      	movs	r3, #1
 80063d6:	e000      	b.n	80063da <xQueueGenericSendFromISR+0x42>
 80063d8:	2300      	movs	r3, #0
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d10a      	bne.n	80063f4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80063de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063e2:	f383 8811 	msr	BASEPRI, r3
 80063e6:	f3bf 8f6f 	isb	sy
 80063ea:	f3bf 8f4f 	dsb	sy
 80063ee:	623b      	str	r3, [r7, #32]
}
 80063f0:	bf00      	nop
 80063f2:	e7fe      	b.n	80063f2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	2b02      	cmp	r3, #2
 80063f8:	d103      	bne.n	8006402 <xQueueGenericSendFromISR+0x6a>
 80063fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063fe:	2b01      	cmp	r3, #1
 8006400:	d101      	bne.n	8006406 <xQueueGenericSendFromISR+0x6e>
 8006402:	2301      	movs	r3, #1
 8006404:	e000      	b.n	8006408 <xQueueGenericSendFromISR+0x70>
 8006406:	2300      	movs	r3, #0
 8006408:	2b00      	cmp	r3, #0
 800640a:	d10a      	bne.n	8006422 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800640c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006410:	f383 8811 	msr	BASEPRI, r3
 8006414:	f3bf 8f6f 	isb	sy
 8006418:	f3bf 8f4f 	dsb	sy
 800641c:	61fb      	str	r3, [r7, #28]
}
 800641e:	bf00      	nop
 8006420:	e7fe      	b.n	8006420 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006422:	f001 fec1 	bl	80081a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006426:	f3ef 8211 	mrs	r2, BASEPRI
 800642a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800642e:	f383 8811 	msr	BASEPRI, r3
 8006432:	f3bf 8f6f 	isb	sy
 8006436:	f3bf 8f4f 	dsb	sy
 800643a:	61ba      	str	r2, [r7, #24]
 800643c:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800643e:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006440:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006442:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006444:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006448:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800644a:	429a      	cmp	r2, r3
 800644c:	d302      	bcc.n	8006454 <xQueueGenericSendFromISR+0xbc>
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	2b02      	cmp	r3, #2
 8006452:	d12c      	bne.n	80064ae <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006456:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800645a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800645e:	683a      	ldr	r2, [r7, #0]
 8006460:	68b9      	ldr	r1, [r7, #8]
 8006462:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006464:	f000 f910 	bl	8006688 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006468:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800646c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006470:	d112      	bne.n	8006498 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006472:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006476:	2b00      	cmp	r3, #0
 8006478:	d016      	beq.n	80064a8 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800647a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800647c:	3324      	adds	r3, #36	; 0x24
 800647e:	4618      	mov	r0, r3
 8006480:	f000 fecc 	bl	800721c <xTaskRemoveFromEventList>
 8006484:	4603      	mov	r3, r0
 8006486:	2b00      	cmp	r3, #0
 8006488:	d00e      	beq.n	80064a8 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d00b      	beq.n	80064a8 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2201      	movs	r2, #1
 8006494:	601a      	str	r2, [r3, #0]
 8006496:	e007      	b.n	80064a8 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006498:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800649c:	3301      	adds	r3, #1
 800649e:	b2db      	uxtb	r3, r3
 80064a0:	b25a      	sxtb	r2, r3
 80064a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80064a8:	2301      	movs	r3, #1
 80064aa:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80064ac:	e001      	b.n	80064b2 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80064ae:	2300      	movs	r3, #0
 80064b0:	637b      	str	r3, [r7, #52]	; 0x34
 80064b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064b4:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80064b6:	693b      	ldr	r3, [r7, #16]
 80064b8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80064bc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80064be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80064c0:	4618      	mov	r0, r3
 80064c2:	3738      	adds	r7, #56	; 0x38
 80064c4:	46bd      	mov	sp, r7
 80064c6:	bd80      	pop	{r7, pc}

080064c8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b08c      	sub	sp, #48	; 0x30
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	60f8      	str	r0, [r7, #12]
 80064d0:	60b9      	str	r1, [r7, #8]
 80064d2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80064d4:	2300      	movs	r3, #0
 80064d6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80064dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d10a      	bne.n	80064f8 <xQueueReceive+0x30>
	__asm volatile
 80064e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064e6:	f383 8811 	msr	BASEPRI, r3
 80064ea:	f3bf 8f6f 	isb	sy
 80064ee:	f3bf 8f4f 	dsb	sy
 80064f2:	623b      	str	r3, [r7, #32]
}
 80064f4:	bf00      	nop
 80064f6:	e7fe      	b.n	80064f6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d103      	bne.n	8006506 <xQueueReceive+0x3e>
 80064fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006502:	2b00      	cmp	r3, #0
 8006504:	d101      	bne.n	800650a <xQueueReceive+0x42>
 8006506:	2301      	movs	r3, #1
 8006508:	e000      	b.n	800650c <xQueueReceive+0x44>
 800650a:	2300      	movs	r3, #0
 800650c:	2b00      	cmp	r3, #0
 800650e:	d10a      	bne.n	8006526 <xQueueReceive+0x5e>
	__asm volatile
 8006510:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006514:	f383 8811 	msr	BASEPRI, r3
 8006518:	f3bf 8f6f 	isb	sy
 800651c:	f3bf 8f4f 	dsb	sy
 8006520:	61fb      	str	r3, [r7, #28]
}
 8006522:	bf00      	nop
 8006524:	e7fe      	b.n	8006524 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006526:	f001 f815 	bl	8007554 <xTaskGetSchedulerState>
 800652a:	4603      	mov	r3, r0
 800652c:	2b00      	cmp	r3, #0
 800652e:	d102      	bne.n	8006536 <xQueueReceive+0x6e>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d101      	bne.n	800653a <xQueueReceive+0x72>
 8006536:	2301      	movs	r3, #1
 8006538:	e000      	b.n	800653c <xQueueReceive+0x74>
 800653a:	2300      	movs	r3, #0
 800653c:	2b00      	cmp	r3, #0
 800653e:	d10a      	bne.n	8006556 <xQueueReceive+0x8e>
	__asm volatile
 8006540:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006544:	f383 8811 	msr	BASEPRI, r3
 8006548:	f3bf 8f6f 	isb	sy
 800654c:	f3bf 8f4f 	dsb	sy
 8006550:	61bb      	str	r3, [r7, #24]
}
 8006552:	bf00      	nop
 8006554:	e7fe      	b.n	8006554 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006556:	f001 fd45 	bl	8007fe4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800655a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800655c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800655e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006562:	2b00      	cmp	r3, #0
 8006564:	d01f      	beq.n	80065a6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006566:	68b9      	ldr	r1, [r7, #8]
 8006568:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800656a:	f000 f8f7 	bl	800675c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800656e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006570:	1e5a      	subs	r2, r3, #1
 8006572:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006574:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006578:	691b      	ldr	r3, [r3, #16]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d00f      	beq.n	800659e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800657e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006580:	3310      	adds	r3, #16
 8006582:	4618      	mov	r0, r3
 8006584:	f000 fe4a 	bl	800721c <xTaskRemoveFromEventList>
 8006588:	4603      	mov	r3, r0
 800658a:	2b00      	cmp	r3, #0
 800658c:	d007      	beq.n	800659e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800658e:	4b3d      	ldr	r3, [pc, #244]	; (8006684 <xQueueReceive+0x1bc>)
 8006590:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006594:	601a      	str	r2, [r3, #0]
 8006596:	f3bf 8f4f 	dsb	sy
 800659a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800659e:	f001 fd51 	bl	8008044 <vPortExitCritical>
				return pdPASS;
 80065a2:	2301      	movs	r3, #1
 80065a4:	e069      	b.n	800667a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d103      	bne.n	80065b4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80065ac:	f001 fd4a 	bl	8008044 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80065b0:	2300      	movs	r3, #0
 80065b2:	e062      	b.n	800667a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80065b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d106      	bne.n	80065c8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80065ba:	f107 0310 	add.w	r3, r7, #16
 80065be:	4618      	mov	r0, r3
 80065c0:	f000 fe8e 	bl	80072e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80065c4:	2301      	movs	r3, #1
 80065c6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80065c8:	f001 fd3c 	bl	8008044 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80065cc:	f000 fc08 	bl	8006de0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80065d0:	f001 fd08 	bl	8007fe4 <vPortEnterCritical>
 80065d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065d6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80065da:	b25b      	sxtb	r3, r3
 80065dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80065e0:	d103      	bne.n	80065ea <xQueueReceive+0x122>
 80065e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065e4:	2200      	movs	r2, #0
 80065e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80065ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80065f0:	b25b      	sxtb	r3, r3
 80065f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80065f6:	d103      	bne.n	8006600 <xQueueReceive+0x138>
 80065f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065fa:	2200      	movs	r2, #0
 80065fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006600:	f001 fd20 	bl	8008044 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006604:	1d3a      	adds	r2, r7, #4
 8006606:	f107 0310 	add.w	r3, r7, #16
 800660a:	4611      	mov	r1, r2
 800660c:	4618      	mov	r0, r3
 800660e:	f000 fe7d 	bl	800730c <xTaskCheckForTimeOut>
 8006612:	4603      	mov	r3, r0
 8006614:	2b00      	cmp	r3, #0
 8006616:	d123      	bne.n	8006660 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006618:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800661a:	f000 f917 	bl	800684c <prvIsQueueEmpty>
 800661e:	4603      	mov	r3, r0
 8006620:	2b00      	cmp	r3, #0
 8006622:	d017      	beq.n	8006654 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006626:	3324      	adds	r3, #36	; 0x24
 8006628:	687a      	ldr	r2, [r7, #4]
 800662a:	4611      	mov	r1, r2
 800662c:	4618      	mov	r0, r3
 800662e:	f000 fda5 	bl	800717c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006632:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006634:	f000 f8b8 	bl	80067a8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006638:	f000 fbe0 	bl	8006dfc <xTaskResumeAll>
 800663c:	4603      	mov	r3, r0
 800663e:	2b00      	cmp	r3, #0
 8006640:	d189      	bne.n	8006556 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8006642:	4b10      	ldr	r3, [pc, #64]	; (8006684 <xQueueReceive+0x1bc>)
 8006644:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006648:	601a      	str	r2, [r3, #0]
 800664a:	f3bf 8f4f 	dsb	sy
 800664e:	f3bf 8f6f 	isb	sy
 8006652:	e780      	b.n	8006556 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006654:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006656:	f000 f8a7 	bl	80067a8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800665a:	f000 fbcf 	bl	8006dfc <xTaskResumeAll>
 800665e:	e77a      	b.n	8006556 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006660:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006662:	f000 f8a1 	bl	80067a8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006666:	f000 fbc9 	bl	8006dfc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800666a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800666c:	f000 f8ee 	bl	800684c <prvIsQueueEmpty>
 8006670:	4603      	mov	r3, r0
 8006672:	2b00      	cmp	r3, #0
 8006674:	f43f af6f 	beq.w	8006556 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006678:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800667a:	4618      	mov	r0, r3
 800667c:	3730      	adds	r7, #48	; 0x30
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}
 8006682:	bf00      	nop
 8006684:	e000ed04 	.word	0xe000ed04

08006688 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b086      	sub	sp, #24
 800668c:	af00      	add	r7, sp, #0
 800668e:	60f8      	str	r0, [r7, #12]
 8006690:	60b9      	str	r1, [r7, #8]
 8006692:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006694:	2300      	movs	r3, #0
 8006696:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800669c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d10d      	bne.n	80066c2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d14d      	bne.n	800674a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	689b      	ldr	r3, [r3, #8]
 80066b2:	4618      	mov	r0, r3
 80066b4:	f000 ff6c 	bl	8007590 <xTaskPriorityDisinherit>
 80066b8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	2200      	movs	r2, #0
 80066be:	609a      	str	r2, [r3, #8]
 80066c0:	e043      	b.n	800674a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d119      	bne.n	80066fc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	6858      	ldr	r0, [r3, #4]
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066d0:	461a      	mov	r2, r3
 80066d2:	68b9      	ldr	r1, [r7, #8]
 80066d4:	f001 ffac 	bl	8008630 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	685a      	ldr	r2, [r3, #4]
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066e0:	441a      	add	r2, r3
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	685a      	ldr	r2, [r3, #4]
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	689b      	ldr	r3, [r3, #8]
 80066ee:	429a      	cmp	r2, r3
 80066f0:	d32b      	bcc.n	800674a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681a      	ldr	r2, [r3, #0]
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	605a      	str	r2, [r3, #4]
 80066fa:	e026      	b.n	800674a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	68d8      	ldr	r0, [r3, #12]
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006704:	461a      	mov	r2, r3
 8006706:	68b9      	ldr	r1, [r7, #8]
 8006708:	f001 ff92 	bl	8008630 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	68da      	ldr	r2, [r3, #12]
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006714:	425b      	negs	r3, r3
 8006716:	441a      	add	r2, r3
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	68da      	ldr	r2, [r3, #12]
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	429a      	cmp	r2, r3
 8006726:	d207      	bcs.n	8006738 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	689a      	ldr	r2, [r3, #8]
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006730:	425b      	negs	r3, r3
 8006732:	441a      	add	r2, r3
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2b02      	cmp	r3, #2
 800673c:	d105      	bne.n	800674a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800673e:	693b      	ldr	r3, [r7, #16]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d002      	beq.n	800674a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006744:	693b      	ldr	r3, [r7, #16]
 8006746:	3b01      	subs	r3, #1
 8006748:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	1c5a      	adds	r2, r3, #1
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006752:	697b      	ldr	r3, [r7, #20]
}
 8006754:	4618      	mov	r0, r3
 8006756:	3718      	adds	r7, #24
 8006758:	46bd      	mov	sp, r7
 800675a:	bd80      	pop	{r7, pc}

0800675c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b082      	sub	sp, #8
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
 8006764:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800676a:	2b00      	cmp	r3, #0
 800676c:	d018      	beq.n	80067a0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	68da      	ldr	r2, [r3, #12]
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006776:	441a      	add	r2, r3
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	68da      	ldr	r2, [r3, #12]
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	689b      	ldr	r3, [r3, #8]
 8006784:	429a      	cmp	r2, r3
 8006786:	d303      	bcc.n	8006790 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681a      	ldr	r2, [r3, #0]
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	68d9      	ldr	r1, [r3, #12]
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006798:	461a      	mov	r2, r3
 800679a:	6838      	ldr	r0, [r7, #0]
 800679c:	f001 ff48 	bl	8008630 <memcpy>
	}
}
 80067a0:	bf00      	nop
 80067a2:	3708      	adds	r7, #8
 80067a4:	46bd      	mov	sp, r7
 80067a6:	bd80      	pop	{r7, pc}

080067a8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b084      	sub	sp, #16
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80067b0:	f001 fc18 	bl	8007fe4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80067ba:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80067bc:	e011      	b.n	80067e2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d012      	beq.n	80067ec <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	3324      	adds	r3, #36	; 0x24
 80067ca:	4618      	mov	r0, r3
 80067cc:	f000 fd26 	bl	800721c <xTaskRemoveFromEventList>
 80067d0:	4603      	mov	r3, r0
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d001      	beq.n	80067da <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80067d6:	f000 fdfb 	bl	80073d0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80067da:	7bfb      	ldrb	r3, [r7, #15]
 80067dc:	3b01      	subs	r3, #1
 80067de:	b2db      	uxtb	r3, r3
 80067e0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80067e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	dce9      	bgt.n	80067be <prvUnlockQueue+0x16>
 80067ea:	e000      	b.n	80067ee <prvUnlockQueue+0x46>
					break;
 80067ec:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	22ff      	movs	r2, #255	; 0xff
 80067f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80067f6:	f001 fc25 	bl	8008044 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80067fa:	f001 fbf3 	bl	8007fe4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006804:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006806:	e011      	b.n	800682c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	691b      	ldr	r3, [r3, #16]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d012      	beq.n	8006836 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	3310      	adds	r3, #16
 8006814:	4618      	mov	r0, r3
 8006816:	f000 fd01 	bl	800721c <xTaskRemoveFromEventList>
 800681a:	4603      	mov	r3, r0
 800681c:	2b00      	cmp	r3, #0
 800681e:	d001      	beq.n	8006824 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006820:	f000 fdd6 	bl	80073d0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006824:	7bbb      	ldrb	r3, [r7, #14]
 8006826:	3b01      	subs	r3, #1
 8006828:	b2db      	uxtb	r3, r3
 800682a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800682c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006830:	2b00      	cmp	r3, #0
 8006832:	dce9      	bgt.n	8006808 <prvUnlockQueue+0x60>
 8006834:	e000      	b.n	8006838 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006836:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	22ff      	movs	r2, #255	; 0xff
 800683c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006840:	f001 fc00 	bl	8008044 <vPortExitCritical>
}
 8006844:	bf00      	nop
 8006846:	3710      	adds	r7, #16
 8006848:	46bd      	mov	sp, r7
 800684a:	bd80      	pop	{r7, pc}

0800684c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b084      	sub	sp, #16
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006854:	f001 fbc6 	bl	8007fe4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800685c:	2b00      	cmp	r3, #0
 800685e:	d102      	bne.n	8006866 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006860:	2301      	movs	r3, #1
 8006862:	60fb      	str	r3, [r7, #12]
 8006864:	e001      	b.n	800686a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006866:	2300      	movs	r3, #0
 8006868:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800686a:	f001 fbeb 	bl	8008044 <vPortExitCritical>

	return xReturn;
 800686e:	68fb      	ldr	r3, [r7, #12]
}
 8006870:	4618      	mov	r0, r3
 8006872:	3710      	adds	r7, #16
 8006874:	46bd      	mov	sp, r7
 8006876:	bd80      	pop	{r7, pc}

08006878 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006878:	b580      	push	{r7, lr}
 800687a:	b084      	sub	sp, #16
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006880:	f001 fbb0 	bl	8007fe4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800688c:	429a      	cmp	r2, r3
 800688e:	d102      	bne.n	8006896 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006890:	2301      	movs	r3, #1
 8006892:	60fb      	str	r3, [r7, #12]
 8006894:	e001      	b.n	800689a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006896:	2300      	movs	r3, #0
 8006898:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800689a:	f001 fbd3 	bl	8008044 <vPortExitCritical>

	return xReturn;
 800689e:	68fb      	ldr	r3, [r7, #12]
}
 80068a0:	4618      	mov	r0, r3
 80068a2:	3710      	adds	r7, #16
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bd80      	pop	{r7, pc}

080068a8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80068a8:	b480      	push	{r7}
 80068aa:	b085      	sub	sp, #20
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
 80068b0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80068b2:	2300      	movs	r3, #0
 80068b4:	60fb      	str	r3, [r7, #12]
 80068b6:	e014      	b.n	80068e2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80068b8:	4a0f      	ldr	r2, [pc, #60]	; (80068f8 <vQueueAddToRegistry+0x50>)
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d10b      	bne.n	80068dc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80068c4:	490c      	ldr	r1, [pc, #48]	; (80068f8 <vQueueAddToRegistry+0x50>)
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	683a      	ldr	r2, [r7, #0]
 80068ca:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80068ce:	4a0a      	ldr	r2, [pc, #40]	; (80068f8 <vQueueAddToRegistry+0x50>)
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	00db      	lsls	r3, r3, #3
 80068d4:	4413      	add	r3, r2
 80068d6:	687a      	ldr	r2, [r7, #4]
 80068d8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80068da:	e006      	b.n	80068ea <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	3301      	adds	r3, #1
 80068e0:	60fb      	str	r3, [r7, #12]
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	2b07      	cmp	r3, #7
 80068e6:	d9e7      	bls.n	80068b8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80068e8:	bf00      	nop
 80068ea:	bf00      	nop
 80068ec:	3714      	adds	r7, #20
 80068ee:	46bd      	mov	sp, r7
 80068f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f4:	4770      	bx	lr
 80068f6:	bf00      	nop
 80068f8:	200007a0 	.word	0x200007a0

080068fc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b086      	sub	sp, #24
 8006900:	af00      	add	r7, sp, #0
 8006902:	60f8      	str	r0, [r7, #12]
 8006904:	60b9      	str	r1, [r7, #8]
 8006906:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800690c:	f001 fb6a 	bl	8007fe4 <vPortEnterCritical>
 8006910:	697b      	ldr	r3, [r7, #20]
 8006912:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006916:	b25b      	sxtb	r3, r3
 8006918:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800691c:	d103      	bne.n	8006926 <vQueueWaitForMessageRestricted+0x2a>
 800691e:	697b      	ldr	r3, [r7, #20]
 8006920:	2200      	movs	r2, #0
 8006922:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006926:	697b      	ldr	r3, [r7, #20]
 8006928:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800692c:	b25b      	sxtb	r3, r3
 800692e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006932:	d103      	bne.n	800693c <vQueueWaitForMessageRestricted+0x40>
 8006934:	697b      	ldr	r3, [r7, #20]
 8006936:	2200      	movs	r2, #0
 8006938:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800693c:	f001 fb82 	bl	8008044 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006940:	697b      	ldr	r3, [r7, #20]
 8006942:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006944:	2b00      	cmp	r3, #0
 8006946:	d106      	bne.n	8006956 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006948:	697b      	ldr	r3, [r7, #20]
 800694a:	3324      	adds	r3, #36	; 0x24
 800694c:	687a      	ldr	r2, [r7, #4]
 800694e:	68b9      	ldr	r1, [r7, #8]
 8006950:	4618      	mov	r0, r3
 8006952:	f000 fc37 	bl	80071c4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006956:	6978      	ldr	r0, [r7, #20]
 8006958:	f7ff ff26 	bl	80067a8 <prvUnlockQueue>
	}
 800695c:	bf00      	nop
 800695e:	3718      	adds	r7, #24
 8006960:	46bd      	mov	sp, r7
 8006962:	bd80      	pop	{r7, pc}

08006964 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006964:	b580      	push	{r7, lr}
 8006966:	b08c      	sub	sp, #48	; 0x30
 8006968:	af04      	add	r7, sp, #16
 800696a:	60f8      	str	r0, [r7, #12]
 800696c:	60b9      	str	r1, [r7, #8]
 800696e:	603b      	str	r3, [r7, #0]
 8006970:	4613      	mov	r3, r2
 8006972:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006974:	88fb      	ldrh	r3, [r7, #6]
 8006976:	009b      	lsls	r3, r3, #2
 8006978:	4618      	mov	r0, r3
 800697a:	f001 fc55 	bl	8008228 <pvPortMalloc>
 800697e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006980:	697b      	ldr	r3, [r7, #20]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d00e      	beq.n	80069a4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006986:	2058      	movs	r0, #88	; 0x58
 8006988:	f001 fc4e 	bl	8008228 <pvPortMalloc>
 800698c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800698e:	69fb      	ldr	r3, [r7, #28]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d003      	beq.n	800699c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006994:	69fb      	ldr	r3, [r7, #28]
 8006996:	697a      	ldr	r2, [r7, #20]
 8006998:	631a      	str	r2, [r3, #48]	; 0x30
 800699a:	e005      	b.n	80069a8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800699c:	6978      	ldr	r0, [r7, #20]
 800699e:	f001 fd07 	bl	80083b0 <vPortFree>
 80069a2:	e001      	b.n	80069a8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80069a4:	2300      	movs	r3, #0
 80069a6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80069a8:	69fb      	ldr	r3, [r7, #28]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d013      	beq.n	80069d6 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80069ae:	88fa      	ldrh	r2, [r7, #6]
 80069b0:	2300      	movs	r3, #0
 80069b2:	9303      	str	r3, [sp, #12]
 80069b4:	69fb      	ldr	r3, [r7, #28]
 80069b6:	9302      	str	r3, [sp, #8]
 80069b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069ba:	9301      	str	r3, [sp, #4]
 80069bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069be:	9300      	str	r3, [sp, #0]
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	68b9      	ldr	r1, [r7, #8]
 80069c4:	68f8      	ldr	r0, [r7, #12]
 80069c6:	f000 f80e 	bl	80069e6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80069ca:	69f8      	ldr	r0, [r7, #28]
 80069cc:	f000 f89a 	bl	8006b04 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80069d0:	2301      	movs	r3, #1
 80069d2:	61bb      	str	r3, [r7, #24]
 80069d4:	e002      	b.n	80069dc <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80069d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80069da:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80069dc:	69bb      	ldr	r3, [r7, #24]
	}
 80069de:	4618      	mov	r0, r3
 80069e0:	3720      	adds	r7, #32
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}

080069e6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80069e6:	b580      	push	{r7, lr}
 80069e8:	b088      	sub	sp, #32
 80069ea:	af00      	add	r7, sp, #0
 80069ec:	60f8      	str	r0, [r7, #12]
 80069ee:	60b9      	str	r1, [r7, #8]
 80069f0:	607a      	str	r2, [r7, #4]
 80069f2:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80069f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069f6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	009b      	lsls	r3, r3, #2
 80069fc:	461a      	mov	r2, r3
 80069fe:	21a5      	movs	r1, #165	; 0xa5
 8006a00:	f001 fe3e 	bl	8008680 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006a04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006a0e:	3b01      	subs	r3, #1
 8006a10:	009b      	lsls	r3, r3, #2
 8006a12:	4413      	add	r3, r2
 8006a14:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006a16:	69bb      	ldr	r3, [r7, #24]
 8006a18:	f023 0307 	bic.w	r3, r3, #7
 8006a1c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006a1e:	69bb      	ldr	r3, [r7, #24]
 8006a20:	f003 0307 	and.w	r3, r3, #7
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d00a      	beq.n	8006a3e <prvInitialiseNewTask+0x58>
	__asm volatile
 8006a28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a2c:	f383 8811 	msr	BASEPRI, r3
 8006a30:	f3bf 8f6f 	isb	sy
 8006a34:	f3bf 8f4f 	dsb	sy
 8006a38:	617b      	str	r3, [r7, #20]
}
 8006a3a:	bf00      	nop
 8006a3c:	e7fe      	b.n	8006a3c <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d01f      	beq.n	8006a84 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006a44:	2300      	movs	r3, #0
 8006a46:	61fb      	str	r3, [r7, #28]
 8006a48:	e012      	b.n	8006a70 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006a4a:	68ba      	ldr	r2, [r7, #8]
 8006a4c:	69fb      	ldr	r3, [r7, #28]
 8006a4e:	4413      	add	r3, r2
 8006a50:	7819      	ldrb	r1, [r3, #0]
 8006a52:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a54:	69fb      	ldr	r3, [r7, #28]
 8006a56:	4413      	add	r3, r2
 8006a58:	3334      	adds	r3, #52	; 0x34
 8006a5a:	460a      	mov	r2, r1
 8006a5c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006a5e:	68ba      	ldr	r2, [r7, #8]
 8006a60:	69fb      	ldr	r3, [r7, #28]
 8006a62:	4413      	add	r3, r2
 8006a64:	781b      	ldrb	r3, [r3, #0]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d006      	beq.n	8006a78 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006a6a:	69fb      	ldr	r3, [r7, #28]
 8006a6c:	3301      	adds	r3, #1
 8006a6e:	61fb      	str	r3, [r7, #28]
 8006a70:	69fb      	ldr	r3, [r7, #28]
 8006a72:	2b09      	cmp	r3, #9
 8006a74:	d9e9      	bls.n	8006a4a <prvInitialiseNewTask+0x64>
 8006a76:	e000      	b.n	8006a7a <prvInitialiseNewTask+0x94>
			{
				break;
 8006a78:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006a7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006a82:	e003      	b.n	8006a8c <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006a84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a86:	2200      	movs	r2, #0
 8006a88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006a8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a8e:	2b04      	cmp	r3, #4
 8006a90:	d901      	bls.n	8006a96 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006a92:	2304      	movs	r3, #4
 8006a94:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006a96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a98:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a9a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006a9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006aa0:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->uxMutexesHeld = 0;
 8006aa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006aa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aaa:	3304      	adds	r3, #4
 8006aac:	4618      	mov	r0, r3
 8006aae:	f7ff fa19 	bl	8005ee4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006ab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ab4:	3318      	adds	r3, #24
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	f7ff fa14 	bl	8005ee4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006abc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006abe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ac0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ac2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ac4:	f1c3 0205 	rsb	r2, r3, #5
 8006ac8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aca:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006acc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ace:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ad0:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006ad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006ad8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ada:	2200      	movs	r2, #0
 8006adc:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006ae0:	683a      	ldr	r2, [r7, #0]
 8006ae2:	68f9      	ldr	r1, [r7, #12]
 8006ae4:	69b8      	ldr	r0, [r7, #24]
 8006ae6:	f001 f951 	bl	8007d8c <pxPortInitialiseStack>
 8006aea:	4602      	mov	r2, r0
 8006aec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aee:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006af0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d002      	beq.n	8006afc <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006af6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006af8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006afa:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006afc:	bf00      	nop
 8006afe:	3720      	adds	r7, #32
 8006b00:	46bd      	mov	sp, r7
 8006b02:	bd80      	pop	{r7, pc}

08006b04 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b082      	sub	sp, #8
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006b0c:	f001 fa6a 	bl	8007fe4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006b10:	4b2c      	ldr	r3, [pc, #176]	; (8006bc4 <prvAddNewTaskToReadyList+0xc0>)
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	3301      	adds	r3, #1
 8006b16:	4a2b      	ldr	r2, [pc, #172]	; (8006bc4 <prvAddNewTaskToReadyList+0xc0>)
 8006b18:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006b1a:	4b2b      	ldr	r3, [pc, #172]	; (8006bc8 <prvAddNewTaskToReadyList+0xc4>)
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d109      	bne.n	8006b36 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006b22:	4a29      	ldr	r2, [pc, #164]	; (8006bc8 <prvAddNewTaskToReadyList+0xc4>)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006b28:	4b26      	ldr	r3, [pc, #152]	; (8006bc4 <prvAddNewTaskToReadyList+0xc0>)
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	2b01      	cmp	r3, #1
 8006b2e:	d110      	bne.n	8006b52 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006b30:	f000 fc72 	bl	8007418 <prvInitialiseTaskLists>
 8006b34:	e00d      	b.n	8006b52 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006b36:	4b25      	ldr	r3, [pc, #148]	; (8006bcc <prvAddNewTaskToReadyList+0xc8>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d109      	bne.n	8006b52 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006b3e:	4b22      	ldr	r3, [pc, #136]	; (8006bc8 <prvAddNewTaskToReadyList+0xc4>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b48:	429a      	cmp	r2, r3
 8006b4a:	d802      	bhi.n	8006b52 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006b4c:	4a1e      	ldr	r2, [pc, #120]	; (8006bc8 <prvAddNewTaskToReadyList+0xc4>)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006b52:	4b1f      	ldr	r3, [pc, #124]	; (8006bd0 <prvAddNewTaskToReadyList+0xcc>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	3301      	adds	r3, #1
 8006b58:	4a1d      	ldr	r2, [pc, #116]	; (8006bd0 <prvAddNewTaskToReadyList+0xcc>)
 8006b5a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006b5c:	4b1c      	ldr	r3, [pc, #112]	; (8006bd0 <prvAddNewTaskToReadyList+0xcc>)
 8006b5e:	681a      	ldr	r2, [r3, #0]
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	641a      	str	r2, [r3, #64]	; 0x40
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b68:	2201      	movs	r2, #1
 8006b6a:	409a      	lsls	r2, r3
 8006b6c:	4b19      	ldr	r3, [pc, #100]	; (8006bd4 <prvAddNewTaskToReadyList+0xd0>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4313      	orrs	r3, r2
 8006b72:	4a18      	ldr	r2, [pc, #96]	; (8006bd4 <prvAddNewTaskToReadyList+0xd0>)
 8006b74:	6013      	str	r3, [r2, #0]
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b7a:	4613      	mov	r3, r2
 8006b7c:	009b      	lsls	r3, r3, #2
 8006b7e:	4413      	add	r3, r2
 8006b80:	009b      	lsls	r3, r3, #2
 8006b82:	4a15      	ldr	r2, [pc, #84]	; (8006bd8 <prvAddNewTaskToReadyList+0xd4>)
 8006b84:	441a      	add	r2, r3
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	3304      	adds	r3, #4
 8006b8a:	4619      	mov	r1, r3
 8006b8c:	4610      	mov	r0, r2
 8006b8e:	f7ff f9b6 	bl	8005efe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006b92:	f001 fa57 	bl	8008044 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006b96:	4b0d      	ldr	r3, [pc, #52]	; (8006bcc <prvAddNewTaskToReadyList+0xc8>)
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d00e      	beq.n	8006bbc <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006b9e:	4b0a      	ldr	r3, [pc, #40]	; (8006bc8 <prvAddNewTaskToReadyList+0xc4>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ba8:	429a      	cmp	r2, r3
 8006baa:	d207      	bcs.n	8006bbc <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006bac:	4b0b      	ldr	r3, [pc, #44]	; (8006bdc <prvAddNewTaskToReadyList+0xd8>)
 8006bae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006bb2:	601a      	str	r2, [r3, #0]
 8006bb4:	f3bf 8f4f 	dsb	sy
 8006bb8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006bbc:	bf00      	nop
 8006bbe:	3708      	adds	r7, #8
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	bd80      	pop	{r7, pc}
 8006bc4:	200008b8 	.word	0x200008b8
 8006bc8:	200007e0 	.word	0x200007e0
 8006bcc:	200008c4 	.word	0x200008c4
 8006bd0:	200008d4 	.word	0x200008d4
 8006bd4:	200008c0 	.word	0x200008c0
 8006bd8:	200007e4 	.word	0x200007e4
 8006bdc:	e000ed04 	.word	0xe000ed04

08006be0 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b08a      	sub	sp, #40	; 0x28
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
 8006be8:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8006bea:	2300      	movs	r3, #0
 8006bec:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d10a      	bne.n	8006c0a <vTaskDelayUntil+0x2a>
	__asm volatile
 8006bf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bf8:	f383 8811 	msr	BASEPRI, r3
 8006bfc:	f3bf 8f6f 	isb	sy
 8006c00:	f3bf 8f4f 	dsb	sy
 8006c04:	617b      	str	r3, [r7, #20]
}
 8006c06:	bf00      	nop
 8006c08:	e7fe      	b.n	8006c08 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d10a      	bne.n	8006c26 <vTaskDelayUntil+0x46>
	__asm volatile
 8006c10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c14:	f383 8811 	msr	BASEPRI, r3
 8006c18:	f3bf 8f6f 	isb	sy
 8006c1c:	f3bf 8f4f 	dsb	sy
 8006c20:	613b      	str	r3, [r7, #16]
}
 8006c22:	bf00      	nop
 8006c24:	e7fe      	b.n	8006c24 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 8006c26:	4b2a      	ldr	r3, [pc, #168]	; (8006cd0 <vTaskDelayUntil+0xf0>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d00a      	beq.n	8006c44 <vTaskDelayUntil+0x64>
	__asm volatile
 8006c2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c32:	f383 8811 	msr	BASEPRI, r3
 8006c36:	f3bf 8f6f 	isb	sy
 8006c3a:	f3bf 8f4f 	dsb	sy
 8006c3e:	60fb      	str	r3, [r7, #12]
}
 8006c40:	bf00      	nop
 8006c42:	e7fe      	b.n	8006c42 <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 8006c44:	f000 f8cc 	bl	8006de0 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8006c48:	4b22      	ldr	r3, [pc, #136]	; (8006cd4 <vTaskDelayUntil+0xf4>)
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	683a      	ldr	r2, [r7, #0]
 8006c54:	4413      	add	r3, r2
 8006c56:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	6a3a      	ldr	r2, [r7, #32]
 8006c5e:	429a      	cmp	r2, r3
 8006c60:	d20b      	bcs.n	8006c7a <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	69fa      	ldr	r2, [r7, #28]
 8006c68:	429a      	cmp	r2, r3
 8006c6a:	d211      	bcs.n	8006c90 <vTaskDelayUntil+0xb0>
 8006c6c:	69fa      	ldr	r2, [r7, #28]
 8006c6e:	6a3b      	ldr	r3, [r7, #32]
 8006c70:	429a      	cmp	r2, r3
 8006c72:	d90d      	bls.n	8006c90 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8006c74:	2301      	movs	r3, #1
 8006c76:	627b      	str	r3, [r7, #36]	; 0x24
 8006c78:	e00a      	b.n	8006c90 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	69fa      	ldr	r2, [r7, #28]
 8006c80:	429a      	cmp	r2, r3
 8006c82:	d303      	bcc.n	8006c8c <vTaskDelayUntil+0xac>
 8006c84:	69fa      	ldr	r2, [r7, #28]
 8006c86:	6a3b      	ldr	r3, [r7, #32]
 8006c88:	429a      	cmp	r2, r3
 8006c8a:	d901      	bls.n	8006c90 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	69fa      	ldr	r2, [r7, #28]
 8006c94:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8006c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d006      	beq.n	8006caa <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8006c9c:	69fa      	ldr	r2, [r7, #28]
 8006c9e:	6a3b      	ldr	r3, [r7, #32]
 8006ca0:	1ad3      	subs	r3, r2, r3
 8006ca2:	2100      	movs	r1, #0
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	f000 fcf9 	bl	800769c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8006caa:	f000 f8a7 	bl	8006dfc <xTaskResumeAll>
 8006cae:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006cb0:	69bb      	ldr	r3, [r7, #24]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d107      	bne.n	8006cc6 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 8006cb6:	4b08      	ldr	r3, [pc, #32]	; (8006cd8 <vTaskDelayUntil+0xf8>)
 8006cb8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006cbc:	601a      	str	r2, [r3, #0]
 8006cbe:	f3bf 8f4f 	dsb	sy
 8006cc2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006cc6:	bf00      	nop
 8006cc8:	3728      	adds	r7, #40	; 0x28
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bd80      	pop	{r7, pc}
 8006cce:	bf00      	nop
 8006cd0:	200008e0 	.word	0x200008e0
 8006cd4:	200008bc 	.word	0x200008bc
 8006cd8:	e000ed04 	.word	0xe000ed04

08006cdc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b084      	sub	sp, #16
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d017      	beq.n	8006d1e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006cee:	4b13      	ldr	r3, [pc, #76]	; (8006d3c <vTaskDelay+0x60>)
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d00a      	beq.n	8006d0c <vTaskDelay+0x30>
	__asm volatile
 8006cf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cfa:	f383 8811 	msr	BASEPRI, r3
 8006cfe:	f3bf 8f6f 	isb	sy
 8006d02:	f3bf 8f4f 	dsb	sy
 8006d06:	60bb      	str	r3, [r7, #8]
}
 8006d08:	bf00      	nop
 8006d0a:	e7fe      	b.n	8006d0a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006d0c:	f000 f868 	bl	8006de0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006d10:	2100      	movs	r1, #0
 8006d12:	6878      	ldr	r0, [r7, #4]
 8006d14:	f000 fcc2 	bl	800769c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006d18:	f000 f870 	bl	8006dfc <xTaskResumeAll>
 8006d1c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d107      	bne.n	8006d34 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006d24:	4b06      	ldr	r3, [pc, #24]	; (8006d40 <vTaskDelay+0x64>)
 8006d26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d2a:	601a      	str	r2, [r3, #0]
 8006d2c:	f3bf 8f4f 	dsb	sy
 8006d30:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006d34:	bf00      	nop
 8006d36:	3710      	adds	r7, #16
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	bd80      	pop	{r7, pc}
 8006d3c:	200008e0 	.word	0x200008e0
 8006d40:	e000ed04 	.word	0xe000ed04

08006d44 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b086      	sub	sp, #24
 8006d48:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8006d4a:	4b1f      	ldr	r3, [pc, #124]	; (8006dc8 <vTaskStartScheduler+0x84>)
 8006d4c:	9301      	str	r3, [sp, #4]
 8006d4e:	2300      	movs	r3, #0
 8006d50:	9300      	str	r3, [sp, #0]
 8006d52:	2300      	movs	r3, #0
 8006d54:	2282      	movs	r2, #130	; 0x82
 8006d56:	491d      	ldr	r1, [pc, #116]	; (8006dcc <vTaskStartScheduler+0x88>)
 8006d58:	481d      	ldr	r0, [pc, #116]	; (8006dd0 <vTaskStartScheduler+0x8c>)
 8006d5a:	f7ff fe03 	bl	8006964 <xTaskCreate>
 8006d5e:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	2b01      	cmp	r3, #1
 8006d64:	d102      	bne.n	8006d6c <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 8006d66:	f000 fcff 	bl	8007768 <xTimerCreateTimerTask>
 8006d6a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	2b01      	cmp	r3, #1
 8006d70:	d116      	bne.n	8006da0 <vTaskStartScheduler+0x5c>
	__asm volatile
 8006d72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d76:	f383 8811 	msr	BASEPRI, r3
 8006d7a:	f3bf 8f6f 	isb	sy
 8006d7e:	f3bf 8f4f 	dsb	sy
 8006d82:	60bb      	str	r3, [r7, #8]
}
 8006d84:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006d86:	4b13      	ldr	r3, [pc, #76]	; (8006dd4 <vTaskStartScheduler+0x90>)
 8006d88:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006d8c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006d8e:	4b12      	ldr	r3, [pc, #72]	; (8006dd8 <vTaskStartScheduler+0x94>)
 8006d90:	2201      	movs	r2, #1
 8006d92:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006d94:	4b11      	ldr	r3, [pc, #68]	; (8006ddc <vTaskStartScheduler+0x98>)
 8006d96:	2200      	movs	r2, #0
 8006d98:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006d9a:	f001 f881 	bl	8007ea0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006d9e:	e00e      	b.n	8006dbe <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006da6:	d10a      	bne.n	8006dbe <vTaskStartScheduler+0x7a>
	__asm volatile
 8006da8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dac:	f383 8811 	msr	BASEPRI, r3
 8006db0:	f3bf 8f6f 	isb	sy
 8006db4:	f3bf 8f4f 	dsb	sy
 8006db8:	607b      	str	r3, [r7, #4]
}
 8006dba:	bf00      	nop
 8006dbc:	e7fe      	b.n	8006dbc <vTaskStartScheduler+0x78>
}
 8006dbe:	bf00      	nop
 8006dc0:	3710      	adds	r7, #16
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	bd80      	pop	{r7, pc}
 8006dc6:	bf00      	nop
 8006dc8:	200008dc 	.word	0x200008dc
 8006dcc:	0800d058 	.word	0x0800d058
 8006dd0:	080073e9 	.word	0x080073e9
 8006dd4:	200008d8 	.word	0x200008d8
 8006dd8:	200008c4 	.word	0x200008c4
 8006ddc:	200008bc 	.word	0x200008bc

08006de0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006de0:	b480      	push	{r7}
 8006de2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8006de4:	4b04      	ldr	r3, [pc, #16]	; (8006df8 <vTaskSuspendAll+0x18>)
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	3301      	adds	r3, #1
 8006dea:	4a03      	ldr	r2, [pc, #12]	; (8006df8 <vTaskSuspendAll+0x18>)
 8006dec:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8006dee:	bf00      	nop
 8006df0:	46bd      	mov	sp, r7
 8006df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df6:	4770      	bx	lr
 8006df8:	200008e0 	.word	0x200008e0

08006dfc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b084      	sub	sp, #16
 8006e00:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006e02:	2300      	movs	r3, #0
 8006e04:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006e06:	2300      	movs	r3, #0
 8006e08:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006e0a:	4b41      	ldr	r3, [pc, #260]	; (8006f10 <xTaskResumeAll+0x114>)
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d10a      	bne.n	8006e28 <xTaskResumeAll+0x2c>
	__asm volatile
 8006e12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e16:	f383 8811 	msr	BASEPRI, r3
 8006e1a:	f3bf 8f6f 	isb	sy
 8006e1e:	f3bf 8f4f 	dsb	sy
 8006e22:	603b      	str	r3, [r7, #0]
}
 8006e24:	bf00      	nop
 8006e26:	e7fe      	b.n	8006e26 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006e28:	f001 f8dc 	bl	8007fe4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006e2c:	4b38      	ldr	r3, [pc, #224]	; (8006f10 <xTaskResumeAll+0x114>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	3b01      	subs	r3, #1
 8006e32:	4a37      	ldr	r2, [pc, #220]	; (8006f10 <xTaskResumeAll+0x114>)
 8006e34:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e36:	4b36      	ldr	r3, [pc, #216]	; (8006f10 <xTaskResumeAll+0x114>)
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d161      	bne.n	8006f02 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006e3e:	4b35      	ldr	r3, [pc, #212]	; (8006f14 <xTaskResumeAll+0x118>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d05d      	beq.n	8006f02 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006e46:	e02e      	b.n	8006ea6 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e48:	4b33      	ldr	r3, [pc, #204]	; (8006f18 <xTaskResumeAll+0x11c>)
 8006e4a:	68db      	ldr	r3, [r3, #12]
 8006e4c:	68db      	ldr	r3, [r3, #12]
 8006e4e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	3318      	adds	r3, #24
 8006e54:	4618      	mov	r0, r3
 8006e56:	f7ff f8af 	bl	8005fb8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	3304      	adds	r3, #4
 8006e5e:	4618      	mov	r0, r3
 8006e60:	f7ff f8aa 	bl	8005fb8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e68:	2201      	movs	r2, #1
 8006e6a:	409a      	lsls	r2, r3
 8006e6c:	4b2b      	ldr	r3, [pc, #172]	; (8006f1c <xTaskResumeAll+0x120>)
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	4313      	orrs	r3, r2
 8006e72:	4a2a      	ldr	r2, [pc, #168]	; (8006f1c <xTaskResumeAll+0x120>)
 8006e74:	6013      	str	r3, [r2, #0]
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e7a:	4613      	mov	r3, r2
 8006e7c:	009b      	lsls	r3, r3, #2
 8006e7e:	4413      	add	r3, r2
 8006e80:	009b      	lsls	r3, r3, #2
 8006e82:	4a27      	ldr	r2, [pc, #156]	; (8006f20 <xTaskResumeAll+0x124>)
 8006e84:	441a      	add	r2, r3
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	3304      	adds	r3, #4
 8006e8a:	4619      	mov	r1, r3
 8006e8c:	4610      	mov	r0, r2
 8006e8e:	f7ff f836 	bl	8005efe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e96:	4b23      	ldr	r3, [pc, #140]	; (8006f24 <xTaskResumeAll+0x128>)
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e9c:	429a      	cmp	r2, r3
 8006e9e:	d302      	bcc.n	8006ea6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8006ea0:	4b21      	ldr	r3, [pc, #132]	; (8006f28 <xTaskResumeAll+0x12c>)
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006ea6:	4b1c      	ldr	r3, [pc, #112]	; (8006f18 <xTaskResumeAll+0x11c>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d1cc      	bne.n	8006e48 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d001      	beq.n	8006eb8 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006eb4:	f000 fb2e 	bl	8007514 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006eb8:	4b1c      	ldr	r3, [pc, #112]	; (8006f2c <xTaskResumeAll+0x130>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d010      	beq.n	8006ee6 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006ec4:	f000 f846 	bl	8006f54 <xTaskIncrementTick>
 8006ec8:	4603      	mov	r3, r0
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d002      	beq.n	8006ed4 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8006ece:	4b16      	ldr	r3, [pc, #88]	; (8006f28 <xTaskResumeAll+0x12c>)
 8006ed0:	2201      	movs	r2, #1
 8006ed2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	3b01      	subs	r3, #1
 8006ed8:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d1f1      	bne.n	8006ec4 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8006ee0:	4b12      	ldr	r3, [pc, #72]	; (8006f2c <xTaskResumeAll+0x130>)
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006ee6:	4b10      	ldr	r3, [pc, #64]	; (8006f28 <xTaskResumeAll+0x12c>)
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d009      	beq.n	8006f02 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006eee:	2301      	movs	r3, #1
 8006ef0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006ef2:	4b0f      	ldr	r3, [pc, #60]	; (8006f30 <xTaskResumeAll+0x134>)
 8006ef4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ef8:	601a      	str	r2, [r3, #0]
 8006efa:	f3bf 8f4f 	dsb	sy
 8006efe:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006f02:	f001 f89f 	bl	8008044 <vPortExitCritical>

	return xAlreadyYielded;
 8006f06:	68bb      	ldr	r3, [r7, #8]
}
 8006f08:	4618      	mov	r0, r3
 8006f0a:	3710      	adds	r7, #16
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	bd80      	pop	{r7, pc}
 8006f10:	200008e0 	.word	0x200008e0
 8006f14:	200008b8 	.word	0x200008b8
 8006f18:	20000878 	.word	0x20000878
 8006f1c:	200008c0 	.word	0x200008c0
 8006f20:	200007e4 	.word	0x200007e4
 8006f24:	200007e0 	.word	0x200007e0
 8006f28:	200008cc 	.word	0x200008cc
 8006f2c:	200008c8 	.word	0x200008c8
 8006f30:	e000ed04 	.word	0xe000ed04

08006f34 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006f34:	b480      	push	{r7}
 8006f36:	b083      	sub	sp, #12
 8006f38:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006f3a:	4b05      	ldr	r3, [pc, #20]	; (8006f50 <xTaskGetTickCount+0x1c>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006f40:	687b      	ldr	r3, [r7, #4]
}
 8006f42:	4618      	mov	r0, r3
 8006f44:	370c      	adds	r7, #12
 8006f46:	46bd      	mov	sp, r7
 8006f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4c:	4770      	bx	lr
 8006f4e:	bf00      	nop
 8006f50:	200008bc 	.word	0x200008bc

08006f54 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b086      	sub	sp, #24
 8006f58:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006f5e:	4b4e      	ldr	r3, [pc, #312]	; (8007098 <xTaskIncrementTick+0x144>)
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	f040 8088 	bne.w	8007078 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006f68:	4b4c      	ldr	r3, [pc, #304]	; (800709c <xTaskIncrementTick+0x148>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	3301      	adds	r3, #1
 8006f6e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006f70:	4a4a      	ldr	r2, [pc, #296]	; (800709c <xTaskIncrementTick+0x148>)
 8006f72:	693b      	ldr	r3, [r7, #16]
 8006f74:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006f76:	693b      	ldr	r3, [r7, #16]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d120      	bne.n	8006fbe <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006f7c:	4b48      	ldr	r3, [pc, #288]	; (80070a0 <xTaskIncrementTick+0x14c>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d00a      	beq.n	8006f9c <xTaskIncrementTick+0x48>
	__asm volatile
 8006f86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f8a:	f383 8811 	msr	BASEPRI, r3
 8006f8e:	f3bf 8f6f 	isb	sy
 8006f92:	f3bf 8f4f 	dsb	sy
 8006f96:	603b      	str	r3, [r7, #0]
}
 8006f98:	bf00      	nop
 8006f9a:	e7fe      	b.n	8006f9a <xTaskIncrementTick+0x46>
 8006f9c:	4b40      	ldr	r3, [pc, #256]	; (80070a0 <xTaskIncrementTick+0x14c>)
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	60fb      	str	r3, [r7, #12]
 8006fa2:	4b40      	ldr	r3, [pc, #256]	; (80070a4 <xTaskIncrementTick+0x150>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	4a3e      	ldr	r2, [pc, #248]	; (80070a0 <xTaskIncrementTick+0x14c>)
 8006fa8:	6013      	str	r3, [r2, #0]
 8006faa:	4a3e      	ldr	r2, [pc, #248]	; (80070a4 <xTaskIncrementTick+0x150>)
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	6013      	str	r3, [r2, #0]
 8006fb0:	4b3d      	ldr	r3, [pc, #244]	; (80070a8 <xTaskIncrementTick+0x154>)
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	3301      	adds	r3, #1
 8006fb6:	4a3c      	ldr	r2, [pc, #240]	; (80070a8 <xTaskIncrementTick+0x154>)
 8006fb8:	6013      	str	r3, [r2, #0]
 8006fba:	f000 faab 	bl	8007514 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006fbe:	4b3b      	ldr	r3, [pc, #236]	; (80070ac <xTaskIncrementTick+0x158>)
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	693a      	ldr	r2, [r7, #16]
 8006fc4:	429a      	cmp	r2, r3
 8006fc6:	d348      	bcc.n	800705a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006fc8:	4b35      	ldr	r3, [pc, #212]	; (80070a0 <xTaskIncrementTick+0x14c>)
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d104      	bne.n	8006fdc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006fd2:	4b36      	ldr	r3, [pc, #216]	; (80070ac <xTaskIncrementTick+0x158>)
 8006fd4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006fd8:	601a      	str	r2, [r3, #0]
					break;
 8006fda:	e03e      	b.n	800705a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006fdc:	4b30      	ldr	r3, [pc, #192]	; (80070a0 <xTaskIncrementTick+0x14c>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	68db      	ldr	r3, [r3, #12]
 8006fe2:	68db      	ldr	r3, [r3, #12]
 8006fe4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006fe6:	68bb      	ldr	r3, [r7, #8]
 8006fe8:	685b      	ldr	r3, [r3, #4]
 8006fea:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006fec:	693a      	ldr	r2, [r7, #16]
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	429a      	cmp	r2, r3
 8006ff2:	d203      	bcs.n	8006ffc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006ff4:	4a2d      	ldr	r2, [pc, #180]	; (80070ac <xTaskIncrementTick+0x158>)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006ffa:	e02e      	b.n	800705a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	3304      	adds	r3, #4
 8007000:	4618      	mov	r0, r3
 8007002:	f7fe ffd9 	bl	8005fb8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800700a:	2b00      	cmp	r3, #0
 800700c:	d004      	beq.n	8007018 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	3318      	adds	r3, #24
 8007012:	4618      	mov	r0, r3
 8007014:	f7fe ffd0 	bl	8005fb8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007018:	68bb      	ldr	r3, [r7, #8]
 800701a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800701c:	2201      	movs	r2, #1
 800701e:	409a      	lsls	r2, r3
 8007020:	4b23      	ldr	r3, [pc, #140]	; (80070b0 <xTaskIncrementTick+0x15c>)
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	4313      	orrs	r3, r2
 8007026:	4a22      	ldr	r2, [pc, #136]	; (80070b0 <xTaskIncrementTick+0x15c>)
 8007028:	6013      	str	r3, [r2, #0]
 800702a:	68bb      	ldr	r3, [r7, #8]
 800702c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800702e:	4613      	mov	r3, r2
 8007030:	009b      	lsls	r3, r3, #2
 8007032:	4413      	add	r3, r2
 8007034:	009b      	lsls	r3, r3, #2
 8007036:	4a1f      	ldr	r2, [pc, #124]	; (80070b4 <xTaskIncrementTick+0x160>)
 8007038:	441a      	add	r2, r3
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	3304      	adds	r3, #4
 800703e:	4619      	mov	r1, r3
 8007040:	4610      	mov	r0, r2
 8007042:	f7fe ff5c 	bl	8005efe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007046:	68bb      	ldr	r3, [r7, #8]
 8007048:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800704a:	4b1b      	ldr	r3, [pc, #108]	; (80070b8 <xTaskIncrementTick+0x164>)
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007050:	429a      	cmp	r2, r3
 8007052:	d3b9      	bcc.n	8006fc8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007054:	2301      	movs	r3, #1
 8007056:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007058:	e7b6      	b.n	8006fc8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800705a:	4b17      	ldr	r3, [pc, #92]	; (80070b8 <xTaskIncrementTick+0x164>)
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007060:	4914      	ldr	r1, [pc, #80]	; (80070b4 <xTaskIncrementTick+0x160>)
 8007062:	4613      	mov	r3, r2
 8007064:	009b      	lsls	r3, r3, #2
 8007066:	4413      	add	r3, r2
 8007068:	009b      	lsls	r3, r3, #2
 800706a:	440b      	add	r3, r1
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	2b01      	cmp	r3, #1
 8007070:	d907      	bls.n	8007082 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 8007072:	2301      	movs	r3, #1
 8007074:	617b      	str	r3, [r7, #20]
 8007076:	e004      	b.n	8007082 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007078:	4b10      	ldr	r3, [pc, #64]	; (80070bc <xTaskIncrementTick+0x168>)
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	3301      	adds	r3, #1
 800707e:	4a0f      	ldr	r2, [pc, #60]	; (80070bc <xTaskIncrementTick+0x168>)
 8007080:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8007082:	4b0f      	ldr	r3, [pc, #60]	; (80070c0 <xTaskIncrementTick+0x16c>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d001      	beq.n	800708e <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 800708a:	2301      	movs	r3, #1
 800708c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800708e:	697b      	ldr	r3, [r7, #20]
}
 8007090:	4618      	mov	r0, r3
 8007092:	3718      	adds	r7, #24
 8007094:	46bd      	mov	sp, r7
 8007096:	bd80      	pop	{r7, pc}
 8007098:	200008e0 	.word	0x200008e0
 800709c:	200008bc 	.word	0x200008bc
 80070a0:	20000870 	.word	0x20000870
 80070a4:	20000874 	.word	0x20000874
 80070a8:	200008d0 	.word	0x200008d0
 80070ac:	200008d8 	.word	0x200008d8
 80070b0:	200008c0 	.word	0x200008c0
 80070b4:	200007e4 	.word	0x200007e4
 80070b8:	200007e0 	.word	0x200007e0
 80070bc:	200008c8 	.word	0x200008c8
 80070c0:	200008cc 	.word	0x200008cc

080070c4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80070c4:	b480      	push	{r7}
 80070c6:	b087      	sub	sp, #28
 80070c8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80070ca:	4b27      	ldr	r3, [pc, #156]	; (8007168 <vTaskSwitchContext+0xa4>)
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d003      	beq.n	80070da <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80070d2:	4b26      	ldr	r3, [pc, #152]	; (800716c <vTaskSwitchContext+0xa8>)
 80070d4:	2201      	movs	r2, #1
 80070d6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80070d8:	e03f      	b.n	800715a <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 80070da:	4b24      	ldr	r3, [pc, #144]	; (800716c <vTaskSwitchContext+0xa8>)
 80070dc:	2200      	movs	r2, #0
 80070de:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80070e0:	4b23      	ldr	r3, [pc, #140]	; (8007170 <vTaskSwitchContext+0xac>)
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	fab3 f383 	clz	r3, r3
 80070ec:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80070ee:	7afb      	ldrb	r3, [r7, #11]
 80070f0:	f1c3 031f 	rsb	r3, r3, #31
 80070f4:	617b      	str	r3, [r7, #20]
 80070f6:	491f      	ldr	r1, [pc, #124]	; (8007174 <vTaskSwitchContext+0xb0>)
 80070f8:	697a      	ldr	r2, [r7, #20]
 80070fa:	4613      	mov	r3, r2
 80070fc:	009b      	lsls	r3, r3, #2
 80070fe:	4413      	add	r3, r2
 8007100:	009b      	lsls	r3, r3, #2
 8007102:	440b      	add	r3, r1
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d10a      	bne.n	8007120 <vTaskSwitchContext+0x5c>
	__asm volatile
 800710a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800710e:	f383 8811 	msr	BASEPRI, r3
 8007112:	f3bf 8f6f 	isb	sy
 8007116:	f3bf 8f4f 	dsb	sy
 800711a:	607b      	str	r3, [r7, #4]
}
 800711c:	bf00      	nop
 800711e:	e7fe      	b.n	800711e <vTaskSwitchContext+0x5a>
 8007120:	697a      	ldr	r2, [r7, #20]
 8007122:	4613      	mov	r3, r2
 8007124:	009b      	lsls	r3, r3, #2
 8007126:	4413      	add	r3, r2
 8007128:	009b      	lsls	r3, r3, #2
 800712a:	4a12      	ldr	r2, [pc, #72]	; (8007174 <vTaskSwitchContext+0xb0>)
 800712c:	4413      	add	r3, r2
 800712e:	613b      	str	r3, [r7, #16]
 8007130:	693b      	ldr	r3, [r7, #16]
 8007132:	685b      	ldr	r3, [r3, #4]
 8007134:	685a      	ldr	r2, [r3, #4]
 8007136:	693b      	ldr	r3, [r7, #16]
 8007138:	605a      	str	r2, [r3, #4]
 800713a:	693b      	ldr	r3, [r7, #16]
 800713c:	685a      	ldr	r2, [r3, #4]
 800713e:	693b      	ldr	r3, [r7, #16]
 8007140:	3308      	adds	r3, #8
 8007142:	429a      	cmp	r2, r3
 8007144:	d104      	bne.n	8007150 <vTaskSwitchContext+0x8c>
 8007146:	693b      	ldr	r3, [r7, #16]
 8007148:	685b      	ldr	r3, [r3, #4]
 800714a:	685a      	ldr	r2, [r3, #4]
 800714c:	693b      	ldr	r3, [r7, #16]
 800714e:	605a      	str	r2, [r3, #4]
 8007150:	693b      	ldr	r3, [r7, #16]
 8007152:	685b      	ldr	r3, [r3, #4]
 8007154:	68db      	ldr	r3, [r3, #12]
 8007156:	4a08      	ldr	r2, [pc, #32]	; (8007178 <vTaskSwitchContext+0xb4>)
 8007158:	6013      	str	r3, [r2, #0]
}
 800715a:	bf00      	nop
 800715c:	371c      	adds	r7, #28
 800715e:	46bd      	mov	sp, r7
 8007160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007164:	4770      	bx	lr
 8007166:	bf00      	nop
 8007168:	200008e0 	.word	0x200008e0
 800716c:	200008cc 	.word	0x200008cc
 8007170:	200008c0 	.word	0x200008c0
 8007174:	200007e4 	.word	0x200007e4
 8007178:	200007e0 	.word	0x200007e0

0800717c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b084      	sub	sp, #16
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
 8007184:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d10a      	bne.n	80071a2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800718c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007190:	f383 8811 	msr	BASEPRI, r3
 8007194:	f3bf 8f6f 	isb	sy
 8007198:	f3bf 8f4f 	dsb	sy
 800719c:	60fb      	str	r3, [r7, #12]
}
 800719e:	bf00      	nop
 80071a0:	e7fe      	b.n	80071a0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80071a2:	4b07      	ldr	r3, [pc, #28]	; (80071c0 <vTaskPlaceOnEventList+0x44>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	3318      	adds	r3, #24
 80071a8:	4619      	mov	r1, r3
 80071aa:	6878      	ldr	r0, [r7, #4]
 80071ac:	f7fe fecb 	bl	8005f46 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80071b0:	2101      	movs	r1, #1
 80071b2:	6838      	ldr	r0, [r7, #0]
 80071b4:	f000 fa72 	bl	800769c <prvAddCurrentTaskToDelayedList>
}
 80071b8:	bf00      	nop
 80071ba:	3710      	adds	r7, #16
 80071bc:	46bd      	mov	sp, r7
 80071be:	bd80      	pop	{r7, pc}
 80071c0:	200007e0 	.word	0x200007e0

080071c4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b086      	sub	sp, #24
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	60f8      	str	r0, [r7, #12]
 80071cc:	60b9      	str	r1, [r7, #8]
 80071ce:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d10a      	bne.n	80071ec <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80071d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071da:	f383 8811 	msr	BASEPRI, r3
 80071de:	f3bf 8f6f 	isb	sy
 80071e2:	f3bf 8f4f 	dsb	sy
 80071e6:	617b      	str	r3, [r7, #20]
}
 80071e8:	bf00      	nop
 80071ea:	e7fe      	b.n	80071ea <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80071ec:	4b0a      	ldr	r3, [pc, #40]	; (8007218 <vTaskPlaceOnEventListRestricted+0x54>)
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	3318      	adds	r3, #24
 80071f2:	4619      	mov	r1, r3
 80071f4:	68f8      	ldr	r0, [r7, #12]
 80071f6:	f7fe fe82 	bl	8005efe <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d002      	beq.n	8007206 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007200:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007204:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007206:	6879      	ldr	r1, [r7, #4]
 8007208:	68b8      	ldr	r0, [r7, #8]
 800720a:	f000 fa47 	bl	800769c <prvAddCurrentTaskToDelayedList>
	}
 800720e:	bf00      	nop
 8007210:	3718      	adds	r7, #24
 8007212:	46bd      	mov	sp, r7
 8007214:	bd80      	pop	{r7, pc}
 8007216:	bf00      	nop
 8007218:	200007e0 	.word	0x200007e0

0800721c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b086      	sub	sp, #24
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	68db      	ldr	r3, [r3, #12]
 8007228:	68db      	ldr	r3, [r3, #12]
 800722a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800722c:	693b      	ldr	r3, [r7, #16]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d10a      	bne.n	8007248 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007232:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007236:	f383 8811 	msr	BASEPRI, r3
 800723a:	f3bf 8f6f 	isb	sy
 800723e:	f3bf 8f4f 	dsb	sy
 8007242:	60fb      	str	r3, [r7, #12]
}
 8007244:	bf00      	nop
 8007246:	e7fe      	b.n	8007246 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007248:	693b      	ldr	r3, [r7, #16]
 800724a:	3318      	adds	r3, #24
 800724c:	4618      	mov	r0, r3
 800724e:	f7fe feb3 	bl	8005fb8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007252:	4b1d      	ldr	r3, [pc, #116]	; (80072c8 <xTaskRemoveFromEventList+0xac>)
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d11c      	bne.n	8007294 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800725a:	693b      	ldr	r3, [r7, #16]
 800725c:	3304      	adds	r3, #4
 800725e:	4618      	mov	r0, r3
 8007260:	f7fe feaa 	bl	8005fb8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007264:	693b      	ldr	r3, [r7, #16]
 8007266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007268:	2201      	movs	r2, #1
 800726a:	409a      	lsls	r2, r3
 800726c:	4b17      	ldr	r3, [pc, #92]	; (80072cc <xTaskRemoveFromEventList+0xb0>)
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	4313      	orrs	r3, r2
 8007272:	4a16      	ldr	r2, [pc, #88]	; (80072cc <xTaskRemoveFromEventList+0xb0>)
 8007274:	6013      	str	r3, [r2, #0]
 8007276:	693b      	ldr	r3, [r7, #16]
 8007278:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800727a:	4613      	mov	r3, r2
 800727c:	009b      	lsls	r3, r3, #2
 800727e:	4413      	add	r3, r2
 8007280:	009b      	lsls	r3, r3, #2
 8007282:	4a13      	ldr	r2, [pc, #76]	; (80072d0 <xTaskRemoveFromEventList+0xb4>)
 8007284:	441a      	add	r2, r3
 8007286:	693b      	ldr	r3, [r7, #16]
 8007288:	3304      	adds	r3, #4
 800728a:	4619      	mov	r1, r3
 800728c:	4610      	mov	r0, r2
 800728e:	f7fe fe36 	bl	8005efe <vListInsertEnd>
 8007292:	e005      	b.n	80072a0 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007294:	693b      	ldr	r3, [r7, #16]
 8007296:	3318      	adds	r3, #24
 8007298:	4619      	mov	r1, r3
 800729a:	480e      	ldr	r0, [pc, #56]	; (80072d4 <xTaskRemoveFromEventList+0xb8>)
 800729c:	f7fe fe2f 	bl	8005efe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80072a0:	693b      	ldr	r3, [r7, #16]
 80072a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072a4:	4b0c      	ldr	r3, [pc, #48]	; (80072d8 <xTaskRemoveFromEventList+0xbc>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072aa:	429a      	cmp	r2, r3
 80072ac:	d905      	bls.n	80072ba <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80072ae:	2301      	movs	r3, #1
 80072b0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80072b2:	4b0a      	ldr	r3, [pc, #40]	; (80072dc <xTaskRemoveFromEventList+0xc0>)
 80072b4:	2201      	movs	r2, #1
 80072b6:	601a      	str	r2, [r3, #0]
 80072b8:	e001      	b.n	80072be <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80072ba:	2300      	movs	r3, #0
 80072bc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80072be:	697b      	ldr	r3, [r7, #20]
}
 80072c0:	4618      	mov	r0, r3
 80072c2:	3718      	adds	r7, #24
 80072c4:	46bd      	mov	sp, r7
 80072c6:	bd80      	pop	{r7, pc}
 80072c8:	200008e0 	.word	0x200008e0
 80072cc:	200008c0 	.word	0x200008c0
 80072d0:	200007e4 	.word	0x200007e4
 80072d4:	20000878 	.word	0x20000878
 80072d8:	200007e0 	.word	0x200007e0
 80072dc:	200008cc 	.word	0x200008cc

080072e0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80072e0:	b480      	push	{r7}
 80072e2:	b083      	sub	sp, #12
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80072e8:	4b06      	ldr	r3, [pc, #24]	; (8007304 <vTaskInternalSetTimeOutState+0x24>)
 80072ea:	681a      	ldr	r2, [r3, #0]
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80072f0:	4b05      	ldr	r3, [pc, #20]	; (8007308 <vTaskInternalSetTimeOutState+0x28>)
 80072f2:	681a      	ldr	r2, [r3, #0]
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	605a      	str	r2, [r3, #4]
}
 80072f8:	bf00      	nop
 80072fa:	370c      	adds	r7, #12
 80072fc:	46bd      	mov	sp, r7
 80072fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007302:	4770      	bx	lr
 8007304:	200008d0 	.word	0x200008d0
 8007308:	200008bc 	.word	0x200008bc

0800730c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b088      	sub	sp, #32
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
 8007314:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d10a      	bne.n	8007332 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800731c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007320:	f383 8811 	msr	BASEPRI, r3
 8007324:	f3bf 8f6f 	isb	sy
 8007328:	f3bf 8f4f 	dsb	sy
 800732c:	613b      	str	r3, [r7, #16]
}
 800732e:	bf00      	nop
 8007330:	e7fe      	b.n	8007330 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d10a      	bne.n	800734e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007338:	f04f 0350 	mov.w	r3, #80	; 0x50
 800733c:	f383 8811 	msr	BASEPRI, r3
 8007340:	f3bf 8f6f 	isb	sy
 8007344:	f3bf 8f4f 	dsb	sy
 8007348:	60fb      	str	r3, [r7, #12]
}
 800734a:	bf00      	nop
 800734c:	e7fe      	b.n	800734c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800734e:	f000 fe49 	bl	8007fe4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007352:	4b1d      	ldr	r3, [pc, #116]	; (80073c8 <xTaskCheckForTimeOut+0xbc>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	69ba      	ldr	r2, [r7, #24]
 800735e:	1ad3      	subs	r3, r2, r3
 8007360:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800736a:	d102      	bne.n	8007372 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800736c:	2300      	movs	r3, #0
 800736e:	61fb      	str	r3, [r7, #28]
 8007370:	e023      	b.n	80073ba <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681a      	ldr	r2, [r3, #0]
 8007376:	4b15      	ldr	r3, [pc, #84]	; (80073cc <xTaskCheckForTimeOut+0xc0>)
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	429a      	cmp	r2, r3
 800737c:	d007      	beq.n	800738e <xTaskCheckForTimeOut+0x82>
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	685b      	ldr	r3, [r3, #4]
 8007382:	69ba      	ldr	r2, [r7, #24]
 8007384:	429a      	cmp	r2, r3
 8007386:	d302      	bcc.n	800738e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007388:	2301      	movs	r3, #1
 800738a:	61fb      	str	r3, [r7, #28]
 800738c:	e015      	b.n	80073ba <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	697a      	ldr	r2, [r7, #20]
 8007394:	429a      	cmp	r2, r3
 8007396:	d20b      	bcs.n	80073b0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	681a      	ldr	r2, [r3, #0]
 800739c:	697b      	ldr	r3, [r7, #20]
 800739e:	1ad2      	subs	r2, r2, r3
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80073a4:	6878      	ldr	r0, [r7, #4]
 80073a6:	f7ff ff9b 	bl	80072e0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80073aa:	2300      	movs	r3, #0
 80073ac:	61fb      	str	r3, [r7, #28]
 80073ae:	e004      	b.n	80073ba <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	2200      	movs	r2, #0
 80073b4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80073b6:	2301      	movs	r3, #1
 80073b8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80073ba:	f000 fe43 	bl	8008044 <vPortExitCritical>

	return xReturn;
 80073be:	69fb      	ldr	r3, [r7, #28]
}
 80073c0:	4618      	mov	r0, r3
 80073c2:	3720      	adds	r7, #32
 80073c4:	46bd      	mov	sp, r7
 80073c6:	bd80      	pop	{r7, pc}
 80073c8:	200008bc 	.word	0x200008bc
 80073cc:	200008d0 	.word	0x200008d0

080073d0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80073d0:	b480      	push	{r7}
 80073d2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80073d4:	4b03      	ldr	r3, [pc, #12]	; (80073e4 <vTaskMissedYield+0x14>)
 80073d6:	2201      	movs	r2, #1
 80073d8:	601a      	str	r2, [r3, #0]
}
 80073da:	bf00      	nop
 80073dc:	46bd      	mov	sp, r7
 80073de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e2:	4770      	bx	lr
 80073e4:	200008cc 	.word	0x200008cc

080073e8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b082      	sub	sp, #8
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80073f0:	f000 f852 	bl	8007498 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80073f4:	4b06      	ldr	r3, [pc, #24]	; (8007410 <prvIdleTask+0x28>)
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	2b01      	cmp	r3, #1
 80073fa:	d9f9      	bls.n	80073f0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80073fc:	4b05      	ldr	r3, [pc, #20]	; (8007414 <prvIdleTask+0x2c>)
 80073fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007402:	601a      	str	r2, [r3, #0]
 8007404:	f3bf 8f4f 	dsb	sy
 8007408:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800740c:	e7f0      	b.n	80073f0 <prvIdleTask+0x8>
 800740e:	bf00      	nop
 8007410:	200007e4 	.word	0x200007e4
 8007414:	e000ed04 	.word	0xe000ed04

08007418 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b082      	sub	sp, #8
 800741c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800741e:	2300      	movs	r3, #0
 8007420:	607b      	str	r3, [r7, #4]
 8007422:	e00c      	b.n	800743e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007424:	687a      	ldr	r2, [r7, #4]
 8007426:	4613      	mov	r3, r2
 8007428:	009b      	lsls	r3, r3, #2
 800742a:	4413      	add	r3, r2
 800742c:	009b      	lsls	r3, r3, #2
 800742e:	4a12      	ldr	r2, [pc, #72]	; (8007478 <prvInitialiseTaskLists+0x60>)
 8007430:	4413      	add	r3, r2
 8007432:	4618      	mov	r0, r3
 8007434:	f7fe fd36 	bl	8005ea4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	3301      	adds	r3, #1
 800743c:	607b      	str	r3, [r7, #4]
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2b04      	cmp	r3, #4
 8007442:	d9ef      	bls.n	8007424 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007444:	480d      	ldr	r0, [pc, #52]	; (800747c <prvInitialiseTaskLists+0x64>)
 8007446:	f7fe fd2d 	bl	8005ea4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800744a:	480d      	ldr	r0, [pc, #52]	; (8007480 <prvInitialiseTaskLists+0x68>)
 800744c:	f7fe fd2a 	bl	8005ea4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007450:	480c      	ldr	r0, [pc, #48]	; (8007484 <prvInitialiseTaskLists+0x6c>)
 8007452:	f7fe fd27 	bl	8005ea4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007456:	480c      	ldr	r0, [pc, #48]	; (8007488 <prvInitialiseTaskLists+0x70>)
 8007458:	f7fe fd24 	bl	8005ea4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800745c:	480b      	ldr	r0, [pc, #44]	; (800748c <prvInitialiseTaskLists+0x74>)
 800745e:	f7fe fd21 	bl	8005ea4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007462:	4b0b      	ldr	r3, [pc, #44]	; (8007490 <prvInitialiseTaskLists+0x78>)
 8007464:	4a05      	ldr	r2, [pc, #20]	; (800747c <prvInitialiseTaskLists+0x64>)
 8007466:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007468:	4b0a      	ldr	r3, [pc, #40]	; (8007494 <prvInitialiseTaskLists+0x7c>)
 800746a:	4a05      	ldr	r2, [pc, #20]	; (8007480 <prvInitialiseTaskLists+0x68>)
 800746c:	601a      	str	r2, [r3, #0]
}
 800746e:	bf00      	nop
 8007470:	3708      	adds	r7, #8
 8007472:	46bd      	mov	sp, r7
 8007474:	bd80      	pop	{r7, pc}
 8007476:	bf00      	nop
 8007478:	200007e4 	.word	0x200007e4
 800747c:	20000848 	.word	0x20000848
 8007480:	2000085c 	.word	0x2000085c
 8007484:	20000878 	.word	0x20000878
 8007488:	2000088c 	.word	0x2000088c
 800748c:	200008a4 	.word	0x200008a4
 8007490:	20000870 	.word	0x20000870
 8007494:	20000874 	.word	0x20000874

08007498 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007498:	b580      	push	{r7, lr}
 800749a:	b082      	sub	sp, #8
 800749c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800749e:	e019      	b.n	80074d4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80074a0:	f000 fda0 	bl	8007fe4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80074a4:	4b10      	ldr	r3, [pc, #64]	; (80074e8 <prvCheckTasksWaitingTermination+0x50>)
 80074a6:	68db      	ldr	r3, [r3, #12]
 80074a8:	68db      	ldr	r3, [r3, #12]
 80074aa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	3304      	adds	r3, #4
 80074b0:	4618      	mov	r0, r3
 80074b2:	f7fe fd81 	bl	8005fb8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80074b6:	4b0d      	ldr	r3, [pc, #52]	; (80074ec <prvCheckTasksWaitingTermination+0x54>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	3b01      	subs	r3, #1
 80074bc:	4a0b      	ldr	r2, [pc, #44]	; (80074ec <prvCheckTasksWaitingTermination+0x54>)
 80074be:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80074c0:	4b0b      	ldr	r3, [pc, #44]	; (80074f0 <prvCheckTasksWaitingTermination+0x58>)
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	3b01      	subs	r3, #1
 80074c6:	4a0a      	ldr	r2, [pc, #40]	; (80074f0 <prvCheckTasksWaitingTermination+0x58>)
 80074c8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80074ca:	f000 fdbb 	bl	8008044 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80074ce:	6878      	ldr	r0, [r7, #4]
 80074d0:	f000 f810 	bl	80074f4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80074d4:	4b06      	ldr	r3, [pc, #24]	; (80074f0 <prvCheckTasksWaitingTermination+0x58>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d1e1      	bne.n	80074a0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80074dc:	bf00      	nop
 80074de:	bf00      	nop
 80074e0:	3708      	adds	r7, #8
 80074e2:	46bd      	mov	sp, r7
 80074e4:	bd80      	pop	{r7, pc}
 80074e6:	bf00      	nop
 80074e8:	2000088c 	.word	0x2000088c
 80074ec:	200008b8 	.word	0x200008b8
 80074f0:	200008a0 	.word	0x200008a0

080074f4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b082      	sub	sp, #8
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007500:	4618      	mov	r0, r3
 8007502:	f000 ff55 	bl	80083b0 <vPortFree>
			vPortFree( pxTCB );
 8007506:	6878      	ldr	r0, [r7, #4]
 8007508:	f000 ff52 	bl	80083b0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800750c:	bf00      	nop
 800750e:	3708      	adds	r7, #8
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}

08007514 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007514:	b480      	push	{r7}
 8007516:	b083      	sub	sp, #12
 8007518:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800751a:	4b0c      	ldr	r3, [pc, #48]	; (800754c <prvResetNextTaskUnblockTime+0x38>)
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d104      	bne.n	800752e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007524:	4b0a      	ldr	r3, [pc, #40]	; (8007550 <prvResetNextTaskUnblockTime+0x3c>)
 8007526:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800752a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800752c:	e008      	b.n	8007540 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800752e:	4b07      	ldr	r3, [pc, #28]	; (800754c <prvResetNextTaskUnblockTime+0x38>)
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	68db      	ldr	r3, [r3, #12]
 8007534:	68db      	ldr	r3, [r3, #12]
 8007536:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	685b      	ldr	r3, [r3, #4]
 800753c:	4a04      	ldr	r2, [pc, #16]	; (8007550 <prvResetNextTaskUnblockTime+0x3c>)
 800753e:	6013      	str	r3, [r2, #0]
}
 8007540:	bf00      	nop
 8007542:	370c      	adds	r7, #12
 8007544:	46bd      	mov	sp, r7
 8007546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754a:	4770      	bx	lr
 800754c:	20000870 	.word	0x20000870
 8007550:	200008d8 	.word	0x200008d8

08007554 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007554:	b480      	push	{r7}
 8007556:	b083      	sub	sp, #12
 8007558:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800755a:	4b0b      	ldr	r3, [pc, #44]	; (8007588 <xTaskGetSchedulerState+0x34>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d102      	bne.n	8007568 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007562:	2301      	movs	r3, #1
 8007564:	607b      	str	r3, [r7, #4]
 8007566:	e008      	b.n	800757a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007568:	4b08      	ldr	r3, [pc, #32]	; (800758c <xTaskGetSchedulerState+0x38>)
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d102      	bne.n	8007576 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007570:	2302      	movs	r3, #2
 8007572:	607b      	str	r3, [r7, #4]
 8007574:	e001      	b.n	800757a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007576:	2300      	movs	r3, #0
 8007578:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800757a:	687b      	ldr	r3, [r7, #4]
	}
 800757c:	4618      	mov	r0, r3
 800757e:	370c      	adds	r7, #12
 8007580:	46bd      	mov	sp, r7
 8007582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007586:	4770      	bx	lr
 8007588:	200008c4 	.word	0x200008c4
 800758c:	200008e0 	.word	0x200008e0

08007590 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007590:	b580      	push	{r7, lr}
 8007592:	b086      	sub	sp, #24
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800759c:	2300      	movs	r3, #0
 800759e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d06e      	beq.n	8007684 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80075a6:	4b3a      	ldr	r3, [pc, #232]	; (8007690 <xTaskPriorityDisinherit+0x100>)
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	693a      	ldr	r2, [r7, #16]
 80075ac:	429a      	cmp	r2, r3
 80075ae:	d00a      	beq.n	80075c6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80075b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075b4:	f383 8811 	msr	BASEPRI, r3
 80075b8:	f3bf 8f6f 	isb	sy
 80075bc:	f3bf 8f4f 	dsb	sy
 80075c0:	60fb      	str	r3, [r7, #12]
}
 80075c2:	bf00      	nop
 80075c4:	e7fe      	b.n	80075c4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80075c6:	693b      	ldr	r3, [r7, #16]
 80075c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d10a      	bne.n	80075e4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80075ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075d2:	f383 8811 	msr	BASEPRI, r3
 80075d6:	f3bf 8f6f 	isb	sy
 80075da:	f3bf 8f4f 	dsb	sy
 80075de:	60bb      	str	r3, [r7, #8]
}
 80075e0:	bf00      	nop
 80075e2:	e7fe      	b.n	80075e2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80075e4:	693b      	ldr	r3, [r7, #16]
 80075e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075e8:	1e5a      	subs	r2, r3, #1
 80075ea:	693b      	ldr	r3, [r7, #16]
 80075ec:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80075ee:	693b      	ldr	r3, [r7, #16]
 80075f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075f2:	693b      	ldr	r3, [r7, #16]
 80075f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80075f6:	429a      	cmp	r2, r3
 80075f8:	d044      	beq.n	8007684 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80075fa:	693b      	ldr	r3, [r7, #16]
 80075fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d140      	bne.n	8007684 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007602:	693b      	ldr	r3, [r7, #16]
 8007604:	3304      	adds	r3, #4
 8007606:	4618      	mov	r0, r3
 8007608:	f7fe fcd6 	bl	8005fb8 <uxListRemove>
 800760c:	4603      	mov	r3, r0
 800760e:	2b00      	cmp	r3, #0
 8007610:	d115      	bne.n	800763e <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007612:	693b      	ldr	r3, [r7, #16]
 8007614:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007616:	491f      	ldr	r1, [pc, #124]	; (8007694 <xTaskPriorityDisinherit+0x104>)
 8007618:	4613      	mov	r3, r2
 800761a:	009b      	lsls	r3, r3, #2
 800761c:	4413      	add	r3, r2
 800761e:	009b      	lsls	r3, r3, #2
 8007620:	440b      	add	r3, r1
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d10a      	bne.n	800763e <xTaskPriorityDisinherit+0xae>
 8007628:	693b      	ldr	r3, [r7, #16]
 800762a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800762c:	2201      	movs	r2, #1
 800762e:	fa02 f303 	lsl.w	r3, r2, r3
 8007632:	43da      	mvns	r2, r3
 8007634:	4b18      	ldr	r3, [pc, #96]	; (8007698 <xTaskPriorityDisinherit+0x108>)
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	4013      	ands	r3, r2
 800763a:	4a17      	ldr	r2, [pc, #92]	; (8007698 <xTaskPriorityDisinherit+0x108>)
 800763c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800763e:	693b      	ldr	r3, [r7, #16]
 8007640:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007642:	693b      	ldr	r3, [r7, #16]
 8007644:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007646:	693b      	ldr	r3, [r7, #16]
 8007648:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800764a:	f1c3 0205 	rsb	r2, r3, #5
 800764e:	693b      	ldr	r3, [r7, #16]
 8007650:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007652:	693b      	ldr	r3, [r7, #16]
 8007654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007656:	2201      	movs	r2, #1
 8007658:	409a      	lsls	r2, r3
 800765a:	4b0f      	ldr	r3, [pc, #60]	; (8007698 <xTaskPriorityDisinherit+0x108>)
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	4313      	orrs	r3, r2
 8007660:	4a0d      	ldr	r2, [pc, #52]	; (8007698 <xTaskPriorityDisinherit+0x108>)
 8007662:	6013      	str	r3, [r2, #0]
 8007664:	693b      	ldr	r3, [r7, #16]
 8007666:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007668:	4613      	mov	r3, r2
 800766a:	009b      	lsls	r3, r3, #2
 800766c:	4413      	add	r3, r2
 800766e:	009b      	lsls	r3, r3, #2
 8007670:	4a08      	ldr	r2, [pc, #32]	; (8007694 <xTaskPriorityDisinherit+0x104>)
 8007672:	441a      	add	r2, r3
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	3304      	adds	r3, #4
 8007678:	4619      	mov	r1, r3
 800767a:	4610      	mov	r0, r2
 800767c:	f7fe fc3f 	bl	8005efe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007680:	2301      	movs	r3, #1
 8007682:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007684:	697b      	ldr	r3, [r7, #20]
	}
 8007686:	4618      	mov	r0, r3
 8007688:	3718      	adds	r7, #24
 800768a:	46bd      	mov	sp, r7
 800768c:	bd80      	pop	{r7, pc}
 800768e:	bf00      	nop
 8007690:	200007e0 	.word	0x200007e0
 8007694:	200007e4 	.word	0x200007e4
 8007698:	200008c0 	.word	0x200008c0

0800769c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800769c:	b580      	push	{r7, lr}
 800769e:	b084      	sub	sp, #16
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
 80076a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80076a6:	4b29      	ldr	r3, [pc, #164]	; (800774c <prvAddCurrentTaskToDelayedList+0xb0>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80076ac:	4b28      	ldr	r3, [pc, #160]	; (8007750 <prvAddCurrentTaskToDelayedList+0xb4>)
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	3304      	adds	r3, #4
 80076b2:	4618      	mov	r0, r3
 80076b4:	f7fe fc80 	bl	8005fb8 <uxListRemove>
 80076b8:	4603      	mov	r3, r0
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d10b      	bne.n	80076d6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80076be:	4b24      	ldr	r3, [pc, #144]	; (8007750 <prvAddCurrentTaskToDelayedList+0xb4>)
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076c4:	2201      	movs	r2, #1
 80076c6:	fa02 f303 	lsl.w	r3, r2, r3
 80076ca:	43da      	mvns	r2, r3
 80076cc:	4b21      	ldr	r3, [pc, #132]	; (8007754 <prvAddCurrentTaskToDelayedList+0xb8>)
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	4013      	ands	r3, r2
 80076d2:	4a20      	ldr	r2, [pc, #128]	; (8007754 <prvAddCurrentTaskToDelayedList+0xb8>)
 80076d4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80076dc:	d10a      	bne.n	80076f4 <prvAddCurrentTaskToDelayedList+0x58>
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d007      	beq.n	80076f4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80076e4:	4b1a      	ldr	r3, [pc, #104]	; (8007750 <prvAddCurrentTaskToDelayedList+0xb4>)
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	3304      	adds	r3, #4
 80076ea:	4619      	mov	r1, r3
 80076ec:	481a      	ldr	r0, [pc, #104]	; (8007758 <prvAddCurrentTaskToDelayedList+0xbc>)
 80076ee:	f7fe fc06 	bl	8005efe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80076f2:	e026      	b.n	8007742 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80076f4:	68fa      	ldr	r2, [r7, #12]
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	4413      	add	r3, r2
 80076fa:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80076fc:	4b14      	ldr	r3, [pc, #80]	; (8007750 <prvAddCurrentTaskToDelayedList+0xb4>)
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	68ba      	ldr	r2, [r7, #8]
 8007702:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007704:	68ba      	ldr	r2, [r7, #8]
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	429a      	cmp	r2, r3
 800770a:	d209      	bcs.n	8007720 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800770c:	4b13      	ldr	r3, [pc, #76]	; (800775c <prvAddCurrentTaskToDelayedList+0xc0>)
 800770e:	681a      	ldr	r2, [r3, #0]
 8007710:	4b0f      	ldr	r3, [pc, #60]	; (8007750 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	3304      	adds	r3, #4
 8007716:	4619      	mov	r1, r3
 8007718:	4610      	mov	r0, r2
 800771a:	f7fe fc14 	bl	8005f46 <vListInsert>
}
 800771e:	e010      	b.n	8007742 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007720:	4b0f      	ldr	r3, [pc, #60]	; (8007760 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007722:	681a      	ldr	r2, [r3, #0]
 8007724:	4b0a      	ldr	r3, [pc, #40]	; (8007750 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	3304      	adds	r3, #4
 800772a:	4619      	mov	r1, r3
 800772c:	4610      	mov	r0, r2
 800772e:	f7fe fc0a 	bl	8005f46 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007732:	4b0c      	ldr	r3, [pc, #48]	; (8007764 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	68ba      	ldr	r2, [r7, #8]
 8007738:	429a      	cmp	r2, r3
 800773a:	d202      	bcs.n	8007742 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800773c:	4a09      	ldr	r2, [pc, #36]	; (8007764 <prvAddCurrentTaskToDelayedList+0xc8>)
 800773e:	68bb      	ldr	r3, [r7, #8]
 8007740:	6013      	str	r3, [r2, #0]
}
 8007742:	bf00      	nop
 8007744:	3710      	adds	r7, #16
 8007746:	46bd      	mov	sp, r7
 8007748:	bd80      	pop	{r7, pc}
 800774a:	bf00      	nop
 800774c:	200008bc 	.word	0x200008bc
 8007750:	200007e0 	.word	0x200007e0
 8007754:	200008c0 	.word	0x200008c0
 8007758:	200008a4 	.word	0x200008a4
 800775c:	20000874 	.word	0x20000874
 8007760:	20000870 	.word	0x20000870
 8007764:	200008d8 	.word	0x200008d8

08007768 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b084      	sub	sp, #16
 800776c:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 800776e:	2300      	movs	r3, #0
 8007770:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007772:	f000 fad5 	bl	8007d20 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007776:	4b11      	ldr	r3, [pc, #68]	; (80077bc <xTimerCreateTimerTask+0x54>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d00b      	beq.n	8007796 <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 800777e:	4b10      	ldr	r3, [pc, #64]	; (80077c0 <xTimerCreateTimerTask+0x58>)
 8007780:	9301      	str	r3, [sp, #4]
 8007782:	2302      	movs	r3, #2
 8007784:	9300      	str	r3, [sp, #0]
 8007786:	2300      	movs	r3, #0
 8007788:	f44f 7282 	mov.w	r2, #260	; 0x104
 800778c:	490d      	ldr	r1, [pc, #52]	; (80077c4 <xTimerCreateTimerTask+0x5c>)
 800778e:	480e      	ldr	r0, [pc, #56]	; (80077c8 <xTimerCreateTimerTask+0x60>)
 8007790:	f7ff f8e8 	bl	8006964 <xTaskCreate>
 8007794:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2b00      	cmp	r3, #0
 800779a:	d10a      	bne.n	80077b2 <xTimerCreateTimerTask+0x4a>
	__asm volatile
 800779c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077a0:	f383 8811 	msr	BASEPRI, r3
 80077a4:	f3bf 8f6f 	isb	sy
 80077a8:	f3bf 8f4f 	dsb	sy
 80077ac:	603b      	str	r3, [r7, #0]
}
 80077ae:	bf00      	nop
 80077b0:	e7fe      	b.n	80077b0 <xTimerCreateTimerTask+0x48>
	return xReturn;
 80077b2:	687b      	ldr	r3, [r7, #4]
}
 80077b4:	4618      	mov	r0, r3
 80077b6:	3708      	adds	r7, #8
 80077b8:	46bd      	mov	sp, r7
 80077ba:	bd80      	pop	{r7, pc}
 80077bc:	20000914 	.word	0x20000914
 80077c0:	20000918 	.word	0x20000918
 80077c4:	0800d060 	.word	0x0800d060
 80077c8:	08007901 	.word	0x08007901

080077cc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b08a      	sub	sp, #40	; 0x28
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	60f8      	str	r0, [r7, #12]
 80077d4:	60b9      	str	r1, [r7, #8]
 80077d6:	607a      	str	r2, [r7, #4]
 80077d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80077da:	2300      	movs	r3, #0
 80077dc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d10a      	bne.n	80077fa <xTimerGenericCommand+0x2e>
	__asm volatile
 80077e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077e8:	f383 8811 	msr	BASEPRI, r3
 80077ec:	f3bf 8f6f 	isb	sy
 80077f0:	f3bf 8f4f 	dsb	sy
 80077f4:	623b      	str	r3, [r7, #32]
}
 80077f6:	bf00      	nop
 80077f8:	e7fe      	b.n	80077f8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80077fa:	4b1a      	ldr	r3, [pc, #104]	; (8007864 <xTimerGenericCommand+0x98>)
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d02a      	beq.n	8007858 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007802:	68bb      	ldr	r3, [r7, #8]
 8007804:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	2b05      	cmp	r3, #5
 8007812:	dc18      	bgt.n	8007846 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007814:	f7ff fe9e 	bl	8007554 <xTaskGetSchedulerState>
 8007818:	4603      	mov	r3, r0
 800781a:	2b02      	cmp	r3, #2
 800781c:	d109      	bne.n	8007832 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800781e:	4b11      	ldr	r3, [pc, #68]	; (8007864 <xTimerGenericCommand+0x98>)
 8007820:	6818      	ldr	r0, [r3, #0]
 8007822:	f107 0114 	add.w	r1, r7, #20
 8007826:	2300      	movs	r3, #0
 8007828:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800782a:	f7fe fcb7 	bl	800619c <xQueueGenericSend>
 800782e:	6278      	str	r0, [r7, #36]	; 0x24
 8007830:	e012      	b.n	8007858 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007832:	4b0c      	ldr	r3, [pc, #48]	; (8007864 <xTimerGenericCommand+0x98>)
 8007834:	6818      	ldr	r0, [r3, #0]
 8007836:	f107 0114 	add.w	r1, r7, #20
 800783a:	2300      	movs	r3, #0
 800783c:	2200      	movs	r2, #0
 800783e:	f7fe fcad 	bl	800619c <xQueueGenericSend>
 8007842:	6278      	str	r0, [r7, #36]	; 0x24
 8007844:	e008      	b.n	8007858 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007846:	4b07      	ldr	r3, [pc, #28]	; (8007864 <xTimerGenericCommand+0x98>)
 8007848:	6818      	ldr	r0, [r3, #0]
 800784a:	f107 0114 	add.w	r1, r7, #20
 800784e:	2300      	movs	r3, #0
 8007850:	683a      	ldr	r2, [r7, #0]
 8007852:	f7fe fda1 	bl	8006398 <xQueueGenericSendFromISR>
 8007856:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800785a:	4618      	mov	r0, r3
 800785c:	3728      	adds	r7, #40	; 0x28
 800785e:	46bd      	mov	sp, r7
 8007860:	bd80      	pop	{r7, pc}
 8007862:	bf00      	nop
 8007864:	20000914 	.word	0x20000914

08007868 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b088      	sub	sp, #32
 800786c:	af02      	add	r7, sp, #8
 800786e:	6078      	str	r0, [r7, #4]
 8007870:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007872:	4b22      	ldr	r3, [pc, #136]	; (80078fc <prvProcessExpiredTimer+0x94>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	68db      	ldr	r3, [r3, #12]
 8007878:	68db      	ldr	r3, [r3, #12]
 800787a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800787c:	697b      	ldr	r3, [r7, #20]
 800787e:	3304      	adds	r3, #4
 8007880:	4618      	mov	r0, r3
 8007882:	f7fe fb99 	bl	8005fb8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007886:	697b      	ldr	r3, [r7, #20]
 8007888:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800788c:	f003 0304 	and.w	r3, r3, #4
 8007890:	2b00      	cmp	r3, #0
 8007892:	d022      	beq.n	80078da <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	699a      	ldr	r2, [r3, #24]
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	18d1      	adds	r1, r2, r3
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	683a      	ldr	r2, [r7, #0]
 80078a0:	6978      	ldr	r0, [r7, #20]
 80078a2:	f000 f8d1 	bl	8007a48 <prvInsertTimerInActiveList>
 80078a6:	4603      	mov	r3, r0
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d01f      	beq.n	80078ec <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80078ac:	2300      	movs	r3, #0
 80078ae:	9300      	str	r3, [sp, #0]
 80078b0:	2300      	movs	r3, #0
 80078b2:	687a      	ldr	r2, [r7, #4]
 80078b4:	2100      	movs	r1, #0
 80078b6:	6978      	ldr	r0, [r7, #20]
 80078b8:	f7ff ff88 	bl	80077cc <xTimerGenericCommand>
 80078bc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80078be:	693b      	ldr	r3, [r7, #16]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d113      	bne.n	80078ec <prvProcessExpiredTimer+0x84>
	__asm volatile
 80078c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078c8:	f383 8811 	msr	BASEPRI, r3
 80078cc:	f3bf 8f6f 	isb	sy
 80078d0:	f3bf 8f4f 	dsb	sy
 80078d4:	60fb      	str	r3, [r7, #12]
}
 80078d6:	bf00      	nop
 80078d8:	e7fe      	b.n	80078d8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80078da:	697b      	ldr	r3, [r7, #20]
 80078dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80078e0:	f023 0301 	bic.w	r3, r3, #1
 80078e4:	b2da      	uxtb	r2, r3
 80078e6:	697b      	ldr	r3, [r7, #20]
 80078e8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80078ec:	697b      	ldr	r3, [r7, #20]
 80078ee:	6a1b      	ldr	r3, [r3, #32]
 80078f0:	6978      	ldr	r0, [r7, #20]
 80078f2:	4798      	blx	r3
}
 80078f4:	bf00      	nop
 80078f6:	3718      	adds	r7, #24
 80078f8:	46bd      	mov	sp, r7
 80078fa:	bd80      	pop	{r7, pc}
 80078fc:	2000090c 	.word	0x2000090c

08007900 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007900:	b580      	push	{r7, lr}
 8007902:	b084      	sub	sp, #16
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007908:	f107 0308 	add.w	r3, r7, #8
 800790c:	4618      	mov	r0, r3
 800790e:	f000 f857 	bl	80079c0 <prvGetNextExpireTime>
 8007912:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007914:	68bb      	ldr	r3, [r7, #8]
 8007916:	4619      	mov	r1, r3
 8007918:	68f8      	ldr	r0, [r7, #12]
 800791a:	f000 f803 	bl	8007924 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800791e:	f000 f8d5 	bl	8007acc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007922:	e7f1      	b.n	8007908 <prvTimerTask+0x8>

08007924 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007924:	b580      	push	{r7, lr}
 8007926:	b084      	sub	sp, #16
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
 800792c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800792e:	f7ff fa57 	bl	8006de0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007932:	f107 0308 	add.w	r3, r7, #8
 8007936:	4618      	mov	r0, r3
 8007938:	f000 f866 	bl	8007a08 <prvSampleTimeNow>
 800793c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800793e:	68bb      	ldr	r3, [r7, #8]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d130      	bne.n	80079a6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d10a      	bne.n	8007960 <prvProcessTimerOrBlockTask+0x3c>
 800794a:	687a      	ldr	r2, [r7, #4]
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	429a      	cmp	r2, r3
 8007950:	d806      	bhi.n	8007960 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007952:	f7ff fa53 	bl	8006dfc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007956:	68f9      	ldr	r1, [r7, #12]
 8007958:	6878      	ldr	r0, [r7, #4]
 800795a:	f7ff ff85 	bl	8007868 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800795e:	e024      	b.n	80079aa <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007960:	683b      	ldr	r3, [r7, #0]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d008      	beq.n	8007978 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007966:	4b13      	ldr	r3, [pc, #76]	; (80079b4 <prvProcessTimerOrBlockTask+0x90>)
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d101      	bne.n	8007974 <prvProcessTimerOrBlockTask+0x50>
 8007970:	2301      	movs	r3, #1
 8007972:	e000      	b.n	8007976 <prvProcessTimerOrBlockTask+0x52>
 8007974:	2300      	movs	r3, #0
 8007976:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007978:	4b0f      	ldr	r3, [pc, #60]	; (80079b8 <prvProcessTimerOrBlockTask+0x94>)
 800797a:	6818      	ldr	r0, [r3, #0]
 800797c:	687a      	ldr	r2, [r7, #4]
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	1ad3      	subs	r3, r2, r3
 8007982:	683a      	ldr	r2, [r7, #0]
 8007984:	4619      	mov	r1, r3
 8007986:	f7fe ffb9 	bl	80068fc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800798a:	f7ff fa37 	bl	8006dfc <xTaskResumeAll>
 800798e:	4603      	mov	r3, r0
 8007990:	2b00      	cmp	r3, #0
 8007992:	d10a      	bne.n	80079aa <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007994:	4b09      	ldr	r3, [pc, #36]	; (80079bc <prvProcessTimerOrBlockTask+0x98>)
 8007996:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800799a:	601a      	str	r2, [r3, #0]
 800799c:	f3bf 8f4f 	dsb	sy
 80079a0:	f3bf 8f6f 	isb	sy
}
 80079a4:	e001      	b.n	80079aa <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80079a6:	f7ff fa29 	bl	8006dfc <xTaskResumeAll>
}
 80079aa:	bf00      	nop
 80079ac:	3710      	adds	r7, #16
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bd80      	pop	{r7, pc}
 80079b2:	bf00      	nop
 80079b4:	20000910 	.word	0x20000910
 80079b8:	20000914 	.word	0x20000914
 80079bc:	e000ed04 	.word	0xe000ed04

080079c0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80079c0:	b480      	push	{r7}
 80079c2:	b085      	sub	sp, #20
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80079c8:	4b0e      	ldr	r3, [pc, #56]	; (8007a04 <prvGetNextExpireTime+0x44>)
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d101      	bne.n	80079d6 <prvGetNextExpireTime+0x16>
 80079d2:	2201      	movs	r2, #1
 80079d4:	e000      	b.n	80079d8 <prvGetNextExpireTime+0x18>
 80079d6:	2200      	movs	r2, #0
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d105      	bne.n	80079f0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80079e4:	4b07      	ldr	r3, [pc, #28]	; (8007a04 <prvGetNextExpireTime+0x44>)
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	68db      	ldr	r3, [r3, #12]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	60fb      	str	r3, [r7, #12]
 80079ee:	e001      	b.n	80079f4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80079f0:	2300      	movs	r3, #0
 80079f2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80079f4:	68fb      	ldr	r3, [r7, #12]
}
 80079f6:	4618      	mov	r0, r3
 80079f8:	3714      	adds	r7, #20
 80079fa:	46bd      	mov	sp, r7
 80079fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a00:	4770      	bx	lr
 8007a02:	bf00      	nop
 8007a04:	2000090c 	.word	0x2000090c

08007a08 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b084      	sub	sp, #16
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007a10:	f7ff fa90 	bl	8006f34 <xTaskGetTickCount>
 8007a14:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007a16:	4b0b      	ldr	r3, [pc, #44]	; (8007a44 <prvSampleTimeNow+0x3c>)
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	68fa      	ldr	r2, [r7, #12]
 8007a1c:	429a      	cmp	r2, r3
 8007a1e:	d205      	bcs.n	8007a2c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007a20:	f000 f91a 	bl	8007c58 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2201      	movs	r2, #1
 8007a28:	601a      	str	r2, [r3, #0]
 8007a2a:	e002      	b.n	8007a32 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007a32:	4a04      	ldr	r2, [pc, #16]	; (8007a44 <prvSampleTimeNow+0x3c>)
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007a38:	68fb      	ldr	r3, [r7, #12]
}
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	3710      	adds	r7, #16
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	bd80      	pop	{r7, pc}
 8007a42:	bf00      	nop
 8007a44:	2000091c 	.word	0x2000091c

08007a48 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b086      	sub	sp, #24
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	60f8      	str	r0, [r7, #12]
 8007a50:	60b9      	str	r1, [r7, #8]
 8007a52:	607a      	str	r2, [r7, #4]
 8007a54:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007a56:	2300      	movs	r3, #0
 8007a58:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	68ba      	ldr	r2, [r7, #8]
 8007a5e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	68fa      	ldr	r2, [r7, #12]
 8007a64:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007a66:	68ba      	ldr	r2, [r7, #8]
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	429a      	cmp	r2, r3
 8007a6c:	d812      	bhi.n	8007a94 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a6e:	687a      	ldr	r2, [r7, #4]
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	1ad2      	subs	r2, r2, r3
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	699b      	ldr	r3, [r3, #24]
 8007a78:	429a      	cmp	r2, r3
 8007a7a:	d302      	bcc.n	8007a82 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007a7c:	2301      	movs	r3, #1
 8007a7e:	617b      	str	r3, [r7, #20]
 8007a80:	e01b      	b.n	8007aba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007a82:	4b10      	ldr	r3, [pc, #64]	; (8007ac4 <prvInsertTimerInActiveList+0x7c>)
 8007a84:	681a      	ldr	r2, [r3, #0]
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	3304      	adds	r3, #4
 8007a8a:	4619      	mov	r1, r3
 8007a8c:	4610      	mov	r0, r2
 8007a8e:	f7fe fa5a 	bl	8005f46 <vListInsert>
 8007a92:	e012      	b.n	8007aba <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007a94:	687a      	ldr	r2, [r7, #4]
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	429a      	cmp	r2, r3
 8007a9a:	d206      	bcs.n	8007aaa <prvInsertTimerInActiveList+0x62>
 8007a9c:	68ba      	ldr	r2, [r7, #8]
 8007a9e:	683b      	ldr	r3, [r7, #0]
 8007aa0:	429a      	cmp	r2, r3
 8007aa2:	d302      	bcc.n	8007aaa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	617b      	str	r3, [r7, #20]
 8007aa8:	e007      	b.n	8007aba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007aaa:	4b07      	ldr	r3, [pc, #28]	; (8007ac8 <prvInsertTimerInActiveList+0x80>)
 8007aac:	681a      	ldr	r2, [r3, #0]
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	3304      	adds	r3, #4
 8007ab2:	4619      	mov	r1, r3
 8007ab4:	4610      	mov	r0, r2
 8007ab6:	f7fe fa46 	bl	8005f46 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007aba:	697b      	ldr	r3, [r7, #20]
}
 8007abc:	4618      	mov	r0, r3
 8007abe:	3718      	adds	r7, #24
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	bd80      	pop	{r7, pc}
 8007ac4:	20000910 	.word	0x20000910
 8007ac8:	2000090c 	.word	0x2000090c

08007acc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b08c      	sub	sp, #48	; 0x30
 8007ad0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007ad2:	e0ae      	b.n	8007c32 <prvProcessReceivedCommands+0x166>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007ad4:	68bb      	ldr	r3, [r7, #8]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	f2c0 80aa 	blt.w	8007c30 <prvProcessReceivedCommands+0x164>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007adc:	693b      	ldr	r3, [r7, #16]
 8007ade:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ae2:	695b      	ldr	r3, [r3, #20]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d004      	beq.n	8007af2 <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aea:	3304      	adds	r3, #4
 8007aec:	4618      	mov	r0, r3
 8007aee:	f7fe fa63 	bl	8005fb8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007af2:	1d3b      	adds	r3, r7, #4
 8007af4:	4618      	mov	r0, r3
 8007af6:	f7ff ff87 	bl	8007a08 <prvSampleTimeNow>
 8007afa:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8007afc:	68bb      	ldr	r3, [r7, #8]
 8007afe:	2b09      	cmp	r3, #9
 8007b00:	f200 8097 	bhi.w	8007c32 <prvProcessReceivedCommands+0x166>
 8007b04:	a201      	add	r2, pc, #4	; (adr r2, 8007b0c <prvProcessReceivedCommands+0x40>)
 8007b06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b0a:	bf00      	nop
 8007b0c:	08007b35 	.word	0x08007b35
 8007b10:	08007b35 	.word	0x08007b35
 8007b14:	08007b35 	.word	0x08007b35
 8007b18:	08007ba9 	.word	0x08007ba9
 8007b1c:	08007bbd 	.word	0x08007bbd
 8007b20:	08007c07 	.word	0x08007c07
 8007b24:	08007b35 	.word	0x08007b35
 8007b28:	08007b35 	.word	0x08007b35
 8007b2c:	08007ba9 	.word	0x08007ba9
 8007b30:	08007bbd 	.word	0x08007bbd
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b36:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007b3a:	f043 0301 	orr.w	r3, r3, #1
 8007b3e:	b2da      	uxtb	r2, r3
 8007b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b42:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007b46:	68fa      	ldr	r2, [r7, #12]
 8007b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b4a:	699b      	ldr	r3, [r3, #24]
 8007b4c:	18d1      	adds	r1, r2, r3
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	6a3a      	ldr	r2, [r7, #32]
 8007b52:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007b54:	f7ff ff78 	bl	8007a48 <prvInsertTimerInActiveList>
 8007b58:	4603      	mov	r3, r0
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d069      	beq.n	8007c32 <prvProcessReceivedCommands+0x166>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b60:	6a1b      	ldr	r3, [r3, #32]
 8007b62:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007b64:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b68:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007b6c:	f003 0304 	and.w	r3, r3, #4
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d05e      	beq.n	8007c32 <prvProcessReceivedCommands+0x166>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007b74:	68fa      	ldr	r2, [r7, #12]
 8007b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b78:	699b      	ldr	r3, [r3, #24]
 8007b7a:	441a      	add	r2, r3
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	9300      	str	r3, [sp, #0]
 8007b80:	2300      	movs	r3, #0
 8007b82:	2100      	movs	r1, #0
 8007b84:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007b86:	f7ff fe21 	bl	80077cc <xTimerGenericCommand>
 8007b8a:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8007b8c:	69fb      	ldr	r3, [r7, #28]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d14f      	bne.n	8007c32 <prvProcessReceivedCommands+0x166>
	__asm volatile
 8007b92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b96:	f383 8811 	msr	BASEPRI, r3
 8007b9a:	f3bf 8f6f 	isb	sy
 8007b9e:	f3bf 8f4f 	dsb	sy
 8007ba2:	61bb      	str	r3, [r7, #24]
}
 8007ba4:	bf00      	nop
 8007ba6:	e7fe      	b.n	8007ba6 <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007baa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007bae:	f023 0301 	bic.w	r3, r3, #1
 8007bb2:	b2da      	uxtb	r2, r3
 8007bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bb6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8007bba:	e03a      	b.n	8007c32 <prvProcessReceivedCommands+0x166>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bbe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007bc2:	f043 0301 	orr.w	r3, r3, #1
 8007bc6:	b2da      	uxtb	r2, r3
 8007bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007bce:	68fa      	ldr	r2, [r7, #12]
 8007bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bd2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bd6:	699b      	ldr	r3, [r3, #24]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d10a      	bne.n	8007bf2 <prvProcessReceivedCommands+0x126>
	__asm volatile
 8007bdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007be0:	f383 8811 	msr	BASEPRI, r3
 8007be4:	f3bf 8f6f 	isb	sy
 8007be8:	f3bf 8f4f 	dsb	sy
 8007bec:	617b      	str	r3, [r7, #20]
}
 8007bee:	bf00      	nop
 8007bf0:	e7fe      	b.n	8007bf0 <prvProcessReceivedCommands+0x124>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bf4:	699a      	ldr	r2, [r3, #24]
 8007bf6:	6a3b      	ldr	r3, [r7, #32]
 8007bf8:	18d1      	adds	r1, r2, r3
 8007bfa:	6a3b      	ldr	r3, [r7, #32]
 8007bfc:	6a3a      	ldr	r2, [r7, #32]
 8007bfe:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007c00:	f7ff ff22 	bl	8007a48 <prvInsertTimerInActiveList>
					break;
 8007c04:	e015      	b.n	8007c32 <prvProcessReceivedCommands+0x166>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c08:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c0c:	f003 0302 	and.w	r3, r3, #2
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d103      	bne.n	8007c1c <prvProcessReceivedCommands+0x150>
						{
							vPortFree( pxTimer );
 8007c14:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007c16:	f000 fbcb 	bl	80083b0 <vPortFree>
 8007c1a:	e00a      	b.n	8007c32 <prvProcessReceivedCommands+0x166>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c1e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c22:	f023 0301 	bic.w	r3, r3, #1
 8007c26:	b2da      	uxtb	r2, r3
 8007c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c2a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007c2e:	e000      	b.n	8007c32 <prvProcessReceivedCommands+0x166>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8007c30:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007c32:	4b08      	ldr	r3, [pc, #32]	; (8007c54 <prvProcessReceivedCommands+0x188>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f107 0108 	add.w	r1, r7, #8
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	f7fe fc43 	bl	80064c8 <xQueueReceive>
 8007c42:	4603      	mov	r3, r0
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	f47f af45 	bne.w	8007ad4 <prvProcessReceivedCommands+0x8>
	}
}
 8007c4a:	bf00      	nop
 8007c4c:	bf00      	nop
 8007c4e:	3728      	adds	r7, #40	; 0x28
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bd80      	pop	{r7, pc}
 8007c54:	20000914 	.word	0x20000914

08007c58 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b088      	sub	sp, #32
 8007c5c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007c5e:	e048      	b.n	8007cf2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007c60:	4b2d      	ldr	r3, [pc, #180]	; (8007d18 <prvSwitchTimerLists+0xc0>)
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	68db      	ldr	r3, [r3, #12]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c6a:	4b2b      	ldr	r3, [pc, #172]	; (8007d18 <prvSwitchTimerLists+0xc0>)
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	68db      	ldr	r3, [r3, #12]
 8007c70:	68db      	ldr	r3, [r3, #12]
 8007c72:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	3304      	adds	r3, #4
 8007c78:	4618      	mov	r0, r3
 8007c7a:	f7fe f99d 	bl	8005fb8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	6a1b      	ldr	r3, [r3, #32]
 8007c82:	68f8      	ldr	r0, [r7, #12]
 8007c84:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c8c:	f003 0304 	and.w	r3, r3, #4
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d02e      	beq.n	8007cf2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	699b      	ldr	r3, [r3, #24]
 8007c98:	693a      	ldr	r2, [r7, #16]
 8007c9a:	4413      	add	r3, r2
 8007c9c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007c9e:	68ba      	ldr	r2, [r7, #8]
 8007ca0:	693b      	ldr	r3, [r7, #16]
 8007ca2:	429a      	cmp	r2, r3
 8007ca4:	d90e      	bls.n	8007cc4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	68ba      	ldr	r2, [r7, #8]
 8007caa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	68fa      	ldr	r2, [r7, #12]
 8007cb0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007cb2:	4b19      	ldr	r3, [pc, #100]	; (8007d18 <prvSwitchTimerLists+0xc0>)
 8007cb4:	681a      	ldr	r2, [r3, #0]
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	3304      	adds	r3, #4
 8007cba:	4619      	mov	r1, r3
 8007cbc:	4610      	mov	r0, r2
 8007cbe:	f7fe f942 	bl	8005f46 <vListInsert>
 8007cc2:	e016      	b.n	8007cf2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	9300      	str	r3, [sp, #0]
 8007cc8:	2300      	movs	r3, #0
 8007cca:	693a      	ldr	r2, [r7, #16]
 8007ccc:	2100      	movs	r1, #0
 8007cce:	68f8      	ldr	r0, [r7, #12]
 8007cd0:	f7ff fd7c 	bl	80077cc <xTimerGenericCommand>
 8007cd4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d10a      	bne.n	8007cf2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8007cdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ce0:	f383 8811 	msr	BASEPRI, r3
 8007ce4:	f3bf 8f6f 	isb	sy
 8007ce8:	f3bf 8f4f 	dsb	sy
 8007cec:	603b      	str	r3, [r7, #0]
}
 8007cee:	bf00      	nop
 8007cf0:	e7fe      	b.n	8007cf0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007cf2:	4b09      	ldr	r3, [pc, #36]	; (8007d18 <prvSwitchTimerLists+0xc0>)
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d1b1      	bne.n	8007c60 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007cfc:	4b06      	ldr	r3, [pc, #24]	; (8007d18 <prvSwitchTimerLists+0xc0>)
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007d02:	4b06      	ldr	r3, [pc, #24]	; (8007d1c <prvSwitchTimerLists+0xc4>)
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	4a04      	ldr	r2, [pc, #16]	; (8007d18 <prvSwitchTimerLists+0xc0>)
 8007d08:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007d0a:	4a04      	ldr	r2, [pc, #16]	; (8007d1c <prvSwitchTimerLists+0xc4>)
 8007d0c:	697b      	ldr	r3, [r7, #20]
 8007d0e:	6013      	str	r3, [r2, #0]
}
 8007d10:	bf00      	nop
 8007d12:	3718      	adds	r7, #24
 8007d14:	46bd      	mov	sp, r7
 8007d16:	bd80      	pop	{r7, pc}
 8007d18:	2000090c 	.word	0x2000090c
 8007d1c:	20000910 	.word	0x20000910

08007d20 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007d24:	f000 f95e 	bl	8007fe4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007d28:	4b12      	ldr	r3, [pc, #72]	; (8007d74 <prvCheckForValidListAndQueue+0x54>)
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d11d      	bne.n	8007d6c <prvCheckForValidListAndQueue+0x4c>
		{
			vListInitialise( &xActiveTimerList1 );
 8007d30:	4811      	ldr	r0, [pc, #68]	; (8007d78 <prvCheckForValidListAndQueue+0x58>)
 8007d32:	f7fe f8b7 	bl	8005ea4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007d36:	4811      	ldr	r0, [pc, #68]	; (8007d7c <prvCheckForValidListAndQueue+0x5c>)
 8007d38:	f7fe f8b4 	bl	8005ea4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007d3c:	4b10      	ldr	r3, [pc, #64]	; (8007d80 <prvCheckForValidListAndQueue+0x60>)
 8007d3e:	4a0e      	ldr	r2, [pc, #56]	; (8007d78 <prvCheckForValidListAndQueue+0x58>)
 8007d40:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007d42:	4b10      	ldr	r3, [pc, #64]	; (8007d84 <prvCheckForValidListAndQueue+0x64>)
 8007d44:	4a0d      	ldr	r2, [pc, #52]	; (8007d7c <prvCheckForValidListAndQueue+0x5c>)
 8007d46:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8007d48:	2200      	movs	r2, #0
 8007d4a:	210c      	movs	r1, #12
 8007d4c:	200a      	movs	r0, #10
 8007d4e:	f7fe f9c5 	bl	80060dc <xQueueGenericCreate>
 8007d52:	4603      	mov	r3, r0
 8007d54:	4a07      	ldr	r2, [pc, #28]	; (8007d74 <prvCheckForValidListAndQueue+0x54>)
 8007d56:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007d58:	4b06      	ldr	r3, [pc, #24]	; (8007d74 <prvCheckForValidListAndQueue+0x54>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d005      	beq.n	8007d6c <prvCheckForValidListAndQueue+0x4c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007d60:	4b04      	ldr	r3, [pc, #16]	; (8007d74 <prvCheckForValidListAndQueue+0x54>)
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	4908      	ldr	r1, [pc, #32]	; (8007d88 <prvCheckForValidListAndQueue+0x68>)
 8007d66:	4618      	mov	r0, r3
 8007d68:	f7fe fd9e 	bl	80068a8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007d6c:	f000 f96a 	bl	8008044 <vPortExitCritical>
}
 8007d70:	bf00      	nop
 8007d72:	bd80      	pop	{r7, pc}
 8007d74:	20000914 	.word	0x20000914
 8007d78:	200008e4 	.word	0x200008e4
 8007d7c:	200008f8 	.word	0x200008f8
 8007d80:	2000090c 	.word	0x2000090c
 8007d84:	20000910 	.word	0x20000910
 8007d88:	0800d068 	.word	0x0800d068

08007d8c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b085      	sub	sp, #20
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	60f8      	str	r0, [r7, #12]
 8007d94:	60b9      	str	r1, [r7, #8]
 8007d96:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	3b04      	subs	r3, #4
 8007d9c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007da4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	3b04      	subs	r3, #4
 8007daa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	f023 0201 	bic.w	r2, r3, #1
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	3b04      	subs	r3, #4
 8007dba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007dbc:	4a0c      	ldr	r2, [pc, #48]	; (8007df0 <pxPortInitialiseStack+0x64>)
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	3b14      	subs	r3, #20
 8007dc6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007dc8:	687a      	ldr	r2, [r7, #4]
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	3b04      	subs	r3, #4
 8007dd2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	f06f 0202 	mvn.w	r2, #2
 8007dda:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	3b20      	subs	r3, #32
 8007de0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007de2:	68fb      	ldr	r3, [r7, #12]
}
 8007de4:	4618      	mov	r0, r3
 8007de6:	3714      	adds	r7, #20
 8007de8:	46bd      	mov	sp, r7
 8007dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dee:	4770      	bx	lr
 8007df0:	08007df5 	.word	0x08007df5

08007df4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007df4:	b480      	push	{r7}
 8007df6:	b085      	sub	sp, #20
 8007df8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007dfe:	4b12      	ldr	r3, [pc, #72]	; (8007e48 <prvTaskExitError+0x54>)
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007e06:	d00a      	beq.n	8007e1e <prvTaskExitError+0x2a>
	__asm volatile
 8007e08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e0c:	f383 8811 	msr	BASEPRI, r3
 8007e10:	f3bf 8f6f 	isb	sy
 8007e14:	f3bf 8f4f 	dsb	sy
 8007e18:	60fb      	str	r3, [r7, #12]
}
 8007e1a:	bf00      	nop
 8007e1c:	e7fe      	b.n	8007e1c <prvTaskExitError+0x28>
	__asm volatile
 8007e1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e22:	f383 8811 	msr	BASEPRI, r3
 8007e26:	f3bf 8f6f 	isb	sy
 8007e2a:	f3bf 8f4f 	dsb	sy
 8007e2e:	60bb      	str	r3, [r7, #8]
}
 8007e30:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007e32:	bf00      	nop
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d0fc      	beq.n	8007e34 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007e3a:	bf00      	nop
 8007e3c:	bf00      	nop
 8007e3e:	3714      	adds	r7, #20
 8007e40:	46bd      	mov	sp, r7
 8007e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e46:	4770      	bx	lr
 8007e48:	20000020 	.word	0x20000020
 8007e4c:	00000000 	.word	0x00000000

08007e50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007e50:	4b07      	ldr	r3, [pc, #28]	; (8007e70 <pxCurrentTCBConst2>)
 8007e52:	6819      	ldr	r1, [r3, #0]
 8007e54:	6808      	ldr	r0, [r1, #0]
 8007e56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e5a:	f380 8809 	msr	PSP, r0
 8007e5e:	f3bf 8f6f 	isb	sy
 8007e62:	f04f 0000 	mov.w	r0, #0
 8007e66:	f380 8811 	msr	BASEPRI, r0
 8007e6a:	4770      	bx	lr
 8007e6c:	f3af 8000 	nop.w

08007e70 <pxCurrentTCBConst2>:
 8007e70:	200007e0 	.word	0x200007e0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007e74:	bf00      	nop
 8007e76:	bf00      	nop

08007e78 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007e78:	4808      	ldr	r0, [pc, #32]	; (8007e9c <prvPortStartFirstTask+0x24>)
 8007e7a:	6800      	ldr	r0, [r0, #0]
 8007e7c:	6800      	ldr	r0, [r0, #0]
 8007e7e:	f380 8808 	msr	MSP, r0
 8007e82:	f04f 0000 	mov.w	r0, #0
 8007e86:	f380 8814 	msr	CONTROL, r0
 8007e8a:	b662      	cpsie	i
 8007e8c:	b661      	cpsie	f
 8007e8e:	f3bf 8f4f 	dsb	sy
 8007e92:	f3bf 8f6f 	isb	sy
 8007e96:	df00      	svc	0
 8007e98:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007e9a:	bf00      	nop
 8007e9c:	e000ed08 	.word	0xe000ed08

08007ea0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007ea0:	b580      	push	{r7, lr}
 8007ea2:	b086      	sub	sp, #24
 8007ea4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007ea6:	4b46      	ldr	r3, [pc, #280]	; (8007fc0 <xPortStartScheduler+0x120>)
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	4a46      	ldr	r2, [pc, #280]	; (8007fc4 <xPortStartScheduler+0x124>)
 8007eac:	4293      	cmp	r3, r2
 8007eae:	d10a      	bne.n	8007ec6 <xPortStartScheduler+0x26>
	__asm volatile
 8007eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eb4:	f383 8811 	msr	BASEPRI, r3
 8007eb8:	f3bf 8f6f 	isb	sy
 8007ebc:	f3bf 8f4f 	dsb	sy
 8007ec0:	613b      	str	r3, [r7, #16]
}
 8007ec2:	bf00      	nop
 8007ec4:	e7fe      	b.n	8007ec4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007ec6:	4b3e      	ldr	r3, [pc, #248]	; (8007fc0 <xPortStartScheduler+0x120>)
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	4a3f      	ldr	r2, [pc, #252]	; (8007fc8 <xPortStartScheduler+0x128>)
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d10a      	bne.n	8007ee6 <xPortStartScheduler+0x46>
	__asm volatile
 8007ed0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ed4:	f383 8811 	msr	BASEPRI, r3
 8007ed8:	f3bf 8f6f 	isb	sy
 8007edc:	f3bf 8f4f 	dsb	sy
 8007ee0:	60fb      	str	r3, [r7, #12]
}
 8007ee2:	bf00      	nop
 8007ee4:	e7fe      	b.n	8007ee4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007ee6:	4b39      	ldr	r3, [pc, #228]	; (8007fcc <xPortStartScheduler+0x12c>)
 8007ee8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007eea:	697b      	ldr	r3, [r7, #20]
 8007eec:	781b      	ldrb	r3, [r3, #0]
 8007eee:	b2db      	uxtb	r3, r3
 8007ef0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007ef2:	697b      	ldr	r3, [r7, #20]
 8007ef4:	22ff      	movs	r2, #255	; 0xff
 8007ef6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007ef8:	697b      	ldr	r3, [r7, #20]
 8007efa:	781b      	ldrb	r3, [r3, #0]
 8007efc:	b2db      	uxtb	r3, r3
 8007efe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007f00:	78fb      	ldrb	r3, [r7, #3]
 8007f02:	b2db      	uxtb	r3, r3
 8007f04:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007f08:	b2da      	uxtb	r2, r3
 8007f0a:	4b31      	ldr	r3, [pc, #196]	; (8007fd0 <xPortStartScheduler+0x130>)
 8007f0c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007f0e:	4b31      	ldr	r3, [pc, #196]	; (8007fd4 <xPortStartScheduler+0x134>)
 8007f10:	2207      	movs	r2, #7
 8007f12:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007f14:	e009      	b.n	8007f2a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007f16:	4b2f      	ldr	r3, [pc, #188]	; (8007fd4 <xPortStartScheduler+0x134>)
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	3b01      	subs	r3, #1
 8007f1c:	4a2d      	ldr	r2, [pc, #180]	; (8007fd4 <xPortStartScheduler+0x134>)
 8007f1e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007f20:	78fb      	ldrb	r3, [r7, #3]
 8007f22:	b2db      	uxtb	r3, r3
 8007f24:	005b      	lsls	r3, r3, #1
 8007f26:	b2db      	uxtb	r3, r3
 8007f28:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007f2a:	78fb      	ldrb	r3, [r7, #3]
 8007f2c:	b2db      	uxtb	r3, r3
 8007f2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f32:	2b80      	cmp	r3, #128	; 0x80
 8007f34:	d0ef      	beq.n	8007f16 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007f36:	4b27      	ldr	r3, [pc, #156]	; (8007fd4 <xPortStartScheduler+0x134>)
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f1c3 0307 	rsb	r3, r3, #7
 8007f3e:	2b04      	cmp	r3, #4
 8007f40:	d00a      	beq.n	8007f58 <xPortStartScheduler+0xb8>
	__asm volatile
 8007f42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f46:	f383 8811 	msr	BASEPRI, r3
 8007f4a:	f3bf 8f6f 	isb	sy
 8007f4e:	f3bf 8f4f 	dsb	sy
 8007f52:	60bb      	str	r3, [r7, #8]
}
 8007f54:	bf00      	nop
 8007f56:	e7fe      	b.n	8007f56 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007f58:	4b1e      	ldr	r3, [pc, #120]	; (8007fd4 <xPortStartScheduler+0x134>)
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	021b      	lsls	r3, r3, #8
 8007f5e:	4a1d      	ldr	r2, [pc, #116]	; (8007fd4 <xPortStartScheduler+0x134>)
 8007f60:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007f62:	4b1c      	ldr	r3, [pc, #112]	; (8007fd4 <xPortStartScheduler+0x134>)
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007f6a:	4a1a      	ldr	r2, [pc, #104]	; (8007fd4 <xPortStartScheduler+0x134>)
 8007f6c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	b2da      	uxtb	r2, r3
 8007f72:	697b      	ldr	r3, [r7, #20]
 8007f74:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007f76:	4b18      	ldr	r3, [pc, #96]	; (8007fd8 <xPortStartScheduler+0x138>)
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	4a17      	ldr	r2, [pc, #92]	; (8007fd8 <xPortStartScheduler+0x138>)
 8007f7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007f80:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007f82:	4b15      	ldr	r3, [pc, #84]	; (8007fd8 <xPortStartScheduler+0x138>)
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	4a14      	ldr	r2, [pc, #80]	; (8007fd8 <xPortStartScheduler+0x138>)
 8007f88:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007f8c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007f8e:	f000 f8dd 	bl	800814c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007f92:	4b12      	ldr	r3, [pc, #72]	; (8007fdc <xPortStartScheduler+0x13c>)
 8007f94:	2200      	movs	r2, #0
 8007f96:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007f98:	f000 f8fc 	bl	8008194 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007f9c:	4b10      	ldr	r3, [pc, #64]	; (8007fe0 <xPortStartScheduler+0x140>)
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	4a0f      	ldr	r2, [pc, #60]	; (8007fe0 <xPortStartScheduler+0x140>)
 8007fa2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007fa6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007fa8:	f7ff ff66 	bl	8007e78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007fac:	f7ff f88a 	bl	80070c4 <vTaskSwitchContext>
	prvTaskExitError();
 8007fb0:	f7ff ff20 	bl	8007df4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007fb4:	2300      	movs	r3, #0
}
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	3718      	adds	r7, #24
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	bd80      	pop	{r7, pc}
 8007fbe:	bf00      	nop
 8007fc0:	e000ed00 	.word	0xe000ed00
 8007fc4:	410fc271 	.word	0x410fc271
 8007fc8:	410fc270 	.word	0x410fc270
 8007fcc:	e000e400 	.word	0xe000e400
 8007fd0:	20000920 	.word	0x20000920
 8007fd4:	20000924 	.word	0x20000924
 8007fd8:	e000ed20 	.word	0xe000ed20
 8007fdc:	20000020 	.word	0x20000020
 8007fe0:	e000ef34 	.word	0xe000ef34

08007fe4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	b083      	sub	sp, #12
 8007fe8:	af00      	add	r7, sp, #0
	__asm volatile
 8007fea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fee:	f383 8811 	msr	BASEPRI, r3
 8007ff2:	f3bf 8f6f 	isb	sy
 8007ff6:	f3bf 8f4f 	dsb	sy
 8007ffa:	607b      	str	r3, [r7, #4]
}
 8007ffc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007ffe:	4b0f      	ldr	r3, [pc, #60]	; (800803c <vPortEnterCritical+0x58>)
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	3301      	adds	r3, #1
 8008004:	4a0d      	ldr	r2, [pc, #52]	; (800803c <vPortEnterCritical+0x58>)
 8008006:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008008:	4b0c      	ldr	r3, [pc, #48]	; (800803c <vPortEnterCritical+0x58>)
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	2b01      	cmp	r3, #1
 800800e:	d10f      	bne.n	8008030 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008010:	4b0b      	ldr	r3, [pc, #44]	; (8008040 <vPortEnterCritical+0x5c>)
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	b2db      	uxtb	r3, r3
 8008016:	2b00      	cmp	r3, #0
 8008018:	d00a      	beq.n	8008030 <vPortEnterCritical+0x4c>
	__asm volatile
 800801a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800801e:	f383 8811 	msr	BASEPRI, r3
 8008022:	f3bf 8f6f 	isb	sy
 8008026:	f3bf 8f4f 	dsb	sy
 800802a:	603b      	str	r3, [r7, #0]
}
 800802c:	bf00      	nop
 800802e:	e7fe      	b.n	800802e <vPortEnterCritical+0x4a>
	}
}
 8008030:	bf00      	nop
 8008032:	370c      	adds	r7, #12
 8008034:	46bd      	mov	sp, r7
 8008036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803a:	4770      	bx	lr
 800803c:	20000020 	.word	0x20000020
 8008040:	e000ed04 	.word	0xe000ed04

08008044 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008044:	b480      	push	{r7}
 8008046:	b083      	sub	sp, #12
 8008048:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800804a:	4b12      	ldr	r3, [pc, #72]	; (8008094 <vPortExitCritical+0x50>)
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d10a      	bne.n	8008068 <vPortExitCritical+0x24>
	__asm volatile
 8008052:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008056:	f383 8811 	msr	BASEPRI, r3
 800805a:	f3bf 8f6f 	isb	sy
 800805e:	f3bf 8f4f 	dsb	sy
 8008062:	607b      	str	r3, [r7, #4]
}
 8008064:	bf00      	nop
 8008066:	e7fe      	b.n	8008066 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008068:	4b0a      	ldr	r3, [pc, #40]	; (8008094 <vPortExitCritical+0x50>)
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	3b01      	subs	r3, #1
 800806e:	4a09      	ldr	r2, [pc, #36]	; (8008094 <vPortExitCritical+0x50>)
 8008070:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008072:	4b08      	ldr	r3, [pc, #32]	; (8008094 <vPortExitCritical+0x50>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d105      	bne.n	8008086 <vPortExitCritical+0x42>
 800807a:	2300      	movs	r3, #0
 800807c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	f383 8811 	msr	BASEPRI, r3
}
 8008084:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008086:	bf00      	nop
 8008088:	370c      	adds	r7, #12
 800808a:	46bd      	mov	sp, r7
 800808c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008090:	4770      	bx	lr
 8008092:	bf00      	nop
 8008094:	20000020 	.word	0x20000020
	...

080080a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80080a0:	f3ef 8009 	mrs	r0, PSP
 80080a4:	f3bf 8f6f 	isb	sy
 80080a8:	4b15      	ldr	r3, [pc, #84]	; (8008100 <pxCurrentTCBConst>)
 80080aa:	681a      	ldr	r2, [r3, #0]
 80080ac:	f01e 0f10 	tst.w	lr, #16
 80080b0:	bf08      	it	eq
 80080b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80080b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080ba:	6010      	str	r0, [r2, #0]
 80080bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80080c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80080c4:	f380 8811 	msr	BASEPRI, r0
 80080c8:	f3bf 8f4f 	dsb	sy
 80080cc:	f3bf 8f6f 	isb	sy
 80080d0:	f7fe fff8 	bl	80070c4 <vTaskSwitchContext>
 80080d4:	f04f 0000 	mov.w	r0, #0
 80080d8:	f380 8811 	msr	BASEPRI, r0
 80080dc:	bc09      	pop	{r0, r3}
 80080de:	6819      	ldr	r1, [r3, #0]
 80080e0:	6808      	ldr	r0, [r1, #0]
 80080e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080e6:	f01e 0f10 	tst.w	lr, #16
 80080ea:	bf08      	it	eq
 80080ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80080f0:	f380 8809 	msr	PSP, r0
 80080f4:	f3bf 8f6f 	isb	sy
 80080f8:	4770      	bx	lr
 80080fa:	bf00      	nop
 80080fc:	f3af 8000 	nop.w

08008100 <pxCurrentTCBConst>:
 8008100:	200007e0 	.word	0x200007e0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008104:	bf00      	nop
 8008106:	bf00      	nop

08008108 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008108:	b580      	push	{r7, lr}
 800810a:	b082      	sub	sp, #8
 800810c:	af00      	add	r7, sp, #0
	__asm volatile
 800810e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008112:	f383 8811 	msr	BASEPRI, r3
 8008116:	f3bf 8f6f 	isb	sy
 800811a:	f3bf 8f4f 	dsb	sy
 800811e:	607b      	str	r3, [r7, #4]
}
 8008120:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008122:	f7fe ff17 	bl	8006f54 <xTaskIncrementTick>
 8008126:	4603      	mov	r3, r0
 8008128:	2b00      	cmp	r3, #0
 800812a:	d003      	beq.n	8008134 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800812c:	4b06      	ldr	r3, [pc, #24]	; (8008148 <SysTick_Handler+0x40>)
 800812e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008132:	601a      	str	r2, [r3, #0]
 8008134:	2300      	movs	r3, #0
 8008136:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	f383 8811 	msr	BASEPRI, r3
}
 800813e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008140:	bf00      	nop
 8008142:	3708      	adds	r7, #8
 8008144:	46bd      	mov	sp, r7
 8008146:	bd80      	pop	{r7, pc}
 8008148:	e000ed04 	.word	0xe000ed04

0800814c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800814c:	b480      	push	{r7}
 800814e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008150:	4b0b      	ldr	r3, [pc, #44]	; (8008180 <vPortSetupTimerInterrupt+0x34>)
 8008152:	2200      	movs	r2, #0
 8008154:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008156:	4b0b      	ldr	r3, [pc, #44]	; (8008184 <vPortSetupTimerInterrupt+0x38>)
 8008158:	2200      	movs	r2, #0
 800815a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800815c:	4b0a      	ldr	r3, [pc, #40]	; (8008188 <vPortSetupTimerInterrupt+0x3c>)
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	4a0a      	ldr	r2, [pc, #40]	; (800818c <vPortSetupTimerInterrupt+0x40>)
 8008162:	fba2 2303 	umull	r2, r3, r2, r3
 8008166:	099b      	lsrs	r3, r3, #6
 8008168:	4a09      	ldr	r2, [pc, #36]	; (8008190 <vPortSetupTimerInterrupt+0x44>)
 800816a:	3b01      	subs	r3, #1
 800816c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800816e:	4b04      	ldr	r3, [pc, #16]	; (8008180 <vPortSetupTimerInterrupt+0x34>)
 8008170:	2207      	movs	r2, #7
 8008172:	601a      	str	r2, [r3, #0]
}
 8008174:	bf00      	nop
 8008176:	46bd      	mov	sp, r7
 8008178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817c:	4770      	bx	lr
 800817e:	bf00      	nop
 8008180:	e000e010 	.word	0xe000e010
 8008184:	e000e018 	.word	0xe000e018
 8008188:	20000014 	.word	0x20000014
 800818c:	10624dd3 	.word	0x10624dd3
 8008190:	e000e014 	.word	0xe000e014

08008194 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008194:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80081a4 <vPortEnableVFP+0x10>
 8008198:	6801      	ldr	r1, [r0, #0]
 800819a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800819e:	6001      	str	r1, [r0, #0]
 80081a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80081a2:	bf00      	nop
 80081a4:	e000ed88 	.word	0xe000ed88

080081a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80081a8:	b480      	push	{r7}
 80081aa:	b085      	sub	sp, #20
 80081ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80081ae:	f3ef 8305 	mrs	r3, IPSR
 80081b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	2b0f      	cmp	r3, #15
 80081b8:	d914      	bls.n	80081e4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80081ba:	4a17      	ldr	r2, [pc, #92]	; (8008218 <vPortValidateInterruptPriority+0x70>)
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	4413      	add	r3, r2
 80081c0:	781b      	ldrb	r3, [r3, #0]
 80081c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80081c4:	4b15      	ldr	r3, [pc, #84]	; (800821c <vPortValidateInterruptPriority+0x74>)
 80081c6:	781b      	ldrb	r3, [r3, #0]
 80081c8:	7afa      	ldrb	r2, [r7, #11]
 80081ca:	429a      	cmp	r2, r3
 80081cc:	d20a      	bcs.n	80081e4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80081ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081d2:	f383 8811 	msr	BASEPRI, r3
 80081d6:	f3bf 8f6f 	isb	sy
 80081da:	f3bf 8f4f 	dsb	sy
 80081de:	607b      	str	r3, [r7, #4]
}
 80081e0:	bf00      	nop
 80081e2:	e7fe      	b.n	80081e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80081e4:	4b0e      	ldr	r3, [pc, #56]	; (8008220 <vPortValidateInterruptPriority+0x78>)
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80081ec:	4b0d      	ldr	r3, [pc, #52]	; (8008224 <vPortValidateInterruptPriority+0x7c>)
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	429a      	cmp	r2, r3
 80081f2:	d90a      	bls.n	800820a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80081f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081f8:	f383 8811 	msr	BASEPRI, r3
 80081fc:	f3bf 8f6f 	isb	sy
 8008200:	f3bf 8f4f 	dsb	sy
 8008204:	603b      	str	r3, [r7, #0]
}
 8008206:	bf00      	nop
 8008208:	e7fe      	b.n	8008208 <vPortValidateInterruptPriority+0x60>
	}
 800820a:	bf00      	nop
 800820c:	3714      	adds	r7, #20
 800820e:	46bd      	mov	sp, r7
 8008210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008214:	4770      	bx	lr
 8008216:	bf00      	nop
 8008218:	e000e3f0 	.word	0xe000e3f0
 800821c:	20000920 	.word	0x20000920
 8008220:	e000ed0c 	.word	0xe000ed0c
 8008224:	20000924 	.word	0x20000924

08008228 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008228:	b580      	push	{r7, lr}
 800822a:	b08a      	sub	sp, #40	; 0x28
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008230:	2300      	movs	r3, #0
 8008232:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008234:	f7fe fdd4 	bl	8006de0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008238:	4b58      	ldr	r3, [pc, #352]	; (800839c <pvPortMalloc+0x174>)
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d101      	bne.n	8008244 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008240:	f000 f910 	bl	8008464 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008244:	4b56      	ldr	r3, [pc, #344]	; (80083a0 <pvPortMalloc+0x178>)
 8008246:	681a      	ldr	r2, [r3, #0]
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	4013      	ands	r3, r2
 800824c:	2b00      	cmp	r3, #0
 800824e:	f040 808e 	bne.w	800836e <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d01d      	beq.n	8008294 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008258:	2208      	movs	r2, #8
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	4413      	add	r3, r2
 800825e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	f003 0307 	and.w	r3, r3, #7
 8008266:	2b00      	cmp	r3, #0
 8008268:	d014      	beq.n	8008294 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	f023 0307 	bic.w	r3, r3, #7
 8008270:	3308      	adds	r3, #8
 8008272:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	f003 0307 	and.w	r3, r3, #7
 800827a:	2b00      	cmp	r3, #0
 800827c:	d00a      	beq.n	8008294 <pvPortMalloc+0x6c>
	__asm volatile
 800827e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008282:	f383 8811 	msr	BASEPRI, r3
 8008286:	f3bf 8f6f 	isb	sy
 800828a:	f3bf 8f4f 	dsb	sy
 800828e:	617b      	str	r3, [r7, #20]
}
 8008290:	bf00      	nop
 8008292:	e7fe      	b.n	8008292 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d069      	beq.n	800836e <pvPortMalloc+0x146>
 800829a:	4b42      	ldr	r3, [pc, #264]	; (80083a4 <pvPortMalloc+0x17c>)
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	687a      	ldr	r2, [r7, #4]
 80082a0:	429a      	cmp	r2, r3
 80082a2:	d864      	bhi.n	800836e <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80082a4:	4b40      	ldr	r3, [pc, #256]	; (80083a8 <pvPortMalloc+0x180>)
 80082a6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80082a8:	4b3f      	ldr	r3, [pc, #252]	; (80083a8 <pvPortMalloc+0x180>)
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80082ae:	e004      	b.n	80082ba <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80082b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082b2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80082b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80082ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082bc:	685b      	ldr	r3, [r3, #4]
 80082be:	687a      	ldr	r2, [r7, #4]
 80082c0:	429a      	cmp	r2, r3
 80082c2:	d903      	bls.n	80082cc <pvPortMalloc+0xa4>
 80082c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d1f1      	bne.n	80082b0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80082cc:	4b33      	ldr	r3, [pc, #204]	; (800839c <pvPortMalloc+0x174>)
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80082d2:	429a      	cmp	r2, r3
 80082d4:	d04b      	beq.n	800836e <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80082d6:	6a3b      	ldr	r3, [r7, #32]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	2208      	movs	r2, #8
 80082dc:	4413      	add	r3, r2
 80082de:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80082e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082e2:	681a      	ldr	r2, [r3, #0]
 80082e4:	6a3b      	ldr	r3, [r7, #32]
 80082e6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80082e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082ea:	685a      	ldr	r2, [r3, #4]
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	1ad2      	subs	r2, r2, r3
 80082f0:	2308      	movs	r3, #8
 80082f2:	005b      	lsls	r3, r3, #1
 80082f4:	429a      	cmp	r2, r3
 80082f6:	d91f      	bls.n	8008338 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80082f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	4413      	add	r3, r2
 80082fe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008300:	69bb      	ldr	r3, [r7, #24]
 8008302:	f003 0307 	and.w	r3, r3, #7
 8008306:	2b00      	cmp	r3, #0
 8008308:	d00a      	beq.n	8008320 <pvPortMalloc+0xf8>
	__asm volatile
 800830a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800830e:	f383 8811 	msr	BASEPRI, r3
 8008312:	f3bf 8f6f 	isb	sy
 8008316:	f3bf 8f4f 	dsb	sy
 800831a:	613b      	str	r3, [r7, #16]
}
 800831c:	bf00      	nop
 800831e:	e7fe      	b.n	800831e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008322:	685a      	ldr	r2, [r3, #4]
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	1ad2      	subs	r2, r2, r3
 8008328:	69bb      	ldr	r3, [r7, #24]
 800832a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800832c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800832e:	687a      	ldr	r2, [r7, #4]
 8008330:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008332:	69b8      	ldr	r0, [r7, #24]
 8008334:	f000 f8f8 	bl	8008528 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008338:	4b1a      	ldr	r3, [pc, #104]	; (80083a4 <pvPortMalloc+0x17c>)
 800833a:	681a      	ldr	r2, [r3, #0]
 800833c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800833e:	685b      	ldr	r3, [r3, #4]
 8008340:	1ad3      	subs	r3, r2, r3
 8008342:	4a18      	ldr	r2, [pc, #96]	; (80083a4 <pvPortMalloc+0x17c>)
 8008344:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008346:	4b17      	ldr	r3, [pc, #92]	; (80083a4 <pvPortMalloc+0x17c>)
 8008348:	681a      	ldr	r2, [r3, #0]
 800834a:	4b18      	ldr	r3, [pc, #96]	; (80083ac <pvPortMalloc+0x184>)
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	429a      	cmp	r2, r3
 8008350:	d203      	bcs.n	800835a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008352:	4b14      	ldr	r3, [pc, #80]	; (80083a4 <pvPortMalloc+0x17c>)
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	4a15      	ldr	r2, [pc, #84]	; (80083ac <pvPortMalloc+0x184>)
 8008358:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800835a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800835c:	685a      	ldr	r2, [r3, #4]
 800835e:	4b10      	ldr	r3, [pc, #64]	; (80083a0 <pvPortMalloc+0x178>)
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	431a      	orrs	r2, r3
 8008364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008366:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800836a:	2200      	movs	r2, #0
 800836c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800836e:	f7fe fd45 	bl	8006dfc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008372:	69fb      	ldr	r3, [r7, #28]
 8008374:	f003 0307 	and.w	r3, r3, #7
 8008378:	2b00      	cmp	r3, #0
 800837a:	d00a      	beq.n	8008392 <pvPortMalloc+0x16a>
	__asm volatile
 800837c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008380:	f383 8811 	msr	BASEPRI, r3
 8008384:	f3bf 8f6f 	isb	sy
 8008388:	f3bf 8f4f 	dsb	sy
 800838c:	60fb      	str	r3, [r7, #12]
}
 800838e:	bf00      	nop
 8008390:	e7fe      	b.n	8008390 <pvPortMalloc+0x168>
	return pvReturn;
 8008392:	69fb      	ldr	r3, [r7, #28]
}
 8008394:	4618      	mov	r0, r3
 8008396:	3728      	adds	r7, #40	; 0x28
 8008398:	46bd      	mov	sp, r7
 800839a:	bd80      	pop	{r7, pc}
 800839c:	20013530 	.word	0x20013530
 80083a0:	2001353c 	.word	0x2001353c
 80083a4:	20013534 	.word	0x20013534
 80083a8:	20013528 	.word	0x20013528
 80083ac:	20013538 	.word	0x20013538

080083b0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b086      	sub	sp, #24
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d048      	beq.n	8008454 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80083c2:	2308      	movs	r3, #8
 80083c4:	425b      	negs	r3, r3
 80083c6:	697a      	ldr	r2, [r7, #20]
 80083c8:	4413      	add	r3, r2
 80083ca:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80083cc:	697b      	ldr	r3, [r7, #20]
 80083ce:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80083d0:	693b      	ldr	r3, [r7, #16]
 80083d2:	685a      	ldr	r2, [r3, #4]
 80083d4:	4b21      	ldr	r3, [pc, #132]	; (800845c <vPortFree+0xac>)
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	4013      	ands	r3, r2
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d10a      	bne.n	80083f4 <vPortFree+0x44>
	__asm volatile
 80083de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083e2:	f383 8811 	msr	BASEPRI, r3
 80083e6:	f3bf 8f6f 	isb	sy
 80083ea:	f3bf 8f4f 	dsb	sy
 80083ee:	60fb      	str	r3, [r7, #12]
}
 80083f0:	bf00      	nop
 80083f2:	e7fe      	b.n	80083f2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80083f4:	693b      	ldr	r3, [r7, #16]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d00a      	beq.n	8008412 <vPortFree+0x62>
	__asm volatile
 80083fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008400:	f383 8811 	msr	BASEPRI, r3
 8008404:	f3bf 8f6f 	isb	sy
 8008408:	f3bf 8f4f 	dsb	sy
 800840c:	60bb      	str	r3, [r7, #8]
}
 800840e:	bf00      	nop
 8008410:	e7fe      	b.n	8008410 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008412:	693b      	ldr	r3, [r7, #16]
 8008414:	685a      	ldr	r2, [r3, #4]
 8008416:	4b11      	ldr	r3, [pc, #68]	; (800845c <vPortFree+0xac>)
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	4013      	ands	r3, r2
 800841c:	2b00      	cmp	r3, #0
 800841e:	d019      	beq.n	8008454 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008420:	693b      	ldr	r3, [r7, #16]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	2b00      	cmp	r3, #0
 8008426:	d115      	bne.n	8008454 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008428:	693b      	ldr	r3, [r7, #16]
 800842a:	685a      	ldr	r2, [r3, #4]
 800842c:	4b0b      	ldr	r3, [pc, #44]	; (800845c <vPortFree+0xac>)
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	43db      	mvns	r3, r3
 8008432:	401a      	ands	r2, r3
 8008434:	693b      	ldr	r3, [r7, #16]
 8008436:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008438:	f7fe fcd2 	bl	8006de0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800843c:	693b      	ldr	r3, [r7, #16]
 800843e:	685a      	ldr	r2, [r3, #4]
 8008440:	4b07      	ldr	r3, [pc, #28]	; (8008460 <vPortFree+0xb0>)
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	4413      	add	r3, r2
 8008446:	4a06      	ldr	r2, [pc, #24]	; (8008460 <vPortFree+0xb0>)
 8008448:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800844a:	6938      	ldr	r0, [r7, #16]
 800844c:	f000 f86c 	bl	8008528 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008450:	f7fe fcd4 	bl	8006dfc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008454:	bf00      	nop
 8008456:	3718      	adds	r7, #24
 8008458:	46bd      	mov	sp, r7
 800845a:	bd80      	pop	{r7, pc}
 800845c:	2001353c 	.word	0x2001353c
 8008460:	20013534 	.word	0x20013534

08008464 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008464:	b480      	push	{r7}
 8008466:	b085      	sub	sp, #20
 8008468:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800846a:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 800846e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008470:	4b27      	ldr	r3, [pc, #156]	; (8008510 <prvHeapInit+0xac>)
 8008472:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	f003 0307 	and.w	r3, r3, #7
 800847a:	2b00      	cmp	r3, #0
 800847c:	d00c      	beq.n	8008498 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	3307      	adds	r3, #7
 8008482:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	f023 0307 	bic.w	r3, r3, #7
 800848a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800848c:	68ba      	ldr	r2, [r7, #8]
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	1ad3      	subs	r3, r2, r3
 8008492:	4a1f      	ldr	r2, [pc, #124]	; (8008510 <prvHeapInit+0xac>)
 8008494:	4413      	add	r3, r2
 8008496:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800849c:	4a1d      	ldr	r2, [pc, #116]	; (8008514 <prvHeapInit+0xb0>)
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80084a2:	4b1c      	ldr	r3, [pc, #112]	; (8008514 <prvHeapInit+0xb0>)
 80084a4:	2200      	movs	r2, #0
 80084a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	68ba      	ldr	r2, [r7, #8]
 80084ac:	4413      	add	r3, r2
 80084ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80084b0:	2208      	movs	r2, #8
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	1a9b      	subs	r3, r3, r2
 80084b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	f023 0307 	bic.w	r3, r3, #7
 80084be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	4a15      	ldr	r2, [pc, #84]	; (8008518 <prvHeapInit+0xb4>)
 80084c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80084c6:	4b14      	ldr	r3, [pc, #80]	; (8008518 <prvHeapInit+0xb4>)
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	2200      	movs	r2, #0
 80084cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80084ce:	4b12      	ldr	r3, [pc, #72]	; (8008518 <prvHeapInit+0xb4>)
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	2200      	movs	r2, #0
 80084d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	68fa      	ldr	r2, [r7, #12]
 80084de:	1ad2      	subs	r2, r2, r3
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80084e4:	4b0c      	ldr	r3, [pc, #48]	; (8008518 <prvHeapInit+0xb4>)
 80084e6:	681a      	ldr	r2, [r3, #0]
 80084e8:	683b      	ldr	r3, [r7, #0]
 80084ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	685b      	ldr	r3, [r3, #4]
 80084f0:	4a0a      	ldr	r2, [pc, #40]	; (800851c <prvHeapInit+0xb8>)
 80084f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	685b      	ldr	r3, [r3, #4]
 80084f8:	4a09      	ldr	r2, [pc, #36]	; (8008520 <prvHeapInit+0xbc>)
 80084fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80084fc:	4b09      	ldr	r3, [pc, #36]	; (8008524 <prvHeapInit+0xc0>)
 80084fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008502:	601a      	str	r2, [r3, #0]
}
 8008504:	bf00      	nop
 8008506:	3714      	adds	r7, #20
 8008508:	46bd      	mov	sp, r7
 800850a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850e:	4770      	bx	lr
 8008510:	20000928 	.word	0x20000928
 8008514:	20013528 	.word	0x20013528
 8008518:	20013530 	.word	0x20013530
 800851c:	20013538 	.word	0x20013538
 8008520:	20013534 	.word	0x20013534
 8008524:	2001353c 	.word	0x2001353c

08008528 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008528:	b480      	push	{r7}
 800852a:	b085      	sub	sp, #20
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008530:	4b28      	ldr	r3, [pc, #160]	; (80085d4 <prvInsertBlockIntoFreeList+0xac>)
 8008532:	60fb      	str	r3, [r7, #12]
 8008534:	e002      	b.n	800853c <prvInsertBlockIntoFreeList+0x14>
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	60fb      	str	r3, [r7, #12]
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	687a      	ldr	r2, [r7, #4]
 8008542:	429a      	cmp	r2, r3
 8008544:	d8f7      	bhi.n	8008536 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	685b      	ldr	r3, [r3, #4]
 800854e:	68ba      	ldr	r2, [r7, #8]
 8008550:	4413      	add	r3, r2
 8008552:	687a      	ldr	r2, [r7, #4]
 8008554:	429a      	cmp	r2, r3
 8008556:	d108      	bne.n	800856a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	685a      	ldr	r2, [r3, #4]
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	685b      	ldr	r3, [r3, #4]
 8008560:	441a      	add	r2, r3
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	685b      	ldr	r3, [r3, #4]
 8008572:	68ba      	ldr	r2, [r7, #8]
 8008574:	441a      	add	r2, r3
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	429a      	cmp	r2, r3
 800857c:	d118      	bne.n	80085b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681a      	ldr	r2, [r3, #0]
 8008582:	4b15      	ldr	r3, [pc, #84]	; (80085d8 <prvInsertBlockIntoFreeList+0xb0>)
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	429a      	cmp	r2, r3
 8008588:	d00d      	beq.n	80085a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	685a      	ldr	r2, [r3, #4]
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	685b      	ldr	r3, [r3, #4]
 8008594:	441a      	add	r2, r3
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	681a      	ldr	r2, [r3, #0]
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	601a      	str	r2, [r3, #0]
 80085a4:	e008      	b.n	80085b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80085a6:	4b0c      	ldr	r3, [pc, #48]	; (80085d8 <prvInsertBlockIntoFreeList+0xb0>)
 80085a8:	681a      	ldr	r2, [r3, #0]
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	601a      	str	r2, [r3, #0]
 80085ae:	e003      	b.n	80085b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681a      	ldr	r2, [r3, #0]
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80085b8:	68fa      	ldr	r2, [r7, #12]
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	429a      	cmp	r2, r3
 80085be:	d002      	beq.n	80085c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	687a      	ldr	r2, [r7, #4]
 80085c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80085c6:	bf00      	nop
 80085c8:	3714      	adds	r7, #20
 80085ca:	46bd      	mov	sp, r7
 80085cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d0:	4770      	bx	lr
 80085d2:	bf00      	nop
 80085d4:	20013528 	.word	0x20013528
 80085d8:	20013530 	.word	0x20013530

080085dc <__errno>:
 80085dc:	4b01      	ldr	r3, [pc, #4]	; (80085e4 <__errno+0x8>)
 80085de:	6818      	ldr	r0, [r3, #0]
 80085e0:	4770      	bx	lr
 80085e2:	bf00      	nop
 80085e4:	20000024 	.word	0x20000024

080085e8 <__libc_init_array>:
 80085e8:	b570      	push	{r4, r5, r6, lr}
 80085ea:	4d0d      	ldr	r5, [pc, #52]	; (8008620 <__libc_init_array+0x38>)
 80085ec:	4c0d      	ldr	r4, [pc, #52]	; (8008624 <__libc_init_array+0x3c>)
 80085ee:	1b64      	subs	r4, r4, r5
 80085f0:	10a4      	asrs	r4, r4, #2
 80085f2:	2600      	movs	r6, #0
 80085f4:	42a6      	cmp	r6, r4
 80085f6:	d109      	bne.n	800860c <__libc_init_array+0x24>
 80085f8:	4d0b      	ldr	r5, [pc, #44]	; (8008628 <__libc_init_array+0x40>)
 80085fa:	4c0c      	ldr	r4, [pc, #48]	; (800862c <__libc_init_array+0x44>)
 80085fc:	f004 fc8e 	bl	800cf1c <_init>
 8008600:	1b64      	subs	r4, r4, r5
 8008602:	10a4      	asrs	r4, r4, #2
 8008604:	2600      	movs	r6, #0
 8008606:	42a6      	cmp	r6, r4
 8008608:	d105      	bne.n	8008616 <__libc_init_array+0x2e>
 800860a:	bd70      	pop	{r4, r5, r6, pc}
 800860c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008610:	4798      	blx	r3
 8008612:	3601      	adds	r6, #1
 8008614:	e7ee      	b.n	80085f4 <__libc_init_array+0xc>
 8008616:	f855 3b04 	ldr.w	r3, [r5], #4
 800861a:	4798      	blx	r3
 800861c:	3601      	adds	r6, #1
 800861e:	e7f2      	b.n	8008606 <__libc_init_array+0x1e>
 8008620:	0800db34 	.word	0x0800db34
 8008624:	0800db34 	.word	0x0800db34
 8008628:	0800db34 	.word	0x0800db34
 800862c:	0800db38 	.word	0x0800db38

08008630 <memcpy>:
 8008630:	440a      	add	r2, r1
 8008632:	4291      	cmp	r1, r2
 8008634:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008638:	d100      	bne.n	800863c <memcpy+0xc>
 800863a:	4770      	bx	lr
 800863c:	b510      	push	{r4, lr}
 800863e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008642:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008646:	4291      	cmp	r1, r2
 8008648:	d1f9      	bne.n	800863e <memcpy+0xe>
 800864a:	bd10      	pop	{r4, pc}

0800864c <memmove>:
 800864c:	4288      	cmp	r0, r1
 800864e:	b510      	push	{r4, lr}
 8008650:	eb01 0402 	add.w	r4, r1, r2
 8008654:	d902      	bls.n	800865c <memmove+0x10>
 8008656:	4284      	cmp	r4, r0
 8008658:	4623      	mov	r3, r4
 800865a:	d807      	bhi.n	800866c <memmove+0x20>
 800865c:	1e43      	subs	r3, r0, #1
 800865e:	42a1      	cmp	r1, r4
 8008660:	d008      	beq.n	8008674 <memmove+0x28>
 8008662:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008666:	f803 2f01 	strb.w	r2, [r3, #1]!
 800866a:	e7f8      	b.n	800865e <memmove+0x12>
 800866c:	4402      	add	r2, r0
 800866e:	4601      	mov	r1, r0
 8008670:	428a      	cmp	r2, r1
 8008672:	d100      	bne.n	8008676 <memmove+0x2a>
 8008674:	bd10      	pop	{r4, pc}
 8008676:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800867a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800867e:	e7f7      	b.n	8008670 <memmove+0x24>

08008680 <memset>:
 8008680:	4402      	add	r2, r0
 8008682:	4603      	mov	r3, r0
 8008684:	4293      	cmp	r3, r2
 8008686:	d100      	bne.n	800868a <memset+0xa>
 8008688:	4770      	bx	lr
 800868a:	f803 1b01 	strb.w	r1, [r3], #1
 800868e:	e7f9      	b.n	8008684 <memset+0x4>

08008690 <__cvt>:
 8008690:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008694:	ec55 4b10 	vmov	r4, r5, d0
 8008698:	2d00      	cmp	r5, #0
 800869a:	460e      	mov	r6, r1
 800869c:	4619      	mov	r1, r3
 800869e:	462b      	mov	r3, r5
 80086a0:	bfbb      	ittet	lt
 80086a2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80086a6:	461d      	movlt	r5, r3
 80086a8:	2300      	movge	r3, #0
 80086aa:	232d      	movlt	r3, #45	; 0x2d
 80086ac:	700b      	strb	r3, [r1, #0]
 80086ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80086b0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80086b4:	4691      	mov	r9, r2
 80086b6:	f023 0820 	bic.w	r8, r3, #32
 80086ba:	bfbc      	itt	lt
 80086bc:	4622      	movlt	r2, r4
 80086be:	4614      	movlt	r4, r2
 80086c0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80086c4:	d005      	beq.n	80086d2 <__cvt+0x42>
 80086c6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80086ca:	d100      	bne.n	80086ce <__cvt+0x3e>
 80086cc:	3601      	adds	r6, #1
 80086ce:	2102      	movs	r1, #2
 80086d0:	e000      	b.n	80086d4 <__cvt+0x44>
 80086d2:	2103      	movs	r1, #3
 80086d4:	ab03      	add	r3, sp, #12
 80086d6:	9301      	str	r3, [sp, #4]
 80086d8:	ab02      	add	r3, sp, #8
 80086da:	9300      	str	r3, [sp, #0]
 80086dc:	ec45 4b10 	vmov	d0, r4, r5
 80086e0:	4653      	mov	r3, sl
 80086e2:	4632      	mov	r2, r6
 80086e4:	f001 fdac 	bl	800a240 <_dtoa_r>
 80086e8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80086ec:	4607      	mov	r7, r0
 80086ee:	d102      	bne.n	80086f6 <__cvt+0x66>
 80086f0:	f019 0f01 	tst.w	r9, #1
 80086f4:	d022      	beq.n	800873c <__cvt+0xac>
 80086f6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80086fa:	eb07 0906 	add.w	r9, r7, r6
 80086fe:	d110      	bne.n	8008722 <__cvt+0x92>
 8008700:	783b      	ldrb	r3, [r7, #0]
 8008702:	2b30      	cmp	r3, #48	; 0x30
 8008704:	d10a      	bne.n	800871c <__cvt+0x8c>
 8008706:	2200      	movs	r2, #0
 8008708:	2300      	movs	r3, #0
 800870a:	4620      	mov	r0, r4
 800870c:	4629      	mov	r1, r5
 800870e:	f7f8 f9db 	bl	8000ac8 <__aeabi_dcmpeq>
 8008712:	b918      	cbnz	r0, 800871c <__cvt+0x8c>
 8008714:	f1c6 0601 	rsb	r6, r6, #1
 8008718:	f8ca 6000 	str.w	r6, [sl]
 800871c:	f8da 3000 	ldr.w	r3, [sl]
 8008720:	4499      	add	r9, r3
 8008722:	2200      	movs	r2, #0
 8008724:	2300      	movs	r3, #0
 8008726:	4620      	mov	r0, r4
 8008728:	4629      	mov	r1, r5
 800872a:	f7f8 f9cd 	bl	8000ac8 <__aeabi_dcmpeq>
 800872e:	b108      	cbz	r0, 8008734 <__cvt+0xa4>
 8008730:	f8cd 900c 	str.w	r9, [sp, #12]
 8008734:	2230      	movs	r2, #48	; 0x30
 8008736:	9b03      	ldr	r3, [sp, #12]
 8008738:	454b      	cmp	r3, r9
 800873a:	d307      	bcc.n	800874c <__cvt+0xbc>
 800873c:	9b03      	ldr	r3, [sp, #12]
 800873e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008740:	1bdb      	subs	r3, r3, r7
 8008742:	4638      	mov	r0, r7
 8008744:	6013      	str	r3, [r2, #0]
 8008746:	b004      	add	sp, #16
 8008748:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800874c:	1c59      	adds	r1, r3, #1
 800874e:	9103      	str	r1, [sp, #12]
 8008750:	701a      	strb	r2, [r3, #0]
 8008752:	e7f0      	b.n	8008736 <__cvt+0xa6>

08008754 <__exponent>:
 8008754:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008756:	4603      	mov	r3, r0
 8008758:	2900      	cmp	r1, #0
 800875a:	bfb8      	it	lt
 800875c:	4249      	neglt	r1, r1
 800875e:	f803 2b02 	strb.w	r2, [r3], #2
 8008762:	bfb4      	ite	lt
 8008764:	222d      	movlt	r2, #45	; 0x2d
 8008766:	222b      	movge	r2, #43	; 0x2b
 8008768:	2909      	cmp	r1, #9
 800876a:	7042      	strb	r2, [r0, #1]
 800876c:	dd2a      	ble.n	80087c4 <__exponent+0x70>
 800876e:	f10d 0407 	add.w	r4, sp, #7
 8008772:	46a4      	mov	ip, r4
 8008774:	270a      	movs	r7, #10
 8008776:	46a6      	mov	lr, r4
 8008778:	460a      	mov	r2, r1
 800877a:	fb91 f6f7 	sdiv	r6, r1, r7
 800877e:	fb07 1516 	mls	r5, r7, r6, r1
 8008782:	3530      	adds	r5, #48	; 0x30
 8008784:	2a63      	cmp	r2, #99	; 0x63
 8008786:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800878a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800878e:	4631      	mov	r1, r6
 8008790:	dcf1      	bgt.n	8008776 <__exponent+0x22>
 8008792:	3130      	adds	r1, #48	; 0x30
 8008794:	f1ae 0502 	sub.w	r5, lr, #2
 8008798:	f804 1c01 	strb.w	r1, [r4, #-1]
 800879c:	1c44      	adds	r4, r0, #1
 800879e:	4629      	mov	r1, r5
 80087a0:	4561      	cmp	r1, ip
 80087a2:	d30a      	bcc.n	80087ba <__exponent+0x66>
 80087a4:	f10d 0209 	add.w	r2, sp, #9
 80087a8:	eba2 020e 	sub.w	r2, r2, lr
 80087ac:	4565      	cmp	r5, ip
 80087ae:	bf88      	it	hi
 80087b0:	2200      	movhi	r2, #0
 80087b2:	4413      	add	r3, r2
 80087b4:	1a18      	subs	r0, r3, r0
 80087b6:	b003      	add	sp, #12
 80087b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80087ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80087be:	f804 2f01 	strb.w	r2, [r4, #1]!
 80087c2:	e7ed      	b.n	80087a0 <__exponent+0x4c>
 80087c4:	2330      	movs	r3, #48	; 0x30
 80087c6:	3130      	adds	r1, #48	; 0x30
 80087c8:	7083      	strb	r3, [r0, #2]
 80087ca:	70c1      	strb	r1, [r0, #3]
 80087cc:	1d03      	adds	r3, r0, #4
 80087ce:	e7f1      	b.n	80087b4 <__exponent+0x60>

080087d0 <_printf_float>:
 80087d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087d4:	ed2d 8b02 	vpush	{d8}
 80087d8:	b08d      	sub	sp, #52	; 0x34
 80087da:	460c      	mov	r4, r1
 80087dc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80087e0:	4616      	mov	r6, r2
 80087e2:	461f      	mov	r7, r3
 80087e4:	4605      	mov	r5, r0
 80087e6:	f002 fe89 	bl	800b4fc <_localeconv_r>
 80087ea:	f8d0 a000 	ldr.w	sl, [r0]
 80087ee:	4650      	mov	r0, sl
 80087f0:	f7f7 fcee 	bl	80001d0 <strlen>
 80087f4:	2300      	movs	r3, #0
 80087f6:	930a      	str	r3, [sp, #40]	; 0x28
 80087f8:	6823      	ldr	r3, [r4, #0]
 80087fa:	9305      	str	r3, [sp, #20]
 80087fc:	f8d8 3000 	ldr.w	r3, [r8]
 8008800:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008804:	3307      	adds	r3, #7
 8008806:	f023 0307 	bic.w	r3, r3, #7
 800880a:	f103 0208 	add.w	r2, r3, #8
 800880e:	f8c8 2000 	str.w	r2, [r8]
 8008812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008816:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800881a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800881e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008822:	9307      	str	r3, [sp, #28]
 8008824:	f8cd 8018 	str.w	r8, [sp, #24]
 8008828:	ee08 0a10 	vmov	s16, r0
 800882c:	4b9f      	ldr	r3, [pc, #636]	; (8008aac <_printf_float+0x2dc>)
 800882e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008832:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008836:	f7f8 f979 	bl	8000b2c <__aeabi_dcmpun>
 800883a:	bb88      	cbnz	r0, 80088a0 <_printf_float+0xd0>
 800883c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008840:	4b9a      	ldr	r3, [pc, #616]	; (8008aac <_printf_float+0x2dc>)
 8008842:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008846:	f7f8 f953 	bl	8000af0 <__aeabi_dcmple>
 800884a:	bb48      	cbnz	r0, 80088a0 <_printf_float+0xd0>
 800884c:	2200      	movs	r2, #0
 800884e:	2300      	movs	r3, #0
 8008850:	4640      	mov	r0, r8
 8008852:	4649      	mov	r1, r9
 8008854:	f7f8 f942 	bl	8000adc <__aeabi_dcmplt>
 8008858:	b110      	cbz	r0, 8008860 <_printf_float+0x90>
 800885a:	232d      	movs	r3, #45	; 0x2d
 800885c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008860:	4b93      	ldr	r3, [pc, #588]	; (8008ab0 <_printf_float+0x2e0>)
 8008862:	4894      	ldr	r0, [pc, #592]	; (8008ab4 <_printf_float+0x2e4>)
 8008864:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008868:	bf94      	ite	ls
 800886a:	4698      	movls	r8, r3
 800886c:	4680      	movhi	r8, r0
 800886e:	2303      	movs	r3, #3
 8008870:	6123      	str	r3, [r4, #16]
 8008872:	9b05      	ldr	r3, [sp, #20]
 8008874:	f023 0204 	bic.w	r2, r3, #4
 8008878:	6022      	str	r2, [r4, #0]
 800887a:	f04f 0900 	mov.w	r9, #0
 800887e:	9700      	str	r7, [sp, #0]
 8008880:	4633      	mov	r3, r6
 8008882:	aa0b      	add	r2, sp, #44	; 0x2c
 8008884:	4621      	mov	r1, r4
 8008886:	4628      	mov	r0, r5
 8008888:	f000 f9d8 	bl	8008c3c <_printf_common>
 800888c:	3001      	adds	r0, #1
 800888e:	f040 8090 	bne.w	80089b2 <_printf_float+0x1e2>
 8008892:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008896:	b00d      	add	sp, #52	; 0x34
 8008898:	ecbd 8b02 	vpop	{d8}
 800889c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088a0:	4642      	mov	r2, r8
 80088a2:	464b      	mov	r3, r9
 80088a4:	4640      	mov	r0, r8
 80088a6:	4649      	mov	r1, r9
 80088a8:	f7f8 f940 	bl	8000b2c <__aeabi_dcmpun>
 80088ac:	b140      	cbz	r0, 80088c0 <_printf_float+0xf0>
 80088ae:	464b      	mov	r3, r9
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	bfbc      	itt	lt
 80088b4:	232d      	movlt	r3, #45	; 0x2d
 80088b6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80088ba:	487f      	ldr	r0, [pc, #508]	; (8008ab8 <_printf_float+0x2e8>)
 80088bc:	4b7f      	ldr	r3, [pc, #508]	; (8008abc <_printf_float+0x2ec>)
 80088be:	e7d1      	b.n	8008864 <_printf_float+0x94>
 80088c0:	6863      	ldr	r3, [r4, #4]
 80088c2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80088c6:	9206      	str	r2, [sp, #24]
 80088c8:	1c5a      	adds	r2, r3, #1
 80088ca:	d13f      	bne.n	800894c <_printf_float+0x17c>
 80088cc:	2306      	movs	r3, #6
 80088ce:	6063      	str	r3, [r4, #4]
 80088d0:	9b05      	ldr	r3, [sp, #20]
 80088d2:	6861      	ldr	r1, [r4, #4]
 80088d4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80088d8:	2300      	movs	r3, #0
 80088da:	9303      	str	r3, [sp, #12]
 80088dc:	ab0a      	add	r3, sp, #40	; 0x28
 80088de:	e9cd b301 	strd	fp, r3, [sp, #4]
 80088e2:	ab09      	add	r3, sp, #36	; 0x24
 80088e4:	ec49 8b10 	vmov	d0, r8, r9
 80088e8:	9300      	str	r3, [sp, #0]
 80088ea:	6022      	str	r2, [r4, #0]
 80088ec:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80088f0:	4628      	mov	r0, r5
 80088f2:	f7ff fecd 	bl	8008690 <__cvt>
 80088f6:	9b06      	ldr	r3, [sp, #24]
 80088f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80088fa:	2b47      	cmp	r3, #71	; 0x47
 80088fc:	4680      	mov	r8, r0
 80088fe:	d108      	bne.n	8008912 <_printf_float+0x142>
 8008900:	1cc8      	adds	r0, r1, #3
 8008902:	db02      	blt.n	800890a <_printf_float+0x13a>
 8008904:	6863      	ldr	r3, [r4, #4]
 8008906:	4299      	cmp	r1, r3
 8008908:	dd41      	ble.n	800898e <_printf_float+0x1be>
 800890a:	f1ab 0b02 	sub.w	fp, fp, #2
 800890e:	fa5f fb8b 	uxtb.w	fp, fp
 8008912:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008916:	d820      	bhi.n	800895a <_printf_float+0x18a>
 8008918:	3901      	subs	r1, #1
 800891a:	465a      	mov	r2, fp
 800891c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008920:	9109      	str	r1, [sp, #36]	; 0x24
 8008922:	f7ff ff17 	bl	8008754 <__exponent>
 8008926:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008928:	1813      	adds	r3, r2, r0
 800892a:	2a01      	cmp	r2, #1
 800892c:	4681      	mov	r9, r0
 800892e:	6123      	str	r3, [r4, #16]
 8008930:	dc02      	bgt.n	8008938 <_printf_float+0x168>
 8008932:	6822      	ldr	r2, [r4, #0]
 8008934:	07d2      	lsls	r2, r2, #31
 8008936:	d501      	bpl.n	800893c <_printf_float+0x16c>
 8008938:	3301      	adds	r3, #1
 800893a:	6123      	str	r3, [r4, #16]
 800893c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008940:	2b00      	cmp	r3, #0
 8008942:	d09c      	beq.n	800887e <_printf_float+0xae>
 8008944:	232d      	movs	r3, #45	; 0x2d
 8008946:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800894a:	e798      	b.n	800887e <_printf_float+0xae>
 800894c:	9a06      	ldr	r2, [sp, #24]
 800894e:	2a47      	cmp	r2, #71	; 0x47
 8008950:	d1be      	bne.n	80088d0 <_printf_float+0x100>
 8008952:	2b00      	cmp	r3, #0
 8008954:	d1bc      	bne.n	80088d0 <_printf_float+0x100>
 8008956:	2301      	movs	r3, #1
 8008958:	e7b9      	b.n	80088ce <_printf_float+0xfe>
 800895a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800895e:	d118      	bne.n	8008992 <_printf_float+0x1c2>
 8008960:	2900      	cmp	r1, #0
 8008962:	6863      	ldr	r3, [r4, #4]
 8008964:	dd0b      	ble.n	800897e <_printf_float+0x1ae>
 8008966:	6121      	str	r1, [r4, #16]
 8008968:	b913      	cbnz	r3, 8008970 <_printf_float+0x1a0>
 800896a:	6822      	ldr	r2, [r4, #0]
 800896c:	07d0      	lsls	r0, r2, #31
 800896e:	d502      	bpl.n	8008976 <_printf_float+0x1a6>
 8008970:	3301      	adds	r3, #1
 8008972:	440b      	add	r3, r1
 8008974:	6123      	str	r3, [r4, #16]
 8008976:	65a1      	str	r1, [r4, #88]	; 0x58
 8008978:	f04f 0900 	mov.w	r9, #0
 800897c:	e7de      	b.n	800893c <_printf_float+0x16c>
 800897e:	b913      	cbnz	r3, 8008986 <_printf_float+0x1b6>
 8008980:	6822      	ldr	r2, [r4, #0]
 8008982:	07d2      	lsls	r2, r2, #31
 8008984:	d501      	bpl.n	800898a <_printf_float+0x1ba>
 8008986:	3302      	adds	r3, #2
 8008988:	e7f4      	b.n	8008974 <_printf_float+0x1a4>
 800898a:	2301      	movs	r3, #1
 800898c:	e7f2      	b.n	8008974 <_printf_float+0x1a4>
 800898e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008992:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008994:	4299      	cmp	r1, r3
 8008996:	db05      	blt.n	80089a4 <_printf_float+0x1d4>
 8008998:	6823      	ldr	r3, [r4, #0]
 800899a:	6121      	str	r1, [r4, #16]
 800899c:	07d8      	lsls	r0, r3, #31
 800899e:	d5ea      	bpl.n	8008976 <_printf_float+0x1a6>
 80089a0:	1c4b      	adds	r3, r1, #1
 80089a2:	e7e7      	b.n	8008974 <_printf_float+0x1a4>
 80089a4:	2900      	cmp	r1, #0
 80089a6:	bfd4      	ite	le
 80089a8:	f1c1 0202 	rsble	r2, r1, #2
 80089ac:	2201      	movgt	r2, #1
 80089ae:	4413      	add	r3, r2
 80089b0:	e7e0      	b.n	8008974 <_printf_float+0x1a4>
 80089b2:	6823      	ldr	r3, [r4, #0]
 80089b4:	055a      	lsls	r2, r3, #21
 80089b6:	d407      	bmi.n	80089c8 <_printf_float+0x1f8>
 80089b8:	6923      	ldr	r3, [r4, #16]
 80089ba:	4642      	mov	r2, r8
 80089bc:	4631      	mov	r1, r6
 80089be:	4628      	mov	r0, r5
 80089c0:	47b8      	blx	r7
 80089c2:	3001      	adds	r0, #1
 80089c4:	d12c      	bne.n	8008a20 <_printf_float+0x250>
 80089c6:	e764      	b.n	8008892 <_printf_float+0xc2>
 80089c8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80089cc:	f240 80e0 	bls.w	8008b90 <_printf_float+0x3c0>
 80089d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80089d4:	2200      	movs	r2, #0
 80089d6:	2300      	movs	r3, #0
 80089d8:	f7f8 f876 	bl	8000ac8 <__aeabi_dcmpeq>
 80089dc:	2800      	cmp	r0, #0
 80089de:	d034      	beq.n	8008a4a <_printf_float+0x27a>
 80089e0:	4a37      	ldr	r2, [pc, #220]	; (8008ac0 <_printf_float+0x2f0>)
 80089e2:	2301      	movs	r3, #1
 80089e4:	4631      	mov	r1, r6
 80089e6:	4628      	mov	r0, r5
 80089e8:	47b8      	blx	r7
 80089ea:	3001      	adds	r0, #1
 80089ec:	f43f af51 	beq.w	8008892 <_printf_float+0xc2>
 80089f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80089f4:	429a      	cmp	r2, r3
 80089f6:	db02      	blt.n	80089fe <_printf_float+0x22e>
 80089f8:	6823      	ldr	r3, [r4, #0]
 80089fa:	07d8      	lsls	r0, r3, #31
 80089fc:	d510      	bpl.n	8008a20 <_printf_float+0x250>
 80089fe:	ee18 3a10 	vmov	r3, s16
 8008a02:	4652      	mov	r2, sl
 8008a04:	4631      	mov	r1, r6
 8008a06:	4628      	mov	r0, r5
 8008a08:	47b8      	blx	r7
 8008a0a:	3001      	adds	r0, #1
 8008a0c:	f43f af41 	beq.w	8008892 <_printf_float+0xc2>
 8008a10:	f04f 0800 	mov.w	r8, #0
 8008a14:	f104 091a 	add.w	r9, r4, #26
 8008a18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a1a:	3b01      	subs	r3, #1
 8008a1c:	4543      	cmp	r3, r8
 8008a1e:	dc09      	bgt.n	8008a34 <_printf_float+0x264>
 8008a20:	6823      	ldr	r3, [r4, #0]
 8008a22:	079b      	lsls	r3, r3, #30
 8008a24:	f100 8105 	bmi.w	8008c32 <_printf_float+0x462>
 8008a28:	68e0      	ldr	r0, [r4, #12]
 8008a2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a2c:	4298      	cmp	r0, r3
 8008a2e:	bfb8      	it	lt
 8008a30:	4618      	movlt	r0, r3
 8008a32:	e730      	b.n	8008896 <_printf_float+0xc6>
 8008a34:	2301      	movs	r3, #1
 8008a36:	464a      	mov	r2, r9
 8008a38:	4631      	mov	r1, r6
 8008a3a:	4628      	mov	r0, r5
 8008a3c:	47b8      	blx	r7
 8008a3e:	3001      	adds	r0, #1
 8008a40:	f43f af27 	beq.w	8008892 <_printf_float+0xc2>
 8008a44:	f108 0801 	add.w	r8, r8, #1
 8008a48:	e7e6      	b.n	8008a18 <_printf_float+0x248>
 8008a4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	dc39      	bgt.n	8008ac4 <_printf_float+0x2f4>
 8008a50:	4a1b      	ldr	r2, [pc, #108]	; (8008ac0 <_printf_float+0x2f0>)
 8008a52:	2301      	movs	r3, #1
 8008a54:	4631      	mov	r1, r6
 8008a56:	4628      	mov	r0, r5
 8008a58:	47b8      	blx	r7
 8008a5a:	3001      	adds	r0, #1
 8008a5c:	f43f af19 	beq.w	8008892 <_printf_float+0xc2>
 8008a60:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008a64:	4313      	orrs	r3, r2
 8008a66:	d102      	bne.n	8008a6e <_printf_float+0x29e>
 8008a68:	6823      	ldr	r3, [r4, #0]
 8008a6a:	07d9      	lsls	r1, r3, #31
 8008a6c:	d5d8      	bpl.n	8008a20 <_printf_float+0x250>
 8008a6e:	ee18 3a10 	vmov	r3, s16
 8008a72:	4652      	mov	r2, sl
 8008a74:	4631      	mov	r1, r6
 8008a76:	4628      	mov	r0, r5
 8008a78:	47b8      	blx	r7
 8008a7a:	3001      	adds	r0, #1
 8008a7c:	f43f af09 	beq.w	8008892 <_printf_float+0xc2>
 8008a80:	f04f 0900 	mov.w	r9, #0
 8008a84:	f104 0a1a 	add.w	sl, r4, #26
 8008a88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a8a:	425b      	negs	r3, r3
 8008a8c:	454b      	cmp	r3, r9
 8008a8e:	dc01      	bgt.n	8008a94 <_printf_float+0x2c4>
 8008a90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a92:	e792      	b.n	80089ba <_printf_float+0x1ea>
 8008a94:	2301      	movs	r3, #1
 8008a96:	4652      	mov	r2, sl
 8008a98:	4631      	mov	r1, r6
 8008a9a:	4628      	mov	r0, r5
 8008a9c:	47b8      	blx	r7
 8008a9e:	3001      	adds	r0, #1
 8008aa0:	f43f aef7 	beq.w	8008892 <_printf_float+0xc2>
 8008aa4:	f109 0901 	add.w	r9, r9, #1
 8008aa8:	e7ee      	b.n	8008a88 <_printf_float+0x2b8>
 8008aaa:	bf00      	nop
 8008aac:	7fefffff 	.word	0x7fefffff
 8008ab0:	0800d688 	.word	0x0800d688
 8008ab4:	0800d68c 	.word	0x0800d68c
 8008ab8:	0800d694 	.word	0x0800d694
 8008abc:	0800d690 	.word	0x0800d690
 8008ac0:	0800d698 	.word	0x0800d698
 8008ac4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008ac6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008ac8:	429a      	cmp	r2, r3
 8008aca:	bfa8      	it	ge
 8008acc:	461a      	movge	r2, r3
 8008ace:	2a00      	cmp	r2, #0
 8008ad0:	4691      	mov	r9, r2
 8008ad2:	dc37      	bgt.n	8008b44 <_printf_float+0x374>
 8008ad4:	f04f 0b00 	mov.w	fp, #0
 8008ad8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008adc:	f104 021a 	add.w	r2, r4, #26
 8008ae0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008ae2:	9305      	str	r3, [sp, #20]
 8008ae4:	eba3 0309 	sub.w	r3, r3, r9
 8008ae8:	455b      	cmp	r3, fp
 8008aea:	dc33      	bgt.n	8008b54 <_printf_float+0x384>
 8008aec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008af0:	429a      	cmp	r2, r3
 8008af2:	db3b      	blt.n	8008b6c <_printf_float+0x39c>
 8008af4:	6823      	ldr	r3, [r4, #0]
 8008af6:	07da      	lsls	r2, r3, #31
 8008af8:	d438      	bmi.n	8008b6c <_printf_float+0x39c>
 8008afa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008afc:	9a05      	ldr	r2, [sp, #20]
 8008afe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008b00:	1a9a      	subs	r2, r3, r2
 8008b02:	eba3 0901 	sub.w	r9, r3, r1
 8008b06:	4591      	cmp	r9, r2
 8008b08:	bfa8      	it	ge
 8008b0a:	4691      	movge	r9, r2
 8008b0c:	f1b9 0f00 	cmp.w	r9, #0
 8008b10:	dc35      	bgt.n	8008b7e <_printf_float+0x3ae>
 8008b12:	f04f 0800 	mov.w	r8, #0
 8008b16:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008b1a:	f104 0a1a 	add.w	sl, r4, #26
 8008b1e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008b22:	1a9b      	subs	r3, r3, r2
 8008b24:	eba3 0309 	sub.w	r3, r3, r9
 8008b28:	4543      	cmp	r3, r8
 8008b2a:	f77f af79 	ble.w	8008a20 <_printf_float+0x250>
 8008b2e:	2301      	movs	r3, #1
 8008b30:	4652      	mov	r2, sl
 8008b32:	4631      	mov	r1, r6
 8008b34:	4628      	mov	r0, r5
 8008b36:	47b8      	blx	r7
 8008b38:	3001      	adds	r0, #1
 8008b3a:	f43f aeaa 	beq.w	8008892 <_printf_float+0xc2>
 8008b3e:	f108 0801 	add.w	r8, r8, #1
 8008b42:	e7ec      	b.n	8008b1e <_printf_float+0x34e>
 8008b44:	4613      	mov	r3, r2
 8008b46:	4631      	mov	r1, r6
 8008b48:	4642      	mov	r2, r8
 8008b4a:	4628      	mov	r0, r5
 8008b4c:	47b8      	blx	r7
 8008b4e:	3001      	adds	r0, #1
 8008b50:	d1c0      	bne.n	8008ad4 <_printf_float+0x304>
 8008b52:	e69e      	b.n	8008892 <_printf_float+0xc2>
 8008b54:	2301      	movs	r3, #1
 8008b56:	4631      	mov	r1, r6
 8008b58:	4628      	mov	r0, r5
 8008b5a:	9205      	str	r2, [sp, #20]
 8008b5c:	47b8      	blx	r7
 8008b5e:	3001      	adds	r0, #1
 8008b60:	f43f ae97 	beq.w	8008892 <_printf_float+0xc2>
 8008b64:	9a05      	ldr	r2, [sp, #20]
 8008b66:	f10b 0b01 	add.w	fp, fp, #1
 8008b6a:	e7b9      	b.n	8008ae0 <_printf_float+0x310>
 8008b6c:	ee18 3a10 	vmov	r3, s16
 8008b70:	4652      	mov	r2, sl
 8008b72:	4631      	mov	r1, r6
 8008b74:	4628      	mov	r0, r5
 8008b76:	47b8      	blx	r7
 8008b78:	3001      	adds	r0, #1
 8008b7a:	d1be      	bne.n	8008afa <_printf_float+0x32a>
 8008b7c:	e689      	b.n	8008892 <_printf_float+0xc2>
 8008b7e:	9a05      	ldr	r2, [sp, #20]
 8008b80:	464b      	mov	r3, r9
 8008b82:	4442      	add	r2, r8
 8008b84:	4631      	mov	r1, r6
 8008b86:	4628      	mov	r0, r5
 8008b88:	47b8      	blx	r7
 8008b8a:	3001      	adds	r0, #1
 8008b8c:	d1c1      	bne.n	8008b12 <_printf_float+0x342>
 8008b8e:	e680      	b.n	8008892 <_printf_float+0xc2>
 8008b90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008b92:	2a01      	cmp	r2, #1
 8008b94:	dc01      	bgt.n	8008b9a <_printf_float+0x3ca>
 8008b96:	07db      	lsls	r3, r3, #31
 8008b98:	d538      	bpl.n	8008c0c <_printf_float+0x43c>
 8008b9a:	2301      	movs	r3, #1
 8008b9c:	4642      	mov	r2, r8
 8008b9e:	4631      	mov	r1, r6
 8008ba0:	4628      	mov	r0, r5
 8008ba2:	47b8      	blx	r7
 8008ba4:	3001      	adds	r0, #1
 8008ba6:	f43f ae74 	beq.w	8008892 <_printf_float+0xc2>
 8008baa:	ee18 3a10 	vmov	r3, s16
 8008bae:	4652      	mov	r2, sl
 8008bb0:	4631      	mov	r1, r6
 8008bb2:	4628      	mov	r0, r5
 8008bb4:	47b8      	blx	r7
 8008bb6:	3001      	adds	r0, #1
 8008bb8:	f43f ae6b 	beq.w	8008892 <_printf_float+0xc2>
 8008bbc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	f7f7 ff80 	bl	8000ac8 <__aeabi_dcmpeq>
 8008bc8:	b9d8      	cbnz	r0, 8008c02 <_printf_float+0x432>
 8008bca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008bcc:	f108 0201 	add.w	r2, r8, #1
 8008bd0:	3b01      	subs	r3, #1
 8008bd2:	4631      	mov	r1, r6
 8008bd4:	4628      	mov	r0, r5
 8008bd6:	47b8      	blx	r7
 8008bd8:	3001      	adds	r0, #1
 8008bda:	d10e      	bne.n	8008bfa <_printf_float+0x42a>
 8008bdc:	e659      	b.n	8008892 <_printf_float+0xc2>
 8008bde:	2301      	movs	r3, #1
 8008be0:	4652      	mov	r2, sl
 8008be2:	4631      	mov	r1, r6
 8008be4:	4628      	mov	r0, r5
 8008be6:	47b8      	blx	r7
 8008be8:	3001      	adds	r0, #1
 8008bea:	f43f ae52 	beq.w	8008892 <_printf_float+0xc2>
 8008bee:	f108 0801 	add.w	r8, r8, #1
 8008bf2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008bf4:	3b01      	subs	r3, #1
 8008bf6:	4543      	cmp	r3, r8
 8008bf8:	dcf1      	bgt.n	8008bde <_printf_float+0x40e>
 8008bfa:	464b      	mov	r3, r9
 8008bfc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008c00:	e6dc      	b.n	80089bc <_printf_float+0x1ec>
 8008c02:	f04f 0800 	mov.w	r8, #0
 8008c06:	f104 0a1a 	add.w	sl, r4, #26
 8008c0a:	e7f2      	b.n	8008bf2 <_printf_float+0x422>
 8008c0c:	2301      	movs	r3, #1
 8008c0e:	4642      	mov	r2, r8
 8008c10:	e7df      	b.n	8008bd2 <_printf_float+0x402>
 8008c12:	2301      	movs	r3, #1
 8008c14:	464a      	mov	r2, r9
 8008c16:	4631      	mov	r1, r6
 8008c18:	4628      	mov	r0, r5
 8008c1a:	47b8      	blx	r7
 8008c1c:	3001      	adds	r0, #1
 8008c1e:	f43f ae38 	beq.w	8008892 <_printf_float+0xc2>
 8008c22:	f108 0801 	add.w	r8, r8, #1
 8008c26:	68e3      	ldr	r3, [r4, #12]
 8008c28:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008c2a:	1a5b      	subs	r3, r3, r1
 8008c2c:	4543      	cmp	r3, r8
 8008c2e:	dcf0      	bgt.n	8008c12 <_printf_float+0x442>
 8008c30:	e6fa      	b.n	8008a28 <_printf_float+0x258>
 8008c32:	f04f 0800 	mov.w	r8, #0
 8008c36:	f104 0919 	add.w	r9, r4, #25
 8008c3a:	e7f4      	b.n	8008c26 <_printf_float+0x456>

08008c3c <_printf_common>:
 8008c3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c40:	4616      	mov	r6, r2
 8008c42:	4699      	mov	r9, r3
 8008c44:	688a      	ldr	r2, [r1, #8]
 8008c46:	690b      	ldr	r3, [r1, #16]
 8008c48:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008c4c:	4293      	cmp	r3, r2
 8008c4e:	bfb8      	it	lt
 8008c50:	4613      	movlt	r3, r2
 8008c52:	6033      	str	r3, [r6, #0]
 8008c54:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008c58:	4607      	mov	r7, r0
 8008c5a:	460c      	mov	r4, r1
 8008c5c:	b10a      	cbz	r2, 8008c62 <_printf_common+0x26>
 8008c5e:	3301      	adds	r3, #1
 8008c60:	6033      	str	r3, [r6, #0]
 8008c62:	6823      	ldr	r3, [r4, #0]
 8008c64:	0699      	lsls	r1, r3, #26
 8008c66:	bf42      	ittt	mi
 8008c68:	6833      	ldrmi	r3, [r6, #0]
 8008c6a:	3302      	addmi	r3, #2
 8008c6c:	6033      	strmi	r3, [r6, #0]
 8008c6e:	6825      	ldr	r5, [r4, #0]
 8008c70:	f015 0506 	ands.w	r5, r5, #6
 8008c74:	d106      	bne.n	8008c84 <_printf_common+0x48>
 8008c76:	f104 0a19 	add.w	sl, r4, #25
 8008c7a:	68e3      	ldr	r3, [r4, #12]
 8008c7c:	6832      	ldr	r2, [r6, #0]
 8008c7e:	1a9b      	subs	r3, r3, r2
 8008c80:	42ab      	cmp	r3, r5
 8008c82:	dc26      	bgt.n	8008cd2 <_printf_common+0x96>
 8008c84:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008c88:	1e13      	subs	r3, r2, #0
 8008c8a:	6822      	ldr	r2, [r4, #0]
 8008c8c:	bf18      	it	ne
 8008c8e:	2301      	movne	r3, #1
 8008c90:	0692      	lsls	r2, r2, #26
 8008c92:	d42b      	bmi.n	8008cec <_printf_common+0xb0>
 8008c94:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008c98:	4649      	mov	r1, r9
 8008c9a:	4638      	mov	r0, r7
 8008c9c:	47c0      	blx	r8
 8008c9e:	3001      	adds	r0, #1
 8008ca0:	d01e      	beq.n	8008ce0 <_printf_common+0xa4>
 8008ca2:	6823      	ldr	r3, [r4, #0]
 8008ca4:	68e5      	ldr	r5, [r4, #12]
 8008ca6:	6832      	ldr	r2, [r6, #0]
 8008ca8:	f003 0306 	and.w	r3, r3, #6
 8008cac:	2b04      	cmp	r3, #4
 8008cae:	bf08      	it	eq
 8008cb0:	1aad      	subeq	r5, r5, r2
 8008cb2:	68a3      	ldr	r3, [r4, #8]
 8008cb4:	6922      	ldr	r2, [r4, #16]
 8008cb6:	bf0c      	ite	eq
 8008cb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008cbc:	2500      	movne	r5, #0
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	bfc4      	itt	gt
 8008cc2:	1a9b      	subgt	r3, r3, r2
 8008cc4:	18ed      	addgt	r5, r5, r3
 8008cc6:	2600      	movs	r6, #0
 8008cc8:	341a      	adds	r4, #26
 8008cca:	42b5      	cmp	r5, r6
 8008ccc:	d11a      	bne.n	8008d04 <_printf_common+0xc8>
 8008cce:	2000      	movs	r0, #0
 8008cd0:	e008      	b.n	8008ce4 <_printf_common+0xa8>
 8008cd2:	2301      	movs	r3, #1
 8008cd4:	4652      	mov	r2, sl
 8008cd6:	4649      	mov	r1, r9
 8008cd8:	4638      	mov	r0, r7
 8008cda:	47c0      	blx	r8
 8008cdc:	3001      	adds	r0, #1
 8008cde:	d103      	bne.n	8008ce8 <_printf_common+0xac>
 8008ce0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008ce4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ce8:	3501      	adds	r5, #1
 8008cea:	e7c6      	b.n	8008c7a <_printf_common+0x3e>
 8008cec:	18e1      	adds	r1, r4, r3
 8008cee:	1c5a      	adds	r2, r3, #1
 8008cf0:	2030      	movs	r0, #48	; 0x30
 8008cf2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008cf6:	4422      	add	r2, r4
 8008cf8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008cfc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008d00:	3302      	adds	r3, #2
 8008d02:	e7c7      	b.n	8008c94 <_printf_common+0x58>
 8008d04:	2301      	movs	r3, #1
 8008d06:	4622      	mov	r2, r4
 8008d08:	4649      	mov	r1, r9
 8008d0a:	4638      	mov	r0, r7
 8008d0c:	47c0      	blx	r8
 8008d0e:	3001      	adds	r0, #1
 8008d10:	d0e6      	beq.n	8008ce0 <_printf_common+0xa4>
 8008d12:	3601      	adds	r6, #1
 8008d14:	e7d9      	b.n	8008cca <_printf_common+0x8e>
	...

08008d18 <_printf_i>:
 8008d18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008d1c:	7e0f      	ldrb	r7, [r1, #24]
 8008d1e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008d20:	2f78      	cmp	r7, #120	; 0x78
 8008d22:	4691      	mov	r9, r2
 8008d24:	4680      	mov	r8, r0
 8008d26:	460c      	mov	r4, r1
 8008d28:	469a      	mov	sl, r3
 8008d2a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008d2e:	d807      	bhi.n	8008d40 <_printf_i+0x28>
 8008d30:	2f62      	cmp	r7, #98	; 0x62
 8008d32:	d80a      	bhi.n	8008d4a <_printf_i+0x32>
 8008d34:	2f00      	cmp	r7, #0
 8008d36:	f000 80d8 	beq.w	8008eea <_printf_i+0x1d2>
 8008d3a:	2f58      	cmp	r7, #88	; 0x58
 8008d3c:	f000 80a3 	beq.w	8008e86 <_printf_i+0x16e>
 8008d40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008d44:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008d48:	e03a      	b.n	8008dc0 <_printf_i+0xa8>
 8008d4a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008d4e:	2b15      	cmp	r3, #21
 8008d50:	d8f6      	bhi.n	8008d40 <_printf_i+0x28>
 8008d52:	a101      	add	r1, pc, #4	; (adr r1, 8008d58 <_printf_i+0x40>)
 8008d54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008d58:	08008db1 	.word	0x08008db1
 8008d5c:	08008dc5 	.word	0x08008dc5
 8008d60:	08008d41 	.word	0x08008d41
 8008d64:	08008d41 	.word	0x08008d41
 8008d68:	08008d41 	.word	0x08008d41
 8008d6c:	08008d41 	.word	0x08008d41
 8008d70:	08008dc5 	.word	0x08008dc5
 8008d74:	08008d41 	.word	0x08008d41
 8008d78:	08008d41 	.word	0x08008d41
 8008d7c:	08008d41 	.word	0x08008d41
 8008d80:	08008d41 	.word	0x08008d41
 8008d84:	08008ed1 	.word	0x08008ed1
 8008d88:	08008df5 	.word	0x08008df5
 8008d8c:	08008eb3 	.word	0x08008eb3
 8008d90:	08008d41 	.word	0x08008d41
 8008d94:	08008d41 	.word	0x08008d41
 8008d98:	08008ef3 	.word	0x08008ef3
 8008d9c:	08008d41 	.word	0x08008d41
 8008da0:	08008df5 	.word	0x08008df5
 8008da4:	08008d41 	.word	0x08008d41
 8008da8:	08008d41 	.word	0x08008d41
 8008dac:	08008ebb 	.word	0x08008ebb
 8008db0:	682b      	ldr	r3, [r5, #0]
 8008db2:	1d1a      	adds	r2, r3, #4
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	602a      	str	r2, [r5, #0]
 8008db8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008dbc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008dc0:	2301      	movs	r3, #1
 8008dc2:	e0a3      	b.n	8008f0c <_printf_i+0x1f4>
 8008dc4:	6820      	ldr	r0, [r4, #0]
 8008dc6:	6829      	ldr	r1, [r5, #0]
 8008dc8:	0606      	lsls	r6, r0, #24
 8008dca:	f101 0304 	add.w	r3, r1, #4
 8008dce:	d50a      	bpl.n	8008de6 <_printf_i+0xce>
 8008dd0:	680e      	ldr	r6, [r1, #0]
 8008dd2:	602b      	str	r3, [r5, #0]
 8008dd4:	2e00      	cmp	r6, #0
 8008dd6:	da03      	bge.n	8008de0 <_printf_i+0xc8>
 8008dd8:	232d      	movs	r3, #45	; 0x2d
 8008dda:	4276      	negs	r6, r6
 8008ddc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008de0:	485e      	ldr	r0, [pc, #376]	; (8008f5c <_printf_i+0x244>)
 8008de2:	230a      	movs	r3, #10
 8008de4:	e019      	b.n	8008e1a <_printf_i+0x102>
 8008de6:	680e      	ldr	r6, [r1, #0]
 8008de8:	602b      	str	r3, [r5, #0]
 8008dea:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008dee:	bf18      	it	ne
 8008df0:	b236      	sxthne	r6, r6
 8008df2:	e7ef      	b.n	8008dd4 <_printf_i+0xbc>
 8008df4:	682b      	ldr	r3, [r5, #0]
 8008df6:	6820      	ldr	r0, [r4, #0]
 8008df8:	1d19      	adds	r1, r3, #4
 8008dfa:	6029      	str	r1, [r5, #0]
 8008dfc:	0601      	lsls	r1, r0, #24
 8008dfe:	d501      	bpl.n	8008e04 <_printf_i+0xec>
 8008e00:	681e      	ldr	r6, [r3, #0]
 8008e02:	e002      	b.n	8008e0a <_printf_i+0xf2>
 8008e04:	0646      	lsls	r6, r0, #25
 8008e06:	d5fb      	bpl.n	8008e00 <_printf_i+0xe8>
 8008e08:	881e      	ldrh	r6, [r3, #0]
 8008e0a:	4854      	ldr	r0, [pc, #336]	; (8008f5c <_printf_i+0x244>)
 8008e0c:	2f6f      	cmp	r7, #111	; 0x6f
 8008e0e:	bf0c      	ite	eq
 8008e10:	2308      	moveq	r3, #8
 8008e12:	230a      	movne	r3, #10
 8008e14:	2100      	movs	r1, #0
 8008e16:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008e1a:	6865      	ldr	r5, [r4, #4]
 8008e1c:	60a5      	str	r5, [r4, #8]
 8008e1e:	2d00      	cmp	r5, #0
 8008e20:	bfa2      	ittt	ge
 8008e22:	6821      	ldrge	r1, [r4, #0]
 8008e24:	f021 0104 	bicge.w	r1, r1, #4
 8008e28:	6021      	strge	r1, [r4, #0]
 8008e2a:	b90e      	cbnz	r6, 8008e30 <_printf_i+0x118>
 8008e2c:	2d00      	cmp	r5, #0
 8008e2e:	d04d      	beq.n	8008ecc <_printf_i+0x1b4>
 8008e30:	4615      	mov	r5, r2
 8008e32:	fbb6 f1f3 	udiv	r1, r6, r3
 8008e36:	fb03 6711 	mls	r7, r3, r1, r6
 8008e3a:	5dc7      	ldrb	r7, [r0, r7]
 8008e3c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008e40:	4637      	mov	r7, r6
 8008e42:	42bb      	cmp	r3, r7
 8008e44:	460e      	mov	r6, r1
 8008e46:	d9f4      	bls.n	8008e32 <_printf_i+0x11a>
 8008e48:	2b08      	cmp	r3, #8
 8008e4a:	d10b      	bne.n	8008e64 <_printf_i+0x14c>
 8008e4c:	6823      	ldr	r3, [r4, #0]
 8008e4e:	07de      	lsls	r6, r3, #31
 8008e50:	d508      	bpl.n	8008e64 <_printf_i+0x14c>
 8008e52:	6923      	ldr	r3, [r4, #16]
 8008e54:	6861      	ldr	r1, [r4, #4]
 8008e56:	4299      	cmp	r1, r3
 8008e58:	bfde      	ittt	le
 8008e5a:	2330      	movle	r3, #48	; 0x30
 8008e5c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008e60:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8008e64:	1b52      	subs	r2, r2, r5
 8008e66:	6122      	str	r2, [r4, #16]
 8008e68:	f8cd a000 	str.w	sl, [sp]
 8008e6c:	464b      	mov	r3, r9
 8008e6e:	aa03      	add	r2, sp, #12
 8008e70:	4621      	mov	r1, r4
 8008e72:	4640      	mov	r0, r8
 8008e74:	f7ff fee2 	bl	8008c3c <_printf_common>
 8008e78:	3001      	adds	r0, #1
 8008e7a:	d14c      	bne.n	8008f16 <_printf_i+0x1fe>
 8008e7c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008e80:	b004      	add	sp, #16
 8008e82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e86:	4835      	ldr	r0, [pc, #212]	; (8008f5c <_printf_i+0x244>)
 8008e88:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008e8c:	6829      	ldr	r1, [r5, #0]
 8008e8e:	6823      	ldr	r3, [r4, #0]
 8008e90:	f851 6b04 	ldr.w	r6, [r1], #4
 8008e94:	6029      	str	r1, [r5, #0]
 8008e96:	061d      	lsls	r5, r3, #24
 8008e98:	d514      	bpl.n	8008ec4 <_printf_i+0x1ac>
 8008e9a:	07df      	lsls	r7, r3, #31
 8008e9c:	bf44      	itt	mi
 8008e9e:	f043 0320 	orrmi.w	r3, r3, #32
 8008ea2:	6023      	strmi	r3, [r4, #0]
 8008ea4:	b91e      	cbnz	r6, 8008eae <_printf_i+0x196>
 8008ea6:	6823      	ldr	r3, [r4, #0]
 8008ea8:	f023 0320 	bic.w	r3, r3, #32
 8008eac:	6023      	str	r3, [r4, #0]
 8008eae:	2310      	movs	r3, #16
 8008eb0:	e7b0      	b.n	8008e14 <_printf_i+0xfc>
 8008eb2:	6823      	ldr	r3, [r4, #0]
 8008eb4:	f043 0320 	orr.w	r3, r3, #32
 8008eb8:	6023      	str	r3, [r4, #0]
 8008eba:	2378      	movs	r3, #120	; 0x78
 8008ebc:	4828      	ldr	r0, [pc, #160]	; (8008f60 <_printf_i+0x248>)
 8008ebe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008ec2:	e7e3      	b.n	8008e8c <_printf_i+0x174>
 8008ec4:	0659      	lsls	r1, r3, #25
 8008ec6:	bf48      	it	mi
 8008ec8:	b2b6      	uxthmi	r6, r6
 8008eca:	e7e6      	b.n	8008e9a <_printf_i+0x182>
 8008ecc:	4615      	mov	r5, r2
 8008ece:	e7bb      	b.n	8008e48 <_printf_i+0x130>
 8008ed0:	682b      	ldr	r3, [r5, #0]
 8008ed2:	6826      	ldr	r6, [r4, #0]
 8008ed4:	6961      	ldr	r1, [r4, #20]
 8008ed6:	1d18      	adds	r0, r3, #4
 8008ed8:	6028      	str	r0, [r5, #0]
 8008eda:	0635      	lsls	r5, r6, #24
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	d501      	bpl.n	8008ee4 <_printf_i+0x1cc>
 8008ee0:	6019      	str	r1, [r3, #0]
 8008ee2:	e002      	b.n	8008eea <_printf_i+0x1d2>
 8008ee4:	0670      	lsls	r0, r6, #25
 8008ee6:	d5fb      	bpl.n	8008ee0 <_printf_i+0x1c8>
 8008ee8:	8019      	strh	r1, [r3, #0]
 8008eea:	2300      	movs	r3, #0
 8008eec:	6123      	str	r3, [r4, #16]
 8008eee:	4615      	mov	r5, r2
 8008ef0:	e7ba      	b.n	8008e68 <_printf_i+0x150>
 8008ef2:	682b      	ldr	r3, [r5, #0]
 8008ef4:	1d1a      	adds	r2, r3, #4
 8008ef6:	602a      	str	r2, [r5, #0]
 8008ef8:	681d      	ldr	r5, [r3, #0]
 8008efa:	6862      	ldr	r2, [r4, #4]
 8008efc:	2100      	movs	r1, #0
 8008efe:	4628      	mov	r0, r5
 8008f00:	f7f7 f96e 	bl	80001e0 <memchr>
 8008f04:	b108      	cbz	r0, 8008f0a <_printf_i+0x1f2>
 8008f06:	1b40      	subs	r0, r0, r5
 8008f08:	6060      	str	r0, [r4, #4]
 8008f0a:	6863      	ldr	r3, [r4, #4]
 8008f0c:	6123      	str	r3, [r4, #16]
 8008f0e:	2300      	movs	r3, #0
 8008f10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008f14:	e7a8      	b.n	8008e68 <_printf_i+0x150>
 8008f16:	6923      	ldr	r3, [r4, #16]
 8008f18:	462a      	mov	r2, r5
 8008f1a:	4649      	mov	r1, r9
 8008f1c:	4640      	mov	r0, r8
 8008f1e:	47d0      	blx	sl
 8008f20:	3001      	adds	r0, #1
 8008f22:	d0ab      	beq.n	8008e7c <_printf_i+0x164>
 8008f24:	6823      	ldr	r3, [r4, #0]
 8008f26:	079b      	lsls	r3, r3, #30
 8008f28:	d413      	bmi.n	8008f52 <_printf_i+0x23a>
 8008f2a:	68e0      	ldr	r0, [r4, #12]
 8008f2c:	9b03      	ldr	r3, [sp, #12]
 8008f2e:	4298      	cmp	r0, r3
 8008f30:	bfb8      	it	lt
 8008f32:	4618      	movlt	r0, r3
 8008f34:	e7a4      	b.n	8008e80 <_printf_i+0x168>
 8008f36:	2301      	movs	r3, #1
 8008f38:	4632      	mov	r2, r6
 8008f3a:	4649      	mov	r1, r9
 8008f3c:	4640      	mov	r0, r8
 8008f3e:	47d0      	blx	sl
 8008f40:	3001      	adds	r0, #1
 8008f42:	d09b      	beq.n	8008e7c <_printf_i+0x164>
 8008f44:	3501      	adds	r5, #1
 8008f46:	68e3      	ldr	r3, [r4, #12]
 8008f48:	9903      	ldr	r1, [sp, #12]
 8008f4a:	1a5b      	subs	r3, r3, r1
 8008f4c:	42ab      	cmp	r3, r5
 8008f4e:	dcf2      	bgt.n	8008f36 <_printf_i+0x21e>
 8008f50:	e7eb      	b.n	8008f2a <_printf_i+0x212>
 8008f52:	2500      	movs	r5, #0
 8008f54:	f104 0619 	add.w	r6, r4, #25
 8008f58:	e7f5      	b.n	8008f46 <_printf_i+0x22e>
 8008f5a:	bf00      	nop
 8008f5c:	0800d69a 	.word	0x0800d69a
 8008f60:	0800d6ab 	.word	0x0800d6ab

08008f64 <_scanf_float>:
 8008f64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f68:	b087      	sub	sp, #28
 8008f6a:	4617      	mov	r7, r2
 8008f6c:	9303      	str	r3, [sp, #12]
 8008f6e:	688b      	ldr	r3, [r1, #8]
 8008f70:	1e5a      	subs	r2, r3, #1
 8008f72:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008f76:	bf83      	ittte	hi
 8008f78:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008f7c:	195b      	addhi	r3, r3, r5
 8008f7e:	9302      	strhi	r3, [sp, #8]
 8008f80:	2300      	movls	r3, #0
 8008f82:	bf86      	itte	hi
 8008f84:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008f88:	608b      	strhi	r3, [r1, #8]
 8008f8a:	9302      	strls	r3, [sp, #8]
 8008f8c:	680b      	ldr	r3, [r1, #0]
 8008f8e:	468b      	mov	fp, r1
 8008f90:	2500      	movs	r5, #0
 8008f92:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8008f96:	f84b 3b1c 	str.w	r3, [fp], #28
 8008f9a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008f9e:	4680      	mov	r8, r0
 8008fa0:	460c      	mov	r4, r1
 8008fa2:	465e      	mov	r6, fp
 8008fa4:	46aa      	mov	sl, r5
 8008fa6:	46a9      	mov	r9, r5
 8008fa8:	9501      	str	r5, [sp, #4]
 8008faa:	68a2      	ldr	r2, [r4, #8]
 8008fac:	b152      	cbz	r2, 8008fc4 <_scanf_float+0x60>
 8008fae:	683b      	ldr	r3, [r7, #0]
 8008fb0:	781b      	ldrb	r3, [r3, #0]
 8008fb2:	2b4e      	cmp	r3, #78	; 0x4e
 8008fb4:	d864      	bhi.n	8009080 <_scanf_float+0x11c>
 8008fb6:	2b40      	cmp	r3, #64	; 0x40
 8008fb8:	d83c      	bhi.n	8009034 <_scanf_float+0xd0>
 8008fba:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8008fbe:	b2c8      	uxtb	r0, r1
 8008fc0:	280e      	cmp	r0, #14
 8008fc2:	d93a      	bls.n	800903a <_scanf_float+0xd6>
 8008fc4:	f1b9 0f00 	cmp.w	r9, #0
 8008fc8:	d003      	beq.n	8008fd2 <_scanf_float+0x6e>
 8008fca:	6823      	ldr	r3, [r4, #0]
 8008fcc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008fd0:	6023      	str	r3, [r4, #0]
 8008fd2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8008fd6:	f1ba 0f01 	cmp.w	sl, #1
 8008fda:	f200 8113 	bhi.w	8009204 <_scanf_float+0x2a0>
 8008fde:	455e      	cmp	r6, fp
 8008fe0:	f200 8105 	bhi.w	80091ee <_scanf_float+0x28a>
 8008fe4:	2501      	movs	r5, #1
 8008fe6:	4628      	mov	r0, r5
 8008fe8:	b007      	add	sp, #28
 8008fea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fee:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8008ff2:	2a0d      	cmp	r2, #13
 8008ff4:	d8e6      	bhi.n	8008fc4 <_scanf_float+0x60>
 8008ff6:	a101      	add	r1, pc, #4	; (adr r1, 8008ffc <_scanf_float+0x98>)
 8008ff8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008ffc:	0800913b 	.word	0x0800913b
 8009000:	08008fc5 	.word	0x08008fc5
 8009004:	08008fc5 	.word	0x08008fc5
 8009008:	08008fc5 	.word	0x08008fc5
 800900c:	0800919b 	.word	0x0800919b
 8009010:	08009173 	.word	0x08009173
 8009014:	08008fc5 	.word	0x08008fc5
 8009018:	08008fc5 	.word	0x08008fc5
 800901c:	08009149 	.word	0x08009149
 8009020:	08008fc5 	.word	0x08008fc5
 8009024:	08008fc5 	.word	0x08008fc5
 8009028:	08008fc5 	.word	0x08008fc5
 800902c:	08008fc5 	.word	0x08008fc5
 8009030:	08009101 	.word	0x08009101
 8009034:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8009038:	e7db      	b.n	8008ff2 <_scanf_float+0x8e>
 800903a:	290e      	cmp	r1, #14
 800903c:	d8c2      	bhi.n	8008fc4 <_scanf_float+0x60>
 800903e:	a001      	add	r0, pc, #4	; (adr r0, 8009044 <_scanf_float+0xe0>)
 8009040:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009044:	080090f3 	.word	0x080090f3
 8009048:	08008fc5 	.word	0x08008fc5
 800904c:	080090f3 	.word	0x080090f3
 8009050:	08009187 	.word	0x08009187
 8009054:	08008fc5 	.word	0x08008fc5
 8009058:	080090a1 	.word	0x080090a1
 800905c:	080090dd 	.word	0x080090dd
 8009060:	080090dd 	.word	0x080090dd
 8009064:	080090dd 	.word	0x080090dd
 8009068:	080090dd 	.word	0x080090dd
 800906c:	080090dd 	.word	0x080090dd
 8009070:	080090dd 	.word	0x080090dd
 8009074:	080090dd 	.word	0x080090dd
 8009078:	080090dd 	.word	0x080090dd
 800907c:	080090dd 	.word	0x080090dd
 8009080:	2b6e      	cmp	r3, #110	; 0x6e
 8009082:	d809      	bhi.n	8009098 <_scanf_float+0x134>
 8009084:	2b60      	cmp	r3, #96	; 0x60
 8009086:	d8b2      	bhi.n	8008fee <_scanf_float+0x8a>
 8009088:	2b54      	cmp	r3, #84	; 0x54
 800908a:	d077      	beq.n	800917c <_scanf_float+0x218>
 800908c:	2b59      	cmp	r3, #89	; 0x59
 800908e:	d199      	bne.n	8008fc4 <_scanf_float+0x60>
 8009090:	2d07      	cmp	r5, #7
 8009092:	d197      	bne.n	8008fc4 <_scanf_float+0x60>
 8009094:	2508      	movs	r5, #8
 8009096:	e029      	b.n	80090ec <_scanf_float+0x188>
 8009098:	2b74      	cmp	r3, #116	; 0x74
 800909a:	d06f      	beq.n	800917c <_scanf_float+0x218>
 800909c:	2b79      	cmp	r3, #121	; 0x79
 800909e:	e7f6      	b.n	800908e <_scanf_float+0x12a>
 80090a0:	6821      	ldr	r1, [r4, #0]
 80090a2:	05c8      	lsls	r0, r1, #23
 80090a4:	d51a      	bpl.n	80090dc <_scanf_float+0x178>
 80090a6:	9b02      	ldr	r3, [sp, #8]
 80090a8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80090ac:	6021      	str	r1, [r4, #0]
 80090ae:	f109 0901 	add.w	r9, r9, #1
 80090b2:	b11b      	cbz	r3, 80090bc <_scanf_float+0x158>
 80090b4:	3b01      	subs	r3, #1
 80090b6:	3201      	adds	r2, #1
 80090b8:	9302      	str	r3, [sp, #8]
 80090ba:	60a2      	str	r2, [r4, #8]
 80090bc:	68a3      	ldr	r3, [r4, #8]
 80090be:	3b01      	subs	r3, #1
 80090c0:	60a3      	str	r3, [r4, #8]
 80090c2:	6923      	ldr	r3, [r4, #16]
 80090c4:	3301      	adds	r3, #1
 80090c6:	6123      	str	r3, [r4, #16]
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	3b01      	subs	r3, #1
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	607b      	str	r3, [r7, #4]
 80090d0:	f340 8084 	ble.w	80091dc <_scanf_float+0x278>
 80090d4:	683b      	ldr	r3, [r7, #0]
 80090d6:	3301      	adds	r3, #1
 80090d8:	603b      	str	r3, [r7, #0]
 80090da:	e766      	b.n	8008faa <_scanf_float+0x46>
 80090dc:	eb1a 0f05 	cmn.w	sl, r5
 80090e0:	f47f af70 	bne.w	8008fc4 <_scanf_float+0x60>
 80090e4:	6822      	ldr	r2, [r4, #0]
 80090e6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80090ea:	6022      	str	r2, [r4, #0]
 80090ec:	f806 3b01 	strb.w	r3, [r6], #1
 80090f0:	e7e4      	b.n	80090bc <_scanf_float+0x158>
 80090f2:	6822      	ldr	r2, [r4, #0]
 80090f4:	0610      	lsls	r0, r2, #24
 80090f6:	f57f af65 	bpl.w	8008fc4 <_scanf_float+0x60>
 80090fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80090fe:	e7f4      	b.n	80090ea <_scanf_float+0x186>
 8009100:	f1ba 0f00 	cmp.w	sl, #0
 8009104:	d10e      	bne.n	8009124 <_scanf_float+0x1c0>
 8009106:	f1b9 0f00 	cmp.w	r9, #0
 800910a:	d10e      	bne.n	800912a <_scanf_float+0x1c6>
 800910c:	6822      	ldr	r2, [r4, #0]
 800910e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009112:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009116:	d108      	bne.n	800912a <_scanf_float+0x1c6>
 8009118:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800911c:	6022      	str	r2, [r4, #0]
 800911e:	f04f 0a01 	mov.w	sl, #1
 8009122:	e7e3      	b.n	80090ec <_scanf_float+0x188>
 8009124:	f1ba 0f02 	cmp.w	sl, #2
 8009128:	d055      	beq.n	80091d6 <_scanf_float+0x272>
 800912a:	2d01      	cmp	r5, #1
 800912c:	d002      	beq.n	8009134 <_scanf_float+0x1d0>
 800912e:	2d04      	cmp	r5, #4
 8009130:	f47f af48 	bne.w	8008fc4 <_scanf_float+0x60>
 8009134:	3501      	adds	r5, #1
 8009136:	b2ed      	uxtb	r5, r5
 8009138:	e7d8      	b.n	80090ec <_scanf_float+0x188>
 800913a:	f1ba 0f01 	cmp.w	sl, #1
 800913e:	f47f af41 	bne.w	8008fc4 <_scanf_float+0x60>
 8009142:	f04f 0a02 	mov.w	sl, #2
 8009146:	e7d1      	b.n	80090ec <_scanf_float+0x188>
 8009148:	b97d      	cbnz	r5, 800916a <_scanf_float+0x206>
 800914a:	f1b9 0f00 	cmp.w	r9, #0
 800914e:	f47f af3c 	bne.w	8008fca <_scanf_float+0x66>
 8009152:	6822      	ldr	r2, [r4, #0]
 8009154:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009158:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800915c:	f47f af39 	bne.w	8008fd2 <_scanf_float+0x6e>
 8009160:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009164:	6022      	str	r2, [r4, #0]
 8009166:	2501      	movs	r5, #1
 8009168:	e7c0      	b.n	80090ec <_scanf_float+0x188>
 800916a:	2d03      	cmp	r5, #3
 800916c:	d0e2      	beq.n	8009134 <_scanf_float+0x1d0>
 800916e:	2d05      	cmp	r5, #5
 8009170:	e7de      	b.n	8009130 <_scanf_float+0x1cc>
 8009172:	2d02      	cmp	r5, #2
 8009174:	f47f af26 	bne.w	8008fc4 <_scanf_float+0x60>
 8009178:	2503      	movs	r5, #3
 800917a:	e7b7      	b.n	80090ec <_scanf_float+0x188>
 800917c:	2d06      	cmp	r5, #6
 800917e:	f47f af21 	bne.w	8008fc4 <_scanf_float+0x60>
 8009182:	2507      	movs	r5, #7
 8009184:	e7b2      	b.n	80090ec <_scanf_float+0x188>
 8009186:	6822      	ldr	r2, [r4, #0]
 8009188:	0591      	lsls	r1, r2, #22
 800918a:	f57f af1b 	bpl.w	8008fc4 <_scanf_float+0x60>
 800918e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8009192:	6022      	str	r2, [r4, #0]
 8009194:	f8cd 9004 	str.w	r9, [sp, #4]
 8009198:	e7a8      	b.n	80090ec <_scanf_float+0x188>
 800919a:	6822      	ldr	r2, [r4, #0]
 800919c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80091a0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80091a4:	d006      	beq.n	80091b4 <_scanf_float+0x250>
 80091a6:	0550      	lsls	r0, r2, #21
 80091a8:	f57f af0c 	bpl.w	8008fc4 <_scanf_float+0x60>
 80091ac:	f1b9 0f00 	cmp.w	r9, #0
 80091b0:	f43f af0f 	beq.w	8008fd2 <_scanf_float+0x6e>
 80091b4:	0591      	lsls	r1, r2, #22
 80091b6:	bf58      	it	pl
 80091b8:	9901      	ldrpl	r1, [sp, #4]
 80091ba:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80091be:	bf58      	it	pl
 80091c0:	eba9 0101 	subpl.w	r1, r9, r1
 80091c4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80091c8:	bf58      	it	pl
 80091ca:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80091ce:	6022      	str	r2, [r4, #0]
 80091d0:	f04f 0900 	mov.w	r9, #0
 80091d4:	e78a      	b.n	80090ec <_scanf_float+0x188>
 80091d6:	f04f 0a03 	mov.w	sl, #3
 80091da:	e787      	b.n	80090ec <_scanf_float+0x188>
 80091dc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80091e0:	4639      	mov	r1, r7
 80091e2:	4640      	mov	r0, r8
 80091e4:	4798      	blx	r3
 80091e6:	2800      	cmp	r0, #0
 80091e8:	f43f aedf 	beq.w	8008faa <_scanf_float+0x46>
 80091ec:	e6ea      	b.n	8008fc4 <_scanf_float+0x60>
 80091ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80091f2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80091f6:	463a      	mov	r2, r7
 80091f8:	4640      	mov	r0, r8
 80091fa:	4798      	blx	r3
 80091fc:	6923      	ldr	r3, [r4, #16]
 80091fe:	3b01      	subs	r3, #1
 8009200:	6123      	str	r3, [r4, #16]
 8009202:	e6ec      	b.n	8008fde <_scanf_float+0x7a>
 8009204:	1e6b      	subs	r3, r5, #1
 8009206:	2b06      	cmp	r3, #6
 8009208:	d825      	bhi.n	8009256 <_scanf_float+0x2f2>
 800920a:	2d02      	cmp	r5, #2
 800920c:	d836      	bhi.n	800927c <_scanf_float+0x318>
 800920e:	455e      	cmp	r6, fp
 8009210:	f67f aee8 	bls.w	8008fe4 <_scanf_float+0x80>
 8009214:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009218:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800921c:	463a      	mov	r2, r7
 800921e:	4640      	mov	r0, r8
 8009220:	4798      	blx	r3
 8009222:	6923      	ldr	r3, [r4, #16]
 8009224:	3b01      	subs	r3, #1
 8009226:	6123      	str	r3, [r4, #16]
 8009228:	e7f1      	b.n	800920e <_scanf_float+0x2aa>
 800922a:	9802      	ldr	r0, [sp, #8]
 800922c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009230:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8009234:	9002      	str	r0, [sp, #8]
 8009236:	463a      	mov	r2, r7
 8009238:	4640      	mov	r0, r8
 800923a:	4798      	blx	r3
 800923c:	6923      	ldr	r3, [r4, #16]
 800923e:	3b01      	subs	r3, #1
 8009240:	6123      	str	r3, [r4, #16]
 8009242:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8009246:	fa5f fa8a 	uxtb.w	sl, sl
 800924a:	f1ba 0f02 	cmp.w	sl, #2
 800924e:	d1ec      	bne.n	800922a <_scanf_float+0x2c6>
 8009250:	3d03      	subs	r5, #3
 8009252:	b2ed      	uxtb	r5, r5
 8009254:	1b76      	subs	r6, r6, r5
 8009256:	6823      	ldr	r3, [r4, #0]
 8009258:	05da      	lsls	r2, r3, #23
 800925a:	d52f      	bpl.n	80092bc <_scanf_float+0x358>
 800925c:	055b      	lsls	r3, r3, #21
 800925e:	d510      	bpl.n	8009282 <_scanf_float+0x31e>
 8009260:	455e      	cmp	r6, fp
 8009262:	f67f aebf 	bls.w	8008fe4 <_scanf_float+0x80>
 8009266:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800926a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800926e:	463a      	mov	r2, r7
 8009270:	4640      	mov	r0, r8
 8009272:	4798      	blx	r3
 8009274:	6923      	ldr	r3, [r4, #16]
 8009276:	3b01      	subs	r3, #1
 8009278:	6123      	str	r3, [r4, #16]
 800927a:	e7f1      	b.n	8009260 <_scanf_float+0x2fc>
 800927c:	46aa      	mov	sl, r5
 800927e:	9602      	str	r6, [sp, #8]
 8009280:	e7df      	b.n	8009242 <_scanf_float+0x2de>
 8009282:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009286:	6923      	ldr	r3, [r4, #16]
 8009288:	2965      	cmp	r1, #101	; 0x65
 800928a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800928e:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 8009292:	6123      	str	r3, [r4, #16]
 8009294:	d00c      	beq.n	80092b0 <_scanf_float+0x34c>
 8009296:	2945      	cmp	r1, #69	; 0x45
 8009298:	d00a      	beq.n	80092b0 <_scanf_float+0x34c>
 800929a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800929e:	463a      	mov	r2, r7
 80092a0:	4640      	mov	r0, r8
 80092a2:	4798      	blx	r3
 80092a4:	6923      	ldr	r3, [r4, #16]
 80092a6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80092aa:	3b01      	subs	r3, #1
 80092ac:	1eb5      	subs	r5, r6, #2
 80092ae:	6123      	str	r3, [r4, #16]
 80092b0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80092b4:	463a      	mov	r2, r7
 80092b6:	4640      	mov	r0, r8
 80092b8:	4798      	blx	r3
 80092ba:	462e      	mov	r6, r5
 80092bc:	6825      	ldr	r5, [r4, #0]
 80092be:	f015 0510 	ands.w	r5, r5, #16
 80092c2:	d159      	bne.n	8009378 <_scanf_float+0x414>
 80092c4:	7035      	strb	r5, [r6, #0]
 80092c6:	6823      	ldr	r3, [r4, #0]
 80092c8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80092cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80092d0:	d11b      	bne.n	800930a <_scanf_float+0x3a6>
 80092d2:	9b01      	ldr	r3, [sp, #4]
 80092d4:	454b      	cmp	r3, r9
 80092d6:	eba3 0209 	sub.w	r2, r3, r9
 80092da:	d123      	bne.n	8009324 <_scanf_float+0x3c0>
 80092dc:	2200      	movs	r2, #0
 80092de:	4659      	mov	r1, fp
 80092e0:	4640      	mov	r0, r8
 80092e2:	f000 fe97 	bl	800a014 <_strtod_r>
 80092e6:	6822      	ldr	r2, [r4, #0]
 80092e8:	9b03      	ldr	r3, [sp, #12]
 80092ea:	f012 0f02 	tst.w	r2, #2
 80092ee:	ec57 6b10 	vmov	r6, r7, d0
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	d021      	beq.n	800933a <_scanf_float+0x3d6>
 80092f6:	9903      	ldr	r1, [sp, #12]
 80092f8:	1d1a      	adds	r2, r3, #4
 80092fa:	600a      	str	r2, [r1, #0]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	e9c3 6700 	strd	r6, r7, [r3]
 8009302:	68e3      	ldr	r3, [r4, #12]
 8009304:	3301      	adds	r3, #1
 8009306:	60e3      	str	r3, [r4, #12]
 8009308:	e66d      	b.n	8008fe6 <_scanf_float+0x82>
 800930a:	9b04      	ldr	r3, [sp, #16]
 800930c:	2b00      	cmp	r3, #0
 800930e:	d0e5      	beq.n	80092dc <_scanf_float+0x378>
 8009310:	9905      	ldr	r1, [sp, #20]
 8009312:	230a      	movs	r3, #10
 8009314:	462a      	mov	r2, r5
 8009316:	3101      	adds	r1, #1
 8009318:	4640      	mov	r0, r8
 800931a:	f000 ff03 	bl	800a124 <_strtol_r>
 800931e:	9b04      	ldr	r3, [sp, #16]
 8009320:	9e05      	ldr	r6, [sp, #20]
 8009322:	1ac2      	subs	r2, r0, r3
 8009324:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8009328:	429e      	cmp	r6, r3
 800932a:	bf28      	it	cs
 800932c:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8009330:	4912      	ldr	r1, [pc, #72]	; (800937c <_scanf_float+0x418>)
 8009332:	4630      	mov	r0, r6
 8009334:	f000 f82c 	bl	8009390 <siprintf>
 8009338:	e7d0      	b.n	80092dc <_scanf_float+0x378>
 800933a:	9903      	ldr	r1, [sp, #12]
 800933c:	f012 0f04 	tst.w	r2, #4
 8009340:	f103 0204 	add.w	r2, r3, #4
 8009344:	600a      	str	r2, [r1, #0]
 8009346:	d1d9      	bne.n	80092fc <_scanf_float+0x398>
 8009348:	f8d3 8000 	ldr.w	r8, [r3]
 800934c:	ee10 2a10 	vmov	r2, s0
 8009350:	ee10 0a10 	vmov	r0, s0
 8009354:	463b      	mov	r3, r7
 8009356:	4639      	mov	r1, r7
 8009358:	f7f7 fbe8 	bl	8000b2c <__aeabi_dcmpun>
 800935c:	b128      	cbz	r0, 800936a <_scanf_float+0x406>
 800935e:	4808      	ldr	r0, [pc, #32]	; (8009380 <_scanf_float+0x41c>)
 8009360:	f000 f810 	bl	8009384 <nanf>
 8009364:	ed88 0a00 	vstr	s0, [r8]
 8009368:	e7cb      	b.n	8009302 <_scanf_float+0x39e>
 800936a:	4630      	mov	r0, r6
 800936c:	4639      	mov	r1, r7
 800936e:	f7f7 fc3b 	bl	8000be8 <__aeabi_d2f>
 8009372:	f8c8 0000 	str.w	r0, [r8]
 8009376:	e7c4      	b.n	8009302 <_scanf_float+0x39e>
 8009378:	2500      	movs	r5, #0
 800937a:	e634      	b.n	8008fe6 <_scanf_float+0x82>
 800937c:	0800d6bc 	.word	0x0800d6bc
 8009380:	0800dac8 	.word	0x0800dac8

08009384 <nanf>:
 8009384:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800938c <nanf+0x8>
 8009388:	4770      	bx	lr
 800938a:	bf00      	nop
 800938c:	7fc00000 	.word	0x7fc00000

08009390 <siprintf>:
 8009390:	b40e      	push	{r1, r2, r3}
 8009392:	b500      	push	{lr}
 8009394:	b09c      	sub	sp, #112	; 0x70
 8009396:	ab1d      	add	r3, sp, #116	; 0x74
 8009398:	9002      	str	r0, [sp, #8]
 800939a:	9006      	str	r0, [sp, #24]
 800939c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80093a0:	4809      	ldr	r0, [pc, #36]	; (80093c8 <siprintf+0x38>)
 80093a2:	9107      	str	r1, [sp, #28]
 80093a4:	9104      	str	r1, [sp, #16]
 80093a6:	4909      	ldr	r1, [pc, #36]	; (80093cc <siprintf+0x3c>)
 80093a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80093ac:	9105      	str	r1, [sp, #20]
 80093ae:	6800      	ldr	r0, [r0, #0]
 80093b0:	9301      	str	r3, [sp, #4]
 80093b2:	a902      	add	r1, sp, #8
 80093b4:	f002 fed4 	bl	800c160 <_svfiprintf_r>
 80093b8:	9b02      	ldr	r3, [sp, #8]
 80093ba:	2200      	movs	r2, #0
 80093bc:	701a      	strb	r2, [r3, #0]
 80093be:	b01c      	add	sp, #112	; 0x70
 80093c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80093c4:	b003      	add	sp, #12
 80093c6:	4770      	bx	lr
 80093c8:	20000024 	.word	0x20000024
 80093cc:	ffff0208 	.word	0xffff0208

080093d0 <sulp>:
 80093d0:	b570      	push	{r4, r5, r6, lr}
 80093d2:	4604      	mov	r4, r0
 80093d4:	460d      	mov	r5, r1
 80093d6:	ec45 4b10 	vmov	d0, r4, r5
 80093da:	4616      	mov	r6, r2
 80093dc:	f002 fc1e 	bl	800bc1c <__ulp>
 80093e0:	ec51 0b10 	vmov	r0, r1, d0
 80093e4:	b17e      	cbz	r6, 8009406 <sulp+0x36>
 80093e6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80093ea:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	dd09      	ble.n	8009406 <sulp+0x36>
 80093f2:	051b      	lsls	r3, r3, #20
 80093f4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80093f8:	2400      	movs	r4, #0
 80093fa:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80093fe:	4622      	mov	r2, r4
 8009400:	462b      	mov	r3, r5
 8009402:	f7f7 f8f9 	bl	80005f8 <__aeabi_dmul>
 8009406:	bd70      	pop	{r4, r5, r6, pc}

08009408 <_strtod_l>:
 8009408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800940c:	ed2d 8b02 	vpush	{d8}
 8009410:	b09d      	sub	sp, #116	; 0x74
 8009412:	461f      	mov	r7, r3
 8009414:	2300      	movs	r3, #0
 8009416:	9318      	str	r3, [sp, #96]	; 0x60
 8009418:	4ba2      	ldr	r3, [pc, #648]	; (80096a4 <_strtod_l+0x29c>)
 800941a:	9213      	str	r2, [sp, #76]	; 0x4c
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	9305      	str	r3, [sp, #20]
 8009420:	4604      	mov	r4, r0
 8009422:	4618      	mov	r0, r3
 8009424:	4688      	mov	r8, r1
 8009426:	f7f6 fed3 	bl	80001d0 <strlen>
 800942a:	f04f 0a00 	mov.w	sl, #0
 800942e:	4605      	mov	r5, r0
 8009430:	f04f 0b00 	mov.w	fp, #0
 8009434:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009438:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800943a:	781a      	ldrb	r2, [r3, #0]
 800943c:	2a2b      	cmp	r2, #43	; 0x2b
 800943e:	d04e      	beq.n	80094de <_strtod_l+0xd6>
 8009440:	d83b      	bhi.n	80094ba <_strtod_l+0xb2>
 8009442:	2a0d      	cmp	r2, #13
 8009444:	d834      	bhi.n	80094b0 <_strtod_l+0xa8>
 8009446:	2a08      	cmp	r2, #8
 8009448:	d834      	bhi.n	80094b4 <_strtod_l+0xac>
 800944a:	2a00      	cmp	r2, #0
 800944c:	d03e      	beq.n	80094cc <_strtod_l+0xc4>
 800944e:	2300      	movs	r3, #0
 8009450:	930a      	str	r3, [sp, #40]	; 0x28
 8009452:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8009454:	7833      	ldrb	r3, [r6, #0]
 8009456:	2b30      	cmp	r3, #48	; 0x30
 8009458:	f040 80b0 	bne.w	80095bc <_strtod_l+0x1b4>
 800945c:	7873      	ldrb	r3, [r6, #1]
 800945e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009462:	2b58      	cmp	r3, #88	; 0x58
 8009464:	d168      	bne.n	8009538 <_strtod_l+0x130>
 8009466:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009468:	9301      	str	r3, [sp, #4]
 800946a:	ab18      	add	r3, sp, #96	; 0x60
 800946c:	9702      	str	r7, [sp, #8]
 800946e:	9300      	str	r3, [sp, #0]
 8009470:	4a8d      	ldr	r2, [pc, #564]	; (80096a8 <_strtod_l+0x2a0>)
 8009472:	ab19      	add	r3, sp, #100	; 0x64
 8009474:	a917      	add	r1, sp, #92	; 0x5c
 8009476:	4620      	mov	r0, r4
 8009478:	f001 fd38 	bl	800aeec <__gethex>
 800947c:	f010 0707 	ands.w	r7, r0, #7
 8009480:	4605      	mov	r5, r0
 8009482:	d005      	beq.n	8009490 <_strtod_l+0x88>
 8009484:	2f06      	cmp	r7, #6
 8009486:	d12c      	bne.n	80094e2 <_strtod_l+0xda>
 8009488:	3601      	adds	r6, #1
 800948a:	2300      	movs	r3, #0
 800948c:	9617      	str	r6, [sp, #92]	; 0x5c
 800948e:	930a      	str	r3, [sp, #40]	; 0x28
 8009490:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009492:	2b00      	cmp	r3, #0
 8009494:	f040 8590 	bne.w	8009fb8 <_strtod_l+0xbb0>
 8009498:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800949a:	b1eb      	cbz	r3, 80094d8 <_strtod_l+0xd0>
 800949c:	4652      	mov	r2, sl
 800949e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80094a2:	ec43 2b10 	vmov	d0, r2, r3
 80094a6:	b01d      	add	sp, #116	; 0x74
 80094a8:	ecbd 8b02 	vpop	{d8}
 80094ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094b0:	2a20      	cmp	r2, #32
 80094b2:	d1cc      	bne.n	800944e <_strtod_l+0x46>
 80094b4:	3301      	adds	r3, #1
 80094b6:	9317      	str	r3, [sp, #92]	; 0x5c
 80094b8:	e7be      	b.n	8009438 <_strtod_l+0x30>
 80094ba:	2a2d      	cmp	r2, #45	; 0x2d
 80094bc:	d1c7      	bne.n	800944e <_strtod_l+0x46>
 80094be:	2201      	movs	r2, #1
 80094c0:	920a      	str	r2, [sp, #40]	; 0x28
 80094c2:	1c5a      	adds	r2, r3, #1
 80094c4:	9217      	str	r2, [sp, #92]	; 0x5c
 80094c6:	785b      	ldrb	r3, [r3, #1]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d1c2      	bne.n	8009452 <_strtod_l+0x4a>
 80094cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80094ce:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	f040 856e 	bne.w	8009fb4 <_strtod_l+0xbac>
 80094d8:	4652      	mov	r2, sl
 80094da:	465b      	mov	r3, fp
 80094dc:	e7e1      	b.n	80094a2 <_strtod_l+0x9a>
 80094de:	2200      	movs	r2, #0
 80094e0:	e7ee      	b.n	80094c0 <_strtod_l+0xb8>
 80094e2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80094e4:	b13a      	cbz	r2, 80094f6 <_strtod_l+0xee>
 80094e6:	2135      	movs	r1, #53	; 0x35
 80094e8:	a81a      	add	r0, sp, #104	; 0x68
 80094ea:	f002 fca2 	bl	800be32 <__copybits>
 80094ee:	9918      	ldr	r1, [sp, #96]	; 0x60
 80094f0:	4620      	mov	r0, r4
 80094f2:	f002 f861 	bl	800b5b8 <_Bfree>
 80094f6:	3f01      	subs	r7, #1
 80094f8:	2f04      	cmp	r7, #4
 80094fa:	d806      	bhi.n	800950a <_strtod_l+0x102>
 80094fc:	e8df f007 	tbb	[pc, r7]
 8009500:	1714030a 	.word	0x1714030a
 8009504:	0a          	.byte	0x0a
 8009505:	00          	.byte	0x00
 8009506:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800950a:	0728      	lsls	r0, r5, #28
 800950c:	d5c0      	bpl.n	8009490 <_strtod_l+0x88>
 800950e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8009512:	e7bd      	b.n	8009490 <_strtod_l+0x88>
 8009514:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8009518:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800951a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800951e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009522:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009526:	e7f0      	b.n	800950a <_strtod_l+0x102>
 8009528:	f8df b180 	ldr.w	fp, [pc, #384]	; 80096ac <_strtod_l+0x2a4>
 800952c:	e7ed      	b.n	800950a <_strtod_l+0x102>
 800952e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8009532:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8009536:	e7e8      	b.n	800950a <_strtod_l+0x102>
 8009538:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800953a:	1c5a      	adds	r2, r3, #1
 800953c:	9217      	str	r2, [sp, #92]	; 0x5c
 800953e:	785b      	ldrb	r3, [r3, #1]
 8009540:	2b30      	cmp	r3, #48	; 0x30
 8009542:	d0f9      	beq.n	8009538 <_strtod_l+0x130>
 8009544:	2b00      	cmp	r3, #0
 8009546:	d0a3      	beq.n	8009490 <_strtod_l+0x88>
 8009548:	2301      	movs	r3, #1
 800954a:	f04f 0900 	mov.w	r9, #0
 800954e:	9304      	str	r3, [sp, #16]
 8009550:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009552:	9308      	str	r3, [sp, #32]
 8009554:	f8cd 901c 	str.w	r9, [sp, #28]
 8009558:	464f      	mov	r7, r9
 800955a:	220a      	movs	r2, #10
 800955c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800955e:	7806      	ldrb	r6, [r0, #0]
 8009560:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8009564:	b2d9      	uxtb	r1, r3
 8009566:	2909      	cmp	r1, #9
 8009568:	d92a      	bls.n	80095c0 <_strtod_l+0x1b8>
 800956a:	9905      	ldr	r1, [sp, #20]
 800956c:	462a      	mov	r2, r5
 800956e:	f002 ff0f 	bl	800c390 <strncmp>
 8009572:	b398      	cbz	r0, 80095dc <_strtod_l+0x1d4>
 8009574:	2000      	movs	r0, #0
 8009576:	4632      	mov	r2, r6
 8009578:	463d      	mov	r5, r7
 800957a:	9005      	str	r0, [sp, #20]
 800957c:	4603      	mov	r3, r0
 800957e:	2a65      	cmp	r2, #101	; 0x65
 8009580:	d001      	beq.n	8009586 <_strtod_l+0x17e>
 8009582:	2a45      	cmp	r2, #69	; 0x45
 8009584:	d118      	bne.n	80095b8 <_strtod_l+0x1b0>
 8009586:	b91d      	cbnz	r5, 8009590 <_strtod_l+0x188>
 8009588:	9a04      	ldr	r2, [sp, #16]
 800958a:	4302      	orrs	r2, r0
 800958c:	d09e      	beq.n	80094cc <_strtod_l+0xc4>
 800958e:	2500      	movs	r5, #0
 8009590:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8009594:	f108 0201 	add.w	r2, r8, #1
 8009598:	9217      	str	r2, [sp, #92]	; 0x5c
 800959a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800959e:	2a2b      	cmp	r2, #43	; 0x2b
 80095a0:	d075      	beq.n	800968e <_strtod_l+0x286>
 80095a2:	2a2d      	cmp	r2, #45	; 0x2d
 80095a4:	d07b      	beq.n	800969e <_strtod_l+0x296>
 80095a6:	f04f 0c00 	mov.w	ip, #0
 80095aa:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80095ae:	2909      	cmp	r1, #9
 80095b0:	f240 8082 	bls.w	80096b8 <_strtod_l+0x2b0>
 80095b4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80095b8:	2600      	movs	r6, #0
 80095ba:	e09d      	b.n	80096f8 <_strtod_l+0x2f0>
 80095bc:	2300      	movs	r3, #0
 80095be:	e7c4      	b.n	800954a <_strtod_l+0x142>
 80095c0:	2f08      	cmp	r7, #8
 80095c2:	bfd8      	it	le
 80095c4:	9907      	ldrle	r1, [sp, #28]
 80095c6:	f100 0001 	add.w	r0, r0, #1
 80095ca:	bfda      	itte	le
 80095cc:	fb02 3301 	mlale	r3, r2, r1, r3
 80095d0:	9307      	strle	r3, [sp, #28]
 80095d2:	fb02 3909 	mlagt	r9, r2, r9, r3
 80095d6:	3701      	adds	r7, #1
 80095d8:	9017      	str	r0, [sp, #92]	; 0x5c
 80095da:	e7bf      	b.n	800955c <_strtod_l+0x154>
 80095dc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80095de:	195a      	adds	r2, r3, r5
 80095e0:	9217      	str	r2, [sp, #92]	; 0x5c
 80095e2:	5d5a      	ldrb	r2, [r3, r5]
 80095e4:	2f00      	cmp	r7, #0
 80095e6:	d037      	beq.n	8009658 <_strtod_l+0x250>
 80095e8:	9005      	str	r0, [sp, #20]
 80095ea:	463d      	mov	r5, r7
 80095ec:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80095f0:	2b09      	cmp	r3, #9
 80095f2:	d912      	bls.n	800961a <_strtod_l+0x212>
 80095f4:	2301      	movs	r3, #1
 80095f6:	e7c2      	b.n	800957e <_strtod_l+0x176>
 80095f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80095fa:	1c5a      	adds	r2, r3, #1
 80095fc:	9217      	str	r2, [sp, #92]	; 0x5c
 80095fe:	785a      	ldrb	r2, [r3, #1]
 8009600:	3001      	adds	r0, #1
 8009602:	2a30      	cmp	r2, #48	; 0x30
 8009604:	d0f8      	beq.n	80095f8 <_strtod_l+0x1f0>
 8009606:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800960a:	2b08      	cmp	r3, #8
 800960c:	f200 84d9 	bhi.w	8009fc2 <_strtod_l+0xbba>
 8009610:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009612:	9005      	str	r0, [sp, #20]
 8009614:	2000      	movs	r0, #0
 8009616:	9308      	str	r3, [sp, #32]
 8009618:	4605      	mov	r5, r0
 800961a:	3a30      	subs	r2, #48	; 0x30
 800961c:	f100 0301 	add.w	r3, r0, #1
 8009620:	d014      	beq.n	800964c <_strtod_l+0x244>
 8009622:	9905      	ldr	r1, [sp, #20]
 8009624:	4419      	add	r1, r3
 8009626:	9105      	str	r1, [sp, #20]
 8009628:	462b      	mov	r3, r5
 800962a:	eb00 0e05 	add.w	lr, r0, r5
 800962e:	210a      	movs	r1, #10
 8009630:	4573      	cmp	r3, lr
 8009632:	d113      	bne.n	800965c <_strtod_l+0x254>
 8009634:	182b      	adds	r3, r5, r0
 8009636:	2b08      	cmp	r3, #8
 8009638:	f105 0501 	add.w	r5, r5, #1
 800963c:	4405      	add	r5, r0
 800963e:	dc1c      	bgt.n	800967a <_strtod_l+0x272>
 8009640:	9907      	ldr	r1, [sp, #28]
 8009642:	230a      	movs	r3, #10
 8009644:	fb03 2301 	mla	r3, r3, r1, r2
 8009648:	9307      	str	r3, [sp, #28]
 800964a:	2300      	movs	r3, #0
 800964c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800964e:	1c51      	adds	r1, r2, #1
 8009650:	9117      	str	r1, [sp, #92]	; 0x5c
 8009652:	7852      	ldrb	r2, [r2, #1]
 8009654:	4618      	mov	r0, r3
 8009656:	e7c9      	b.n	80095ec <_strtod_l+0x1e4>
 8009658:	4638      	mov	r0, r7
 800965a:	e7d2      	b.n	8009602 <_strtod_l+0x1fa>
 800965c:	2b08      	cmp	r3, #8
 800965e:	dc04      	bgt.n	800966a <_strtod_l+0x262>
 8009660:	9e07      	ldr	r6, [sp, #28]
 8009662:	434e      	muls	r6, r1
 8009664:	9607      	str	r6, [sp, #28]
 8009666:	3301      	adds	r3, #1
 8009668:	e7e2      	b.n	8009630 <_strtod_l+0x228>
 800966a:	f103 0c01 	add.w	ip, r3, #1
 800966e:	f1bc 0f10 	cmp.w	ip, #16
 8009672:	bfd8      	it	le
 8009674:	fb01 f909 	mulle.w	r9, r1, r9
 8009678:	e7f5      	b.n	8009666 <_strtod_l+0x25e>
 800967a:	2d10      	cmp	r5, #16
 800967c:	bfdc      	itt	le
 800967e:	230a      	movle	r3, #10
 8009680:	fb03 2909 	mlale	r9, r3, r9, r2
 8009684:	e7e1      	b.n	800964a <_strtod_l+0x242>
 8009686:	2300      	movs	r3, #0
 8009688:	9305      	str	r3, [sp, #20]
 800968a:	2301      	movs	r3, #1
 800968c:	e77c      	b.n	8009588 <_strtod_l+0x180>
 800968e:	f04f 0c00 	mov.w	ip, #0
 8009692:	f108 0202 	add.w	r2, r8, #2
 8009696:	9217      	str	r2, [sp, #92]	; 0x5c
 8009698:	f898 2002 	ldrb.w	r2, [r8, #2]
 800969c:	e785      	b.n	80095aa <_strtod_l+0x1a2>
 800969e:	f04f 0c01 	mov.w	ip, #1
 80096a2:	e7f6      	b.n	8009692 <_strtod_l+0x28a>
 80096a4:	0800d910 	.word	0x0800d910
 80096a8:	0800d6c4 	.word	0x0800d6c4
 80096ac:	7ff00000 	.word	0x7ff00000
 80096b0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80096b2:	1c51      	adds	r1, r2, #1
 80096b4:	9117      	str	r1, [sp, #92]	; 0x5c
 80096b6:	7852      	ldrb	r2, [r2, #1]
 80096b8:	2a30      	cmp	r2, #48	; 0x30
 80096ba:	d0f9      	beq.n	80096b0 <_strtod_l+0x2a8>
 80096bc:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80096c0:	2908      	cmp	r1, #8
 80096c2:	f63f af79 	bhi.w	80095b8 <_strtod_l+0x1b0>
 80096c6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80096ca:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80096cc:	9206      	str	r2, [sp, #24]
 80096ce:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80096d0:	1c51      	adds	r1, r2, #1
 80096d2:	9117      	str	r1, [sp, #92]	; 0x5c
 80096d4:	7852      	ldrb	r2, [r2, #1]
 80096d6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 80096da:	2e09      	cmp	r6, #9
 80096dc:	d937      	bls.n	800974e <_strtod_l+0x346>
 80096de:	9e06      	ldr	r6, [sp, #24]
 80096e0:	1b89      	subs	r1, r1, r6
 80096e2:	2908      	cmp	r1, #8
 80096e4:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80096e8:	dc02      	bgt.n	80096f0 <_strtod_l+0x2e8>
 80096ea:	4576      	cmp	r6, lr
 80096ec:	bfa8      	it	ge
 80096ee:	4676      	movge	r6, lr
 80096f0:	f1bc 0f00 	cmp.w	ip, #0
 80096f4:	d000      	beq.n	80096f8 <_strtod_l+0x2f0>
 80096f6:	4276      	negs	r6, r6
 80096f8:	2d00      	cmp	r5, #0
 80096fa:	d14d      	bne.n	8009798 <_strtod_l+0x390>
 80096fc:	9904      	ldr	r1, [sp, #16]
 80096fe:	4301      	orrs	r1, r0
 8009700:	f47f aec6 	bne.w	8009490 <_strtod_l+0x88>
 8009704:	2b00      	cmp	r3, #0
 8009706:	f47f aee1 	bne.w	80094cc <_strtod_l+0xc4>
 800970a:	2a69      	cmp	r2, #105	; 0x69
 800970c:	d027      	beq.n	800975e <_strtod_l+0x356>
 800970e:	dc24      	bgt.n	800975a <_strtod_l+0x352>
 8009710:	2a49      	cmp	r2, #73	; 0x49
 8009712:	d024      	beq.n	800975e <_strtod_l+0x356>
 8009714:	2a4e      	cmp	r2, #78	; 0x4e
 8009716:	f47f aed9 	bne.w	80094cc <_strtod_l+0xc4>
 800971a:	499f      	ldr	r1, [pc, #636]	; (8009998 <_strtod_l+0x590>)
 800971c:	a817      	add	r0, sp, #92	; 0x5c
 800971e:	f001 fe3d 	bl	800b39c <__match>
 8009722:	2800      	cmp	r0, #0
 8009724:	f43f aed2 	beq.w	80094cc <_strtod_l+0xc4>
 8009728:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800972a:	781b      	ldrb	r3, [r3, #0]
 800972c:	2b28      	cmp	r3, #40	; 0x28
 800972e:	d12d      	bne.n	800978c <_strtod_l+0x384>
 8009730:	499a      	ldr	r1, [pc, #616]	; (800999c <_strtod_l+0x594>)
 8009732:	aa1a      	add	r2, sp, #104	; 0x68
 8009734:	a817      	add	r0, sp, #92	; 0x5c
 8009736:	f001 fe45 	bl	800b3c4 <__hexnan>
 800973a:	2805      	cmp	r0, #5
 800973c:	d126      	bne.n	800978c <_strtod_l+0x384>
 800973e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009740:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8009744:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8009748:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800974c:	e6a0      	b.n	8009490 <_strtod_l+0x88>
 800974e:	210a      	movs	r1, #10
 8009750:	fb01 2e0e 	mla	lr, r1, lr, r2
 8009754:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8009758:	e7b9      	b.n	80096ce <_strtod_l+0x2c6>
 800975a:	2a6e      	cmp	r2, #110	; 0x6e
 800975c:	e7db      	b.n	8009716 <_strtod_l+0x30e>
 800975e:	4990      	ldr	r1, [pc, #576]	; (80099a0 <_strtod_l+0x598>)
 8009760:	a817      	add	r0, sp, #92	; 0x5c
 8009762:	f001 fe1b 	bl	800b39c <__match>
 8009766:	2800      	cmp	r0, #0
 8009768:	f43f aeb0 	beq.w	80094cc <_strtod_l+0xc4>
 800976c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800976e:	498d      	ldr	r1, [pc, #564]	; (80099a4 <_strtod_l+0x59c>)
 8009770:	3b01      	subs	r3, #1
 8009772:	a817      	add	r0, sp, #92	; 0x5c
 8009774:	9317      	str	r3, [sp, #92]	; 0x5c
 8009776:	f001 fe11 	bl	800b39c <__match>
 800977a:	b910      	cbnz	r0, 8009782 <_strtod_l+0x37a>
 800977c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800977e:	3301      	adds	r3, #1
 8009780:	9317      	str	r3, [sp, #92]	; 0x5c
 8009782:	f8df b230 	ldr.w	fp, [pc, #560]	; 80099b4 <_strtod_l+0x5ac>
 8009786:	f04f 0a00 	mov.w	sl, #0
 800978a:	e681      	b.n	8009490 <_strtod_l+0x88>
 800978c:	4886      	ldr	r0, [pc, #536]	; (80099a8 <_strtod_l+0x5a0>)
 800978e:	f002 fde7 	bl	800c360 <nan>
 8009792:	ec5b ab10 	vmov	sl, fp, d0
 8009796:	e67b      	b.n	8009490 <_strtod_l+0x88>
 8009798:	9b05      	ldr	r3, [sp, #20]
 800979a:	9807      	ldr	r0, [sp, #28]
 800979c:	1af3      	subs	r3, r6, r3
 800979e:	2f00      	cmp	r7, #0
 80097a0:	bf08      	it	eq
 80097a2:	462f      	moveq	r7, r5
 80097a4:	2d10      	cmp	r5, #16
 80097a6:	9306      	str	r3, [sp, #24]
 80097a8:	46a8      	mov	r8, r5
 80097aa:	bfa8      	it	ge
 80097ac:	f04f 0810 	movge.w	r8, #16
 80097b0:	f7f6 fea8 	bl	8000504 <__aeabi_ui2d>
 80097b4:	2d09      	cmp	r5, #9
 80097b6:	4682      	mov	sl, r0
 80097b8:	468b      	mov	fp, r1
 80097ba:	dd13      	ble.n	80097e4 <_strtod_l+0x3dc>
 80097bc:	4b7b      	ldr	r3, [pc, #492]	; (80099ac <_strtod_l+0x5a4>)
 80097be:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80097c2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80097c6:	f7f6 ff17 	bl	80005f8 <__aeabi_dmul>
 80097ca:	4682      	mov	sl, r0
 80097cc:	4648      	mov	r0, r9
 80097ce:	468b      	mov	fp, r1
 80097d0:	f7f6 fe98 	bl	8000504 <__aeabi_ui2d>
 80097d4:	4602      	mov	r2, r0
 80097d6:	460b      	mov	r3, r1
 80097d8:	4650      	mov	r0, sl
 80097da:	4659      	mov	r1, fp
 80097dc:	f7f6 fd56 	bl	800028c <__adddf3>
 80097e0:	4682      	mov	sl, r0
 80097e2:	468b      	mov	fp, r1
 80097e4:	2d0f      	cmp	r5, #15
 80097e6:	dc38      	bgt.n	800985a <_strtod_l+0x452>
 80097e8:	9b06      	ldr	r3, [sp, #24]
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	f43f ae50 	beq.w	8009490 <_strtod_l+0x88>
 80097f0:	dd24      	ble.n	800983c <_strtod_l+0x434>
 80097f2:	2b16      	cmp	r3, #22
 80097f4:	dc0b      	bgt.n	800980e <_strtod_l+0x406>
 80097f6:	496d      	ldr	r1, [pc, #436]	; (80099ac <_strtod_l+0x5a4>)
 80097f8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80097fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009800:	4652      	mov	r2, sl
 8009802:	465b      	mov	r3, fp
 8009804:	f7f6 fef8 	bl	80005f8 <__aeabi_dmul>
 8009808:	4682      	mov	sl, r0
 800980a:	468b      	mov	fp, r1
 800980c:	e640      	b.n	8009490 <_strtod_l+0x88>
 800980e:	9a06      	ldr	r2, [sp, #24]
 8009810:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8009814:	4293      	cmp	r3, r2
 8009816:	db20      	blt.n	800985a <_strtod_l+0x452>
 8009818:	4c64      	ldr	r4, [pc, #400]	; (80099ac <_strtod_l+0x5a4>)
 800981a:	f1c5 050f 	rsb	r5, r5, #15
 800981e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009822:	4652      	mov	r2, sl
 8009824:	465b      	mov	r3, fp
 8009826:	e9d1 0100 	ldrd	r0, r1, [r1]
 800982a:	f7f6 fee5 	bl	80005f8 <__aeabi_dmul>
 800982e:	9b06      	ldr	r3, [sp, #24]
 8009830:	1b5d      	subs	r5, r3, r5
 8009832:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009836:	e9d4 2300 	ldrd	r2, r3, [r4]
 800983a:	e7e3      	b.n	8009804 <_strtod_l+0x3fc>
 800983c:	9b06      	ldr	r3, [sp, #24]
 800983e:	3316      	adds	r3, #22
 8009840:	db0b      	blt.n	800985a <_strtod_l+0x452>
 8009842:	9b05      	ldr	r3, [sp, #20]
 8009844:	1b9e      	subs	r6, r3, r6
 8009846:	4b59      	ldr	r3, [pc, #356]	; (80099ac <_strtod_l+0x5a4>)
 8009848:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800984c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009850:	4650      	mov	r0, sl
 8009852:	4659      	mov	r1, fp
 8009854:	f7f6 fffa 	bl	800084c <__aeabi_ddiv>
 8009858:	e7d6      	b.n	8009808 <_strtod_l+0x400>
 800985a:	9b06      	ldr	r3, [sp, #24]
 800985c:	eba5 0808 	sub.w	r8, r5, r8
 8009860:	4498      	add	r8, r3
 8009862:	f1b8 0f00 	cmp.w	r8, #0
 8009866:	dd74      	ble.n	8009952 <_strtod_l+0x54a>
 8009868:	f018 030f 	ands.w	r3, r8, #15
 800986c:	d00a      	beq.n	8009884 <_strtod_l+0x47c>
 800986e:	494f      	ldr	r1, [pc, #316]	; (80099ac <_strtod_l+0x5a4>)
 8009870:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009874:	4652      	mov	r2, sl
 8009876:	465b      	mov	r3, fp
 8009878:	e9d1 0100 	ldrd	r0, r1, [r1]
 800987c:	f7f6 febc 	bl	80005f8 <__aeabi_dmul>
 8009880:	4682      	mov	sl, r0
 8009882:	468b      	mov	fp, r1
 8009884:	f038 080f 	bics.w	r8, r8, #15
 8009888:	d04f      	beq.n	800992a <_strtod_l+0x522>
 800988a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800988e:	dd22      	ble.n	80098d6 <_strtod_l+0x4ce>
 8009890:	2500      	movs	r5, #0
 8009892:	462e      	mov	r6, r5
 8009894:	9507      	str	r5, [sp, #28]
 8009896:	9505      	str	r5, [sp, #20]
 8009898:	2322      	movs	r3, #34	; 0x22
 800989a:	f8df b118 	ldr.w	fp, [pc, #280]	; 80099b4 <_strtod_l+0x5ac>
 800989e:	6023      	str	r3, [r4, #0]
 80098a0:	f04f 0a00 	mov.w	sl, #0
 80098a4:	9b07      	ldr	r3, [sp, #28]
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	f43f adf2 	beq.w	8009490 <_strtod_l+0x88>
 80098ac:	9918      	ldr	r1, [sp, #96]	; 0x60
 80098ae:	4620      	mov	r0, r4
 80098b0:	f001 fe82 	bl	800b5b8 <_Bfree>
 80098b4:	9905      	ldr	r1, [sp, #20]
 80098b6:	4620      	mov	r0, r4
 80098b8:	f001 fe7e 	bl	800b5b8 <_Bfree>
 80098bc:	4631      	mov	r1, r6
 80098be:	4620      	mov	r0, r4
 80098c0:	f001 fe7a 	bl	800b5b8 <_Bfree>
 80098c4:	9907      	ldr	r1, [sp, #28]
 80098c6:	4620      	mov	r0, r4
 80098c8:	f001 fe76 	bl	800b5b8 <_Bfree>
 80098cc:	4629      	mov	r1, r5
 80098ce:	4620      	mov	r0, r4
 80098d0:	f001 fe72 	bl	800b5b8 <_Bfree>
 80098d4:	e5dc      	b.n	8009490 <_strtod_l+0x88>
 80098d6:	4b36      	ldr	r3, [pc, #216]	; (80099b0 <_strtod_l+0x5a8>)
 80098d8:	9304      	str	r3, [sp, #16]
 80098da:	2300      	movs	r3, #0
 80098dc:	ea4f 1828 	mov.w	r8, r8, asr #4
 80098e0:	4650      	mov	r0, sl
 80098e2:	4659      	mov	r1, fp
 80098e4:	4699      	mov	r9, r3
 80098e6:	f1b8 0f01 	cmp.w	r8, #1
 80098ea:	dc21      	bgt.n	8009930 <_strtod_l+0x528>
 80098ec:	b10b      	cbz	r3, 80098f2 <_strtod_l+0x4ea>
 80098ee:	4682      	mov	sl, r0
 80098f0:	468b      	mov	fp, r1
 80098f2:	4b2f      	ldr	r3, [pc, #188]	; (80099b0 <_strtod_l+0x5a8>)
 80098f4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80098f8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80098fc:	4652      	mov	r2, sl
 80098fe:	465b      	mov	r3, fp
 8009900:	e9d9 0100 	ldrd	r0, r1, [r9]
 8009904:	f7f6 fe78 	bl	80005f8 <__aeabi_dmul>
 8009908:	4b2a      	ldr	r3, [pc, #168]	; (80099b4 <_strtod_l+0x5ac>)
 800990a:	460a      	mov	r2, r1
 800990c:	400b      	ands	r3, r1
 800990e:	492a      	ldr	r1, [pc, #168]	; (80099b8 <_strtod_l+0x5b0>)
 8009910:	428b      	cmp	r3, r1
 8009912:	4682      	mov	sl, r0
 8009914:	d8bc      	bhi.n	8009890 <_strtod_l+0x488>
 8009916:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800991a:	428b      	cmp	r3, r1
 800991c:	bf86      	itte	hi
 800991e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80099bc <_strtod_l+0x5b4>
 8009922:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 8009926:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800992a:	2300      	movs	r3, #0
 800992c:	9304      	str	r3, [sp, #16]
 800992e:	e084      	b.n	8009a3a <_strtod_l+0x632>
 8009930:	f018 0f01 	tst.w	r8, #1
 8009934:	d005      	beq.n	8009942 <_strtod_l+0x53a>
 8009936:	9b04      	ldr	r3, [sp, #16]
 8009938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800993c:	f7f6 fe5c 	bl	80005f8 <__aeabi_dmul>
 8009940:	2301      	movs	r3, #1
 8009942:	9a04      	ldr	r2, [sp, #16]
 8009944:	3208      	adds	r2, #8
 8009946:	f109 0901 	add.w	r9, r9, #1
 800994a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800994e:	9204      	str	r2, [sp, #16]
 8009950:	e7c9      	b.n	80098e6 <_strtod_l+0x4de>
 8009952:	d0ea      	beq.n	800992a <_strtod_l+0x522>
 8009954:	f1c8 0800 	rsb	r8, r8, #0
 8009958:	f018 020f 	ands.w	r2, r8, #15
 800995c:	d00a      	beq.n	8009974 <_strtod_l+0x56c>
 800995e:	4b13      	ldr	r3, [pc, #76]	; (80099ac <_strtod_l+0x5a4>)
 8009960:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009964:	4650      	mov	r0, sl
 8009966:	4659      	mov	r1, fp
 8009968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800996c:	f7f6 ff6e 	bl	800084c <__aeabi_ddiv>
 8009970:	4682      	mov	sl, r0
 8009972:	468b      	mov	fp, r1
 8009974:	ea5f 1828 	movs.w	r8, r8, asr #4
 8009978:	d0d7      	beq.n	800992a <_strtod_l+0x522>
 800997a:	f1b8 0f1f 	cmp.w	r8, #31
 800997e:	dd1f      	ble.n	80099c0 <_strtod_l+0x5b8>
 8009980:	2500      	movs	r5, #0
 8009982:	462e      	mov	r6, r5
 8009984:	9507      	str	r5, [sp, #28]
 8009986:	9505      	str	r5, [sp, #20]
 8009988:	2322      	movs	r3, #34	; 0x22
 800998a:	f04f 0a00 	mov.w	sl, #0
 800998e:	f04f 0b00 	mov.w	fp, #0
 8009992:	6023      	str	r3, [r4, #0]
 8009994:	e786      	b.n	80098a4 <_strtod_l+0x49c>
 8009996:	bf00      	nop
 8009998:	0800d695 	.word	0x0800d695
 800999c:	0800d6d8 	.word	0x0800d6d8
 80099a0:	0800d68d 	.word	0x0800d68d
 80099a4:	0800d81c 	.word	0x0800d81c
 80099a8:	0800dac8 	.word	0x0800dac8
 80099ac:	0800d9a8 	.word	0x0800d9a8
 80099b0:	0800d980 	.word	0x0800d980
 80099b4:	7ff00000 	.word	0x7ff00000
 80099b8:	7ca00000 	.word	0x7ca00000
 80099bc:	7fefffff 	.word	0x7fefffff
 80099c0:	f018 0310 	ands.w	r3, r8, #16
 80099c4:	bf18      	it	ne
 80099c6:	236a      	movne	r3, #106	; 0x6a
 80099c8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8009d78 <_strtod_l+0x970>
 80099cc:	9304      	str	r3, [sp, #16]
 80099ce:	4650      	mov	r0, sl
 80099d0:	4659      	mov	r1, fp
 80099d2:	2300      	movs	r3, #0
 80099d4:	f018 0f01 	tst.w	r8, #1
 80099d8:	d004      	beq.n	80099e4 <_strtod_l+0x5dc>
 80099da:	e9d9 2300 	ldrd	r2, r3, [r9]
 80099de:	f7f6 fe0b 	bl	80005f8 <__aeabi_dmul>
 80099e2:	2301      	movs	r3, #1
 80099e4:	ea5f 0868 	movs.w	r8, r8, asr #1
 80099e8:	f109 0908 	add.w	r9, r9, #8
 80099ec:	d1f2      	bne.n	80099d4 <_strtod_l+0x5cc>
 80099ee:	b10b      	cbz	r3, 80099f4 <_strtod_l+0x5ec>
 80099f0:	4682      	mov	sl, r0
 80099f2:	468b      	mov	fp, r1
 80099f4:	9b04      	ldr	r3, [sp, #16]
 80099f6:	b1c3      	cbz	r3, 8009a2a <_strtod_l+0x622>
 80099f8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80099fc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	4659      	mov	r1, fp
 8009a04:	dd11      	ble.n	8009a2a <_strtod_l+0x622>
 8009a06:	2b1f      	cmp	r3, #31
 8009a08:	f340 8124 	ble.w	8009c54 <_strtod_l+0x84c>
 8009a0c:	2b34      	cmp	r3, #52	; 0x34
 8009a0e:	bfde      	ittt	le
 8009a10:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8009a14:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8009a18:	fa03 f202 	lslle.w	r2, r3, r2
 8009a1c:	f04f 0a00 	mov.w	sl, #0
 8009a20:	bfcc      	ite	gt
 8009a22:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8009a26:	ea02 0b01 	andle.w	fp, r2, r1
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	4650      	mov	r0, sl
 8009a30:	4659      	mov	r1, fp
 8009a32:	f7f7 f849 	bl	8000ac8 <__aeabi_dcmpeq>
 8009a36:	2800      	cmp	r0, #0
 8009a38:	d1a2      	bne.n	8009980 <_strtod_l+0x578>
 8009a3a:	9b07      	ldr	r3, [sp, #28]
 8009a3c:	9300      	str	r3, [sp, #0]
 8009a3e:	9908      	ldr	r1, [sp, #32]
 8009a40:	462b      	mov	r3, r5
 8009a42:	463a      	mov	r2, r7
 8009a44:	4620      	mov	r0, r4
 8009a46:	f001 fe1f 	bl	800b688 <__s2b>
 8009a4a:	9007      	str	r0, [sp, #28]
 8009a4c:	2800      	cmp	r0, #0
 8009a4e:	f43f af1f 	beq.w	8009890 <_strtod_l+0x488>
 8009a52:	9b05      	ldr	r3, [sp, #20]
 8009a54:	1b9e      	subs	r6, r3, r6
 8009a56:	9b06      	ldr	r3, [sp, #24]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	bfb4      	ite	lt
 8009a5c:	4633      	movlt	r3, r6
 8009a5e:	2300      	movge	r3, #0
 8009a60:	930c      	str	r3, [sp, #48]	; 0x30
 8009a62:	9b06      	ldr	r3, [sp, #24]
 8009a64:	2500      	movs	r5, #0
 8009a66:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009a6a:	9312      	str	r3, [sp, #72]	; 0x48
 8009a6c:	462e      	mov	r6, r5
 8009a6e:	9b07      	ldr	r3, [sp, #28]
 8009a70:	4620      	mov	r0, r4
 8009a72:	6859      	ldr	r1, [r3, #4]
 8009a74:	f001 fd60 	bl	800b538 <_Balloc>
 8009a78:	9005      	str	r0, [sp, #20]
 8009a7a:	2800      	cmp	r0, #0
 8009a7c:	f43f af0c 	beq.w	8009898 <_strtod_l+0x490>
 8009a80:	9b07      	ldr	r3, [sp, #28]
 8009a82:	691a      	ldr	r2, [r3, #16]
 8009a84:	3202      	adds	r2, #2
 8009a86:	f103 010c 	add.w	r1, r3, #12
 8009a8a:	0092      	lsls	r2, r2, #2
 8009a8c:	300c      	adds	r0, #12
 8009a8e:	f7fe fdcf 	bl	8008630 <memcpy>
 8009a92:	ec4b ab10 	vmov	d0, sl, fp
 8009a96:	aa1a      	add	r2, sp, #104	; 0x68
 8009a98:	a919      	add	r1, sp, #100	; 0x64
 8009a9a:	4620      	mov	r0, r4
 8009a9c:	f002 f93a 	bl	800bd14 <__d2b>
 8009aa0:	ec4b ab18 	vmov	d8, sl, fp
 8009aa4:	9018      	str	r0, [sp, #96]	; 0x60
 8009aa6:	2800      	cmp	r0, #0
 8009aa8:	f43f aef6 	beq.w	8009898 <_strtod_l+0x490>
 8009aac:	2101      	movs	r1, #1
 8009aae:	4620      	mov	r0, r4
 8009ab0:	f001 fe84 	bl	800b7bc <__i2b>
 8009ab4:	4606      	mov	r6, r0
 8009ab6:	2800      	cmp	r0, #0
 8009ab8:	f43f aeee 	beq.w	8009898 <_strtod_l+0x490>
 8009abc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009abe:	9904      	ldr	r1, [sp, #16]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	bfab      	itete	ge
 8009ac4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8009ac6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8009ac8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8009aca:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8009ace:	bfac      	ite	ge
 8009ad0:	eb03 0902 	addge.w	r9, r3, r2
 8009ad4:	1ad7      	sublt	r7, r2, r3
 8009ad6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009ad8:	eba3 0801 	sub.w	r8, r3, r1
 8009adc:	4490      	add	r8, r2
 8009ade:	4ba1      	ldr	r3, [pc, #644]	; (8009d64 <_strtod_l+0x95c>)
 8009ae0:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8009ae4:	4598      	cmp	r8, r3
 8009ae6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009aea:	f280 80c7 	bge.w	8009c7c <_strtod_l+0x874>
 8009aee:	eba3 0308 	sub.w	r3, r3, r8
 8009af2:	2b1f      	cmp	r3, #31
 8009af4:	eba2 0203 	sub.w	r2, r2, r3
 8009af8:	f04f 0101 	mov.w	r1, #1
 8009afc:	f300 80b1 	bgt.w	8009c62 <_strtod_l+0x85a>
 8009b00:	fa01 f303 	lsl.w	r3, r1, r3
 8009b04:	930d      	str	r3, [sp, #52]	; 0x34
 8009b06:	2300      	movs	r3, #0
 8009b08:	9308      	str	r3, [sp, #32]
 8009b0a:	eb09 0802 	add.w	r8, r9, r2
 8009b0e:	9b04      	ldr	r3, [sp, #16]
 8009b10:	45c1      	cmp	r9, r8
 8009b12:	4417      	add	r7, r2
 8009b14:	441f      	add	r7, r3
 8009b16:	464b      	mov	r3, r9
 8009b18:	bfa8      	it	ge
 8009b1a:	4643      	movge	r3, r8
 8009b1c:	42bb      	cmp	r3, r7
 8009b1e:	bfa8      	it	ge
 8009b20:	463b      	movge	r3, r7
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	bfc2      	ittt	gt
 8009b26:	eba8 0803 	subgt.w	r8, r8, r3
 8009b2a:	1aff      	subgt	r7, r7, r3
 8009b2c:	eba9 0903 	subgt.w	r9, r9, r3
 8009b30:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	dd17      	ble.n	8009b66 <_strtod_l+0x75e>
 8009b36:	4631      	mov	r1, r6
 8009b38:	461a      	mov	r2, r3
 8009b3a:	4620      	mov	r0, r4
 8009b3c:	f001 fefe 	bl	800b93c <__pow5mult>
 8009b40:	4606      	mov	r6, r0
 8009b42:	2800      	cmp	r0, #0
 8009b44:	f43f aea8 	beq.w	8009898 <_strtod_l+0x490>
 8009b48:	4601      	mov	r1, r0
 8009b4a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009b4c:	4620      	mov	r0, r4
 8009b4e:	f001 fe4b 	bl	800b7e8 <__multiply>
 8009b52:	900b      	str	r0, [sp, #44]	; 0x2c
 8009b54:	2800      	cmp	r0, #0
 8009b56:	f43f ae9f 	beq.w	8009898 <_strtod_l+0x490>
 8009b5a:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009b5c:	4620      	mov	r0, r4
 8009b5e:	f001 fd2b 	bl	800b5b8 <_Bfree>
 8009b62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b64:	9318      	str	r3, [sp, #96]	; 0x60
 8009b66:	f1b8 0f00 	cmp.w	r8, #0
 8009b6a:	f300 808c 	bgt.w	8009c86 <_strtod_l+0x87e>
 8009b6e:	9b06      	ldr	r3, [sp, #24]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	dd08      	ble.n	8009b86 <_strtod_l+0x77e>
 8009b74:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009b76:	9905      	ldr	r1, [sp, #20]
 8009b78:	4620      	mov	r0, r4
 8009b7a:	f001 fedf 	bl	800b93c <__pow5mult>
 8009b7e:	9005      	str	r0, [sp, #20]
 8009b80:	2800      	cmp	r0, #0
 8009b82:	f43f ae89 	beq.w	8009898 <_strtod_l+0x490>
 8009b86:	2f00      	cmp	r7, #0
 8009b88:	dd08      	ble.n	8009b9c <_strtod_l+0x794>
 8009b8a:	9905      	ldr	r1, [sp, #20]
 8009b8c:	463a      	mov	r2, r7
 8009b8e:	4620      	mov	r0, r4
 8009b90:	f001 ff2e 	bl	800b9f0 <__lshift>
 8009b94:	9005      	str	r0, [sp, #20]
 8009b96:	2800      	cmp	r0, #0
 8009b98:	f43f ae7e 	beq.w	8009898 <_strtod_l+0x490>
 8009b9c:	f1b9 0f00 	cmp.w	r9, #0
 8009ba0:	dd08      	ble.n	8009bb4 <_strtod_l+0x7ac>
 8009ba2:	4631      	mov	r1, r6
 8009ba4:	464a      	mov	r2, r9
 8009ba6:	4620      	mov	r0, r4
 8009ba8:	f001 ff22 	bl	800b9f0 <__lshift>
 8009bac:	4606      	mov	r6, r0
 8009bae:	2800      	cmp	r0, #0
 8009bb0:	f43f ae72 	beq.w	8009898 <_strtod_l+0x490>
 8009bb4:	9a05      	ldr	r2, [sp, #20]
 8009bb6:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009bb8:	4620      	mov	r0, r4
 8009bba:	f001 ffa5 	bl	800bb08 <__mdiff>
 8009bbe:	4605      	mov	r5, r0
 8009bc0:	2800      	cmp	r0, #0
 8009bc2:	f43f ae69 	beq.w	8009898 <_strtod_l+0x490>
 8009bc6:	68c3      	ldr	r3, [r0, #12]
 8009bc8:	930b      	str	r3, [sp, #44]	; 0x2c
 8009bca:	2300      	movs	r3, #0
 8009bcc:	60c3      	str	r3, [r0, #12]
 8009bce:	4631      	mov	r1, r6
 8009bd0:	f001 ff7e 	bl	800bad0 <__mcmp>
 8009bd4:	2800      	cmp	r0, #0
 8009bd6:	da60      	bge.n	8009c9a <_strtod_l+0x892>
 8009bd8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009bda:	ea53 030a 	orrs.w	r3, r3, sl
 8009bde:	f040 8082 	bne.w	8009ce6 <_strtod_l+0x8de>
 8009be2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d17d      	bne.n	8009ce6 <_strtod_l+0x8de>
 8009bea:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009bee:	0d1b      	lsrs	r3, r3, #20
 8009bf0:	051b      	lsls	r3, r3, #20
 8009bf2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009bf6:	d976      	bls.n	8009ce6 <_strtod_l+0x8de>
 8009bf8:	696b      	ldr	r3, [r5, #20]
 8009bfa:	b913      	cbnz	r3, 8009c02 <_strtod_l+0x7fa>
 8009bfc:	692b      	ldr	r3, [r5, #16]
 8009bfe:	2b01      	cmp	r3, #1
 8009c00:	dd71      	ble.n	8009ce6 <_strtod_l+0x8de>
 8009c02:	4629      	mov	r1, r5
 8009c04:	2201      	movs	r2, #1
 8009c06:	4620      	mov	r0, r4
 8009c08:	f001 fef2 	bl	800b9f0 <__lshift>
 8009c0c:	4631      	mov	r1, r6
 8009c0e:	4605      	mov	r5, r0
 8009c10:	f001 ff5e 	bl	800bad0 <__mcmp>
 8009c14:	2800      	cmp	r0, #0
 8009c16:	dd66      	ble.n	8009ce6 <_strtod_l+0x8de>
 8009c18:	9904      	ldr	r1, [sp, #16]
 8009c1a:	4a53      	ldr	r2, [pc, #332]	; (8009d68 <_strtod_l+0x960>)
 8009c1c:	465b      	mov	r3, fp
 8009c1e:	2900      	cmp	r1, #0
 8009c20:	f000 8081 	beq.w	8009d26 <_strtod_l+0x91e>
 8009c24:	ea02 010b 	and.w	r1, r2, fp
 8009c28:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009c2c:	dc7b      	bgt.n	8009d26 <_strtod_l+0x91e>
 8009c2e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009c32:	f77f aea9 	ble.w	8009988 <_strtod_l+0x580>
 8009c36:	4b4d      	ldr	r3, [pc, #308]	; (8009d6c <_strtod_l+0x964>)
 8009c38:	4650      	mov	r0, sl
 8009c3a:	4659      	mov	r1, fp
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	f7f6 fcdb 	bl	80005f8 <__aeabi_dmul>
 8009c42:	460b      	mov	r3, r1
 8009c44:	4303      	orrs	r3, r0
 8009c46:	bf08      	it	eq
 8009c48:	2322      	moveq	r3, #34	; 0x22
 8009c4a:	4682      	mov	sl, r0
 8009c4c:	468b      	mov	fp, r1
 8009c4e:	bf08      	it	eq
 8009c50:	6023      	streq	r3, [r4, #0]
 8009c52:	e62b      	b.n	80098ac <_strtod_l+0x4a4>
 8009c54:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009c58:	fa02 f303 	lsl.w	r3, r2, r3
 8009c5c:	ea03 0a0a 	and.w	sl, r3, sl
 8009c60:	e6e3      	b.n	8009a2a <_strtod_l+0x622>
 8009c62:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8009c66:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8009c6a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8009c6e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8009c72:	fa01 f308 	lsl.w	r3, r1, r8
 8009c76:	9308      	str	r3, [sp, #32]
 8009c78:	910d      	str	r1, [sp, #52]	; 0x34
 8009c7a:	e746      	b.n	8009b0a <_strtod_l+0x702>
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	9308      	str	r3, [sp, #32]
 8009c80:	2301      	movs	r3, #1
 8009c82:	930d      	str	r3, [sp, #52]	; 0x34
 8009c84:	e741      	b.n	8009b0a <_strtod_l+0x702>
 8009c86:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009c88:	4642      	mov	r2, r8
 8009c8a:	4620      	mov	r0, r4
 8009c8c:	f001 feb0 	bl	800b9f0 <__lshift>
 8009c90:	9018      	str	r0, [sp, #96]	; 0x60
 8009c92:	2800      	cmp	r0, #0
 8009c94:	f47f af6b 	bne.w	8009b6e <_strtod_l+0x766>
 8009c98:	e5fe      	b.n	8009898 <_strtod_l+0x490>
 8009c9a:	465f      	mov	r7, fp
 8009c9c:	d16e      	bne.n	8009d7c <_strtod_l+0x974>
 8009c9e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009ca0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009ca4:	b342      	cbz	r2, 8009cf8 <_strtod_l+0x8f0>
 8009ca6:	4a32      	ldr	r2, [pc, #200]	; (8009d70 <_strtod_l+0x968>)
 8009ca8:	4293      	cmp	r3, r2
 8009caa:	d128      	bne.n	8009cfe <_strtod_l+0x8f6>
 8009cac:	9b04      	ldr	r3, [sp, #16]
 8009cae:	4651      	mov	r1, sl
 8009cb0:	b1eb      	cbz	r3, 8009cee <_strtod_l+0x8e6>
 8009cb2:	4b2d      	ldr	r3, [pc, #180]	; (8009d68 <_strtod_l+0x960>)
 8009cb4:	403b      	ands	r3, r7
 8009cb6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009cba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009cbe:	d819      	bhi.n	8009cf4 <_strtod_l+0x8ec>
 8009cc0:	0d1b      	lsrs	r3, r3, #20
 8009cc2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8009cca:	4299      	cmp	r1, r3
 8009ccc:	d117      	bne.n	8009cfe <_strtod_l+0x8f6>
 8009cce:	4b29      	ldr	r3, [pc, #164]	; (8009d74 <_strtod_l+0x96c>)
 8009cd0:	429f      	cmp	r7, r3
 8009cd2:	d102      	bne.n	8009cda <_strtod_l+0x8d2>
 8009cd4:	3101      	adds	r1, #1
 8009cd6:	f43f addf 	beq.w	8009898 <_strtod_l+0x490>
 8009cda:	4b23      	ldr	r3, [pc, #140]	; (8009d68 <_strtod_l+0x960>)
 8009cdc:	403b      	ands	r3, r7
 8009cde:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8009ce2:	f04f 0a00 	mov.w	sl, #0
 8009ce6:	9b04      	ldr	r3, [sp, #16]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d1a4      	bne.n	8009c36 <_strtod_l+0x82e>
 8009cec:	e5de      	b.n	80098ac <_strtod_l+0x4a4>
 8009cee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009cf2:	e7ea      	b.n	8009cca <_strtod_l+0x8c2>
 8009cf4:	4613      	mov	r3, r2
 8009cf6:	e7e8      	b.n	8009cca <_strtod_l+0x8c2>
 8009cf8:	ea53 030a 	orrs.w	r3, r3, sl
 8009cfc:	d08c      	beq.n	8009c18 <_strtod_l+0x810>
 8009cfe:	9b08      	ldr	r3, [sp, #32]
 8009d00:	b1db      	cbz	r3, 8009d3a <_strtod_l+0x932>
 8009d02:	423b      	tst	r3, r7
 8009d04:	d0ef      	beq.n	8009ce6 <_strtod_l+0x8de>
 8009d06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d08:	9a04      	ldr	r2, [sp, #16]
 8009d0a:	4650      	mov	r0, sl
 8009d0c:	4659      	mov	r1, fp
 8009d0e:	b1c3      	cbz	r3, 8009d42 <_strtod_l+0x93a>
 8009d10:	f7ff fb5e 	bl	80093d0 <sulp>
 8009d14:	4602      	mov	r2, r0
 8009d16:	460b      	mov	r3, r1
 8009d18:	ec51 0b18 	vmov	r0, r1, d8
 8009d1c:	f7f6 fab6 	bl	800028c <__adddf3>
 8009d20:	4682      	mov	sl, r0
 8009d22:	468b      	mov	fp, r1
 8009d24:	e7df      	b.n	8009ce6 <_strtod_l+0x8de>
 8009d26:	4013      	ands	r3, r2
 8009d28:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009d2c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009d30:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009d34:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8009d38:	e7d5      	b.n	8009ce6 <_strtod_l+0x8de>
 8009d3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009d3c:	ea13 0f0a 	tst.w	r3, sl
 8009d40:	e7e0      	b.n	8009d04 <_strtod_l+0x8fc>
 8009d42:	f7ff fb45 	bl	80093d0 <sulp>
 8009d46:	4602      	mov	r2, r0
 8009d48:	460b      	mov	r3, r1
 8009d4a:	ec51 0b18 	vmov	r0, r1, d8
 8009d4e:	f7f6 fa9b 	bl	8000288 <__aeabi_dsub>
 8009d52:	2200      	movs	r2, #0
 8009d54:	2300      	movs	r3, #0
 8009d56:	4682      	mov	sl, r0
 8009d58:	468b      	mov	fp, r1
 8009d5a:	f7f6 feb5 	bl	8000ac8 <__aeabi_dcmpeq>
 8009d5e:	2800      	cmp	r0, #0
 8009d60:	d0c1      	beq.n	8009ce6 <_strtod_l+0x8de>
 8009d62:	e611      	b.n	8009988 <_strtod_l+0x580>
 8009d64:	fffffc02 	.word	0xfffffc02
 8009d68:	7ff00000 	.word	0x7ff00000
 8009d6c:	39500000 	.word	0x39500000
 8009d70:	000fffff 	.word	0x000fffff
 8009d74:	7fefffff 	.word	0x7fefffff
 8009d78:	0800d6f0 	.word	0x0800d6f0
 8009d7c:	4631      	mov	r1, r6
 8009d7e:	4628      	mov	r0, r5
 8009d80:	f002 f824 	bl	800bdcc <__ratio>
 8009d84:	ec59 8b10 	vmov	r8, r9, d0
 8009d88:	ee10 0a10 	vmov	r0, s0
 8009d8c:	2200      	movs	r2, #0
 8009d8e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009d92:	4649      	mov	r1, r9
 8009d94:	f7f6 feac 	bl	8000af0 <__aeabi_dcmple>
 8009d98:	2800      	cmp	r0, #0
 8009d9a:	d07a      	beq.n	8009e92 <_strtod_l+0xa8a>
 8009d9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d04a      	beq.n	8009e38 <_strtod_l+0xa30>
 8009da2:	4b95      	ldr	r3, [pc, #596]	; (8009ff8 <_strtod_l+0xbf0>)
 8009da4:	2200      	movs	r2, #0
 8009da6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009daa:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8009ff8 <_strtod_l+0xbf0>
 8009dae:	f04f 0800 	mov.w	r8, #0
 8009db2:	4b92      	ldr	r3, [pc, #584]	; (8009ffc <_strtod_l+0xbf4>)
 8009db4:	403b      	ands	r3, r7
 8009db6:	930d      	str	r3, [sp, #52]	; 0x34
 8009db8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009dba:	4b91      	ldr	r3, [pc, #580]	; (800a000 <_strtod_l+0xbf8>)
 8009dbc:	429a      	cmp	r2, r3
 8009dbe:	f040 80b0 	bne.w	8009f22 <_strtod_l+0xb1a>
 8009dc2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009dc6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8009dca:	ec4b ab10 	vmov	d0, sl, fp
 8009dce:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009dd2:	f001 ff23 	bl	800bc1c <__ulp>
 8009dd6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009dda:	ec53 2b10 	vmov	r2, r3, d0
 8009dde:	f7f6 fc0b 	bl	80005f8 <__aeabi_dmul>
 8009de2:	4652      	mov	r2, sl
 8009de4:	465b      	mov	r3, fp
 8009de6:	f7f6 fa51 	bl	800028c <__adddf3>
 8009dea:	460b      	mov	r3, r1
 8009dec:	4983      	ldr	r1, [pc, #524]	; (8009ffc <_strtod_l+0xbf4>)
 8009dee:	4a85      	ldr	r2, [pc, #532]	; (800a004 <_strtod_l+0xbfc>)
 8009df0:	4019      	ands	r1, r3
 8009df2:	4291      	cmp	r1, r2
 8009df4:	4682      	mov	sl, r0
 8009df6:	d960      	bls.n	8009eba <_strtod_l+0xab2>
 8009df8:	ee18 3a90 	vmov	r3, s17
 8009dfc:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009e00:	4293      	cmp	r3, r2
 8009e02:	d104      	bne.n	8009e0e <_strtod_l+0xa06>
 8009e04:	ee18 3a10 	vmov	r3, s16
 8009e08:	3301      	adds	r3, #1
 8009e0a:	f43f ad45 	beq.w	8009898 <_strtod_l+0x490>
 8009e0e:	f8df b200 	ldr.w	fp, [pc, #512]	; 800a010 <_strtod_l+0xc08>
 8009e12:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8009e16:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009e18:	4620      	mov	r0, r4
 8009e1a:	f001 fbcd 	bl	800b5b8 <_Bfree>
 8009e1e:	9905      	ldr	r1, [sp, #20]
 8009e20:	4620      	mov	r0, r4
 8009e22:	f001 fbc9 	bl	800b5b8 <_Bfree>
 8009e26:	4631      	mov	r1, r6
 8009e28:	4620      	mov	r0, r4
 8009e2a:	f001 fbc5 	bl	800b5b8 <_Bfree>
 8009e2e:	4629      	mov	r1, r5
 8009e30:	4620      	mov	r0, r4
 8009e32:	f001 fbc1 	bl	800b5b8 <_Bfree>
 8009e36:	e61a      	b.n	8009a6e <_strtod_l+0x666>
 8009e38:	f1ba 0f00 	cmp.w	sl, #0
 8009e3c:	d11b      	bne.n	8009e76 <_strtod_l+0xa6e>
 8009e3e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009e42:	b9f3      	cbnz	r3, 8009e82 <_strtod_l+0xa7a>
 8009e44:	4b6c      	ldr	r3, [pc, #432]	; (8009ff8 <_strtod_l+0xbf0>)
 8009e46:	2200      	movs	r2, #0
 8009e48:	4640      	mov	r0, r8
 8009e4a:	4649      	mov	r1, r9
 8009e4c:	f7f6 fe46 	bl	8000adc <__aeabi_dcmplt>
 8009e50:	b9d0      	cbnz	r0, 8009e88 <_strtod_l+0xa80>
 8009e52:	4640      	mov	r0, r8
 8009e54:	4649      	mov	r1, r9
 8009e56:	4b6c      	ldr	r3, [pc, #432]	; (800a008 <_strtod_l+0xc00>)
 8009e58:	2200      	movs	r2, #0
 8009e5a:	f7f6 fbcd 	bl	80005f8 <__aeabi_dmul>
 8009e5e:	4680      	mov	r8, r0
 8009e60:	4689      	mov	r9, r1
 8009e62:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009e66:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8009e6a:	9315      	str	r3, [sp, #84]	; 0x54
 8009e6c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009e70:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009e74:	e79d      	b.n	8009db2 <_strtod_l+0x9aa>
 8009e76:	f1ba 0f01 	cmp.w	sl, #1
 8009e7a:	d102      	bne.n	8009e82 <_strtod_l+0xa7a>
 8009e7c:	2f00      	cmp	r7, #0
 8009e7e:	f43f ad83 	beq.w	8009988 <_strtod_l+0x580>
 8009e82:	4b62      	ldr	r3, [pc, #392]	; (800a00c <_strtod_l+0xc04>)
 8009e84:	2200      	movs	r2, #0
 8009e86:	e78e      	b.n	8009da6 <_strtod_l+0x99e>
 8009e88:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800a008 <_strtod_l+0xc00>
 8009e8c:	f04f 0800 	mov.w	r8, #0
 8009e90:	e7e7      	b.n	8009e62 <_strtod_l+0xa5a>
 8009e92:	4b5d      	ldr	r3, [pc, #372]	; (800a008 <_strtod_l+0xc00>)
 8009e94:	4640      	mov	r0, r8
 8009e96:	4649      	mov	r1, r9
 8009e98:	2200      	movs	r2, #0
 8009e9a:	f7f6 fbad 	bl	80005f8 <__aeabi_dmul>
 8009e9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ea0:	4680      	mov	r8, r0
 8009ea2:	4689      	mov	r9, r1
 8009ea4:	b933      	cbnz	r3, 8009eb4 <_strtod_l+0xaac>
 8009ea6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009eaa:	900e      	str	r0, [sp, #56]	; 0x38
 8009eac:	930f      	str	r3, [sp, #60]	; 0x3c
 8009eae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8009eb2:	e7dd      	b.n	8009e70 <_strtod_l+0xa68>
 8009eb4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8009eb8:	e7f9      	b.n	8009eae <_strtod_l+0xaa6>
 8009eba:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8009ebe:	9b04      	ldr	r3, [sp, #16]
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d1a8      	bne.n	8009e16 <_strtod_l+0xa0e>
 8009ec4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009ec8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009eca:	0d1b      	lsrs	r3, r3, #20
 8009ecc:	051b      	lsls	r3, r3, #20
 8009ece:	429a      	cmp	r2, r3
 8009ed0:	d1a1      	bne.n	8009e16 <_strtod_l+0xa0e>
 8009ed2:	4640      	mov	r0, r8
 8009ed4:	4649      	mov	r1, r9
 8009ed6:	f7f6 feef 	bl	8000cb8 <__aeabi_d2lz>
 8009eda:	f7f6 fb5f 	bl	800059c <__aeabi_l2d>
 8009ede:	4602      	mov	r2, r0
 8009ee0:	460b      	mov	r3, r1
 8009ee2:	4640      	mov	r0, r8
 8009ee4:	4649      	mov	r1, r9
 8009ee6:	f7f6 f9cf 	bl	8000288 <__aeabi_dsub>
 8009eea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009eec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009ef0:	ea43 030a 	orr.w	r3, r3, sl
 8009ef4:	4313      	orrs	r3, r2
 8009ef6:	4680      	mov	r8, r0
 8009ef8:	4689      	mov	r9, r1
 8009efa:	d055      	beq.n	8009fa8 <_strtod_l+0xba0>
 8009efc:	a336      	add	r3, pc, #216	; (adr r3, 8009fd8 <_strtod_l+0xbd0>)
 8009efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f02:	f7f6 fdeb 	bl	8000adc <__aeabi_dcmplt>
 8009f06:	2800      	cmp	r0, #0
 8009f08:	f47f acd0 	bne.w	80098ac <_strtod_l+0x4a4>
 8009f0c:	a334      	add	r3, pc, #208	; (adr r3, 8009fe0 <_strtod_l+0xbd8>)
 8009f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f12:	4640      	mov	r0, r8
 8009f14:	4649      	mov	r1, r9
 8009f16:	f7f6 fdff 	bl	8000b18 <__aeabi_dcmpgt>
 8009f1a:	2800      	cmp	r0, #0
 8009f1c:	f43f af7b 	beq.w	8009e16 <_strtod_l+0xa0e>
 8009f20:	e4c4      	b.n	80098ac <_strtod_l+0x4a4>
 8009f22:	9b04      	ldr	r3, [sp, #16]
 8009f24:	b333      	cbz	r3, 8009f74 <_strtod_l+0xb6c>
 8009f26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009f28:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009f2c:	d822      	bhi.n	8009f74 <_strtod_l+0xb6c>
 8009f2e:	a32e      	add	r3, pc, #184	; (adr r3, 8009fe8 <_strtod_l+0xbe0>)
 8009f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f34:	4640      	mov	r0, r8
 8009f36:	4649      	mov	r1, r9
 8009f38:	f7f6 fdda 	bl	8000af0 <__aeabi_dcmple>
 8009f3c:	b1a0      	cbz	r0, 8009f68 <_strtod_l+0xb60>
 8009f3e:	4649      	mov	r1, r9
 8009f40:	4640      	mov	r0, r8
 8009f42:	f7f6 fe31 	bl	8000ba8 <__aeabi_d2uiz>
 8009f46:	2801      	cmp	r0, #1
 8009f48:	bf38      	it	cc
 8009f4a:	2001      	movcc	r0, #1
 8009f4c:	f7f6 fada 	bl	8000504 <__aeabi_ui2d>
 8009f50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f52:	4680      	mov	r8, r0
 8009f54:	4689      	mov	r9, r1
 8009f56:	bb23      	cbnz	r3, 8009fa2 <_strtod_l+0xb9a>
 8009f58:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009f5c:	9010      	str	r0, [sp, #64]	; 0x40
 8009f5e:	9311      	str	r3, [sp, #68]	; 0x44
 8009f60:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009f64:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009f68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f6a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009f6c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009f70:	1a9b      	subs	r3, r3, r2
 8009f72:	9309      	str	r3, [sp, #36]	; 0x24
 8009f74:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009f78:	eeb0 0a48 	vmov.f32	s0, s16
 8009f7c:	eef0 0a68 	vmov.f32	s1, s17
 8009f80:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009f84:	f001 fe4a 	bl	800bc1c <__ulp>
 8009f88:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009f8c:	ec53 2b10 	vmov	r2, r3, d0
 8009f90:	f7f6 fb32 	bl	80005f8 <__aeabi_dmul>
 8009f94:	ec53 2b18 	vmov	r2, r3, d8
 8009f98:	f7f6 f978 	bl	800028c <__adddf3>
 8009f9c:	4682      	mov	sl, r0
 8009f9e:	468b      	mov	fp, r1
 8009fa0:	e78d      	b.n	8009ebe <_strtod_l+0xab6>
 8009fa2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8009fa6:	e7db      	b.n	8009f60 <_strtod_l+0xb58>
 8009fa8:	a311      	add	r3, pc, #68	; (adr r3, 8009ff0 <_strtod_l+0xbe8>)
 8009faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fae:	f7f6 fd95 	bl	8000adc <__aeabi_dcmplt>
 8009fb2:	e7b2      	b.n	8009f1a <_strtod_l+0xb12>
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	930a      	str	r3, [sp, #40]	; 0x28
 8009fb8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009fba:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009fbc:	6013      	str	r3, [r2, #0]
 8009fbe:	f7ff ba6b 	b.w	8009498 <_strtod_l+0x90>
 8009fc2:	2a65      	cmp	r2, #101	; 0x65
 8009fc4:	f43f ab5f 	beq.w	8009686 <_strtod_l+0x27e>
 8009fc8:	2a45      	cmp	r2, #69	; 0x45
 8009fca:	f43f ab5c 	beq.w	8009686 <_strtod_l+0x27e>
 8009fce:	2301      	movs	r3, #1
 8009fd0:	f7ff bb94 	b.w	80096fc <_strtod_l+0x2f4>
 8009fd4:	f3af 8000 	nop.w
 8009fd8:	94a03595 	.word	0x94a03595
 8009fdc:	3fdfffff 	.word	0x3fdfffff
 8009fe0:	35afe535 	.word	0x35afe535
 8009fe4:	3fe00000 	.word	0x3fe00000
 8009fe8:	ffc00000 	.word	0xffc00000
 8009fec:	41dfffff 	.word	0x41dfffff
 8009ff0:	94a03595 	.word	0x94a03595
 8009ff4:	3fcfffff 	.word	0x3fcfffff
 8009ff8:	3ff00000 	.word	0x3ff00000
 8009ffc:	7ff00000 	.word	0x7ff00000
 800a000:	7fe00000 	.word	0x7fe00000
 800a004:	7c9fffff 	.word	0x7c9fffff
 800a008:	3fe00000 	.word	0x3fe00000
 800a00c:	bff00000 	.word	0xbff00000
 800a010:	7fefffff 	.word	0x7fefffff

0800a014 <_strtod_r>:
 800a014:	4b01      	ldr	r3, [pc, #4]	; (800a01c <_strtod_r+0x8>)
 800a016:	f7ff b9f7 	b.w	8009408 <_strtod_l>
 800a01a:	bf00      	nop
 800a01c:	2000008c 	.word	0x2000008c

0800a020 <_strtol_l.constprop.0>:
 800a020:	2b01      	cmp	r3, #1
 800a022:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a026:	d001      	beq.n	800a02c <_strtol_l.constprop.0+0xc>
 800a028:	2b24      	cmp	r3, #36	; 0x24
 800a02a:	d906      	bls.n	800a03a <_strtol_l.constprop.0+0x1a>
 800a02c:	f7fe fad6 	bl	80085dc <__errno>
 800a030:	2316      	movs	r3, #22
 800a032:	6003      	str	r3, [r0, #0]
 800a034:	2000      	movs	r0, #0
 800a036:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a03a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800a120 <_strtol_l.constprop.0+0x100>
 800a03e:	460d      	mov	r5, r1
 800a040:	462e      	mov	r6, r5
 800a042:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a046:	f814 700c 	ldrb.w	r7, [r4, ip]
 800a04a:	f017 0708 	ands.w	r7, r7, #8
 800a04e:	d1f7      	bne.n	800a040 <_strtol_l.constprop.0+0x20>
 800a050:	2c2d      	cmp	r4, #45	; 0x2d
 800a052:	d132      	bne.n	800a0ba <_strtol_l.constprop.0+0x9a>
 800a054:	782c      	ldrb	r4, [r5, #0]
 800a056:	2701      	movs	r7, #1
 800a058:	1cb5      	adds	r5, r6, #2
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d05b      	beq.n	800a116 <_strtol_l.constprop.0+0xf6>
 800a05e:	2b10      	cmp	r3, #16
 800a060:	d109      	bne.n	800a076 <_strtol_l.constprop.0+0x56>
 800a062:	2c30      	cmp	r4, #48	; 0x30
 800a064:	d107      	bne.n	800a076 <_strtol_l.constprop.0+0x56>
 800a066:	782c      	ldrb	r4, [r5, #0]
 800a068:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a06c:	2c58      	cmp	r4, #88	; 0x58
 800a06e:	d14d      	bne.n	800a10c <_strtol_l.constprop.0+0xec>
 800a070:	786c      	ldrb	r4, [r5, #1]
 800a072:	2310      	movs	r3, #16
 800a074:	3502      	adds	r5, #2
 800a076:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800a07a:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800a07e:	f04f 0c00 	mov.w	ip, #0
 800a082:	fbb8 f9f3 	udiv	r9, r8, r3
 800a086:	4666      	mov	r6, ip
 800a088:	fb03 8a19 	mls	sl, r3, r9, r8
 800a08c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800a090:	f1be 0f09 	cmp.w	lr, #9
 800a094:	d816      	bhi.n	800a0c4 <_strtol_l.constprop.0+0xa4>
 800a096:	4674      	mov	r4, lr
 800a098:	42a3      	cmp	r3, r4
 800a09a:	dd24      	ble.n	800a0e6 <_strtol_l.constprop.0+0xc6>
 800a09c:	f1bc 0f00 	cmp.w	ip, #0
 800a0a0:	db1e      	blt.n	800a0e0 <_strtol_l.constprop.0+0xc0>
 800a0a2:	45b1      	cmp	r9, r6
 800a0a4:	d31c      	bcc.n	800a0e0 <_strtol_l.constprop.0+0xc0>
 800a0a6:	d101      	bne.n	800a0ac <_strtol_l.constprop.0+0x8c>
 800a0a8:	45a2      	cmp	sl, r4
 800a0aa:	db19      	blt.n	800a0e0 <_strtol_l.constprop.0+0xc0>
 800a0ac:	fb06 4603 	mla	r6, r6, r3, r4
 800a0b0:	f04f 0c01 	mov.w	ip, #1
 800a0b4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a0b8:	e7e8      	b.n	800a08c <_strtol_l.constprop.0+0x6c>
 800a0ba:	2c2b      	cmp	r4, #43	; 0x2b
 800a0bc:	bf04      	itt	eq
 800a0be:	782c      	ldrbeq	r4, [r5, #0]
 800a0c0:	1cb5      	addeq	r5, r6, #2
 800a0c2:	e7ca      	b.n	800a05a <_strtol_l.constprop.0+0x3a>
 800a0c4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800a0c8:	f1be 0f19 	cmp.w	lr, #25
 800a0cc:	d801      	bhi.n	800a0d2 <_strtol_l.constprop.0+0xb2>
 800a0ce:	3c37      	subs	r4, #55	; 0x37
 800a0d0:	e7e2      	b.n	800a098 <_strtol_l.constprop.0+0x78>
 800a0d2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800a0d6:	f1be 0f19 	cmp.w	lr, #25
 800a0da:	d804      	bhi.n	800a0e6 <_strtol_l.constprop.0+0xc6>
 800a0dc:	3c57      	subs	r4, #87	; 0x57
 800a0de:	e7db      	b.n	800a098 <_strtol_l.constprop.0+0x78>
 800a0e0:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800a0e4:	e7e6      	b.n	800a0b4 <_strtol_l.constprop.0+0x94>
 800a0e6:	f1bc 0f00 	cmp.w	ip, #0
 800a0ea:	da05      	bge.n	800a0f8 <_strtol_l.constprop.0+0xd8>
 800a0ec:	2322      	movs	r3, #34	; 0x22
 800a0ee:	6003      	str	r3, [r0, #0]
 800a0f0:	4646      	mov	r6, r8
 800a0f2:	b942      	cbnz	r2, 800a106 <_strtol_l.constprop.0+0xe6>
 800a0f4:	4630      	mov	r0, r6
 800a0f6:	e79e      	b.n	800a036 <_strtol_l.constprop.0+0x16>
 800a0f8:	b107      	cbz	r7, 800a0fc <_strtol_l.constprop.0+0xdc>
 800a0fa:	4276      	negs	r6, r6
 800a0fc:	2a00      	cmp	r2, #0
 800a0fe:	d0f9      	beq.n	800a0f4 <_strtol_l.constprop.0+0xd4>
 800a100:	f1bc 0f00 	cmp.w	ip, #0
 800a104:	d000      	beq.n	800a108 <_strtol_l.constprop.0+0xe8>
 800a106:	1e69      	subs	r1, r5, #1
 800a108:	6011      	str	r1, [r2, #0]
 800a10a:	e7f3      	b.n	800a0f4 <_strtol_l.constprop.0+0xd4>
 800a10c:	2430      	movs	r4, #48	; 0x30
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d1b1      	bne.n	800a076 <_strtol_l.constprop.0+0x56>
 800a112:	2308      	movs	r3, #8
 800a114:	e7af      	b.n	800a076 <_strtol_l.constprop.0+0x56>
 800a116:	2c30      	cmp	r4, #48	; 0x30
 800a118:	d0a5      	beq.n	800a066 <_strtol_l.constprop.0+0x46>
 800a11a:	230a      	movs	r3, #10
 800a11c:	e7ab      	b.n	800a076 <_strtol_l.constprop.0+0x56>
 800a11e:	bf00      	nop
 800a120:	0800d719 	.word	0x0800d719

0800a124 <_strtol_r>:
 800a124:	f7ff bf7c 	b.w	800a020 <_strtol_l.constprop.0>

0800a128 <quorem>:
 800a128:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a12c:	6903      	ldr	r3, [r0, #16]
 800a12e:	690c      	ldr	r4, [r1, #16]
 800a130:	42a3      	cmp	r3, r4
 800a132:	4607      	mov	r7, r0
 800a134:	f2c0 8081 	blt.w	800a23a <quorem+0x112>
 800a138:	3c01      	subs	r4, #1
 800a13a:	f101 0814 	add.w	r8, r1, #20
 800a13e:	f100 0514 	add.w	r5, r0, #20
 800a142:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a146:	9301      	str	r3, [sp, #4]
 800a148:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a14c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a150:	3301      	adds	r3, #1
 800a152:	429a      	cmp	r2, r3
 800a154:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a158:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a15c:	fbb2 f6f3 	udiv	r6, r2, r3
 800a160:	d331      	bcc.n	800a1c6 <quorem+0x9e>
 800a162:	f04f 0e00 	mov.w	lr, #0
 800a166:	4640      	mov	r0, r8
 800a168:	46ac      	mov	ip, r5
 800a16a:	46f2      	mov	sl, lr
 800a16c:	f850 2b04 	ldr.w	r2, [r0], #4
 800a170:	b293      	uxth	r3, r2
 800a172:	fb06 e303 	mla	r3, r6, r3, lr
 800a176:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a17a:	b29b      	uxth	r3, r3
 800a17c:	ebaa 0303 	sub.w	r3, sl, r3
 800a180:	f8dc a000 	ldr.w	sl, [ip]
 800a184:	0c12      	lsrs	r2, r2, #16
 800a186:	fa13 f38a 	uxtah	r3, r3, sl
 800a18a:	fb06 e202 	mla	r2, r6, r2, lr
 800a18e:	9300      	str	r3, [sp, #0]
 800a190:	9b00      	ldr	r3, [sp, #0]
 800a192:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a196:	b292      	uxth	r2, r2
 800a198:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a19c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a1a0:	f8bd 3000 	ldrh.w	r3, [sp]
 800a1a4:	4581      	cmp	r9, r0
 800a1a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a1aa:	f84c 3b04 	str.w	r3, [ip], #4
 800a1ae:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a1b2:	d2db      	bcs.n	800a16c <quorem+0x44>
 800a1b4:	f855 300b 	ldr.w	r3, [r5, fp]
 800a1b8:	b92b      	cbnz	r3, 800a1c6 <quorem+0x9e>
 800a1ba:	9b01      	ldr	r3, [sp, #4]
 800a1bc:	3b04      	subs	r3, #4
 800a1be:	429d      	cmp	r5, r3
 800a1c0:	461a      	mov	r2, r3
 800a1c2:	d32e      	bcc.n	800a222 <quorem+0xfa>
 800a1c4:	613c      	str	r4, [r7, #16]
 800a1c6:	4638      	mov	r0, r7
 800a1c8:	f001 fc82 	bl	800bad0 <__mcmp>
 800a1cc:	2800      	cmp	r0, #0
 800a1ce:	db24      	blt.n	800a21a <quorem+0xf2>
 800a1d0:	3601      	adds	r6, #1
 800a1d2:	4628      	mov	r0, r5
 800a1d4:	f04f 0c00 	mov.w	ip, #0
 800a1d8:	f858 2b04 	ldr.w	r2, [r8], #4
 800a1dc:	f8d0 e000 	ldr.w	lr, [r0]
 800a1e0:	b293      	uxth	r3, r2
 800a1e2:	ebac 0303 	sub.w	r3, ip, r3
 800a1e6:	0c12      	lsrs	r2, r2, #16
 800a1e8:	fa13 f38e 	uxtah	r3, r3, lr
 800a1ec:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a1f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a1f4:	b29b      	uxth	r3, r3
 800a1f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a1fa:	45c1      	cmp	r9, r8
 800a1fc:	f840 3b04 	str.w	r3, [r0], #4
 800a200:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a204:	d2e8      	bcs.n	800a1d8 <quorem+0xb0>
 800a206:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a20a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a20e:	b922      	cbnz	r2, 800a21a <quorem+0xf2>
 800a210:	3b04      	subs	r3, #4
 800a212:	429d      	cmp	r5, r3
 800a214:	461a      	mov	r2, r3
 800a216:	d30a      	bcc.n	800a22e <quorem+0x106>
 800a218:	613c      	str	r4, [r7, #16]
 800a21a:	4630      	mov	r0, r6
 800a21c:	b003      	add	sp, #12
 800a21e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a222:	6812      	ldr	r2, [r2, #0]
 800a224:	3b04      	subs	r3, #4
 800a226:	2a00      	cmp	r2, #0
 800a228:	d1cc      	bne.n	800a1c4 <quorem+0x9c>
 800a22a:	3c01      	subs	r4, #1
 800a22c:	e7c7      	b.n	800a1be <quorem+0x96>
 800a22e:	6812      	ldr	r2, [r2, #0]
 800a230:	3b04      	subs	r3, #4
 800a232:	2a00      	cmp	r2, #0
 800a234:	d1f0      	bne.n	800a218 <quorem+0xf0>
 800a236:	3c01      	subs	r4, #1
 800a238:	e7eb      	b.n	800a212 <quorem+0xea>
 800a23a:	2000      	movs	r0, #0
 800a23c:	e7ee      	b.n	800a21c <quorem+0xf4>
	...

0800a240 <_dtoa_r>:
 800a240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a244:	ed2d 8b04 	vpush	{d8-d9}
 800a248:	ec57 6b10 	vmov	r6, r7, d0
 800a24c:	b093      	sub	sp, #76	; 0x4c
 800a24e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a250:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a254:	9106      	str	r1, [sp, #24]
 800a256:	ee10 aa10 	vmov	sl, s0
 800a25a:	4604      	mov	r4, r0
 800a25c:	9209      	str	r2, [sp, #36]	; 0x24
 800a25e:	930c      	str	r3, [sp, #48]	; 0x30
 800a260:	46bb      	mov	fp, r7
 800a262:	b975      	cbnz	r5, 800a282 <_dtoa_r+0x42>
 800a264:	2010      	movs	r0, #16
 800a266:	f001 f94d 	bl	800b504 <malloc>
 800a26a:	4602      	mov	r2, r0
 800a26c:	6260      	str	r0, [r4, #36]	; 0x24
 800a26e:	b920      	cbnz	r0, 800a27a <_dtoa_r+0x3a>
 800a270:	4ba7      	ldr	r3, [pc, #668]	; (800a510 <_dtoa_r+0x2d0>)
 800a272:	21ea      	movs	r1, #234	; 0xea
 800a274:	48a7      	ldr	r0, [pc, #668]	; (800a514 <_dtoa_r+0x2d4>)
 800a276:	f002 f8ad 	bl	800c3d4 <__assert_func>
 800a27a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a27e:	6005      	str	r5, [r0, #0]
 800a280:	60c5      	str	r5, [r0, #12]
 800a282:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a284:	6819      	ldr	r1, [r3, #0]
 800a286:	b151      	cbz	r1, 800a29e <_dtoa_r+0x5e>
 800a288:	685a      	ldr	r2, [r3, #4]
 800a28a:	604a      	str	r2, [r1, #4]
 800a28c:	2301      	movs	r3, #1
 800a28e:	4093      	lsls	r3, r2
 800a290:	608b      	str	r3, [r1, #8]
 800a292:	4620      	mov	r0, r4
 800a294:	f001 f990 	bl	800b5b8 <_Bfree>
 800a298:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a29a:	2200      	movs	r2, #0
 800a29c:	601a      	str	r2, [r3, #0]
 800a29e:	1e3b      	subs	r3, r7, #0
 800a2a0:	bfaa      	itet	ge
 800a2a2:	2300      	movge	r3, #0
 800a2a4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a2a8:	f8c8 3000 	strge.w	r3, [r8]
 800a2ac:	4b9a      	ldr	r3, [pc, #616]	; (800a518 <_dtoa_r+0x2d8>)
 800a2ae:	bfbc      	itt	lt
 800a2b0:	2201      	movlt	r2, #1
 800a2b2:	f8c8 2000 	strlt.w	r2, [r8]
 800a2b6:	ea33 030b 	bics.w	r3, r3, fp
 800a2ba:	d11b      	bne.n	800a2f4 <_dtoa_r+0xb4>
 800a2bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a2be:	f242 730f 	movw	r3, #9999	; 0x270f
 800a2c2:	6013      	str	r3, [r2, #0]
 800a2c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a2c8:	4333      	orrs	r3, r6
 800a2ca:	f000 8592 	beq.w	800adf2 <_dtoa_r+0xbb2>
 800a2ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a2d0:	b963      	cbnz	r3, 800a2ec <_dtoa_r+0xac>
 800a2d2:	4b92      	ldr	r3, [pc, #584]	; (800a51c <_dtoa_r+0x2dc>)
 800a2d4:	e022      	b.n	800a31c <_dtoa_r+0xdc>
 800a2d6:	4b92      	ldr	r3, [pc, #584]	; (800a520 <_dtoa_r+0x2e0>)
 800a2d8:	9301      	str	r3, [sp, #4]
 800a2da:	3308      	adds	r3, #8
 800a2dc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a2de:	6013      	str	r3, [r2, #0]
 800a2e0:	9801      	ldr	r0, [sp, #4]
 800a2e2:	b013      	add	sp, #76	; 0x4c
 800a2e4:	ecbd 8b04 	vpop	{d8-d9}
 800a2e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2ec:	4b8b      	ldr	r3, [pc, #556]	; (800a51c <_dtoa_r+0x2dc>)
 800a2ee:	9301      	str	r3, [sp, #4]
 800a2f0:	3303      	adds	r3, #3
 800a2f2:	e7f3      	b.n	800a2dc <_dtoa_r+0x9c>
 800a2f4:	2200      	movs	r2, #0
 800a2f6:	2300      	movs	r3, #0
 800a2f8:	4650      	mov	r0, sl
 800a2fa:	4659      	mov	r1, fp
 800a2fc:	f7f6 fbe4 	bl	8000ac8 <__aeabi_dcmpeq>
 800a300:	ec4b ab19 	vmov	d9, sl, fp
 800a304:	4680      	mov	r8, r0
 800a306:	b158      	cbz	r0, 800a320 <_dtoa_r+0xe0>
 800a308:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a30a:	2301      	movs	r3, #1
 800a30c:	6013      	str	r3, [r2, #0]
 800a30e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a310:	2b00      	cmp	r3, #0
 800a312:	f000 856b 	beq.w	800adec <_dtoa_r+0xbac>
 800a316:	4883      	ldr	r0, [pc, #524]	; (800a524 <_dtoa_r+0x2e4>)
 800a318:	6018      	str	r0, [r3, #0]
 800a31a:	1e43      	subs	r3, r0, #1
 800a31c:	9301      	str	r3, [sp, #4]
 800a31e:	e7df      	b.n	800a2e0 <_dtoa_r+0xa0>
 800a320:	ec4b ab10 	vmov	d0, sl, fp
 800a324:	aa10      	add	r2, sp, #64	; 0x40
 800a326:	a911      	add	r1, sp, #68	; 0x44
 800a328:	4620      	mov	r0, r4
 800a32a:	f001 fcf3 	bl	800bd14 <__d2b>
 800a32e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a332:	ee08 0a10 	vmov	s16, r0
 800a336:	2d00      	cmp	r5, #0
 800a338:	f000 8084 	beq.w	800a444 <_dtoa_r+0x204>
 800a33c:	ee19 3a90 	vmov	r3, s19
 800a340:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a344:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a348:	4656      	mov	r6, sl
 800a34a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a34e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a352:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a356:	4b74      	ldr	r3, [pc, #464]	; (800a528 <_dtoa_r+0x2e8>)
 800a358:	2200      	movs	r2, #0
 800a35a:	4630      	mov	r0, r6
 800a35c:	4639      	mov	r1, r7
 800a35e:	f7f5 ff93 	bl	8000288 <__aeabi_dsub>
 800a362:	a365      	add	r3, pc, #404	; (adr r3, 800a4f8 <_dtoa_r+0x2b8>)
 800a364:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a368:	f7f6 f946 	bl	80005f8 <__aeabi_dmul>
 800a36c:	a364      	add	r3, pc, #400	; (adr r3, 800a500 <_dtoa_r+0x2c0>)
 800a36e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a372:	f7f5 ff8b 	bl	800028c <__adddf3>
 800a376:	4606      	mov	r6, r0
 800a378:	4628      	mov	r0, r5
 800a37a:	460f      	mov	r7, r1
 800a37c:	f7f6 f8d2 	bl	8000524 <__aeabi_i2d>
 800a380:	a361      	add	r3, pc, #388	; (adr r3, 800a508 <_dtoa_r+0x2c8>)
 800a382:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a386:	f7f6 f937 	bl	80005f8 <__aeabi_dmul>
 800a38a:	4602      	mov	r2, r0
 800a38c:	460b      	mov	r3, r1
 800a38e:	4630      	mov	r0, r6
 800a390:	4639      	mov	r1, r7
 800a392:	f7f5 ff7b 	bl	800028c <__adddf3>
 800a396:	4606      	mov	r6, r0
 800a398:	460f      	mov	r7, r1
 800a39a:	f7f6 fbdd 	bl	8000b58 <__aeabi_d2iz>
 800a39e:	2200      	movs	r2, #0
 800a3a0:	9000      	str	r0, [sp, #0]
 800a3a2:	2300      	movs	r3, #0
 800a3a4:	4630      	mov	r0, r6
 800a3a6:	4639      	mov	r1, r7
 800a3a8:	f7f6 fb98 	bl	8000adc <__aeabi_dcmplt>
 800a3ac:	b150      	cbz	r0, 800a3c4 <_dtoa_r+0x184>
 800a3ae:	9800      	ldr	r0, [sp, #0]
 800a3b0:	f7f6 f8b8 	bl	8000524 <__aeabi_i2d>
 800a3b4:	4632      	mov	r2, r6
 800a3b6:	463b      	mov	r3, r7
 800a3b8:	f7f6 fb86 	bl	8000ac8 <__aeabi_dcmpeq>
 800a3bc:	b910      	cbnz	r0, 800a3c4 <_dtoa_r+0x184>
 800a3be:	9b00      	ldr	r3, [sp, #0]
 800a3c0:	3b01      	subs	r3, #1
 800a3c2:	9300      	str	r3, [sp, #0]
 800a3c4:	9b00      	ldr	r3, [sp, #0]
 800a3c6:	2b16      	cmp	r3, #22
 800a3c8:	d85a      	bhi.n	800a480 <_dtoa_r+0x240>
 800a3ca:	9a00      	ldr	r2, [sp, #0]
 800a3cc:	4b57      	ldr	r3, [pc, #348]	; (800a52c <_dtoa_r+0x2ec>)
 800a3ce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a3d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3d6:	ec51 0b19 	vmov	r0, r1, d9
 800a3da:	f7f6 fb7f 	bl	8000adc <__aeabi_dcmplt>
 800a3de:	2800      	cmp	r0, #0
 800a3e0:	d050      	beq.n	800a484 <_dtoa_r+0x244>
 800a3e2:	9b00      	ldr	r3, [sp, #0]
 800a3e4:	3b01      	subs	r3, #1
 800a3e6:	9300      	str	r3, [sp, #0]
 800a3e8:	2300      	movs	r3, #0
 800a3ea:	930b      	str	r3, [sp, #44]	; 0x2c
 800a3ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a3ee:	1b5d      	subs	r5, r3, r5
 800a3f0:	1e6b      	subs	r3, r5, #1
 800a3f2:	9305      	str	r3, [sp, #20]
 800a3f4:	bf45      	ittet	mi
 800a3f6:	f1c5 0301 	rsbmi	r3, r5, #1
 800a3fa:	9304      	strmi	r3, [sp, #16]
 800a3fc:	2300      	movpl	r3, #0
 800a3fe:	2300      	movmi	r3, #0
 800a400:	bf4c      	ite	mi
 800a402:	9305      	strmi	r3, [sp, #20]
 800a404:	9304      	strpl	r3, [sp, #16]
 800a406:	9b00      	ldr	r3, [sp, #0]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	db3d      	blt.n	800a488 <_dtoa_r+0x248>
 800a40c:	9b05      	ldr	r3, [sp, #20]
 800a40e:	9a00      	ldr	r2, [sp, #0]
 800a410:	920a      	str	r2, [sp, #40]	; 0x28
 800a412:	4413      	add	r3, r2
 800a414:	9305      	str	r3, [sp, #20]
 800a416:	2300      	movs	r3, #0
 800a418:	9307      	str	r3, [sp, #28]
 800a41a:	9b06      	ldr	r3, [sp, #24]
 800a41c:	2b09      	cmp	r3, #9
 800a41e:	f200 8089 	bhi.w	800a534 <_dtoa_r+0x2f4>
 800a422:	2b05      	cmp	r3, #5
 800a424:	bfc4      	itt	gt
 800a426:	3b04      	subgt	r3, #4
 800a428:	9306      	strgt	r3, [sp, #24]
 800a42a:	9b06      	ldr	r3, [sp, #24]
 800a42c:	f1a3 0302 	sub.w	r3, r3, #2
 800a430:	bfcc      	ite	gt
 800a432:	2500      	movgt	r5, #0
 800a434:	2501      	movle	r5, #1
 800a436:	2b03      	cmp	r3, #3
 800a438:	f200 8087 	bhi.w	800a54a <_dtoa_r+0x30a>
 800a43c:	e8df f003 	tbb	[pc, r3]
 800a440:	59383a2d 	.word	0x59383a2d
 800a444:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a448:	441d      	add	r5, r3
 800a44a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a44e:	2b20      	cmp	r3, #32
 800a450:	bfc1      	itttt	gt
 800a452:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a456:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a45a:	fa0b f303 	lslgt.w	r3, fp, r3
 800a45e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a462:	bfda      	itte	le
 800a464:	f1c3 0320 	rsble	r3, r3, #32
 800a468:	fa06 f003 	lslle.w	r0, r6, r3
 800a46c:	4318      	orrgt	r0, r3
 800a46e:	f7f6 f849 	bl	8000504 <__aeabi_ui2d>
 800a472:	2301      	movs	r3, #1
 800a474:	4606      	mov	r6, r0
 800a476:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a47a:	3d01      	subs	r5, #1
 800a47c:	930e      	str	r3, [sp, #56]	; 0x38
 800a47e:	e76a      	b.n	800a356 <_dtoa_r+0x116>
 800a480:	2301      	movs	r3, #1
 800a482:	e7b2      	b.n	800a3ea <_dtoa_r+0x1aa>
 800a484:	900b      	str	r0, [sp, #44]	; 0x2c
 800a486:	e7b1      	b.n	800a3ec <_dtoa_r+0x1ac>
 800a488:	9b04      	ldr	r3, [sp, #16]
 800a48a:	9a00      	ldr	r2, [sp, #0]
 800a48c:	1a9b      	subs	r3, r3, r2
 800a48e:	9304      	str	r3, [sp, #16]
 800a490:	4253      	negs	r3, r2
 800a492:	9307      	str	r3, [sp, #28]
 800a494:	2300      	movs	r3, #0
 800a496:	930a      	str	r3, [sp, #40]	; 0x28
 800a498:	e7bf      	b.n	800a41a <_dtoa_r+0x1da>
 800a49a:	2300      	movs	r3, #0
 800a49c:	9308      	str	r3, [sp, #32]
 800a49e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	dc55      	bgt.n	800a550 <_dtoa_r+0x310>
 800a4a4:	2301      	movs	r3, #1
 800a4a6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a4aa:	461a      	mov	r2, r3
 800a4ac:	9209      	str	r2, [sp, #36]	; 0x24
 800a4ae:	e00c      	b.n	800a4ca <_dtoa_r+0x28a>
 800a4b0:	2301      	movs	r3, #1
 800a4b2:	e7f3      	b.n	800a49c <_dtoa_r+0x25c>
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a4b8:	9308      	str	r3, [sp, #32]
 800a4ba:	9b00      	ldr	r3, [sp, #0]
 800a4bc:	4413      	add	r3, r2
 800a4be:	9302      	str	r3, [sp, #8]
 800a4c0:	3301      	adds	r3, #1
 800a4c2:	2b01      	cmp	r3, #1
 800a4c4:	9303      	str	r3, [sp, #12]
 800a4c6:	bfb8      	it	lt
 800a4c8:	2301      	movlt	r3, #1
 800a4ca:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a4cc:	2200      	movs	r2, #0
 800a4ce:	6042      	str	r2, [r0, #4]
 800a4d0:	2204      	movs	r2, #4
 800a4d2:	f102 0614 	add.w	r6, r2, #20
 800a4d6:	429e      	cmp	r6, r3
 800a4d8:	6841      	ldr	r1, [r0, #4]
 800a4da:	d93d      	bls.n	800a558 <_dtoa_r+0x318>
 800a4dc:	4620      	mov	r0, r4
 800a4de:	f001 f82b 	bl	800b538 <_Balloc>
 800a4e2:	9001      	str	r0, [sp, #4]
 800a4e4:	2800      	cmp	r0, #0
 800a4e6:	d13b      	bne.n	800a560 <_dtoa_r+0x320>
 800a4e8:	4b11      	ldr	r3, [pc, #68]	; (800a530 <_dtoa_r+0x2f0>)
 800a4ea:	4602      	mov	r2, r0
 800a4ec:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a4f0:	e6c0      	b.n	800a274 <_dtoa_r+0x34>
 800a4f2:	2301      	movs	r3, #1
 800a4f4:	e7df      	b.n	800a4b6 <_dtoa_r+0x276>
 800a4f6:	bf00      	nop
 800a4f8:	636f4361 	.word	0x636f4361
 800a4fc:	3fd287a7 	.word	0x3fd287a7
 800a500:	8b60c8b3 	.word	0x8b60c8b3
 800a504:	3fc68a28 	.word	0x3fc68a28
 800a508:	509f79fb 	.word	0x509f79fb
 800a50c:	3fd34413 	.word	0x3fd34413
 800a510:	0800d826 	.word	0x0800d826
 800a514:	0800d83d 	.word	0x0800d83d
 800a518:	7ff00000 	.word	0x7ff00000
 800a51c:	0800d822 	.word	0x0800d822
 800a520:	0800d819 	.word	0x0800d819
 800a524:	0800d699 	.word	0x0800d699
 800a528:	3ff80000 	.word	0x3ff80000
 800a52c:	0800d9a8 	.word	0x0800d9a8
 800a530:	0800d898 	.word	0x0800d898
 800a534:	2501      	movs	r5, #1
 800a536:	2300      	movs	r3, #0
 800a538:	9306      	str	r3, [sp, #24]
 800a53a:	9508      	str	r5, [sp, #32]
 800a53c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a540:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a544:	2200      	movs	r2, #0
 800a546:	2312      	movs	r3, #18
 800a548:	e7b0      	b.n	800a4ac <_dtoa_r+0x26c>
 800a54a:	2301      	movs	r3, #1
 800a54c:	9308      	str	r3, [sp, #32]
 800a54e:	e7f5      	b.n	800a53c <_dtoa_r+0x2fc>
 800a550:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a552:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a556:	e7b8      	b.n	800a4ca <_dtoa_r+0x28a>
 800a558:	3101      	adds	r1, #1
 800a55a:	6041      	str	r1, [r0, #4]
 800a55c:	0052      	lsls	r2, r2, #1
 800a55e:	e7b8      	b.n	800a4d2 <_dtoa_r+0x292>
 800a560:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a562:	9a01      	ldr	r2, [sp, #4]
 800a564:	601a      	str	r2, [r3, #0]
 800a566:	9b03      	ldr	r3, [sp, #12]
 800a568:	2b0e      	cmp	r3, #14
 800a56a:	f200 809d 	bhi.w	800a6a8 <_dtoa_r+0x468>
 800a56e:	2d00      	cmp	r5, #0
 800a570:	f000 809a 	beq.w	800a6a8 <_dtoa_r+0x468>
 800a574:	9b00      	ldr	r3, [sp, #0]
 800a576:	2b00      	cmp	r3, #0
 800a578:	dd32      	ble.n	800a5e0 <_dtoa_r+0x3a0>
 800a57a:	4ab7      	ldr	r2, [pc, #732]	; (800a858 <_dtoa_r+0x618>)
 800a57c:	f003 030f 	and.w	r3, r3, #15
 800a580:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a584:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a588:	9b00      	ldr	r3, [sp, #0]
 800a58a:	05d8      	lsls	r0, r3, #23
 800a58c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a590:	d516      	bpl.n	800a5c0 <_dtoa_r+0x380>
 800a592:	4bb2      	ldr	r3, [pc, #712]	; (800a85c <_dtoa_r+0x61c>)
 800a594:	ec51 0b19 	vmov	r0, r1, d9
 800a598:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a59c:	f7f6 f956 	bl	800084c <__aeabi_ddiv>
 800a5a0:	f007 070f 	and.w	r7, r7, #15
 800a5a4:	4682      	mov	sl, r0
 800a5a6:	468b      	mov	fp, r1
 800a5a8:	2503      	movs	r5, #3
 800a5aa:	4eac      	ldr	r6, [pc, #688]	; (800a85c <_dtoa_r+0x61c>)
 800a5ac:	b957      	cbnz	r7, 800a5c4 <_dtoa_r+0x384>
 800a5ae:	4642      	mov	r2, r8
 800a5b0:	464b      	mov	r3, r9
 800a5b2:	4650      	mov	r0, sl
 800a5b4:	4659      	mov	r1, fp
 800a5b6:	f7f6 f949 	bl	800084c <__aeabi_ddiv>
 800a5ba:	4682      	mov	sl, r0
 800a5bc:	468b      	mov	fp, r1
 800a5be:	e028      	b.n	800a612 <_dtoa_r+0x3d2>
 800a5c0:	2502      	movs	r5, #2
 800a5c2:	e7f2      	b.n	800a5aa <_dtoa_r+0x36a>
 800a5c4:	07f9      	lsls	r1, r7, #31
 800a5c6:	d508      	bpl.n	800a5da <_dtoa_r+0x39a>
 800a5c8:	4640      	mov	r0, r8
 800a5ca:	4649      	mov	r1, r9
 800a5cc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a5d0:	f7f6 f812 	bl	80005f8 <__aeabi_dmul>
 800a5d4:	3501      	adds	r5, #1
 800a5d6:	4680      	mov	r8, r0
 800a5d8:	4689      	mov	r9, r1
 800a5da:	107f      	asrs	r7, r7, #1
 800a5dc:	3608      	adds	r6, #8
 800a5de:	e7e5      	b.n	800a5ac <_dtoa_r+0x36c>
 800a5e0:	f000 809b 	beq.w	800a71a <_dtoa_r+0x4da>
 800a5e4:	9b00      	ldr	r3, [sp, #0]
 800a5e6:	4f9d      	ldr	r7, [pc, #628]	; (800a85c <_dtoa_r+0x61c>)
 800a5e8:	425e      	negs	r6, r3
 800a5ea:	4b9b      	ldr	r3, [pc, #620]	; (800a858 <_dtoa_r+0x618>)
 800a5ec:	f006 020f 	and.w	r2, r6, #15
 800a5f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a5f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5f8:	ec51 0b19 	vmov	r0, r1, d9
 800a5fc:	f7f5 fffc 	bl	80005f8 <__aeabi_dmul>
 800a600:	1136      	asrs	r6, r6, #4
 800a602:	4682      	mov	sl, r0
 800a604:	468b      	mov	fp, r1
 800a606:	2300      	movs	r3, #0
 800a608:	2502      	movs	r5, #2
 800a60a:	2e00      	cmp	r6, #0
 800a60c:	d17a      	bne.n	800a704 <_dtoa_r+0x4c4>
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d1d3      	bne.n	800a5ba <_dtoa_r+0x37a>
 800a612:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a614:	2b00      	cmp	r3, #0
 800a616:	f000 8082 	beq.w	800a71e <_dtoa_r+0x4de>
 800a61a:	4b91      	ldr	r3, [pc, #580]	; (800a860 <_dtoa_r+0x620>)
 800a61c:	2200      	movs	r2, #0
 800a61e:	4650      	mov	r0, sl
 800a620:	4659      	mov	r1, fp
 800a622:	f7f6 fa5b 	bl	8000adc <__aeabi_dcmplt>
 800a626:	2800      	cmp	r0, #0
 800a628:	d079      	beq.n	800a71e <_dtoa_r+0x4de>
 800a62a:	9b03      	ldr	r3, [sp, #12]
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d076      	beq.n	800a71e <_dtoa_r+0x4de>
 800a630:	9b02      	ldr	r3, [sp, #8]
 800a632:	2b00      	cmp	r3, #0
 800a634:	dd36      	ble.n	800a6a4 <_dtoa_r+0x464>
 800a636:	9b00      	ldr	r3, [sp, #0]
 800a638:	4650      	mov	r0, sl
 800a63a:	4659      	mov	r1, fp
 800a63c:	1e5f      	subs	r7, r3, #1
 800a63e:	2200      	movs	r2, #0
 800a640:	4b88      	ldr	r3, [pc, #544]	; (800a864 <_dtoa_r+0x624>)
 800a642:	f7f5 ffd9 	bl	80005f8 <__aeabi_dmul>
 800a646:	9e02      	ldr	r6, [sp, #8]
 800a648:	4682      	mov	sl, r0
 800a64a:	468b      	mov	fp, r1
 800a64c:	3501      	adds	r5, #1
 800a64e:	4628      	mov	r0, r5
 800a650:	f7f5 ff68 	bl	8000524 <__aeabi_i2d>
 800a654:	4652      	mov	r2, sl
 800a656:	465b      	mov	r3, fp
 800a658:	f7f5 ffce 	bl	80005f8 <__aeabi_dmul>
 800a65c:	4b82      	ldr	r3, [pc, #520]	; (800a868 <_dtoa_r+0x628>)
 800a65e:	2200      	movs	r2, #0
 800a660:	f7f5 fe14 	bl	800028c <__adddf3>
 800a664:	46d0      	mov	r8, sl
 800a666:	46d9      	mov	r9, fp
 800a668:	4682      	mov	sl, r0
 800a66a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a66e:	2e00      	cmp	r6, #0
 800a670:	d158      	bne.n	800a724 <_dtoa_r+0x4e4>
 800a672:	4b7e      	ldr	r3, [pc, #504]	; (800a86c <_dtoa_r+0x62c>)
 800a674:	2200      	movs	r2, #0
 800a676:	4640      	mov	r0, r8
 800a678:	4649      	mov	r1, r9
 800a67a:	f7f5 fe05 	bl	8000288 <__aeabi_dsub>
 800a67e:	4652      	mov	r2, sl
 800a680:	465b      	mov	r3, fp
 800a682:	4680      	mov	r8, r0
 800a684:	4689      	mov	r9, r1
 800a686:	f7f6 fa47 	bl	8000b18 <__aeabi_dcmpgt>
 800a68a:	2800      	cmp	r0, #0
 800a68c:	f040 8295 	bne.w	800abba <_dtoa_r+0x97a>
 800a690:	4652      	mov	r2, sl
 800a692:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a696:	4640      	mov	r0, r8
 800a698:	4649      	mov	r1, r9
 800a69a:	f7f6 fa1f 	bl	8000adc <__aeabi_dcmplt>
 800a69e:	2800      	cmp	r0, #0
 800a6a0:	f040 8289 	bne.w	800abb6 <_dtoa_r+0x976>
 800a6a4:	ec5b ab19 	vmov	sl, fp, d9
 800a6a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	f2c0 8148 	blt.w	800a940 <_dtoa_r+0x700>
 800a6b0:	9a00      	ldr	r2, [sp, #0]
 800a6b2:	2a0e      	cmp	r2, #14
 800a6b4:	f300 8144 	bgt.w	800a940 <_dtoa_r+0x700>
 800a6b8:	4b67      	ldr	r3, [pc, #412]	; (800a858 <_dtoa_r+0x618>)
 800a6ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a6be:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a6c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	f280 80d5 	bge.w	800a874 <_dtoa_r+0x634>
 800a6ca:	9b03      	ldr	r3, [sp, #12]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	f300 80d1 	bgt.w	800a874 <_dtoa_r+0x634>
 800a6d2:	f040 826f 	bne.w	800abb4 <_dtoa_r+0x974>
 800a6d6:	4b65      	ldr	r3, [pc, #404]	; (800a86c <_dtoa_r+0x62c>)
 800a6d8:	2200      	movs	r2, #0
 800a6da:	4640      	mov	r0, r8
 800a6dc:	4649      	mov	r1, r9
 800a6de:	f7f5 ff8b 	bl	80005f8 <__aeabi_dmul>
 800a6e2:	4652      	mov	r2, sl
 800a6e4:	465b      	mov	r3, fp
 800a6e6:	f7f6 fa0d 	bl	8000b04 <__aeabi_dcmpge>
 800a6ea:	9e03      	ldr	r6, [sp, #12]
 800a6ec:	4637      	mov	r7, r6
 800a6ee:	2800      	cmp	r0, #0
 800a6f0:	f040 8245 	bne.w	800ab7e <_dtoa_r+0x93e>
 800a6f4:	9d01      	ldr	r5, [sp, #4]
 800a6f6:	2331      	movs	r3, #49	; 0x31
 800a6f8:	f805 3b01 	strb.w	r3, [r5], #1
 800a6fc:	9b00      	ldr	r3, [sp, #0]
 800a6fe:	3301      	adds	r3, #1
 800a700:	9300      	str	r3, [sp, #0]
 800a702:	e240      	b.n	800ab86 <_dtoa_r+0x946>
 800a704:	07f2      	lsls	r2, r6, #31
 800a706:	d505      	bpl.n	800a714 <_dtoa_r+0x4d4>
 800a708:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a70c:	f7f5 ff74 	bl	80005f8 <__aeabi_dmul>
 800a710:	3501      	adds	r5, #1
 800a712:	2301      	movs	r3, #1
 800a714:	1076      	asrs	r6, r6, #1
 800a716:	3708      	adds	r7, #8
 800a718:	e777      	b.n	800a60a <_dtoa_r+0x3ca>
 800a71a:	2502      	movs	r5, #2
 800a71c:	e779      	b.n	800a612 <_dtoa_r+0x3d2>
 800a71e:	9f00      	ldr	r7, [sp, #0]
 800a720:	9e03      	ldr	r6, [sp, #12]
 800a722:	e794      	b.n	800a64e <_dtoa_r+0x40e>
 800a724:	9901      	ldr	r1, [sp, #4]
 800a726:	4b4c      	ldr	r3, [pc, #304]	; (800a858 <_dtoa_r+0x618>)
 800a728:	4431      	add	r1, r6
 800a72a:	910d      	str	r1, [sp, #52]	; 0x34
 800a72c:	9908      	ldr	r1, [sp, #32]
 800a72e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a732:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a736:	2900      	cmp	r1, #0
 800a738:	d043      	beq.n	800a7c2 <_dtoa_r+0x582>
 800a73a:	494d      	ldr	r1, [pc, #308]	; (800a870 <_dtoa_r+0x630>)
 800a73c:	2000      	movs	r0, #0
 800a73e:	f7f6 f885 	bl	800084c <__aeabi_ddiv>
 800a742:	4652      	mov	r2, sl
 800a744:	465b      	mov	r3, fp
 800a746:	f7f5 fd9f 	bl	8000288 <__aeabi_dsub>
 800a74a:	9d01      	ldr	r5, [sp, #4]
 800a74c:	4682      	mov	sl, r0
 800a74e:	468b      	mov	fp, r1
 800a750:	4649      	mov	r1, r9
 800a752:	4640      	mov	r0, r8
 800a754:	f7f6 fa00 	bl	8000b58 <__aeabi_d2iz>
 800a758:	4606      	mov	r6, r0
 800a75a:	f7f5 fee3 	bl	8000524 <__aeabi_i2d>
 800a75e:	4602      	mov	r2, r0
 800a760:	460b      	mov	r3, r1
 800a762:	4640      	mov	r0, r8
 800a764:	4649      	mov	r1, r9
 800a766:	f7f5 fd8f 	bl	8000288 <__aeabi_dsub>
 800a76a:	3630      	adds	r6, #48	; 0x30
 800a76c:	f805 6b01 	strb.w	r6, [r5], #1
 800a770:	4652      	mov	r2, sl
 800a772:	465b      	mov	r3, fp
 800a774:	4680      	mov	r8, r0
 800a776:	4689      	mov	r9, r1
 800a778:	f7f6 f9b0 	bl	8000adc <__aeabi_dcmplt>
 800a77c:	2800      	cmp	r0, #0
 800a77e:	d163      	bne.n	800a848 <_dtoa_r+0x608>
 800a780:	4642      	mov	r2, r8
 800a782:	464b      	mov	r3, r9
 800a784:	4936      	ldr	r1, [pc, #216]	; (800a860 <_dtoa_r+0x620>)
 800a786:	2000      	movs	r0, #0
 800a788:	f7f5 fd7e 	bl	8000288 <__aeabi_dsub>
 800a78c:	4652      	mov	r2, sl
 800a78e:	465b      	mov	r3, fp
 800a790:	f7f6 f9a4 	bl	8000adc <__aeabi_dcmplt>
 800a794:	2800      	cmp	r0, #0
 800a796:	f040 80b5 	bne.w	800a904 <_dtoa_r+0x6c4>
 800a79a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a79c:	429d      	cmp	r5, r3
 800a79e:	d081      	beq.n	800a6a4 <_dtoa_r+0x464>
 800a7a0:	4b30      	ldr	r3, [pc, #192]	; (800a864 <_dtoa_r+0x624>)
 800a7a2:	2200      	movs	r2, #0
 800a7a4:	4650      	mov	r0, sl
 800a7a6:	4659      	mov	r1, fp
 800a7a8:	f7f5 ff26 	bl	80005f8 <__aeabi_dmul>
 800a7ac:	4b2d      	ldr	r3, [pc, #180]	; (800a864 <_dtoa_r+0x624>)
 800a7ae:	4682      	mov	sl, r0
 800a7b0:	468b      	mov	fp, r1
 800a7b2:	4640      	mov	r0, r8
 800a7b4:	4649      	mov	r1, r9
 800a7b6:	2200      	movs	r2, #0
 800a7b8:	f7f5 ff1e 	bl	80005f8 <__aeabi_dmul>
 800a7bc:	4680      	mov	r8, r0
 800a7be:	4689      	mov	r9, r1
 800a7c0:	e7c6      	b.n	800a750 <_dtoa_r+0x510>
 800a7c2:	4650      	mov	r0, sl
 800a7c4:	4659      	mov	r1, fp
 800a7c6:	f7f5 ff17 	bl	80005f8 <__aeabi_dmul>
 800a7ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a7cc:	9d01      	ldr	r5, [sp, #4]
 800a7ce:	930f      	str	r3, [sp, #60]	; 0x3c
 800a7d0:	4682      	mov	sl, r0
 800a7d2:	468b      	mov	fp, r1
 800a7d4:	4649      	mov	r1, r9
 800a7d6:	4640      	mov	r0, r8
 800a7d8:	f7f6 f9be 	bl	8000b58 <__aeabi_d2iz>
 800a7dc:	4606      	mov	r6, r0
 800a7de:	f7f5 fea1 	bl	8000524 <__aeabi_i2d>
 800a7e2:	3630      	adds	r6, #48	; 0x30
 800a7e4:	4602      	mov	r2, r0
 800a7e6:	460b      	mov	r3, r1
 800a7e8:	4640      	mov	r0, r8
 800a7ea:	4649      	mov	r1, r9
 800a7ec:	f7f5 fd4c 	bl	8000288 <__aeabi_dsub>
 800a7f0:	f805 6b01 	strb.w	r6, [r5], #1
 800a7f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a7f6:	429d      	cmp	r5, r3
 800a7f8:	4680      	mov	r8, r0
 800a7fa:	4689      	mov	r9, r1
 800a7fc:	f04f 0200 	mov.w	r2, #0
 800a800:	d124      	bne.n	800a84c <_dtoa_r+0x60c>
 800a802:	4b1b      	ldr	r3, [pc, #108]	; (800a870 <_dtoa_r+0x630>)
 800a804:	4650      	mov	r0, sl
 800a806:	4659      	mov	r1, fp
 800a808:	f7f5 fd40 	bl	800028c <__adddf3>
 800a80c:	4602      	mov	r2, r0
 800a80e:	460b      	mov	r3, r1
 800a810:	4640      	mov	r0, r8
 800a812:	4649      	mov	r1, r9
 800a814:	f7f6 f980 	bl	8000b18 <__aeabi_dcmpgt>
 800a818:	2800      	cmp	r0, #0
 800a81a:	d173      	bne.n	800a904 <_dtoa_r+0x6c4>
 800a81c:	4652      	mov	r2, sl
 800a81e:	465b      	mov	r3, fp
 800a820:	4913      	ldr	r1, [pc, #76]	; (800a870 <_dtoa_r+0x630>)
 800a822:	2000      	movs	r0, #0
 800a824:	f7f5 fd30 	bl	8000288 <__aeabi_dsub>
 800a828:	4602      	mov	r2, r0
 800a82a:	460b      	mov	r3, r1
 800a82c:	4640      	mov	r0, r8
 800a82e:	4649      	mov	r1, r9
 800a830:	f7f6 f954 	bl	8000adc <__aeabi_dcmplt>
 800a834:	2800      	cmp	r0, #0
 800a836:	f43f af35 	beq.w	800a6a4 <_dtoa_r+0x464>
 800a83a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a83c:	1e6b      	subs	r3, r5, #1
 800a83e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a840:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a844:	2b30      	cmp	r3, #48	; 0x30
 800a846:	d0f8      	beq.n	800a83a <_dtoa_r+0x5fa>
 800a848:	9700      	str	r7, [sp, #0]
 800a84a:	e049      	b.n	800a8e0 <_dtoa_r+0x6a0>
 800a84c:	4b05      	ldr	r3, [pc, #20]	; (800a864 <_dtoa_r+0x624>)
 800a84e:	f7f5 fed3 	bl	80005f8 <__aeabi_dmul>
 800a852:	4680      	mov	r8, r0
 800a854:	4689      	mov	r9, r1
 800a856:	e7bd      	b.n	800a7d4 <_dtoa_r+0x594>
 800a858:	0800d9a8 	.word	0x0800d9a8
 800a85c:	0800d980 	.word	0x0800d980
 800a860:	3ff00000 	.word	0x3ff00000
 800a864:	40240000 	.word	0x40240000
 800a868:	401c0000 	.word	0x401c0000
 800a86c:	40140000 	.word	0x40140000
 800a870:	3fe00000 	.word	0x3fe00000
 800a874:	9d01      	ldr	r5, [sp, #4]
 800a876:	4656      	mov	r6, sl
 800a878:	465f      	mov	r7, fp
 800a87a:	4642      	mov	r2, r8
 800a87c:	464b      	mov	r3, r9
 800a87e:	4630      	mov	r0, r6
 800a880:	4639      	mov	r1, r7
 800a882:	f7f5 ffe3 	bl	800084c <__aeabi_ddiv>
 800a886:	f7f6 f967 	bl	8000b58 <__aeabi_d2iz>
 800a88a:	4682      	mov	sl, r0
 800a88c:	f7f5 fe4a 	bl	8000524 <__aeabi_i2d>
 800a890:	4642      	mov	r2, r8
 800a892:	464b      	mov	r3, r9
 800a894:	f7f5 feb0 	bl	80005f8 <__aeabi_dmul>
 800a898:	4602      	mov	r2, r0
 800a89a:	460b      	mov	r3, r1
 800a89c:	4630      	mov	r0, r6
 800a89e:	4639      	mov	r1, r7
 800a8a0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800a8a4:	f7f5 fcf0 	bl	8000288 <__aeabi_dsub>
 800a8a8:	f805 6b01 	strb.w	r6, [r5], #1
 800a8ac:	9e01      	ldr	r6, [sp, #4]
 800a8ae:	9f03      	ldr	r7, [sp, #12]
 800a8b0:	1bae      	subs	r6, r5, r6
 800a8b2:	42b7      	cmp	r7, r6
 800a8b4:	4602      	mov	r2, r0
 800a8b6:	460b      	mov	r3, r1
 800a8b8:	d135      	bne.n	800a926 <_dtoa_r+0x6e6>
 800a8ba:	f7f5 fce7 	bl	800028c <__adddf3>
 800a8be:	4642      	mov	r2, r8
 800a8c0:	464b      	mov	r3, r9
 800a8c2:	4606      	mov	r6, r0
 800a8c4:	460f      	mov	r7, r1
 800a8c6:	f7f6 f927 	bl	8000b18 <__aeabi_dcmpgt>
 800a8ca:	b9d0      	cbnz	r0, 800a902 <_dtoa_r+0x6c2>
 800a8cc:	4642      	mov	r2, r8
 800a8ce:	464b      	mov	r3, r9
 800a8d0:	4630      	mov	r0, r6
 800a8d2:	4639      	mov	r1, r7
 800a8d4:	f7f6 f8f8 	bl	8000ac8 <__aeabi_dcmpeq>
 800a8d8:	b110      	cbz	r0, 800a8e0 <_dtoa_r+0x6a0>
 800a8da:	f01a 0f01 	tst.w	sl, #1
 800a8de:	d110      	bne.n	800a902 <_dtoa_r+0x6c2>
 800a8e0:	4620      	mov	r0, r4
 800a8e2:	ee18 1a10 	vmov	r1, s16
 800a8e6:	f000 fe67 	bl	800b5b8 <_Bfree>
 800a8ea:	2300      	movs	r3, #0
 800a8ec:	9800      	ldr	r0, [sp, #0]
 800a8ee:	702b      	strb	r3, [r5, #0]
 800a8f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a8f2:	3001      	adds	r0, #1
 800a8f4:	6018      	str	r0, [r3, #0]
 800a8f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	f43f acf1 	beq.w	800a2e0 <_dtoa_r+0xa0>
 800a8fe:	601d      	str	r5, [r3, #0]
 800a900:	e4ee      	b.n	800a2e0 <_dtoa_r+0xa0>
 800a902:	9f00      	ldr	r7, [sp, #0]
 800a904:	462b      	mov	r3, r5
 800a906:	461d      	mov	r5, r3
 800a908:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a90c:	2a39      	cmp	r2, #57	; 0x39
 800a90e:	d106      	bne.n	800a91e <_dtoa_r+0x6de>
 800a910:	9a01      	ldr	r2, [sp, #4]
 800a912:	429a      	cmp	r2, r3
 800a914:	d1f7      	bne.n	800a906 <_dtoa_r+0x6c6>
 800a916:	9901      	ldr	r1, [sp, #4]
 800a918:	2230      	movs	r2, #48	; 0x30
 800a91a:	3701      	adds	r7, #1
 800a91c:	700a      	strb	r2, [r1, #0]
 800a91e:	781a      	ldrb	r2, [r3, #0]
 800a920:	3201      	adds	r2, #1
 800a922:	701a      	strb	r2, [r3, #0]
 800a924:	e790      	b.n	800a848 <_dtoa_r+0x608>
 800a926:	4ba6      	ldr	r3, [pc, #664]	; (800abc0 <_dtoa_r+0x980>)
 800a928:	2200      	movs	r2, #0
 800a92a:	f7f5 fe65 	bl	80005f8 <__aeabi_dmul>
 800a92e:	2200      	movs	r2, #0
 800a930:	2300      	movs	r3, #0
 800a932:	4606      	mov	r6, r0
 800a934:	460f      	mov	r7, r1
 800a936:	f7f6 f8c7 	bl	8000ac8 <__aeabi_dcmpeq>
 800a93a:	2800      	cmp	r0, #0
 800a93c:	d09d      	beq.n	800a87a <_dtoa_r+0x63a>
 800a93e:	e7cf      	b.n	800a8e0 <_dtoa_r+0x6a0>
 800a940:	9a08      	ldr	r2, [sp, #32]
 800a942:	2a00      	cmp	r2, #0
 800a944:	f000 80d7 	beq.w	800aaf6 <_dtoa_r+0x8b6>
 800a948:	9a06      	ldr	r2, [sp, #24]
 800a94a:	2a01      	cmp	r2, #1
 800a94c:	f300 80ba 	bgt.w	800aac4 <_dtoa_r+0x884>
 800a950:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a952:	2a00      	cmp	r2, #0
 800a954:	f000 80b2 	beq.w	800aabc <_dtoa_r+0x87c>
 800a958:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a95c:	9e07      	ldr	r6, [sp, #28]
 800a95e:	9d04      	ldr	r5, [sp, #16]
 800a960:	9a04      	ldr	r2, [sp, #16]
 800a962:	441a      	add	r2, r3
 800a964:	9204      	str	r2, [sp, #16]
 800a966:	9a05      	ldr	r2, [sp, #20]
 800a968:	2101      	movs	r1, #1
 800a96a:	441a      	add	r2, r3
 800a96c:	4620      	mov	r0, r4
 800a96e:	9205      	str	r2, [sp, #20]
 800a970:	f000 ff24 	bl	800b7bc <__i2b>
 800a974:	4607      	mov	r7, r0
 800a976:	2d00      	cmp	r5, #0
 800a978:	dd0c      	ble.n	800a994 <_dtoa_r+0x754>
 800a97a:	9b05      	ldr	r3, [sp, #20]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	dd09      	ble.n	800a994 <_dtoa_r+0x754>
 800a980:	42ab      	cmp	r3, r5
 800a982:	9a04      	ldr	r2, [sp, #16]
 800a984:	bfa8      	it	ge
 800a986:	462b      	movge	r3, r5
 800a988:	1ad2      	subs	r2, r2, r3
 800a98a:	9204      	str	r2, [sp, #16]
 800a98c:	9a05      	ldr	r2, [sp, #20]
 800a98e:	1aed      	subs	r5, r5, r3
 800a990:	1ad3      	subs	r3, r2, r3
 800a992:	9305      	str	r3, [sp, #20]
 800a994:	9b07      	ldr	r3, [sp, #28]
 800a996:	b31b      	cbz	r3, 800a9e0 <_dtoa_r+0x7a0>
 800a998:	9b08      	ldr	r3, [sp, #32]
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	f000 80af 	beq.w	800aafe <_dtoa_r+0x8be>
 800a9a0:	2e00      	cmp	r6, #0
 800a9a2:	dd13      	ble.n	800a9cc <_dtoa_r+0x78c>
 800a9a4:	4639      	mov	r1, r7
 800a9a6:	4632      	mov	r2, r6
 800a9a8:	4620      	mov	r0, r4
 800a9aa:	f000 ffc7 	bl	800b93c <__pow5mult>
 800a9ae:	ee18 2a10 	vmov	r2, s16
 800a9b2:	4601      	mov	r1, r0
 800a9b4:	4607      	mov	r7, r0
 800a9b6:	4620      	mov	r0, r4
 800a9b8:	f000 ff16 	bl	800b7e8 <__multiply>
 800a9bc:	ee18 1a10 	vmov	r1, s16
 800a9c0:	4680      	mov	r8, r0
 800a9c2:	4620      	mov	r0, r4
 800a9c4:	f000 fdf8 	bl	800b5b8 <_Bfree>
 800a9c8:	ee08 8a10 	vmov	s16, r8
 800a9cc:	9b07      	ldr	r3, [sp, #28]
 800a9ce:	1b9a      	subs	r2, r3, r6
 800a9d0:	d006      	beq.n	800a9e0 <_dtoa_r+0x7a0>
 800a9d2:	ee18 1a10 	vmov	r1, s16
 800a9d6:	4620      	mov	r0, r4
 800a9d8:	f000 ffb0 	bl	800b93c <__pow5mult>
 800a9dc:	ee08 0a10 	vmov	s16, r0
 800a9e0:	2101      	movs	r1, #1
 800a9e2:	4620      	mov	r0, r4
 800a9e4:	f000 feea 	bl	800b7bc <__i2b>
 800a9e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	4606      	mov	r6, r0
 800a9ee:	f340 8088 	ble.w	800ab02 <_dtoa_r+0x8c2>
 800a9f2:	461a      	mov	r2, r3
 800a9f4:	4601      	mov	r1, r0
 800a9f6:	4620      	mov	r0, r4
 800a9f8:	f000 ffa0 	bl	800b93c <__pow5mult>
 800a9fc:	9b06      	ldr	r3, [sp, #24]
 800a9fe:	2b01      	cmp	r3, #1
 800aa00:	4606      	mov	r6, r0
 800aa02:	f340 8081 	ble.w	800ab08 <_dtoa_r+0x8c8>
 800aa06:	f04f 0800 	mov.w	r8, #0
 800aa0a:	6933      	ldr	r3, [r6, #16]
 800aa0c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800aa10:	6918      	ldr	r0, [r3, #16]
 800aa12:	f000 fe83 	bl	800b71c <__hi0bits>
 800aa16:	f1c0 0020 	rsb	r0, r0, #32
 800aa1a:	9b05      	ldr	r3, [sp, #20]
 800aa1c:	4418      	add	r0, r3
 800aa1e:	f010 001f 	ands.w	r0, r0, #31
 800aa22:	f000 8092 	beq.w	800ab4a <_dtoa_r+0x90a>
 800aa26:	f1c0 0320 	rsb	r3, r0, #32
 800aa2a:	2b04      	cmp	r3, #4
 800aa2c:	f340 808a 	ble.w	800ab44 <_dtoa_r+0x904>
 800aa30:	f1c0 001c 	rsb	r0, r0, #28
 800aa34:	9b04      	ldr	r3, [sp, #16]
 800aa36:	4403      	add	r3, r0
 800aa38:	9304      	str	r3, [sp, #16]
 800aa3a:	9b05      	ldr	r3, [sp, #20]
 800aa3c:	4403      	add	r3, r0
 800aa3e:	4405      	add	r5, r0
 800aa40:	9305      	str	r3, [sp, #20]
 800aa42:	9b04      	ldr	r3, [sp, #16]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	dd07      	ble.n	800aa58 <_dtoa_r+0x818>
 800aa48:	ee18 1a10 	vmov	r1, s16
 800aa4c:	461a      	mov	r2, r3
 800aa4e:	4620      	mov	r0, r4
 800aa50:	f000 ffce 	bl	800b9f0 <__lshift>
 800aa54:	ee08 0a10 	vmov	s16, r0
 800aa58:	9b05      	ldr	r3, [sp, #20]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	dd05      	ble.n	800aa6a <_dtoa_r+0x82a>
 800aa5e:	4631      	mov	r1, r6
 800aa60:	461a      	mov	r2, r3
 800aa62:	4620      	mov	r0, r4
 800aa64:	f000 ffc4 	bl	800b9f0 <__lshift>
 800aa68:	4606      	mov	r6, r0
 800aa6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d06e      	beq.n	800ab4e <_dtoa_r+0x90e>
 800aa70:	ee18 0a10 	vmov	r0, s16
 800aa74:	4631      	mov	r1, r6
 800aa76:	f001 f82b 	bl	800bad0 <__mcmp>
 800aa7a:	2800      	cmp	r0, #0
 800aa7c:	da67      	bge.n	800ab4e <_dtoa_r+0x90e>
 800aa7e:	9b00      	ldr	r3, [sp, #0]
 800aa80:	3b01      	subs	r3, #1
 800aa82:	ee18 1a10 	vmov	r1, s16
 800aa86:	9300      	str	r3, [sp, #0]
 800aa88:	220a      	movs	r2, #10
 800aa8a:	2300      	movs	r3, #0
 800aa8c:	4620      	mov	r0, r4
 800aa8e:	f000 fdb5 	bl	800b5fc <__multadd>
 800aa92:	9b08      	ldr	r3, [sp, #32]
 800aa94:	ee08 0a10 	vmov	s16, r0
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	f000 81b1 	beq.w	800ae00 <_dtoa_r+0xbc0>
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	4639      	mov	r1, r7
 800aaa2:	220a      	movs	r2, #10
 800aaa4:	4620      	mov	r0, r4
 800aaa6:	f000 fda9 	bl	800b5fc <__multadd>
 800aaaa:	9b02      	ldr	r3, [sp, #8]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	4607      	mov	r7, r0
 800aab0:	f300 808e 	bgt.w	800abd0 <_dtoa_r+0x990>
 800aab4:	9b06      	ldr	r3, [sp, #24]
 800aab6:	2b02      	cmp	r3, #2
 800aab8:	dc51      	bgt.n	800ab5e <_dtoa_r+0x91e>
 800aaba:	e089      	b.n	800abd0 <_dtoa_r+0x990>
 800aabc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aabe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800aac2:	e74b      	b.n	800a95c <_dtoa_r+0x71c>
 800aac4:	9b03      	ldr	r3, [sp, #12]
 800aac6:	1e5e      	subs	r6, r3, #1
 800aac8:	9b07      	ldr	r3, [sp, #28]
 800aaca:	42b3      	cmp	r3, r6
 800aacc:	bfbf      	itttt	lt
 800aace:	9b07      	ldrlt	r3, [sp, #28]
 800aad0:	9607      	strlt	r6, [sp, #28]
 800aad2:	1af2      	sublt	r2, r6, r3
 800aad4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800aad6:	bfb6      	itet	lt
 800aad8:	189b      	addlt	r3, r3, r2
 800aada:	1b9e      	subge	r6, r3, r6
 800aadc:	930a      	strlt	r3, [sp, #40]	; 0x28
 800aade:	9b03      	ldr	r3, [sp, #12]
 800aae0:	bfb8      	it	lt
 800aae2:	2600      	movlt	r6, #0
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	bfb7      	itett	lt
 800aae8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800aaec:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800aaf0:	1a9d      	sublt	r5, r3, r2
 800aaf2:	2300      	movlt	r3, #0
 800aaf4:	e734      	b.n	800a960 <_dtoa_r+0x720>
 800aaf6:	9e07      	ldr	r6, [sp, #28]
 800aaf8:	9d04      	ldr	r5, [sp, #16]
 800aafa:	9f08      	ldr	r7, [sp, #32]
 800aafc:	e73b      	b.n	800a976 <_dtoa_r+0x736>
 800aafe:	9a07      	ldr	r2, [sp, #28]
 800ab00:	e767      	b.n	800a9d2 <_dtoa_r+0x792>
 800ab02:	9b06      	ldr	r3, [sp, #24]
 800ab04:	2b01      	cmp	r3, #1
 800ab06:	dc18      	bgt.n	800ab3a <_dtoa_r+0x8fa>
 800ab08:	f1ba 0f00 	cmp.w	sl, #0
 800ab0c:	d115      	bne.n	800ab3a <_dtoa_r+0x8fa>
 800ab0e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ab12:	b993      	cbnz	r3, 800ab3a <_dtoa_r+0x8fa>
 800ab14:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ab18:	0d1b      	lsrs	r3, r3, #20
 800ab1a:	051b      	lsls	r3, r3, #20
 800ab1c:	b183      	cbz	r3, 800ab40 <_dtoa_r+0x900>
 800ab1e:	9b04      	ldr	r3, [sp, #16]
 800ab20:	3301      	adds	r3, #1
 800ab22:	9304      	str	r3, [sp, #16]
 800ab24:	9b05      	ldr	r3, [sp, #20]
 800ab26:	3301      	adds	r3, #1
 800ab28:	9305      	str	r3, [sp, #20]
 800ab2a:	f04f 0801 	mov.w	r8, #1
 800ab2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	f47f af6a 	bne.w	800aa0a <_dtoa_r+0x7ca>
 800ab36:	2001      	movs	r0, #1
 800ab38:	e76f      	b.n	800aa1a <_dtoa_r+0x7da>
 800ab3a:	f04f 0800 	mov.w	r8, #0
 800ab3e:	e7f6      	b.n	800ab2e <_dtoa_r+0x8ee>
 800ab40:	4698      	mov	r8, r3
 800ab42:	e7f4      	b.n	800ab2e <_dtoa_r+0x8ee>
 800ab44:	f43f af7d 	beq.w	800aa42 <_dtoa_r+0x802>
 800ab48:	4618      	mov	r0, r3
 800ab4a:	301c      	adds	r0, #28
 800ab4c:	e772      	b.n	800aa34 <_dtoa_r+0x7f4>
 800ab4e:	9b03      	ldr	r3, [sp, #12]
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	dc37      	bgt.n	800abc4 <_dtoa_r+0x984>
 800ab54:	9b06      	ldr	r3, [sp, #24]
 800ab56:	2b02      	cmp	r3, #2
 800ab58:	dd34      	ble.n	800abc4 <_dtoa_r+0x984>
 800ab5a:	9b03      	ldr	r3, [sp, #12]
 800ab5c:	9302      	str	r3, [sp, #8]
 800ab5e:	9b02      	ldr	r3, [sp, #8]
 800ab60:	b96b      	cbnz	r3, 800ab7e <_dtoa_r+0x93e>
 800ab62:	4631      	mov	r1, r6
 800ab64:	2205      	movs	r2, #5
 800ab66:	4620      	mov	r0, r4
 800ab68:	f000 fd48 	bl	800b5fc <__multadd>
 800ab6c:	4601      	mov	r1, r0
 800ab6e:	4606      	mov	r6, r0
 800ab70:	ee18 0a10 	vmov	r0, s16
 800ab74:	f000 ffac 	bl	800bad0 <__mcmp>
 800ab78:	2800      	cmp	r0, #0
 800ab7a:	f73f adbb 	bgt.w	800a6f4 <_dtoa_r+0x4b4>
 800ab7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab80:	9d01      	ldr	r5, [sp, #4]
 800ab82:	43db      	mvns	r3, r3
 800ab84:	9300      	str	r3, [sp, #0]
 800ab86:	f04f 0800 	mov.w	r8, #0
 800ab8a:	4631      	mov	r1, r6
 800ab8c:	4620      	mov	r0, r4
 800ab8e:	f000 fd13 	bl	800b5b8 <_Bfree>
 800ab92:	2f00      	cmp	r7, #0
 800ab94:	f43f aea4 	beq.w	800a8e0 <_dtoa_r+0x6a0>
 800ab98:	f1b8 0f00 	cmp.w	r8, #0
 800ab9c:	d005      	beq.n	800abaa <_dtoa_r+0x96a>
 800ab9e:	45b8      	cmp	r8, r7
 800aba0:	d003      	beq.n	800abaa <_dtoa_r+0x96a>
 800aba2:	4641      	mov	r1, r8
 800aba4:	4620      	mov	r0, r4
 800aba6:	f000 fd07 	bl	800b5b8 <_Bfree>
 800abaa:	4639      	mov	r1, r7
 800abac:	4620      	mov	r0, r4
 800abae:	f000 fd03 	bl	800b5b8 <_Bfree>
 800abb2:	e695      	b.n	800a8e0 <_dtoa_r+0x6a0>
 800abb4:	2600      	movs	r6, #0
 800abb6:	4637      	mov	r7, r6
 800abb8:	e7e1      	b.n	800ab7e <_dtoa_r+0x93e>
 800abba:	9700      	str	r7, [sp, #0]
 800abbc:	4637      	mov	r7, r6
 800abbe:	e599      	b.n	800a6f4 <_dtoa_r+0x4b4>
 800abc0:	40240000 	.word	0x40240000
 800abc4:	9b08      	ldr	r3, [sp, #32]
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	f000 80ca 	beq.w	800ad60 <_dtoa_r+0xb20>
 800abcc:	9b03      	ldr	r3, [sp, #12]
 800abce:	9302      	str	r3, [sp, #8]
 800abd0:	2d00      	cmp	r5, #0
 800abd2:	dd05      	ble.n	800abe0 <_dtoa_r+0x9a0>
 800abd4:	4639      	mov	r1, r7
 800abd6:	462a      	mov	r2, r5
 800abd8:	4620      	mov	r0, r4
 800abda:	f000 ff09 	bl	800b9f0 <__lshift>
 800abde:	4607      	mov	r7, r0
 800abe0:	f1b8 0f00 	cmp.w	r8, #0
 800abe4:	d05b      	beq.n	800ac9e <_dtoa_r+0xa5e>
 800abe6:	6879      	ldr	r1, [r7, #4]
 800abe8:	4620      	mov	r0, r4
 800abea:	f000 fca5 	bl	800b538 <_Balloc>
 800abee:	4605      	mov	r5, r0
 800abf0:	b928      	cbnz	r0, 800abfe <_dtoa_r+0x9be>
 800abf2:	4b87      	ldr	r3, [pc, #540]	; (800ae10 <_dtoa_r+0xbd0>)
 800abf4:	4602      	mov	r2, r0
 800abf6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800abfa:	f7ff bb3b 	b.w	800a274 <_dtoa_r+0x34>
 800abfe:	693a      	ldr	r2, [r7, #16]
 800ac00:	3202      	adds	r2, #2
 800ac02:	0092      	lsls	r2, r2, #2
 800ac04:	f107 010c 	add.w	r1, r7, #12
 800ac08:	300c      	adds	r0, #12
 800ac0a:	f7fd fd11 	bl	8008630 <memcpy>
 800ac0e:	2201      	movs	r2, #1
 800ac10:	4629      	mov	r1, r5
 800ac12:	4620      	mov	r0, r4
 800ac14:	f000 feec 	bl	800b9f0 <__lshift>
 800ac18:	9b01      	ldr	r3, [sp, #4]
 800ac1a:	f103 0901 	add.w	r9, r3, #1
 800ac1e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800ac22:	4413      	add	r3, r2
 800ac24:	9305      	str	r3, [sp, #20]
 800ac26:	f00a 0301 	and.w	r3, sl, #1
 800ac2a:	46b8      	mov	r8, r7
 800ac2c:	9304      	str	r3, [sp, #16]
 800ac2e:	4607      	mov	r7, r0
 800ac30:	4631      	mov	r1, r6
 800ac32:	ee18 0a10 	vmov	r0, s16
 800ac36:	f7ff fa77 	bl	800a128 <quorem>
 800ac3a:	4641      	mov	r1, r8
 800ac3c:	9002      	str	r0, [sp, #8]
 800ac3e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ac42:	ee18 0a10 	vmov	r0, s16
 800ac46:	f000 ff43 	bl	800bad0 <__mcmp>
 800ac4a:	463a      	mov	r2, r7
 800ac4c:	9003      	str	r0, [sp, #12]
 800ac4e:	4631      	mov	r1, r6
 800ac50:	4620      	mov	r0, r4
 800ac52:	f000 ff59 	bl	800bb08 <__mdiff>
 800ac56:	68c2      	ldr	r2, [r0, #12]
 800ac58:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800ac5c:	4605      	mov	r5, r0
 800ac5e:	bb02      	cbnz	r2, 800aca2 <_dtoa_r+0xa62>
 800ac60:	4601      	mov	r1, r0
 800ac62:	ee18 0a10 	vmov	r0, s16
 800ac66:	f000 ff33 	bl	800bad0 <__mcmp>
 800ac6a:	4602      	mov	r2, r0
 800ac6c:	4629      	mov	r1, r5
 800ac6e:	4620      	mov	r0, r4
 800ac70:	9207      	str	r2, [sp, #28]
 800ac72:	f000 fca1 	bl	800b5b8 <_Bfree>
 800ac76:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800ac7a:	ea43 0102 	orr.w	r1, r3, r2
 800ac7e:	9b04      	ldr	r3, [sp, #16]
 800ac80:	430b      	orrs	r3, r1
 800ac82:	464d      	mov	r5, r9
 800ac84:	d10f      	bne.n	800aca6 <_dtoa_r+0xa66>
 800ac86:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ac8a:	d02a      	beq.n	800ace2 <_dtoa_r+0xaa2>
 800ac8c:	9b03      	ldr	r3, [sp, #12]
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	dd02      	ble.n	800ac98 <_dtoa_r+0xa58>
 800ac92:	9b02      	ldr	r3, [sp, #8]
 800ac94:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800ac98:	f88b a000 	strb.w	sl, [fp]
 800ac9c:	e775      	b.n	800ab8a <_dtoa_r+0x94a>
 800ac9e:	4638      	mov	r0, r7
 800aca0:	e7ba      	b.n	800ac18 <_dtoa_r+0x9d8>
 800aca2:	2201      	movs	r2, #1
 800aca4:	e7e2      	b.n	800ac6c <_dtoa_r+0xa2c>
 800aca6:	9b03      	ldr	r3, [sp, #12]
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	db04      	blt.n	800acb6 <_dtoa_r+0xa76>
 800acac:	9906      	ldr	r1, [sp, #24]
 800acae:	430b      	orrs	r3, r1
 800acb0:	9904      	ldr	r1, [sp, #16]
 800acb2:	430b      	orrs	r3, r1
 800acb4:	d122      	bne.n	800acfc <_dtoa_r+0xabc>
 800acb6:	2a00      	cmp	r2, #0
 800acb8:	ddee      	ble.n	800ac98 <_dtoa_r+0xa58>
 800acba:	ee18 1a10 	vmov	r1, s16
 800acbe:	2201      	movs	r2, #1
 800acc0:	4620      	mov	r0, r4
 800acc2:	f000 fe95 	bl	800b9f0 <__lshift>
 800acc6:	4631      	mov	r1, r6
 800acc8:	ee08 0a10 	vmov	s16, r0
 800accc:	f000 ff00 	bl	800bad0 <__mcmp>
 800acd0:	2800      	cmp	r0, #0
 800acd2:	dc03      	bgt.n	800acdc <_dtoa_r+0xa9c>
 800acd4:	d1e0      	bne.n	800ac98 <_dtoa_r+0xa58>
 800acd6:	f01a 0f01 	tst.w	sl, #1
 800acda:	d0dd      	beq.n	800ac98 <_dtoa_r+0xa58>
 800acdc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ace0:	d1d7      	bne.n	800ac92 <_dtoa_r+0xa52>
 800ace2:	2339      	movs	r3, #57	; 0x39
 800ace4:	f88b 3000 	strb.w	r3, [fp]
 800ace8:	462b      	mov	r3, r5
 800acea:	461d      	mov	r5, r3
 800acec:	3b01      	subs	r3, #1
 800acee:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800acf2:	2a39      	cmp	r2, #57	; 0x39
 800acf4:	d071      	beq.n	800adda <_dtoa_r+0xb9a>
 800acf6:	3201      	adds	r2, #1
 800acf8:	701a      	strb	r2, [r3, #0]
 800acfa:	e746      	b.n	800ab8a <_dtoa_r+0x94a>
 800acfc:	2a00      	cmp	r2, #0
 800acfe:	dd07      	ble.n	800ad10 <_dtoa_r+0xad0>
 800ad00:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ad04:	d0ed      	beq.n	800ace2 <_dtoa_r+0xaa2>
 800ad06:	f10a 0301 	add.w	r3, sl, #1
 800ad0a:	f88b 3000 	strb.w	r3, [fp]
 800ad0e:	e73c      	b.n	800ab8a <_dtoa_r+0x94a>
 800ad10:	9b05      	ldr	r3, [sp, #20]
 800ad12:	f809 ac01 	strb.w	sl, [r9, #-1]
 800ad16:	4599      	cmp	r9, r3
 800ad18:	d047      	beq.n	800adaa <_dtoa_r+0xb6a>
 800ad1a:	ee18 1a10 	vmov	r1, s16
 800ad1e:	2300      	movs	r3, #0
 800ad20:	220a      	movs	r2, #10
 800ad22:	4620      	mov	r0, r4
 800ad24:	f000 fc6a 	bl	800b5fc <__multadd>
 800ad28:	45b8      	cmp	r8, r7
 800ad2a:	ee08 0a10 	vmov	s16, r0
 800ad2e:	f04f 0300 	mov.w	r3, #0
 800ad32:	f04f 020a 	mov.w	r2, #10
 800ad36:	4641      	mov	r1, r8
 800ad38:	4620      	mov	r0, r4
 800ad3a:	d106      	bne.n	800ad4a <_dtoa_r+0xb0a>
 800ad3c:	f000 fc5e 	bl	800b5fc <__multadd>
 800ad40:	4680      	mov	r8, r0
 800ad42:	4607      	mov	r7, r0
 800ad44:	f109 0901 	add.w	r9, r9, #1
 800ad48:	e772      	b.n	800ac30 <_dtoa_r+0x9f0>
 800ad4a:	f000 fc57 	bl	800b5fc <__multadd>
 800ad4e:	4639      	mov	r1, r7
 800ad50:	4680      	mov	r8, r0
 800ad52:	2300      	movs	r3, #0
 800ad54:	220a      	movs	r2, #10
 800ad56:	4620      	mov	r0, r4
 800ad58:	f000 fc50 	bl	800b5fc <__multadd>
 800ad5c:	4607      	mov	r7, r0
 800ad5e:	e7f1      	b.n	800ad44 <_dtoa_r+0xb04>
 800ad60:	9b03      	ldr	r3, [sp, #12]
 800ad62:	9302      	str	r3, [sp, #8]
 800ad64:	9d01      	ldr	r5, [sp, #4]
 800ad66:	ee18 0a10 	vmov	r0, s16
 800ad6a:	4631      	mov	r1, r6
 800ad6c:	f7ff f9dc 	bl	800a128 <quorem>
 800ad70:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ad74:	9b01      	ldr	r3, [sp, #4]
 800ad76:	f805 ab01 	strb.w	sl, [r5], #1
 800ad7a:	1aea      	subs	r2, r5, r3
 800ad7c:	9b02      	ldr	r3, [sp, #8]
 800ad7e:	4293      	cmp	r3, r2
 800ad80:	dd09      	ble.n	800ad96 <_dtoa_r+0xb56>
 800ad82:	ee18 1a10 	vmov	r1, s16
 800ad86:	2300      	movs	r3, #0
 800ad88:	220a      	movs	r2, #10
 800ad8a:	4620      	mov	r0, r4
 800ad8c:	f000 fc36 	bl	800b5fc <__multadd>
 800ad90:	ee08 0a10 	vmov	s16, r0
 800ad94:	e7e7      	b.n	800ad66 <_dtoa_r+0xb26>
 800ad96:	9b02      	ldr	r3, [sp, #8]
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	bfc8      	it	gt
 800ad9c:	461d      	movgt	r5, r3
 800ad9e:	9b01      	ldr	r3, [sp, #4]
 800ada0:	bfd8      	it	le
 800ada2:	2501      	movle	r5, #1
 800ada4:	441d      	add	r5, r3
 800ada6:	f04f 0800 	mov.w	r8, #0
 800adaa:	ee18 1a10 	vmov	r1, s16
 800adae:	2201      	movs	r2, #1
 800adb0:	4620      	mov	r0, r4
 800adb2:	f000 fe1d 	bl	800b9f0 <__lshift>
 800adb6:	4631      	mov	r1, r6
 800adb8:	ee08 0a10 	vmov	s16, r0
 800adbc:	f000 fe88 	bl	800bad0 <__mcmp>
 800adc0:	2800      	cmp	r0, #0
 800adc2:	dc91      	bgt.n	800ace8 <_dtoa_r+0xaa8>
 800adc4:	d102      	bne.n	800adcc <_dtoa_r+0xb8c>
 800adc6:	f01a 0f01 	tst.w	sl, #1
 800adca:	d18d      	bne.n	800ace8 <_dtoa_r+0xaa8>
 800adcc:	462b      	mov	r3, r5
 800adce:	461d      	mov	r5, r3
 800add0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800add4:	2a30      	cmp	r2, #48	; 0x30
 800add6:	d0fa      	beq.n	800adce <_dtoa_r+0xb8e>
 800add8:	e6d7      	b.n	800ab8a <_dtoa_r+0x94a>
 800adda:	9a01      	ldr	r2, [sp, #4]
 800addc:	429a      	cmp	r2, r3
 800adde:	d184      	bne.n	800acea <_dtoa_r+0xaaa>
 800ade0:	9b00      	ldr	r3, [sp, #0]
 800ade2:	3301      	adds	r3, #1
 800ade4:	9300      	str	r3, [sp, #0]
 800ade6:	2331      	movs	r3, #49	; 0x31
 800ade8:	7013      	strb	r3, [r2, #0]
 800adea:	e6ce      	b.n	800ab8a <_dtoa_r+0x94a>
 800adec:	4b09      	ldr	r3, [pc, #36]	; (800ae14 <_dtoa_r+0xbd4>)
 800adee:	f7ff ba95 	b.w	800a31c <_dtoa_r+0xdc>
 800adf2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	f47f aa6e 	bne.w	800a2d6 <_dtoa_r+0x96>
 800adfa:	4b07      	ldr	r3, [pc, #28]	; (800ae18 <_dtoa_r+0xbd8>)
 800adfc:	f7ff ba8e 	b.w	800a31c <_dtoa_r+0xdc>
 800ae00:	9b02      	ldr	r3, [sp, #8]
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	dcae      	bgt.n	800ad64 <_dtoa_r+0xb24>
 800ae06:	9b06      	ldr	r3, [sp, #24]
 800ae08:	2b02      	cmp	r3, #2
 800ae0a:	f73f aea8 	bgt.w	800ab5e <_dtoa_r+0x91e>
 800ae0e:	e7a9      	b.n	800ad64 <_dtoa_r+0xb24>
 800ae10:	0800d898 	.word	0x0800d898
 800ae14:	0800d698 	.word	0x0800d698
 800ae18:	0800d819 	.word	0x0800d819

0800ae1c <rshift>:
 800ae1c:	6903      	ldr	r3, [r0, #16]
 800ae1e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ae22:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ae26:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ae2a:	f100 0414 	add.w	r4, r0, #20
 800ae2e:	dd45      	ble.n	800aebc <rshift+0xa0>
 800ae30:	f011 011f 	ands.w	r1, r1, #31
 800ae34:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ae38:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ae3c:	d10c      	bne.n	800ae58 <rshift+0x3c>
 800ae3e:	f100 0710 	add.w	r7, r0, #16
 800ae42:	4629      	mov	r1, r5
 800ae44:	42b1      	cmp	r1, r6
 800ae46:	d334      	bcc.n	800aeb2 <rshift+0x96>
 800ae48:	1a9b      	subs	r3, r3, r2
 800ae4a:	009b      	lsls	r3, r3, #2
 800ae4c:	1eea      	subs	r2, r5, #3
 800ae4e:	4296      	cmp	r6, r2
 800ae50:	bf38      	it	cc
 800ae52:	2300      	movcc	r3, #0
 800ae54:	4423      	add	r3, r4
 800ae56:	e015      	b.n	800ae84 <rshift+0x68>
 800ae58:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ae5c:	f1c1 0820 	rsb	r8, r1, #32
 800ae60:	40cf      	lsrs	r7, r1
 800ae62:	f105 0e04 	add.w	lr, r5, #4
 800ae66:	46a1      	mov	r9, r4
 800ae68:	4576      	cmp	r6, lr
 800ae6a:	46f4      	mov	ip, lr
 800ae6c:	d815      	bhi.n	800ae9a <rshift+0x7e>
 800ae6e:	1a9a      	subs	r2, r3, r2
 800ae70:	0092      	lsls	r2, r2, #2
 800ae72:	3a04      	subs	r2, #4
 800ae74:	3501      	adds	r5, #1
 800ae76:	42ae      	cmp	r6, r5
 800ae78:	bf38      	it	cc
 800ae7a:	2200      	movcc	r2, #0
 800ae7c:	18a3      	adds	r3, r4, r2
 800ae7e:	50a7      	str	r7, [r4, r2]
 800ae80:	b107      	cbz	r7, 800ae84 <rshift+0x68>
 800ae82:	3304      	adds	r3, #4
 800ae84:	1b1a      	subs	r2, r3, r4
 800ae86:	42a3      	cmp	r3, r4
 800ae88:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ae8c:	bf08      	it	eq
 800ae8e:	2300      	moveq	r3, #0
 800ae90:	6102      	str	r2, [r0, #16]
 800ae92:	bf08      	it	eq
 800ae94:	6143      	streq	r3, [r0, #20]
 800ae96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ae9a:	f8dc c000 	ldr.w	ip, [ip]
 800ae9e:	fa0c fc08 	lsl.w	ip, ip, r8
 800aea2:	ea4c 0707 	orr.w	r7, ip, r7
 800aea6:	f849 7b04 	str.w	r7, [r9], #4
 800aeaa:	f85e 7b04 	ldr.w	r7, [lr], #4
 800aeae:	40cf      	lsrs	r7, r1
 800aeb0:	e7da      	b.n	800ae68 <rshift+0x4c>
 800aeb2:	f851 cb04 	ldr.w	ip, [r1], #4
 800aeb6:	f847 cf04 	str.w	ip, [r7, #4]!
 800aeba:	e7c3      	b.n	800ae44 <rshift+0x28>
 800aebc:	4623      	mov	r3, r4
 800aebe:	e7e1      	b.n	800ae84 <rshift+0x68>

0800aec0 <__hexdig_fun>:
 800aec0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800aec4:	2b09      	cmp	r3, #9
 800aec6:	d802      	bhi.n	800aece <__hexdig_fun+0xe>
 800aec8:	3820      	subs	r0, #32
 800aeca:	b2c0      	uxtb	r0, r0
 800aecc:	4770      	bx	lr
 800aece:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800aed2:	2b05      	cmp	r3, #5
 800aed4:	d801      	bhi.n	800aeda <__hexdig_fun+0x1a>
 800aed6:	3847      	subs	r0, #71	; 0x47
 800aed8:	e7f7      	b.n	800aeca <__hexdig_fun+0xa>
 800aeda:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800aede:	2b05      	cmp	r3, #5
 800aee0:	d801      	bhi.n	800aee6 <__hexdig_fun+0x26>
 800aee2:	3827      	subs	r0, #39	; 0x27
 800aee4:	e7f1      	b.n	800aeca <__hexdig_fun+0xa>
 800aee6:	2000      	movs	r0, #0
 800aee8:	4770      	bx	lr
	...

0800aeec <__gethex>:
 800aeec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aef0:	ed2d 8b02 	vpush	{d8}
 800aef4:	b089      	sub	sp, #36	; 0x24
 800aef6:	ee08 0a10 	vmov	s16, r0
 800aefa:	9304      	str	r3, [sp, #16]
 800aefc:	4bb4      	ldr	r3, [pc, #720]	; (800b1d0 <__gethex+0x2e4>)
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	9301      	str	r3, [sp, #4]
 800af02:	4618      	mov	r0, r3
 800af04:	468b      	mov	fp, r1
 800af06:	4690      	mov	r8, r2
 800af08:	f7f5 f962 	bl	80001d0 <strlen>
 800af0c:	9b01      	ldr	r3, [sp, #4]
 800af0e:	f8db 2000 	ldr.w	r2, [fp]
 800af12:	4403      	add	r3, r0
 800af14:	4682      	mov	sl, r0
 800af16:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800af1a:	9305      	str	r3, [sp, #20]
 800af1c:	1c93      	adds	r3, r2, #2
 800af1e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800af22:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800af26:	32fe      	adds	r2, #254	; 0xfe
 800af28:	18d1      	adds	r1, r2, r3
 800af2a:	461f      	mov	r7, r3
 800af2c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800af30:	9100      	str	r1, [sp, #0]
 800af32:	2830      	cmp	r0, #48	; 0x30
 800af34:	d0f8      	beq.n	800af28 <__gethex+0x3c>
 800af36:	f7ff ffc3 	bl	800aec0 <__hexdig_fun>
 800af3a:	4604      	mov	r4, r0
 800af3c:	2800      	cmp	r0, #0
 800af3e:	d13a      	bne.n	800afb6 <__gethex+0xca>
 800af40:	9901      	ldr	r1, [sp, #4]
 800af42:	4652      	mov	r2, sl
 800af44:	4638      	mov	r0, r7
 800af46:	f001 fa23 	bl	800c390 <strncmp>
 800af4a:	4605      	mov	r5, r0
 800af4c:	2800      	cmp	r0, #0
 800af4e:	d168      	bne.n	800b022 <__gethex+0x136>
 800af50:	f817 000a 	ldrb.w	r0, [r7, sl]
 800af54:	eb07 060a 	add.w	r6, r7, sl
 800af58:	f7ff ffb2 	bl	800aec0 <__hexdig_fun>
 800af5c:	2800      	cmp	r0, #0
 800af5e:	d062      	beq.n	800b026 <__gethex+0x13a>
 800af60:	4633      	mov	r3, r6
 800af62:	7818      	ldrb	r0, [r3, #0]
 800af64:	2830      	cmp	r0, #48	; 0x30
 800af66:	461f      	mov	r7, r3
 800af68:	f103 0301 	add.w	r3, r3, #1
 800af6c:	d0f9      	beq.n	800af62 <__gethex+0x76>
 800af6e:	f7ff ffa7 	bl	800aec0 <__hexdig_fun>
 800af72:	2301      	movs	r3, #1
 800af74:	fab0 f480 	clz	r4, r0
 800af78:	0964      	lsrs	r4, r4, #5
 800af7a:	4635      	mov	r5, r6
 800af7c:	9300      	str	r3, [sp, #0]
 800af7e:	463a      	mov	r2, r7
 800af80:	4616      	mov	r6, r2
 800af82:	3201      	adds	r2, #1
 800af84:	7830      	ldrb	r0, [r6, #0]
 800af86:	f7ff ff9b 	bl	800aec0 <__hexdig_fun>
 800af8a:	2800      	cmp	r0, #0
 800af8c:	d1f8      	bne.n	800af80 <__gethex+0x94>
 800af8e:	9901      	ldr	r1, [sp, #4]
 800af90:	4652      	mov	r2, sl
 800af92:	4630      	mov	r0, r6
 800af94:	f001 f9fc 	bl	800c390 <strncmp>
 800af98:	b980      	cbnz	r0, 800afbc <__gethex+0xd0>
 800af9a:	b94d      	cbnz	r5, 800afb0 <__gethex+0xc4>
 800af9c:	eb06 050a 	add.w	r5, r6, sl
 800afa0:	462a      	mov	r2, r5
 800afa2:	4616      	mov	r6, r2
 800afa4:	3201      	adds	r2, #1
 800afa6:	7830      	ldrb	r0, [r6, #0]
 800afa8:	f7ff ff8a 	bl	800aec0 <__hexdig_fun>
 800afac:	2800      	cmp	r0, #0
 800afae:	d1f8      	bne.n	800afa2 <__gethex+0xb6>
 800afb0:	1bad      	subs	r5, r5, r6
 800afb2:	00ad      	lsls	r5, r5, #2
 800afb4:	e004      	b.n	800afc0 <__gethex+0xd4>
 800afb6:	2400      	movs	r4, #0
 800afb8:	4625      	mov	r5, r4
 800afba:	e7e0      	b.n	800af7e <__gethex+0x92>
 800afbc:	2d00      	cmp	r5, #0
 800afbe:	d1f7      	bne.n	800afb0 <__gethex+0xc4>
 800afc0:	7833      	ldrb	r3, [r6, #0]
 800afc2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800afc6:	2b50      	cmp	r3, #80	; 0x50
 800afc8:	d13b      	bne.n	800b042 <__gethex+0x156>
 800afca:	7873      	ldrb	r3, [r6, #1]
 800afcc:	2b2b      	cmp	r3, #43	; 0x2b
 800afce:	d02c      	beq.n	800b02a <__gethex+0x13e>
 800afd0:	2b2d      	cmp	r3, #45	; 0x2d
 800afd2:	d02e      	beq.n	800b032 <__gethex+0x146>
 800afd4:	1c71      	adds	r1, r6, #1
 800afd6:	f04f 0900 	mov.w	r9, #0
 800afda:	7808      	ldrb	r0, [r1, #0]
 800afdc:	f7ff ff70 	bl	800aec0 <__hexdig_fun>
 800afe0:	1e43      	subs	r3, r0, #1
 800afe2:	b2db      	uxtb	r3, r3
 800afe4:	2b18      	cmp	r3, #24
 800afe6:	d82c      	bhi.n	800b042 <__gethex+0x156>
 800afe8:	f1a0 0210 	sub.w	r2, r0, #16
 800afec:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800aff0:	f7ff ff66 	bl	800aec0 <__hexdig_fun>
 800aff4:	1e43      	subs	r3, r0, #1
 800aff6:	b2db      	uxtb	r3, r3
 800aff8:	2b18      	cmp	r3, #24
 800affa:	d91d      	bls.n	800b038 <__gethex+0x14c>
 800affc:	f1b9 0f00 	cmp.w	r9, #0
 800b000:	d000      	beq.n	800b004 <__gethex+0x118>
 800b002:	4252      	negs	r2, r2
 800b004:	4415      	add	r5, r2
 800b006:	f8cb 1000 	str.w	r1, [fp]
 800b00a:	b1e4      	cbz	r4, 800b046 <__gethex+0x15a>
 800b00c:	9b00      	ldr	r3, [sp, #0]
 800b00e:	2b00      	cmp	r3, #0
 800b010:	bf14      	ite	ne
 800b012:	2700      	movne	r7, #0
 800b014:	2706      	moveq	r7, #6
 800b016:	4638      	mov	r0, r7
 800b018:	b009      	add	sp, #36	; 0x24
 800b01a:	ecbd 8b02 	vpop	{d8}
 800b01e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b022:	463e      	mov	r6, r7
 800b024:	4625      	mov	r5, r4
 800b026:	2401      	movs	r4, #1
 800b028:	e7ca      	b.n	800afc0 <__gethex+0xd4>
 800b02a:	f04f 0900 	mov.w	r9, #0
 800b02e:	1cb1      	adds	r1, r6, #2
 800b030:	e7d3      	b.n	800afda <__gethex+0xee>
 800b032:	f04f 0901 	mov.w	r9, #1
 800b036:	e7fa      	b.n	800b02e <__gethex+0x142>
 800b038:	230a      	movs	r3, #10
 800b03a:	fb03 0202 	mla	r2, r3, r2, r0
 800b03e:	3a10      	subs	r2, #16
 800b040:	e7d4      	b.n	800afec <__gethex+0x100>
 800b042:	4631      	mov	r1, r6
 800b044:	e7df      	b.n	800b006 <__gethex+0x11a>
 800b046:	1bf3      	subs	r3, r6, r7
 800b048:	3b01      	subs	r3, #1
 800b04a:	4621      	mov	r1, r4
 800b04c:	2b07      	cmp	r3, #7
 800b04e:	dc0b      	bgt.n	800b068 <__gethex+0x17c>
 800b050:	ee18 0a10 	vmov	r0, s16
 800b054:	f000 fa70 	bl	800b538 <_Balloc>
 800b058:	4604      	mov	r4, r0
 800b05a:	b940      	cbnz	r0, 800b06e <__gethex+0x182>
 800b05c:	4b5d      	ldr	r3, [pc, #372]	; (800b1d4 <__gethex+0x2e8>)
 800b05e:	4602      	mov	r2, r0
 800b060:	21de      	movs	r1, #222	; 0xde
 800b062:	485d      	ldr	r0, [pc, #372]	; (800b1d8 <__gethex+0x2ec>)
 800b064:	f001 f9b6 	bl	800c3d4 <__assert_func>
 800b068:	3101      	adds	r1, #1
 800b06a:	105b      	asrs	r3, r3, #1
 800b06c:	e7ee      	b.n	800b04c <__gethex+0x160>
 800b06e:	f100 0914 	add.w	r9, r0, #20
 800b072:	f04f 0b00 	mov.w	fp, #0
 800b076:	f1ca 0301 	rsb	r3, sl, #1
 800b07a:	f8cd 9008 	str.w	r9, [sp, #8]
 800b07e:	f8cd b000 	str.w	fp, [sp]
 800b082:	9306      	str	r3, [sp, #24]
 800b084:	42b7      	cmp	r7, r6
 800b086:	d340      	bcc.n	800b10a <__gethex+0x21e>
 800b088:	9802      	ldr	r0, [sp, #8]
 800b08a:	9b00      	ldr	r3, [sp, #0]
 800b08c:	f840 3b04 	str.w	r3, [r0], #4
 800b090:	eba0 0009 	sub.w	r0, r0, r9
 800b094:	1080      	asrs	r0, r0, #2
 800b096:	0146      	lsls	r6, r0, #5
 800b098:	6120      	str	r0, [r4, #16]
 800b09a:	4618      	mov	r0, r3
 800b09c:	f000 fb3e 	bl	800b71c <__hi0bits>
 800b0a0:	1a30      	subs	r0, r6, r0
 800b0a2:	f8d8 6000 	ldr.w	r6, [r8]
 800b0a6:	42b0      	cmp	r0, r6
 800b0a8:	dd63      	ble.n	800b172 <__gethex+0x286>
 800b0aa:	1b87      	subs	r7, r0, r6
 800b0ac:	4639      	mov	r1, r7
 800b0ae:	4620      	mov	r0, r4
 800b0b0:	f000 fee2 	bl	800be78 <__any_on>
 800b0b4:	4682      	mov	sl, r0
 800b0b6:	b1a8      	cbz	r0, 800b0e4 <__gethex+0x1f8>
 800b0b8:	1e7b      	subs	r3, r7, #1
 800b0ba:	1159      	asrs	r1, r3, #5
 800b0bc:	f003 021f 	and.w	r2, r3, #31
 800b0c0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800b0c4:	f04f 0a01 	mov.w	sl, #1
 800b0c8:	fa0a f202 	lsl.w	r2, sl, r2
 800b0cc:	420a      	tst	r2, r1
 800b0ce:	d009      	beq.n	800b0e4 <__gethex+0x1f8>
 800b0d0:	4553      	cmp	r3, sl
 800b0d2:	dd05      	ble.n	800b0e0 <__gethex+0x1f4>
 800b0d4:	1eb9      	subs	r1, r7, #2
 800b0d6:	4620      	mov	r0, r4
 800b0d8:	f000 fece 	bl	800be78 <__any_on>
 800b0dc:	2800      	cmp	r0, #0
 800b0de:	d145      	bne.n	800b16c <__gethex+0x280>
 800b0e0:	f04f 0a02 	mov.w	sl, #2
 800b0e4:	4639      	mov	r1, r7
 800b0e6:	4620      	mov	r0, r4
 800b0e8:	f7ff fe98 	bl	800ae1c <rshift>
 800b0ec:	443d      	add	r5, r7
 800b0ee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b0f2:	42ab      	cmp	r3, r5
 800b0f4:	da4c      	bge.n	800b190 <__gethex+0x2a4>
 800b0f6:	ee18 0a10 	vmov	r0, s16
 800b0fa:	4621      	mov	r1, r4
 800b0fc:	f000 fa5c 	bl	800b5b8 <_Bfree>
 800b100:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b102:	2300      	movs	r3, #0
 800b104:	6013      	str	r3, [r2, #0]
 800b106:	27a3      	movs	r7, #163	; 0xa3
 800b108:	e785      	b.n	800b016 <__gethex+0x12a>
 800b10a:	1e73      	subs	r3, r6, #1
 800b10c:	9a05      	ldr	r2, [sp, #20]
 800b10e:	9303      	str	r3, [sp, #12]
 800b110:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b114:	4293      	cmp	r3, r2
 800b116:	d019      	beq.n	800b14c <__gethex+0x260>
 800b118:	f1bb 0f20 	cmp.w	fp, #32
 800b11c:	d107      	bne.n	800b12e <__gethex+0x242>
 800b11e:	9b02      	ldr	r3, [sp, #8]
 800b120:	9a00      	ldr	r2, [sp, #0]
 800b122:	f843 2b04 	str.w	r2, [r3], #4
 800b126:	9302      	str	r3, [sp, #8]
 800b128:	2300      	movs	r3, #0
 800b12a:	9300      	str	r3, [sp, #0]
 800b12c:	469b      	mov	fp, r3
 800b12e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800b132:	f7ff fec5 	bl	800aec0 <__hexdig_fun>
 800b136:	9b00      	ldr	r3, [sp, #0]
 800b138:	f000 000f 	and.w	r0, r0, #15
 800b13c:	fa00 f00b 	lsl.w	r0, r0, fp
 800b140:	4303      	orrs	r3, r0
 800b142:	9300      	str	r3, [sp, #0]
 800b144:	f10b 0b04 	add.w	fp, fp, #4
 800b148:	9b03      	ldr	r3, [sp, #12]
 800b14a:	e00d      	b.n	800b168 <__gethex+0x27c>
 800b14c:	9b03      	ldr	r3, [sp, #12]
 800b14e:	9a06      	ldr	r2, [sp, #24]
 800b150:	4413      	add	r3, r2
 800b152:	42bb      	cmp	r3, r7
 800b154:	d3e0      	bcc.n	800b118 <__gethex+0x22c>
 800b156:	4618      	mov	r0, r3
 800b158:	9901      	ldr	r1, [sp, #4]
 800b15a:	9307      	str	r3, [sp, #28]
 800b15c:	4652      	mov	r2, sl
 800b15e:	f001 f917 	bl	800c390 <strncmp>
 800b162:	9b07      	ldr	r3, [sp, #28]
 800b164:	2800      	cmp	r0, #0
 800b166:	d1d7      	bne.n	800b118 <__gethex+0x22c>
 800b168:	461e      	mov	r6, r3
 800b16a:	e78b      	b.n	800b084 <__gethex+0x198>
 800b16c:	f04f 0a03 	mov.w	sl, #3
 800b170:	e7b8      	b.n	800b0e4 <__gethex+0x1f8>
 800b172:	da0a      	bge.n	800b18a <__gethex+0x29e>
 800b174:	1a37      	subs	r7, r6, r0
 800b176:	4621      	mov	r1, r4
 800b178:	ee18 0a10 	vmov	r0, s16
 800b17c:	463a      	mov	r2, r7
 800b17e:	f000 fc37 	bl	800b9f0 <__lshift>
 800b182:	1bed      	subs	r5, r5, r7
 800b184:	4604      	mov	r4, r0
 800b186:	f100 0914 	add.w	r9, r0, #20
 800b18a:	f04f 0a00 	mov.w	sl, #0
 800b18e:	e7ae      	b.n	800b0ee <__gethex+0x202>
 800b190:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800b194:	42a8      	cmp	r0, r5
 800b196:	dd72      	ble.n	800b27e <__gethex+0x392>
 800b198:	1b45      	subs	r5, r0, r5
 800b19a:	42ae      	cmp	r6, r5
 800b19c:	dc36      	bgt.n	800b20c <__gethex+0x320>
 800b19e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b1a2:	2b02      	cmp	r3, #2
 800b1a4:	d02a      	beq.n	800b1fc <__gethex+0x310>
 800b1a6:	2b03      	cmp	r3, #3
 800b1a8:	d02c      	beq.n	800b204 <__gethex+0x318>
 800b1aa:	2b01      	cmp	r3, #1
 800b1ac:	d11c      	bne.n	800b1e8 <__gethex+0x2fc>
 800b1ae:	42ae      	cmp	r6, r5
 800b1b0:	d11a      	bne.n	800b1e8 <__gethex+0x2fc>
 800b1b2:	2e01      	cmp	r6, #1
 800b1b4:	d112      	bne.n	800b1dc <__gethex+0x2f0>
 800b1b6:	9a04      	ldr	r2, [sp, #16]
 800b1b8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b1bc:	6013      	str	r3, [r2, #0]
 800b1be:	2301      	movs	r3, #1
 800b1c0:	6123      	str	r3, [r4, #16]
 800b1c2:	f8c9 3000 	str.w	r3, [r9]
 800b1c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b1c8:	2762      	movs	r7, #98	; 0x62
 800b1ca:	601c      	str	r4, [r3, #0]
 800b1cc:	e723      	b.n	800b016 <__gethex+0x12a>
 800b1ce:	bf00      	nop
 800b1d0:	0800d910 	.word	0x0800d910
 800b1d4:	0800d898 	.word	0x0800d898
 800b1d8:	0800d8a9 	.word	0x0800d8a9
 800b1dc:	1e71      	subs	r1, r6, #1
 800b1de:	4620      	mov	r0, r4
 800b1e0:	f000 fe4a 	bl	800be78 <__any_on>
 800b1e4:	2800      	cmp	r0, #0
 800b1e6:	d1e6      	bne.n	800b1b6 <__gethex+0x2ca>
 800b1e8:	ee18 0a10 	vmov	r0, s16
 800b1ec:	4621      	mov	r1, r4
 800b1ee:	f000 f9e3 	bl	800b5b8 <_Bfree>
 800b1f2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b1f4:	2300      	movs	r3, #0
 800b1f6:	6013      	str	r3, [r2, #0]
 800b1f8:	2750      	movs	r7, #80	; 0x50
 800b1fa:	e70c      	b.n	800b016 <__gethex+0x12a>
 800b1fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d1f2      	bne.n	800b1e8 <__gethex+0x2fc>
 800b202:	e7d8      	b.n	800b1b6 <__gethex+0x2ca>
 800b204:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b206:	2b00      	cmp	r3, #0
 800b208:	d1d5      	bne.n	800b1b6 <__gethex+0x2ca>
 800b20a:	e7ed      	b.n	800b1e8 <__gethex+0x2fc>
 800b20c:	1e6f      	subs	r7, r5, #1
 800b20e:	f1ba 0f00 	cmp.w	sl, #0
 800b212:	d131      	bne.n	800b278 <__gethex+0x38c>
 800b214:	b127      	cbz	r7, 800b220 <__gethex+0x334>
 800b216:	4639      	mov	r1, r7
 800b218:	4620      	mov	r0, r4
 800b21a:	f000 fe2d 	bl	800be78 <__any_on>
 800b21e:	4682      	mov	sl, r0
 800b220:	117b      	asrs	r3, r7, #5
 800b222:	2101      	movs	r1, #1
 800b224:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800b228:	f007 071f 	and.w	r7, r7, #31
 800b22c:	fa01 f707 	lsl.w	r7, r1, r7
 800b230:	421f      	tst	r7, r3
 800b232:	4629      	mov	r1, r5
 800b234:	4620      	mov	r0, r4
 800b236:	bf18      	it	ne
 800b238:	f04a 0a02 	orrne.w	sl, sl, #2
 800b23c:	1b76      	subs	r6, r6, r5
 800b23e:	f7ff fded 	bl	800ae1c <rshift>
 800b242:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b246:	2702      	movs	r7, #2
 800b248:	f1ba 0f00 	cmp.w	sl, #0
 800b24c:	d048      	beq.n	800b2e0 <__gethex+0x3f4>
 800b24e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b252:	2b02      	cmp	r3, #2
 800b254:	d015      	beq.n	800b282 <__gethex+0x396>
 800b256:	2b03      	cmp	r3, #3
 800b258:	d017      	beq.n	800b28a <__gethex+0x39e>
 800b25a:	2b01      	cmp	r3, #1
 800b25c:	d109      	bne.n	800b272 <__gethex+0x386>
 800b25e:	f01a 0f02 	tst.w	sl, #2
 800b262:	d006      	beq.n	800b272 <__gethex+0x386>
 800b264:	f8d9 0000 	ldr.w	r0, [r9]
 800b268:	ea4a 0a00 	orr.w	sl, sl, r0
 800b26c:	f01a 0f01 	tst.w	sl, #1
 800b270:	d10e      	bne.n	800b290 <__gethex+0x3a4>
 800b272:	f047 0710 	orr.w	r7, r7, #16
 800b276:	e033      	b.n	800b2e0 <__gethex+0x3f4>
 800b278:	f04f 0a01 	mov.w	sl, #1
 800b27c:	e7d0      	b.n	800b220 <__gethex+0x334>
 800b27e:	2701      	movs	r7, #1
 800b280:	e7e2      	b.n	800b248 <__gethex+0x35c>
 800b282:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b284:	f1c3 0301 	rsb	r3, r3, #1
 800b288:	9315      	str	r3, [sp, #84]	; 0x54
 800b28a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d0f0      	beq.n	800b272 <__gethex+0x386>
 800b290:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b294:	f104 0314 	add.w	r3, r4, #20
 800b298:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b29c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b2a0:	f04f 0c00 	mov.w	ip, #0
 800b2a4:	4618      	mov	r0, r3
 800b2a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b2aa:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 800b2ae:	d01c      	beq.n	800b2ea <__gethex+0x3fe>
 800b2b0:	3201      	adds	r2, #1
 800b2b2:	6002      	str	r2, [r0, #0]
 800b2b4:	2f02      	cmp	r7, #2
 800b2b6:	f104 0314 	add.w	r3, r4, #20
 800b2ba:	d13f      	bne.n	800b33c <__gethex+0x450>
 800b2bc:	f8d8 2000 	ldr.w	r2, [r8]
 800b2c0:	3a01      	subs	r2, #1
 800b2c2:	42b2      	cmp	r2, r6
 800b2c4:	d10a      	bne.n	800b2dc <__gethex+0x3f0>
 800b2c6:	1171      	asrs	r1, r6, #5
 800b2c8:	2201      	movs	r2, #1
 800b2ca:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b2ce:	f006 061f 	and.w	r6, r6, #31
 800b2d2:	fa02 f606 	lsl.w	r6, r2, r6
 800b2d6:	421e      	tst	r6, r3
 800b2d8:	bf18      	it	ne
 800b2da:	4617      	movne	r7, r2
 800b2dc:	f047 0720 	orr.w	r7, r7, #32
 800b2e0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b2e2:	601c      	str	r4, [r3, #0]
 800b2e4:	9b04      	ldr	r3, [sp, #16]
 800b2e6:	601d      	str	r5, [r3, #0]
 800b2e8:	e695      	b.n	800b016 <__gethex+0x12a>
 800b2ea:	4299      	cmp	r1, r3
 800b2ec:	f843 cc04 	str.w	ip, [r3, #-4]
 800b2f0:	d8d8      	bhi.n	800b2a4 <__gethex+0x3b8>
 800b2f2:	68a3      	ldr	r3, [r4, #8]
 800b2f4:	459b      	cmp	fp, r3
 800b2f6:	db19      	blt.n	800b32c <__gethex+0x440>
 800b2f8:	6861      	ldr	r1, [r4, #4]
 800b2fa:	ee18 0a10 	vmov	r0, s16
 800b2fe:	3101      	adds	r1, #1
 800b300:	f000 f91a 	bl	800b538 <_Balloc>
 800b304:	4681      	mov	r9, r0
 800b306:	b918      	cbnz	r0, 800b310 <__gethex+0x424>
 800b308:	4b1a      	ldr	r3, [pc, #104]	; (800b374 <__gethex+0x488>)
 800b30a:	4602      	mov	r2, r0
 800b30c:	2184      	movs	r1, #132	; 0x84
 800b30e:	e6a8      	b.n	800b062 <__gethex+0x176>
 800b310:	6922      	ldr	r2, [r4, #16]
 800b312:	3202      	adds	r2, #2
 800b314:	f104 010c 	add.w	r1, r4, #12
 800b318:	0092      	lsls	r2, r2, #2
 800b31a:	300c      	adds	r0, #12
 800b31c:	f7fd f988 	bl	8008630 <memcpy>
 800b320:	4621      	mov	r1, r4
 800b322:	ee18 0a10 	vmov	r0, s16
 800b326:	f000 f947 	bl	800b5b8 <_Bfree>
 800b32a:	464c      	mov	r4, r9
 800b32c:	6923      	ldr	r3, [r4, #16]
 800b32e:	1c5a      	adds	r2, r3, #1
 800b330:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b334:	6122      	str	r2, [r4, #16]
 800b336:	2201      	movs	r2, #1
 800b338:	615a      	str	r2, [r3, #20]
 800b33a:	e7bb      	b.n	800b2b4 <__gethex+0x3c8>
 800b33c:	6922      	ldr	r2, [r4, #16]
 800b33e:	455a      	cmp	r2, fp
 800b340:	dd0b      	ble.n	800b35a <__gethex+0x46e>
 800b342:	2101      	movs	r1, #1
 800b344:	4620      	mov	r0, r4
 800b346:	f7ff fd69 	bl	800ae1c <rshift>
 800b34a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b34e:	3501      	adds	r5, #1
 800b350:	42ab      	cmp	r3, r5
 800b352:	f6ff aed0 	blt.w	800b0f6 <__gethex+0x20a>
 800b356:	2701      	movs	r7, #1
 800b358:	e7c0      	b.n	800b2dc <__gethex+0x3f0>
 800b35a:	f016 061f 	ands.w	r6, r6, #31
 800b35e:	d0fa      	beq.n	800b356 <__gethex+0x46a>
 800b360:	4453      	add	r3, sl
 800b362:	f1c6 0620 	rsb	r6, r6, #32
 800b366:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b36a:	f000 f9d7 	bl	800b71c <__hi0bits>
 800b36e:	42b0      	cmp	r0, r6
 800b370:	dbe7      	blt.n	800b342 <__gethex+0x456>
 800b372:	e7f0      	b.n	800b356 <__gethex+0x46a>
 800b374:	0800d898 	.word	0x0800d898

0800b378 <L_shift>:
 800b378:	f1c2 0208 	rsb	r2, r2, #8
 800b37c:	0092      	lsls	r2, r2, #2
 800b37e:	b570      	push	{r4, r5, r6, lr}
 800b380:	f1c2 0620 	rsb	r6, r2, #32
 800b384:	6843      	ldr	r3, [r0, #4]
 800b386:	6804      	ldr	r4, [r0, #0]
 800b388:	fa03 f506 	lsl.w	r5, r3, r6
 800b38c:	432c      	orrs	r4, r5
 800b38e:	40d3      	lsrs	r3, r2
 800b390:	6004      	str	r4, [r0, #0]
 800b392:	f840 3f04 	str.w	r3, [r0, #4]!
 800b396:	4288      	cmp	r0, r1
 800b398:	d3f4      	bcc.n	800b384 <L_shift+0xc>
 800b39a:	bd70      	pop	{r4, r5, r6, pc}

0800b39c <__match>:
 800b39c:	b530      	push	{r4, r5, lr}
 800b39e:	6803      	ldr	r3, [r0, #0]
 800b3a0:	3301      	adds	r3, #1
 800b3a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b3a6:	b914      	cbnz	r4, 800b3ae <__match+0x12>
 800b3a8:	6003      	str	r3, [r0, #0]
 800b3aa:	2001      	movs	r0, #1
 800b3ac:	bd30      	pop	{r4, r5, pc}
 800b3ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b3b2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b3b6:	2d19      	cmp	r5, #25
 800b3b8:	bf98      	it	ls
 800b3ba:	3220      	addls	r2, #32
 800b3bc:	42a2      	cmp	r2, r4
 800b3be:	d0f0      	beq.n	800b3a2 <__match+0x6>
 800b3c0:	2000      	movs	r0, #0
 800b3c2:	e7f3      	b.n	800b3ac <__match+0x10>

0800b3c4 <__hexnan>:
 800b3c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3c8:	680b      	ldr	r3, [r1, #0]
 800b3ca:	115e      	asrs	r6, r3, #5
 800b3cc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b3d0:	f013 031f 	ands.w	r3, r3, #31
 800b3d4:	b087      	sub	sp, #28
 800b3d6:	bf18      	it	ne
 800b3d8:	3604      	addne	r6, #4
 800b3da:	2500      	movs	r5, #0
 800b3dc:	1f37      	subs	r7, r6, #4
 800b3de:	4690      	mov	r8, r2
 800b3e0:	6802      	ldr	r2, [r0, #0]
 800b3e2:	9301      	str	r3, [sp, #4]
 800b3e4:	4682      	mov	sl, r0
 800b3e6:	f846 5c04 	str.w	r5, [r6, #-4]
 800b3ea:	46b9      	mov	r9, r7
 800b3ec:	463c      	mov	r4, r7
 800b3ee:	9502      	str	r5, [sp, #8]
 800b3f0:	46ab      	mov	fp, r5
 800b3f2:	7851      	ldrb	r1, [r2, #1]
 800b3f4:	1c53      	adds	r3, r2, #1
 800b3f6:	9303      	str	r3, [sp, #12]
 800b3f8:	b341      	cbz	r1, 800b44c <__hexnan+0x88>
 800b3fa:	4608      	mov	r0, r1
 800b3fc:	9205      	str	r2, [sp, #20]
 800b3fe:	9104      	str	r1, [sp, #16]
 800b400:	f7ff fd5e 	bl	800aec0 <__hexdig_fun>
 800b404:	2800      	cmp	r0, #0
 800b406:	d14f      	bne.n	800b4a8 <__hexnan+0xe4>
 800b408:	9904      	ldr	r1, [sp, #16]
 800b40a:	9a05      	ldr	r2, [sp, #20]
 800b40c:	2920      	cmp	r1, #32
 800b40e:	d818      	bhi.n	800b442 <__hexnan+0x7e>
 800b410:	9b02      	ldr	r3, [sp, #8]
 800b412:	459b      	cmp	fp, r3
 800b414:	dd13      	ble.n	800b43e <__hexnan+0x7a>
 800b416:	454c      	cmp	r4, r9
 800b418:	d206      	bcs.n	800b428 <__hexnan+0x64>
 800b41a:	2d07      	cmp	r5, #7
 800b41c:	dc04      	bgt.n	800b428 <__hexnan+0x64>
 800b41e:	462a      	mov	r2, r5
 800b420:	4649      	mov	r1, r9
 800b422:	4620      	mov	r0, r4
 800b424:	f7ff ffa8 	bl	800b378 <L_shift>
 800b428:	4544      	cmp	r4, r8
 800b42a:	d950      	bls.n	800b4ce <__hexnan+0x10a>
 800b42c:	2300      	movs	r3, #0
 800b42e:	f1a4 0904 	sub.w	r9, r4, #4
 800b432:	f844 3c04 	str.w	r3, [r4, #-4]
 800b436:	f8cd b008 	str.w	fp, [sp, #8]
 800b43a:	464c      	mov	r4, r9
 800b43c:	461d      	mov	r5, r3
 800b43e:	9a03      	ldr	r2, [sp, #12]
 800b440:	e7d7      	b.n	800b3f2 <__hexnan+0x2e>
 800b442:	2929      	cmp	r1, #41	; 0x29
 800b444:	d156      	bne.n	800b4f4 <__hexnan+0x130>
 800b446:	3202      	adds	r2, #2
 800b448:	f8ca 2000 	str.w	r2, [sl]
 800b44c:	f1bb 0f00 	cmp.w	fp, #0
 800b450:	d050      	beq.n	800b4f4 <__hexnan+0x130>
 800b452:	454c      	cmp	r4, r9
 800b454:	d206      	bcs.n	800b464 <__hexnan+0xa0>
 800b456:	2d07      	cmp	r5, #7
 800b458:	dc04      	bgt.n	800b464 <__hexnan+0xa0>
 800b45a:	462a      	mov	r2, r5
 800b45c:	4649      	mov	r1, r9
 800b45e:	4620      	mov	r0, r4
 800b460:	f7ff ff8a 	bl	800b378 <L_shift>
 800b464:	4544      	cmp	r4, r8
 800b466:	d934      	bls.n	800b4d2 <__hexnan+0x10e>
 800b468:	f1a8 0204 	sub.w	r2, r8, #4
 800b46c:	4623      	mov	r3, r4
 800b46e:	f853 1b04 	ldr.w	r1, [r3], #4
 800b472:	f842 1f04 	str.w	r1, [r2, #4]!
 800b476:	429f      	cmp	r7, r3
 800b478:	d2f9      	bcs.n	800b46e <__hexnan+0xaa>
 800b47a:	1b3b      	subs	r3, r7, r4
 800b47c:	f023 0303 	bic.w	r3, r3, #3
 800b480:	3304      	adds	r3, #4
 800b482:	3401      	adds	r4, #1
 800b484:	3e03      	subs	r6, #3
 800b486:	42b4      	cmp	r4, r6
 800b488:	bf88      	it	hi
 800b48a:	2304      	movhi	r3, #4
 800b48c:	4443      	add	r3, r8
 800b48e:	2200      	movs	r2, #0
 800b490:	f843 2b04 	str.w	r2, [r3], #4
 800b494:	429f      	cmp	r7, r3
 800b496:	d2fb      	bcs.n	800b490 <__hexnan+0xcc>
 800b498:	683b      	ldr	r3, [r7, #0]
 800b49a:	b91b      	cbnz	r3, 800b4a4 <__hexnan+0xe0>
 800b49c:	4547      	cmp	r7, r8
 800b49e:	d127      	bne.n	800b4f0 <__hexnan+0x12c>
 800b4a0:	2301      	movs	r3, #1
 800b4a2:	603b      	str	r3, [r7, #0]
 800b4a4:	2005      	movs	r0, #5
 800b4a6:	e026      	b.n	800b4f6 <__hexnan+0x132>
 800b4a8:	3501      	adds	r5, #1
 800b4aa:	2d08      	cmp	r5, #8
 800b4ac:	f10b 0b01 	add.w	fp, fp, #1
 800b4b0:	dd06      	ble.n	800b4c0 <__hexnan+0xfc>
 800b4b2:	4544      	cmp	r4, r8
 800b4b4:	d9c3      	bls.n	800b43e <__hexnan+0x7a>
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	f844 3c04 	str.w	r3, [r4, #-4]
 800b4bc:	2501      	movs	r5, #1
 800b4be:	3c04      	subs	r4, #4
 800b4c0:	6822      	ldr	r2, [r4, #0]
 800b4c2:	f000 000f 	and.w	r0, r0, #15
 800b4c6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800b4ca:	6022      	str	r2, [r4, #0]
 800b4cc:	e7b7      	b.n	800b43e <__hexnan+0x7a>
 800b4ce:	2508      	movs	r5, #8
 800b4d0:	e7b5      	b.n	800b43e <__hexnan+0x7a>
 800b4d2:	9b01      	ldr	r3, [sp, #4]
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d0df      	beq.n	800b498 <__hexnan+0xd4>
 800b4d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b4dc:	f1c3 0320 	rsb	r3, r3, #32
 800b4e0:	fa22 f303 	lsr.w	r3, r2, r3
 800b4e4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b4e8:	401a      	ands	r2, r3
 800b4ea:	f846 2c04 	str.w	r2, [r6, #-4]
 800b4ee:	e7d3      	b.n	800b498 <__hexnan+0xd4>
 800b4f0:	3f04      	subs	r7, #4
 800b4f2:	e7d1      	b.n	800b498 <__hexnan+0xd4>
 800b4f4:	2004      	movs	r0, #4
 800b4f6:	b007      	add	sp, #28
 800b4f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b4fc <_localeconv_r>:
 800b4fc:	4800      	ldr	r0, [pc, #0]	; (800b500 <_localeconv_r+0x4>)
 800b4fe:	4770      	bx	lr
 800b500:	2000017c 	.word	0x2000017c

0800b504 <malloc>:
 800b504:	4b02      	ldr	r3, [pc, #8]	; (800b510 <malloc+0xc>)
 800b506:	4601      	mov	r1, r0
 800b508:	6818      	ldr	r0, [r3, #0]
 800b50a:	f000 bd59 	b.w	800bfc0 <_malloc_r>
 800b50e:	bf00      	nop
 800b510:	20000024 	.word	0x20000024

0800b514 <__ascii_mbtowc>:
 800b514:	b082      	sub	sp, #8
 800b516:	b901      	cbnz	r1, 800b51a <__ascii_mbtowc+0x6>
 800b518:	a901      	add	r1, sp, #4
 800b51a:	b142      	cbz	r2, 800b52e <__ascii_mbtowc+0x1a>
 800b51c:	b14b      	cbz	r3, 800b532 <__ascii_mbtowc+0x1e>
 800b51e:	7813      	ldrb	r3, [r2, #0]
 800b520:	600b      	str	r3, [r1, #0]
 800b522:	7812      	ldrb	r2, [r2, #0]
 800b524:	1e10      	subs	r0, r2, #0
 800b526:	bf18      	it	ne
 800b528:	2001      	movne	r0, #1
 800b52a:	b002      	add	sp, #8
 800b52c:	4770      	bx	lr
 800b52e:	4610      	mov	r0, r2
 800b530:	e7fb      	b.n	800b52a <__ascii_mbtowc+0x16>
 800b532:	f06f 0001 	mvn.w	r0, #1
 800b536:	e7f8      	b.n	800b52a <__ascii_mbtowc+0x16>

0800b538 <_Balloc>:
 800b538:	b570      	push	{r4, r5, r6, lr}
 800b53a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b53c:	4604      	mov	r4, r0
 800b53e:	460d      	mov	r5, r1
 800b540:	b976      	cbnz	r6, 800b560 <_Balloc+0x28>
 800b542:	2010      	movs	r0, #16
 800b544:	f7ff ffde 	bl	800b504 <malloc>
 800b548:	4602      	mov	r2, r0
 800b54a:	6260      	str	r0, [r4, #36]	; 0x24
 800b54c:	b920      	cbnz	r0, 800b558 <_Balloc+0x20>
 800b54e:	4b18      	ldr	r3, [pc, #96]	; (800b5b0 <_Balloc+0x78>)
 800b550:	4818      	ldr	r0, [pc, #96]	; (800b5b4 <_Balloc+0x7c>)
 800b552:	2166      	movs	r1, #102	; 0x66
 800b554:	f000 ff3e 	bl	800c3d4 <__assert_func>
 800b558:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b55c:	6006      	str	r6, [r0, #0]
 800b55e:	60c6      	str	r6, [r0, #12]
 800b560:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b562:	68f3      	ldr	r3, [r6, #12]
 800b564:	b183      	cbz	r3, 800b588 <_Balloc+0x50>
 800b566:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b568:	68db      	ldr	r3, [r3, #12]
 800b56a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b56e:	b9b8      	cbnz	r0, 800b5a0 <_Balloc+0x68>
 800b570:	2101      	movs	r1, #1
 800b572:	fa01 f605 	lsl.w	r6, r1, r5
 800b576:	1d72      	adds	r2, r6, #5
 800b578:	0092      	lsls	r2, r2, #2
 800b57a:	4620      	mov	r0, r4
 800b57c:	f000 fc9d 	bl	800beba <_calloc_r>
 800b580:	b160      	cbz	r0, 800b59c <_Balloc+0x64>
 800b582:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b586:	e00e      	b.n	800b5a6 <_Balloc+0x6e>
 800b588:	2221      	movs	r2, #33	; 0x21
 800b58a:	2104      	movs	r1, #4
 800b58c:	4620      	mov	r0, r4
 800b58e:	f000 fc94 	bl	800beba <_calloc_r>
 800b592:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b594:	60f0      	str	r0, [r6, #12]
 800b596:	68db      	ldr	r3, [r3, #12]
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d1e4      	bne.n	800b566 <_Balloc+0x2e>
 800b59c:	2000      	movs	r0, #0
 800b59e:	bd70      	pop	{r4, r5, r6, pc}
 800b5a0:	6802      	ldr	r2, [r0, #0]
 800b5a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b5a6:	2300      	movs	r3, #0
 800b5a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b5ac:	e7f7      	b.n	800b59e <_Balloc+0x66>
 800b5ae:	bf00      	nop
 800b5b0:	0800d826 	.word	0x0800d826
 800b5b4:	0800d924 	.word	0x0800d924

0800b5b8 <_Bfree>:
 800b5b8:	b570      	push	{r4, r5, r6, lr}
 800b5ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b5bc:	4605      	mov	r5, r0
 800b5be:	460c      	mov	r4, r1
 800b5c0:	b976      	cbnz	r6, 800b5e0 <_Bfree+0x28>
 800b5c2:	2010      	movs	r0, #16
 800b5c4:	f7ff ff9e 	bl	800b504 <malloc>
 800b5c8:	4602      	mov	r2, r0
 800b5ca:	6268      	str	r0, [r5, #36]	; 0x24
 800b5cc:	b920      	cbnz	r0, 800b5d8 <_Bfree+0x20>
 800b5ce:	4b09      	ldr	r3, [pc, #36]	; (800b5f4 <_Bfree+0x3c>)
 800b5d0:	4809      	ldr	r0, [pc, #36]	; (800b5f8 <_Bfree+0x40>)
 800b5d2:	218a      	movs	r1, #138	; 0x8a
 800b5d4:	f000 fefe 	bl	800c3d4 <__assert_func>
 800b5d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b5dc:	6006      	str	r6, [r0, #0]
 800b5de:	60c6      	str	r6, [r0, #12]
 800b5e0:	b13c      	cbz	r4, 800b5f2 <_Bfree+0x3a>
 800b5e2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b5e4:	6862      	ldr	r2, [r4, #4]
 800b5e6:	68db      	ldr	r3, [r3, #12]
 800b5e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b5ec:	6021      	str	r1, [r4, #0]
 800b5ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b5f2:	bd70      	pop	{r4, r5, r6, pc}
 800b5f4:	0800d826 	.word	0x0800d826
 800b5f8:	0800d924 	.word	0x0800d924

0800b5fc <__multadd>:
 800b5fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b600:	690d      	ldr	r5, [r1, #16]
 800b602:	4607      	mov	r7, r0
 800b604:	460c      	mov	r4, r1
 800b606:	461e      	mov	r6, r3
 800b608:	f101 0c14 	add.w	ip, r1, #20
 800b60c:	2000      	movs	r0, #0
 800b60e:	f8dc 3000 	ldr.w	r3, [ip]
 800b612:	b299      	uxth	r1, r3
 800b614:	fb02 6101 	mla	r1, r2, r1, r6
 800b618:	0c1e      	lsrs	r6, r3, #16
 800b61a:	0c0b      	lsrs	r3, r1, #16
 800b61c:	fb02 3306 	mla	r3, r2, r6, r3
 800b620:	b289      	uxth	r1, r1
 800b622:	3001      	adds	r0, #1
 800b624:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b628:	4285      	cmp	r5, r0
 800b62a:	f84c 1b04 	str.w	r1, [ip], #4
 800b62e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b632:	dcec      	bgt.n	800b60e <__multadd+0x12>
 800b634:	b30e      	cbz	r6, 800b67a <__multadd+0x7e>
 800b636:	68a3      	ldr	r3, [r4, #8]
 800b638:	42ab      	cmp	r3, r5
 800b63a:	dc19      	bgt.n	800b670 <__multadd+0x74>
 800b63c:	6861      	ldr	r1, [r4, #4]
 800b63e:	4638      	mov	r0, r7
 800b640:	3101      	adds	r1, #1
 800b642:	f7ff ff79 	bl	800b538 <_Balloc>
 800b646:	4680      	mov	r8, r0
 800b648:	b928      	cbnz	r0, 800b656 <__multadd+0x5a>
 800b64a:	4602      	mov	r2, r0
 800b64c:	4b0c      	ldr	r3, [pc, #48]	; (800b680 <__multadd+0x84>)
 800b64e:	480d      	ldr	r0, [pc, #52]	; (800b684 <__multadd+0x88>)
 800b650:	21b5      	movs	r1, #181	; 0xb5
 800b652:	f000 febf 	bl	800c3d4 <__assert_func>
 800b656:	6922      	ldr	r2, [r4, #16]
 800b658:	3202      	adds	r2, #2
 800b65a:	f104 010c 	add.w	r1, r4, #12
 800b65e:	0092      	lsls	r2, r2, #2
 800b660:	300c      	adds	r0, #12
 800b662:	f7fc ffe5 	bl	8008630 <memcpy>
 800b666:	4621      	mov	r1, r4
 800b668:	4638      	mov	r0, r7
 800b66a:	f7ff ffa5 	bl	800b5b8 <_Bfree>
 800b66e:	4644      	mov	r4, r8
 800b670:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b674:	3501      	adds	r5, #1
 800b676:	615e      	str	r6, [r3, #20]
 800b678:	6125      	str	r5, [r4, #16]
 800b67a:	4620      	mov	r0, r4
 800b67c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b680:	0800d898 	.word	0x0800d898
 800b684:	0800d924 	.word	0x0800d924

0800b688 <__s2b>:
 800b688:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b68c:	460c      	mov	r4, r1
 800b68e:	4615      	mov	r5, r2
 800b690:	461f      	mov	r7, r3
 800b692:	2209      	movs	r2, #9
 800b694:	3308      	adds	r3, #8
 800b696:	4606      	mov	r6, r0
 800b698:	fb93 f3f2 	sdiv	r3, r3, r2
 800b69c:	2100      	movs	r1, #0
 800b69e:	2201      	movs	r2, #1
 800b6a0:	429a      	cmp	r2, r3
 800b6a2:	db09      	blt.n	800b6b8 <__s2b+0x30>
 800b6a4:	4630      	mov	r0, r6
 800b6a6:	f7ff ff47 	bl	800b538 <_Balloc>
 800b6aa:	b940      	cbnz	r0, 800b6be <__s2b+0x36>
 800b6ac:	4602      	mov	r2, r0
 800b6ae:	4b19      	ldr	r3, [pc, #100]	; (800b714 <__s2b+0x8c>)
 800b6b0:	4819      	ldr	r0, [pc, #100]	; (800b718 <__s2b+0x90>)
 800b6b2:	21ce      	movs	r1, #206	; 0xce
 800b6b4:	f000 fe8e 	bl	800c3d4 <__assert_func>
 800b6b8:	0052      	lsls	r2, r2, #1
 800b6ba:	3101      	adds	r1, #1
 800b6bc:	e7f0      	b.n	800b6a0 <__s2b+0x18>
 800b6be:	9b08      	ldr	r3, [sp, #32]
 800b6c0:	6143      	str	r3, [r0, #20]
 800b6c2:	2d09      	cmp	r5, #9
 800b6c4:	f04f 0301 	mov.w	r3, #1
 800b6c8:	6103      	str	r3, [r0, #16]
 800b6ca:	dd16      	ble.n	800b6fa <__s2b+0x72>
 800b6cc:	f104 0909 	add.w	r9, r4, #9
 800b6d0:	46c8      	mov	r8, r9
 800b6d2:	442c      	add	r4, r5
 800b6d4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b6d8:	4601      	mov	r1, r0
 800b6da:	3b30      	subs	r3, #48	; 0x30
 800b6dc:	220a      	movs	r2, #10
 800b6de:	4630      	mov	r0, r6
 800b6e0:	f7ff ff8c 	bl	800b5fc <__multadd>
 800b6e4:	45a0      	cmp	r8, r4
 800b6e6:	d1f5      	bne.n	800b6d4 <__s2b+0x4c>
 800b6e8:	f1a5 0408 	sub.w	r4, r5, #8
 800b6ec:	444c      	add	r4, r9
 800b6ee:	1b2d      	subs	r5, r5, r4
 800b6f0:	1963      	adds	r3, r4, r5
 800b6f2:	42bb      	cmp	r3, r7
 800b6f4:	db04      	blt.n	800b700 <__s2b+0x78>
 800b6f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b6fa:	340a      	adds	r4, #10
 800b6fc:	2509      	movs	r5, #9
 800b6fe:	e7f6      	b.n	800b6ee <__s2b+0x66>
 800b700:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b704:	4601      	mov	r1, r0
 800b706:	3b30      	subs	r3, #48	; 0x30
 800b708:	220a      	movs	r2, #10
 800b70a:	4630      	mov	r0, r6
 800b70c:	f7ff ff76 	bl	800b5fc <__multadd>
 800b710:	e7ee      	b.n	800b6f0 <__s2b+0x68>
 800b712:	bf00      	nop
 800b714:	0800d898 	.word	0x0800d898
 800b718:	0800d924 	.word	0x0800d924

0800b71c <__hi0bits>:
 800b71c:	0c03      	lsrs	r3, r0, #16
 800b71e:	041b      	lsls	r3, r3, #16
 800b720:	b9d3      	cbnz	r3, 800b758 <__hi0bits+0x3c>
 800b722:	0400      	lsls	r0, r0, #16
 800b724:	2310      	movs	r3, #16
 800b726:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b72a:	bf04      	itt	eq
 800b72c:	0200      	lsleq	r0, r0, #8
 800b72e:	3308      	addeq	r3, #8
 800b730:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b734:	bf04      	itt	eq
 800b736:	0100      	lsleq	r0, r0, #4
 800b738:	3304      	addeq	r3, #4
 800b73a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b73e:	bf04      	itt	eq
 800b740:	0080      	lsleq	r0, r0, #2
 800b742:	3302      	addeq	r3, #2
 800b744:	2800      	cmp	r0, #0
 800b746:	db05      	blt.n	800b754 <__hi0bits+0x38>
 800b748:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b74c:	f103 0301 	add.w	r3, r3, #1
 800b750:	bf08      	it	eq
 800b752:	2320      	moveq	r3, #32
 800b754:	4618      	mov	r0, r3
 800b756:	4770      	bx	lr
 800b758:	2300      	movs	r3, #0
 800b75a:	e7e4      	b.n	800b726 <__hi0bits+0xa>

0800b75c <__lo0bits>:
 800b75c:	6803      	ldr	r3, [r0, #0]
 800b75e:	f013 0207 	ands.w	r2, r3, #7
 800b762:	4601      	mov	r1, r0
 800b764:	d00b      	beq.n	800b77e <__lo0bits+0x22>
 800b766:	07da      	lsls	r2, r3, #31
 800b768:	d423      	bmi.n	800b7b2 <__lo0bits+0x56>
 800b76a:	0798      	lsls	r0, r3, #30
 800b76c:	bf49      	itett	mi
 800b76e:	085b      	lsrmi	r3, r3, #1
 800b770:	089b      	lsrpl	r3, r3, #2
 800b772:	2001      	movmi	r0, #1
 800b774:	600b      	strmi	r3, [r1, #0]
 800b776:	bf5c      	itt	pl
 800b778:	600b      	strpl	r3, [r1, #0]
 800b77a:	2002      	movpl	r0, #2
 800b77c:	4770      	bx	lr
 800b77e:	b298      	uxth	r0, r3
 800b780:	b9a8      	cbnz	r0, 800b7ae <__lo0bits+0x52>
 800b782:	0c1b      	lsrs	r3, r3, #16
 800b784:	2010      	movs	r0, #16
 800b786:	b2da      	uxtb	r2, r3
 800b788:	b90a      	cbnz	r2, 800b78e <__lo0bits+0x32>
 800b78a:	3008      	adds	r0, #8
 800b78c:	0a1b      	lsrs	r3, r3, #8
 800b78e:	071a      	lsls	r2, r3, #28
 800b790:	bf04      	itt	eq
 800b792:	091b      	lsreq	r3, r3, #4
 800b794:	3004      	addeq	r0, #4
 800b796:	079a      	lsls	r2, r3, #30
 800b798:	bf04      	itt	eq
 800b79a:	089b      	lsreq	r3, r3, #2
 800b79c:	3002      	addeq	r0, #2
 800b79e:	07da      	lsls	r2, r3, #31
 800b7a0:	d403      	bmi.n	800b7aa <__lo0bits+0x4e>
 800b7a2:	085b      	lsrs	r3, r3, #1
 800b7a4:	f100 0001 	add.w	r0, r0, #1
 800b7a8:	d005      	beq.n	800b7b6 <__lo0bits+0x5a>
 800b7aa:	600b      	str	r3, [r1, #0]
 800b7ac:	4770      	bx	lr
 800b7ae:	4610      	mov	r0, r2
 800b7b0:	e7e9      	b.n	800b786 <__lo0bits+0x2a>
 800b7b2:	2000      	movs	r0, #0
 800b7b4:	4770      	bx	lr
 800b7b6:	2020      	movs	r0, #32
 800b7b8:	4770      	bx	lr
	...

0800b7bc <__i2b>:
 800b7bc:	b510      	push	{r4, lr}
 800b7be:	460c      	mov	r4, r1
 800b7c0:	2101      	movs	r1, #1
 800b7c2:	f7ff feb9 	bl	800b538 <_Balloc>
 800b7c6:	4602      	mov	r2, r0
 800b7c8:	b928      	cbnz	r0, 800b7d6 <__i2b+0x1a>
 800b7ca:	4b05      	ldr	r3, [pc, #20]	; (800b7e0 <__i2b+0x24>)
 800b7cc:	4805      	ldr	r0, [pc, #20]	; (800b7e4 <__i2b+0x28>)
 800b7ce:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b7d2:	f000 fdff 	bl	800c3d4 <__assert_func>
 800b7d6:	2301      	movs	r3, #1
 800b7d8:	6144      	str	r4, [r0, #20]
 800b7da:	6103      	str	r3, [r0, #16]
 800b7dc:	bd10      	pop	{r4, pc}
 800b7de:	bf00      	nop
 800b7e0:	0800d898 	.word	0x0800d898
 800b7e4:	0800d924 	.word	0x0800d924

0800b7e8 <__multiply>:
 800b7e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7ec:	4691      	mov	r9, r2
 800b7ee:	690a      	ldr	r2, [r1, #16]
 800b7f0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b7f4:	429a      	cmp	r2, r3
 800b7f6:	bfb8      	it	lt
 800b7f8:	460b      	movlt	r3, r1
 800b7fa:	460c      	mov	r4, r1
 800b7fc:	bfbc      	itt	lt
 800b7fe:	464c      	movlt	r4, r9
 800b800:	4699      	movlt	r9, r3
 800b802:	6927      	ldr	r7, [r4, #16]
 800b804:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b808:	68a3      	ldr	r3, [r4, #8]
 800b80a:	6861      	ldr	r1, [r4, #4]
 800b80c:	eb07 060a 	add.w	r6, r7, sl
 800b810:	42b3      	cmp	r3, r6
 800b812:	b085      	sub	sp, #20
 800b814:	bfb8      	it	lt
 800b816:	3101      	addlt	r1, #1
 800b818:	f7ff fe8e 	bl	800b538 <_Balloc>
 800b81c:	b930      	cbnz	r0, 800b82c <__multiply+0x44>
 800b81e:	4602      	mov	r2, r0
 800b820:	4b44      	ldr	r3, [pc, #272]	; (800b934 <__multiply+0x14c>)
 800b822:	4845      	ldr	r0, [pc, #276]	; (800b938 <__multiply+0x150>)
 800b824:	f240 115d 	movw	r1, #349	; 0x15d
 800b828:	f000 fdd4 	bl	800c3d4 <__assert_func>
 800b82c:	f100 0514 	add.w	r5, r0, #20
 800b830:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b834:	462b      	mov	r3, r5
 800b836:	2200      	movs	r2, #0
 800b838:	4543      	cmp	r3, r8
 800b83a:	d321      	bcc.n	800b880 <__multiply+0x98>
 800b83c:	f104 0314 	add.w	r3, r4, #20
 800b840:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b844:	f109 0314 	add.w	r3, r9, #20
 800b848:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b84c:	9202      	str	r2, [sp, #8]
 800b84e:	1b3a      	subs	r2, r7, r4
 800b850:	3a15      	subs	r2, #21
 800b852:	f022 0203 	bic.w	r2, r2, #3
 800b856:	3204      	adds	r2, #4
 800b858:	f104 0115 	add.w	r1, r4, #21
 800b85c:	428f      	cmp	r7, r1
 800b85e:	bf38      	it	cc
 800b860:	2204      	movcc	r2, #4
 800b862:	9201      	str	r2, [sp, #4]
 800b864:	9a02      	ldr	r2, [sp, #8]
 800b866:	9303      	str	r3, [sp, #12]
 800b868:	429a      	cmp	r2, r3
 800b86a:	d80c      	bhi.n	800b886 <__multiply+0x9e>
 800b86c:	2e00      	cmp	r6, #0
 800b86e:	dd03      	ble.n	800b878 <__multiply+0x90>
 800b870:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b874:	2b00      	cmp	r3, #0
 800b876:	d05a      	beq.n	800b92e <__multiply+0x146>
 800b878:	6106      	str	r6, [r0, #16]
 800b87a:	b005      	add	sp, #20
 800b87c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b880:	f843 2b04 	str.w	r2, [r3], #4
 800b884:	e7d8      	b.n	800b838 <__multiply+0x50>
 800b886:	f8b3 a000 	ldrh.w	sl, [r3]
 800b88a:	f1ba 0f00 	cmp.w	sl, #0
 800b88e:	d024      	beq.n	800b8da <__multiply+0xf2>
 800b890:	f104 0e14 	add.w	lr, r4, #20
 800b894:	46a9      	mov	r9, r5
 800b896:	f04f 0c00 	mov.w	ip, #0
 800b89a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b89e:	f8d9 1000 	ldr.w	r1, [r9]
 800b8a2:	fa1f fb82 	uxth.w	fp, r2
 800b8a6:	b289      	uxth	r1, r1
 800b8a8:	fb0a 110b 	mla	r1, sl, fp, r1
 800b8ac:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b8b0:	f8d9 2000 	ldr.w	r2, [r9]
 800b8b4:	4461      	add	r1, ip
 800b8b6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b8ba:	fb0a c20b 	mla	r2, sl, fp, ip
 800b8be:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b8c2:	b289      	uxth	r1, r1
 800b8c4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b8c8:	4577      	cmp	r7, lr
 800b8ca:	f849 1b04 	str.w	r1, [r9], #4
 800b8ce:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b8d2:	d8e2      	bhi.n	800b89a <__multiply+0xb2>
 800b8d4:	9a01      	ldr	r2, [sp, #4]
 800b8d6:	f845 c002 	str.w	ip, [r5, r2]
 800b8da:	9a03      	ldr	r2, [sp, #12]
 800b8dc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b8e0:	3304      	adds	r3, #4
 800b8e2:	f1b9 0f00 	cmp.w	r9, #0
 800b8e6:	d020      	beq.n	800b92a <__multiply+0x142>
 800b8e8:	6829      	ldr	r1, [r5, #0]
 800b8ea:	f104 0c14 	add.w	ip, r4, #20
 800b8ee:	46ae      	mov	lr, r5
 800b8f0:	f04f 0a00 	mov.w	sl, #0
 800b8f4:	f8bc b000 	ldrh.w	fp, [ip]
 800b8f8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b8fc:	fb09 220b 	mla	r2, r9, fp, r2
 800b900:	4492      	add	sl, r2
 800b902:	b289      	uxth	r1, r1
 800b904:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b908:	f84e 1b04 	str.w	r1, [lr], #4
 800b90c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b910:	f8be 1000 	ldrh.w	r1, [lr]
 800b914:	0c12      	lsrs	r2, r2, #16
 800b916:	fb09 1102 	mla	r1, r9, r2, r1
 800b91a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b91e:	4567      	cmp	r7, ip
 800b920:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b924:	d8e6      	bhi.n	800b8f4 <__multiply+0x10c>
 800b926:	9a01      	ldr	r2, [sp, #4]
 800b928:	50a9      	str	r1, [r5, r2]
 800b92a:	3504      	adds	r5, #4
 800b92c:	e79a      	b.n	800b864 <__multiply+0x7c>
 800b92e:	3e01      	subs	r6, #1
 800b930:	e79c      	b.n	800b86c <__multiply+0x84>
 800b932:	bf00      	nop
 800b934:	0800d898 	.word	0x0800d898
 800b938:	0800d924 	.word	0x0800d924

0800b93c <__pow5mult>:
 800b93c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b940:	4615      	mov	r5, r2
 800b942:	f012 0203 	ands.w	r2, r2, #3
 800b946:	4606      	mov	r6, r0
 800b948:	460f      	mov	r7, r1
 800b94a:	d007      	beq.n	800b95c <__pow5mult+0x20>
 800b94c:	4c25      	ldr	r4, [pc, #148]	; (800b9e4 <__pow5mult+0xa8>)
 800b94e:	3a01      	subs	r2, #1
 800b950:	2300      	movs	r3, #0
 800b952:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b956:	f7ff fe51 	bl	800b5fc <__multadd>
 800b95a:	4607      	mov	r7, r0
 800b95c:	10ad      	asrs	r5, r5, #2
 800b95e:	d03d      	beq.n	800b9dc <__pow5mult+0xa0>
 800b960:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b962:	b97c      	cbnz	r4, 800b984 <__pow5mult+0x48>
 800b964:	2010      	movs	r0, #16
 800b966:	f7ff fdcd 	bl	800b504 <malloc>
 800b96a:	4602      	mov	r2, r0
 800b96c:	6270      	str	r0, [r6, #36]	; 0x24
 800b96e:	b928      	cbnz	r0, 800b97c <__pow5mult+0x40>
 800b970:	4b1d      	ldr	r3, [pc, #116]	; (800b9e8 <__pow5mult+0xac>)
 800b972:	481e      	ldr	r0, [pc, #120]	; (800b9ec <__pow5mult+0xb0>)
 800b974:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b978:	f000 fd2c 	bl	800c3d4 <__assert_func>
 800b97c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b980:	6004      	str	r4, [r0, #0]
 800b982:	60c4      	str	r4, [r0, #12]
 800b984:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b988:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b98c:	b94c      	cbnz	r4, 800b9a2 <__pow5mult+0x66>
 800b98e:	f240 2171 	movw	r1, #625	; 0x271
 800b992:	4630      	mov	r0, r6
 800b994:	f7ff ff12 	bl	800b7bc <__i2b>
 800b998:	2300      	movs	r3, #0
 800b99a:	f8c8 0008 	str.w	r0, [r8, #8]
 800b99e:	4604      	mov	r4, r0
 800b9a0:	6003      	str	r3, [r0, #0]
 800b9a2:	f04f 0900 	mov.w	r9, #0
 800b9a6:	07eb      	lsls	r3, r5, #31
 800b9a8:	d50a      	bpl.n	800b9c0 <__pow5mult+0x84>
 800b9aa:	4639      	mov	r1, r7
 800b9ac:	4622      	mov	r2, r4
 800b9ae:	4630      	mov	r0, r6
 800b9b0:	f7ff ff1a 	bl	800b7e8 <__multiply>
 800b9b4:	4639      	mov	r1, r7
 800b9b6:	4680      	mov	r8, r0
 800b9b8:	4630      	mov	r0, r6
 800b9ba:	f7ff fdfd 	bl	800b5b8 <_Bfree>
 800b9be:	4647      	mov	r7, r8
 800b9c0:	106d      	asrs	r5, r5, #1
 800b9c2:	d00b      	beq.n	800b9dc <__pow5mult+0xa0>
 800b9c4:	6820      	ldr	r0, [r4, #0]
 800b9c6:	b938      	cbnz	r0, 800b9d8 <__pow5mult+0x9c>
 800b9c8:	4622      	mov	r2, r4
 800b9ca:	4621      	mov	r1, r4
 800b9cc:	4630      	mov	r0, r6
 800b9ce:	f7ff ff0b 	bl	800b7e8 <__multiply>
 800b9d2:	6020      	str	r0, [r4, #0]
 800b9d4:	f8c0 9000 	str.w	r9, [r0]
 800b9d8:	4604      	mov	r4, r0
 800b9da:	e7e4      	b.n	800b9a6 <__pow5mult+0x6a>
 800b9dc:	4638      	mov	r0, r7
 800b9de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b9e2:	bf00      	nop
 800b9e4:	0800da70 	.word	0x0800da70
 800b9e8:	0800d826 	.word	0x0800d826
 800b9ec:	0800d924 	.word	0x0800d924

0800b9f0 <__lshift>:
 800b9f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b9f4:	460c      	mov	r4, r1
 800b9f6:	6849      	ldr	r1, [r1, #4]
 800b9f8:	6923      	ldr	r3, [r4, #16]
 800b9fa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b9fe:	68a3      	ldr	r3, [r4, #8]
 800ba00:	4607      	mov	r7, r0
 800ba02:	4691      	mov	r9, r2
 800ba04:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ba08:	f108 0601 	add.w	r6, r8, #1
 800ba0c:	42b3      	cmp	r3, r6
 800ba0e:	db0b      	blt.n	800ba28 <__lshift+0x38>
 800ba10:	4638      	mov	r0, r7
 800ba12:	f7ff fd91 	bl	800b538 <_Balloc>
 800ba16:	4605      	mov	r5, r0
 800ba18:	b948      	cbnz	r0, 800ba2e <__lshift+0x3e>
 800ba1a:	4602      	mov	r2, r0
 800ba1c:	4b2a      	ldr	r3, [pc, #168]	; (800bac8 <__lshift+0xd8>)
 800ba1e:	482b      	ldr	r0, [pc, #172]	; (800bacc <__lshift+0xdc>)
 800ba20:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ba24:	f000 fcd6 	bl	800c3d4 <__assert_func>
 800ba28:	3101      	adds	r1, #1
 800ba2a:	005b      	lsls	r3, r3, #1
 800ba2c:	e7ee      	b.n	800ba0c <__lshift+0x1c>
 800ba2e:	2300      	movs	r3, #0
 800ba30:	f100 0114 	add.w	r1, r0, #20
 800ba34:	f100 0210 	add.w	r2, r0, #16
 800ba38:	4618      	mov	r0, r3
 800ba3a:	4553      	cmp	r3, sl
 800ba3c:	db37      	blt.n	800baae <__lshift+0xbe>
 800ba3e:	6920      	ldr	r0, [r4, #16]
 800ba40:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ba44:	f104 0314 	add.w	r3, r4, #20
 800ba48:	f019 091f 	ands.w	r9, r9, #31
 800ba4c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ba50:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800ba54:	d02f      	beq.n	800bab6 <__lshift+0xc6>
 800ba56:	f1c9 0e20 	rsb	lr, r9, #32
 800ba5a:	468a      	mov	sl, r1
 800ba5c:	f04f 0c00 	mov.w	ip, #0
 800ba60:	681a      	ldr	r2, [r3, #0]
 800ba62:	fa02 f209 	lsl.w	r2, r2, r9
 800ba66:	ea42 020c 	orr.w	r2, r2, ip
 800ba6a:	f84a 2b04 	str.w	r2, [sl], #4
 800ba6e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba72:	4298      	cmp	r0, r3
 800ba74:	fa22 fc0e 	lsr.w	ip, r2, lr
 800ba78:	d8f2      	bhi.n	800ba60 <__lshift+0x70>
 800ba7a:	1b03      	subs	r3, r0, r4
 800ba7c:	3b15      	subs	r3, #21
 800ba7e:	f023 0303 	bic.w	r3, r3, #3
 800ba82:	3304      	adds	r3, #4
 800ba84:	f104 0215 	add.w	r2, r4, #21
 800ba88:	4290      	cmp	r0, r2
 800ba8a:	bf38      	it	cc
 800ba8c:	2304      	movcc	r3, #4
 800ba8e:	f841 c003 	str.w	ip, [r1, r3]
 800ba92:	f1bc 0f00 	cmp.w	ip, #0
 800ba96:	d001      	beq.n	800ba9c <__lshift+0xac>
 800ba98:	f108 0602 	add.w	r6, r8, #2
 800ba9c:	3e01      	subs	r6, #1
 800ba9e:	4638      	mov	r0, r7
 800baa0:	612e      	str	r6, [r5, #16]
 800baa2:	4621      	mov	r1, r4
 800baa4:	f7ff fd88 	bl	800b5b8 <_Bfree>
 800baa8:	4628      	mov	r0, r5
 800baaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800baae:	f842 0f04 	str.w	r0, [r2, #4]!
 800bab2:	3301      	adds	r3, #1
 800bab4:	e7c1      	b.n	800ba3a <__lshift+0x4a>
 800bab6:	3904      	subs	r1, #4
 800bab8:	f853 2b04 	ldr.w	r2, [r3], #4
 800babc:	f841 2f04 	str.w	r2, [r1, #4]!
 800bac0:	4298      	cmp	r0, r3
 800bac2:	d8f9      	bhi.n	800bab8 <__lshift+0xc8>
 800bac4:	e7ea      	b.n	800ba9c <__lshift+0xac>
 800bac6:	bf00      	nop
 800bac8:	0800d898 	.word	0x0800d898
 800bacc:	0800d924 	.word	0x0800d924

0800bad0 <__mcmp>:
 800bad0:	b530      	push	{r4, r5, lr}
 800bad2:	6902      	ldr	r2, [r0, #16]
 800bad4:	690c      	ldr	r4, [r1, #16]
 800bad6:	1b12      	subs	r2, r2, r4
 800bad8:	d10e      	bne.n	800baf8 <__mcmp+0x28>
 800bada:	f100 0314 	add.w	r3, r0, #20
 800bade:	3114      	adds	r1, #20
 800bae0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800bae4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bae8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800baec:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800baf0:	42a5      	cmp	r5, r4
 800baf2:	d003      	beq.n	800bafc <__mcmp+0x2c>
 800baf4:	d305      	bcc.n	800bb02 <__mcmp+0x32>
 800baf6:	2201      	movs	r2, #1
 800baf8:	4610      	mov	r0, r2
 800bafa:	bd30      	pop	{r4, r5, pc}
 800bafc:	4283      	cmp	r3, r0
 800bafe:	d3f3      	bcc.n	800bae8 <__mcmp+0x18>
 800bb00:	e7fa      	b.n	800baf8 <__mcmp+0x28>
 800bb02:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bb06:	e7f7      	b.n	800baf8 <__mcmp+0x28>

0800bb08 <__mdiff>:
 800bb08:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb0c:	460c      	mov	r4, r1
 800bb0e:	4606      	mov	r6, r0
 800bb10:	4611      	mov	r1, r2
 800bb12:	4620      	mov	r0, r4
 800bb14:	4690      	mov	r8, r2
 800bb16:	f7ff ffdb 	bl	800bad0 <__mcmp>
 800bb1a:	1e05      	subs	r5, r0, #0
 800bb1c:	d110      	bne.n	800bb40 <__mdiff+0x38>
 800bb1e:	4629      	mov	r1, r5
 800bb20:	4630      	mov	r0, r6
 800bb22:	f7ff fd09 	bl	800b538 <_Balloc>
 800bb26:	b930      	cbnz	r0, 800bb36 <__mdiff+0x2e>
 800bb28:	4b3a      	ldr	r3, [pc, #232]	; (800bc14 <__mdiff+0x10c>)
 800bb2a:	4602      	mov	r2, r0
 800bb2c:	f240 2132 	movw	r1, #562	; 0x232
 800bb30:	4839      	ldr	r0, [pc, #228]	; (800bc18 <__mdiff+0x110>)
 800bb32:	f000 fc4f 	bl	800c3d4 <__assert_func>
 800bb36:	2301      	movs	r3, #1
 800bb38:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bb3c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb40:	bfa4      	itt	ge
 800bb42:	4643      	movge	r3, r8
 800bb44:	46a0      	movge	r8, r4
 800bb46:	4630      	mov	r0, r6
 800bb48:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bb4c:	bfa6      	itte	ge
 800bb4e:	461c      	movge	r4, r3
 800bb50:	2500      	movge	r5, #0
 800bb52:	2501      	movlt	r5, #1
 800bb54:	f7ff fcf0 	bl	800b538 <_Balloc>
 800bb58:	b920      	cbnz	r0, 800bb64 <__mdiff+0x5c>
 800bb5a:	4b2e      	ldr	r3, [pc, #184]	; (800bc14 <__mdiff+0x10c>)
 800bb5c:	4602      	mov	r2, r0
 800bb5e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800bb62:	e7e5      	b.n	800bb30 <__mdiff+0x28>
 800bb64:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800bb68:	6926      	ldr	r6, [r4, #16]
 800bb6a:	60c5      	str	r5, [r0, #12]
 800bb6c:	f104 0914 	add.w	r9, r4, #20
 800bb70:	f108 0514 	add.w	r5, r8, #20
 800bb74:	f100 0e14 	add.w	lr, r0, #20
 800bb78:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800bb7c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800bb80:	f108 0210 	add.w	r2, r8, #16
 800bb84:	46f2      	mov	sl, lr
 800bb86:	2100      	movs	r1, #0
 800bb88:	f859 3b04 	ldr.w	r3, [r9], #4
 800bb8c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800bb90:	fa1f f883 	uxth.w	r8, r3
 800bb94:	fa11 f18b 	uxtah	r1, r1, fp
 800bb98:	0c1b      	lsrs	r3, r3, #16
 800bb9a:	eba1 0808 	sub.w	r8, r1, r8
 800bb9e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bba2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800bba6:	fa1f f888 	uxth.w	r8, r8
 800bbaa:	1419      	asrs	r1, r3, #16
 800bbac:	454e      	cmp	r6, r9
 800bbae:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800bbb2:	f84a 3b04 	str.w	r3, [sl], #4
 800bbb6:	d8e7      	bhi.n	800bb88 <__mdiff+0x80>
 800bbb8:	1b33      	subs	r3, r6, r4
 800bbba:	3b15      	subs	r3, #21
 800bbbc:	f023 0303 	bic.w	r3, r3, #3
 800bbc0:	3304      	adds	r3, #4
 800bbc2:	3415      	adds	r4, #21
 800bbc4:	42a6      	cmp	r6, r4
 800bbc6:	bf38      	it	cc
 800bbc8:	2304      	movcc	r3, #4
 800bbca:	441d      	add	r5, r3
 800bbcc:	4473      	add	r3, lr
 800bbce:	469e      	mov	lr, r3
 800bbd0:	462e      	mov	r6, r5
 800bbd2:	4566      	cmp	r6, ip
 800bbd4:	d30e      	bcc.n	800bbf4 <__mdiff+0xec>
 800bbd6:	f10c 0203 	add.w	r2, ip, #3
 800bbda:	1b52      	subs	r2, r2, r5
 800bbdc:	f022 0203 	bic.w	r2, r2, #3
 800bbe0:	3d03      	subs	r5, #3
 800bbe2:	45ac      	cmp	ip, r5
 800bbe4:	bf38      	it	cc
 800bbe6:	2200      	movcc	r2, #0
 800bbe8:	441a      	add	r2, r3
 800bbea:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800bbee:	b17b      	cbz	r3, 800bc10 <__mdiff+0x108>
 800bbf0:	6107      	str	r7, [r0, #16]
 800bbf2:	e7a3      	b.n	800bb3c <__mdiff+0x34>
 800bbf4:	f856 8b04 	ldr.w	r8, [r6], #4
 800bbf8:	fa11 f288 	uxtah	r2, r1, r8
 800bbfc:	1414      	asrs	r4, r2, #16
 800bbfe:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800bc02:	b292      	uxth	r2, r2
 800bc04:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800bc08:	f84e 2b04 	str.w	r2, [lr], #4
 800bc0c:	1421      	asrs	r1, r4, #16
 800bc0e:	e7e0      	b.n	800bbd2 <__mdiff+0xca>
 800bc10:	3f01      	subs	r7, #1
 800bc12:	e7ea      	b.n	800bbea <__mdiff+0xe2>
 800bc14:	0800d898 	.word	0x0800d898
 800bc18:	0800d924 	.word	0x0800d924

0800bc1c <__ulp>:
 800bc1c:	b082      	sub	sp, #8
 800bc1e:	ed8d 0b00 	vstr	d0, [sp]
 800bc22:	9b01      	ldr	r3, [sp, #4]
 800bc24:	4912      	ldr	r1, [pc, #72]	; (800bc70 <__ulp+0x54>)
 800bc26:	4019      	ands	r1, r3
 800bc28:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800bc2c:	2900      	cmp	r1, #0
 800bc2e:	dd05      	ble.n	800bc3c <__ulp+0x20>
 800bc30:	2200      	movs	r2, #0
 800bc32:	460b      	mov	r3, r1
 800bc34:	ec43 2b10 	vmov	d0, r2, r3
 800bc38:	b002      	add	sp, #8
 800bc3a:	4770      	bx	lr
 800bc3c:	4249      	negs	r1, r1
 800bc3e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800bc42:	ea4f 5021 	mov.w	r0, r1, asr #20
 800bc46:	f04f 0200 	mov.w	r2, #0
 800bc4a:	f04f 0300 	mov.w	r3, #0
 800bc4e:	da04      	bge.n	800bc5a <__ulp+0x3e>
 800bc50:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800bc54:	fa41 f300 	asr.w	r3, r1, r0
 800bc58:	e7ec      	b.n	800bc34 <__ulp+0x18>
 800bc5a:	f1a0 0114 	sub.w	r1, r0, #20
 800bc5e:	291e      	cmp	r1, #30
 800bc60:	bfda      	itte	le
 800bc62:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800bc66:	fa20 f101 	lsrle.w	r1, r0, r1
 800bc6a:	2101      	movgt	r1, #1
 800bc6c:	460a      	mov	r2, r1
 800bc6e:	e7e1      	b.n	800bc34 <__ulp+0x18>
 800bc70:	7ff00000 	.word	0x7ff00000

0800bc74 <__b2d>:
 800bc74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc76:	6905      	ldr	r5, [r0, #16]
 800bc78:	f100 0714 	add.w	r7, r0, #20
 800bc7c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800bc80:	1f2e      	subs	r6, r5, #4
 800bc82:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800bc86:	4620      	mov	r0, r4
 800bc88:	f7ff fd48 	bl	800b71c <__hi0bits>
 800bc8c:	f1c0 0320 	rsb	r3, r0, #32
 800bc90:	280a      	cmp	r0, #10
 800bc92:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800bd10 <__b2d+0x9c>
 800bc96:	600b      	str	r3, [r1, #0]
 800bc98:	dc14      	bgt.n	800bcc4 <__b2d+0x50>
 800bc9a:	f1c0 0e0b 	rsb	lr, r0, #11
 800bc9e:	fa24 f10e 	lsr.w	r1, r4, lr
 800bca2:	42b7      	cmp	r7, r6
 800bca4:	ea41 030c 	orr.w	r3, r1, ip
 800bca8:	bf34      	ite	cc
 800bcaa:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800bcae:	2100      	movcs	r1, #0
 800bcb0:	3015      	adds	r0, #21
 800bcb2:	fa04 f000 	lsl.w	r0, r4, r0
 800bcb6:	fa21 f10e 	lsr.w	r1, r1, lr
 800bcba:	ea40 0201 	orr.w	r2, r0, r1
 800bcbe:	ec43 2b10 	vmov	d0, r2, r3
 800bcc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bcc4:	42b7      	cmp	r7, r6
 800bcc6:	bf3a      	itte	cc
 800bcc8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800bccc:	f1a5 0608 	subcc.w	r6, r5, #8
 800bcd0:	2100      	movcs	r1, #0
 800bcd2:	380b      	subs	r0, #11
 800bcd4:	d017      	beq.n	800bd06 <__b2d+0x92>
 800bcd6:	f1c0 0c20 	rsb	ip, r0, #32
 800bcda:	fa04 f500 	lsl.w	r5, r4, r0
 800bcde:	42be      	cmp	r6, r7
 800bce0:	fa21 f40c 	lsr.w	r4, r1, ip
 800bce4:	ea45 0504 	orr.w	r5, r5, r4
 800bce8:	bf8c      	ite	hi
 800bcea:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800bcee:	2400      	movls	r4, #0
 800bcf0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800bcf4:	fa01 f000 	lsl.w	r0, r1, r0
 800bcf8:	fa24 f40c 	lsr.w	r4, r4, ip
 800bcfc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800bd00:	ea40 0204 	orr.w	r2, r0, r4
 800bd04:	e7db      	b.n	800bcbe <__b2d+0x4a>
 800bd06:	ea44 030c 	orr.w	r3, r4, ip
 800bd0a:	460a      	mov	r2, r1
 800bd0c:	e7d7      	b.n	800bcbe <__b2d+0x4a>
 800bd0e:	bf00      	nop
 800bd10:	3ff00000 	.word	0x3ff00000

0800bd14 <__d2b>:
 800bd14:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bd18:	4689      	mov	r9, r1
 800bd1a:	2101      	movs	r1, #1
 800bd1c:	ec57 6b10 	vmov	r6, r7, d0
 800bd20:	4690      	mov	r8, r2
 800bd22:	f7ff fc09 	bl	800b538 <_Balloc>
 800bd26:	4604      	mov	r4, r0
 800bd28:	b930      	cbnz	r0, 800bd38 <__d2b+0x24>
 800bd2a:	4602      	mov	r2, r0
 800bd2c:	4b25      	ldr	r3, [pc, #148]	; (800bdc4 <__d2b+0xb0>)
 800bd2e:	4826      	ldr	r0, [pc, #152]	; (800bdc8 <__d2b+0xb4>)
 800bd30:	f240 310a 	movw	r1, #778	; 0x30a
 800bd34:	f000 fb4e 	bl	800c3d4 <__assert_func>
 800bd38:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800bd3c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bd40:	bb35      	cbnz	r5, 800bd90 <__d2b+0x7c>
 800bd42:	2e00      	cmp	r6, #0
 800bd44:	9301      	str	r3, [sp, #4]
 800bd46:	d028      	beq.n	800bd9a <__d2b+0x86>
 800bd48:	4668      	mov	r0, sp
 800bd4a:	9600      	str	r6, [sp, #0]
 800bd4c:	f7ff fd06 	bl	800b75c <__lo0bits>
 800bd50:	9900      	ldr	r1, [sp, #0]
 800bd52:	b300      	cbz	r0, 800bd96 <__d2b+0x82>
 800bd54:	9a01      	ldr	r2, [sp, #4]
 800bd56:	f1c0 0320 	rsb	r3, r0, #32
 800bd5a:	fa02 f303 	lsl.w	r3, r2, r3
 800bd5e:	430b      	orrs	r3, r1
 800bd60:	40c2      	lsrs	r2, r0
 800bd62:	6163      	str	r3, [r4, #20]
 800bd64:	9201      	str	r2, [sp, #4]
 800bd66:	9b01      	ldr	r3, [sp, #4]
 800bd68:	61a3      	str	r3, [r4, #24]
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	bf14      	ite	ne
 800bd6e:	2202      	movne	r2, #2
 800bd70:	2201      	moveq	r2, #1
 800bd72:	6122      	str	r2, [r4, #16]
 800bd74:	b1d5      	cbz	r5, 800bdac <__d2b+0x98>
 800bd76:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bd7a:	4405      	add	r5, r0
 800bd7c:	f8c9 5000 	str.w	r5, [r9]
 800bd80:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bd84:	f8c8 0000 	str.w	r0, [r8]
 800bd88:	4620      	mov	r0, r4
 800bd8a:	b003      	add	sp, #12
 800bd8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bd90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bd94:	e7d5      	b.n	800bd42 <__d2b+0x2e>
 800bd96:	6161      	str	r1, [r4, #20]
 800bd98:	e7e5      	b.n	800bd66 <__d2b+0x52>
 800bd9a:	a801      	add	r0, sp, #4
 800bd9c:	f7ff fcde 	bl	800b75c <__lo0bits>
 800bda0:	9b01      	ldr	r3, [sp, #4]
 800bda2:	6163      	str	r3, [r4, #20]
 800bda4:	2201      	movs	r2, #1
 800bda6:	6122      	str	r2, [r4, #16]
 800bda8:	3020      	adds	r0, #32
 800bdaa:	e7e3      	b.n	800bd74 <__d2b+0x60>
 800bdac:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bdb0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bdb4:	f8c9 0000 	str.w	r0, [r9]
 800bdb8:	6918      	ldr	r0, [r3, #16]
 800bdba:	f7ff fcaf 	bl	800b71c <__hi0bits>
 800bdbe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bdc2:	e7df      	b.n	800bd84 <__d2b+0x70>
 800bdc4:	0800d898 	.word	0x0800d898
 800bdc8:	0800d924 	.word	0x0800d924

0800bdcc <__ratio>:
 800bdcc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdd0:	4688      	mov	r8, r1
 800bdd2:	4669      	mov	r1, sp
 800bdd4:	4681      	mov	r9, r0
 800bdd6:	f7ff ff4d 	bl	800bc74 <__b2d>
 800bdda:	a901      	add	r1, sp, #4
 800bddc:	4640      	mov	r0, r8
 800bdde:	ec55 4b10 	vmov	r4, r5, d0
 800bde2:	f7ff ff47 	bl	800bc74 <__b2d>
 800bde6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800bdea:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800bdee:	eba3 0c02 	sub.w	ip, r3, r2
 800bdf2:	e9dd 3200 	ldrd	r3, r2, [sp]
 800bdf6:	1a9b      	subs	r3, r3, r2
 800bdf8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800bdfc:	ec51 0b10 	vmov	r0, r1, d0
 800be00:	2b00      	cmp	r3, #0
 800be02:	bfd6      	itet	le
 800be04:	460a      	movle	r2, r1
 800be06:	462a      	movgt	r2, r5
 800be08:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800be0c:	468b      	mov	fp, r1
 800be0e:	462f      	mov	r7, r5
 800be10:	bfd4      	ite	le
 800be12:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800be16:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800be1a:	4620      	mov	r0, r4
 800be1c:	ee10 2a10 	vmov	r2, s0
 800be20:	465b      	mov	r3, fp
 800be22:	4639      	mov	r1, r7
 800be24:	f7f4 fd12 	bl	800084c <__aeabi_ddiv>
 800be28:	ec41 0b10 	vmov	d0, r0, r1
 800be2c:	b003      	add	sp, #12
 800be2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800be32 <__copybits>:
 800be32:	3901      	subs	r1, #1
 800be34:	b570      	push	{r4, r5, r6, lr}
 800be36:	1149      	asrs	r1, r1, #5
 800be38:	6914      	ldr	r4, [r2, #16]
 800be3a:	3101      	adds	r1, #1
 800be3c:	f102 0314 	add.w	r3, r2, #20
 800be40:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800be44:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800be48:	1f05      	subs	r5, r0, #4
 800be4a:	42a3      	cmp	r3, r4
 800be4c:	d30c      	bcc.n	800be68 <__copybits+0x36>
 800be4e:	1aa3      	subs	r3, r4, r2
 800be50:	3b11      	subs	r3, #17
 800be52:	f023 0303 	bic.w	r3, r3, #3
 800be56:	3211      	adds	r2, #17
 800be58:	42a2      	cmp	r2, r4
 800be5a:	bf88      	it	hi
 800be5c:	2300      	movhi	r3, #0
 800be5e:	4418      	add	r0, r3
 800be60:	2300      	movs	r3, #0
 800be62:	4288      	cmp	r0, r1
 800be64:	d305      	bcc.n	800be72 <__copybits+0x40>
 800be66:	bd70      	pop	{r4, r5, r6, pc}
 800be68:	f853 6b04 	ldr.w	r6, [r3], #4
 800be6c:	f845 6f04 	str.w	r6, [r5, #4]!
 800be70:	e7eb      	b.n	800be4a <__copybits+0x18>
 800be72:	f840 3b04 	str.w	r3, [r0], #4
 800be76:	e7f4      	b.n	800be62 <__copybits+0x30>

0800be78 <__any_on>:
 800be78:	f100 0214 	add.w	r2, r0, #20
 800be7c:	6900      	ldr	r0, [r0, #16]
 800be7e:	114b      	asrs	r3, r1, #5
 800be80:	4298      	cmp	r0, r3
 800be82:	b510      	push	{r4, lr}
 800be84:	db11      	blt.n	800beaa <__any_on+0x32>
 800be86:	dd0a      	ble.n	800be9e <__any_on+0x26>
 800be88:	f011 011f 	ands.w	r1, r1, #31
 800be8c:	d007      	beq.n	800be9e <__any_on+0x26>
 800be8e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800be92:	fa24 f001 	lsr.w	r0, r4, r1
 800be96:	fa00 f101 	lsl.w	r1, r0, r1
 800be9a:	428c      	cmp	r4, r1
 800be9c:	d10b      	bne.n	800beb6 <__any_on+0x3e>
 800be9e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bea2:	4293      	cmp	r3, r2
 800bea4:	d803      	bhi.n	800beae <__any_on+0x36>
 800bea6:	2000      	movs	r0, #0
 800bea8:	bd10      	pop	{r4, pc}
 800beaa:	4603      	mov	r3, r0
 800beac:	e7f7      	b.n	800be9e <__any_on+0x26>
 800beae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800beb2:	2900      	cmp	r1, #0
 800beb4:	d0f5      	beq.n	800bea2 <__any_on+0x2a>
 800beb6:	2001      	movs	r0, #1
 800beb8:	e7f6      	b.n	800bea8 <__any_on+0x30>

0800beba <_calloc_r>:
 800beba:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bebc:	fba1 2402 	umull	r2, r4, r1, r2
 800bec0:	b94c      	cbnz	r4, 800bed6 <_calloc_r+0x1c>
 800bec2:	4611      	mov	r1, r2
 800bec4:	9201      	str	r2, [sp, #4]
 800bec6:	f000 f87b 	bl	800bfc0 <_malloc_r>
 800beca:	9a01      	ldr	r2, [sp, #4]
 800becc:	4605      	mov	r5, r0
 800bece:	b930      	cbnz	r0, 800bede <_calloc_r+0x24>
 800bed0:	4628      	mov	r0, r5
 800bed2:	b003      	add	sp, #12
 800bed4:	bd30      	pop	{r4, r5, pc}
 800bed6:	220c      	movs	r2, #12
 800bed8:	6002      	str	r2, [r0, #0]
 800beda:	2500      	movs	r5, #0
 800bedc:	e7f8      	b.n	800bed0 <_calloc_r+0x16>
 800bede:	4621      	mov	r1, r4
 800bee0:	f7fc fbce 	bl	8008680 <memset>
 800bee4:	e7f4      	b.n	800bed0 <_calloc_r+0x16>
	...

0800bee8 <_free_r>:
 800bee8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800beea:	2900      	cmp	r1, #0
 800beec:	d044      	beq.n	800bf78 <_free_r+0x90>
 800beee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bef2:	9001      	str	r0, [sp, #4]
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	f1a1 0404 	sub.w	r4, r1, #4
 800befa:	bfb8      	it	lt
 800befc:	18e4      	addlt	r4, r4, r3
 800befe:	f000 fa99 	bl	800c434 <__malloc_lock>
 800bf02:	4a1e      	ldr	r2, [pc, #120]	; (800bf7c <_free_r+0x94>)
 800bf04:	9801      	ldr	r0, [sp, #4]
 800bf06:	6813      	ldr	r3, [r2, #0]
 800bf08:	b933      	cbnz	r3, 800bf18 <_free_r+0x30>
 800bf0a:	6063      	str	r3, [r4, #4]
 800bf0c:	6014      	str	r4, [r2, #0]
 800bf0e:	b003      	add	sp, #12
 800bf10:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bf14:	f000 ba94 	b.w	800c440 <__malloc_unlock>
 800bf18:	42a3      	cmp	r3, r4
 800bf1a:	d908      	bls.n	800bf2e <_free_r+0x46>
 800bf1c:	6825      	ldr	r5, [r4, #0]
 800bf1e:	1961      	adds	r1, r4, r5
 800bf20:	428b      	cmp	r3, r1
 800bf22:	bf01      	itttt	eq
 800bf24:	6819      	ldreq	r1, [r3, #0]
 800bf26:	685b      	ldreq	r3, [r3, #4]
 800bf28:	1949      	addeq	r1, r1, r5
 800bf2a:	6021      	streq	r1, [r4, #0]
 800bf2c:	e7ed      	b.n	800bf0a <_free_r+0x22>
 800bf2e:	461a      	mov	r2, r3
 800bf30:	685b      	ldr	r3, [r3, #4]
 800bf32:	b10b      	cbz	r3, 800bf38 <_free_r+0x50>
 800bf34:	42a3      	cmp	r3, r4
 800bf36:	d9fa      	bls.n	800bf2e <_free_r+0x46>
 800bf38:	6811      	ldr	r1, [r2, #0]
 800bf3a:	1855      	adds	r5, r2, r1
 800bf3c:	42a5      	cmp	r5, r4
 800bf3e:	d10b      	bne.n	800bf58 <_free_r+0x70>
 800bf40:	6824      	ldr	r4, [r4, #0]
 800bf42:	4421      	add	r1, r4
 800bf44:	1854      	adds	r4, r2, r1
 800bf46:	42a3      	cmp	r3, r4
 800bf48:	6011      	str	r1, [r2, #0]
 800bf4a:	d1e0      	bne.n	800bf0e <_free_r+0x26>
 800bf4c:	681c      	ldr	r4, [r3, #0]
 800bf4e:	685b      	ldr	r3, [r3, #4]
 800bf50:	6053      	str	r3, [r2, #4]
 800bf52:	4421      	add	r1, r4
 800bf54:	6011      	str	r1, [r2, #0]
 800bf56:	e7da      	b.n	800bf0e <_free_r+0x26>
 800bf58:	d902      	bls.n	800bf60 <_free_r+0x78>
 800bf5a:	230c      	movs	r3, #12
 800bf5c:	6003      	str	r3, [r0, #0]
 800bf5e:	e7d6      	b.n	800bf0e <_free_r+0x26>
 800bf60:	6825      	ldr	r5, [r4, #0]
 800bf62:	1961      	adds	r1, r4, r5
 800bf64:	428b      	cmp	r3, r1
 800bf66:	bf04      	itt	eq
 800bf68:	6819      	ldreq	r1, [r3, #0]
 800bf6a:	685b      	ldreq	r3, [r3, #4]
 800bf6c:	6063      	str	r3, [r4, #4]
 800bf6e:	bf04      	itt	eq
 800bf70:	1949      	addeq	r1, r1, r5
 800bf72:	6021      	streq	r1, [r4, #0]
 800bf74:	6054      	str	r4, [r2, #4]
 800bf76:	e7ca      	b.n	800bf0e <_free_r+0x26>
 800bf78:	b003      	add	sp, #12
 800bf7a:	bd30      	pop	{r4, r5, pc}
 800bf7c:	20013540 	.word	0x20013540

0800bf80 <sbrk_aligned>:
 800bf80:	b570      	push	{r4, r5, r6, lr}
 800bf82:	4e0e      	ldr	r6, [pc, #56]	; (800bfbc <sbrk_aligned+0x3c>)
 800bf84:	460c      	mov	r4, r1
 800bf86:	6831      	ldr	r1, [r6, #0]
 800bf88:	4605      	mov	r5, r0
 800bf8a:	b911      	cbnz	r1, 800bf92 <sbrk_aligned+0x12>
 800bf8c:	f000 f9f0 	bl	800c370 <_sbrk_r>
 800bf90:	6030      	str	r0, [r6, #0]
 800bf92:	4621      	mov	r1, r4
 800bf94:	4628      	mov	r0, r5
 800bf96:	f000 f9eb 	bl	800c370 <_sbrk_r>
 800bf9a:	1c43      	adds	r3, r0, #1
 800bf9c:	d00a      	beq.n	800bfb4 <sbrk_aligned+0x34>
 800bf9e:	1cc4      	adds	r4, r0, #3
 800bfa0:	f024 0403 	bic.w	r4, r4, #3
 800bfa4:	42a0      	cmp	r0, r4
 800bfa6:	d007      	beq.n	800bfb8 <sbrk_aligned+0x38>
 800bfa8:	1a21      	subs	r1, r4, r0
 800bfaa:	4628      	mov	r0, r5
 800bfac:	f000 f9e0 	bl	800c370 <_sbrk_r>
 800bfb0:	3001      	adds	r0, #1
 800bfb2:	d101      	bne.n	800bfb8 <sbrk_aligned+0x38>
 800bfb4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800bfb8:	4620      	mov	r0, r4
 800bfba:	bd70      	pop	{r4, r5, r6, pc}
 800bfbc:	20013544 	.word	0x20013544

0800bfc0 <_malloc_r>:
 800bfc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bfc4:	1ccd      	adds	r5, r1, #3
 800bfc6:	f025 0503 	bic.w	r5, r5, #3
 800bfca:	3508      	adds	r5, #8
 800bfcc:	2d0c      	cmp	r5, #12
 800bfce:	bf38      	it	cc
 800bfd0:	250c      	movcc	r5, #12
 800bfd2:	2d00      	cmp	r5, #0
 800bfd4:	4607      	mov	r7, r0
 800bfd6:	db01      	blt.n	800bfdc <_malloc_r+0x1c>
 800bfd8:	42a9      	cmp	r1, r5
 800bfda:	d905      	bls.n	800bfe8 <_malloc_r+0x28>
 800bfdc:	230c      	movs	r3, #12
 800bfde:	603b      	str	r3, [r7, #0]
 800bfe0:	2600      	movs	r6, #0
 800bfe2:	4630      	mov	r0, r6
 800bfe4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bfe8:	4e2e      	ldr	r6, [pc, #184]	; (800c0a4 <_malloc_r+0xe4>)
 800bfea:	f000 fa23 	bl	800c434 <__malloc_lock>
 800bfee:	6833      	ldr	r3, [r6, #0]
 800bff0:	461c      	mov	r4, r3
 800bff2:	bb34      	cbnz	r4, 800c042 <_malloc_r+0x82>
 800bff4:	4629      	mov	r1, r5
 800bff6:	4638      	mov	r0, r7
 800bff8:	f7ff ffc2 	bl	800bf80 <sbrk_aligned>
 800bffc:	1c43      	adds	r3, r0, #1
 800bffe:	4604      	mov	r4, r0
 800c000:	d14d      	bne.n	800c09e <_malloc_r+0xde>
 800c002:	6834      	ldr	r4, [r6, #0]
 800c004:	4626      	mov	r6, r4
 800c006:	2e00      	cmp	r6, #0
 800c008:	d140      	bne.n	800c08c <_malloc_r+0xcc>
 800c00a:	6823      	ldr	r3, [r4, #0]
 800c00c:	4631      	mov	r1, r6
 800c00e:	4638      	mov	r0, r7
 800c010:	eb04 0803 	add.w	r8, r4, r3
 800c014:	f000 f9ac 	bl	800c370 <_sbrk_r>
 800c018:	4580      	cmp	r8, r0
 800c01a:	d13a      	bne.n	800c092 <_malloc_r+0xd2>
 800c01c:	6821      	ldr	r1, [r4, #0]
 800c01e:	3503      	adds	r5, #3
 800c020:	1a6d      	subs	r5, r5, r1
 800c022:	f025 0503 	bic.w	r5, r5, #3
 800c026:	3508      	adds	r5, #8
 800c028:	2d0c      	cmp	r5, #12
 800c02a:	bf38      	it	cc
 800c02c:	250c      	movcc	r5, #12
 800c02e:	4629      	mov	r1, r5
 800c030:	4638      	mov	r0, r7
 800c032:	f7ff ffa5 	bl	800bf80 <sbrk_aligned>
 800c036:	3001      	adds	r0, #1
 800c038:	d02b      	beq.n	800c092 <_malloc_r+0xd2>
 800c03a:	6823      	ldr	r3, [r4, #0]
 800c03c:	442b      	add	r3, r5
 800c03e:	6023      	str	r3, [r4, #0]
 800c040:	e00e      	b.n	800c060 <_malloc_r+0xa0>
 800c042:	6822      	ldr	r2, [r4, #0]
 800c044:	1b52      	subs	r2, r2, r5
 800c046:	d41e      	bmi.n	800c086 <_malloc_r+0xc6>
 800c048:	2a0b      	cmp	r2, #11
 800c04a:	d916      	bls.n	800c07a <_malloc_r+0xba>
 800c04c:	1961      	adds	r1, r4, r5
 800c04e:	42a3      	cmp	r3, r4
 800c050:	6025      	str	r5, [r4, #0]
 800c052:	bf18      	it	ne
 800c054:	6059      	strne	r1, [r3, #4]
 800c056:	6863      	ldr	r3, [r4, #4]
 800c058:	bf08      	it	eq
 800c05a:	6031      	streq	r1, [r6, #0]
 800c05c:	5162      	str	r2, [r4, r5]
 800c05e:	604b      	str	r3, [r1, #4]
 800c060:	4638      	mov	r0, r7
 800c062:	f104 060b 	add.w	r6, r4, #11
 800c066:	f000 f9eb 	bl	800c440 <__malloc_unlock>
 800c06a:	f026 0607 	bic.w	r6, r6, #7
 800c06e:	1d23      	adds	r3, r4, #4
 800c070:	1af2      	subs	r2, r6, r3
 800c072:	d0b6      	beq.n	800bfe2 <_malloc_r+0x22>
 800c074:	1b9b      	subs	r3, r3, r6
 800c076:	50a3      	str	r3, [r4, r2]
 800c078:	e7b3      	b.n	800bfe2 <_malloc_r+0x22>
 800c07a:	6862      	ldr	r2, [r4, #4]
 800c07c:	42a3      	cmp	r3, r4
 800c07e:	bf0c      	ite	eq
 800c080:	6032      	streq	r2, [r6, #0]
 800c082:	605a      	strne	r2, [r3, #4]
 800c084:	e7ec      	b.n	800c060 <_malloc_r+0xa0>
 800c086:	4623      	mov	r3, r4
 800c088:	6864      	ldr	r4, [r4, #4]
 800c08a:	e7b2      	b.n	800bff2 <_malloc_r+0x32>
 800c08c:	4634      	mov	r4, r6
 800c08e:	6876      	ldr	r6, [r6, #4]
 800c090:	e7b9      	b.n	800c006 <_malloc_r+0x46>
 800c092:	230c      	movs	r3, #12
 800c094:	603b      	str	r3, [r7, #0]
 800c096:	4638      	mov	r0, r7
 800c098:	f000 f9d2 	bl	800c440 <__malloc_unlock>
 800c09c:	e7a1      	b.n	800bfe2 <_malloc_r+0x22>
 800c09e:	6025      	str	r5, [r4, #0]
 800c0a0:	e7de      	b.n	800c060 <_malloc_r+0xa0>
 800c0a2:	bf00      	nop
 800c0a4:	20013540 	.word	0x20013540

0800c0a8 <__ssputs_r>:
 800c0a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c0ac:	688e      	ldr	r6, [r1, #8]
 800c0ae:	429e      	cmp	r6, r3
 800c0b0:	4682      	mov	sl, r0
 800c0b2:	460c      	mov	r4, r1
 800c0b4:	4690      	mov	r8, r2
 800c0b6:	461f      	mov	r7, r3
 800c0b8:	d838      	bhi.n	800c12c <__ssputs_r+0x84>
 800c0ba:	898a      	ldrh	r2, [r1, #12]
 800c0bc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c0c0:	d032      	beq.n	800c128 <__ssputs_r+0x80>
 800c0c2:	6825      	ldr	r5, [r4, #0]
 800c0c4:	6909      	ldr	r1, [r1, #16]
 800c0c6:	eba5 0901 	sub.w	r9, r5, r1
 800c0ca:	6965      	ldr	r5, [r4, #20]
 800c0cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c0d0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c0d4:	3301      	adds	r3, #1
 800c0d6:	444b      	add	r3, r9
 800c0d8:	106d      	asrs	r5, r5, #1
 800c0da:	429d      	cmp	r5, r3
 800c0dc:	bf38      	it	cc
 800c0de:	461d      	movcc	r5, r3
 800c0e0:	0553      	lsls	r3, r2, #21
 800c0e2:	d531      	bpl.n	800c148 <__ssputs_r+0xa0>
 800c0e4:	4629      	mov	r1, r5
 800c0e6:	f7ff ff6b 	bl	800bfc0 <_malloc_r>
 800c0ea:	4606      	mov	r6, r0
 800c0ec:	b950      	cbnz	r0, 800c104 <__ssputs_r+0x5c>
 800c0ee:	230c      	movs	r3, #12
 800c0f0:	f8ca 3000 	str.w	r3, [sl]
 800c0f4:	89a3      	ldrh	r3, [r4, #12]
 800c0f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c0fa:	81a3      	strh	r3, [r4, #12]
 800c0fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c100:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c104:	6921      	ldr	r1, [r4, #16]
 800c106:	464a      	mov	r2, r9
 800c108:	f7fc fa92 	bl	8008630 <memcpy>
 800c10c:	89a3      	ldrh	r3, [r4, #12]
 800c10e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c112:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c116:	81a3      	strh	r3, [r4, #12]
 800c118:	6126      	str	r6, [r4, #16]
 800c11a:	6165      	str	r5, [r4, #20]
 800c11c:	444e      	add	r6, r9
 800c11e:	eba5 0509 	sub.w	r5, r5, r9
 800c122:	6026      	str	r6, [r4, #0]
 800c124:	60a5      	str	r5, [r4, #8]
 800c126:	463e      	mov	r6, r7
 800c128:	42be      	cmp	r6, r7
 800c12a:	d900      	bls.n	800c12e <__ssputs_r+0x86>
 800c12c:	463e      	mov	r6, r7
 800c12e:	6820      	ldr	r0, [r4, #0]
 800c130:	4632      	mov	r2, r6
 800c132:	4641      	mov	r1, r8
 800c134:	f7fc fa8a 	bl	800864c <memmove>
 800c138:	68a3      	ldr	r3, [r4, #8]
 800c13a:	1b9b      	subs	r3, r3, r6
 800c13c:	60a3      	str	r3, [r4, #8]
 800c13e:	6823      	ldr	r3, [r4, #0]
 800c140:	4433      	add	r3, r6
 800c142:	6023      	str	r3, [r4, #0]
 800c144:	2000      	movs	r0, #0
 800c146:	e7db      	b.n	800c100 <__ssputs_r+0x58>
 800c148:	462a      	mov	r2, r5
 800c14a:	f000 f97f 	bl	800c44c <_realloc_r>
 800c14e:	4606      	mov	r6, r0
 800c150:	2800      	cmp	r0, #0
 800c152:	d1e1      	bne.n	800c118 <__ssputs_r+0x70>
 800c154:	6921      	ldr	r1, [r4, #16]
 800c156:	4650      	mov	r0, sl
 800c158:	f7ff fec6 	bl	800bee8 <_free_r>
 800c15c:	e7c7      	b.n	800c0ee <__ssputs_r+0x46>
	...

0800c160 <_svfiprintf_r>:
 800c160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c164:	4698      	mov	r8, r3
 800c166:	898b      	ldrh	r3, [r1, #12]
 800c168:	061b      	lsls	r3, r3, #24
 800c16a:	b09d      	sub	sp, #116	; 0x74
 800c16c:	4607      	mov	r7, r0
 800c16e:	460d      	mov	r5, r1
 800c170:	4614      	mov	r4, r2
 800c172:	d50e      	bpl.n	800c192 <_svfiprintf_r+0x32>
 800c174:	690b      	ldr	r3, [r1, #16]
 800c176:	b963      	cbnz	r3, 800c192 <_svfiprintf_r+0x32>
 800c178:	2140      	movs	r1, #64	; 0x40
 800c17a:	f7ff ff21 	bl	800bfc0 <_malloc_r>
 800c17e:	6028      	str	r0, [r5, #0]
 800c180:	6128      	str	r0, [r5, #16]
 800c182:	b920      	cbnz	r0, 800c18e <_svfiprintf_r+0x2e>
 800c184:	230c      	movs	r3, #12
 800c186:	603b      	str	r3, [r7, #0]
 800c188:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c18c:	e0d1      	b.n	800c332 <_svfiprintf_r+0x1d2>
 800c18e:	2340      	movs	r3, #64	; 0x40
 800c190:	616b      	str	r3, [r5, #20]
 800c192:	2300      	movs	r3, #0
 800c194:	9309      	str	r3, [sp, #36]	; 0x24
 800c196:	2320      	movs	r3, #32
 800c198:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c19c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c1a0:	2330      	movs	r3, #48	; 0x30
 800c1a2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c34c <_svfiprintf_r+0x1ec>
 800c1a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c1aa:	f04f 0901 	mov.w	r9, #1
 800c1ae:	4623      	mov	r3, r4
 800c1b0:	469a      	mov	sl, r3
 800c1b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c1b6:	b10a      	cbz	r2, 800c1bc <_svfiprintf_r+0x5c>
 800c1b8:	2a25      	cmp	r2, #37	; 0x25
 800c1ba:	d1f9      	bne.n	800c1b0 <_svfiprintf_r+0x50>
 800c1bc:	ebba 0b04 	subs.w	fp, sl, r4
 800c1c0:	d00b      	beq.n	800c1da <_svfiprintf_r+0x7a>
 800c1c2:	465b      	mov	r3, fp
 800c1c4:	4622      	mov	r2, r4
 800c1c6:	4629      	mov	r1, r5
 800c1c8:	4638      	mov	r0, r7
 800c1ca:	f7ff ff6d 	bl	800c0a8 <__ssputs_r>
 800c1ce:	3001      	adds	r0, #1
 800c1d0:	f000 80aa 	beq.w	800c328 <_svfiprintf_r+0x1c8>
 800c1d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c1d6:	445a      	add	r2, fp
 800c1d8:	9209      	str	r2, [sp, #36]	; 0x24
 800c1da:	f89a 3000 	ldrb.w	r3, [sl]
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	f000 80a2 	beq.w	800c328 <_svfiprintf_r+0x1c8>
 800c1e4:	2300      	movs	r3, #0
 800c1e6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c1ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c1ee:	f10a 0a01 	add.w	sl, sl, #1
 800c1f2:	9304      	str	r3, [sp, #16]
 800c1f4:	9307      	str	r3, [sp, #28]
 800c1f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c1fa:	931a      	str	r3, [sp, #104]	; 0x68
 800c1fc:	4654      	mov	r4, sl
 800c1fe:	2205      	movs	r2, #5
 800c200:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c204:	4851      	ldr	r0, [pc, #324]	; (800c34c <_svfiprintf_r+0x1ec>)
 800c206:	f7f3 ffeb 	bl	80001e0 <memchr>
 800c20a:	9a04      	ldr	r2, [sp, #16]
 800c20c:	b9d8      	cbnz	r0, 800c246 <_svfiprintf_r+0xe6>
 800c20e:	06d0      	lsls	r0, r2, #27
 800c210:	bf44      	itt	mi
 800c212:	2320      	movmi	r3, #32
 800c214:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c218:	0711      	lsls	r1, r2, #28
 800c21a:	bf44      	itt	mi
 800c21c:	232b      	movmi	r3, #43	; 0x2b
 800c21e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c222:	f89a 3000 	ldrb.w	r3, [sl]
 800c226:	2b2a      	cmp	r3, #42	; 0x2a
 800c228:	d015      	beq.n	800c256 <_svfiprintf_r+0xf6>
 800c22a:	9a07      	ldr	r2, [sp, #28]
 800c22c:	4654      	mov	r4, sl
 800c22e:	2000      	movs	r0, #0
 800c230:	f04f 0c0a 	mov.w	ip, #10
 800c234:	4621      	mov	r1, r4
 800c236:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c23a:	3b30      	subs	r3, #48	; 0x30
 800c23c:	2b09      	cmp	r3, #9
 800c23e:	d94e      	bls.n	800c2de <_svfiprintf_r+0x17e>
 800c240:	b1b0      	cbz	r0, 800c270 <_svfiprintf_r+0x110>
 800c242:	9207      	str	r2, [sp, #28]
 800c244:	e014      	b.n	800c270 <_svfiprintf_r+0x110>
 800c246:	eba0 0308 	sub.w	r3, r0, r8
 800c24a:	fa09 f303 	lsl.w	r3, r9, r3
 800c24e:	4313      	orrs	r3, r2
 800c250:	9304      	str	r3, [sp, #16]
 800c252:	46a2      	mov	sl, r4
 800c254:	e7d2      	b.n	800c1fc <_svfiprintf_r+0x9c>
 800c256:	9b03      	ldr	r3, [sp, #12]
 800c258:	1d19      	adds	r1, r3, #4
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	9103      	str	r1, [sp, #12]
 800c25e:	2b00      	cmp	r3, #0
 800c260:	bfbb      	ittet	lt
 800c262:	425b      	neglt	r3, r3
 800c264:	f042 0202 	orrlt.w	r2, r2, #2
 800c268:	9307      	strge	r3, [sp, #28]
 800c26a:	9307      	strlt	r3, [sp, #28]
 800c26c:	bfb8      	it	lt
 800c26e:	9204      	strlt	r2, [sp, #16]
 800c270:	7823      	ldrb	r3, [r4, #0]
 800c272:	2b2e      	cmp	r3, #46	; 0x2e
 800c274:	d10c      	bne.n	800c290 <_svfiprintf_r+0x130>
 800c276:	7863      	ldrb	r3, [r4, #1]
 800c278:	2b2a      	cmp	r3, #42	; 0x2a
 800c27a:	d135      	bne.n	800c2e8 <_svfiprintf_r+0x188>
 800c27c:	9b03      	ldr	r3, [sp, #12]
 800c27e:	1d1a      	adds	r2, r3, #4
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	9203      	str	r2, [sp, #12]
 800c284:	2b00      	cmp	r3, #0
 800c286:	bfb8      	it	lt
 800c288:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800c28c:	3402      	adds	r4, #2
 800c28e:	9305      	str	r3, [sp, #20]
 800c290:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c35c <_svfiprintf_r+0x1fc>
 800c294:	7821      	ldrb	r1, [r4, #0]
 800c296:	2203      	movs	r2, #3
 800c298:	4650      	mov	r0, sl
 800c29a:	f7f3 ffa1 	bl	80001e0 <memchr>
 800c29e:	b140      	cbz	r0, 800c2b2 <_svfiprintf_r+0x152>
 800c2a0:	2340      	movs	r3, #64	; 0x40
 800c2a2:	eba0 000a 	sub.w	r0, r0, sl
 800c2a6:	fa03 f000 	lsl.w	r0, r3, r0
 800c2aa:	9b04      	ldr	r3, [sp, #16]
 800c2ac:	4303      	orrs	r3, r0
 800c2ae:	3401      	adds	r4, #1
 800c2b0:	9304      	str	r3, [sp, #16]
 800c2b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c2b6:	4826      	ldr	r0, [pc, #152]	; (800c350 <_svfiprintf_r+0x1f0>)
 800c2b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c2bc:	2206      	movs	r2, #6
 800c2be:	f7f3 ff8f 	bl	80001e0 <memchr>
 800c2c2:	2800      	cmp	r0, #0
 800c2c4:	d038      	beq.n	800c338 <_svfiprintf_r+0x1d8>
 800c2c6:	4b23      	ldr	r3, [pc, #140]	; (800c354 <_svfiprintf_r+0x1f4>)
 800c2c8:	bb1b      	cbnz	r3, 800c312 <_svfiprintf_r+0x1b2>
 800c2ca:	9b03      	ldr	r3, [sp, #12]
 800c2cc:	3307      	adds	r3, #7
 800c2ce:	f023 0307 	bic.w	r3, r3, #7
 800c2d2:	3308      	adds	r3, #8
 800c2d4:	9303      	str	r3, [sp, #12]
 800c2d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c2d8:	4433      	add	r3, r6
 800c2da:	9309      	str	r3, [sp, #36]	; 0x24
 800c2dc:	e767      	b.n	800c1ae <_svfiprintf_r+0x4e>
 800c2de:	fb0c 3202 	mla	r2, ip, r2, r3
 800c2e2:	460c      	mov	r4, r1
 800c2e4:	2001      	movs	r0, #1
 800c2e6:	e7a5      	b.n	800c234 <_svfiprintf_r+0xd4>
 800c2e8:	2300      	movs	r3, #0
 800c2ea:	3401      	adds	r4, #1
 800c2ec:	9305      	str	r3, [sp, #20]
 800c2ee:	4619      	mov	r1, r3
 800c2f0:	f04f 0c0a 	mov.w	ip, #10
 800c2f4:	4620      	mov	r0, r4
 800c2f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c2fa:	3a30      	subs	r2, #48	; 0x30
 800c2fc:	2a09      	cmp	r2, #9
 800c2fe:	d903      	bls.n	800c308 <_svfiprintf_r+0x1a8>
 800c300:	2b00      	cmp	r3, #0
 800c302:	d0c5      	beq.n	800c290 <_svfiprintf_r+0x130>
 800c304:	9105      	str	r1, [sp, #20]
 800c306:	e7c3      	b.n	800c290 <_svfiprintf_r+0x130>
 800c308:	fb0c 2101 	mla	r1, ip, r1, r2
 800c30c:	4604      	mov	r4, r0
 800c30e:	2301      	movs	r3, #1
 800c310:	e7f0      	b.n	800c2f4 <_svfiprintf_r+0x194>
 800c312:	ab03      	add	r3, sp, #12
 800c314:	9300      	str	r3, [sp, #0]
 800c316:	462a      	mov	r2, r5
 800c318:	4b0f      	ldr	r3, [pc, #60]	; (800c358 <_svfiprintf_r+0x1f8>)
 800c31a:	a904      	add	r1, sp, #16
 800c31c:	4638      	mov	r0, r7
 800c31e:	f7fc fa57 	bl	80087d0 <_printf_float>
 800c322:	1c42      	adds	r2, r0, #1
 800c324:	4606      	mov	r6, r0
 800c326:	d1d6      	bne.n	800c2d6 <_svfiprintf_r+0x176>
 800c328:	89ab      	ldrh	r3, [r5, #12]
 800c32a:	065b      	lsls	r3, r3, #25
 800c32c:	f53f af2c 	bmi.w	800c188 <_svfiprintf_r+0x28>
 800c330:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c332:	b01d      	add	sp, #116	; 0x74
 800c334:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c338:	ab03      	add	r3, sp, #12
 800c33a:	9300      	str	r3, [sp, #0]
 800c33c:	462a      	mov	r2, r5
 800c33e:	4b06      	ldr	r3, [pc, #24]	; (800c358 <_svfiprintf_r+0x1f8>)
 800c340:	a904      	add	r1, sp, #16
 800c342:	4638      	mov	r0, r7
 800c344:	f7fc fce8 	bl	8008d18 <_printf_i>
 800c348:	e7eb      	b.n	800c322 <_svfiprintf_r+0x1c2>
 800c34a:	bf00      	nop
 800c34c:	0800da7c 	.word	0x0800da7c
 800c350:	0800da86 	.word	0x0800da86
 800c354:	080087d1 	.word	0x080087d1
 800c358:	0800c0a9 	.word	0x0800c0a9
 800c35c:	0800da82 	.word	0x0800da82

0800c360 <nan>:
 800c360:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c368 <nan+0x8>
 800c364:	4770      	bx	lr
 800c366:	bf00      	nop
 800c368:	00000000 	.word	0x00000000
 800c36c:	7ff80000 	.word	0x7ff80000

0800c370 <_sbrk_r>:
 800c370:	b538      	push	{r3, r4, r5, lr}
 800c372:	4d06      	ldr	r5, [pc, #24]	; (800c38c <_sbrk_r+0x1c>)
 800c374:	2300      	movs	r3, #0
 800c376:	4604      	mov	r4, r0
 800c378:	4608      	mov	r0, r1
 800c37a:	602b      	str	r3, [r5, #0]
 800c37c:	f7f6 f876 	bl	800246c <_sbrk>
 800c380:	1c43      	adds	r3, r0, #1
 800c382:	d102      	bne.n	800c38a <_sbrk_r+0x1a>
 800c384:	682b      	ldr	r3, [r5, #0]
 800c386:	b103      	cbz	r3, 800c38a <_sbrk_r+0x1a>
 800c388:	6023      	str	r3, [r4, #0]
 800c38a:	bd38      	pop	{r3, r4, r5, pc}
 800c38c:	20013548 	.word	0x20013548

0800c390 <strncmp>:
 800c390:	b510      	push	{r4, lr}
 800c392:	b17a      	cbz	r2, 800c3b4 <strncmp+0x24>
 800c394:	4603      	mov	r3, r0
 800c396:	3901      	subs	r1, #1
 800c398:	1884      	adds	r4, r0, r2
 800c39a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c39e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800c3a2:	4290      	cmp	r0, r2
 800c3a4:	d101      	bne.n	800c3aa <strncmp+0x1a>
 800c3a6:	42a3      	cmp	r3, r4
 800c3a8:	d101      	bne.n	800c3ae <strncmp+0x1e>
 800c3aa:	1a80      	subs	r0, r0, r2
 800c3ac:	bd10      	pop	{r4, pc}
 800c3ae:	2800      	cmp	r0, #0
 800c3b0:	d1f3      	bne.n	800c39a <strncmp+0xa>
 800c3b2:	e7fa      	b.n	800c3aa <strncmp+0x1a>
 800c3b4:	4610      	mov	r0, r2
 800c3b6:	e7f9      	b.n	800c3ac <strncmp+0x1c>

0800c3b8 <__ascii_wctomb>:
 800c3b8:	b149      	cbz	r1, 800c3ce <__ascii_wctomb+0x16>
 800c3ba:	2aff      	cmp	r2, #255	; 0xff
 800c3bc:	bf85      	ittet	hi
 800c3be:	238a      	movhi	r3, #138	; 0x8a
 800c3c0:	6003      	strhi	r3, [r0, #0]
 800c3c2:	700a      	strbls	r2, [r1, #0]
 800c3c4:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800c3c8:	bf98      	it	ls
 800c3ca:	2001      	movls	r0, #1
 800c3cc:	4770      	bx	lr
 800c3ce:	4608      	mov	r0, r1
 800c3d0:	4770      	bx	lr
	...

0800c3d4 <__assert_func>:
 800c3d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c3d6:	4614      	mov	r4, r2
 800c3d8:	461a      	mov	r2, r3
 800c3da:	4b09      	ldr	r3, [pc, #36]	; (800c400 <__assert_func+0x2c>)
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	4605      	mov	r5, r0
 800c3e0:	68d8      	ldr	r0, [r3, #12]
 800c3e2:	b14c      	cbz	r4, 800c3f8 <__assert_func+0x24>
 800c3e4:	4b07      	ldr	r3, [pc, #28]	; (800c404 <__assert_func+0x30>)
 800c3e6:	9100      	str	r1, [sp, #0]
 800c3e8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c3ec:	4906      	ldr	r1, [pc, #24]	; (800c408 <__assert_func+0x34>)
 800c3ee:	462b      	mov	r3, r5
 800c3f0:	f000 f80e 	bl	800c410 <fiprintf>
 800c3f4:	f000 fa72 	bl	800c8dc <abort>
 800c3f8:	4b04      	ldr	r3, [pc, #16]	; (800c40c <__assert_func+0x38>)
 800c3fa:	461c      	mov	r4, r3
 800c3fc:	e7f3      	b.n	800c3e6 <__assert_func+0x12>
 800c3fe:	bf00      	nop
 800c400:	20000024 	.word	0x20000024
 800c404:	0800da8d 	.word	0x0800da8d
 800c408:	0800da9a 	.word	0x0800da9a
 800c40c:	0800dac8 	.word	0x0800dac8

0800c410 <fiprintf>:
 800c410:	b40e      	push	{r1, r2, r3}
 800c412:	b503      	push	{r0, r1, lr}
 800c414:	4601      	mov	r1, r0
 800c416:	ab03      	add	r3, sp, #12
 800c418:	4805      	ldr	r0, [pc, #20]	; (800c430 <fiprintf+0x20>)
 800c41a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c41e:	6800      	ldr	r0, [r0, #0]
 800c420:	9301      	str	r3, [sp, #4]
 800c422:	f000 f86b 	bl	800c4fc <_vfiprintf_r>
 800c426:	b002      	add	sp, #8
 800c428:	f85d eb04 	ldr.w	lr, [sp], #4
 800c42c:	b003      	add	sp, #12
 800c42e:	4770      	bx	lr
 800c430:	20000024 	.word	0x20000024

0800c434 <__malloc_lock>:
 800c434:	4801      	ldr	r0, [pc, #4]	; (800c43c <__malloc_lock+0x8>)
 800c436:	f000 bc11 	b.w	800cc5c <__retarget_lock_acquire_recursive>
 800c43a:	bf00      	nop
 800c43c:	2001354c 	.word	0x2001354c

0800c440 <__malloc_unlock>:
 800c440:	4801      	ldr	r0, [pc, #4]	; (800c448 <__malloc_unlock+0x8>)
 800c442:	f000 bc0c 	b.w	800cc5e <__retarget_lock_release_recursive>
 800c446:	bf00      	nop
 800c448:	2001354c 	.word	0x2001354c

0800c44c <_realloc_r>:
 800c44c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c450:	4680      	mov	r8, r0
 800c452:	4614      	mov	r4, r2
 800c454:	460e      	mov	r6, r1
 800c456:	b921      	cbnz	r1, 800c462 <_realloc_r+0x16>
 800c458:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c45c:	4611      	mov	r1, r2
 800c45e:	f7ff bdaf 	b.w	800bfc0 <_malloc_r>
 800c462:	b92a      	cbnz	r2, 800c470 <_realloc_r+0x24>
 800c464:	f7ff fd40 	bl	800bee8 <_free_r>
 800c468:	4625      	mov	r5, r4
 800c46a:	4628      	mov	r0, r5
 800c46c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c470:	f000 fc5c 	bl	800cd2c <_malloc_usable_size_r>
 800c474:	4284      	cmp	r4, r0
 800c476:	4607      	mov	r7, r0
 800c478:	d802      	bhi.n	800c480 <_realloc_r+0x34>
 800c47a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c47e:	d812      	bhi.n	800c4a6 <_realloc_r+0x5a>
 800c480:	4621      	mov	r1, r4
 800c482:	4640      	mov	r0, r8
 800c484:	f7ff fd9c 	bl	800bfc0 <_malloc_r>
 800c488:	4605      	mov	r5, r0
 800c48a:	2800      	cmp	r0, #0
 800c48c:	d0ed      	beq.n	800c46a <_realloc_r+0x1e>
 800c48e:	42bc      	cmp	r4, r7
 800c490:	4622      	mov	r2, r4
 800c492:	4631      	mov	r1, r6
 800c494:	bf28      	it	cs
 800c496:	463a      	movcs	r2, r7
 800c498:	f7fc f8ca 	bl	8008630 <memcpy>
 800c49c:	4631      	mov	r1, r6
 800c49e:	4640      	mov	r0, r8
 800c4a0:	f7ff fd22 	bl	800bee8 <_free_r>
 800c4a4:	e7e1      	b.n	800c46a <_realloc_r+0x1e>
 800c4a6:	4635      	mov	r5, r6
 800c4a8:	e7df      	b.n	800c46a <_realloc_r+0x1e>

0800c4aa <__sfputc_r>:
 800c4aa:	6893      	ldr	r3, [r2, #8]
 800c4ac:	3b01      	subs	r3, #1
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	b410      	push	{r4}
 800c4b2:	6093      	str	r3, [r2, #8]
 800c4b4:	da08      	bge.n	800c4c8 <__sfputc_r+0x1e>
 800c4b6:	6994      	ldr	r4, [r2, #24]
 800c4b8:	42a3      	cmp	r3, r4
 800c4ba:	db01      	blt.n	800c4c0 <__sfputc_r+0x16>
 800c4bc:	290a      	cmp	r1, #10
 800c4be:	d103      	bne.n	800c4c8 <__sfputc_r+0x1e>
 800c4c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c4c4:	f000 b94a 	b.w	800c75c <__swbuf_r>
 800c4c8:	6813      	ldr	r3, [r2, #0]
 800c4ca:	1c58      	adds	r0, r3, #1
 800c4cc:	6010      	str	r0, [r2, #0]
 800c4ce:	7019      	strb	r1, [r3, #0]
 800c4d0:	4608      	mov	r0, r1
 800c4d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c4d6:	4770      	bx	lr

0800c4d8 <__sfputs_r>:
 800c4d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4da:	4606      	mov	r6, r0
 800c4dc:	460f      	mov	r7, r1
 800c4de:	4614      	mov	r4, r2
 800c4e0:	18d5      	adds	r5, r2, r3
 800c4e2:	42ac      	cmp	r4, r5
 800c4e4:	d101      	bne.n	800c4ea <__sfputs_r+0x12>
 800c4e6:	2000      	movs	r0, #0
 800c4e8:	e007      	b.n	800c4fa <__sfputs_r+0x22>
 800c4ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c4ee:	463a      	mov	r2, r7
 800c4f0:	4630      	mov	r0, r6
 800c4f2:	f7ff ffda 	bl	800c4aa <__sfputc_r>
 800c4f6:	1c43      	adds	r3, r0, #1
 800c4f8:	d1f3      	bne.n	800c4e2 <__sfputs_r+0xa>
 800c4fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c4fc <_vfiprintf_r>:
 800c4fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c500:	460d      	mov	r5, r1
 800c502:	b09d      	sub	sp, #116	; 0x74
 800c504:	4614      	mov	r4, r2
 800c506:	4698      	mov	r8, r3
 800c508:	4606      	mov	r6, r0
 800c50a:	b118      	cbz	r0, 800c514 <_vfiprintf_r+0x18>
 800c50c:	6983      	ldr	r3, [r0, #24]
 800c50e:	b90b      	cbnz	r3, 800c514 <_vfiprintf_r+0x18>
 800c510:	f000 fb06 	bl	800cb20 <__sinit>
 800c514:	4b89      	ldr	r3, [pc, #548]	; (800c73c <_vfiprintf_r+0x240>)
 800c516:	429d      	cmp	r5, r3
 800c518:	d11b      	bne.n	800c552 <_vfiprintf_r+0x56>
 800c51a:	6875      	ldr	r5, [r6, #4]
 800c51c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c51e:	07d9      	lsls	r1, r3, #31
 800c520:	d405      	bmi.n	800c52e <_vfiprintf_r+0x32>
 800c522:	89ab      	ldrh	r3, [r5, #12]
 800c524:	059a      	lsls	r2, r3, #22
 800c526:	d402      	bmi.n	800c52e <_vfiprintf_r+0x32>
 800c528:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c52a:	f000 fb97 	bl	800cc5c <__retarget_lock_acquire_recursive>
 800c52e:	89ab      	ldrh	r3, [r5, #12]
 800c530:	071b      	lsls	r3, r3, #28
 800c532:	d501      	bpl.n	800c538 <_vfiprintf_r+0x3c>
 800c534:	692b      	ldr	r3, [r5, #16]
 800c536:	b9eb      	cbnz	r3, 800c574 <_vfiprintf_r+0x78>
 800c538:	4629      	mov	r1, r5
 800c53a:	4630      	mov	r0, r6
 800c53c:	f000 f960 	bl	800c800 <__swsetup_r>
 800c540:	b1c0      	cbz	r0, 800c574 <_vfiprintf_r+0x78>
 800c542:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c544:	07dc      	lsls	r4, r3, #31
 800c546:	d50e      	bpl.n	800c566 <_vfiprintf_r+0x6a>
 800c548:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c54c:	b01d      	add	sp, #116	; 0x74
 800c54e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c552:	4b7b      	ldr	r3, [pc, #492]	; (800c740 <_vfiprintf_r+0x244>)
 800c554:	429d      	cmp	r5, r3
 800c556:	d101      	bne.n	800c55c <_vfiprintf_r+0x60>
 800c558:	68b5      	ldr	r5, [r6, #8]
 800c55a:	e7df      	b.n	800c51c <_vfiprintf_r+0x20>
 800c55c:	4b79      	ldr	r3, [pc, #484]	; (800c744 <_vfiprintf_r+0x248>)
 800c55e:	429d      	cmp	r5, r3
 800c560:	bf08      	it	eq
 800c562:	68f5      	ldreq	r5, [r6, #12]
 800c564:	e7da      	b.n	800c51c <_vfiprintf_r+0x20>
 800c566:	89ab      	ldrh	r3, [r5, #12]
 800c568:	0598      	lsls	r0, r3, #22
 800c56a:	d4ed      	bmi.n	800c548 <_vfiprintf_r+0x4c>
 800c56c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c56e:	f000 fb76 	bl	800cc5e <__retarget_lock_release_recursive>
 800c572:	e7e9      	b.n	800c548 <_vfiprintf_r+0x4c>
 800c574:	2300      	movs	r3, #0
 800c576:	9309      	str	r3, [sp, #36]	; 0x24
 800c578:	2320      	movs	r3, #32
 800c57a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c57e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c582:	2330      	movs	r3, #48	; 0x30
 800c584:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c748 <_vfiprintf_r+0x24c>
 800c588:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c58c:	f04f 0901 	mov.w	r9, #1
 800c590:	4623      	mov	r3, r4
 800c592:	469a      	mov	sl, r3
 800c594:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c598:	b10a      	cbz	r2, 800c59e <_vfiprintf_r+0xa2>
 800c59a:	2a25      	cmp	r2, #37	; 0x25
 800c59c:	d1f9      	bne.n	800c592 <_vfiprintf_r+0x96>
 800c59e:	ebba 0b04 	subs.w	fp, sl, r4
 800c5a2:	d00b      	beq.n	800c5bc <_vfiprintf_r+0xc0>
 800c5a4:	465b      	mov	r3, fp
 800c5a6:	4622      	mov	r2, r4
 800c5a8:	4629      	mov	r1, r5
 800c5aa:	4630      	mov	r0, r6
 800c5ac:	f7ff ff94 	bl	800c4d8 <__sfputs_r>
 800c5b0:	3001      	adds	r0, #1
 800c5b2:	f000 80aa 	beq.w	800c70a <_vfiprintf_r+0x20e>
 800c5b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c5b8:	445a      	add	r2, fp
 800c5ba:	9209      	str	r2, [sp, #36]	; 0x24
 800c5bc:	f89a 3000 	ldrb.w	r3, [sl]
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	f000 80a2 	beq.w	800c70a <_vfiprintf_r+0x20e>
 800c5c6:	2300      	movs	r3, #0
 800c5c8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c5cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c5d0:	f10a 0a01 	add.w	sl, sl, #1
 800c5d4:	9304      	str	r3, [sp, #16]
 800c5d6:	9307      	str	r3, [sp, #28]
 800c5d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c5dc:	931a      	str	r3, [sp, #104]	; 0x68
 800c5de:	4654      	mov	r4, sl
 800c5e0:	2205      	movs	r2, #5
 800c5e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c5e6:	4858      	ldr	r0, [pc, #352]	; (800c748 <_vfiprintf_r+0x24c>)
 800c5e8:	f7f3 fdfa 	bl	80001e0 <memchr>
 800c5ec:	9a04      	ldr	r2, [sp, #16]
 800c5ee:	b9d8      	cbnz	r0, 800c628 <_vfiprintf_r+0x12c>
 800c5f0:	06d1      	lsls	r1, r2, #27
 800c5f2:	bf44      	itt	mi
 800c5f4:	2320      	movmi	r3, #32
 800c5f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c5fa:	0713      	lsls	r3, r2, #28
 800c5fc:	bf44      	itt	mi
 800c5fe:	232b      	movmi	r3, #43	; 0x2b
 800c600:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c604:	f89a 3000 	ldrb.w	r3, [sl]
 800c608:	2b2a      	cmp	r3, #42	; 0x2a
 800c60a:	d015      	beq.n	800c638 <_vfiprintf_r+0x13c>
 800c60c:	9a07      	ldr	r2, [sp, #28]
 800c60e:	4654      	mov	r4, sl
 800c610:	2000      	movs	r0, #0
 800c612:	f04f 0c0a 	mov.w	ip, #10
 800c616:	4621      	mov	r1, r4
 800c618:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c61c:	3b30      	subs	r3, #48	; 0x30
 800c61e:	2b09      	cmp	r3, #9
 800c620:	d94e      	bls.n	800c6c0 <_vfiprintf_r+0x1c4>
 800c622:	b1b0      	cbz	r0, 800c652 <_vfiprintf_r+0x156>
 800c624:	9207      	str	r2, [sp, #28]
 800c626:	e014      	b.n	800c652 <_vfiprintf_r+0x156>
 800c628:	eba0 0308 	sub.w	r3, r0, r8
 800c62c:	fa09 f303 	lsl.w	r3, r9, r3
 800c630:	4313      	orrs	r3, r2
 800c632:	9304      	str	r3, [sp, #16]
 800c634:	46a2      	mov	sl, r4
 800c636:	e7d2      	b.n	800c5de <_vfiprintf_r+0xe2>
 800c638:	9b03      	ldr	r3, [sp, #12]
 800c63a:	1d19      	adds	r1, r3, #4
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	9103      	str	r1, [sp, #12]
 800c640:	2b00      	cmp	r3, #0
 800c642:	bfbb      	ittet	lt
 800c644:	425b      	neglt	r3, r3
 800c646:	f042 0202 	orrlt.w	r2, r2, #2
 800c64a:	9307      	strge	r3, [sp, #28]
 800c64c:	9307      	strlt	r3, [sp, #28]
 800c64e:	bfb8      	it	lt
 800c650:	9204      	strlt	r2, [sp, #16]
 800c652:	7823      	ldrb	r3, [r4, #0]
 800c654:	2b2e      	cmp	r3, #46	; 0x2e
 800c656:	d10c      	bne.n	800c672 <_vfiprintf_r+0x176>
 800c658:	7863      	ldrb	r3, [r4, #1]
 800c65a:	2b2a      	cmp	r3, #42	; 0x2a
 800c65c:	d135      	bne.n	800c6ca <_vfiprintf_r+0x1ce>
 800c65e:	9b03      	ldr	r3, [sp, #12]
 800c660:	1d1a      	adds	r2, r3, #4
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	9203      	str	r2, [sp, #12]
 800c666:	2b00      	cmp	r3, #0
 800c668:	bfb8      	it	lt
 800c66a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800c66e:	3402      	adds	r4, #2
 800c670:	9305      	str	r3, [sp, #20]
 800c672:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c758 <_vfiprintf_r+0x25c>
 800c676:	7821      	ldrb	r1, [r4, #0]
 800c678:	2203      	movs	r2, #3
 800c67a:	4650      	mov	r0, sl
 800c67c:	f7f3 fdb0 	bl	80001e0 <memchr>
 800c680:	b140      	cbz	r0, 800c694 <_vfiprintf_r+0x198>
 800c682:	2340      	movs	r3, #64	; 0x40
 800c684:	eba0 000a 	sub.w	r0, r0, sl
 800c688:	fa03 f000 	lsl.w	r0, r3, r0
 800c68c:	9b04      	ldr	r3, [sp, #16]
 800c68e:	4303      	orrs	r3, r0
 800c690:	3401      	adds	r4, #1
 800c692:	9304      	str	r3, [sp, #16]
 800c694:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c698:	482c      	ldr	r0, [pc, #176]	; (800c74c <_vfiprintf_r+0x250>)
 800c69a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c69e:	2206      	movs	r2, #6
 800c6a0:	f7f3 fd9e 	bl	80001e0 <memchr>
 800c6a4:	2800      	cmp	r0, #0
 800c6a6:	d03f      	beq.n	800c728 <_vfiprintf_r+0x22c>
 800c6a8:	4b29      	ldr	r3, [pc, #164]	; (800c750 <_vfiprintf_r+0x254>)
 800c6aa:	bb1b      	cbnz	r3, 800c6f4 <_vfiprintf_r+0x1f8>
 800c6ac:	9b03      	ldr	r3, [sp, #12]
 800c6ae:	3307      	adds	r3, #7
 800c6b0:	f023 0307 	bic.w	r3, r3, #7
 800c6b4:	3308      	adds	r3, #8
 800c6b6:	9303      	str	r3, [sp, #12]
 800c6b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6ba:	443b      	add	r3, r7
 800c6bc:	9309      	str	r3, [sp, #36]	; 0x24
 800c6be:	e767      	b.n	800c590 <_vfiprintf_r+0x94>
 800c6c0:	fb0c 3202 	mla	r2, ip, r2, r3
 800c6c4:	460c      	mov	r4, r1
 800c6c6:	2001      	movs	r0, #1
 800c6c8:	e7a5      	b.n	800c616 <_vfiprintf_r+0x11a>
 800c6ca:	2300      	movs	r3, #0
 800c6cc:	3401      	adds	r4, #1
 800c6ce:	9305      	str	r3, [sp, #20]
 800c6d0:	4619      	mov	r1, r3
 800c6d2:	f04f 0c0a 	mov.w	ip, #10
 800c6d6:	4620      	mov	r0, r4
 800c6d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c6dc:	3a30      	subs	r2, #48	; 0x30
 800c6de:	2a09      	cmp	r2, #9
 800c6e0:	d903      	bls.n	800c6ea <_vfiprintf_r+0x1ee>
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d0c5      	beq.n	800c672 <_vfiprintf_r+0x176>
 800c6e6:	9105      	str	r1, [sp, #20]
 800c6e8:	e7c3      	b.n	800c672 <_vfiprintf_r+0x176>
 800c6ea:	fb0c 2101 	mla	r1, ip, r1, r2
 800c6ee:	4604      	mov	r4, r0
 800c6f0:	2301      	movs	r3, #1
 800c6f2:	e7f0      	b.n	800c6d6 <_vfiprintf_r+0x1da>
 800c6f4:	ab03      	add	r3, sp, #12
 800c6f6:	9300      	str	r3, [sp, #0]
 800c6f8:	462a      	mov	r2, r5
 800c6fa:	4b16      	ldr	r3, [pc, #88]	; (800c754 <_vfiprintf_r+0x258>)
 800c6fc:	a904      	add	r1, sp, #16
 800c6fe:	4630      	mov	r0, r6
 800c700:	f7fc f866 	bl	80087d0 <_printf_float>
 800c704:	4607      	mov	r7, r0
 800c706:	1c78      	adds	r0, r7, #1
 800c708:	d1d6      	bne.n	800c6b8 <_vfiprintf_r+0x1bc>
 800c70a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c70c:	07d9      	lsls	r1, r3, #31
 800c70e:	d405      	bmi.n	800c71c <_vfiprintf_r+0x220>
 800c710:	89ab      	ldrh	r3, [r5, #12]
 800c712:	059a      	lsls	r2, r3, #22
 800c714:	d402      	bmi.n	800c71c <_vfiprintf_r+0x220>
 800c716:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c718:	f000 faa1 	bl	800cc5e <__retarget_lock_release_recursive>
 800c71c:	89ab      	ldrh	r3, [r5, #12]
 800c71e:	065b      	lsls	r3, r3, #25
 800c720:	f53f af12 	bmi.w	800c548 <_vfiprintf_r+0x4c>
 800c724:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c726:	e711      	b.n	800c54c <_vfiprintf_r+0x50>
 800c728:	ab03      	add	r3, sp, #12
 800c72a:	9300      	str	r3, [sp, #0]
 800c72c:	462a      	mov	r2, r5
 800c72e:	4b09      	ldr	r3, [pc, #36]	; (800c754 <_vfiprintf_r+0x258>)
 800c730:	a904      	add	r1, sp, #16
 800c732:	4630      	mov	r0, r6
 800c734:	f7fc faf0 	bl	8008d18 <_printf_i>
 800c738:	e7e4      	b.n	800c704 <_vfiprintf_r+0x208>
 800c73a:	bf00      	nop
 800c73c:	0800daec 	.word	0x0800daec
 800c740:	0800db0c 	.word	0x0800db0c
 800c744:	0800dacc 	.word	0x0800dacc
 800c748:	0800da7c 	.word	0x0800da7c
 800c74c:	0800da86 	.word	0x0800da86
 800c750:	080087d1 	.word	0x080087d1
 800c754:	0800c4d9 	.word	0x0800c4d9
 800c758:	0800da82 	.word	0x0800da82

0800c75c <__swbuf_r>:
 800c75c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c75e:	460e      	mov	r6, r1
 800c760:	4614      	mov	r4, r2
 800c762:	4605      	mov	r5, r0
 800c764:	b118      	cbz	r0, 800c76e <__swbuf_r+0x12>
 800c766:	6983      	ldr	r3, [r0, #24]
 800c768:	b90b      	cbnz	r3, 800c76e <__swbuf_r+0x12>
 800c76a:	f000 f9d9 	bl	800cb20 <__sinit>
 800c76e:	4b21      	ldr	r3, [pc, #132]	; (800c7f4 <__swbuf_r+0x98>)
 800c770:	429c      	cmp	r4, r3
 800c772:	d12b      	bne.n	800c7cc <__swbuf_r+0x70>
 800c774:	686c      	ldr	r4, [r5, #4]
 800c776:	69a3      	ldr	r3, [r4, #24]
 800c778:	60a3      	str	r3, [r4, #8]
 800c77a:	89a3      	ldrh	r3, [r4, #12]
 800c77c:	071a      	lsls	r2, r3, #28
 800c77e:	d52f      	bpl.n	800c7e0 <__swbuf_r+0x84>
 800c780:	6923      	ldr	r3, [r4, #16]
 800c782:	b36b      	cbz	r3, 800c7e0 <__swbuf_r+0x84>
 800c784:	6923      	ldr	r3, [r4, #16]
 800c786:	6820      	ldr	r0, [r4, #0]
 800c788:	1ac0      	subs	r0, r0, r3
 800c78a:	6963      	ldr	r3, [r4, #20]
 800c78c:	b2f6      	uxtb	r6, r6
 800c78e:	4283      	cmp	r3, r0
 800c790:	4637      	mov	r7, r6
 800c792:	dc04      	bgt.n	800c79e <__swbuf_r+0x42>
 800c794:	4621      	mov	r1, r4
 800c796:	4628      	mov	r0, r5
 800c798:	f000 f92e 	bl	800c9f8 <_fflush_r>
 800c79c:	bb30      	cbnz	r0, 800c7ec <__swbuf_r+0x90>
 800c79e:	68a3      	ldr	r3, [r4, #8]
 800c7a0:	3b01      	subs	r3, #1
 800c7a2:	60a3      	str	r3, [r4, #8]
 800c7a4:	6823      	ldr	r3, [r4, #0]
 800c7a6:	1c5a      	adds	r2, r3, #1
 800c7a8:	6022      	str	r2, [r4, #0]
 800c7aa:	701e      	strb	r6, [r3, #0]
 800c7ac:	6963      	ldr	r3, [r4, #20]
 800c7ae:	3001      	adds	r0, #1
 800c7b0:	4283      	cmp	r3, r0
 800c7b2:	d004      	beq.n	800c7be <__swbuf_r+0x62>
 800c7b4:	89a3      	ldrh	r3, [r4, #12]
 800c7b6:	07db      	lsls	r3, r3, #31
 800c7b8:	d506      	bpl.n	800c7c8 <__swbuf_r+0x6c>
 800c7ba:	2e0a      	cmp	r6, #10
 800c7bc:	d104      	bne.n	800c7c8 <__swbuf_r+0x6c>
 800c7be:	4621      	mov	r1, r4
 800c7c0:	4628      	mov	r0, r5
 800c7c2:	f000 f919 	bl	800c9f8 <_fflush_r>
 800c7c6:	b988      	cbnz	r0, 800c7ec <__swbuf_r+0x90>
 800c7c8:	4638      	mov	r0, r7
 800c7ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c7cc:	4b0a      	ldr	r3, [pc, #40]	; (800c7f8 <__swbuf_r+0x9c>)
 800c7ce:	429c      	cmp	r4, r3
 800c7d0:	d101      	bne.n	800c7d6 <__swbuf_r+0x7a>
 800c7d2:	68ac      	ldr	r4, [r5, #8]
 800c7d4:	e7cf      	b.n	800c776 <__swbuf_r+0x1a>
 800c7d6:	4b09      	ldr	r3, [pc, #36]	; (800c7fc <__swbuf_r+0xa0>)
 800c7d8:	429c      	cmp	r4, r3
 800c7da:	bf08      	it	eq
 800c7dc:	68ec      	ldreq	r4, [r5, #12]
 800c7de:	e7ca      	b.n	800c776 <__swbuf_r+0x1a>
 800c7e0:	4621      	mov	r1, r4
 800c7e2:	4628      	mov	r0, r5
 800c7e4:	f000 f80c 	bl	800c800 <__swsetup_r>
 800c7e8:	2800      	cmp	r0, #0
 800c7ea:	d0cb      	beq.n	800c784 <__swbuf_r+0x28>
 800c7ec:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800c7f0:	e7ea      	b.n	800c7c8 <__swbuf_r+0x6c>
 800c7f2:	bf00      	nop
 800c7f4:	0800daec 	.word	0x0800daec
 800c7f8:	0800db0c 	.word	0x0800db0c
 800c7fc:	0800dacc 	.word	0x0800dacc

0800c800 <__swsetup_r>:
 800c800:	4b32      	ldr	r3, [pc, #200]	; (800c8cc <__swsetup_r+0xcc>)
 800c802:	b570      	push	{r4, r5, r6, lr}
 800c804:	681d      	ldr	r5, [r3, #0]
 800c806:	4606      	mov	r6, r0
 800c808:	460c      	mov	r4, r1
 800c80a:	b125      	cbz	r5, 800c816 <__swsetup_r+0x16>
 800c80c:	69ab      	ldr	r3, [r5, #24]
 800c80e:	b913      	cbnz	r3, 800c816 <__swsetup_r+0x16>
 800c810:	4628      	mov	r0, r5
 800c812:	f000 f985 	bl	800cb20 <__sinit>
 800c816:	4b2e      	ldr	r3, [pc, #184]	; (800c8d0 <__swsetup_r+0xd0>)
 800c818:	429c      	cmp	r4, r3
 800c81a:	d10f      	bne.n	800c83c <__swsetup_r+0x3c>
 800c81c:	686c      	ldr	r4, [r5, #4]
 800c81e:	89a3      	ldrh	r3, [r4, #12]
 800c820:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c824:	0719      	lsls	r1, r3, #28
 800c826:	d42c      	bmi.n	800c882 <__swsetup_r+0x82>
 800c828:	06dd      	lsls	r5, r3, #27
 800c82a:	d411      	bmi.n	800c850 <__swsetup_r+0x50>
 800c82c:	2309      	movs	r3, #9
 800c82e:	6033      	str	r3, [r6, #0]
 800c830:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c834:	81a3      	strh	r3, [r4, #12]
 800c836:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c83a:	e03e      	b.n	800c8ba <__swsetup_r+0xba>
 800c83c:	4b25      	ldr	r3, [pc, #148]	; (800c8d4 <__swsetup_r+0xd4>)
 800c83e:	429c      	cmp	r4, r3
 800c840:	d101      	bne.n	800c846 <__swsetup_r+0x46>
 800c842:	68ac      	ldr	r4, [r5, #8]
 800c844:	e7eb      	b.n	800c81e <__swsetup_r+0x1e>
 800c846:	4b24      	ldr	r3, [pc, #144]	; (800c8d8 <__swsetup_r+0xd8>)
 800c848:	429c      	cmp	r4, r3
 800c84a:	bf08      	it	eq
 800c84c:	68ec      	ldreq	r4, [r5, #12]
 800c84e:	e7e6      	b.n	800c81e <__swsetup_r+0x1e>
 800c850:	0758      	lsls	r0, r3, #29
 800c852:	d512      	bpl.n	800c87a <__swsetup_r+0x7a>
 800c854:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c856:	b141      	cbz	r1, 800c86a <__swsetup_r+0x6a>
 800c858:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c85c:	4299      	cmp	r1, r3
 800c85e:	d002      	beq.n	800c866 <__swsetup_r+0x66>
 800c860:	4630      	mov	r0, r6
 800c862:	f7ff fb41 	bl	800bee8 <_free_r>
 800c866:	2300      	movs	r3, #0
 800c868:	6363      	str	r3, [r4, #52]	; 0x34
 800c86a:	89a3      	ldrh	r3, [r4, #12]
 800c86c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c870:	81a3      	strh	r3, [r4, #12]
 800c872:	2300      	movs	r3, #0
 800c874:	6063      	str	r3, [r4, #4]
 800c876:	6923      	ldr	r3, [r4, #16]
 800c878:	6023      	str	r3, [r4, #0]
 800c87a:	89a3      	ldrh	r3, [r4, #12]
 800c87c:	f043 0308 	orr.w	r3, r3, #8
 800c880:	81a3      	strh	r3, [r4, #12]
 800c882:	6923      	ldr	r3, [r4, #16]
 800c884:	b94b      	cbnz	r3, 800c89a <__swsetup_r+0x9a>
 800c886:	89a3      	ldrh	r3, [r4, #12]
 800c888:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c88c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c890:	d003      	beq.n	800c89a <__swsetup_r+0x9a>
 800c892:	4621      	mov	r1, r4
 800c894:	4630      	mov	r0, r6
 800c896:	f000 fa09 	bl	800ccac <__smakebuf_r>
 800c89a:	89a0      	ldrh	r0, [r4, #12]
 800c89c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c8a0:	f010 0301 	ands.w	r3, r0, #1
 800c8a4:	d00a      	beq.n	800c8bc <__swsetup_r+0xbc>
 800c8a6:	2300      	movs	r3, #0
 800c8a8:	60a3      	str	r3, [r4, #8]
 800c8aa:	6963      	ldr	r3, [r4, #20]
 800c8ac:	425b      	negs	r3, r3
 800c8ae:	61a3      	str	r3, [r4, #24]
 800c8b0:	6923      	ldr	r3, [r4, #16]
 800c8b2:	b943      	cbnz	r3, 800c8c6 <__swsetup_r+0xc6>
 800c8b4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c8b8:	d1ba      	bne.n	800c830 <__swsetup_r+0x30>
 800c8ba:	bd70      	pop	{r4, r5, r6, pc}
 800c8bc:	0781      	lsls	r1, r0, #30
 800c8be:	bf58      	it	pl
 800c8c0:	6963      	ldrpl	r3, [r4, #20]
 800c8c2:	60a3      	str	r3, [r4, #8]
 800c8c4:	e7f4      	b.n	800c8b0 <__swsetup_r+0xb0>
 800c8c6:	2000      	movs	r0, #0
 800c8c8:	e7f7      	b.n	800c8ba <__swsetup_r+0xba>
 800c8ca:	bf00      	nop
 800c8cc:	20000024 	.word	0x20000024
 800c8d0:	0800daec 	.word	0x0800daec
 800c8d4:	0800db0c 	.word	0x0800db0c
 800c8d8:	0800dacc 	.word	0x0800dacc

0800c8dc <abort>:
 800c8dc:	b508      	push	{r3, lr}
 800c8de:	2006      	movs	r0, #6
 800c8e0:	f000 fa54 	bl	800cd8c <raise>
 800c8e4:	2001      	movs	r0, #1
 800c8e6:	f7f5 fd49 	bl	800237c <_exit>
	...

0800c8ec <__sflush_r>:
 800c8ec:	898a      	ldrh	r2, [r1, #12]
 800c8ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8f2:	4605      	mov	r5, r0
 800c8f4:	0710      	lsls	r0, r2, #28
 800c8f6:	460c      	mov	r4, r1
 800c8f8:	d458      	bmi.n	800c9ac <__sflush_r+0xc0>
 800c8fa:	684b      	ldr	r3, [r1, #4]
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	dc05      	bgt.n	800c90c <__sflush_r+0x20>
 800c900:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c902:	2b00      	cmp	r3, #0
 800c904:	dc02      	bgt.n	800c90c <__sflush_r+0x20>
 800c906:	2000      	movs	r0, #0
 800c908:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c90c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c90e:	2e00      	cmp	r6, #0
 800c910:	d0f9      	beq.n	800c906 <__sflush_r+0x1a>
 800c912:	2300      	movs	r3, #0
 800c914:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c918:	682f      	ldr	r7, [r5, #0]
 800c91a:	602b      	str	r3, [r5, #0]
 800c91c:	d032      	beq.n	800c984 <__sflush_r+0x98>
 800c91e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c920:	89a3      	ldrh	r3, [r4, #12]
 800c922:	075a      	lsls	r2, r3, #29
 800c924:	d505      	bpl.n	800c932 <__sflush_r+0x46>
 800c926:	6863      	ldr	r3, [r4, #4]
 800c928:	1ac0      	subs	r0, r0, r3
 800c92a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c92c:	b10b      	cbz	r3, 800c932 <__sflush_r+0x46>
 800c92e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c930:	1ac0      	subs	r0, r0, r3
 800c932:	2300      	movs	r3, #0
 800c934:	4602      	mov	r2, r0
 800c936:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c938:	6a21      	ldr	r1, [r4, #32]
 800c93a:	4628      	mov	r0, r5
 800c93c:	47b0      	blx	r6
 800c93e:	1c43      	adds	r3, r0, #1
 800c940:	89a3      	ldrh	r3, [r4, #12]
 800c942:	d106      	bne.n	800c952 <__sflush_r+0x66>
 800c944:	6829      	ldr	r1, [r5, #0]
 800c946:	291d      	cmp	r1, #29
 800c948:	d82c      	bhi.n	800c9a4 <__sflush_r+0xb8>
 800c94a:	4a2a      	ldr	r2, [pc, #168]	; (800c9f4 <__sflush_r+0x108>)
 800c94c:	40ca      	lsrs	r2, r1
 800c94e:	07d6      	lsls	r6, r2, #31
 800c950:	d528      	bpl.n	800c9a4 <__sflush_r+0xb8>
 800c952:	2200      	movs	r2, #0
 800c954:	6062      	str	r2, [r4, #4]
 800c956:	04d9      	lsls	r1, r3, #19
 800c958:	6922      	ldr	r2, [r4, #16]
 800c95a:	6022      	str	r2, [r4, #0]
 800c95c:	d504      	bpl.n	800c968 <__sflush_r+0x7c>
 800c95e:	1c42      	adds	r2, r0, #1
 800c960:	d101      	bne.n	800c966 <__sflush_r+0x7a>
 800c962:	682b      	ldr	r3, [r5, #0]
 800c964:	b903      	cbnz	r3, 800c968 <__sflush_r+0x7c>
 800c966:	6560      	str	r0, [r4, #84]	; 0x54
 800c968:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c96a:	602f      	str	r7, [r5, #0]
 800c96c:	2900      	cmp	r1, #0
 800c96e:	d0ca      	beq.n	800c906 <__sflush_r+0x1a>
 800c970:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c974:	4299      	cmp	r1, r3
 800c976:	d002      	beq.n	800c97e <__sflush_r+0x92>
 800c978:	4628      	mov	r0, r5
 800c97a:	f7ff fab5 	bl	800bee8 <_free_r>
 800c97e:	2000      	movs	r0, #0
 800c980:	6360      	str	r0, [r4, #52]	; 0x34
 800c982:	e7c1      	b.n	800c908 <__sflush_r+0x1c>
 800c984:	6a21      	ldr	r1, [r4, #32]
 800c986:	2301      	movs	r3, #1
 800c988:	4628      	mov	r0, r5
 800c98a:	47b0      	blx	r6
 800c98c:	1c41      	adds	r1, r0, #1
 800c98e:	d1c7      	bne.n	800c920 <__sflush_r+0x34>
 800c990:	682b      	ldr	r3, [r5, #0]
 800c992:	2b00      	cmp	r3, #0
 800c994:	d0c4      	beq.n	800c920 <__sflush_r+0x34>
 800c996:	2b1d      	cmp	r3, #29
 800c998:	d001      	beq.n	800c99e <__sflush_r+0xb2>
 800c99a:	2b16      	cmp	r3, #22
 800c99c:	d101      	bne.n	800c9a2 <__sflush_r+0xb6>
 800c99e:	602f      	str	r7, [r5, #0]
 800c9a0:	e7b1      	b.n	800c906 <__sflush_r+0x1a>
 800c9a2:	89a3      	ldrh	r3, [r4, #12]
 800c9a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c9a8:	81a3      	strh	r3, [r4, #12]
 800c9aa:	e7ad      	b.n	800c908 <__sflush_r+0x1c>
 800c9ac:	690f      	ldr	r7, [r1, #16]
 800c9ae:	2f00      	cmp	r7, #0
 800c9b0:	d0a9      	beq.n	800c906 <__sflush_r+0x1a>
 800c9b2:	0793      	lsls	r3, r2, #30
 800c9b4:	680e      	ldr	r6, [r1, #0]
 800c9b6:	bf08      	it	eq
 800c9b8:	694b      	ldreq	r3, [r1, #20]
 800c9ba:	600f      	str	r7, [r1, #0]
 800c9bc:	bf18      	it	ne
 800c9be:	2300      	movne	r3, #0
 800c9c0:	eba6 0807 	sub.w	r8, r6, r7
 800c9c4:	608b      	str	r3, [r1, #8]
 800c9c6:	f1b8 0f00 	cmp.w	r8, #0
 800c9ca:	dd9c      	ble.n	800c906 <__sflush_r+0x1a>
 800c9cc:	6a21      	ldr	r1, [r4, #32]
 800c9ce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c9d0:	4643      	mov	r3, r8
 800c9d2:	463a      	mov	r2, r7
 800c9d4:	4628      	mov	r0, r5
 800c9d6:	47b0      	blx	r6
 800c9d8:	2800      	cmp	r0, #0
 800c9da:	dc06      	bgt.n	800c9ea <__sflush_r+0xfe>
 800c9dc:	89a3      	ldrh	r3, [r4, #12]
 800c9de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c9e2:	81a3      	strh	r3, [r4, #12]
 800c9e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c9e8:	e78e      	b.n	800c908 <__sflush_r+0x1c>
 800c9ea:	4407      	add	r7, r0
 800c9ec:	eba8 0800 	sub.w	r8, r8, r0
 800c9f0:	e7e9      	b.n	800c9c6 <__sflush_r+0xda>
 800c9f2:	bf00      	nop
 800c9f4:	20400001 	.word	0x20400001

0800c9f8 <_fflush_r>:
 800c9f8:	b538      	push	{r3, r4, r5, lr}
 800c9fa:	690b      	ldr	r3, [r1, #16]
 800c9fc:	4605      	mov	r5, r0
 800c9fe:	460c      	mov	r4, r1
 800ca00:	b913      	cbnz	r3, 800ca08 <_fflush_r+0x10>
 800ca02:	2500      	movs	r5, #0
 800ca04:	4628      	mov	r0, r5
 800ca06:	bd38      	pop	{r3, r4, r5, pc}
 800ca08:	b118      	cbz	r0, 800ca12 <_fflush_r+0x1a>
 800ca0a:	6983      	ldr	r3, [r0, #24]
 800ca0c:	b90b      	cbnz	r3, 800ca12 <_fflush_r+0x1a>
 800ca0e:	f000 f887 	bl	800cb20 <__sinit>
 800ca12:	4b14      	ldr	r3, [pc, #80]	; (800ca64 <_fflush_r+0x6c>)
 800ca14:	429c      	cmp	r4, r3
 800ca16:	d11b      	bne.n	800ca50 <_fflush_r+0x58>
 800ca18:	686c      	ldr	r4, [r5, #4]
 800ca1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d0ef      	beq.n	800ca02 <_fflush_r+0xa>
 800ca22:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ca24:	07d0      	lsls	r0, r2, #31
 800ca26:	d404      	bmi.n	800ca32 <_fflush_r+0x3a>
 800ca28:	0599      	lsls	r1, r3, #22
 800ca2a:	d402      	bmi.n	800ca32 <_fflush_r+0x3a>
 800ca2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ca2e:	f000 f915 	bl	800cc5c <__retarget_lock_acquire_recursive>
 800ca32:	4628      	mov	r0, r5
 800ca34:	4621      	mov	r1, r4
 800ca36:	f7ff ff59 	bl	800c8ec <__sflush_r>
 800ca3a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ca3c:	07da      	lsls	r2, r3, #31
 800ca3e:	4605      	mov	r5, r0
 800ca40:	d4e0      	bmi.n	800ca04 <_fflush_r+0xc>
 800ca42:	89a3      	ldrh	r3, [r4, #12]
 800ca44:	059b      	lsls	r3, r3, #22
 800ca46:	d4dd      	bmi.n	800ca04 <_fflush_r+0xc>
 800ca48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ca4a:	f000 f908 	bl	800cc5e <__retarget_lock_release_recursive>
 800ca4e:	e7d9      	b.n	800ca04 <_fflush_r+0xc>
 800ca50:	4b05      	ldr	r3, [pc, #20]	; (800ca68 <_fflush_r+0x70>)
 800ca52:	429c      	cmp	r4, r3
 800ca54:	d101      	bne.n	800ca5a <_fflush_r+0x62>
 800ca56:	68ac      	ldr	r4, [r5, #8]
 800ca58:	e7df      	b.n	800ca1a <_fflush_r+0x22>
 800ca5a:	4b04      	ldr	r3, [pc, #16]	; (800ca6c <_fflush_r+0x74>)
 800ca5c:	429c      	cmp	r4, r3
 800ca5e:	bf08      	it	eq
 800ca60:	68ec      	ldreq	r4, [r5, #12]
 800ca62:	e7da      	b.n	800ca1a <_fflush_r+0x22>
 800ca64:	0800daec 	.word	0x0800daec
 800ca68:	0800db0c 	.word	0x0800db0c
 800ca6c:	0800dacc 	.word	0x0800dacc

0800ca70 <std>:
 800ca70:	2300      	movs	r3, #0
 800ca72:	b510      	push	{r4, lr}
 800ca74:	4604      	mov	r4, r0
 800ca76:	e9c0 3300 	strd	r3, r3, [r0]
 800ca7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ca7e:	6083      	str	r3, [r0, #8]
 800ca80:	8181      	strh	r1, [r0, #12]
 800ca82:	6643      	str	r3, [r0, #100]	; 0x64
 800ca84:	81c2      	strh	r2, [r0, #14]
 800ca86:	6183      	str	r3, [r0, #24]
 800ca88:	4619      	mov	r1, r3
 800ca8a:	2208      	movs	r2, #8
 800ca8c:	305c      	adds	r0, #92	; 0x5c
 800ca8e:	f7fb fdf7 	bl	8008680 <memset>
 800ca92:	4b05      	ldr	r3, [pc, #20]	; (800caa8 <std+0x38>)
 800ca94:	6263      	str	r3, [r4, #36]	; 0x24
 800ca96:	4b05      	ldr	r3, [pc, #20]	; (800caac <std+0x3c>)
 800ca98:	62a3      	str	r3, [r4, #40]	; 0x28
 800ca9a:	4b05      	ldr	r3, [pc, #20]	; (800cab0 <std+0x40>)
 800ca9c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ca9e:	4b05      	ldr	r3, [pc, #20]	; (800cab4 <std+0x44>)
 800caa0:	6224      	str	r4, [r4, #32]
 800caa2:	6323      	str	r3, [r4, #48]	; 0x30
 800caa4:	bd10      	pop	{r4, pc}
 800caa6:	bf00      	nop
 800caa8:	0800cdc5 	.word	0x0800cdc5
 800caac:	0800cde7 	.word	0x0800cde7
 800cab0:	0800ce1f 	.word	0x0800ce1f
 800cab4:	0800ce43 	.word	0x0800ce43

0800cab8 <_cleanup_r>:
 800cab8:	4901      	ldr	r1, [pc, #4]	; (800cac0 <_cleanup_r+0x8>)
 800caba:	f000 b8af 	b.w	800cc1c <_fwalk_reent>
 800cabe:	bf00      	nop
 800cac0:	0800c9f9 	.word	0x0800c9f9

0800cac4 <__sfmoreglue>:
 800cac4:	b570      	push	{r4, r5, r6, lr}
 800cac6:	2268      	movs	r2, #104	; 0x68
 800cac8:	1e4d      	subs	r5, r1, #1
 800caca:	4355      	muls	r5, r2
 800cacc:	460e      	mov	r6, r1
 800cace:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800cad2:	f7ff fa75 	bl	800bfc0 <_malloc_r>
 800cad6:	4604      	mov	r4, r0
 800cad8:	b140      	cbz	r0, 800caec <__sfmoreglue+0x28>
 800cada:	2100      	movs	r1, #0
 800cadc:	e9c0 1600 	strd	r1, r6, [r0]
 800cae0:	300c      	adds	r0, #12
 800cae2:	60a0      	str	r0, [r4, #8]
 800cae4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800cae8:	f7fb fdca 	bl	8008680 <memset>
 800caec:	4620      	mov	r0, r4
 800caee:	bd70      	pop	{r4, r5, r6, pc}

0800caf0 <__sfp_lock_acquire>:
 800caf0:	4801      	ldr	r0, [pc, #4]	; (800caf8 <__sfp_lock_acquire+0x8>)
 800caf2:	f000 b8b3 	b.w	800cc5c <__retarget_lock_acquire_recursive>
 800caf6:	bf00      	nop
 800caf8:	2001354d 	.word	0x2001354d

0800cafc <__sfp_lock_release>:
 800cafc:	4801      	ldr	r0, [pc, #4]	; (800cb04 <__sfp_lock_release+0x8>)
 800cafe:	f000 b8ae 	b.w	800cc5e <__retarget_lock_release_recursive>
 800cb02:	bf00      	nop
 800cb04:	2001354d 	.word	0x2001354d

0800cb08 <__sinit_lock_acquire>:
 800cb08:	4801      	ldr	r0, [pc, #4]	; (800cb10 <__sinit_lock_acquire+0x8>)
 800cb0a:	f000 b8a7 	b.w	800cc5c <__retarget_lock_acquire_recursive>
 800cb0e:	bf00      	nop
 800cb10:	2001354e 	.word	0x2001354e

0800cb14 <__sinit_lock_release>:
 800cb14:	4801      	ldr	r0, [pc, #4]	; (800cb1c <__sinit_lock_release+0x8>)
 800cb16:	f000 b8a2 	b.w	800cc5e <__retarget_lock_release_recursive>
 800cb1a:	bf00      	nop
 800cb1c:	2001354e 	.word	0x2001354e

0800cb20 <__sinit>:
 800cb20:	b510      	push	{r4, lr}
 800cb22:	4604      	mov	r4, r0
 800cb24:	f7ff fff0 	bl	800cb08 <__sinit_lock_acquire>
 800cb28:	69a3      	ldr	r3, [r4, #24]
 800cb2a:	b11b      	cbz	r3, 800cb34 <__sinit+0x14>
 800cb2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cb30:	f7ff bff0 	b.w	800cb14 <__sinit_lock_release>
 800cb34:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800cb38:	6523      	str	r3, [r4, #80]	; 0x50
 800cb3a:	4b13      	ldr	r3, [pc, #76]	; (800cb88 <__sinit+0x68>)
 800cb3c:	4a13      	ldr	r2, [pc, #76]	; (800cb8c <__sinit+0x6c>)
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	62a2      	str	r2, [r4, #40]	; 0x28
 800cb42:	42a3      	cmp	r3, r4
 800cb44:	bf04      	itt	eq
 800cb46:	2301      	moveq	r3, #1
 800cb48:	61a3      	streq	r3, [r4, #24]
 800cb4a:	4620      	mov	r0, r4
 800cb4c:	f000 f820 	bl	800cb90 <__sfp>
 800cb50:	6060      	str	r0, [r4, #4]
 800cb52:	4620      	mov	r0, r4
 800cb54:	f000 f81c 	bl	800cb90 <__sfp>
 800cb58:	60a0      	str	r0, [r4, #8]
 800cb5a:	4620      	mov	r0, r4
 800cb5c:	f000 f818 	bl	800cb90 <__sfp>
 800cb60:	2200      	movs	r2, #0
 800cb62:	60e0      	str	r0, [r4, #12]
 800cb64:	2104      	movs	r1, #4
 800cb66:	6860      	ldr	r0, [r4, #4]
 800cb68:	f7ff ff82 	bl	800ca70 <std>
 800cb6c:	68a0      	ldr	r0, [r4, #8]
 800cb6e:	2201      	movs	r2, #1
 800cb70:	2109      	movs	r1, #9
 800cb72:	f7ff ff7d 	bl	800ca70 <std>
 800cb76:	68e0      	ldr	r0, [r4, #12]
 800cb78:	2202      	movs	r2, #2
 800cb7a:	2112      	movs	r1, #18
 800cb7c:	f7ff ff78 	bl	800ca70 <std>
 800cb80:	2301      	movs	r3, #1
 800cb82:	61a3      	str	r3, [r4, #24]
 800cb84:	e7d2      	b.n	800cb2c <__sinit+0xc>
 800cb86:	bf00      	nop
 800cb88:	0800d684 	.word	0x0800d684
 800cb8c:	0800cab9 	.word	0x0800cab9

0800cb90 <__sfp>:
 800cb90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb92:	4607      	mov	r7, r0
 800cb94:	f7ff ffac 	bl	800caf0 <__sfp_lock_acquire>
 800cb98:	4b1e      	ldr	r3, [pc, #120]	; (800cc14 <__sfp+0x84>)
 800cb9a:	681e      	ldr	r6, [r3, #0]
 800cb9c:	69b3      	ldr	r3, [r6, #24]
 800cb9e:	b913      	cbnz	r3, 800cba6 <__sfp+0x16>
 800cba0:	4630      	mov	r0, r6
 800cba2:	f7ff ffbd 	bl	800cb20 <__sinit>
 800cba6:	3648      	adds	r6, #72	; 0x48
 800cba8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800cbac:	3b01      	subs	r3, #1
 800cbae:	d503      	bpl.n	800cbb8 <__sfp+0x28>
 800cbb0:	6833      	ldr	r3, [r6, #0]
 800cbb2:	b30b      	cbz	r3, 800cbf8 <__sfp+0x68>
 800cbb4:	6836      	ldr	r6, [r6, #0]
 800cbb6:	e7f7      	b.n	800cba8 <__sfp+0x18>
 800cbb8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800cbbc:	b9d5      	cbnz	r5, 800cbf4 <__sfp+0x64>
 800cbbe:	4b16      	ldr	r3, [pc, #88]	; (800cc18 <__sfp+0x88>)
 800cbc0:	60e3      	str	r3, [r4, #12]
 800cbc2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800cbc6:	6665      	str	r5, [r4, #100]	; 0x64
 800cbc8:	f000 f847 	bl	800cc5a <__retarget_lock_init_recursive>
 800cbcc:	f7ff ff96 	bl	800cafc <__sfp_lock_release>
 800cbd0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800cbd4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800cbd8:	6025      	str	r5, [r4, #0]
 800cbda:	61a5      	str	r5, [r4, #24]
 800cbdc:	2208      	movs	r2, #8
 800cbde:	4629      	mov	r1, r5
 800cbe0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800cbe4:	f7fb fd4c 	bl	8008680 <memset>
 800cbe8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800cbec:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800cbf0:	4620      	mov	r0, r4
 800cbf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cbf4:	3468      	adds	r4, #104	; 0x68
 800cbf6:	e7d9      	b.n	800cbac <__sfp+0x1c>
 800cbf8:	2104      	movs	r1, #4
 800cbfa:	4638      	mov	r0, r7
 800cbfc:	f7ff ff62 	bl	800cac4 <__sfmoreglue>
 800cc00:	4604      	mov	r4, r0
 800cc02:	6030      	str	r0, [r6, #0]
 800cc04:	2800      	cmp	r0, #0
 800cc06:	d1d5      	bne.n	800cbb4 <__sfp+0x24>
 800cc08:	f7ff ff78 	bl	800cafc <__sfp_lock_release>
 800cc0c:	230c      	movs	r3, #12
 800cc0e:	603b      	str	r3, [r7, #0]
 800cc10:	e7ee      	b.n	800cbf0 <__sfp+0x60>
 800cc12:	bf00      	nop
 800cc14:	0800d684 	.word	0x0800d684
 800cc18:	ffff0001 	.word	0xffff0001

0800cc1c <_fwalk_reent>:
 800cc1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc20:	4606      	mov	r6, r0
 800cc22:	4688      	mov	r8, r1
 800cc24:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800cc28:	2700      	movs	r7, #0
 800cc2a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cc2e:	f1b9 0901 	subs.w	r9, r9, #1
 800cc32:	d505      	bpl.n	800cc40 <_fwalk_reent+0x24>
 800cc34:	6824      	ldr	r4, [r4, #0]
 800cc36:	2c00      	cmp	r4, #0
 800cc38:	d1f7      	bne.n	800cc2a <_fwalk_reent+0xe>
 800cc3a:	4638      	mov	r0, r7
 800cc3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cc40:	89ab      	ldrh	r3, [r5, #12]
 800cc42:	2b01      	cmp	r3, #1
 800cc44:	d907      	bls.n	800cc56 <_fwalk_reent+0x3a>
 800cc46:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cc4a:	3301      	adds	r3, #1
 800cc4c:	d003      	beq.n	800cc56 <_fwalk_reent+0x3a>
 800cc4e:	4629      	mov	r1, r5
 800cc50:	4630      	mov	r0, r6
 800cc52:	47c0      	blx	r8
 800cc54:	4307      	orrs	r7, r0
 800cc56:	3568      	adds	r5, #104	; 0x68
 800cc58:	e7e9      	b.n	800cc2e <_fwalk_reent+0x12>

0800cc5a <__retarget_lock_init_recursive>:
 800cc5a:	4770      	bx	lr

0800cc5c <__retarget_lock_acquire_recursive>:
 800cc5c:	4770      	bx	lr

0800cc5e <__retarget_lock_release_recursive>:
 800cc5e:	4770      	bx	lr

0800cc60 <__swhatbuf_r>:
 800cc60:	b570      	push	{r4, r5, r6, lr}
 800cc62:	460e      	mov	r6, r1
 800cc64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cc68:	2900      	cmp	r1, #0
 800cc6a:	b096      	sub	sp, #88	; 0x58
 800cc6c:	4614      	mov	r4, r2
 800cc6e:	461d      	mov	r5, r3
 800cc70:	da08      	bge.n	800cc84 <__swhatbuf_r+0x24>
 800cc72:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800cc76:	2200      	movs	r2, #0
 800cc78:	602a      	str	r2, [r5, #0]
 800cc7a:	061a      	lsls	r2, r3, #24
 800cc7c:	d410      	bmi.n	800cca0 <__swhatbuf_r+0x40>
 800cc7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cc82:	e00e      	b.n	800cca2 <__swhatbuf_r+0x42>
 800cc84:	466a      	mov	r2, sp
 800cc86:	f000 f903 	bl	800ce90 <_fstat_r>
 800cc8a:	2800      	cmp	r0, #0
 800cc8c:	dbf1      	blt.n	800cc72 <__swhatbuf_r+0x12>
 800cc8e:	9a01      	ldr	r2, [sp, #4]
 800cc90:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800cc94:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800cc98:	425a      	negs	r2, r3
 800cc9a:	415a      	adcs	r2, r3
 800cc9c:	602a      	str	r2, [r5, #0]
 800cc9e:	e7ee      	b.n	800cc7e <__swhatbuf_r+0x1e>
 800cca0:	2340      	movs	r3, #64	; 0x40
 800cca2:	2000      	movs	r0, #0
 800cca4:	6023      	str	r3, [r4, #0]
 800cca6:	b016      	add	sp, #88	; 0x58
 800cca8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ccac <__smakebuf_r>:
 800ccac:	898b      	ldrh	r3, [r1, #12]
 800ccae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ccb0:	079d      	lsls	r5, r3, #30
 800ccb2:	4606      	mov	r6, r0
 800ccb4:	460c      	mov	r4, r1
 800ccb6:	d507      	bpl.n	800ccc8 <__smakebuf_r+0x1c>
 800ccb8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ccbc:	6023      	str	r3, [r4, #0]
 800ccbe:	6123      	str	r3, [r4, #16]
 800ccc0:	2301      	movs	r3, #1
 800ccc2:	6163      	str	r3, [r4, #20]
 800ccc4:	b002      	add	sp, #8
 800ccc6:	bd70      	pop	{r4, r5, r6, pc}
 800ccc8:	ab01      	add	r3, sp, #4
 800ccca:	466a      	mov	r2, sp
 800cccc:	f7ff ffc8 	bl	800cc60 <__swhatbuf_r>
 800ccd0:	9900      	ldr	r1, [sp, #0]
 800ccd2:	4605      	mov	r5, r0
 800ccd4:	4630      	mov	r0, r6
 800ccd6:	f7ff f973 	bl	800bfc0 <_malloc_r>
 800ccda:	b948      	cbnz	r0, 800ccf0 <__smakebuf_r+0x44>
 800ccdc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cce0:	059a      	lsls	r2, r3, #22
 800cce2:	d4ef      	bmi.n	800ccc4 <__smakebuf_r+0x18>
 800cce4:	f023 0303 	bic.w	r3, r3, #3
 800cce8:	f043 0302 	orr.w	r3, r3, #2
 800ccec:	81a3      	strh	r3, [r4, #12]
 800ccee:	e7e3      	b.n	800ccb8 <__smakebuf_r+0xc>
 800ccf0:	4b0d      	ldr	r3, [pc, #52]	; (800cd28 <__smakebuf_r+0x7c>)
 800ccf2:	62b3      	str	r3, [r6, #40]	; 0x28
 800ccf4:	89a3      	ldrh	r3, [r4, #12]
 800ccf6:	6020      	str	r0, [r4, #0]
 800ccf8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ccfc:	81a3      	strh	r3, [r4, #12]
 800ccfe:	9b00      	ldr	r3, [sp, #0]
 800cd00:	6163      	str	r3, [r4, #20]
 800cd02:	9b01      	ldr	r3, [sp, #4]
 800cd04:	6120      	str	r0, [r4, #16]
 800cd06:	b15b      	cbz	r3, 800cd20 <__smakebuf_r+0x74>
 800cd08:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cd0c:	4630      	mov	r0, r6
 800cd0e:	f000 f8d1 	bl	800ceb4 <_isatty_r>
 800cd12:	b128      	cbz	r0, 800cd20 <__smakebuf_r+0x74>
 800cd14:	89a3      	ldrh	r3, [r4, #12]
 800cd16:	f023 0303 	bic.w	r3, r3, #3
 800cd1a:	f043 0301 	orr.w	r3, r3, #1
 800cd1e:	81a3      	strh	r3, [r4, #12]
 800cd20:	89a0      	ldrh	r0, [r4, #12]
 800cd22:	4305      	orrs	r5, r0
 800cd24:	81a5      	strh	r5, [r4, #12]
 800cd26:	e7cd      	b.n	800ccc4 <__smakebuf_r+0x18>
 800cd28:	0800cab9 	.word	0x0800cab9

0800cd2c <_malloc_usable_size_r>:
 800cd2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cd30:	1f18      	subs	r0, r3, #4
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	bfbc      	itt	lt
 800cd36:	580b      	ldrlt	r3, [r1, r0]
 800cd38:	18c0      	addlt	r0, r0, r3
 800cd3a:	4770      	bx	lr

0800cd3c <_raise_r>:
 800cd3c:	291f      	cmp	r1, #31
 800cd3e:	b538      	push	{r3, r4, r5, lr}
 800cd40:	4604      	mov	r4, r0
 800cd42:	460d      	mov	r5, r1
 800cd44:	d904      	bls.n	800cd50 <_raise_r+0x14>
 800cd46:	2316      	movs	r3, #22
 800cd48:	6003      	str	r3, [r0, #0]
 800cd4a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cd4e:	bd38      	pop	{r3, r4, r5, pc}
 800cd50:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800cd52:	b112      	cbz	r2, 800cd5a <_raise_r+0x1e>
 800cd54:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cd58:	b94b      	cbnz	r3, 800cd6e <_raise_r+0x32>
 800cd5a:	4620      	mov	r0, r4
 800cd5c:	f000 f830 	bl	800cdc0 <_getpid_r>
 800cd60:	462a      	mov	r2, r5
 800cd62:	4601      	mov	r1, r0
 800cd64:	4620      	mov	r0, r4
 800cd66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cd6a:	f000 b817 	b.w	800cd9c <_kill_r>
 800cd6e:	2b01      	cmp	r3, #1
 800cd70:	d00a      	beq.n	800cd88 <_raise_r+0x4c>
 800cd72:	1c59      	adds	r1, r3, #1
 800cd74:	d103      	bne.n	800cd7e <_raise_r+0x42>
 800cd76:	2316      	movs	r3, #22
 800cd78:	6003      	str	r3, [r0, #0]
 800cd7a:	2001      	movs	r0, #1
 800cd7c:	e7e7      	b.n	800cd4e <_raise_r+0x12>
 800cd7e:	2400      	movs	r4, #0
 800cd80:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cd84:	4628      	mov	r0, r5
 800cd86:	4798      	blx	r3
 800cd88:	2000      	movs	r0, #0
 800cd8a:	e7e0      	b.n	800cd4e <_raise_r+0x12>

0800cd8c <raise>:
 800cd8c:	4b02      	ldr	r3, [pc, #8]	; (800cd98 <raise+0xc>)
 800cd8e:	4601      	mov	r1, r0
 800cd90:	6818      	ldr	r0, [r3, #0]
 800cd92:	f7ff bfd3 	b.w	800cd3c <_raise_r>
 800cd96:	bf00      	nop
 800cd98:	20000024 	.word	0x20000024

0800cd9c <_kill_r>:
 800cd9c:	b538      	push	{r3, r4, r5, lr}
 800cd9e:	4d07      	ldr	r5, [pc, #28]	; (800cdbc <_kill_r+0x20>)
 800cda0:	2300      	movs	r3, #0
 800cda2:	4604      	mov	r4, r0
 800cda4:	4608      	mov	r0, r1
 800cda6:	4611      	mov	r1, r2
 800cda8:	602b      	str	r3, [r5, #0]
 800cdaa:	f7f5 fad7 	bl	800235c <_kill>
 800cdae:	1c43      	adds	r3, r0, #1
 800cdb0:	d102      	bne.n	800cdb8 <_kill_r+0x1c>
 800cdb2:	682b      	ldr	r3, [r5, #0]
 800cdb4:	b103      	cbz	r3, 800cdb8 <_kill_r+0x1c>
 800cdb6:	6023      	str	r3, [r4, #0]
 800cdb8:	bd38      	pop	{r3, r4, r5, pc}
 800cdba:	bf00      	nop
 800cdbc:	20013548 	.word	0x20013548

0800cdc0 <_getpid_r>:
 800cdc0:	f7f5 bac4 	b.w	800234c <_getpid>

0800cdc4 <__sread>:
 800cdc4:	b510      	push	{r4, lr}
 800cdc6:	460c      	mov	r4, r1
 800cdc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cdcc:	f000 f894 	bl	800cef8 <_read_r>
 800cdd0:	2800      	cmp	r0, #0
 800cdd2:	bfab      	itete	ge
 800cdd4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800cdd6:	89a3      	ldrhlt	r3, [r4, #12]
 800cdd8:	181b      	addge	r3, r3, r0
 800cdda:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800cdde:	bfac      	ite	ge
 800cde0:	6563      	strge	r3, [r4, #84]	; 0x54
 800cde2:	81a3      	strhlt	r3, [r4, #12]
 800cde4:	bd10      	pop	{r4, pc}

0800cde6 <__swrite>:
 800cde6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cdea:	461f      	mov	r7, r3
 800cdec:	898b      	ldrh	r3, [r1, #12]
 800cdee:	05db      	lsls	r3, r3, #23
 800cdf0:	4605      	mov	r5, r0
 800cdf2:	460c      	mov	r4, r1
 800cdf4:	4616      	mov	r6, r2
 800cdf6:	d505      	bpl.n	800ce04 <__swrite+0x1e>
 800cdf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cdfc:	2302      	movs	r3, #2
 800cdfe:	2200      	movs	r2, #0
 800ce00:	f000 f868 	bl	800ced4 <_lseek_r>
 800ce04:	89a3      	ldrh	r3, [r4, #12]
 800ce06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ce0a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ce0e:	81a3      	strh	r3, [r4, #12]
 800ce10:	4632      	mov	r2, r6
 800ce12:	463b      	mov	r3, r7
 800ce14:	4628      	mov	r0, r5
 800ce16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ce1a:	f000 b817 	b.w	800ce4c <_write_r>

0800ce1e <__sseek>:
 800ce1e:	b510      	push	{r4, lr}
 800ce20:	460c      	mov	r4, r1
 800ce22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce26:	f000 f855 	bl	800ced4 <_lseek_r>
 800ce2a:	1c43      	adds	r3, r0, #1
 800ce2c:	89a3      	ldrh	r3, [r4, #12]
 800ce2e:	bf15      	itete	ne
 800ce30:	6560      	strne	r0, [r4, #84]	; 0x54
 800ce32:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ce36:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ce3a:	81a3      	strheq	r3, [r4, #12]
 800ce3c:	bf18      	it	ne
 800ce3e:	81a3      	strhne	r3, [r4, #12]
 800ce40:	bd10      	pop	{r4, pc}

0800ce42 <__sclose>:
 800ce42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce46:	f000 b813 	b.w	800ce70 <_close_r>
	...

0800ce4c <_write_r>:
 800ce4c:	b538      	push	{r3, r4, r5, lr}
 800ce4e:	4d07      	ldr	r5, [pc, #28]	; (800ce6c <_write_r+0x20>)
 800ce50:	4604      	mov	r4, r0
 800ce52:	4608      	mov	r0, r1
 800ce54:	4611      	mov	r1, r2
 800ce56:	2200      	movs	r2, #0
 800ce58:	602a      	str	r2, [r5, #0]
 800ce5a:	461a      	mov	r2, r3
 800ce5c:	f7f5 fab5 	bl	80023ca <_write>
 800ce60:	1c43      	adds	r3, r0, #1
 800ce62:	d102      	bne.n	800ce6a <_write_r+0x1e>
 800ce64:	682b      	ldr	r3, [r5, #0]
 800ce66:	b103      	cbz	r3, 800ce6a <_write_r+0x1e>
 800ce68:	6023      	str	r3, [r4, #0]
 800ce6a:	bd38      	pop	{r3, r4, r5, pc}
 800ce6c:	20013548 	.word	0x20013548

0800ce70 <_close_r>:
 800ce70:	b538      	push	{r3, r4, r5, lr}
 800ce72:	4d06      	ldr	r5, [pc, #24]	; (800ce8c <_close_r+0x1c>)
 800ce74:	2300      	movs	r3, #0
 800ce76:	4604      	mov	r4, r0
 800ce78:	4608      	mov	r0, r1
 800ce7a:	602b      	str	r3, [r5, #0]
 800ce7c:	f7f5 fac1 	bl	8002402 <_close>
 800ce80:	1c43      	adds	r3, r0, #1
 800ce82:	d102      	bne.n	800ce8a <_close_r+0x1a>
 800ce84:	682b      	ldr	r3, [r5, #0]
 800ce86:	b103      	cbz	r3, 800ce8a <_close_r+0x1a>
 800ce88:	6023      	str	r3, [r4, #0]
 800ce8a:	bd38      	pop	{r3, r4, r5, pc}
 800ce8c:	20013548 	.word	0x20013548

0800ce90 <_fstat_r>:
 800ce90:	b538      	push	{r3, r4, r5, lr}
 800ce92:	4d07      	ldr	r5, [pc, #28]	; (800ceb0 <_fstat_r+0x20>)
 800ce94:	2300      	movs	r3, #0
 800ce96:	4604      	mov	r4, r0
 800ce98:	4608      	mov	r0, r1
 800ce9a:	4611      	mov	r1, r2
 800ce9c:	602b      	str	r3, [r5, #0]
 800ce9e:	f7f5 fabc 	bl	800241a <_fstat>
 800cea2:	1c43      	adds	r3, r0, #1
 800cea4:	d102      	bne.n	800ceac <_fstat_r+0x1c>
 800cea6:	682b      	ldr	r3, [r5, #0]
 800cea8:	b103      	cbz	r3, 800ceac <_fstat_r+0x1c>
 800ceaa:	6023      	str	r3, [r4, #0]
 800ceac:	bd38      	pop	{r3, r4, r5, pc}
 800ceae:	bf00      	nop
 800ceb0:	20013548 	.word	0x20013548

0800ceb4 <_isatty_r>:
 800ceb4:	b538      	push	{r3, r4, r5, lr}
 800ceb6:	4d06      	ldr	r5, [pc, #24]	; (800ced0 <_isatty_r+0x1c>)
 800ceb8:	2300      	movs	r3, #0
 800ceba:	4604      	mov	r4, r0
 800cebc:	4608      	mov	r0, r1
 800cebe:	602b      	str	r3, [r5, #0]
 800cec0:	f7f5 fabb 	bl	800243a <_isatty>
 800cec4:	1c43      	adds	r3, r0, #1
 800cec6:	d102      	bne.n	800cece <_isatty_r+0x1a>
 800cec8:	682b      	ldr	r3, [r5, #0]
 800ceca:	b103      	cbz	r3, 800cece <_isatty_r+0x1a>
 800cecc:	6023      	str	r3, [r4, #0]
 800cece:	bd38      	pop	{r3, r4, r5, pc}
 800ced0:	20013548 	.word	0x20013548

0800ced4 <_lseek_r>:
 800ced4:	b538      	push	{r3, r4, r5, lr}
 800ced6:	4d07      	ldr	r5, [pc, #28]	; (800cef4 <_lseek_r+0x20>)
 800ced8:	4604      	mov	r4, r0
 800ceda:	4608      	mov	r0, r1
 800cedc:	4611      	mov	r1, r2
 800cede:	2200      	movs	r2, #0
 800cee0:	602a      	str	r2, [r5, #0]
 800cee2:	461a      	mov	r2, r3
 800cee4:	f7f5 fab4 	bl	8002450 <_lseek>
 800cee8:	1c43      	adds	r3, r0, #1
 800ceea:	d102      	bne.n	800cef2 <_lseek_r+0x1e>
 800ceec:	682b      	ldr	r3, [r5, #0]
 800ceee:	b103      	cbz	r3, 800cef2 <_lseek_r+0x1e>
 800cef0:	6023      	str	r3, [r4, #0]
 800cef2:	bd38      	pop	{r3, r4, r5, pc}
 800cef4:	20013548 	.word	0x20013548

0800cef8 <_read_r>:
 800cef8:	b538      	push	{r3, r4, r5, lr}
 800cefa:	4d07      	ldr	r5, [pc, #28]	; (800cf18 <_read_r+0x20>)
 800cefc:	4604      	mov	r4, r0
 800cefe:	4608      	mov	r0, r1
 800cf00:	4611      	mov	r1, r2
 800cf02:	2200      	movs	r2, #0
 800cf04:	602a      	str	r2, [r5, #0]
 800cf06:	461a      	mov	r2, r3
 800cf08:	f7f5 fa42 	bl	8002390 <_read>
 800cf0c:	1c43      	adds	r3, r0, #1
 800cf0e:	d102      	bne.n	800cf16 <_read_r+0x1e>
 800cf10:	682b      	ldr	r3, [r5, #0]
 800cf12:	b103      	cbz	r3, 800cf16 <_read_r+0x1e>
 800cf14:	6023      	str	r3, [r4, #0]
 800cf16:	bd38      	pop	{r3, r4, r5, pc}
 800cf18:	20013548 	.word	0x20013548

0800cf1c <_init>:
 800cf1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf1e:	bf00      	nop
 800cf20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cf22:	bc08      	pop	{r3}
 800cf24:	469e      	mov	lr, r3
 800cf26:	4770      	bx	lr

0800cf28 <_fini>:
 800cf28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf2a:	bf00      	nop
 800cf2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cf2e:	bc08      	pop	{r3}
 800cf30:	469e      	mov	lr, r3
 800cf32:	4770      	bx	lr
