The 2-bit half-comparator presented in [1] is made up of two R-Bcomps modules, two CNOT gates, and two TR gates. In the [original implementation of Thapliyal's comparator](Thapliyal_original.png), it can be observed the gates that form each module R-Bcomp, which are two TR gates and one CNOT gate. The relevant outputs of this circuit are Z and Y, Y becomes 1 when the condition $x>y$ is satisfied, and Z becomes 1 when $x < y$.
Therefore, using the new version of the [TR gate proposed](../../Gates/TR_gate/TR_proposed.png), a [new optimised comparator circuit is proposed](Proposed_optimised_1.png). It's implementation on IBM Quantum Composer can be seen [here (link to the circuit in IBM Quantum Composer)](https://quantum.ibm.com/composer/files/new?initial=N4IgdghgtgpiBcIAKAnA9gBzQZxgEwAICB5DAFwEsoLdCBhNKDCFCMtFAgIwloIrAEAshApkAngFoAygAkAggCUAogBEQAGhABHXlAQhiSZQDkAivOlCCAJgB0ABgDcAHTACAxgBsArnhgELjowXhRcAIx2nkGuYNooMADmBNoA2uE2ALqxHgnJHukAzNlubgAWKalZsRVpxbEJuGSVACwlYLWpAOztjTDNaQAc7Z0AnL0wTZXhDhNTaeHh7QNVy5X1bis9sSvjsTwoKBQwnGmzGtOZF2lZ16nFd213AKxXlQBsb2k9d8N343cZl90ktYgAPSqzcGVV7QhagtwHI4nSHApZ3W7rYFPGHAz53H6VP6VAHTc7TBFgDwQs7A6puam4gntRkLOksmmpfGVbYMzmYtk5TmEtKfIWVAWpKF8nnA2GbPDJWk7RWXHYS5aqtLysBkLVctbfDkau7SqnCuXGm5oq3dPEjDU1WWxbCOtyuo37FjI05Sm0Y4EPVqWu7co2-YGkhbk%2BG2mPpW2SjbmpkfW0i1LDL2HY6%2B%2BPok1Yx4htPMiP-NH5ymshMV8WiyO2qMG%2BupZuUvVKhMqrtizYkps21vNvsdAcu8eI7251GA9l3INpHHa%2B1lomNwFV20FhvDyvtJEz2lzgML7ElhtroYbslo6ucnf3bdb1vEuq2xeZj9DhVdrO-tV%2B3fVtP3vIt1ydYD3SxVtH3-FN32LbMfVnS5T3ApcLwNK8vwrTc72-QFKUPFFjzQwtEODF5V1lcsB3woj2lgXgfASVECEkAA%2BAgCjNZjsFYgI2Q47iCkpfjBI1ESeNWWIJLY99pIKZN5KE1I2iU9SmJgFiFNSV5NJ1VS0003kwGMo1NL2NwLK-TT4Ns8ZNMWbTdLUoFnPpMA3AAeh8ggAAEPDQXwoDAV0pQ0Bwopi6K4pi8INES5KNBsDRCnSzKWg0Z4co0d58o0Loio0QZSo0UYKqqyqaqS6KZiS5LkrSjIkoy8J2uy8Jcu6pKep6grwmK8IyvCSqbGimxEqm1LprSmwMpsbKbFymwCpsYqNtSsqbHGyrCmiwpEsKNKTvSjLCgu7LClywoCsKYrCjKwpKpaaKWkSlo0paDKWmylpcpaAqWmKloypaSrnmi55EueNLnmKNxNBAfxsFyChyAoNAwAMEAAF8gA)

[1] Thapliyal H, Ranganathan N, Ferreira R (2010) Design of a comparator tree based on reversible logic. In: 2010 10th IEEE Conference on Nanotechnology, pp 1113â€“1116
