
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.066000                       # Number of seconds simulated
sim_ticks                                 66000220500                       # Number of ticks simulated
final_tick                                66000220500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  92408                       # Simulator instruction rate (inst/s)
host_op_rate                                   162716                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               38603772                       # Simulator tick rate (ticks/s)
host_mem_usage                                 361664                       # Number of bytes of host memory used
host_seconds                                  1709.68                       # Real time elapsed on the host
sim_insts                                   157988547                       # Number of instructions simulated
sim_ops                                     278192462                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             64832                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           1881344                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1946176                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        64832                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           64832                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks         9344                       # Number of bytes written to this memory
system.physmem.bytes_written::total              9344                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst               1013                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              29396                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 30409                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             146                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  146                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               982300                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             28505117                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                29487417                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          982300                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             982300                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks            141575                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                 141575                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks            141575                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              982300                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            28505117                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               29628992                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs                         30411                       # Total number of read requests seen
system.physmem.writeReqs                          146                       # Total number of write requests seen
system.physmem.cpureqs                          30558                       # Reqs generatd by CPU via cache - shady
system.physmem.bytesRead                      1946176                       # Total number of bytes read from memory
system.physmem.bytesWritten                      9344                       # Total number of bytes written to memory
system.physmem.bytesConsumedRd                1946176                       # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr                   9344                       # bytesWritten derated as per pkt->getSize()
system.physmem.servicedByWrQ                       46                       # Number of read reqs serviced by write Q
system.physmem.neitherReadNorWrite                  1                       # Reqs where no action is needed
system.physmem.perBankRdReqs::0                  1914                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::1                  2026                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::2                  1920                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::3                  1999                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::4                  1961                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::5                  1870                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::6                  1865                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::7                  1859                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::8                  1922                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::9                  1899                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::10                 1824                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::11                 1881                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::12                 1910                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::13                 1876                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::14                 1869                       # Track reads on a per bank basis
system.physmem.perBankRdReqs::15                 1770                       # Track reads on a per bank basis
system.physmem.perBankWrReqs::0                     0                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::1                    93                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::2                     0                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::3                     5                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::4                     4                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::5                     0                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::6                    12                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::7                     0                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::8                     6                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::9                     7                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::10                    7                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::11                    1                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::12                    0                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::13                   11                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::14                    0                       # Track writes on a per bank basis
system.physmem.perBankWrReqs::15                    0                       # Track writes on a per bank basis
system.physmem.numRdRetry                           0                       # Number of times rd buffer was full causing retry
system.physmem.numWrRetry                           0                       # Number of times wr buffer was full causing retry
system.physmem.totGap                     66000206500                       # Total gap between requests
system.physmem.readPktSize::0                       0                       # Categorize read packet sizes
system.physmem.readPktSize::1                       0                       # Categorize read packet sizes
system.physmem.readPktSize::2                       0                       # Categorize read packet sizes
system.physmem.readPktSize::3                       0                       # Categorize read packet sizes
system.physmem.readPktSize::4                       0                       # Categorize read packet sizes
system.physmem.readPktSize::5                       0                       # Categorize read packet sizes
system.physmem.readPktSize::6                   30411                       # Categorize read packet sizes
system.physmem.readPktSize::7                       0                       # Categorize read packet sizes
system.physmem.readPktSize::8                       0                       # Categorize read packet sizes
system.physmem.writePktSize::0                      0                       # categorize write packet sizes
system.physmem.writePktSize::1                      0                       # categorize write packet sizes
system.physmem.writePktSize::2                      0                       # categorize write packet sizes
system.physmem.writePktSize::3                      0                       # categorize write packet sizes
system.physmem.writePktSize::4                      0                       # categorize write packet sizes
system.physmem.writePktSize::5                      0                       # categorize write packet sizes
system.physmem.writePktSize::6                    146                       # categorize write packet sizes
system.physmem.writePktSize::7                      0                       # categorize write packet sizes
system.physmem.writePktSize::8                      0                       # categorize write packet sizes
system.physmem.neitherpktsize::0                    0                       # categorize neither packet sizes
system.physmem.neitherpktsize::1                    0                       # categorize neither packet sizes
system.physmem.neitherpktsize::2                    0                       # categorize neither packet sizes
system.physmem.neitherpktsize::3                    0                       # categorize neither packet sizes
system.physmem.neitherpktsize::4                    0                       # categorize neither packet sizes
system.physmem.neitherpktsize::5                    0                       # categorize neither packet sizes
system.physmem.neitherpktsize::6                    1                       # categorize neither packet sizes
system.physmem.neitherpktsize::7                    0                       # categorize neither packet sizes
system.physmem.neitherpktsize::8                    0                       # categorize neither packet sizes
system.physmem.rdQLenPdf::0                     29839                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1                       401                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2                        98                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3                        22                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4                         5                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::32                        0                       # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0                         7                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1                         7                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2                         7                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3                         7                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4                         7                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5                         7                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6                         7                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7                         7                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8                         6                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9                         6                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10                        6                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11                        6                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12                        6                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13                        6                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14                        6                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15                        6                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16                        6                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17                        6                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18                        6                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19                        6                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20                        6                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21                        6                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22                        6                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32                        0                       # What write queue length does an incoming req see
system.physmem.totQLat                       10043842                       # Total cycles spent in queuing delays
system.physmem.totMemAccLat                 570319842                       # Sum of mem lat for all requests
system.physmem.totBusLat                    121460000                       # Total cycles spent in databus access
system.physmem.totBankLat                   438816000                       # Total cycles spent in bank access
system.physmem.avgQLat                         330.77                       # Average queueing delay per request
system.physmem.avgBankLat                    14451.37                       # Average bank access latency per request
system.physmem.avgBusLat                      4000.00                       # Average bus latency per request
system.physmem.avgMemAccLat                  18782.15                       # Average memory access latency
system.physmem.avgRdBW                          29.49                       # Average achieved read bandwidth in MB/s
system.physmem.avgWrBW                           0.14                       # Average achieved write bandwidth in MB/s
system.physmem.avgConsumedRdBW                  29.49                       # Average consumed read bandwidth in MB/s
system.physmem.avgConsumedWrBW                   0.14                       # Average consumed write bandwidth in MB/s
system.physmem.peakBW                        16000.00                       # Theoretical peak bandwidth in MB/s
system.physmem.busUtil                           0.19                       # Data bus utilization in percentage
system.physmem.avgRdQLen                         0.01                       # Average read queue length over time
system.physmem.avgWrQLen                        11.23                       # Average write queue length over time
system.physmem.readRowHits                      29628                       # Number of row buffer hits during reads
system.physmem.writeRowHits                        33                       # Number of row buffer hits during writes
system.physmem.readRowHitRate                   97.57                       # Row buffer hit rate for reads
system.physmem.writeRowHitRate                  22.60                       # Row buffer hit rate for writes
system.physmem.avgGap                      2159904.65                       # Average gap between requests
system.cpu.workload.num_syscalls                  444                       # Number of system calls
system.cpu.numCycles                        132000442                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.BPredUnit.lookups                 34554509                       # Number of BP lookups
system.cpu.BPredUnit.condPredicted           34554509                       # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect             911394                       # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups              24765022                       # Number of BTB lookups
system.cpu.BPredUnit.BTBHits                 24662055                       # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS                        0                       # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect                   0                       # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles           26596332                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      185596643                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    34554509                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           24662055                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      56507097                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 6124499                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               43643381                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           161                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  25948459                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                189220                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          131924094                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.485407                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.326719                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 77963907     59.10%     59.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1995685      1.51%     60.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2954745      2.24%     62.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3921734      2.97%     65.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  7794021      5.91%     71.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  4758298      3.61%     75.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2730030      2.07%     77.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1578417      1.20%     78.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 28227257     21.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            131924094                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.261776                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.406030                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 37436709                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              35891345                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  44770440                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               8648508                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                5177092                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              324637130                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                5177092                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 43002137                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 8530644                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           9064                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  47590207                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              27614950                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              320247590                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   230                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  56685                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents              25740543                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents              371                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           322254877                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             849337194                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        849335025                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              2169                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             279212744                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 43042133                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                470                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            464                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  62360742                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            102568175                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            35245114                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          39579817                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          6021711                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  315893152                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1659                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 302191539                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            115107                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        37070468                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     54283440                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1213                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     131924094                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.290647                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.699813                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            24546585     18.61%     18.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            23206107     17.59%     36.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            25921610     19.65%     55.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            25807341     19.56%     75.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            18909357     14.33%     89.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8337371      6.32%     96.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             4135132      3.13%     99.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              899614      0.68%     99.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              160977      0.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       131924094                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   38482      1.96%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1831710     93.52%     95.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 88409      4.51%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             31296      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             171161443     56.64%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  35      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     56.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             97760077     32.35%     89.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            33238688     11.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              302191539                       # Type of FU issued
system.cpu.iq.rate                           2.289322                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1958601                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006481                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          738380204                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         352997189                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    299552936                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 676                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               1019                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          193                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              304118533                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     311                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         53992044                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     11788791                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        25892                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        34061                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      3805363                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3223                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          8493                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                5177092                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1727451                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                159578                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           315894811                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            195834                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             102568175                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             35245114                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                465                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   3211                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 73329                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          34061                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         522882                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       446154                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               969036                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             300573249                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              97290254                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1618290                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    130308372                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 30889144                       # Number of branches executed
system.cpu.iew.exec_stores                   33018118                       # Number of stores executed
system.cpu.iew.exec_rate                     2.277062                       # Inst execution rate
system.cpu.iew.wb_sent                      299980860                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     299553129                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 219502976                       # num instructions producing a value
system.cpu.iew.wb_consumers                 298002309                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.269334                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.736581                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        37715212                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             446                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            911415                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    126747002                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.194864                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.965405                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     58171175     45.90%     45.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     19282988     15.21%     61.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     11825828      9.33%     70.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9598483      7.57%     78.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1735999      1.37%     79.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2077835      1.64%     81.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1295284      1.02%     82.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       717786      0.57%     82.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     22041624     17.39%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    126747002                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            157988547                       # Number of instructions committed
system.cpu.commit.committedOps              278192462                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      122219135                       # Number of memory references committed
system.cpu.commit.loads                      90779384                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   29309705                       # Number of branches committed
system.cpu.commit.fp_insts                         40                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 278186170                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              22041624                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    420613052                       # The number of ROB reads
system.cpu.rob.rob_writes                   636997439                       # The number of ROB writes
system.cpu.timesIdled                           13642                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           76348                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   157988547                       # Number of Instructions Simulated
system.cpu.committedOps                     278192462                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             157988547                       # Number of Instructions Simulated
system.cpu.cpi                               0.835506                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.835506                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.196879                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.196879                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                592880828                       # number of integer regfile reads
system.cpu.int_regfile_writes               300217894                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       180                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       79                       # number of floating regfile writes
system.cpu.misc_regfile_reads               192706911                       # number of misc regfile reads
system.cpu.icache.replacements                     61                       # number of replacements
system.cpu.icache.tagsinuse                834.549611                       # Cycle average of tags in use
system.cpu.icache.total_refs                 25947121                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   1029                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               25215.861030                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     834.549611                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.407495                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.407495                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     25947121                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25947121                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      25947121                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25947121                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     25947121                       # number of overall hits
system.cpu.icache.overall_hits::total        25947121                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1338                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1338                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1338                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1338                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1338                       # number of overall misses
system.cpu.icache.overall_misses::total          1338                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     65589000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     65589000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     65589000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     65589000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     65589000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     65589000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     25948459                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25948459                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     25948459                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25948459                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     25948459                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25948459                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000052                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000052                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 49020.179372                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49020.179372                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 49020.179372                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49020.179372                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 49020.179372                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49020.179372                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           78                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          308                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          308                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          308                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          308                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          308                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          308                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1030                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1030                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1030                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1030                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1030                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1030                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     51699000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51699000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     51699000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51699000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     51699000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51699000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000040                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000040                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000040                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000040                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 50193.203883                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50193.203883                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 50193.203883                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50193.203883                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50193.203883                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50193.203883                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.l2cache.replacements                   454                       # number of replacements
system.cpu.l2cache.tagsinuse             20802.546521                       # Cycle average of tags in use
system.cpu.l2cache.total_refs                 4028808                       # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs                 30388                       # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs                132.578913                       # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 19868.628609                       # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst    689.608154                       # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data    244.309758                       # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks     0.606342                       # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst     0.021045                       # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data     0.007456                       # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total        0.634843                       # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst           16                       # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data      1993542                       # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total        1993558                       # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks      2066445                       # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total      2066445                       # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data        53246                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total        53246                       # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst           16                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data      2046788                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total         2046804                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst           16                       # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data      2046788                       # number of overall hits
system.cpu.l2cache.overall_hits::total        2046804                       # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst         1013                       # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data          400                       # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total         1413                       # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses::cpu.data            1                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data        28998                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total        28998                       # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst         1013                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data        29398                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total         30411                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst         1013                       # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data        29398                       # number of overall misses
system.cpu.l2cache.overall_misses::total        30411                       # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst     50503000                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data     19675000                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total     70178000                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data   1198959000                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total   1198959000                       # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst     50503000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data   1218634000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total   1269137000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst     50503000                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data   1218634000                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total   1269137000                       # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst         1029                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data      1993942                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total      1994971                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks      2066445                       # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total      2066445                       # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data        82244                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total        82244                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst         1029                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data      2076186                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total      2077215                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst         1029                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data      2076186                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total      2077215                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst     0.984451                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data     0.000201                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total     0.000708                       # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.352585                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.352585                       # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst     0.984451                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data     0.014160                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.014640                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst     0.984451                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data     0.014160                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.014640                       # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 49854.886476                       # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 49187.500000                       # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 49665.958953                       # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 41346.265260                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 41346.265260                       # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 49854.886476                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 41452.955983                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 41732.826938                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 49854.886476                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 41452.955983                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 41732.826938                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks          146                       # number of writebacks
system.cpu.l2cache.writebacks::total              146                       # number of writebacks
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst         1013                       # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data          400                       # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total         1413                       # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data            1                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data        28998                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total        28998                       # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst         1013                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data        29398                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total        30411                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst         1013                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data        29398                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total        30411                       # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst     37745579                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data     14639611                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total     52385190                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data        10001                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total        10001                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data    824070390                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    824070390                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst     37745579                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data    838710001                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total    876455580                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst     37745579                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data    838710001                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total    876455580                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst     0.984451                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data     0.000201                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total     0.000708                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.352585                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.352585                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.984451                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.014160                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.014640                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.984451                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.014160                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.014640                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 37261.183613                       # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 36599.027500                       # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 37073.736730                       # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data        10001                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total        10001                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 28418.180219                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 28418.180219                       # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 37261.183613                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 28529.491836                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 28820.347243                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 37261.183613                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 28529.491836                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 28820.347243                       # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                2072087                       # number of replacements
system.cpu.dcache.tagsinuse               4072.565599                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 71969114                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                2076183                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  34.664148                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle            21167717000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data    4072.565599                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.994279                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.994279                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     40627633                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40627633                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     31341474                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       31341474                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      71969107                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         71969107                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     71969107                       # number of overall hits
system.cpu.dcache.overall_hits::total        71969107                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2625254                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2625254                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        98277                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        98277                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      2723531                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2723531                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2723531                       # number of overall misses
system.cpu.dcache.overall_misses::total       2723531                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  31319760000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  31319760000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2088062998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2088062998                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  33407822998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33407822998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  33407822998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33407822998                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     43252887                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     43252887                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     31439751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     31439751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     74692638                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     74692638                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     74692638                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     74692638                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.060695                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060695                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003126                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003126                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.036463                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.036463                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.036463                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.036463                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 11930.182756                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11930.182756                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 21246.710807                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21246.710807                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12266.364142                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12266.364142                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12266.364142                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12266.364142                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        32155                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9466                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     3.396894                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2066445                       # number of writebacks
system.cpu.dcache.writebacks::total           2066445                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       631206                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       631206                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        16138                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16138                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       647344                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       647344                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       647344                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       647344                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1994048                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1994048                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        82139                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        82139                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2076187                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2076187                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2076187                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2076187                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  21982292500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21982292500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1812892498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1812892498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  23795184998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23795184998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  23795184998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23795184998                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.046102                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.046102                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002613                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002613                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.027796                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027796                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.027796                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027796                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11023.953536                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11023.953536                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 22071.032007                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22071.032007                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11461.002789                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11461.002789                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11461.002789                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11461.002789                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
