Loading plugins phase: Elapsed time ==> 0s.230ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Kiwi\Documents\PSoC Creator\DTR-1 v2 HW.cydsn\DTR-1 v2 HW.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Kiwi\Documents\PSoC Creator\DTR-1 v2 HW.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.238ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.062ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  DTR-1 v2 HW.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kiwi\Documents\PSoC Creator\DTR-1 v2 HW.cydsn\DTR-1 v2 HW.cyprj -dcpsoc3 DTR-1 v2 HW.v -verilog
======================================================================

======================================================================
Compiling:  DTR-1 v2 HW.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kiwi\Documents\PSoC Creator\DTR-1 v2 HW.cydsn\DTR-1 v2 HW.cyprj -dcpsoc3 DTR-1 v2 HW.v -verilog
======================================================================

======================================================================
Compiling:  DTR-1 v2 HW.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kiwi\Documents\PSoC Creator\DTR-1 v2 HW.cydsn\DTR-1 v2 HW.cyprj -dcpsoc3 -verilog DTR-1 v2 HW.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Sep 19 22:31:45 2023


======================================================================
Compiling:  DTR-1 v2 HW.v
Program  :   vpp
Options  :    -yv2 -q10 DTR-1 v2 HW.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Sep 19 22:31:45 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_UDB_clockenable_v1_0\cy_UDB_clockenable_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'DTR-1 v2 HW.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  DTR-1 v2 HW.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kiwi\Documents\PSoC Creator\DTR-1 v2 HW.cydsn\DTR-1 v2 HW.cyprj -dcpsoc3 -verilog DTR-1 v2 HW.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Sep 19 22:31:45 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Kiwi\Documents\PSoC Creator\DTR-1 v2 HW.cydsn\codegentemp\DTR-1 v2 HW.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Kiwi\Documents\PSoC Creator\DTR-1 v2 HW.cydsn\codegentemp\DTR-1 v2 HW.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_UDB_clockenable_v1_0\cy_UDB_clockenable_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  DTR-1 v2 HW.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kiwi\Documents\PSoC Creator\DTR-1 v2 HW.cydsn\DTR-1 v2 HW.cyprj -dcpsoc3 -verilog DTR-1 v2 HW.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Sep 19 22:31:46 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Kiwi\Documents\PSoC Creator\DTR-1 v2 HW.cydsn\codegentemp\DTR-1 v2 HW.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Kiwi\Documents\PSoC Creator\DTR-1 v2 HW.cydsn\codegentemp\DTR-1 v2 HW.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_UDB_clockenable_v1_0\cy_UDB_clockenable_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:BUART:reset_sr\
	Net_512
	Net_507
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	\I2COLED:udb_clk\
	Net_123
	\I2COLED:Net_973\
	Net_125
	\I2COLED:Net_974\
	\I2COLED:timeout_clk\
	Net_126
	\I2COLED:Net_975\
	Net_129
	Net_131
	Net_71
	Net_68
	\Millis:Net_49\
	\Millis:Net_82\
	\Millis:Net_95\
	\Millis:Net_91\
	\Millis:Net_102\
	\Millis:CounterUDB:ctrl_cmod_2\
	\Millis:CounterUDB:ctrl_cmod_1\
	\Millis:CounterUDB:ctrl_cmod_0\
	\Millis:CounterUDB:ctrl_enable\
	\Millis:CounterUDB:control_7\
	\Millis:CounterUDB:control_6\
	\Millis:CounterUDB:control_5\
	\Millis:CounterUDB:control_4\
	\Millis:CounterUDB:control_3\
	\Millis:CounterUDB:control_2\
	\Millis:CounterUDB:control_1\
	\Millis:CounterUDB:control_0\
	Net_69
	Net_555
	Net_250
	Net_251


Deleted 75 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing tmpOE__AddrH_net_6 to tmpOE__AddrH_net_7
Aliasing tmpOE__AddrH_net_5 to tmpOE__AddrH_net_7
Aliasing tmpOE__AddrH_net_4 to tmpOE__AddrH_net_7
Aliasing tmpOE__AddrH_net_3 to tmpOE__AddrH_net_7
Aliasing tmpOE__AddrH_net_2 to tmpOE__AddrH_net_7
Aliasing tmpOE__AddrH_net_1 to tmpOE__AddrH_net_7
Aliasing tmpOE__AddrH_net_0 to tmpOE__AddrH_net_7
Aliasing one to tmpOE__AddrH_net_7
Aliasing tmpOE__MR_net_0 to tmpOE__AddrH_net_7
Aliasing tmpOE__MW_net_0 to tmpOE__AddrH_net_7
Aliasing tmpOE__IOW_net_0 to tmpOE__AddrH_net_7
Aliasing tmpOE__RTL_net_0 to tmpOE__AddrH_net_7
Aliasing tmpOE__RES_net_0 to tmpOE__AddrH_net_7
Aliasing tmpOE__WE_net_0 to tmpOE__AddrH_net_7
Aliasing tmpOE__MSEL_net_0 to tmpOE__AddrH_net_7
Aliasing tmpOE__OER_net_0 to tmpOE__AddrH_net_7
Aliasing tmpOE__SDA_1_net_0 to tmpOE__AddrH_net_7
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__AddrH_net_7
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__AddrH_net_7
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__AddrH_net_7
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__AddrH_net_7
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__AddrH_net_7
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__AddrH_net_7
Aliasing tmpOE__BUSAK_net_0 to tmpOE__AddrH_net_7
Aliasing tmpOE__BUSRQ_net_0 to tmpOE__AddrH_net_7
Aliasing \USBUART:tmpOE__Dm_net_0\ to tmpOE__AddrH_net_7
Aliasing \USBUART:tmpOE__Dp_net_0\ to tmpOE__AddrH_net_7
Aliasing \I2COLED:Net_969\ to tmpOE__AddrH_net_7
Aliasing \I2COLED:Net_968\ to tmpOE__AddrH_net_7
Aliasing tmpOE__SCL_1_net_0 to tmpOE__AddrH_net_7
Aliasing tmpOE__Rx_net_0 to tmpOE__AddrH_net_7
Aliasing tmpOE__Tx_net_0 to tmpOE__AddrH_net_7
Aliasing tmpOE__RTS_net_0 to tmpOE__AddrH_net_7
Aliasing tmpOE__CTS_net_0 to tmpOE__AddrH_net_7
Aliasing \Millis:Net_89\ to tmpOE__AddrH_net_7
Aliasing \Millis:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Millis:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Millis:CounterUDB:capt_rising\ to zero
Aliasing Net_98 to zero
Aliasing Net_72 to tmpOE__AddrH_net_7
Aliasing \Millis:CounterUDB:tc_i\ to \Millis:CounterUDB:reload_tc\
Aliasing \SRAM_Ctl:clk\ to zero
Aliasing \SRAM_Ctl:rst\ to zero
Aliasing tmpOE__AddrL_net_7 to tmpOE__AddrH_net_7
Aliasing tmpOE__AddrL_net_6 to tmpOE__AddrH_net_7
Aliasing tmpOE__AddrL_net_5 to tmpOE__AddrH_net_7
Aliasing tmpOE__AddrL_net_4 to tmpOE__AddrH_net_7
Aliasing tmpOE__AddrL_net_3 to tmpOE__AddrH_net_7
Aliasing tmpOE__AddrL_net_2 to tmpOE__AddrH_net_7
Aliasing tmpOE__AddrL_net_1 to tmpOE__AddrH_net_7
Aliasing tmpOE__AddrL_net_0 to tmpOE__AddrH_net_7
Aliasing \RSM:clk\ to zero
Aliasing \RSM:rst\ to zero
Aliasing tmpOE__IOR_net_0 to tmpOE__AddrH_net_7
Aliasing tmpOE__Dta_net_6 to tmpOE__Dta_net_7
Aliasing tmpOE__Dta_net_5 to tmpOE__Dta_net_7
Aliasing tmpOE__Dta_net_4 to tmpOE__Dta_net_7
Aliasing tmpOE__Dta_net_3 to tmpOE__Dta_net_7
Aliasing tmpOE__Dta_net_2 to tmpOE__Dta_net_7
Aliasing tmpOE__Dta_net_1 to tmpOE__Dta_net_7
Aliasing tmpOE__Dta_net_0 to tmpOE__Dta_net_7
Aliasing \RSU:clk\ to zero
Aliasing \RSU:rst\ to zero
Aliasing \RRD:clk\ to zero
Aliasing \RRD:rst\ to zero
Aliasing \RCU:status_7\ to \RCM:status_7\
Aliasing \RCU:status_6\ to \RCM:status_6\
Aliasing \RCU:status_5\ to \RCM:status_5\
Aliasing \RCU:status_4\ to \RCM:status_4\
Aliasing \RCU:status_3\ to \RCM:status_3\
Aliasing \RCU:status_2\ to \RCM:status_2\
Aliasing \RCU:status_1\ to \RCM:status_1\
Aliasing \RCU:status_0\ to \RCM:status_0\
Aliasing \ROD:status_7\ to \RCM:status_7\
Aliasing \ROD:status_6\ to \RCM:status_6\
Aliasing \ROD:status_5\ to \RCM:status_5\
Aliasing \ROD:status_4\ to \RCM:status_4\
Aliasing \ROD:status_3\ to \RCM:status_3\
Aliasing \ROD:status_2\ to \RCM:status_2\
Aliasing \ROD:status_1\ to \RCM:status_1\
Aliasing \ROD:status_0\ to \RCM:status_0\
Aliasing \RST:status_7\ to \RCM:status_7\
Aliasing \RST:status_6\ to \RCM:status_6\
Aliasing \RST:status_5\ to \RCM:status_5\
Aliasing \RST:status_4\ to \RCM:status_4\
Aliasing \RST:status_3\ to \RCM:status_3\
Aliasing \RST:status_2\ to \RCM:status_2\
Aliasing \RST:status_1\ to \RCM:status_1\
Aliasing \RST:status_0\ to \RCM:status_0\
Aliasing Net_425_7 to zero
Aliasing Net_425_6 to tmpOE__AddrH_net_7
Aliasing Net_425_5 to zero
Aliasing Net_425_4 to tmpOE__AddrH_net_7
Aliasing Net_425_3 to tmpOE__AddrH_net_7
Aliasing Net_425_2 to zero
Aliasing Net_425_1 to tmpOE__AddrH_net_7
Aliasing Net_425_0 to zero
Aliasing Net_429 to tmpOE__AddrH_net_7
Aliasing Net_437 to tmpOE__AddrH_net_7
Aliasing Net_440 to tmpOE__AddrH_net_7
Aliasing Net_466 to tmpOE__AddrH_net_7
Aliasing \BusDta:clk\ to zero
Aliasing \BusDta:rst\ to zero
Aliasing tmpOE__MAP1_net_0 to tmpOE__AddrH_net_7
Aliasing tmpOE__M1_net_0 to tmpOE__AddrH_net_7
Aliasing tmpOE__nWAIT_net_0 to tmpOE__AddrH_net_7
Aliasing Net_637 to tmpOE__AddrH_net_7
Aliasing Net_607 to tmpOE__AddrH_net_7
Aliasing Net_648 to tmpOE__AddrH_net_7
Aliasing \UART:BUART:reset_reg\\D\ to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \Millis:CounterUDB:prevCapture\\D\ to zero
Aliasing \Millis:CounterUDB:cmp_out_reg_i\\D\ to \Millis:CounterUDB:prevCompare\\D\
Aliasing cydff_1_7D to \RCM:status_7\
Aliasing cydff_1_6D to \RCM:status_6\
Aliasing cydff_1_5D to \RCM:status_5\
Aliasing cydff_1_4D to \RCM:status_4\
Aliasing cydff_1_3D to \RCM:status_3\
Aliasing cydff_1_2D to \RCM:status_2\
Aliasing cydff_1_1D to \RCM:status_1\
Aliasing cydff_1_0D to \RCM:status_0\
Aliasing cydff_2_1D to \LUT_1:tmp__LUT_1_ins_1\
Aliasing cydff_2_0D to \LUT_1:tmp__LUT_1_ins_0\
Removing Lhs of wire \RCM:status_7\[0] = datain_7[1]
Removing Lhs of wire \RCM:status_6\[2] = datain_6[3]
Removing Lhs of wire \RCM:status_5\[4] = datain_5[5]
Removing Lhs of wire \RCM:status_4\[6] = datain_4[7]
Removing Lhs of wire \RCM:status_3\[8] = datain_3[9]
Removing Lhs of wire \RCM:status_2\[10] = datain_2[11]
Removing Lhs of wire \RCM:status_1\[12] = datain_1[13]
Removing Lhs of wire \RCM:status_0\[14] = datain_0[15]
Removing Lhs of wire tmpOE__AddrH_net_6[21] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire tmpOE__AddrH_net_5[22] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire tmpOE__AddrH_net_4[23] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire tmpOE__AddrH_net_3[24] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire tmpOE__AddrH_net_2[25] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire tmpOE__AddrH_net_1[26] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire tmpOE__AddrH_net_0[27] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire one[45] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire tmpOE__MR_net_0[50] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire tmpOE__MW_net_0[56] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire tmpOE__IOW_net_0[64] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire tmpOE__RTL_net_0[70] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire tmpOE__RES_net_0[76] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire tmpOE__WE_net_0[82] = tmpOE__AddrH_net_7[20]
Removing Rhs of wire Net_203_1[83] = \mux_1:tmp__mux_1_reg_1\[793]
Removing Lhs of wire tmpOE__MSEL_net_0[89] = tmpOE__AddrH_net_7[20]
Removing Rhs of wire Net_203_0[90] = \mux_1:tmp__mux_1_reg_0\[795]
Removing Lhs of wire tmpOE__OER_net_0[96] = tmpOE__AddrH_net_7[20]
Removing Rhs of wire Net_203_2[97] = \mux_1:tmp__mux_1_reg_2\[790]
Removing Lhs of wire tmpOE__SDA_1_net_0[103] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire \UART:Net_61\[110] = \UART:Net_9\[109]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[123] = zero[17]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[124] = zero[17]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[125] = \UART:BUART:control_4\[117]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[126] = \UART:BUART:control_3\[118]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[127] = zero[17]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[128] = zero[17]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[129] = zero[17]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[130] = \UART:BUART:control_2\[119]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[142] = \UART:BUART:tx_bitclk_dp\[178]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[188] = \UART:BUART:tx_counter_dp\[179]
Removing Lhs of wire \UART:BUART:tx_status_6\[189] = zero[17]
Removing Lhs of wire \UART:BUART:tx_status_5\[190] = zero[17]
Removing Lhs of wire \UART:BUART:tx_status_4\[191] = zero[17]
Removing Lhs of wire \UART:BUART:tx_status_1\[193] = \UART:BUART:tx_fifo_empty\[156]
Removing Lhs of wire \UART:BUART:tx_status_3\[195] = \UART:BUART:tx_fifo_notfull\[155]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[256] = zero[17]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[264] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[275]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[266] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[276]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[267] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[292]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[268] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[306]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[269] = \UART:BUART:sRX:s23Poll:MODIN1_1\[270]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_1\[270] = \UART:BUART:pollcount_1\[262]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[271] = \UART:BUART:sRX:s23Poll:MODIN1_0\[272]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_0\[272] = \UART:BUART:pollcount_0\[265]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[278] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[279] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[280] = \UART:BUART:pollcount_1\[262]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[281] = \UART:BUART:pollcount_1\[262]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[282] = \UART:BUART:pollcount_0\[265]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[283] = \UART:BUART:pollcount_0\[265]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[284] = zero[17]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[285] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[286] = \UART:BUART:pollcount_1\[262]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[287] = \UART:BUART:pollcount_0\[265]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[288] = zero[17]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[289] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[294] = \UART:BUART:pollcount_1\[262]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[295] = \UART:BUART:pollcount_1\[262]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[296] = \UART:BUART:pollcount_0\[265]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[297] = \UART:BUART:pollcount_0\[265]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[298] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[299] = zero[17]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[300] = \UART:BUART:pollcount_1\[262]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[301] = \UART:BUART:pollcount_0\[265]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[302] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[303] = zero[17]
Removing Lhs of wire \UART:BUART:rx_status_1\[310] = zero[17]
Removing Rhs of wire \UART:BUART:rx_status_2\[311] = \UART:BUART:rx_parity_error_status\[312]
Removing Rhs of wire \UART:BUART:rx_status_3\[313] = \UART:BUART:rx_stop_bit_error\[314]
Removing Rhs of wire Net_503[319] = \UART:BUART:rx_fifofull\[223]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[324] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[373]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[328] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[395]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[329] = zero[17]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[330] = zero[17]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[331] = zero[17]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[332] = \UART:BUART:sRX:MODIN4_6\[333]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_6\[333] = \UART:BUART:rx_count_6\[251]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[334] = \UART:BUART:sRX:MODIN4_5\[335]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_5\[335] = \UART:BUART:rx_count_5\[252]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[336] = \UART:BUART:sRX:MODIN4_4\[337]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_4\[337] = \UART:BUART:rx_count_4\[253]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[338] = \UART:BUART:sRX:MODIN4_3\[339]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_3\[339] = \UART:BUART:rx_count_3\[254]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[340] = zero[17]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[341] = zero[17]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[342] = zero[17]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[343] = zero[17]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[344] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[345] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[346] = zero[17]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[347] = zero[17]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[348] = zero[17]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[349] = zero[17]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[350] = \UART:BUART:rx_count_6\[251]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[351] = \UART:BUART:rx_count_5\[252]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[352] = \UART:BUART:rx_count_4\[253]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[353] = \UART:BUART:rx_count_3\[254]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[354] = zero[17]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[355] = zero[17]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[356] = zero[17]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[357] = zero[17]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[358] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[359] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[360] = zero[17]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[375] = \UART:BUART:rx_postpoll\[210]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[376] = \UART:BUART:rx_parity_bit\[327]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[377] = \UART:BUART:rx_postpoll\[210]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[378] = \UART:BUART:rx_parity_bit\[327]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[379] = \UART:BUART:rx_postpoll\[210]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[380] = \UART:BUART:rx_parity_bit\[327]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[382] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[383] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[381]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[384] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[381]
Removing Lhs of wire tmpOE__BUSAK_net_0[406] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire tmpOE__BUSRQ_net_0[412] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[420] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[427] = tmpOE__AddrH_net_7[20]
Removing Rhs of wire \I2COLED:sda_x_wire\[478] = \I2COLED:Net_643_1\[479]
Removing Rhs of wire \I2COLED:Net_697\[481] = \I2COLED:Net_643_2\[487]
Removing Rhs of wire \I2COLED:Net_1109_0\[484] = \I2COLED:scl_yfb\[497]
Removing Rhs of wire \I2COLED:Net_1109_1\[485] = \I2COLED:sda_yfb\[498]
Removing Lhs of wire \I2COLED:scl_x_wire\[488] = \I2COLED:Net_643_0\[486]
Removing Lhs of wire \I2COLED:Net_969\[489] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire \I2COLED:Net_968\[490] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire \I2COLED:tmpOE__Bufoe_scl_net_0\[500] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire \I2COLED:tmpOE__Bufoe_sda_net_0\[503] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire tmpOE__SCL_1_net_0[510] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire tmpOE__Rx_net_0[515] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire tmpOE__Tx_net_0[520] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire tmpOE__RTS_net_0[526] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire tmpOE__CTS_net_0[532] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire \Millis:Net_89\[541] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire \Millis:CounterUDB:ctrl_capmode_1\[551] = zero[17]
Removing Lhs of wire \Millis:CounterUDB:ctrl_capmode_0\[552] = zero[17]
Removing Lhs of wire \Millis:CounterUDB:capt_rising\[563] = zero[17]
Removing Lhs of wire \Millis:CounterUDB:capt_falling\[564] = \Millis:CounterUDB:prevCapture\[562]
Removing Lhs of wire Net_98[568] = zero[17]
Removing Lhs of wire \Millis:CounterUDB:final_enable\[570] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire Net_72[571] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire \Millis:CounterUDB:counter_enable\[572] = tmpOE__AddrH_net_7[20]
Removing Rhs of wire \Millis:CounterUDB:status_0\[573] = \Millis:CounterUDB:cmp_out_status\[574]
Removing Rhs of wire \Millis:CounterUDB:status_1\[575] = \Millis:CounterUDB:per_zero\[576]
Removing Rhs of wire \Millis:CounterUDB:status_2\[577] = \Millis:CounterUDB:overflow_status\[578]
Removing Rhs of wire \Millis:CounterUDB:status_3\[579] = \Millis:CounterUDB:underflow_status\[580]
Removing Lhs of wire \Millis:CounterUDB:status_4\[581] = \Millis:CounterUDB:hwCapture\[566]
Removing Rhs of wire \Millis:CounterUDB:status_5\[582] = \Millis:CounterUDB:fifo_full\[583]
Removing Rhs of wire \Millis:CounterUDB:status_6\[584] = \Millis:CounterUDB:fifo_nempty\[585]
Removing Lhs of wire \Millis:CounterUDB:dp_dir\[588] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire \Millis:CounterUDB:tc_i\[593] = \Millis:CounterUDB:reload_tc\[569]
Removing Rhs of wire \Millis:CounterUDB:cmp_out_i\[595] = \Millis:CounterUDB:cmp_less\[596]
Removing Lhs of wire \Millis:CounterUDB:cs_addr_2\[603] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire \Millis:CounterUDB:cs_addr_1\[604] = \Millis:CounterUDB:count_enable\[602]
Removing Lhs of wire \Millis:CounterUDB:cs_addr_0\[605] = \Millis:CounterUDB:reload\[567]
Removing Rhs of wire Net_236[791] = \SRAM_Ctl:control_out_3\[802]
Removing Rhs of wire Net_236[791] = \SRAM_Ctl:control_3\[816]
Removing Rhs of wire Net_245_2[792] = \SRAM_Ctl:control_out_2\[801]
Removing Rhs of wire Net_245_2[792] = \SRAM_Ctl:control_2\[817]
Removing Rhs of wire Net_245_1[794] = \SRAM_Ctl:control_out_1\[800]
Removing Rhs of wire Net_245_1[794] = \SRAM_Ctl:control_1\[818]
Removing Rhs of wire Net_245_0[796] = \SRAM_Ctl:control_out_0\[799]
Removing Rhs of wire Net_245_0[796] = \SRAM_Ctl:control_0\[819]
Removing Lhs of wire \SRAM_Ctl:clk\[797] = zero[17]
Removing Lhs of wire \SRAM_Ctl:rst\[798] = zero[17]
Removing Rhs of wire busout[803] = \SRAM_Ctl:control_out_4\[804]
Removing Rhs of wire busout[803] = \SRAM_Ctl:control_4\[815]
Removing Lhs of wire tmpOE__AddrL_net_7[825] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire tmpOE__AddrL_net_6[826] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire tmpOE__AddrL_net_5[827] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire tmpOE__AddrL_net_4[828] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire tmpOE__AddrL_net_3[829] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire tmpOE__AddrL_net_2[830] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire tmpOE__AddrL_net_1[831] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire tmpOE__AddrL_net_0[832] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire \RSM:clk\[845] = zero[17]
Removing Lhs of wire \RSM:rst\[846] = zero[17]
Removing Rhs of wire Net_255_7[847] = \RSM:control_out_7\[848]
Removing Rhs of wire Net_255_7[847] = \RSM:control_7\[864]
Removing Rhs of wire Net_255_6[849] = \RSM:control_out_6\[850]
Removing Rhs of wire Net_255_6[849] = \RSM:control_6\[865]
Removing Rhs of wire Net_255_5[851] = \RSM:control_out_5\[852]
Removing Rhs of wire Net_255_5[851] = \RSM:control_5\[866]
Removing Rhs of wire Net_255_4[853] = \RSM:control_out_4\[854]
Removing Rhs of wire Net_255_4[853] = \RSM:control_4\[867]
Removing Rhs of wire Net_255_3[855] = \RSM:control_out_3\[856]
Removing Rhs of wire Net_255_3[855] = \RSM:control_3\[868]
Removing Rhs of wire Net_255_2[857] = \RSM:control_out_2\[858]
Removing Rhs of wire Net_255_2[857] = \RSM:control_2\[869]
Removing Rhs of wire Net_255_1[859] = \RSM:control_out_1\[860]
Removing Rhs of wire Net_255_1[859] = \RSM:control_1\[870]
Removing Rhs of wire Net_255_0[861] = \RSM:control_out_0\[862]
Removing Rhs of wire Net_255_0[861] = \RSM:control_0\[871]
Removing Lhs of wire tmpOE__IOR_net_0[873] = tmpOE__AddrH_net_7[20]
Removing Rhs of wire tmpOE__Dta_net_7[879] = Net_533[905]
Removing Lhs of wire tmpOE__Dta_net_6[880] = tmpOE__Dta_net_7[879]
Removing Lhs of wire tmpOE__Dta_net_5[881] = tmpOE__Dta_net_7[879]
Removing Lhs of wire tmpOE__Dta_net_4[882] = tmpOE__Dta_net_7[879]
Removing Lhs of wire tmpOE__Dta_net_3[883] = tmpOE__Dta_net_7[879]
Removing Lhs of wire tmpOE__Dta_net_2[884] = tmpOE__Dta_net_7[879]
Removing Lhs of wire tmpOE__Dta_net_1[885] = tmpOE__Dta_net_7[879]
Removing Lhs of wire tmpOE__Dta_net_0[886] = tmpOE__Dta_net_7[879]
Removing Rhs of wire Net_414_7[887] = \mux_3:tmp__mux_3_reg_7\[1048]
Removing Rhs of wire Net_414_6[888] = \mux_3:tmp__mux_3_reg_6\[1050]
Removing Rhs of wire Net_414_5[889] = \mux_3:tmp__mux_3_reg_5\[1052]
Removing Rhs of wire Net_414_4[890] = \mux_3:tmp__mux_3_reg_4\[1054]
Removing Rhs of wire Net_414_3[891] = \mux_3:tmp__mux_3_reg_3\[1056]
Removing Rhs of wire Net_414_2[892] = \mux_3:tmp__mux_3_reg_2\[1058]
Removing Rhs of wire Net_414_1[893] = \mux_3:tmp__mux_3_reg_1\[1060]
Removing Rhs of wire Net_414_0[894] = \mux_3:tmp__mux_3_reg_0\[1062]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_4\[906] = Net_336[65]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_3\[907] = Net_297[874]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_2\[908] = Net_343[822]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_1\[909] = adl_1[833]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_0\[910] = adl_0[834]
Removing Rhs of wire Net_464[918] = \LUT_1:tmp__LUT_1_reg_6\[911]
Removing Rhs of wire Net_450[919] = \LUT_1:tmp__LUT_1_reg_5\[912]
Removing Rhs of wire Net_498[920] = \LUT_1:tmp__LUT_1_reg_4\[913]
Removing Rhs of wire Net_428[921] = \LUT_1:tmp__LUT_1_reg_3\[914]
Removing Rhs of wire Net_330_1[922] = \LUT_1:tmp__LUT_1_reg_2\[915]
Removing Rhs of wire Net_330_0[923] = \LUT_1:tmp__LUT_1_reg_1\[916]
Removing Rhs of wire Net_322[924] = \LUT_1:tmp__LUT_1_reg_0\[917]
Removing Lhs of wire \RSU:clk\[925] = zero[17]
Removing Lhs of wire \RSU:rst\[926] = zero[17]
Removing Rhs of wire Net_423_7[927] = \RSU:control_out_7\[928]
Removing Rhs of wire Net_423_7[927] = \RSU:control_7\[944]
Removing Rhs of wire Net_423_6[929] = \RSU:control_out_6\[930]
Removing Rhs of wire Net_423_6[929] = \RSU:control_6\[945]
Removing Rhs of wire Net_423_5[931] = \RSU:control_out_5\[932]
Removing Rhs of wire Net_423_5[931] = \RSU:control_5\[946]
Removing Rhs of wire Net_423_4[933] = \RSU:control_out_4\[934]
Removing Rhs of wire Net_423_4[933] = \RSU:control_4\[947]
Removing Rhs of wire Net_423_3[935] = \RSU:control_out_3\[936]
Removing Rhs of wire Net_423_3[935] = \RSU:control_3\[948]
Removing Rhs of wire Net_423_2[937] = \RSU:control_out_2\[938]
Removing Rhs of wire Net_423_2[937] = \RSU:control_2\[949]
Removing Rhs of wire Net_423_1[939] = \RSU:control_out_1\[940]
Removing Rhs of wire Net_423_1[939] = \RSU:control_1\[950]
Removing Rhs of wire Net_423_0[941] = \RSU:control_out_0\[942]
Removing Rhs of wire Net_423_0[941] = \RSU:control_0\[951]
Removing Lhs of wire \RRD:clk\[952] = zero[17]
Removing Lhs of wire \RRD:rst\[953] = zero[17]
Removing Rhs of wire Net_378_7[954] = \RRD:control_out_7\[955]
Removing Rhs of wire Net_378_7[954] = \RRD:control_7\[971]
Removing Rhs of wire Net_378_6[956] = \RRD:control_out_6\[957]
Removing Rhs of wire Net_378_6[956] = \RRD:control_6\[972]
Removing Rhs of wire Net_378_5[958] = \RRD:control_out_5\[959]
Removing Rhs of wire Net_378_5[958] = \RRD:control_5\[973]
Removing Rhs of wire Net_378_4[960] = \RRD:control_out_4\[961]
Removing Rhs of wire Net_378_4[960] = \RRD:control_4\[974]
Removing Rhs of wire Net_378_3[962] = \RRD:control_out_3\[963]
Removing Rhs of wire Net_378_3[962] = \RRD:control_3\[975]
Removing Rhs of wire Net_378_2[964] = \RRD:control_out_2\[965]
Removing Rhs of wire Net_378_2[964] = \RRD:control_2\[976]
Removing Rhs of wire Net_378_1[966] = \RRD:control_out_1\[967]
Removing Rhs of wire Net_378_1[966] = \RRD:control_1\[977]
Removing Rhs of wire Net_378_0[968] = \RRD:control_out_0\[969]
Removing Rhs of wire Net_378_0[968] = \RRD:control_0\[978]
Removing Lhs of wire \RCU:status_7\[979] = datain_7[1]
Removing Lhs of wire \RCU:status_6\[980] = datain_6[3]
Removing Lhs of wire \RCU:status_5\[981] = datain_5[5]
Removing Lhs of wire \RCU:status_4\[982] = datain_4[7]
Removing Lhs of wire \RCU:status_3\[983] = datain_3[9]
Removing Lhs of wire \RCU:status_2\[984] = datain_2[11]
Removing Lhs of wire \RCU:status_1\[985] = datain_1[13]
Removing Lhs of wire \RCU:status_0\[986] = datain_0[15]
Removing Lhs of wire \ROD:status_7\[989] = datain_7[1]
Removing Lhs of wire \ROD:status_6\[990] = datain_6[3]
Removing Lhs of wire \ROD:status_5\[991] = datain_5[5]
Removing Lhs of wire \ROD:status_4\[992] = datain_4[7]
Removing Lhs of wire \ROD:status_3\[993] = datain_3[9]
Removing Lhs of wire \ROD:status_2\[994] = datain_2[11]
Removing Lhs of wire \ROD:status_1\[995] = datain_1[13]
Removing Lhs of wire \ROD:status_0\[996] = datain_0[15]
Removing Lhs of wire \RST:status_7\[999] = datain_7[1]
Removing Lhs of wire \RST:status_6\[1000] = datain_6[3]
Removing Lhs of wire \RST:status_5\[1001] = datain_5[5]
Removing Lhs of wire \RST:status_4\[1002] = datain_4[7]
Removing Lhs of wire \RST:status_3\[1003] = datain_3[9]
Removing Lhs of wire \RST:status_2\[1004] = datain_2[11]
Removing Lhs of wire \RST:status_1\[1005] = datain_1[13]
Removing Lhs of wire \RST:status_0\[1006] = datain_0[15]
Removing Lhs of wire Net_425_7[1010] = zero[17]
Removing Lhs of wire Net_425_6[1012] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire Net_425_5[1014] = zero[17]
Removing Lhs of wire Net_425_4[1016] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire Net_425_3[1018] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire Net_425_2[1020] = zero[17]
Removing Lhs of wire Net_425_1[1022] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire Net_425_0[1024] = zero[17]
Removing Rhs of wire Net_531_7[1025] = \mux_2:tmp__mux_2_reg_7\[1009]
Removing Rhs of wire Net_531_6[1026] = \mux_2:tmp__mux_2_reg_6\[1011]
Removing Rhs of wire Net_531_5[1027] = \mux_2:tmp__mux_2_reg_5\[1013]
Removing Rhs of wire Net_531_4[1028] = \mux_2:tmp__mux_2_reg_4\[1015]
Removing Rhs of wire Net_531_3[1029] = \mux_2:tmp__mux_2_reg_3\[1017]
Removing Rhs of wire Net_531_2[1030] = \mux_2:tmp__mux_2_reg_2\[1019]
Removing Rhs of wire Net_531_1[1031] = \mux_2:tmp__mux_2_reg_1\[1021]
Removing Rhs of wire Net_531_0[1032] = \mux_2:tmp__mux_2_reg_0\[1023]
Removing Lhs of wire Net_429[1034] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire Net_437[1036] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire Net_440[1038] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire Net_466[1041] = tmpOE__AddrH_net_7[20]
Removing Rhs of wire busdata_7[1049] = \BusDta:control_out_7\[1066]
Removing Rhs of wire busdata_7[1049] = \BusDta:control_7\[1075]
Removing Rhs of wire busdata_6[1051] = \BusDta:control_out_6\[1067]
Removing Rhs of wire busdata_6[1051] = \BusDta:control_6\[1076]
Removing Rhs of wire busdata_5[1053] = \BusDta:control_out_5\[1068]
Removing Rhs of wire busdata_5[1053] = \BusDta:control_5\[1077]
Removing Rhs of wire busdata_4[1055] = \BusDta:control_out_4\[1069]
Removing Rhs of wire busdata_4[1055] = \BusDta:control_4\[1078]
Removing Rhs of wire busdata_3[1057] = \BusDta:control_out_3\[1070]
Removing Rhs of wire busdata_3[1057] = \BusDta:control_3\[1079]
Removing Rhs of wire busdata_2[1059] = \BusDta:control_out_2\[1071]
Removing Rhs of wire busdata_2[1059] = \BusDta:control_2\[1080]
Removing Rhs of wire busdata_1[1061] = \BusDta:control_out_1\[1072]
Removing Rhs of wire busdata_1[1061] = \BusDta:control_1\[1081]
Removing Rhs of wire busdata_0[1063] = \BusDta:control_out_0\[1073]
Removing Rhs of wire busdata_0[1063] = \BusDta:control_0\[1082]
Removing Lhs of wire \BusDta:clk\[1064] = zero[17]
Removing Lhs of wire \BusDta:rst\[1065] = zero[17]
Removing Lhs of wire tmpOE__MAP1_net_0[1084] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire tmpOE__M1_net_0[1090] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire tmpOE__nWAIT_net_0[1096] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire \ADH_Reg:status_7\[1104] = Net_643_7[1105]
Removing Rhs of wire Net_643_7[1105] = cydff_3_7[1175]
Removing Lhs of wire \ADH_Reg:status_6\[1106] = Net_643_6[1107]
Removing Rhs of wire Net_643_6[1107] = cydff_3_6[1176]
Removing Lhs of wire \ADH_Reg:status_5\[1108] = Net_643_5[1109]
Removing Rhs of wire Net_643_5[1109] = cydff_3_5[1177]
Removing Lhs of wire \ADH_Reg:status_4\[1110] = Net_643_4[1111]
Removing Rhs of wire Net_643_4[1111] = cydff_3_4[1178]
Removing Lhs of wire \ADH_Reg:status_3\[1112] = Net_643_3[1113]
Removing Rhs of wire Net_643_3[1113] = cydff_3_3[1179]
Removing Lhs of wire \ADH_Reg:status_2\[1114] = Net_643_2[1115]
Removing Rhs of wire Net_643_2[1115] = cydff_3_2[1180]
Removing Lhs of wire \ADH_Reg:status_1\[1116] = Net_643_1[1117]
Removing Rhs of wire Net_643_1[1117] = cydff_3_1[1181]
Removing Lhs of wire \ADH_Reg:status_0\[1118] = Net_643_0[1119]
Removing Rhs of wire Net_643_0[1119] = cydff_3_0[1182]
Removing Lhs of wire Net_637[1121] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire \DT_Reg:status_7\[1122] = Net_602_7[1123]
Removing Rhs of wire Net_602_7[1123] = cydff_1_7[1159]
Removing Lhs of wire \DT_Reg:status_6\[1124] = Net_602_6[1125]
Removing Rhs of wire Net_602_6[1125] = cydff_1_6[1160]
Removing Lhs of wire \DT_Reg:status_5\[1126] = Net_602_5[1127]
Removing Rhs of wire Net_602_5[1127] = cydff_1_5[1161]
Removing Lhs of wire \DT_Reg:status_4\[1128] = Net_602_4[1129]
Removing Rhs of wire Net_602_4[1129] = cydff_1_4[1162]
Removing Lhs of wire \DT_Reg:status_3\[1130] = Net_602_3[1131]
Removing Rhs of wire Net_602_3[1131] = cydff_1_3[1163]
Removing Lhs of wire \DT_Reg:status_2\[1132] = Net_602_2[1133]
Removing Rhs of wire Net_602_2[1133] = cydff_1_2[1164]
Removing Lhs of wire \DT_Reg:status_1\[1134] = Net_602_1[1135]
Removing Rhs of wire Net_602_1[1135] = cydff_1_1[1165]
Removing Lhs of wire \DT_Reg:status_0\[1136] = Net_602_0[1137]
Removing Rhs of wire Net_602_0[1137] = cydff_1_0[1166]
Removing Lhs of wire Net_607[1139] = tmpOE__AddrH_net_7[20]
Removing Lhs of wire \ADL_Reg:status_7\[1140] = Net_654_7[1141]
Removing Rhs of wire Net_654_7[1141] = cydff_2_7[1167]
Removing Lhs of wire \ADL_Reg:status_6\[1142] = Net_654_6[1143]
Removing Rhs of wire Net_654_6[1143] = cydff_2_6[1168]
Removing Lhs of wire \ADL_Reg:status_5\[1144] = Net_654_5[1145]
Removing Rhs of wire Net_654_5[1145] = cydff_2_5[1169]
Removing Lhs of wire \ADL_Reg:status_4\[1146] = Net_654_4[1147]
Removing Rhs of wire Net_654_4[1147] = cydff_2_4[1170]
Removing Lhs of wire \ADL_Reg:status_3\[1148] = Net_654_3[1149]
Removing Rhs of wire Net_654_3[1149] = cydff_2_3[1171]
Removing Lhs of wire \ADL_Reg:status_2\[1150] = Net_654_2[1151]
Removing Rhs of wire Net_654_2[1151] = cydff_2_2[1172]
Removing Lhs of wire \ADL_Reg:status_1\[1152] = Net_654_1[1153]
Removing Rhs of wire Net_654_1[1153] = cydff_2_1[1173]
Removing Lhs of wire \ADL_Reg:status_0\[1154] = Net_654_0[1155]
Removing Rhs of wire Net_654_0[1155] = cydff_2_0[1174]
Removing Lhs of wire Net_648[1157] = tmpOE__AddrH_net_7[20]
Removing Rhs of wire Net_691[1158] = cydff_5[1187]
Removing Lhs of wire Net_690[1185] = cydff_4[1184]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1188] = zero[17]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1203] = \UART:BUART:rx_bitclk_pre\[245]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1213] = zero[17]
Removing Lhs of wire \Millis:CounterUDB:prevCapture\\D\[1217] = zero[17]
Removing Lhs of wire \Millis:CounterUDB:overflow_reg_i\\D\[1218] = \Millis:CounterUDB:overflow\[587]
Removing Lhs of wire \Millis:CounterUDB:underflow_reg_i\\D\[1219] = \Millis:CounterUDB:underflow\[590]
Removing Lhs of wire \Millis:CounterUDB:tc_reg_i\\D\[1220] = \Millis:CounterUDB:reload_tc\[569]
Removing Lhs of wire \Millis:CounterUDB:prevCompare\\D\[1221] = \Millis:CounterUDB:cmp_out_i\[595]
Removing Lhs of wire \Millis:CounterUDB:cmp_out_reg_i\\D\[1222] = \Millis:CounterUDB:cmp_out_i\[595]
Removing Lhs of wire \Millis:CounterUDB:count_stored_i\\D\[1223] = Net_99[601]
Removing Lhs of wire cydff_1_7D[1224] = datain_7[1]
Removing Lhs of wire cydff_1_6D[1225] = datain_6[3]
Removing Lhs of wire cydff_1_5D[1226] = datain_5[5]
Removing Lhs of wire cydff_1_4D[1227] = datain_4[7]
Removing Lhs of wire cydff_1_3D[1228] = datain_3[9]
Removing Lhs of wire cydff_1_2D[1229] = datain_2[11]
Removing Lhs of wire cydff_1_1D[1230] = datain_1[13]
Removing Lhs of wire cydff_1_0D[1231] = datain_0[15]
Removing Lhs of wire cydff_2_7D[1232] = adl_7[48]
Removing Lhs of wire cydff_2_6D[1233] = adl_6[62]
Removing Lhs of wire cydff_2_5D[1234] = adl_5[789]
Removing Lhs of wire cydff_2_4D[1235] = adl_4[823]
Removing Lhs of wire cydff_2_3D[1236] = adl_3[787]
Removing Lhs of wire cydff_2_2D[1237] = adl_2[821]
Removing Lhs of wire cydff_2_1D[1238] = adl_1[833]
Removing Lhs of wire cydff_2_0D[1239] = adl_0[834]
Removing Lhs of wire cydff_3_7D[1240] = adh_7[28]
Removing Lhs of wire cydff_3_6D[1241] = adh_6[29]
Removing Lhs of wire cydff_3_5D[1242] = adh_5[30]
Removing Lhs of wire cydff_3_4D[1243] = adh_4[31]
Removing Lhs of wire cydff_3_3D[1244] = adh_3[32]
Removing Lhs of wire cydff_3_2D[1245] = adh_2[33]
Removing Lhs of wire cydff_3_1D[1246] = adh_1[34]
Removing Lhs of wire cydff_3_0D[1247] = adh_0[35]
Removing Lhs of wire cydff_4D[1248] = Net_674[1103]
Removing Lhs of wire cydff_5D[1249] = cydff_4[1184]

------------------------------------------------------
Aliased 0 equations, 419 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__AddrH_net_7' (cost = 0):
tmpOE__AddrH_net_7 <=  ('1') ;

Note:  Expanding virtual equation for 'Net_305' (cost = 0):
Net_305 <= (not adl_7);

Note:  Expanding virtual equation for 'Net_448' (cost = 0):
Net_448 <= (not adl_6);

Note:  Expanding virtual equation for 'Net_254_2' (cost = 3):
Net_254_2 <= ((adh_7 and adh_6 and adh_5 and adh_4 and adh_3));

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Millis:CounterUDB:capt_either_edge\' (cost = 0):
\Millis:CounterUDB:capt_either_edge\ <= (\Millis:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Millis:CounterUDB:overflow\' (cost = 0):
\Millis:CounterUDB:overflow\ <= (\Millis:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Millis:CounterUDB:underflow\' (cost = 0):
\Millis:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_144' (cost = 1):
Net_144 <= ((Net_139 and Net_142));

Note:  Expanding virtual equation for 'Net_282' (cost = 0):
Net_282 <= (not adl_3);

Note:  Expanding virtual equation for 'Net_286' (cost = 0):
Net_286 <= (not adl_5);

Note:  Expanding virtual equation for 'Net_280' (cost = 0):
Net_280 <= (not adl_2);

Note:  Expanding virtual equation for 'Net_343' (cost = 8):
Net_343 <= ((not adl_7 and not adl_6 and not adl_3 and not adl_5 and not adl_2 and adl_4));

Note:  Expanding virtual equation for 'Net_322' (cost = 4):
Net_322 <= ((not adl_7 and not adl_6 and not adl_3 and not adl_5 and not adl_2 and not adl_0 and not Net_297 and Net_336 and adl_4)
	OR (not adl_7 and not adl_6 and not adl_3 and not adl_5 and not adl_2 and not adl_1 and not Net_297 and Net_336 and adl_4));

Note:  Virtual signal Net_330_1 with ( cost: 101 or cost_inv: 10)  > 90 or with size: 1 > 102 has been made a (soft) node.
Net_330_1 <= ((not adl_7 and not adl_6 and not adl_3 and not adl_5 and not adl_2 and not adl_0 and not Net_297 and Net_336 and adl_4 and adl_1));

Note:  Virtual signal Net_330_0 with ( cost: 109 or cost_inv: 10)  > 90 or with size: 1 > 102 has been made a (soft) node.
Net_330_0 <= ((not adl_7 and not adl_6 and not adl_3 and not adl_5 and not adl_2 and not adl_1 and not Net_297 and Net_336 and adl_4 and adl_0));

Note:  Expanding virtual equation for 'Net_517' (cost = 0):
Net_517 <= (not Net_330_0);

Note:  Expanding virtual equation for 'Net_673' (cost = 1):
Net_673 <= (Net_572
	OR Net_139);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'Net_254_1' (cost = 2):
Net_254_1 <= ((adh_7 and adh_6 and adh_5 and adh_4 and adh_3)
	OR Net_142);

Note:  Expanding virtual equation for 'Net_254_0' (cost = 2):
Net_254_0 <= ((adh_7 and adh_6 and adh_5 and adh_4 and adh_3)
	OR (Net_139 and Net_142));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Millis:CounterUDB:reload_tc\' (cost = 0):
\Millis:CounterUDB:reload_tc\ <= (\Millis:CounterUDB:per_equal\);

Note:  Expanding virtual equation for 'Net_531_7' (cost = 3):
Net_531_7 <= ((not Net_330_0 and Net_330_1 and Net_378_7)
	OR (not Net_330_1 and Net_330_0 and Net_423_7)
	OR (not Net_330_1 and not Net_330_0 and Net_255_7));

Note:  Expanding virtual equation for 'Net_531_6' (cost = 4):
Net_531_6 <= ((Net_330_1 and Net_330_0)
	OR (Net_330_1 and Net_378_6)
	OR (Net_330_0 and Net_423_6)
	OR (not Net_330_1 and not Net_330_0 and Net_255_6));

Note:  Expanding virtual equation for 'Net_531_5' (cost = 3):
Net_531_5 <= ((not Net_330_0 and Net_330_1 and Net_378_5)
	OR (not Net_330_1 and Net_330_0 and Net_423_5)
	OR (not Net_330_1 and not Net_330_0 and Net_255_5));

Note:  Expanding virtual equation for 'Net_531_4' (cost = 4):
Net_531_4 <= ((Net_330_1 and Net_330_0)
	OR (Net_330_1 and Net_378_4)
	OR (Net_330_0 and Net_423_4)
	OR (not Net_330_1 and not Net_330_0 and Net_255_4));

Note:  Expanding virtual equation for 'Net_531_3' (cost = 4):
Net_531_3 <= ((Net_330_1 and Net_330_0)
	OR (Net_330_1 and Net_378_3)
	OR (Net_330_0 and Net_423_3)
	OR (not Net_330_1 and not Net_330_0 and Net_255_3));

Note:  Expanding virtual equation for 'Net_531_2' (cost = 3):
Net_531_2 <= ((not Net_330_0 and Net_330_1 and Net_378_2)
	OR (not Net_330_1 and Net_330_0 and Net_423_2)
	OR (not Net_330_1 and not Net_330_0 and Net_255_2));

Note:  Expanding virtual equation for 'Net_531_1' (cost = 4):
Net_531_1 <= ((Net_330_1 and Net_330_0)
	OR (Net_330_1 and Net_378_1)
	OR (Net_330_0 and Net_423_1)
	OR (not Net_330_1 and not Net_330_0 and Net_255_1));

Note:  Expanding virtual equation for 'Net_531_0' (cost = 3):
Net_531_0 <= ((not Net_330_0 and Net_330_1 and Net_378_0)
	OR (not Net_330_1 and Net_330_0 and Net_423_0)
	OR (not Net_330_1 and not Net_330_0 and Net_255_0));


Substituting virtuals - pass 3:

Note:  Virtual signal \UART:BUART:rx_postpoll\ with ( cost: 168 or cost_inv: 2)  > 90 or with size: 2 > 102 has been made a (soft) node.
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_504 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:rx_postpoll\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:rx_postpoll\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:rx_postpoll\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:rx_postpoll\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:xneq\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and \UART:BUART:rx_postpoll\)
	OR (not \UART:BUART:rx_postpoll\ and \UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 58 signals.
	Turned 3 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \Millis:CounterUDB:hwCapture\ to zero
Aliasing \Millis:CounterUDB:status_3\ to zero
Aliasing \Millis:CounterUDB:underflow\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[209] = \UART:BUART:rx_bitclk\[257]
Removing Lhs of wire \UART:BUART:rx_status_0\[308] = zero[17]
Removing Lhs of wire \UART:BUART:rx_status_6\[317] = zero[17]
Removing Lhs of wire \Millis:CounterUDB:hwCapture\[566] = zero[17]
Removing Rhs of wire \Millis:CounterUDB:reload\[567] = \Millis:CounterUDB:per_equal\[589]
Removing Lhs of wire \Millis:CounterUDB:status_3\[579] = zero[17]
Removing Lhs of wire \Millis:CounterUDB:underflow\[590] = zero[17]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1210] = zero[17]

------------------------------------------------------
Aliased 0 equations, 8 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Kiwi\Documents\PSoC Creator\DTR-1 v2 HW.cydsn\DTR-1 v2 HW.cyprj" -dcpsoc3 "DTR-1 v2 HW.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.822ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Tuesday, 19 September 2023 22:31:47
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kiwi\Documents\PSoC Creator\DTR-1 v2 HW.cydsn\DTR-1 v2 HW.cyprj -d CY8C5888LTI-LP097 DTR-1 v2 HW.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Millis:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Millis:CounterUDB:underflow_reg_i\ from registered to combinatorial
Assigning clock I2COLED_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clk_24MHz'. Fanout=2, Signal=Net_70
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_687
    Digital Clock 2: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'Clk_1kHz'. Fanout=1, Signal=Net_102
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Millis:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clk_24MHz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clk_24MHz, EnableOut: Constant 1
    UDB Clk/Enable \UDBClk_RCM:udbclkenable\: with output requested to be synchronous
        ClockIn: Net_428:macrocell.q was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_428__SYNC:synccell.out
    UDB Clk/Enable \UDBClk_RCU:udbclkenable\: with output requested to be synchronous
        ClockIn: Net_498:macrocell.q was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_498__SYNC:synccell.out
    UDB Clk/Enable \UDBClk_ROD:udbclkenable\: with output requested to be synchronous
        ClockIn: Net_450:macrocell.q was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_450__SYNC:synccell.out
    UDB Clk/Enable \UDBClk_RST:udbclkenable\: with output requested to be synchronous
        ClockIn: Net_464:macrocell.q was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_464__SYNC:synccell.out
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_691:macrocell.q
        Effective Clock: Clock_1
        Enable Signal: Net_691:macrocell.q
    Routed Clock: Net_674:macrocell.q
        Effective Clock: Net_674:macrocell.q
        Enable Signal: True
</CYPRESSTAG>
Info: plm.M0038: The pin named RES(0) at location P12[4] prevents usage of special purposes: I2C:SCL. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:rx_state_1\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = AddrH(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => AddrH(0)__PA ,
            fb => adh_0 ,
            pad => AddrH(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AddrH(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => AddrH(1)__PA ,
            fb => adh_1 ,
            pad => AddrH(1)_PAD );
        Properties:
        {
        }

    Pin : Name = AddrH(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => AddrH(2)__PA ,
            fb => adh_2 ,
            pad => AddrH(2)_PAD );
        Properties:
        {
        }

    Pin : Name = AddrH(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => AddrH(3)__PA ,
            fb => adh_3 ,
            pad => AddrH(3)_PAD );
        Properties:
        {
        }

    Pin : Name = AddrH(4)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => AddrH(4)__PA ,
            fb => adh_4 ,
            pad => AddrH(4)_PAD );
        Properties:
        {
        }

    Pin : Name = AddrH(5)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => AddrH(5)__PA ,
            fb => adh_5 ,
            pad => AddrH(5)_PAD );
        Properties:
        {
        }

    Pin : Name = AddrH(6)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => AddrH(6)__PA ,
            fb => adh_6 ,
            pad => AddrH(6)_PAD );
        Properties:
        {
        }

    Pin : Name = AddrH(7)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => AddrH(7)__PA ,
            fb => adh_7 ,
            pad => AddrH(7)_PAD );
        Properties:
        {
        }

    Pin : Name = MR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MR(0)__PA ,
            fb => Net_139 ,
            pad => MR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MW(0)__PA ,
            fb => Net_142 ,
            pad => MW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IOW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IOW(0)__PA ,
            fb => Net_336 ,
            pad => IOW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, SIO, HOTSWAP
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTL(0)__PA ,
            pad => RTL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RES(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RES(0)__PA ,
            pad => RES(0)_PAD );
        Properties:
        {
        }

    Pin : Name = WE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => WE(0)__PA ,
            pin_input => Net_203_1 ,
            pad => WE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MSEL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MSEL(0)__PA ,
            pin_input => Net_203_0 ,
            pad => MSEL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OER(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => OER(0)__PA ,
            pin_input => Net_203_2 ,
            pad => OER(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2COLED:Net_1109_1\ ,
            pin_input => \I2COLED:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUSAK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => BUSAK(0)__PA ,
            pad => BUSAK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUSRQ(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => BUSRQ(0)__PA ,
            pad => BUSRQ(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2COLED:Net_1109_0\ ,
            pin_input => \I2COLED:Net_643_0\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx(0)__PA ,
            fb => Net_504 ,
            pad => Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx(0)__PA ,
            pin_input => Net_508 ,
            pad => Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTS(0)__PA ,
            pin_input => Net_503 ,
            pad => RTS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CTS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CTS(0)__PA ,
            fb => Net_501 ,
            pad => CTS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AddrL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AddrL(0)__PA ,
            fb => adl_0 ,
            pad => AddrL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AddrL(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AddrL(1)__PA ,
            fb => adl_1 ,
            pad => AddrL(1)_PAD );
        Properties:
        {
        }

    Pin : Name = AddrL(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AddrL(2)__PA ,
            fb => adl_2 ,
            pad => AddrL(2)_PAD );
        Properties:
        {
        }

    Pin : Name = AddrL(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AddrL(3)__PA ,
            fb => adl_3 ,
            pad => AddrL(3)_PAD );
        Properties:
        {
        }

    Pin : Name = AddrL(4)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AddrL(4)__PA ,
            fb => adl_4 ,
            pad => AddrL(4)_PAD );
        Properties:
        {
        }

    Pin : Name = AddrL(5)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AddrL(5)__PA ,
            fb => adl_5 ,
            pad => AddrL(5)_PAD );
        Properties:
        {
        }

    Pin : Name = AddrL(6)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AddrL(6)__PA ,
            fb => adl_6 ,
            pad => AddrL(6)_PAD );
        Properties:
        {
        }

    Pin : Name = AddrL(7)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AddrL(7)__PA ,
            fb => adl_7 ,
            pad => AddrL(7)_PAD );
        Properties:
        {
        }

    Pin : Name = IOR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IOR(0)__PA ,
            fb => Net_297 ,
            pad => IOR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dta(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Dta(0)__PA ,
            oe => tmpOE__Dta_net_7 ,
            pin_input => Net_414_0 ,
            fb => datain_0 ,
            pad => Dta(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dta(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Dta(1)__PA ,
            oe => tmpOE__Dta_net_7 ,
            pin_input => Net_414_1 ,
            fb => datain_1 ,
            pad => Dta(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Dta(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Dta(2)__PA ,
            oe => tmpOE__Dta_net_7 ,
            pin_input => Net_414_2 ,
            fb => datain_2 ,
            pad => Dta(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Dta(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Dta(3)__PA ,
            oe => tmpOE__Dta_net_7 ,
            pin_input => Net_414_3 ,
            fb => datain_3 ,
            pad => Dta(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Dta(4)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Dta(4)__PA ,
            oe => tmpOE__Dta_net_7 ,
            pin_input => Net_414_4 ,
            fb => datain_4 ,
            pad => Dta(4)_PAD );
        Properties:
        {
        }

    Pin : Name = Dta(5)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Dta(5)__PA ,
            oe => tmpOE__Dta_net_7 ,
            pin_input => Net_414_5 ,
            fb => datain_5 ,
            pad => Dta(5)_PAD );
        Properties:
        {
        }

    Pin : Name = Dta(6)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Dta(6)__PA ,
            oe => tmpOE__Dta_net_7 ,
            pin_input => Net_414_6 ,
            fb => datain_6 ,
            pad => Dta(6)_PAD );
        Properties:
        {
        }

    Pin : Name = Dta(7)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Dta(7)__PA ,
            oe => tmpOE__Dta_net_7 ,
            pin_input => Net_414_7 ,
            fb => datain_7 ,
            pad => Dta(7)_PAD );
        Properties:
        {
        }

    Pin : Name = MAP1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MAP1(0)__PA ,
            pad => MAP1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1(0)__PA ,
            fb => Net_572 ,
            pad => M1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = nWAIT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => nWAIT(0)__PA ,
            pad => nWAIT(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\UART:BUART:txn_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\ * 
              \UART:BUART:tx_parity_bit\
            + !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * \UART:BUART:tx_counter_dp\ * 
              !\UART:BUART:tx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\ * 
              \UART:BUART:tx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * \UART:BUART:tx_counter_dp\ * 
              !\UART:BUART:tx_parity_bit\
            + \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_counter_dp\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_mark\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn_split\ (fanout=1)

    MacroCell: Name=Net_508, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_508 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + \UART:BUART:pollcount_0\ * Net_504_SYNCOUT
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * Net_503
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Millis:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Millis:CounterUDB:cmp_out_i\ * 
              !\Millis:CounterUDB:prevCompare\
        );
        Output = \Millis:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Millis:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Millis:CounterUDB:reload\ * 
              !\Millis:CounterUDB:overflow_reg_i\
        );
        Output = \Millis:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Millis:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Millis:CounterUDB:count_stored_i\ * Net_99
        );
        Output = \Millis:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=Net_203_2, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              adh_7 * adh_6 * adh_5 * adh_4 * adh_3 * !Net_236
            + Net_236 * Net_245_2
        );
        Output = Net_203_2 (fanout=1)

    MacroCell: Name=Net_203_1, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              adh_7 * adh_6 * adh_5 * adh_4 * adh_3 * !Net_236
            + Net_142 * !Net_236
            + Net_236 * Net_245_1
        );
        Output = Net_203_1 (fanout=1)

    MacroCell: Name=Net_203_0, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              adh_7 * adh_6 * adh_5 * adh_4 * adh_3 * !Net_236
            + Net_139 * Net_142 * !Net_236
            + Net_236 * Net_245_0
        );
        Output = Net_203_0 (fanout=1)

    MacroCell: Name=tmpOE__Dta_net_7, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !adl_7 * !adl_6 * Net_336 * !adl_3 * !adl_5 * !adl_2 * adl_4 * 
              !adl_1 * !Net_297
            + !adl_7 * !adl_6 * Net_336 * !adl_3 * !adl_5 * !adl_2 * adl_4 * 
              !adl_0 * !Net_297
            + busout
        );
        Output = tmpOE__Dta_net_7 (fanout=8)

    MacroCell: Name=Net_464, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !adl_7 * !adl_6 * !Net_336 * !adl_3 * !adl_5 * !adl_2 * adl_4 * 
              adl_1 * adl_0 * Net_297
        );
        Output = Net_464 (fanout=2)

    MacroCell: Name=Net_450, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !adl_7 * !adl_6 * !Net_336 * !adl_3 * !adl_5 * !adl_2 * adl_4 * 
              adl_1 * !adl_0 * Net_297
        );
        Output = Net_450 (fanout=2)

    MacroCell: Name=Net_498, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !adl_7 * !adl_6 * !Net_336 * !adl_3 * !adl_5 * !adl_2 * adl_4 * 
              !adl_1 * adl_0 * Net_297
        );
        Output = Net_498 (fanout=2)

    MacroCell: Name=Net_428, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !adl_7 * !adl_6 * !Net_336 * !adl_3 * !adl_5 * !adl_2 * adl_4 * 
              !adl_1 * !adl_0 * Net_297
        );
        Output = Net_428 (fanout=2)

    MacroCell: Name=Net_330_1, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !adl_7 * !adl_6 * Net_336 * !adl_3 * !adl_5 * !adl_2 * adl_4 * 
              adl_1 * !adl_0 * !Net_297
        );
        Output = Net_330_1 (fanout=9)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_330_0, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !adl_7 * !adl_6 * Net_336 * !adl_3 * !adl_5 * !adl_2 * adl_4 * 
              !adl_1 * adl_0 * !Net_297
        );
        Output = Net_330_0 (fanout=9)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_513, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !adl_7 * !adl_6 * Net_336 * !adl_3 * !adl_5 * !adl_2 * adl_4 * 
              !adl_1 * !Net_297 * Net_330_1 * !Net_330_0
            + !adl_7 * !adl_6 * Net_336 * !adl_3 * !adl_5 * !adl_2 * adl_4 * 
              !adl_0 * !Net_297 * Net_330_1 * !Net_330_0
        );
        Output = Net_513 (fanout=1)

    MacroCell: Name=Net_414_7, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !busout * Net_255_7 * !Net_330_1 * !Net_330_0
            + !busout * !Net_330_1 * Net_330_0 * Net_423_7
            + !busout * Net_330_1 * !Net_330_0 * Net_378_7
            + busout * busdata_7
        );
        Output = Net_414_7 (fanout=1)

    MacroCell: Name=Net_414_6, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !busout * !Net_255_6 * !Net_330_1 * !Net_330_0
            + !busout * !Net_330_1 * Net_330_0 * !Net_423_6
            + !busout * Net_330_1 * !Net_330_0 * !Net_378_6
            + busout * !busdata_6
        );
        Output = Net_414_6 (fanout=1)

    MacroCell: Name=Net_414_5, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !busout * Net_255_5 * !Net_330_1 * !Net_330_0
            + !busout * !Net_330_1 * Net_330_0 * Net_423_5
            + !busout * Net_330_1 * !Net_330_0 * Net_378_5
            + busout * busdata_5
        );
        Output = Net_414_5 (fanout=1)

    MacroCell: Name=Net_414_4, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !busout * !Net_255_4 * !Net_330_1 * !Net_330_0
            + !busout * !Net_330_1 * Net_330_0 * !Net_423_4
            + !busout * Net_330_1 * !Net_330_0 * !Net_378_4
            + busout * !busdata_4
        );
        Output = Net_414_4 (fanout=1)

    MacroCell: Name=Net_414_3, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !busout * !Net_255_3 * !Net_330_1 * !Net_330_0
            + !busout * !Net_330_1 * Net_330_0 * !Net_423_3
            + !busout * Net_330_1 * !Net_330_0 * !Net_378_3
            + busout * !busdata_3
        );
        Output = Net_414_3 (fanout=1)

    MacroCell: Name=Net_414_2, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !busout * Net_255_2 * !Net_330_1 * !Net_330_0
            + !busout * !Net_330_1 * Net_330_0 * Net_423_2
            + !busout * Net_330_1 * !Net_330_0 * Net_378_2
            + busout * busdata_2
        );
        Output = Net_414_2 (fanout=1)

    MacroCell: Name=Net_414_1, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !busout * !Net_255_1 * !Net_330_1 * !Net_330_0
            + !busout * !Net_330_1 * Net_330_0 * !Net_423_1
            + !busout * Net_330_1 * !Net_330_0 * !Net_378_1
            + busout * !busdata_1
        );
        Output = Net_414_1 (fanout=1)

    MacroCell: Name=Net_414_0, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !busout * Net_255_0 * !Net_330_1 * !Net_330_0
            + !busout * !Net_330_1 * Net_330_0 * Net_423_0
            + !busout * Net_330_1 * !Net_330_0 * Net_378_0
            + busout * busdata_0
        );
        Output = Net_414_0 (fanout=1)

    MacroCell: Name=Net_674, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_139 * !Net_572
        );
        Output = Net_674 (fanout=17)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + \UART:BUART:txn_split\
        );
        Output = \UART:BUART:txn\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=11)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \UART:BUART:control_4\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_counter_dp\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:control_3\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_counter_dp\ * 
              \UART:BUART:tx_bitclk\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\ * 
              !Net_501
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\ * 
              !Net_501
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\ * 
              Net_501
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=10)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=10)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:control_2\ * \UART:BUART:tx_ctrl_mark_last\
            + \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              \UART:BUART:control_2\ * !\UART:BUART:tx_ctrl_mark_last\
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              \UART:BUART:control_2\ * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:tx_mark\
            + \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_counter_dp\ * 
              \UART:BUART:tx_bitclk\ * \UART:BUART:tx_mark\
        );
        Output = \UART:BUART:tx_mark\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
            + !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\ * 
              \UART:BUART:tx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\ * 
              !\UART:BUART:tx_parity_bit\
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=12)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=12)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=11)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_last\ * !Net_504_SYNCOUT
        );
        Output = \UART:BUART:rx_state_2\ (fanout=11)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=10)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * \UART:BUART:pollcount_0\ * 
              Net_504_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_504_SYNCOUT
        );
        Output = \UART:BUART:pollcount_1\ (fanout=2)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\ * Net_504_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * !Net_504_SYNCOUT
        );
        Output = \UART:BUART:pollcount_0\ (fanout=3)

    MacroCell: Name=\UART:BUART:rx_status_2\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:rx_parity_error_pre\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:rx_parity_error_pre\
        );
        Output = \UART:BUART:rx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_markspace_pre\
            + \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_markspace_pre\
            + \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_markspace_pre\
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_parity_error_pre\
            + !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_error_pre\ * \UART:BUART:rx_parity_bit\
            + !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_error_pre\ * !\UART:BUART:rx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_parity_error_pre\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_error_pre\ * \UART:BUART:rx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_error_pre\ * !\UART:BUART:rx_parity_bit\
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_504_SYNCOUT
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_parity_bit\
            + !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=2)

    MacroCell: Name=\Millis:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Millis:CounterUDB:reload\
        );
        Output = \Millis:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Millis:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Millis:CounterUDB:cmp_out_i\
        );
        Output = \Millis:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Millis:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_99
        );
        Output = \Millis:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_602_7, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: PosEdge(Net_691)
        Main Equation            : 1 pterm
        (
              datain_7
        );
        Output = Net_602_7 (fanout=1)

    MacroCell: Name=Net_602_6, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: PosEdge(Net_691)
        Main Equation            : 1 pterm
        (
              datain_6
        );
        Output = Net_602_6 (fanout=1)

    MacroCell: Name=Net_602_5, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: PosEdge(Net_691)
        Main Equation            : 1 pterm
        (
              datain_5
        );
        Output = Net_602_5 (fanout=1)

    MacroCell: Name=Net_602_4, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: PosEdge(Net_691)
        Main Equation            : 1 pterm
        (
              datain_4
        );
        Output = Net_602_4 (fanout=1)

    MacroCell: Name=Net_602_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: PosEdge(Net_691)
        Main Equation            : 1 pterm
        (
              datain_3
        );
        Output = Net_602_3 (fanout=1)

    MacroCell: Name=Net_602_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: PosEdge(Net_691)
        Main Equation            : 1 pterm
        (
              datain_2
        );
        Output = Net_602_2 (fanout=1)

    MacroCell: Name=Net_602_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: PosEdge(Net_691)
        Main Equation            : 1 pterm
        (
              datain_1
        );
        Output = Net_602_1 (fanout=1)

    MacroCell: Name=Net_602_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: PosEdge(Net_691)
        Main Equation            : 1 pterm
        (
              datain_0
        );
        Output = Net_602_0 (fanout=1)

    MacroCell: Name=Net_654_7, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adl_7
        );
        Output = Net_654_7 (fanout=1)

    MacroCell: Name=Net_654_6, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adl_6
        );
        Output = Net_654_6 (fanout=1)

    MacroCell: Name=Net_654_5, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adl_5
        );
        Output = Net_654_5 (fanout=1)

    MacroCell: Name=Net_654_4, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adl_4
        );
        Output = Net_654_4 (fanout=1)

    MacroCell: Name=Net_654_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adl_3
        );
        Output = Net_654_3 (fanout=1)

    MacroCell: Name=Net_654_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adl_2
        );
        Output = Net_654_2 (fanout=1)

    MacroCell: Name=Net_654_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adl_1
        );
        Output = Net_654_1 (fanout=1)

    MacroCell: Name=Net_654_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adl_0
        );
        Output = Net_654_0 (fanout=1)

    MacroCell: Name=Net_643_7, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adh_7
        );
        Output = Net_643_7 (fanout=1)

    MacroCell: Name=Net_643_6, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adh_6
        );
        Output = Net_643_6 (fanout=1)

    MacroCell: Name=Net_643_5, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adh_5
        );
        Output = Net_643_5 (fanout=1)

    MacroCell: Name=Net_643_4, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adh_4
        );
        Output = Net_643_4 (fanout=1)

    MacroCell: Name=Net_643_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adh_3
        );
        Output = Net_643_3 (fanout=1)

    MacroCell: Name=Net_643_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adh_2
        );
        Output = Net_643_2 (fanout=1)

    MacroCell: Name=Net_643_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adh_1
        );
        Output = Net_643_1 (fanout=1)

    MacroCell: Name=Net_643_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adh_0
        );
        Output = Net_643_0 (fanout=1)

    MacroCell: Name=cydff_4, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_139 * !Net_572
        );
        Output = cydff_4 (fanout=1)

    MacroCell: Name=Net_691, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_4
        );
        Output = Net_691 (fanout=8)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:rx_state_1\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => Net_503 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Millis:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => Net_70 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Millis:CounterUDB:count_enable\ ,
            cs_addr_0 => \Millis:CounterUDB:reload\ ,
            chain_out => \Millis:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Millis:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\Millis:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => Net_70 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Millis:CounterUDB:count_enable\ ,
            cs_addr_0 => \Millis:CounterUDB:reload\ ,
            chain_in => \Millis:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \Millis:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Millis:CounterUDB:sC32:counterdp:u0\
        Next in chain : \Millis:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\Millis:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => Net_70 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Millis:CounterUDB:count_enable\ ,
            cs_addr_0 => \Millis:CounterUDB:reload\ ,
            chain_in => \Millis:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \Millis:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Millis:CounterUDB:sC32:counterdp:u1\
        Next in chain : \Millis:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\Millis:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => Net_70 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Millis:CounterUDB:count_enable\ ,
            cs_addr_0 => \Millis:CounterUDB:reload\ ,
            ce0_comb => \Millis:CounterUDB:reload\ ,
            z0_comb => \Millis:CounterUDB:status_1\ ,
            cl1_comb => \Millis:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Millis:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Millis:CounterUDB:status_5\ ,
            chain_in => \Millis:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Millis:CounterUDB:sC32:counterdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\RCM:sts:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_7 => datain_7 ,
            status_6 => datain_6 ,
            status_5 => datain_5 ,
            status_4 => datain_4 ,
            status_3 => datain_3 ,
            status_2 => datain_2 ,
            status_1 => datain_1 ,
            status_0 => datain_0 ,
            clk_en => Net_428__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "11111111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_428__SYNC_OUT)

    statuscell: Name =\RCU:sts:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_7 => datain_7 ,
            status_6 => datain_6 ,
            status_5 => datain_5 ,
            status_4 => datain_4 ,
            status_3 => datain_3 ,
            status_2 => datain_2 ,
            status_1 => datain_1 ,
            status_0 => datain_0 ,
            clk_en => Net_498__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "11111111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_498__SYNC_OUT)

    statuscell: Name =\ROD:sts:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_7 => datain_7 ,
            status_6 => datain_6 ,
            status_5 => datain_5 ,
            status_4 => datain_4 ,
            status_3 => datain_3 ,
            status_2 => datain_2 ,
            status_1 => datain_1 ,
            status_0 => datain_0 ,
            clk_en => Net_450__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "11111111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_450__SYNC_OUT)

    statuscell: Name =\RST:sts:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_7 => datain_7 ,
            status_6 => datain_6 ,
            status_5 => datain_5 ,
            status_4 => datain_4 ,
            status_3 => datain_3 ,
            status_2 => datain_2 ,
            status_1 => datain_1 ,
            status_0 => datain_0 ,
            clk_en => Net_464__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "11111111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_464__SYNC_OUT)

    statuscell: Name =\ADH_Reg:sts:sts_reg\
        PORT MAP (
            status_7 => Net_643_7 ,
            status_6 => Net_643_6 ,
            status_5 => Net_643_5 ,
            status_4 => Net_643_4 ,
            status_3 => Net_643_3 ,
            status_2 => Net_643_2 ,
            status_1 => Net_643_1 ,
            status_0 => Net_643_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\DT_Reg:sts:sts_reg\
        PORT MAP (
            status_7 => Net_602_7 ,
            status_6 => Net_602_6 ,
            status_5 => Net_602_5 ,
            status_4 => Net_602_4 ,
            status_3 => Net_602_3 ,
            status_2 => Net_602_2 ,
            status_1 => Net_602_1 ,
            status_0 => Net_602_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\ADL_Reg:sts:sts_reg\
        PORT MAP (
            status_7 => Net_654_7 ,
            status_6 => Net_654_6 ,
            status_5 => Net_654_5 ,
            status_4 => Net_654_4 ,
            status_3 => Net_654_3 ,
            status_2 => Net_654_2 ,
            status_1 => Net_654_1 ,
            status_0 => Net_654_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            status_2 => \UART:BUART:rx_status_2\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Millis:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_70 ,
            status_6 => \Millis:CounterUDB:status_6\ ,
            status_5 => \Millis:CounterUDB:status_5\ ,
            status_2 => \Millis:CounterUDB:status_2\ ,
            status_1 => \Millis:CounterUDB:status_1\ ,
            status_0 => \Millis:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =SCL_1(0)_SYNC
        PORT MAP (
            in => \I2COLED:Net_1109_0\ ,
            out => \I2COLED:Net_1109_0_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SDA_1(0)_SYNC
        PORT MAP (
            in => \I2COLED:Net_1109_1\ ,
            out => \I2COLED:Net_1109_1_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_Millis:genblk1[0]:INST\
        PORT MAP (
            clock => Net_70 ,
            in => Net_102_local ,
            out => Net_99 );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Net_464__SYNC
        PORT MAP (
            in => Net_464 ,
            out => Net_464__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Net_450__SYNC
        PORT MAP (
            in => Net_450 ,
            out => Net_450__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Net_498__SYNC
        PORT MAP (
            in => Net_498 ,
            out => Net_498__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Net_428__SYNC
        PORT MAP (
            in => Net_428 ,
            out => Net_428__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx(0)_SYNC
        PORT MAP (
            in => Net_504 ,
            out => Net_504_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\UART:BUART:sCR_SyncCtl:CtrlReg\
        PORT MAP (
            clock => \UART:Net_9\ ,
            control_7 => \UART:BUART:control_7\ ,
            control_6 => \UART:BUART:control_6\ ,
            control_5 => \UART:BUART:control_5\ ,
            control_4 => \UART:BUART:control_4\ ,
            control_3 => \UART:BUART:control_3\ ,
            control_2 => \UART:BUART:control_2\ ,
            control_1 => \UART:BUART:control_1\ ,
            control_0 => \UART:BUART:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\SRAM_Ctl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SRAM_Ctl:control_7\ ,
            control_6 => \SRAM_Ctl:control_6\ ,
            control_5 => \SRAM_Ctl:control_5\ ,
            control_4 => busout ,
            control_3 => Net_236 ,
            control_2 => Net_245_2 ,
            control_1 => Net_245_1 ,
            control_0 => Net_245_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000111"
        }
        Clock Enable: True

    controlcell: Name =\RSM:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_255_7 ,
            control_6 => Net_255_6 ,
            control_5 => Net_255_5 ,
            control_4 => Net_255_4 ,
            control_3 => Net_255_3 ,
            control_2 => Net_255_2 ,
            control_1 => Net_255_1 ,
            control_0 => Net_255_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\RSU:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_423_7 ,
            control_6 => Net_423_6 ,
            control_5 => Net_423_5 ,
            control_4 => Net_423_4 ,
            control_3 => Net_423_3 ,
            control_2 => Net_423_2 ,
            control_1 => Net_423_1 ,
            control_0 => Net_423_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "01111111"
        }
        Clock Enable: True

    controlcell: Name =\RRD:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_378_7 ,
            control_6 => Net_378_6 ,
            control_5 => Net_378_5 ,
            control_4 => Net_378_4 ,
            control_3 => Net_378_3 ,
            control_2 => Net_378_2 ,
            control_1 => Net_378_1 ,
            control_0 => Net_378_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\BusDta:Sync:ctrl_reg\
        PORT MAP (
            control_7 => busdata_7 ,
            control_6 => busdata_6 ,
            control_5 => busdata_5 ,
            control_4 => busdata_4 ,
            control_3 => busdata_3 ,
            control_2 => busdata_2 ,
            control_1 => busdata_1 ,
            control_0 => busdata_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_132 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2COLED:I2C_IRQ\
        PORT MAP (
            interrupt => \I2COLED:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =RCM_Int
        PORT MAP (
            interrupt => Net_428 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =RCU_Int
        PORT MAP (
            interrupt => Net_498 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =ROD_Int
        PORT MAP (
            interrupt => Net_450 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =RST_Int
        PORT MAP (
            interrupt => Net_464 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =RRD_Int
        PORT MAP (
            interrupt => Net_513 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =M1_Int
        PORT MAP (
            interrupt => Net_674 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   15 :   17 :   32 : 46.88 %
IO                            :   48 :    0 :   48 : 100.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   85 :  107 :  192 : 44.27 %
  Unique P-terms              :  157 :  227 :  384 : 40.89 %
  Total P-terms               :  167 :      :      :        
  Datapath Cells              :    7 :   17 :   24 : 29.17 %
  Status Cells                :   13 :   11 :   24 : 54.17 %
    Status Registers          :    7 :      :      :        
    StatusI Registers         :    3 :      :      :        
    Sync Cells (x8)           :    2 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    7 :   17 :   24 : 29.17 %
    Control Registers         :    6 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.288ms
Tech Mapping phase: Elapsed time ==> 0s.357ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : AddrH(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : AddrH(1) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : AddrH(2) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : AddrH(3) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : AddrH(4) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : AddrH(5) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : AddrH(6) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : AddrH(7) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : AddrL(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : AddrL(1) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : AddrL(2) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : AddrL(3) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : AddrL(4) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : AddrL(5) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : AddrL(6) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : AddrL(7) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : BUSAK(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : BUSRQ(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : CTS(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Dta(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Dta(1) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Dta(2) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Dta(3) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Dta(4) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Dta(5) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Dta(6) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Dta(7) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : IOR(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : IOW(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : M1(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : MAP1(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : MR(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : MSEL(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : MW(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : OER(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : RES(0) (fixed)
[IOP=(12)][IoId=(5)] : RTL(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : RTL_SIOREF_0 (fixed)
IO_3@[IOP=(12)][IoId=(3)] : RTS(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : WE(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
IO_0@[IOP=(15)][IoId=(0)] : nWAIT(0) (fixed)
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Analog Placement phase: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.244ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   36 :   12 :   48 :  75.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.06
                   Pterms :            4.42
               Macrocells :            2.36
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.203ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         20 :      11.95 :       4.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=10, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_654_2, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adl_2
        );
        Output = Net_654_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_450, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !adl_7 * !adl_6 * !Net_336 * !adl_3 * !adl_5 * !adl_2 * adl_4 * 
              adl_1 * !adl_0 * Net_297
        );
        Output = Net_450 (fanout=2)
        Properties               : 
        {
        }
}

synccell: Name =Rx(0)_SYNC
    PORT MAP (
        in => Net_504 ,
        out => Net_504_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SDA_1(0)_SYNC
    PORT MAP (
        in => \I2COLED:Net_1109_1\ ,
        out => \I2COLED:Net_1109_1_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_508, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_508 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\ADL_Reg:sts:sts_reg\
    PORT MAP (
        status_7 => Net_654_7 ,
        status_6 => Net_654_6 ,
        status_5 => Net_654_5 ,
        status_4 => Net_654_4 ,
        status_3 => Net_654_3 ,
        status_2 => Net_654_2 ,
        status_1 => Net_654_1 ,
        status_0 => Net_654_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_654_0, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adl_0
        );
        Output = Net_654_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_654_6, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adl_6
        );
        Output = Net_654_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_654_5, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adl_5
        );
        Output = Net_654_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_654_3, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adl_3
        );
        Output = Net_654_3 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Net_450__SYNC
    PORT MAP (
        in => Net_450 ,
        out => Net_450__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Net_428__SYNC
    PORT MAP (
        in => Net_428 ,
        out => Net_428__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
            + !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\ * 
              \UART:BUART:tx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\ * 
              !\UART:BUART:tx_parity_bit\
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + \UART:BUART:pollcount_0\ * Net_504_SYNCOUT
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\UART:BUART:sCR_SyncCtl:CtrlReg\
    PORT MAP (
        clock => \UART:Net_9\ ,
        control_7 => \UART:BUART:control_7\ ,
        control_6 => \UART:BUART:control_6\ ,
        control_5 => \UART:BUART:control_5\ ,
        control_4 => \UART:BUART:control_4\ ,
        control_3 => \UART:BUART:control_3\ ,
        control_2 => \UART:BUART:control_2\ ,
        control_1 => \UART:BUART:control_1\ ,
        control_0 => \UART:BUART:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_last\ * !Net_504_SYNCOUT
        );
        Output = \UART:BUART:rx_state_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=tmpOE__Dta_net_7, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !adl_7 * !adl_6 * Net_336 * !adl_3 * !adl_5 * !adl_2 * adl_4 * 
              !adl_1 * !Net_297
            + !adl_7 * !adl_6 * Net_336 * !adl_3 * !adl_5 * !adl_2 * adl_4 * 
              !adl_0 * !Net_297
            + busout
        );
        Output = tmpOE__Dta_net_7 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_428, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !adl_7 * !adl_6 * !Net_336 * !adl_3 * !adl_5 * !adl_2 * adl_4 * 
              !adl_1 * !adl_0 * Net_297
        );
        Output = Net_428 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_654_4, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adl_4
        );
        Output = Net_654_4 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_markspace_pre\
            + \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_markspace_pre\
            + \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_markspace_pre\
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_parity_bit\
            + !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=12)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:rx_state_1\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => Net_503 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        status_2 => \UART:BUART:rx_status_2\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Millis:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_99
        );
        Output = \Millis:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              \UART:BUART:control_2\ * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:tx_mark\
            + \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_counter_dp\ * 
              \UART:BUART:tx_bitclk\ * \UART:BUART:tx_mark\
        );
        Output = \UART:BUART:tx_mark\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statuscell: Name =\RCM:sts:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_7 => datain_7 ,
        status_6 => datain_6 ,
        status_5 => datain_5 ,
        status_4 => datain_4 ,
        status_3 => datain_3 ,
        status_2 => datain_2 ,
        status_1 => datain_1 ,
        status_0 => datain_0 ,
        clk_en => Net_428__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "11111111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_428__SYNC_OUT)

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * \UART:BUART:pollcount_0\ * 
              Net_504_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_504_SYNCOUT
        );
        Output = \UART:BUART:pollcount_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\ * Net_504_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * !Net_504_SYNCOUT
        );
        Output = \UART:BUART:pollcount_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:control_2\ * \UART:BUART:tx_ctrl_mark_last\
            + \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              \UART:BUART:control_2\ * !\UART:BUART:tx_ctrl_mark_last\
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_parity_error_pre\
            + !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_error_pre\ * \UART:BUART:rx_parity_bit\
            + !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_error_pre\ * !\UART:BUART:rx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_parity_error_pre\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_error_pre\ * \UART:BUART:rx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_parity_error_pre\ * !\UART:BUART:rx_parity_bit\
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_2\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:rx_parity_error_pre\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:rx_parity_error_pre\
        );
        Output = \UART:BUART:rx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\ROD:sts:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_7 => datain_7 ,
        status_6 => datain_6 ,
        status_5 => datain_5 ,
        status_4 => datain_4 ,
        status_3 => datain_3 ,
        status_2 => datain_2 ,
        status_1 => datain_1 ,
        status_0 => datain_0 ,
        clk_en => Net_450__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "11111111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_450__SYNC_OUT)

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_643_5, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adh_5
        );
        Output = Net_643_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_643_4, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adh_4
        );
        Output = Net_643_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_643_6, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adh_6
        );
        Output = Net_643_6 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_643_3, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adh_3
        );
        Output = Net_643_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_643_1, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adh_1
        );
        Output = Net_643_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_643_7, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adh_7
        );
        Output = Net_643_7 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Millis:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => Net_70 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Millis:CounterUDB:count_enable\ ,
        cs_addr_0 => \Millis:CounterUDB:reload\ ,
        chain_out => \Millis:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Millis:CounterUDB:sC32:counterdp:u1\

synccell: Name =\Sync_Millis:genblk1[0]:INST\
    PORT MAP (
        clock => Net_70 ,
        in => Net_102_local ,
        out => Net_99 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_643_2, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adh_2
        );
        Output = Net_643_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_643_0, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adh_0
        );
        Output = Net_643_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_654_1, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adl_1
        );
        Output = Net_654_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * Net_503
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Millis:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Millis:CounterUDB:cmp_out_i\
        );
        Output = \Millis:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Millis:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Millis:CounterUDB:cmp_out_i\ * 
              !\Millis:CounterUDB:prevCompare\
        );
        Output = \Millis:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Millis:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => Net_70 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Millis:CounterUDB:count_enable\ ,
        cs_addr_0 => \Millis:CounterUDB:reload\ ,
        ce0_comb => \Millis:CounterUDB:reload\ ,
        z0_comb => \Millis:CounterUDB:status_1\ ,
        cl1_comb => \Millis:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Millis:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Millis:CounterUDB:status_5\ ,
        chain_in => \Millis:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Millis:CounterUDB:sC32:counterdp:u2\

statuscell: Name =\ADH_Reg:sts:sts_reg\
    PORT MAP (
        status_7 => Net_643_7 ,
        status_6 => Net_643_6 ,
        status_5 => Net_643_5 ,
        status_4 => Net_643_4 ,
        status_3 => Net_643_3 ,
        status_2 => Net_643_2 ,
        status_1 => Net_643_1 ,
        status_0 => Net_643_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_654_7, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_674)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              adl_7
        );
        Output = Net_654_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + \UART:BUART:txn_split\
        );
        Output = \UART:BUART:txn\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_504_SYNCOUT
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Millis:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_70 ,
        status_6 => \Millis:CounterUDB:status_6\ ,
        status_5 => \Millis:CounterUDB:status_5\ ,
        status_2 => \Millis:CounterUDB:status_2\ ,
        status_1 => \Millis:CounterUDB:status_1\ ,
        status_0 => \Millis:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Millis:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Millis:CounterUDB:reload\
        );
        Output = \Millis:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Millis:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Millis:CounterUDB:reload\ * 
              !\Millis:CounterUDB:overflow_reg_i\
        );
        Output = \Millis:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              \UART:BUART:control_4\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_counter_dp\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:control_3\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_counter_dp\ * 
              \UART:BUART:tx_bitclk\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\ * 
              !Net_501
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\ * 
              !Net_501
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\ * 
              Net_501
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\RST:sts:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_7 => datain_7 ,
        status_6 => datain_6 ,
        status_5 => datain_5 ,
        status_4 => datain_4 ,
        status_3 => datain_3 ,
        status_2 => datain_2 ,
        status_1 => datain_1 ,
        status_0 => datain_0 ,
        clk_en => Net_464__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "11111111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_464__SYNC_OUT)

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_414_6, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !busout * !Net_255_6 * !Net_330_1 * !Net_330_0
            + !busout * !Net_330_1 * Net_330_0 * !Net_423_6
            + !busout * Net_330_1 * !Net_330_0 * !Net_378_6
            + busout * !busdata_6
        );
        Output = Net_414_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_414_2, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !busout * Net_255_2 * !Net_330_1 * !Net_330_0
            + !busout * !Net_330_1 * Net_330_0 * Net_423_2
            + !busout * Net_330_1 * !Net_330_0 * Net_378_2
            + busout * busdata_2
        );
        Output = Net_414_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\BusDta:Sync:ctrl_reg\
    PORT MAP (
        control_7 => busdata_7 ,
        control_6 => busdata_6 ,
        control_5 => busdata_5 ,
        control_4 => busdata_4 ,
        control_3 => busdata_3 ,
        control_2 => busdata_2 ,
        control_1 => busdata_1 ,
        control_0 => busdata_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn_split\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              !\UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\ * 
              \UART:BUART:tx_parity_bit\
            + !\UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * \UART:BUART:tx_counter_dp\ * 
              !\UART:BUART:tx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              !\UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\ * 
              \UART:BUART:tx_parity_bit\
            + \UART:BUART:control_4\ * !\UART:BUART:control_3\ * 
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_state_0\ * \UART:BUART:tx_counter_dp\ * 
              !\UART:BUART:tx_parity_bit\
            + \UART:BUART:control_4\ * \UART:BUART:control_3\ * 
              \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_counter_dp\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_mark\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Millis:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Millis:CounterUDB:count_stored_i\ * Net_99
        );
        Output = \Millis:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\RSU:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_423_7 ,
        control_6 => Net_423_6 ,
        control_5 => Net_423_5 ,
        control_4 => Net_423_4 ,
        control_3 => Net_423_3 ,
        control_2 => Net_423_2 ,
        control_1 => Net_423_1 ,
        control_0 => Net_423_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "01111111"
    }
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_203_0, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              adh_7 * adh_6 * adh_5 * adh_4 * adh_3 * !Net_236
            + Net_139 * Net_142 * !Net_236
            + Net_236 * Net_245_0
        );
        Output = Net_203_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_203_2, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              adh_7 * adh_6 * adh_5 * adh_4 * adh_3 * !Net_236
            + Net_236 * Net_245_2
        );
        Output = Net_203_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_203_1, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              adh_7 * adh_6 * adh_5 * adh_4 * adh_3 * !Net_236
            + Net_142 * !Net_236
            + Net_236 * Net_245_1
        );
        Output = Net_203_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_674, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_139 * !Net_572
        );
        Output = Net_674 (fanout=17)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=10, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_498, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !adl_7 * !adl_6 * !Net_336 * !adl_3 * !adl_5 * !adl_2 * adl_4 * 
              !adl_1 * adl_0 * Net_297
        );
        Output = Net_498 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Millis:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => Net_70 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Millis:CounterUDB:count_enable\ ,
        cs_addr_0 => \Millis:CounterUDB:reload\ ,
        chain_in => \Millis:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \Millis:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Millis:CounterUDB:sC32:counterdp:u0\
    Next in chain : \Millis:CounterUDB:sC32:counterdp:u2\

synccell: Name =Net_498__SYNC
    PORT MAP (
        in => Net_498 ,
        out => Net_498__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=cydff_4, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_139 * !Net_572
        );
        Output = cydff_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=11, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_464, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !adl_7 * !adl_6 * !Net_336 * !adl_3 * !adl_5 * !adl_2 * adl_4 * 
              adl_1 * adl_0 * Net_297
        );
        Output = Net_464 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_691, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_4
        );
        Output = Net_691 (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\Millis:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => Net_70 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Millis:CounterUDB:count_enable\ ,
        cs_addr_0 => \Millis:CounterUDB:reload\ ,
        chain_in => \Millis:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \Millis:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Millis:CounterUDB:sC32:counterdp:u1\
    Next in chain : \Millis:CounterUDB:sC32:counterdp:u3\

synccell: Name =Net_464__SYNC
    PORT MAP (
        in => Net_464 ,
        out => Net_464__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_513, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !adl_7 * !adl_6 * Net_336 * !adl_3 * !adl_5 * !adl_2 * adl_4 * 
              !adl_1 * !Net_297 * Net_330_1 * !Net_330_0
            + !adl_7 * !adl_6 * Net_336 * !adl_3 * !adl_5 * !adl_2 * adl_4 * 
              !adl_0 * !Net_297 * Net_330_1 * !Net_330_0
        );
        Output = Net_513 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_330_0, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !adl_7 * !adl_6 * Net_336 * !adl_3 * !adl_5 * !adl_2 * adl_4 * 
              !adl_1 * adl_0 * !Net_297
        );
        Output = Net_330_0 (fanout=9)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=Net_330_1, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !adl_7 * !adl_6 * Net_336 * !adl_3 * !adl_5 * !adl_2 * adl_4 * 
              adl_1 * !adl_0 * !Net_297
        );
        Output = Net_330_1 (fanout=9)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=7, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_414_7, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !busout * Net_255_7 * !Net_330_1 * !Net_330_0
            + !busout * !Net_330_1 * Net_330_0 * Net_423_7
            + !busout * Net_330_1 * !Net_330_0 * Net_378_7
            + busout * busdata_7
        );
        Output = Net_414_7 (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_602_5, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: PosEdge(Net_691)
        Main Equation            : 1 pterm
        (
              datain_5
        );
        Output = Net_602_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_602_6, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: PosEdge(Net_691)
        Main Equation            : 1 pterm
        (
              datain_6
        );
        Output = Net_602_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_602_4, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: PosEdge(Net_691)
        Main Equation            : 1 pterm
        (
              datain_4
        );
        Output = Net_602_4 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\RCU:sts:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_7 => datain_7 ,
        status_6 => datain_6 ,
        status_5 => datain_5 ,
        status_4 => datain_4 ,
        status_3 => datain_3 ,
        status_2 => datain_2 ,
        status_1 => datain_1 ,
        status_0 => datain_0 ,
        clk_en => Net_498__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "11111111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_498__SYNC_OUT)

controlcell: Name =\SRAM_Ctl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \SRAM_Ctl:control_7\ ,
        control_6 => \SRAM_Ctl:control_6\ ,
        control_5 => \SRAM_Ctl:control_5\ ,
        control_4 => busout ,
        control_3 => Net_236 ,
        control_2 => Net_245_2 ,
        control_1 => Net_245_1 ,
        control_0 => Net_245_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000111"
    }
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_414_5, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !busout * Net_255_5 * !Net_330_1 * !Net_330_0
            + !busout * !Net_330_1 * Net_330_0 * Net_423_5
            + !busout * Net_330_1 * !Net_330_0 * Net_378_5
            + busout * busdata_5
        );
        Output = Net_414_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_414_1, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !busout * !Net_255_1 * !Net_330_1 * !Net_330_0
            + !busout * !Net_330_1 * Net_330_0 * !Net_423_1
            + !busout * Net_330_1 * !Net_330_0 * !Net_378_1
            + busout * !busdata_1
        );
        Output = Net_414_1 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_602_1, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: PosEdge(Net_691)
        Main Equation            : 1 pterm
        (
              datain_1
        );
        Output = Net_602_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_602_3, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: PosEdge(Net_691)
        Main Equation            : 1 pterm
        (
              datain_3
        );
        Output = Net_602_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_414_3, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !busout * !Net_255_3 * !Net_330_1 * !Net_330_0
            + !busout * !Net_330_1 * Net_330_0 * !Net_423_3
            + !busout * Net_330_1 * !Net_330_0 * !Net_378_3
            + busout * !busdata_3
        );
        Output = Net_414_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_602_7, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: PosEdge(Net_691)
        Main Equation            : 1 pterm
        (
              datain_7
        );
        Output = Net_602_7 (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\RRD:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_378_7 ,
        control_6 => Net_378_6 ,
        control_5 => Net_378_5 ,
        control_4 => Net_378_4 ,
        control_3 => Net_378_3 ,
        control_2 => Net_378_2 ,
        control_1 => Net_378_1 ,
        control_0 => Net_378_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =SCL_1(0)_SYNC
    PORT MAP (
        in => \I2COLED:Net_1109_0\ ,
        out => \I2COLED:Net_1109_0_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_414_4, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !busout * !Net_255_4 * !Net_330_1 * !Net_330_0
            + !busout * !Net_330_1 * Net_330_0 * !Net_423_4
            + !busout * Net_330_1 * !Net_330_0 * !Net_378_4
            + busout * !busdata_4
        );
        Output = Net_414_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_414_0, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !busout * Net_255_0 * !Net_330_1 * !Net_330_0
            + !busout * !Net_330_1 * Net_330_0 * Net_423_0
            + !busout * Net_330_1 * !Net_330_0 * Net_378_0
            + busout * busdata_0
        );
        Output = Net_414_0 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_602_2, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: PosEdge(Net_691)
        Main Equation            : 1 pterm
        (
              datain_2
        );
        Output = Net_602_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_602_0, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_687) => Global
            Clock Enable: PosEdge(Net_691)
        Main Equation            : 1 pterm
        (
              datain_0
        );
        Output = Net_602_0 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\DT_Reg:sts:sts_reg\
    PORT MAP (
        status_7 => Net_602_7 ,
        status_6 => Net_602_6 ,
        status_5 => Net_602_5 ,
        status_4 => Net_602_4 ,
        status_3 => Net_602_3 ,
        status_2 => Net_602_2 ,
        status_1 => Net_602_1 ,
        status_0 => Net_602_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\RSM:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_255_7 ,
        control_6 => Net_255_6 ,
        control_5 => Net_255_5 ,
        control_4 => Net_255_4 ,
        control_3 => Net_255_3 ,
        control_2 => Net_255_2 ,
        control_1 => Net_255_1 ,
        control_0 => Net_255_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =M1_Int
        PORT MAP (
            interrupt => Net_674 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =RCM_Int
        PORT MAP (
            interrupt => Net_428 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =RCU_Int
        PORT MAP (
            interrupt => Net_498 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =ROD_Int
        PORT MAP (
            interrupt => Net_450 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =RRD_Int
        PORT MAP (
            interrupt => Net_513 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =RST_Int
        PORT MAP (
            interrupt => Net_464 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2COLED:I2C_IRQ\
        PORT MAP (
            interrupt => \I2COLED:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_132 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Dta(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Dta(0)__PA ,
        oe => tmpOE__Dta_net_7 ,
        pin_input => Net_414_0 ,
        fb => datain_0 ,
        pad => Dta(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Dta(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Dta(1)__PA ,
        oe => tmpOE__Dta_net_7 ,
        pin_input => Net_414_1 ,
        fb => datain_1 ,
        pad => Dta(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Dta(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Dta(2)__PA ,
        oe => tmpOE__Dta_net_7 ,
        pin_input => Net_414_2 ,
        fb => datain_2 ,
        pad => Dta(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Dta(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Dta(3)__PA ,
        oe => tmpOE__Dta_net_7 ,
        pin_input => Net_414_3 ,
        fb => datain_3 ,
        pad => Dta(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Dta(4)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Dta(4)__PA ,
        oe => tmpOE__Dta_net_7 ,
        pin_input => Net_414_4 ,
        fb => datain_4 ,
        pad => Dta(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Dta(5)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Dta(5)__PA ,
        oe => tmpOE__Dta_net_7 ,
        pin_input => Net_414_5 ,
        fb => datain_5 ,
        pad => Dta(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Dta(6)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Dta(6)__PA ,
        oe => tmpOE__Dta_net_7 ,
        pin_input => Net_414_6 ,
        fb => datain_6 ,
        pad => Dta(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Dta(7)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Dta(7)__PA ,
        oe => tmpOE__Dta_net_7 ,
        pin_input => Net_414_7 ,
        fb => datain_7 ,
        pad => Dta(7)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = BUSAK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => BUSAK(0)__PA ,
        pad => BUSAK(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = MAP1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MAP1(0)__PA ,
        pad => MAP1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = IOR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IOR(0)__PA ,
        fb => Net_297 ,
        pad => IOR(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = IOW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IOW(0)__PA ,
        fb => Net_336 ,
        pad => IOW(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MR(0)__PA ,
        fb => Net_139 ,
        pad => MR(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MW(0)__PA ,
        fb => Net_142 ,
        pad => MW(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = AddrL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AddrL(0)__PA ,
        fb => adl_0 ,
        pad => AddrL(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = AddrL(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AddrL(1)__PA ,
        fb => adl_1 ,
        pad => AddrL(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = AddrL(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AddrL(2)__PA ,
        fb => adl_2 ,
        pad => AddrL(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = AddrL(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AddrL(3)__PA ,
        fb => adl_3 ,
        pad => AddrL(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = AddrL(4)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AddrL(4)__PA ,
        fb => adl_4 ,
        pad => AddrL(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = AddrL(5)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AddrL(5)__PA ,
        fb => adl_5 ,
        pad => AddrL(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = AddrL(6)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AddrL(6)__PA ,
        fb => adl_6 ,
        pad => AddrL(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = AddrL(7)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AddrL(7)__PA ,
        fb => adl_7 ,
        pad => AddrL(7)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = AddrH(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => AddrH(0)__PA ,
        fb => adh_0 ,
        pad => AddrH(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = AddrH(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => AddrH(1)__PA ,
        fb => adh_1 ,
        pad => AddrH(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = AddrH(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => AddrH(2)__PA ,
        fb => adh_2 ,
        pad => AddrH(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = AddrH(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => AddrH(3)__PA ,
        fb => adh_3 ,
        pad => AddrH(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = AddrH(4)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => AddrH(4)__PA ,
        fb => adh_4 ,
        pad => AddrH(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = AddrH(5)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => AddrH(5)__PA ,
        fb => adh_5 ,
        pad => AddrH(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = AddrH(6)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => AddrH(6)__PA ,
        fb => adh_6 ,
        pad => AddrH(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = AddrH(7)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => AddrH(7)__PA ,
        fb => adh_7 ,
        pad => AddrH(7)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2COLED:Net_1109_0\ ,
        pin_input => \I2COLED:Net_643_0\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2COLED:Net_1109_1\ ,
        pin_input => \I2COLED:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = CTS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CTS(0)__PA ,
        fb => Net_501 ,
        pad => CTS(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RTS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTS(0)__PA ,
        pin_input => Net_503 ,
        pad => RTS(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RES(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RES(0)__PA ,
        pad => RES(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RTL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, SIO, HOTSWAP
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTL(0)__PA ,
        pad => RTL(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx(0)__PA ,
        fb => Net_504 ,
        pad => Rx(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx(0)__PA ,
        pin_input => Net_508 ,
        pad => Tx(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => tmpOE__AddrH_net_7 ,
            in_reset => zero ,
            out_clock_en => tmpOE__AddrH_net_7 ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = nWAIT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => nWAIT(0)__PA ,
        pad => nWAIT(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = M1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1(0)__PA ,
        fb => Net_572 ,
        pad => M1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = WE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => WE(0)__PA ,
        pin_input => Net_203_1 ,
        pad => WE(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = MSEL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MSEL(0)__PA ,
        pin_input => Net_203_0 ,
        pad => MSEL(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = BUSRQ(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => BUSRQ(0)__PA ,
        pad => BUSRQ(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = OER(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => OER(0)__PA ,
        pin_input => Net_203_2 ,
        pad => OER(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_70 ,
            dclk_0 => Net_70_local ,
            dclk_glb_1 => Net_687 ,
            dclk_1 => Net_687_local ,
            dclk_glb_2 => \UART:Net_9\ ,
            dclk_2 => \UART:Net_9_local\ ,
            dclk_glb_3 => Net_102 ,
            dclk_3 => Net_102_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2COLED:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2COLED:Net_1109_0\ ,
            sda_in => \I2COLED:Net_1109_1\ ,
            scl_out => \I2COLED:Net_643_0\ ,
            sda_out => \I2COLED:sda_x_wire\ ,
            interrupt => \I2COLED:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_132 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |          Dta(0) | FB(datain_0), In(Net_414_0), OE(tmpOE__Dta_net_7)
     |   1 |     * |      NONE |         CMOS_OUT |          Dta(1) | FB(datain_1), In(Net_414_1), OE(tmpOE__Dta_net_7)
     |   2 |     * |      NONE |         CMOS_OUT |          Dta(2) | FB(datain_2), In(Net_414_2), OE(tmpOE__Dta_net_7)
     |   3 |     * |      NONE |         CMOS_OUT |          Dta(3) | FB(datain_3), In(Net_414_3), OE(tmpOE__Dta_net_7)
     |   4 |     * |      NONE |         CMOS_OUT |          Dta(4) | FB(datain_4), In(Net_414_4), OE(tmpOE__Dta_net_7)
     |   5 |     * |      NONE |         CMOS_OUT |          Dta(5) | FB(datain_5), In(Net_414_5), OE(tmpOE__Dta_net_7)
     |   6 |     * |      NONE |         CMOS_OUT |          Dta(6) | FB(datain_6), In(Net_414_6), OE(tmpOE__Dta_net_7)
     |   7 |     * |      NONE |         CMOS_OUT |          Dta(7) | FB(datain_7), In(Net_414_7), OE(tmpOE__Dta_net_7)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------
   1 |   2 |     * |      NONE |     HI_Z_DIGITAL |        BUSAK(0) | 
     |   3 |     * |      NONE |    OPEN_DRAIN_LO |         MAP1(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |          IOR(0) | FB(Net_297)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |          IOW(0) | FB(Net_336)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |           MR(0) | FB(Net_139)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |           MW(0) | FB(Net_142)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------
   2 |   0 |     * |      NONE | RES_PULL_UP_DOWN |        AddrL(0) | FB(adl_0)
     |   1 |     * |      NONE | RES_PULL_UP_DOWN |        AddrL(1) | FB(adl_1)
     |   2 |     * |      NONE | RES_PULL_UP_DOWN |        AddrL(2) | FB(adl_2)
     |   3 |     * |      NONE | RES_PULL_UP_DOWN |        AddrL(3) | FB(adl_3)
     |   4 |     * |      NONE | RES_PULL_UP_DOWN |        AddrL(4) | FB(adl_4)
     |   5 |     * |      NONE | RES_PULL_UP_DOWN |        AddrL(5) | FB(adl_5)
     |   6 |     * |      NONE | RES_PULL_UP_DOWN |        AddrL(6) | FB(adl_6)
     |   7 |     * |      NONE | RES_PULL_UP_DOWN |        AddrL(7) | FB(adl_7)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |        AddrH(0) | FB(adh_0)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |        AddrH(1) | FB(adh_1)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |        AddrH(2) | FB(adh_2)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |        AddrH(3) | FB(adh_3)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |        AddrH(4) | FB(adh_4)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |        AddrH(5) | FB(adh_5)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |        AddrH(6) | FB(adh_6)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |        AddrH(7) | FB(adh_7)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |        SCL_1(0) | FB(\I2COLED:Net_1109_0\), In(\I2COLED:Net_643_0\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |        SDA_1(0) | FB(\I2COLED:Net_1109_1\), In(\I2COLED:sda_x_wire\)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |          CTS(0) | FB(Net_501)
     |   3 |     * |      NONE |         CMOS_OUT |          RTS(0) | In(Net_503)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |          RES(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |          RTL(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |           Rx(0) | FB(Net_504)
     |   7 |     * |      NONE |         CMOS_OUT |           Tx(0) | In(Net_508)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------
  15 |   0 |     * |      NONE |    OPEN_DRAIN_LO |        nWAIT(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |           M1(0) | FB(Net_572)
     |   2 |     * |      NONE |         CMOS_OUT |           WE(0) | In(Net_203_1)
     |   3 |     * |      NONE |         CMOS_OUT |         MSEL(0) | In(Net_203_0)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |        BUSRQ(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |          OER(0) | In(Net_203_2)
     |   6 |     * |   FALLING |      HI_Z_ANALOG | \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.197ms
Digital Placement phase: Elapsed time ==> 3s.361ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "DTR-1 v2 HW_r.vh2" --pcf-path "DTR-1 v2 HW.pco" --des-name "DTR-1 v2 HW" --dsf-path "DTR-1 v2 HW.dsf" --sdc-path "DTR-1 v2 HW.sdc" --lib-path "DTR-1 v2 HW_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.962ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.133ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: DTR-1 v2 HW_timing.html: Warning-1350: Asynchronous path(s) exist from "M1(0)_PAD" to "Clock_1". See the timing report for details. (File=C:\Users\Kiwi\Documents\PSoC Creator\DTR-1 v2 HW.cydsn\DTR-1 v2 HW_timing.html)
Warning: sta.M0021: DTR-1 v2 HW_timing.html: Warning-1350: Asynchronous path(s) exist from "MR(0)_PAD" to "Clock_1". See the timing report for details. (File=C:\Users\Kiwi\Documents\PSoC Creator\DTR-1 v2 HW.cydsn\DTR-1 v2 HW_timing.html)
Warning: sta.M0019: DTR-1 v2 HW_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=C:\Users\Kiwi\Documents\PSoC Creator\DTR-1 v2 HW.cydsn\DTR-1 v2 HW_timing.html)
Warning: sta.M0019: DTR-1 v2 HW_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( Clock_1 ). (File=C:\Users\Kiwi\Documents\PSoC Creator\DTR-1 v2 HW.cydsn\DTR-1 v2 HW_timing.html)
Warning: sta.M0019: DTR-1 v2 HW_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( UART_IntClock ). (File=C:\Users\Kiwi\Documents\PSoC Creator\DTR-1 v2 HW.cydsn\DTR-1 v2 HW_timing.html)
Timing report is in DTR-1 v2 HW_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.856ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.037ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.229ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 10s.301ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 10s.302ms
API generation phase: Elapsed time ==> 2s.581ms
Dependency generation phase: Elapsed time ==> 0s.013ms
Cleanup phase: Elapsed time ==> 0s.016ms
