#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Jun 26 00:45:33 2023
# Process ID: 18948
# Current directory: D:/Privacy-Preserving-Deep-Learning/ntt/ntt_proj_pe_p65537
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22816 D:\Privacy-Preserving-Deep-Learning\ntt\ntt_proj_pe_p65537\ntt_proj.xpr
# Log file: D:/Privacy-Preserving-Deep-Learning/ntt/ntt_proj_pe_p65537/vivado.log
# Journal file: D:/Privacy-Preserving-Deep-Learning/ntt/ntt_proj_pe_p65537\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Privacy-Preserving-Deep-Learning/ntt/ntt_proj_pe_p65537/ntt_proj.xpr
INFO: [Project 1-313] Project file moved from 'D:/Privacy-Preserving-Deep-Learning/ntt/ntt_proj' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado2020/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1085.797 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Privacy-Preserving-Deep-Learning/ntt/ntt_proj_pe_p65537/ntt_proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Privacy-Preserving-Deep-Learning/ntt/ntt_proj_pe_p65537/ntt_proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PE_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Privacy-Preserving-Deep-Learning/ntt/ntt_proj_pe_p65537/ntt_proj.srcs/sources_1/new/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Privacy-Preserving-Deep-Learning/ntt/ntt_proj_pe_p65537/ntt_proj.srcs/sim_1/new/PE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Privacy-Preserving-Deep-Learning/ntt/ntt_proj_pe_p65537/ntt_proj.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Privacy-Preserving-Deep-Learning/ntt/ntt_proj_pe_p65537/ntt_proj.sim/sim_1/behav/xsim'
"xelab -wto fc2e40796adb475ab8f729b3f29d8f76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PE_tb_behav xil_defaultlib.PE_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fc2e40796adb475ab8f729b3f29d8f76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PE_tb_behav xil_defaultlib.PE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.PE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PE_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Privacy-Preserving-Deep-Learning/ntt/ntt_proj_pe_p65537/ntt_proj.sim/sim_1/behav/xsim/xsim.dir/PE_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Privacy-Preserving-Deep-Learning/ntt/ntt_proj_pe_p65537/ntt_proj.sim/sim_1/behav/xsim/xsim.dir/PE_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Jun 26 01:08:30 2023. For additional details about this file, please refer to the WebTalk help file at E:/Vivado2020/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 26 01:08:30 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1166.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Privacy-Preserving-Deep-Learning/ntt/ntt_proj_pe_p65537/ntt_proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PE_tb_behav -key {Behavioral:sim_1:Functional:PE_tb} -tclbatch {PE_tb.tcl} -view {D:/Privacy-Preserving-Deep-Learning/ntt/ntt_proj_pe_p65537/PE_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config D:/Privacy-Preserving-Deep-Learning/ntt/ntt_proj_pe_p65537/PE_tb_behav.wcfg
source PE_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 1 us : File "D:/Privacy-Preserving-Deep-Learning/ntt/ntt_proj_pe_p65537/ntt_proj.srcs/sim_1/new/PE_tb.v" Line 70
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PE_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1188.035 ; gain = 21.195
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.207 ; gain = 0.508
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 26 01:24:57 2023...
