# Reading C:/ALTERA/13.0sp1/New folder/modelsim_ase/tcl/vsim/pref.tcl 
# do main_module_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\ALTERA\13.0sp1\New folder\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\ALTERA\13.0sp1\New folder\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/ALTERA/13.0sp1/New\ folder/ping\ pong {C:/ALTERA/13.0sp1/New folder/ping pong/dancing_led.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module dancing_led
# 
# Top level modules:
# 	dancing_led
# vlog -vlog01compat -work work +incdir+C:/ALTERA/13.0sp1/New\ folder/ping\ pong {C:/ALTERA/13.0sp1/New folder/ping pong/clockconverter.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clockconverter
# 
# Top level modules:
# 	clockconverter
# vlog -vlog01compat -work work +incdir+C:/ALTERA/13.0sp1/New\ folder/ping\ pong {C:/ALTERA/13.0sp1/New folder/ping pong/score_controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module score_controller
# 
# Top level modules:
# 	score_controller
# vlog -vlog01compat -work work +incdir+C:/ALTERA/13.0sp1/New\ folder/ping\ pong {C:/ALTERA/13.0sp1/New folder/ping pong/main_module.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module main_module
# 
# Top level modules:
# 	main_module
# 
