# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ov5640_gesture.ip_user_files/bd/system/ip/system_axi_vdma_0_0/sim/system_axi_vdma_0_0.vhd" \
"../../../../ov5640_gesture.ip_user_files/bd/system/ip/system_v_tc_0_0/sim/system_v_tc_0_0.vhd" \
"../../../../ov5640_gesture.gen/sources_1/bd/system/ipshared/ab26/src/axi_dynclk_S00_AXI.vhd" \
"../../../../ov5640_gesture.gen/sources_1/bd/system/ipshared/ab26/src/axi_dynclk.vhd" \
"../../../../ov5640_gesture.ip_user_files/bd/system/ip/system_axi_dynclk_0_0/sim/system_axi_dynclk_0_0.vhd" \
"../../../../ov5640_gesture.ip_user_files/bd/system/ip/system_axi_gpio_0_0/sim/system_axi_gpio_0_0.vhd" \
"../../../../ov5640_gesture.ip_user_files/bd/system/ip/system_rst_ps7_0_100M_1/sim/system_rst_ps7_0_100M_1.vhd" \

# Do not sort compile order
nosort
