Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date             : Sat Jun  7 10:27:34 2025
| Host             : Heigke running 64-bit Ubuntu 22.04.5 LTS
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.622        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.516        |
| Device Static (W)        | 0.107        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 82.2         |
| Junction Temperature (C) | 27.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.024 |        9 |       --- |             --- |
| Slice Logic              |     0.003 |     9114 |       --- |             --- |
|   LUT as Logic           |     0.003 |     2612 |     63400 |            4.12 |
|   Register               |    <0.001 |     4090 |    126800 |            3.23 |
|   CARRY4                 |    <0.001 |      130 |     15850 |            0.82 |
|   LUT as Shift Register  |    <0.001 |      283 |     19000 |            1.49 |
|   LUT as Distributed RAM |    <0.001 |      334 |     19000 |            1.76 |
|   F7/F8 Muxes            |    <0.001 |       75 |     63400 |            0.12 |
|   Others                 |     0.000 |      462 |       --- |             --- |
| Signals                  |     0.005 |     6795 |       --- |             --- |
| Block RAM                |     0.016 |       50 |       135 |           37.04 |
| PLL                      |     0.113 |        1 |         6 |           16.67 |
| I/O                      |     0.354 |       55 |       210 |           26.19 |
| Static Power             |     0.107 |          |           |                 |
| Total                    |     0.622 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.082 |       0.065 |      0.018 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.140 |       0.121 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.175 |       0.171 |      0.004 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                            | Constraint (ns) |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| clk_ddr_dqs_w                                                                              | u_pll/clkout3_o                                                   |             2.5 |
| clk_ddr_w                                                                                  | u_pll/clkout1_o                                                   |             2.5 |
| clk_ref_w                                                                                  | u_pll/clkout2_o                                                   |             5.0 |
| clk_w                                                                                      | u_pll/clkout0_o                                                   |            10.0 |
| clkfbout_w                                                                                 | u_pll/clkfbout_w                                                  |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK |            33.0 |
| sys_clk_pin                                                                                | clk100mhz                                                         |            10.0 |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| top                      |     0.516 |
|   dbg_hub                |     0.003 |
|     inst                 |     0.003 |
|       BSCANID.u_xsdbm_id |     0.003 |
|   u_ddr                  |     0.008 |
|     u_axi                |     0.004 |
|       u_request          |     0.001 |
|       u_response         |     0.001 |
|     u_core               |     0.004 |
|       u_seq              |     0.002 |
|   u_ila                  |     0.029 |
|     inst                 |     0.029 |
|       ila_core_inst      |     0.029 |
|   u_phy                  |     0.308 |
|     u_pad_ck             |     0.006 |
|     u_pad_dq0            |     0.011 |
|     u_pad_dq1            |     0.011 |
|     u_pad_dq10           |     0.011 |
|     u_pad_dq11           |     0.011 |
|     u_pad_dq12           |     0.011 |
|     u_pad_dq13           |     0.011 |
|     u_pad_dq14           |     0.011 |
|     u_pad_dq15           |     0.011 |
|     u_pad_dq2            |     0.011 |
|     u_pad_dq3            |     0.011 |
|     u_pad_dq4            |     0.011 |
|     u_pad_dq5            |     0.011 |
|     u_pad_dq6            |     0.011 |
|     u_pad_dq7            |     0.011 |
|     u_pad_dq8            |     0.011 |
|     u_pad_dq9            |     0.011 |
|     u_pad_dqs0           |     0.021 |
|     u_pad_dqs1           |     0.021 |
|   u_pll                  |     0.114 |
|   u_uart                 |     0.002 |
+--------------------------+-----------+


