

================================================================
== Vitis HLS Report for 'kernel_stage0_Pipeline_VITIS_LOOP_8_14'
================================================================
* Date:           Thu Oct 26 04:37:45 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_stage0_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  15.00 ns|  2.846 ns|     4.05 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   301058|   301058|  4.516 ms|  4.516 ms|  301058|  301058|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_8_1  |   301056|   301056|         1|          1|          1|  301056|       yes|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       54|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       27|     -|
|Register             |        -|      -|       22|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       22|       81|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_76_p2  |         +|   0|  0|  27|          20|          19|
    |add_ln8_fu_87_p2   |         +|   0|  0|  27|          20|           2|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  54|          40|          21|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2  |   9|          2|   20|         40|
    |i_fu_42               |   9|          2|   20|         40|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   41|         82|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |i_fu_42      |  20|   0|   20|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  22|   0|   22|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+----------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_8_14|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_8_14|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_8_14|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_8_14|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_8_14|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_8_14|  return value|
|img_1_address0  |  out|   20|   ap_memory|                                   img_1|         array|
|img_1_ce0       |  out|    1|   ap_memory|                                   img_1|         array|
|img_1_we0       |  out|    1|   ap_memory|                                   img_1|         array|
|img_1_d0        |  out|   32|   ap_memory|                                   img_1|         array|
+----------------+-----+-----+------------+----------------------------------------+--------------+

