use crate::sys::{
    data_cache_hit_writeback_invalidate, uncached_addr, uncached_addr_mut, virtual_to_physical,
    virtual_to_physical_mut,
};
use core::intrinsics::volatile_copy_nonoverlapping_memory;
use core::ptr::{read_volatile, write_volatile};

const SI_BASE: usize = 0xA480_0000;

const SI_ADDR: *mut usize = (SI_BASE) as _;
const SI_START_READ: *mut usize = (SI_BASE + 0x04) as _;
const SI_START_WRITE: *mut usize = (SI_BASE + 0x10) as _;
const SI_STATUS: *mut usize = (SI_BASE + 0x18) as _;

const SI_STATUS_DMA_BUSY: usize = 0x0001;
const SI_STATUS_IO_BUSY: usize = 0x0002;

const PIF_RAM: usize = 0x1fc007c0;

#[inline]
fn dma_wait() {
    while unsafe { read_volatile(SI_STATUS) } & (SI_STATUS_DMA_BUSY | SI_STATUS_IO_BUSY) > 0 {}
}

#[inline]
fn dma_pif_block(inblock: &[u64; 8], outblock: &mut [u64; 8]) {
    unsafe {
        let mut inblock_temp: [u64; 8] = [0; 8];
        let mut outblock_temp: [u64; 8] = [0; 8];

        data_cache_hit_writeback_invalidate(&inblock_temp);
        volatile_copy_nonoverlapping_memory(
            uncached_addr_mut(inblock_temp.as_mut_ptr()),
            inblock.as_ptr(),
            inblock.len(),
        );

        write_volatile(SI_ADDR, virtual_to_physical(inblock_temp.as_ptr()));
        write_volatile(SI_START_WRITE, PIF_RAM);

        dma_wait();

        data_cache_hit_writeback_invalidate(&outblock_temp);

        write_volatile(SI_ADDR, virtual_to_physical_mut(outblock_temp.as_mut_ptr()));
        write_volatile(SI_START_READ, PIF_RAM);

        dma_wait();

        volatile_copy_nonoverlapping_memory(
            outblock.as_mut_ptr(),
            uncached_addr(outblock_temp.as_ptr()),
            outblock.len(),
        );
    }
}

#[inline]
pub fn read_controllers(outblock: &mut [u64; 8]) {
    static READ_CON_BLOCK: [u64; 8] = [
        0xff010401ffffffff,
        0xff010401ffffffff,
        0xff010401ffffffff,
        0xff010401ffffffff,
        0xfe00000000000000,
        0,
        0,
        1,
    ];

    dma_pif_block(&READ_CON_BLOCK, outblock);
}
