

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Thu Oct 15 19:28:58 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        CONV_LAYER
* Solution:       using_index_ROM (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.027 ns |   0.81 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       44|       44| 0.132 us | 0.132 us |   45|   45|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |              |       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |   Instance   | Module|   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |grp_pe_fu_48  |pe     |       43|       43| 0.129 us | 0.129 us |   43|   43|   none  |
        +--------------+-------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     -|     1492|     1638|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      114|    -|
|Register             |        -|     -|        3|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1495|     1752|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------+-------+---------+----+------+------+-----+
    |   Instance   | Module| BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------+-------+---------+----+------+------+-----+
    |grp_pe_fu_48  |pe     |        0|   0|  1492|  1638|    0|
    +--------------+-------+---------+----+------+------+-----+
    |Total         |       |        0|   0|  1492|  1638|    0|
    +--------------+-------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  15|          3|    1|          3|
    |pe_input_stream_V_0_write  |   9|          2|    1|          2|
    |pe_input_stream_V_1_write  |   9|          2|    1|          2|
    |pe_input_stream_V_2_write  |   9|          2|    1|          2|
    |pe_input_stream_V_3_write  |   9|          2|    1|          2|
    |pe_input_stream_V_4_write  |   9|          2|    1|          2|
    |pe_input_stream_V_5_write  |   9|          2|    1|          2|
    |pe_input_stream_V_6_write  |   9|          2|    1|          2|
    |pe_input_stream_V_7_write  |   9|          2|    1|          2|
    |pe_input_stream_V_8_write  |   9|          2|    1|          2|
    |pe_weight_stream_V_write   |   9|          2|    1|          2|
    |weight_stream_V_read       |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 114|         25|   12|         25|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+---+----+-----+-----------+
    |            Name           | FF| LUT| Bits| Const Bits|
    +---------------------------+---+----+-----+-----------+
    |ap_CS_fsm                  |  2|   0|    2|          0|
    |grp_pe_fu_48_ap_start_reg  |  1|   0|    1|          0|
    +---------------------------+---+----+-----+-----------+
    |Total                      |  3|   0|    3|          0|
    +---------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |         top         | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |         top         | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |         top         | return value |
|ap_done                     | out |    1| ap_ctrl_hs |         top         | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |         top         | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |         top         | return value |
|weight_stream_V_dout        |  in |    8|   ap_fifo  |   weight_stream_V   |    pointer   |
|weight_stream_V_empty_n     |  in |    1|   ap_fifo  |   weight_stream_V   |    pointer   |
|weight_stream_V_read        | out |    1|   ap_fifo  |   weight_stream_V   |    pointer   |
|pe_input_stream_V_0_din     | out |    8|   ap_fifo  | pe_input_stream_V_0 |    pointer   |
|pe_input_stream_V_0_full_n  |  in |    1|   ap_fifo  | pe_input_stream_V_0 |    pointer   |
|pe_input_stream_V_0_write   | out |    1|   ap_fifo  | pe_input_stream_V_0 |    pointer   |
|pe_input_stream_V_1_din     | out |    8|   ap_fifo  | pe_input_stream_V_1 |    pointer   |
|pe_input_stream_V_1_full_n  |  in |    1|   ap_fifo  | pe_input_stream_V_1 |    pointer   |
|pe_input_stream_V_1_write   | out |    1|   ap_fifo  | pe_input_stream_V_1 |    pointer   |
|pe_input_stream_V_2_din     | out |    8|   ap_fifo  | pe_input_stream_V_2 |    pointer   |
|pe_input_stream_V_2_full_n  |  in |    1|   ap_fifo  | pe_input_stream_V_2 |    pointer   |
|pe_input_stream_V_2_write   | out |    1|   ap_fifo  | pe_input_stream_V_2 |    pointer   |
|pe_input_stream_V_3_din     | out |    8|   ap_fifo  | pe_input_stream_V_3 |    pointer   |
|pe_input_stream_V_3_full_n  |  in |    1|   ap_fifo  | pe_input_stream_V_3 |    pointer   |
|pe_input_stream_V_3_write   | out |    1|   ap_fifo  | pe_input_stream_V_3 |    pointer   |
|pe_input_stream_V_4_din     | out |    8|   ap_fifo  | pe_input_stream_V_4 |    pointer   |
|pe_input_stream_V_4_full_n  |  in |    1|   ap_fifo  | pe_input_stream_V_4 |    pointer   |
|pe_input_stream_V_4_write   | out |    1|   ap_fifo  | pe_input_stream_V_4 |    pointer   |
|pe_input_stream_V_5_din     | out |    8|   ap_fifo  | pe_input_stream_V_5 |    pointer   |
|pe_input_stream_V_5_full_n  |  in |    1|   ap_fifo  | pe_input_stream_V_5 |    pointer   |
|pe_input_stream_V_5_write   | out |    1|   ap_fifo  | pe_input_stream_V_5 |    pointer   |
|pe_input_stream_V_6_din     | out |    8|   ap_fifo  | pe_input_stream_V_6 |    pointer   |
|pe_input_stream_V_6_full_n  |  in |    1|   ap_fifo  | pe_input_stream_V_6 |    pointer   |
|pe_input_stream_V_6_write   | out |    1|   ap_fifo  | pe_input_stream_V_6 |    pointer   |
|pe_input_stream_V_7_din     | out |    8|   ap_fifo  | pe_input_stream_V_7 |    pointer   |
|pe_input_stream_V_7_full_n  |  in |    1|   ap_fifo  | pe_input_stream_V_7 |    pointer   |
|pe_input_stream_V_7_write   | out |    1|   ap_fifo  | pe_input_stream_V_7 |    pointer   |
|pe_input_stream_V_8_din     | out |    8|   ap_fifo  | pe_input_stream_V_8 |    pointer   |
|pe_input_stream_V_8_full_n  |  in |    1|   ap_fifo  | pe_input_stream_V_8 |    pointer   |
|pe_input_stream_V_8_write   | out |    1|   ap_fifo  | pe_input_stream_V_8 |    pointer   |
|pe_weight_stream_V_din      | out |    8|   ap_fifo  |  pe_weight_stream_V |    pointer   |
|pe_weight_stream_V_full_n   |  in |    1|   ap_fifo  |  pe_weight_stream_V |    pointer   |
|pe_weight_stream_V_write    | out |    1|   ap_fifo  |  pe_weight_stream_V |    pointer   |
+----------------------------+-----+-----+------------+---------------------+--------------+

