#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Jun  1 14:04:03 2019
# Process ID: 5796
# Current directory: D:/gyx_uni/2_spring/cod/lab/lab6/lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12604 D:\gyx_uni\2_spring\cod\lab\lab6\lab6\lab6.xpr
# Log file: D:/gyx_uni/2_spring/cod/lab/lab6/lab6/vivado.log
# Journal file: D:/gyx_uni/2_spring/cod/lab/lab6/lab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 769.910 ; gain = 103.617
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 880.301 ; gain = 87.359
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/.Xil/Vivado-5796-GyxPC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/.Xil/Vivado-5796-GyxPC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clock_9600hz' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/clock_9600hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_9600hz' (2#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/clock_9600hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_500hz' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/clock_500hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_500hz' (3#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/clock_500hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_5hz' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/clock_5hz.v:22]
INFO: [Synth 8-6155] done synthesizing module 'clock_5hz' (4#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/clock_5hz.v:22]
INFO: [Synth 8-6157] synthesizing module 'clock_50khz' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/clock_50khz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_50khz' (5#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/clock_50khz.v:23]
INFO: [Synth 8-6157] synthesizing module 'Input_Driver' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'Input_Ctrl' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Ctrl.v:23]
	Parameter IRQ bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'Input_Ctrl' (6#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Input_Ctrl__parameterized0' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Ctrl.v:23]
	Parameter IRQ bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'Input_Ctrl__parameterized0' (6#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Input_Ctrl__parameterized1' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Ctrl.v:23]
	Parameter IRQ bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'Input_Ctrl__parameterized1' (6#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Input_Ctrl__parameterized2' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Ctrl.v:23]
	Parameter IRQ bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'Input_Ctrl__parameterized2' (6#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Input_Priority' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Priority.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Input_Priority' (7#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Priority.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Input_Driver' (8#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Input_Driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'Addr_Mux' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Addr_Mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_2' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Mux_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux_2' (9#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Mux_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Addr_Mux' (10#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Addr_Mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'LED_driver' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'LED_Ctrl' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Ctrl.v:22]
	Parameter cycles bound to: 4999999 - type: integer 
	Parameter LED_RefreshCycles bound to: 4999999 - type: integer 
	Parameter LED_IO_In_Mem bound to: 119 - type: integer 
	Parameter LED_IRQ bound to: 3'b011 
	Parameter point bound to: 20000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LED_Ctrl' (11#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Ctrl.v:22]
INFO: [Synth 8-6157] synthesizing module 'LED_Display' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:91]
WARNING: [Synth 8-567] referenced signal 'L0' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L1' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L2' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L3' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L4' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L5' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L6' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L7' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L8' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L9' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'La' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'Lb' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'Lc' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'Ld' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'Le' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'Lf' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:89]
INFO: [Synth 8-6155] done synthesizing module 'LED_Display' (12#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_Display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LED_driver' (13#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/LED_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'Score_Driver' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Score_Driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'Score_Ctrl' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Score_Ctrl.v:23]
	Parameter cycles bound to: 4999999 - type: integer 
	Parameter SEG_IO_In_Mem bound to: 117 - type: integer 
	Parameter SEG_IRQ bound to: 3'b100 
	Parameter SEG_RefreshCycles bound to: 4999999 - type: integer 
	Parameter point bound to: 10002 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Score_Ctrl' (14#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Score_Ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'bcd_decoder' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/bcd_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcd_decoder' (15#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/bcd_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Score_Driver' (16#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Score_Driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'IRQ_Handler' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/IRQ_Handler.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IRQ_Handler' (17#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/IRQ_Handler.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_Distributor' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Data_Distributor.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Data_Distributor' (18#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Data_Distributor.v:23]
INFO: [Synth 8-6157] synthesizing module 'Bluetooth_WPriority' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Bluetooth_Priority.v:23]
	Parameter II bound to: 3'b001 
INFO: [Synth 8-6155] done synthesizing module 'Bluetooth_WPriority' (19#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Bluetooth_Priority.v:23]
INFO: [Synth 8-6157] synthesizing module 'Bluetooth_Driver' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Bluetooth_Driver.v:23]
	Parameter Bluetooth_Handler bound to: 3'b001 
	Parameter Bluetooth_IO bound to: 118 - type: integer 
	Parameter wait_cycles bound to: 9999 - type: integer 
	Parameter ok_cycles bound to: 100 - type: integer 
	Parameter II bound to: 3'b000 
INFO: [Synth 8-6157] synthesizing module 'Bluetooth_ReceiveData' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Bluetooth_ReceiveData.v:23]
	Parameter LENTH bound to: 39 - type: integer 
WARNING: [Synth 8-5788] Register data_buffer_reg in module Bluetooth_ReceiveData is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Bluetooth_ReceiveData.v:64]
INFO: [Synth 8-6155] done synthesizing module 'Bluetooth_ReceiveData' (20#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Bluetooth_ReceiveData.v:23]
INFO: [Synth 8-6157] synthesizing module 'B_Data_Decode' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/B_Data_Decode.v:23]
	Parameter m bound to: 8'b01101101 
	Parameter r bound to: 8'b01110010 
INFO: [Synth 8-6157] synthesizing module 'Ascii2Hex' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Ascii2Hex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ascii2Hex' (21#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Ascii2Hex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'B_Data_Decode' (22#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/B_Data_Decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'Bluetooth_TransmitData' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Bluetooth_TransmitData.v:23]
	Parameter LENTH bound to: 79 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Bluetooth_TransmitData' (23#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Bluetooth_TransmitData.v:23]
INFO: [Synth 8-6157] synthesizing module 'B_Data_Encode' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/B_Data_Encode.v:23]
INFO: [Synth 8-6157] synthesizing module 'Hex2Ascii' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Hex2Ascii.v:23]
INFO: [Synth 8-226] default block is never used [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Hex2Ascii.v:29]
INFO: [Synth 8-6155] done synthesizing module 'Hex2Ascii' (24#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Hex2Ascii.v:23]
INFO: [Synth 8-6155] done synthesizing module 'B_Data_Encode' (25#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/B_Data_Encode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Bluetooth_Driver' (26#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Bluetooth_Driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'CPU' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Register' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Register.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register' (27#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Register.v:23]
WARNING: [Synth 8-689] width (34) of port connection 'in1' does not match port width (32) of module 'Mux_2' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/CPU.v:101]
INFO: [Synth 8-6157] synthesizing module 'Mux_2_5bits' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Mux_2_5bits.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux_2_5bits' (28#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Mux_2_5bits.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_4' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Mux_4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux_4' (29#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Mux_4.v:23]
INFO: [Synth 8-6157] synthesizing module 'State_Machine' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/State_Machine.v:23]
INFO: [Synth 8-6155] done synthesizing module 'State_Machine' (30#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/State_Machine.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Control_Unit.v:23]
	Parameter I bound to: 3'b000 
	Parameter II bound to: 3'b001 
	Parameter III bound to: 3'b010 
	Parameter IV bound to: 3'b011 
	Parameter V bound to: 3'b100 
	Parameter VI bound to: 3'b101 
	Parameter AND bound to: 4'b0000 
	Parameter OR bound to: 4'b0001 
	Parameter ADD bound to: 4'b0010 
	Parameter SUB bound to: 4'b0110 
	Parameter SLT bound to: 4'b0111 
	Parameter NOR bound to: 4'b1100 
	Parameter XOR bound to: 4'b1101 
	Parameter ADD_f bound to: 6'b100000 
	Parameter AND_f bound to: 6'b100100 
	Parameter NOR_f bound to: 6'b100111 
	Parameter OR_f bound to: 6'b100101 
	Parameter SLT_f bound to: 6'b101010 
	Parameter XOR_f bound to: 6'b100110 
	Parameter SUB_f bound to: 6'b100010 
	Parameter RET bound to: 6'b010000 
	Parameter SW bound to: 6'b101011 
	Parameter LW bound to: 6'b100011 
	Parameter Rtype bound to: 6'b000000 
	Parameter BEQ bound to: 6'b000100 
	Parameter BNE bound to: 6'b000101 
	Parameter J bound to: 6'b000010 
	Parameter ADDI bound to: 6'b001000 
	Parameter ANDI bound to: 6'b001100 
	Parameter ORI bound to: 6'b001101 
	Parameter XORI bound to: 6'b001110 
	Parameter SLTI bound to: 6'b001010 
	Parameter Imm bound to: 3'b001 
WARNING: [Synth 8-567] referenced signal 'op' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Control_Unit.v:77]
WARNING: [Synth 8-567] referenced signal 'funct' should be on the sensitivity list [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Control_Unit.v:77]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (31#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Control_Unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Reg_File.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (32#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Reg_File.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/ALU.v:23]
	Parameter AND bound to: 4'b0000 
	Parameter OR bound to: 4'b0001 
	Parameter ADD bound to: 4'b0010 
	Parameter SUB bound to: 4'b0110 
	Parameter SLT bound to: 4'b0111 
	Parameter NOR bound to: 4'b1100 
	Parameter XOR bound to: 4'b1101 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (33#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'SignExtend_Unit' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/SignExtend_Unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SignExtend_Unit' (34#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/SignExtend_Unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Interrupt_Dst' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Interrupt_Dst.v:23]
	Parameter Dir1 bound to: 80 - type: integer 
	Parameter Dir2 bound to: 109 - type: integer 
	Parameter Dir3 bound to: 43 - type: integer 
	Parameter Dir4 bound to: 78 - type: integer 
	Parameter Dir5 bound to: 88 - type: integer 
	Parameter Dir6 bound to: 95 - type: integer 
	Parameter Dir7 bound to: 102 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Interrupt_Dst.v:43]
INFO: [Synth 8-6155] done synthesizing module 'Interrupt_Dst' (35#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Interrupt_Dst.v:23]
INFO: [Synth 8-6157] synthesizing module 'Interrupt_Ctrl' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Interrupt_Ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Interrupt_Ctrl' (36#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Interrupt_Ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Interrupt_flag' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Interrupt_flag.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Interrupt_flag' (37#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Interrupt_flag.v:23]
INFO: [Synth 8-6157] synthesizing module 'Evaluate_Interrupt' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Evaluate_Interrupt.v:23]
WARNING: [Synth 8-6014] Unused sequential element dir_reg was removed.  [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Evaluate_Interrupt.v:68]
INFO: [Synth 8-6155] done synthesizing module 'Evaluate_Interrupt' (38#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/Evaluate_Interrupt.v:23]
WARNING: [Synth 8-3848] Net MemWriteData in module/entity CPU does not have driver. [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/CPU.v:32]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (39#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'DDU' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/DDU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DDU' (40#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/DDU.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'pc' does not match port width (8) of module 'DDU' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/TOP.v:87]
INFO: [Synth 8-6157] synthesizing module 'MEM' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/.Xil/Vivado-5796-GyxPC/realtime/MEM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (41#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/.Xil/Vivado-5796-GyxPC/realtime/MEM_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (12) of module 'MEM' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/TOP.v:88]
WARNING: [Synth 8-689] width (32) of port connection 'dpra' does not match port width (12) of module 'MEM' [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/TOP.v:88]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (42#1) [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/new/TOP.v:23]
WARNING: [Synth 8-3331] design B_Data_Decode has unconnected port decode_data[31]
WARNING: [Synth 8-3331] design B_Data_Decode has unconnected port decode_data[30]
WARNING: [Synth 8-3331] design B_Data_Decode has unconnected port decode_data[29]
WARNING: [Synth 8-3331] design B_Data_Decode has unconnected port decode_data[28]
WARNING: [Synth 8-3331] design B_Data_Decode has unconnected port decode_data[27]
WARNING: [Synth 8-3331] design B_Data_Decode has unconnected port decode_data[26]
WARNING: [Synth 8-3331] design B_Data_Decode has unconnected port decode_data[25]
WARNING: [Synth 8-3331] design B_Data_Decode has unconnected port decode_data[24]
WARNING: [Synth 8-3331] design B_Data_Decode has unconnected port decode_data[23]
WARNING: [Synth 8-3331] design B_Data_Decode has unconnected port decode_data[22]
WARNING: [Synth 8-3331] design B_Data_Decode has unconnected port decode_data[21]
WARNING: [Synth 8-3331] design B_Data_Decode has unconnected port decode_data[20]
WARNING: [Synth 8-3331] design B_Data_Decode has unconnected port decode_data[19]
WARNING: [Synth 8-3331] design B_Data_Decode has unconnected port decode_data[18]
WARNING: [Synth 8-3331] design B_Data_Decode has unconnected port decode_data[17]
WARNING: [Synth 8-3331] design B_Data_Decode has unconnected port decode_data[16]
WARNING: [Synth 8-3331] design B_Data_Decode has unconnected port decode_data[15]
WARNING: [Synth 8-3331] design B_Data_Decode has unconnected port decode_data[14]
WARNING: [Synth 8-3331] design B_Data_Decode has unconnected port decode_data[13]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[31]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[30]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[29]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[28]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[27]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[26]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[25]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[24]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[23]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[22]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[21]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[20]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[19]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[18]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[17]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[16]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[15]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[14]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[13]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[12]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[11]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[10]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[9]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[8]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[7]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[6]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[5]
WARNING: [Synth 8-3331] design LED_Ctrl has unconnected port data_in[4]
WARNING: [Synth 8-3331] design clock_50khz has unconnected port rst
WARNING: [Synth 8-3331] design clock_5hz has unconnected port rst
WARNING: [Synth 8-3331] design clock_500hz has unconnected port rst
WARNING: [Synth 8-3331] design clock_9600hz has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 937.762 ; gain = 144.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 937.762 ; gain = 144.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 937.762 ; gain = 144.820
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'CLK5MHZ'
INFO: [Project 1-454] Reading design checkpoint 'd:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/MEM/MEM.dcp' for cell 'Mem'
INFO: [Netlist 29-17] Analyzing 1282 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK5MHZ/inst'
Finished Parsing XDC File [d:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK5MHZ/inst'
Parsing XDC File [d:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK5MHZ/inst'
Finished Parsing XDC File [d:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK5MHZ/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/constrs_1/new/nexys4.xdc]
Finished Parsing XDC File [D:/gyx_uni/2_spring/cod/lab/lab6/lab6/lab6.srcs/constrs_1/new/nexys4.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1024 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 1024 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1340.160 ; gain = 547.219
104 Infos, 76 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1340.160 ; gain = 551.348
